

================================================================
== Vivado HLS Report for 'pi'
================================================================
* Date:           Thu May 14 18:41:55 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       sign
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.332 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       51|       51| 0.510 us | 0.510 us |   51|   51|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- pi_label20  |       15|       15|         4|          3|          1|     5|    yes   |
        |- pi_label22  |       32|       32|        13|          5|          1|     5|    yes   |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     338|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|     402|     203|    -|
|Memory           |        4|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     305|    -|
|Register         |        0|      -|     461|      32|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        4|      0|     863|     878|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT| URAM|
    +--------------------------+----------------------+---------+-------+----+----+-----+
    |crypto_sign_urem_bkb_U6   |crypto_sign_urem_bkb  |        0|      0|  68|  31|    0|
    |crypto_sign_urem_cud_U7   |crypto_sign_urem_cud  |        0|      0|  68|  31|    0|
    |crypto_sign_urem_cud_U8   |crypto_sign_urem_cud  |        0|      0|  68|  31|    0|
    |crypto_sign_urem_dEe_U9   |crypto_sign_urem_dEe  |        0|      0|  99|  55|    0|
    |crypto_sign_urem_dEe_U10  |crypto_sign_urem_dEe  |        0|      0|  99|  55|    0|
    +--------------------------+----------------------+---------+-------+----+----+-----+
    |Total                     |                      |        0|      0| 402| 203|    0|
    +--------------------------+----------------------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------+----------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |  Module  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+----------+---------+---+----+-----+------+-----+------+-------------+
    |tempA_U  |pi_tempA  |        4|  0|   0|    0|    25|   64|     1|         1600|
    +---------+----------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |          |        4|  0|   0|    0|    25|   64|     1|         1600|
    +---------+----------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln362_1_fu_297_p2   |     +    |      0|  0|  13|           4|           4|
    |add_ln362_2_fu_317_p2   |     +    |      0|  0|  15|           5|           4|
    |add_ln362_3_fu_328_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln362_fu_286_p2     |     +    |      0|  0|  13|           4|           3|
    |add_ln364_10_fu_545_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln364_12_fu_566_p2  |     +    |      0|  0|  12|           2|           3|
    |add_ln364_13_fu_576_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln364_15_fu_597_p2  |     +    |      0|  0|  13|           3|           4|
    |add_ln364_16_fu_607_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln364_1_fu_425_p2   |     +    |      0|  0|  13|           3|           4|
    |add_ln364_3_fu_446_p2   |     +    |      0|  0|  15|           4|           5|
    |add_ln364_4_fu_478_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln364_5_fu_503_p2   |     +    |      0|  0|  12|           1|           3|
    |add_ln364_6_fu_513_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln364_7_fu_436_p2   |     +    |      0|  0|  13|           4|           4|
    |add_ln364_9_fu_535_p2   |     +    |      0|  0|  12|           2|           3|
    |add_ln364_fu_472_p2     |     +    |      0|  0|  15|           5|           5|
    |grp_fu_369_p0           |     +    |      0|  0|  13|           2|           4|
    |grp_fu_380_p0           |     +    |      0|  0|  13|           3|           4|
    |grp_fu_395_p0           |     +    |      0|  0|  15|           4|           5|
    |grp_fu_406_p0           |     +    |      0|  0|  15|           4|           5|
    |x_6_fu_344_p2           |     +    |      0|  0|  12|           3|           1|
    |x_fu_276_p2             |     +    |      0|  0|  12|           3|           1|
    |icmp_ln361_fu_270_p2    |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln363_fu_338_p2    |   icmp   |      0|  0|   9|           3|           3|
    |ap_enable_pp0           |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1           |    xor   |      0|  0|   2|           1|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 338|          94|         102|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |A_address0                    |  33|          6|    5|         30|
    |A_address1                    |  33|          6|    5|         30|
    |A_d0                          |  15|          3|   64|        192|
    |A_d1                          |  21|          4|   64|        256|
    |ap_NS_fsm                     |  53|         12|    1|         12|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2       |   9|          2|    1|          2|
    |ap_phi_mux_x_0_phi_fu_250_p4  |   9|          2|    3|          6|
    |ap_phi_mux_x_1_phi_fu_262_p4  |   9|          2|    3|          6|
    |tempA_address0                |  33|          6|    5|         30|
    |tempA_address1                |  33|          6|    5|         30|
    |tempA_d0                      |  15|          3|   64|        192|
    |tempA_d1                      |  15|          3|   64|        192|
    |x_0_reg_246                   |   9|          2|    3|          6|
    |x_1_reg_258                   |   9|          2|    3|          6|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 305|         61|  291|        992|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln364_reg_765        |   5|   0|    5|          0|
    |ap_CS_fsm                |  11|   0|   11|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2  |   1|   0|    1|          0|
    |icmp_ln361_reg_618       |   1|   0|    1|          0|
    |icmp_ln363_reg_682       |   1|   0|    1|          0|
    |shl_ln_reg_691           |   3|   0|    4|          1|
    |tempA_load_1_reg_750     |  64|   0|   64|          0|
    |tempA_load_2_reg_770     |  64|   0|   64|          0|
    |tempA_load_3_reg_775     |  64|   0|   64|          0|
    |tempA_load_4_reg_790     |  64|   0|   64|          0|
    |tempA_load_reg_745       |  64|   0|   64|          0|
    |urem_ln364_1_reg_785     |   3|   0|    3|          0|
    |urem_ln364_2_reg_795     |   3|   0|    3|          0|
    |x_0_reg_246              |   3|   0|    3|          0|
    |x_1_reg_258              |   3|   0|    3|          0|
    |x_6_reg_686              |   3|   0|    3|          0|
    |x_reg_622                |   3|   0|    3|          0|
    |zext_ln362_1_reg_627     |   4|   0|   64|         60|
    |zext_ln362_2_reg_637     |   4|   0|   64|         60|
    |zext_ln362_3_reg_662     |   5|   0|   64|         59|
    |zext_ln362_4_reg_672     |   5|   0|   64|         59|
    |zext_ln362_5_reg_647     |   3|   0|    5|          2|
    |zext_ln362_reg_652       |   3|   0|   64|         61|
    |zext_ln364_10_reg_724    |   3|   0|    5|          2|
    |zext_ln364_11_reg_730    |   3|   0|    4|          1|
    |zext_ln364_12_reg_709    |   3|   0|    5|          2|
    |icmp_ln363_reg_682       |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 461|  32|  705|        307|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |      pi      | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |      pi      | return value |
|ap_start    |  in |    1| ap_ctrl_hs |      pi      | return value |
|ap_done     | out |    1| ap_ctrl_hs |      pi      | return value |
|ap_idle     | out |    1| ap_ctrl_hs |      pi      | return value |
|ap_ready    | out |    1| ap_ctrl_hs |      pi      | return value |
|A_address0  | out |    5|  ap_memory |       A      |     array    |
|A_ce0       | out |    1|  ap_memory |       A      |     array    |
|A_we0       | out |    1|  ap_memory |       A      |     array    |
|A_d0        | out |   64|  ap_memory |       A      |     array    |
|A_q0        |  in |   64|  ap_memory |       A      |     array    |
|A_address1  | out |    5|  ap_memory |       A      |     array    |
|A_ce1       | out |    1|  ap_memory |       A      |     array    |
|A_we1       | out |    1|  ap_memory |       A      |     array    |
|A_d1        | out |   64|  ap_memory |       A      |     array    |
|A_q1        |  in |   64|  ap_memory |       A      |     array    |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 4
  * Pipeline-1: initiation interval (II) = 5, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 2
  Pipeline-0 : II = 3, D = 4, States = { 2 3 4 5 }
  Pipeline-1 : II = 5, D = 13, States = { 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 
7 --> 20 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 7 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 21 [1/1] (2.77ns)   --->   "%tempA = alloca [25 x i64], align 16" [sha3/KeccakP-1600-reference.c:359]   --->   Operation 21 'alloca' 'tempA' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 22 [1/1] (1.35ns)   --->   "br label %1" [sha3/KeccakP-1600-reference.c:361]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 4.26>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%x_0 = phi i3 [ 0, %0 ], [ %x, %pi_label20 ]"   --->   Operation 23 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.00ns)   --->   "%icmp_ln361 = icmp eq i3 %x_0, -3" [sha3/KeccakP-1600-reference.c:361]   --->   Operation 24 'icmp' 'icmp_ln361' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.34ns)   --->   "%x = add i3 %x_0, 1" [sha3/KeccakP-1600-reference.c:361]   --->   Operation 26 'add' 'x' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln361, label %.preheader.preheader, label %pi_label20" [sha3/KeccakP-1600-reference.c:361]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln362_6 = zext i3 %x_0 to i4" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 28 'zext' 'zext_ln362_6' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.49ns)   --->   "%add_ln362 = add i4 %zext_ln362_6, 5" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 29 'add' 'add_ln362' <Predicate = (!icmp_ln361)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln362_1 = zext i4 %add_ln362 to i64" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 30 'zext' 'zext_ln362_1' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%A_addr_6 = getelementptr [25 x i64]* %A, i64 0, i64 %zext_ln362_1" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 31 'getelementptr' 'A_addr_6' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (2.77ns)   --->   "%A_load_1 = load i64* %A_addr_6, align 8" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 32 'load' 'A_load_1' <Predicate = (!icmp_ln361)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 33 [1/1] (1.49ns)   --->   "%add_ln362_1 = add i4 %zext_ln362_6, -6" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 33 'add' 'add_ln362_1' <Predicate = (!icmp_ln361)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln362_2 = zext i4 %add_ln362_1 to i64" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 34 'zext' 'zext_ln362_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%A_addr_7 = getelementptr [25 x i64]* %A, i64 0, i64 %zext_ln362_2" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 35 'getelementptr' 'A_addr_7' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (2.77ns)   --->   "%A_load_2 = load i64* %A_addr_7, align 8" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 36 'load' 'A_load_2' <Predicate = (!icmp_ln361)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 3 <SV = 2> <Delay = 5.54>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln362_5 = zext i3 %x_0 to i5" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 37 'zext' 'zext_ln362_5' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln362 = zext i3 %x_0 to i64" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 38 'zext' 'zext_ln362' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [25 x i64]* %A, i64 0, i64 %zext_ln362" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 39 'getelementptr' 'A_addr' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 40 [2/2] (2.77ns)   --->   "%A_load = load i64* %A_addr, align 8" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 40 'load' 'A_load' <Predicate = (!icmp_ln361)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 41 [1/2] (2.77ns)   --->   "%A_load_1 = load i64* %A_addr_6, align 8" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 41 'load' 'A_load_1' <Predicate = (!icmp_ln361)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tempA_addr_1 = getelementptr inbounds [25 x i64]* %tempA, i64 0, i64 %zext_ln362_1" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 42 'getelementptr' 'tempA_addr_1' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (2.77ns)   --->   "store i64 %A_load_1, i64* %tempA_addr_1, align 8" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 43 'store' <Predicate = (!icmp_ln361)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 44 [1/2] (2.77ns)   --->   "%A_load_2 = load i64* %A_addr_7, align 8" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 44 'load' 'A_load_2' <Predicate = (!icmp_ln361)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tempA_addr_2 = getelementptr inbounds [25 x i64]* %tempA, i64 0, i64 %zext_ln362_2" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 45 'getelementptr' 'tempA_addr_2' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (2.77ns)   --->   "store i64 %A_load_2, i64* %tempA_addr_2, align 8" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 46 'store' <Predicate = (!icmp_ln361)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 47 [1/1] (1.54ns)   --->   "%add_ln362_2 = add i5 %zext_ln362_5, 15" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 47 'add' 'add_ln362_2' <Predicate = (!icmp_ln361)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln362_3 = zext i5 %add_ln362_2 to i64" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 48 'zext' 'zext_ln362_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%A_addr_8 = getelementptr [25 x i64]* %A, i64 0, i64 %zext_ln362_3" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 49 'getelementptr' 'A_addr_8' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_3 : Operation 50 [2/2] (2.77ns)   --->   "%A_load_3 = load i64* %A_addr_8, align 8" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 50 'load' 'A_load_3' <Predicate = (!icmp_ln361)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 4 <SV = 3> <Delay = 5.54>
ST_4 : Operation 51 [1/2] (2.77ns)   --->   "%A_load = load i64* %A_addr, align 8" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 51 'load' 'A_load' <Predicate = (!icmp_ln361)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tempA_addr = getelementptr inbounds [25 x i64]* %tempA, i64 0, i64 %zext_ln362" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 52 'getelementptr' 'tempA_addr' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (2.77ns)   --->   "store i64 %A_load, i64* %tempA_addr, align 8" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 53 'store' <Predicate = (!icmp_ln361)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_4 : Operation 54 [1/2] (2.77ns)   --->   "%A_load_3 = load i64* %A_addr_8, align 8" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 54 'load' 'A_load_3' <Predicate = (!icmp_ln361)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tempA_addr_3 = getelementptr inbounds [25 x i64]* %tempA, i64 0, i64 %zext_ln362_3" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 55 'getelementptr' 'tempA_addr_3' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (2.77ns)   --->   "store i64 %A_load_3, i64* %tempA_addr_3, align 8" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 56 'store' <Predicate = (!icmp_ln361)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_4 : Operation 57 [1/1] (1.54ns)   --->   "%add_ln362_3 = add i5 %zext_ln362_5, -12" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 57 'add' 'add_ln362_3' <Predicate = (!icmp_ln361)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln362_4 = zext i5 %add_ln362_3 to i64" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 58 'zext' 'zext_ln362_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%A_addr_9 = getelementptr [25 x i64]* %A, i64 0, i64 %zext_ln362_4" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 59 'getelementptr' 'A_addr_9' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (2.77ns)   --->   "%A_load_4 = load i64* %A_addr_9, align 8" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 60 'load' 'A_load_4' <Predicate = (!icmp_ln361)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 5 <SV = 4> <Delay = 5.54>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str15) nounwind" [sha3/KeccakP-1600-reference.c:361]   --->   Operation 61 'specloopname' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str15)" [sha3/KeccakP-1600-reference.c:361]   --->   Operation 62 'specregionbegin' 'tmp' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 63 'specpipeline' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_5 : Operation 64 [1/2] (2.77ns)   --->   "%A_load_4 = load i64* %A_addr_9, align 8" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 64 'load' 'A_load_4' <Predicate = (!icmp_ln361)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tempA_addr_4 = getelementptr inbounds [25 x i64]* %tempA, i64 0, i64 %zext_ln362_4" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 65 'getelementptr' 'tempA_addr_4' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (2.77ns)   --->   "store i64 %A_load_4, i64* %tempA_addr_4, align 8" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 66 'store' <Predicate = (!icmp_ln361)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str15, i32 %tmp)" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 67 'specregionend' 'empty_58' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "br label %1" [sha3/KeccakP-1600-reference.c:361]   --->   Operation 68 'br' <Predicate = (!icmp_ln361)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 1.35>
ST_6 : Operation 69 [1/1] (1.35ns)   --->   "br label %.preheader" [sha3/KeccakP-1600-reference.c:363]   --->   Operation 69 'br' <Predicate = true> <Delay = 1.35>

State 7 <SV = 3> <Delay = 1.90>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%x_1 = phi i3 [ %x_6, %pi_label22 ], [ 0, %.preheader.preheader ]"   --->   Operation 70 'phi' 'x_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (1.00ns)   --->   "%icmp_ln363 = icmp eq i3 %x_1, -3" [sha3/KeccakP-1600-reference.c:363]   --->   Operation 71 'icmp' 'icmp_ln363' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 72 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (1.34ns)   --->   "%x_6 = add i3 %x_1, 1" [sha3/KeccakP-1600-reference.c:363]   --->   Operation 73 'add' 'x_6' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %icmp_ln363, label %2, label %pi_label22" [sha3/KeccakP-1600-reference.c:363]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %x_1, i1 false)" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 75 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_7 : Operation 76 [8/8] (1.90ns)   --->   "%urem_ln364 = urem i4 %shl_ln, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 76 'urem' 'urem_ln364' <Predicate = (!icmp_ln363)> <Delay = 1.90> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 4> <Delay = 3.39>
ST_8 : Operation 77 [7/8] (1.90ns)   --->   "%urem_ln364 = urem i4 %shl_ln, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 77 'urem' 'urem_ln364' <Predicate = (!icmp_ln363)> <Delay = 1.90> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (1.49ns)   --->   "%add_ln364_2 = add i4 3, %shl_ln" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 78 'add' 'add_ln364_2' <Predicate = (!icmp_ln363)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [8/8] (1.90ns)   --->   "%urem_ln364_1 = urem i4 %add_ln364_2, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 79 'urem' 'urem_ln364_1' <Predicate = (!icmp_ln363)> <Delay = 1.90> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 5> <Delay = 3.39>
ST_9 : Operation 80 [6/8] (1.90ns)   --->   "%urem_ln364 = urem i4 %shl_ln, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 80 'urem' 'urem_ln364' <Predicate = (!icmp_ln363)> <Delay = 1.90> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [7/8] (1.90ns)   --->   "%urem_ln364_1 = urem i4 %add_ln364_2, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 81 'urem' 'urem_ln364_1' <Predicate = (!icmp_ln363)> <Delay = 1.90> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 82 [1/1] (1.49ns)   --->   "%add_ln364_8 = add i4 6, %shl_ln" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 82 'add' 'add_ln364_8' <Predicate = (!icmp_ln363)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [8/8] (1.90ns)   --->   "%urem_ln364_2 = urem i4 %add_ln364_8, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 83 'urem' 'urem_ln364_2' <Predicate = (!icmp_ln363)> <Delay = 1.90> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 6> <Delay = 4.06>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln364_12 = zext i4 %shl_ln to i5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 84 'zext' 'zext_ln364_12' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_10 : Operation 85 [5/8] (1.90ns)   --->   "%urem_ln364 = urem i4 %shl_ln, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 85 'urem' 'urem_ln364' <Predicate = (!icmp_ln363)> <Delay = 1.90> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 86 [6/8] (1.90ns)   --->   "%urem_ln364_1 = urem i4 %add_ln364_2, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 86 'urem' 'urem_ln364_1' <Predicate = (!icmp_ln363)> <Delay = 1.90> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [7/8] (1.90ns)   --->   "%urem_ln364_2 = urem i4 %add_ln364_8, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 87 'urem' 'urem_ln364_2' <Predicate = (!icmp_ln363)> <Delay = 1.90> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 88 [1/1] (1.54ns)   --->   "%add_ln364_11 = add i5 9, %zext_ln364_12" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 88 'add' 'add_ln364_11' <Predicate = (!icmp_ln363)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 89 [9/9] (2.52ns)   --->   "%urem_ln364_3 = urem i5 %add_ln364_11, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 89 'urem' 'urem_ln364_3' <Predicate = (!icmp_ln363)> <Delay = 2.52> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 7> <Delay = 4.06>
ST_11 : Operation 90 [4/8] (1.90ns)   --->   "%urem_ln364 = urem i4 %shl_ln, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 90 'urem' 'urem_ln364' <Predicate = (!icmp_ln363)> <Delay = 1.90> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 91 [5/8] (1.90ns)   --->   "%urem_ln364_1 = urem i4 %add_ln364_2, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 91 'urem' 'urem_ln364_1' <Predicate = (!icmp_ln363)> <Delay = 1.90> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 92 [6/8] (1.90ns)   --->   "%urem_ln364_2 = urem i4 %add_ln364_8, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 92 'urem' 'urem_ln364_2' <Predicate = (!icmp_ln363)> <Delay = 1.90> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 93 [8/9] (2.52ns)   --->   "%urem_ln364_3 = urem i5 %add_ln364_11, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 93 'urem' 'urem_ln364_3' <Predicate = (!icmp_ln363)> <Delay = 2.52> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 94 [1/1] (1.54ns)   --->   "%add_ln364_14 = add i5 12, %zext_ln364_12" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 94 'add' 'add_ln364_14' <Predicate = (!icmp_ln363)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 95 [9/9] (2.52ns)   --->   "%urem_ln364_4 = urem i5 %add_ln364_14, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 95 'urem' 'urem_ln364_4' <Predicate = (!icmp_ln363)> <Delay = 2.52> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 8> <Delay = 4.26>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln364_10 = zext i3 %x_1 to i5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 96 'zext' 'zext_ln364_10' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln364_11 = zext i3 %x_1 to i4" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 97 'zext' 'zext_ln364_11' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln364 = zext i3 %x_1 to i64" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 98 'zext' 'zext_ln364' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%tempA_addr_5 = getelementptr inbounds [25 x i64]* %tempA, i64 0, i64 %zext_ln364" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 99 'getelementptr' 'tempA_addr_5' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_12 : Operation 100 [2/2] (2.77ns)   --->   "%tempA_load = load i64* %tempA_addr_5, align 8" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 100 'load' 'tempA_load' <Predicate = (!icmp_ln363)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_12 : Operation 101 [3/8] (1.90ns)   --->   "%urem_ln364 = urem i4 %shl_ln, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 101 'urem' 'urem_ln364' <Predicate = (!icmp_ln363)> <Delay = 1.90> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 102 [1/1] (1.49ns)   --->   "%add_ln364_1 = add i4 5, %zext_ln364_11" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 102 'add' 'add_ln364_1' <Predicate = (!icmp_ln363)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln364_5 = zext i4 %add_ln364_1 to i64" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 103 'zext' 'zext_ln364_5' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%tempA_addr_6 = getelementptr inbounds [25 x i64]* %tempA, i64 0, i64 %zext_ln364_5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 104 'getelementptr' 'tempA_addr_6' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_12 : Operation 105 [2/2] (2.77ns)   --->   "%tempA_load_1 = load i64* %tempA_addr_6, align 8" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 105 'load' 'tempA_load_1' <Predicate = (!icmp_ln363)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_12 : Operation 106 [4/8] (1.90ns)   --->   "%urem_ln364_1 = urem i4 %add_ln364_2, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 106 'urem' 'urem_ln364_1' <Predicate = (!icmp_ln363)> <Delay = 1.90> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 107 [5/8] (1.90ns)   --->   "%urem_ln364_2 = urem i4 %add_ln364_8, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 107 'urem' 'urem_ln364_2' <Predicate = (!icmp_ln363)> <Delay = 1.90> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 108 [7/9] (2.52ns)   --->   "%urem_ln364_3 = urem i5 %add_ln364_11, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 108 'urem' 'urem_ln364_3' <Predicate = (!icmp_ln363)> <Delay = 2.52> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 109 [8/9] (2.52ns)   --->   "%urem_ln364_4 = urem i5 %add_ln364_14, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 109 'urem' 'urem_ln364_4' <Predicate = (!icmp_ln363)> <Delay = 2.52> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 9> <Delay = 4.32>
ST_13 : Operation 110 [1/2] (2.77ns)   --->   "%tempA_load = load i64* %tempA_addr_5, align 8" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 110 'load' 'tempA_load' <Predicate = (!icmp_ln363)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_13 : Operation 111 [2/8] (1.90ns)   --->   "%urem_ln364 = urem i4 %shl_ln, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 111 'urem' 'urem_ln364' <Predicate = (!icmp_ln363)> <Delay = 1.90> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 112 [1/2] (2.77ns)   --->   "%tempA_load_1 = load i64* %tempA_addr_6, align 8" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 112 'load' 'tempA_load_1' <Predicate = (!icmp_ln363)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_13 : Operation 113 [3/8] (1.90ns)   --->   "%urem_ln364_1 = urem i4 %add_ln364_2, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 113 'urem' 'urem_ln364_1' <Predicate = (!icmp_ln363)> <Delay = 1.90> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 114 [1/1] (1.49ns)   --->   "%add_ln364_7 = add i4 -6, %zext_ln364_11" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 114 'add' 'add_ln364_7' <Predicate = (!icmp_ln363)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln364_2 = zext i4 %add_ln364_7 to i64" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 115 'zext' 'zext_ln364_2' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%tempA_addr_7 = getelementptr inbounds [25 x i64]* %tempA, i64 0, i64 %zext_ln364_2" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 116 'getelementptr' 'tempA_addr_7' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_13 : Operation 117 [2/2] (2.77ns)   --->   "%tempA_load_2 = load i64* %tempA_addr_7, align 8" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 117 'load' 'tempA_load_2' <Predicate = (!icmp_ln363)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_13 : Operation 118 [4/8] (1.90ns)   --->   "%urem_ln364_2 = urem i4 %add_ln364_8, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 118 'urem' 'urem_ln364_2' <Predicate = (!icmp_ln363)> <Delay = 1.90> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 119 [1/1] (1.54ns)   --->   "%add_ln364_3 = add i5 15, %zext_ln364_10" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 119 'add' 'add_ln364_3' <Predicate = (!icmp_ln363)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln364_3 = zext i5 %add_ln364_3 to i64" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 120 'zext' 'zext_ln364_3' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%tempA_addr_8 = getelementptr inbounds [25 x i64]* %tempA, i64 0, i64 %zext_ln364_3" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 121 'getelementptr' 'tempA_addr_8' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_13 : Operation 122 [2/2] (2.77ns)   --->   "%tempA_load_3 = load i64* %tempA_addr_8, align 8" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 122 'load' 'tempA_load_3' <Predicate = (!icmp_ln363)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_13 : Operation 123 [6/9] (2.52ns)   --->   "%urem_ln364_3 = urem i5 %add_ln364_11, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 123 'urem' 'urem_ln364_3' <Predicate = (!icmp_ln363)> <Delay = 2.52> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 124 [7/9] (2.52ns)   --->   "%urem_ln364_4 = urem i5 %add_ln364_14, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 124 'urem' 'urem_ln364_4' <Predicate = (!icmp_ln363)> <Delay = 2.52> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 10> <Delay = 4.32>
ST_14 : Operation 125 [1/8] (1.90ns)   --->   "%urem_ln364 = urem i4 %shl_ln, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 125 'urem' 'urem_ln364' <Predicate = (!icmp_ln363)> <Delay = 1.90> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln364_13 = zext i4 %urem_ln364 to i5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 126 'zext' 'zext_ln364_13' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln364 = trunc i4 %urem_ln364 to i3" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 127 'trunc' 'trunc_ln364' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%shl_ln364_1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln364, i2 0)" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 128 'bitconcatenate' 'shl_ln364_1' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (1.54ns)   --->   "%add_ln364 = add i5 %shl_ln364_1, %zext_ln364_13" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 129 'add' 'add_ln364' <Predicate = (!icmp_ln363)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 130 [2/8] (1.90ns)   --->   "%urem_ln364_1 = urem i4 %add_ln364_2, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 130 'urem' 'urem_ln364_1' <Predicate = (!icmp_ln363)> <Delay = 1.90> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 131 [1/2] (2.77ns)   --->   "%tempA_load_2 = load i64* %tempA_addr_7, align 8" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 131 'load' 'tempA_load_2' <Predicate = (!icmp_ln363)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_14 : Operation 132 [3/8] (1.90ns)   --->   "%urem_ln364_2 = urem i4 %add_ln364_8, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 132 'urem' 'urem_ln364_2' <Predicate = (!icmp_ln363)> <Delay = 1.90> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 133 [1/2] (2.77ns)   --->   "%tempA_load_3 = load i64* %tempA_addr_8, align 8" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 133 'load' 'tempA_load_3' <Predicate = (!icmp_ln363)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_14 : Operation 134 [5/9] (2.52ns)   --->   "%urem_ln364_3 = urem i5 %add_ln364_11, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 134 'urem' 'urem_ln364_3' <Predicate = (!icmp_ln363)> <Delay = 2.52> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 135 [1/1] (1.54ns)   --->   "%add_ln364_4 = add i5 -12, %zext_ln364_10" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 135 'add' 'add_ln364_4' <Predicate = (!icmp_ln363)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln364_4 = zext i5 %add_ln364_4 to i64" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 136 'zext' 'zext_ln364_4' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%tempA_addr_9 = getelementptr inbounds [25 x i64]* %tempA, i64 0, i64 %zext_ln364_4" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 137 'getelementptr' 'tempA_addr_9' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_14 : Operation 138 [2/2] (2.77ns)   --->   "%tempA_load_4 = load i64* %tempA_addr_9, align 8" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 138 'load' 'tempA_load_4' <Predicate = (!icmp_ln363)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_14 : Operation 139 [6/9] (2.52ns)   --->   "%urem_ln364_4 = urem i5 %add_ln364_14, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 139 'urem' 'urem_ln364_4' <Predicate = (!icmp_ln363)> <Delay = 2.52> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 11> <Delay = 2.77>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln364_1 = zext i5 %add_ln364 to i64" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 140 'zext' 'zext_ln364_1' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "%A_addr_10 = getelementptr [25 x i64]* %A, i64 0, i64 %zext_ln364_1" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 141 'getelementptr' 'A_addr_10' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_15 : Operation 142 [1/1] (2.77ns)   --->   "store i64 %tempA_load, i64* %A_addr_10, align 8" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 142 'store' <Predicate = (!icmp_ln363)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_15 : Operation 143 [1/8] (1.90ns)   --->   "%urem_ln364_1 = urem i4 %add_ln364_2, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 143 'urem' 'urem_ln364_1' <Predicate = (!icmp_ln363)> <Delay = 1.90> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 144 [2/8] (1.90ns)   --->   "%urem_ln364_2 = urem i4 %add_ln364_8, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 144 'urem' 'urem_ln364_2' <Predicate = (!icmp_ln363)> <Delay = 1.90> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 145 [4/9] (2.52ns)   --->   "%urem_ln364_3 = urem i5 %add_ln364_11, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 145 'urem' 'urem_ln364_3' <Predicate = (!icmp_ln363)> <Delay = 2.52> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 146 [1/2] (2.77ns)   --->   "%tempA_load_4 = load i64* %tempA_addr_9, align 8" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 146 'load' 'tempA_load_4' <Predicate = (!icmp_ln363)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_15 : Operation 147 [5/9] (2.52ns)   --->   "%urem_ln364_4 = urem i5 %add_ln364_14, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 147 'urem' 'urem_ln364_4' <Predicate = (!icmp_ln363)> <Delay = 2.52> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 12> <Delay = 5.66>
ST_16 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln364_1 = trunc i4 %urem_ln364_1 to i3" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 148 'trunc' 'trunc_ln364_1' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "%shl_ln364_2 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln364_1, i2 0)" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 149 'bitconcatenate' 'shl_ln364_2' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_16 : Operation 150 [1/1] (1.34ns)   --->   "%add_ln364_5 = add i3 1, %trunc_ln364_1" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 150 'add' 'add_ln364_5' <Predicate = (!icmp_ln363)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln364_14 = zext i3 %add_ln364_5 to i5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 151 'zext' 'zext_ln364_14' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_16 : Operation 152 [1/1] (1.54ns)   --->   "%add_ln364_6 = add i5 %zext_ln364_14, %shl_ln364_2" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 152 'add' 'add_ln364_6' <Predicate = (!icmp_ln363)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln364_6 = zext i5 %add_ln364_6 to i64" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 153 'zext' 'zext_ln364_6' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_16 : Operation 154 [1/1] (0.00ns)   --->   "%A_addr_11 = getelementptr [25 x i64]* %A, i64 0, i64 %zext_ln364_6" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 154 'getelementptr' 'A_addr_11' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_16 : Operation 155 [1/1] (2.77ns)   --->   "store i64 %tempA_load_1, i64* %A_addr_11, align 8" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 155 'store' <Predicate = (!icmp_ln363)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_16 : Operation 156 [1/8] (1.90ns)   --->   "%urem_ln364_2 = urem i4 %add_ln364_8, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 156 'urem' 'urem_ln364_2' <Predicate = (!icmp_ln363)> <Delay = 1.90> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 157 [3/9] (2.52ns)   --->   "%urem_ln364_3 = urem i5 %add_ln364_11, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 157 'urem' 'urem_ln364_3' <Predicate = (!icmp_ln363)> <Delay = 2.52> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 158 [4/9] (2.52ns)   --->   "%urem_ln364_4 = urem i5 %add_ln364_14, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 158 'urem' 'urem_ln364_4' <Predicate = (!icmp_ln363)> <Delay = 2.52> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 13> <Delay = 5.66>
ST_17 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln364_2 = trunc i4 %urem_ln364_2 to i3" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 159 'trunc' 'trunc_ln364_2' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_17 : Operation 160 [1/1] (0.00ns)   --->   "%shl_ln364_3 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln364_2, i2 0)" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 160 'bitconcatenate' 'shl_ln364_3' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_17 : Operation 161 [1/1] (1.34ns)   --->   "%add_ln364_9 = add i3 2, %trunc_ln364_2" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 161 'add' 'add_ln364_9' <Predicate = (!icmp_ln363)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln364_15 = zext i3 %add_ln364_9 to i5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 162 'zext' 'zext_ln364_15' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_17 : Operation 163 [1/1] (1.54ns)   --->   "%add_ln364_10 = add i5 %zext_ln364_15, %shl_ln364_3" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 163 'add' 'add_ln364_10' <Predicate = (!icmp_ln363)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln364_7 = zext i5 %add_ln364_10 to i64" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 164 'zext' 'zext_ln364_7' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_17 : Operation 165 [1/1] (0.00ns)   --->   "%A_addr_12 = getelementptr [25 x i64]* %A, i64 0, i64 %zext_ln364_7" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 165 'getelementptr' 'A_addr_12' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_17 : Operation 166 [1/1] (2.77ns)   --->   "store i64 %tempA_load_2, i64* %A_addr_12, align 8" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 166 'store' <Predicate = (!icmp_ln363)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_17 : Operation 167 [2/9] (2.52ns)   --->   "%urem_ln364_3 = urem i5 %add_ln364_11, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 167 'urem' 'urem_ln364_3' <Predicate = (!icmp_ln363)> <Delay = 2.52> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 168 [3/9] (2.52ns)   --->   "%urem_ln364_4 = urem i5 %add_ln364_14, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 168 'urem' 'urem_ln364_4' <Predicate = (!icmp_ln363)> <Delay = 2.52> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 14> <Delay = 8.18>
ST_18 : Operation 169 [1/9] (2.52ns)   --->   "%urem_ln364_3 = urem i5 %add_ln364_11, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 169 'urem' 'urem_ln364_3' <Predicate = (!icmp_ln363)> <Delay = 2.52> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln364_3 = trunc i5 %urem_ln364_3 to i3" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 170 'trunc' 'trunc_ln364_3' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_18 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node add_ln364_13)   --->   "%shl_ln364 = shl i5 %urem_ln364_3, 2" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 171 'shl' 'shl_ln364' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_18 : Operation 172 [1/1] (1.34ns)   --->   "%add_ln364_12 = add i3 3, %trunc_ln364_3" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 172 'add' 'add_ln364_12' <Predicate = (!icmp_ln363)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node add_ln364_13)   --->   "%zext_ln364_16 = zext i3 %add_ln364_12 to i5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 173 'zext' 'zext_ln364_16' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_18 : Operation 174 [1/1] (1.54ns) (out node of the LUT)   --->   "%add_ln364_13 = add i5 %zext_ln364_16, %shl_ln364" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 174 'add' 'add_ln364_13' <Predicate = (!icmp_ln363)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln364_8 = zext i5 %add_ln364_13 to i64" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 175 'zext' 'zext_ln364_8' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_18 : Operation 176 [1/1] (0.00ns)   --->   "%A_addr_13 = getelementptr [25 x i64]* %A, i64 0, i64 %zext_ln364_8" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 176 'getelementptr' 'A_addr_13' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_18 : Operation 177 [1/1] (2.77ns)   --->   "store i64 %tempA_load_3, i64* %A_addr_13, align 8" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 177 'store' <Predicate = (!icmp_ln363)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_18 : Operation 178 [2/9] (2.52ns)   --->   "%urem_ln364_4 = urem i5 %add_ln364_14, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 178 'urem' 'urem_ln364_4' <Predicate = (!icmp_ln363)> <Delay = 2.52> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 15> <Delay = 8.33>
ST_19 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str17) nounwind" [sha3/KeccakP-1600-reference.c:363]   --->   Operation 179 'specloopname' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_19 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str17)" [sha3/KeccakP-1600-reference.c:363]   --->   Operation 180 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_19 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 181 'specpipeline' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_19 : Operation 182 [1/9] (2.52ns)   --->   "%urem_ln364_4 = urem i5 %add_ln364_14, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 182 'urem' 'urem_ln364_4' <Predicate = (!icmp_ln363)> <Delay = 2.52> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln364_4 = trunc i5 %urem_ln364_4 to i4" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 183 'trunc' 'trunc_ln364_4' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_19 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node add_ln364_16)   --->   "%shl_ln364_4 = shl i5 %urem_ln364_4, 2" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 184 'shl' 'shl_ln364_4' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_19 : Operation 185 [1/1] (1.49ns)   --->   "%add_ln364_15 = add i4 4, %trunc_ln364_4" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 185 'add' 'add_ln364_15' <Predicate = (!icmp_ln363)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node add_ln364_16)   --->   "%zext_ln364_17 = zext i4 %add_ln364_15 to i5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 186 'zext' 'zext_ln364_17' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_19 : Operation 187 [1/1] (1.54ns) (out node of the LUT)   --->   "%add_ln364_16 = add i5 %zext_ln364_17, %shl_ln364_4" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 187 'add' 'add_ln364_16' <Predicate = (!icmp_ln363)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln364_9 = zext i5 %add_ln364_16 to i64" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 188 'zext' 'zext_ln364_9' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_19 : Operation 189 [1/1] (0.00ns)   --->   "%A_addr_14 = getelementptr [25 x i64]* %A, i64 0, i64 %zext_ln364_9" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 189 'getelementptr' 'A_addr_14' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_19 : Operation 190 [1/1] (2.77ns)   --->   "store i64 %tempA_load_4, i64* %A_addr_14, align 8" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 190 'store' <Predicate = (!icmp_ln363)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_19 : Operation 191 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str17, i32 %tmp_s)" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 191 'specregionend' 'empty_60' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_19 : Operation 192 [1/1] (0.00ns)   --->   "br label %.preheader" [sha3/KeccakP-1600-reference.c:363]   --->   Operation 192 'br' <Predicate = (!icmp_ln363)> <Delay = 0.00>

State 20 <SV = 4> <Delay = 0.00>
ST_20 : Operation 193 [1/1] (0.00ns)   --->   "ret void" [sha3/KeccakP-1600-reference.c:365]   --->   Operation 193 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tempA              (alloca           ) [ 001111111111111111110]
br_ln361           (br               ) [ 011111000000000000000]
x_0                (phi              ) [ 001100000000000000000]
icmp_ln361         (icmp             ) [ 001111000000000000000]
empty              (speclooptripcount) [ 000000000000000000000]
x                  (add              ) [ 011111000000000000000]
br_ln361           (br               ) [ 000000000000000000000]
zext_ln362_6       (zext             ) [ 000000000000000000000]
add_ln362          (add              ) [ 000000000000000000000]
zext_ln362_1       (zext             ) [ 000100000000000000000]
A_addr_6           (getelementptr    ) [ 000100000000000000000]
add_ln362_1        (add              ) [ 000000000000000000000]
zext_ln362_2       (zext             ) [ 000100000000000000000]
A_addr_7           (getelementptr    ) [ 000100000000000000000]
zext_ln362_5       (zext             ) [ 000010000000000000000]
zext_ln362         (zext             ) [ 000010000000000000000]
A_addr             (getelementptr    ) [ 000010000000000000000]
A_load_1           (load             ) [ 000000000000000000000]
tempA_addr_1       (getelementptr    ) [ 000000000000000000000]
store_ln362        (store            ) [ 000000000000000000000]
A_load_2           (load             ) [ 000000000000000000000]
tempA_addr_2       (getelementptr    ) [ 000000000000000000000]
store_ln362        (store            ) [ 000000000000000000000]
add_ln362_2        (add              ) [ 000000000000000000000]
zext_ln362_3       (zext             ) [ 000010000000000000000]
A_addr_8           (getelementptr    ) [ 000010000000000000000]
A_load             (load             ) [ 000000000000000000000]
tempA_addr         (getelementptr    ) [ 000000000000000000000]
store_ln362        (store            ) [ 000000000000000000000]
A_load_3           (load             ) [ 000000000000000000000]
tempA_addr_3       (getelementptr    ) [ 000000000000000000000]
store_ln362        (store            ) [ 000000000000000000000]
add_ln362_3        (add              ) [ 000000000000000000000]
zext_ln362_4       (zext             ) [ 001001000000000000000]
A_addr_9           (getelementptr    ) [ 001001000000000000000]
specloopname_ln361 (specloopname     ) [ 000000000000000000000]
tmp                (specregionbegin  ) [ 000000000000000000000]
specpipeline_ln362 (specpipeline     ) [ 000000000000000000000]
A_load_4           (load             ) [ 000000000000000000000]
tempA_addr_4       (getelementptr    ) [ 000000000000000000000]
store_ln362        (store            ) [ 000000000000000000000]
empty_58           (specregionend    ) [ 000000000000000000000]
br_ln361           (br               ) [ 011111000000000000000]
br_ln363           (br               ) [ 000000111111111111110]
x_1                (phi              ) [ 000000011111100000000]
icmp_ln363         (icmp             ) [ 000000011111111111110]
empty_59           (speclooptripcount) [ 000000000000000000000]
x_6                (add              ) [ 000000111111111111110]
br_ln363           (br               ) [ 000000000000000000000]
shl_ln             (bitconcatenate   ) [ 000000011111111000000]
add_ln364_2        (add              ) [ 000000011111111100000]
add_ln364_8        (add              ) [ 000000011111111110000]
zext_ln364_12      (zext             ) [ 000000000001000000000]
add_ln364_11       (add              ) [ 000000011111111111100]
add_ln364_14       (add              ) [ 000000011111111111110]
zext_ln364_10      (zext             ) [ 000000001100011000000]
zext_ln364_11      (zext             ) [ 000000001000010000000]
zext_ln364         (zext             ) [ 000000000000000000000]
tempA_addr_5       (getelementptr    ) [ 000000001000010000000]
add_ln364_1        (add              ) [ 000000000000000000000]
zext_ln364_5       (zext             ) [ 000000000000000000000]
tempA_addr_6       (getelementptr    ) [ 000000001000010000000]
tempA_load         (load             ) [ 000000000110001100000]
tempA_load_1       (load             ) [ 000000000111001110000]
add_ln364_7        (add              ) [ 000000000000000000000]
zext_ln364_2       (zext             ) [ 000000000000000000000]
tempA_addr_7       (getelementptr    ) [ 000000000100001000000]
add_ln364_3        (add              ) [ 000000000000000000000]
zext_ln364_3       (zext             ) [ 000000000000000000000]
tempA_addr_8       (getelementptr    ) [ 000000000100001000000]
urem_ln364         (urem             ) [ 000000000000000000000]
zext_ln364_13      (zext             ) [ 000000000000000000000]
trunc_ln364        (trunc            ) [ 000000000000000000000]
shl_ln364_1        (bitconcatenate   ) [ 000000000000000000000]
add_ln364          (add              ) [ 000000000010000100000]
tempA_load_2       (load             ) [ 000000010011000111000]
tempA_load_3       (load             ) [ 000000011011000111100]
add_ln364_4        (add              ) [ 000000000000000000000]
zext_ln364_4       (zext             ) [ 000000000000000000000]
tempA_addr_9       (getelementptr    ) [ 000000000010000100000]
zext_ln364_1       (zext             ) [ 000000000000000000000]
A_addr_10          (getelementptr    ) [ 000000000000000000000]
store_ln364        (store            ) [ 000000000000000000000]
urem_ln364_1       (urem             ) [ 000000000001000010000]
tempA_load_4       (load             ) [ 000000011101000011110]
trunc_ln364_1      (trunc            ) [ 000000000000000000000]
shl_ln364_2        (bitconcatenate   ) [ 000000000000000000000]
add_ln364_5        (add              ) [ 000000000000000000000]
zext_ln364_14      (zext             ) [ 000000000000000000000]
add_ln364_6        (add              ) [ 000000000000000000000]
zext_ln364_6       (zext             ) [ 000000000000000000000]
A_addr_11          (getelementptr    ) [ 000000000000000000000]
store_ln364        (store            ) [ 000000000000000000000]
urem_ln364_2       (urem             ) [ 000000010000000001000]
trunc_ln364_2      (trunc            ) [ 000000000000000000000]
shl_ln364_3        (bitconcatenate   ) [ 000000000000000000000]
add_ln364_9        (add              ) [ 000000000000000000000]
zext_ln364_15      (zext             ) [ 000000000000000000000]
add_ln364_10       (add              ) [ 000000000000000000000]
zext_ln364_7       (zext             ) [ 000000000000000000000]
A_addr_12          (getelementptr    ) [ 000000000000000000000]
store_ln364        (store            ) [ 000000000000000000000]
urem_ln364_3       (urem             ) [ 000000000000000000000]
trunc_ln364_3      (trunc            ) [ 000000000000000000000]
shl_ln364          (shl              ) [ 000000000000000000000]
add_ln364_12       (add              ) [ 000000000000000000000]
zext_ln364_16      (zext             ) [ 000000000000000000000]
add_ln364_13       (add              ) [ 000000000000000000000]
zext_ln364_8       (zext             ) [ 000000000000000000000]
A_addr_13          (getelementptr    ) [ 000000000000000000000]
store_ln364        (store            ) [ 000000000000000000000]
specloopname_ln363 (specloopname     ) [ 000000000000000000000]
tmp_s              (specregionbegin  ) [ 000000000000000000000]
specpipeline_ln364 (specpipeline     ) [ 000000000000000000000]
urem_ln364_4       (urem             ) [ 000000000000000000000]
trunc_ln364_4      (trunc            ) [ 000000000000000000000]
shl_ln364_4        (shl              ) [ 000000000000000000000]
add_ln364_15       (add              ) [ 000000000000000000000]
zext_ln364_17      (zext             ) [ 000000000000000000000]
add_ln364_16       (add              ) [ 000000000000000000000]
zext_ln364_9       (zext             ) [ 000000000000000000000]
A_addr_14          (getelementptr    ) [ 000000000000000000000]
store_ln364        (store            ) [ 000000000000000000000]
empty_60           (specregionend    ) [ 000000000000000000000]
br_ln363           (br               ) [ 000000111111111111110]
ret_ln365          (ret              ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="tempA_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tempA/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="A_addr_6_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="4" slack="0"/>
<pin id="78" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_6/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="5" slack="0"/>
<pin id="83" dir="0" index="1" bw="64" slack="2"/>
<pin id="84" dir="0" index="2" bw="0" slack="0"/>
<pin id="94" dir="0" index="4" bw="5" slack="3"/>
<pin id="95" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="96" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="64" slack="0"/>
<pin id="97" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="A_load_1/2 A_load_2/2 A_load/3 A_load_3/3 A_load_4/4 store_ln364/15 store_ln364/16 store_ln364/17 store_ln364/18 store_ln364/19 "/>
</bind>
</comp>

<comp id="87" class="1004" name="A_addr_7_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="64" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="4" slack="0"/>
<pin id="91" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_7/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="A_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="64" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="3" slack="0"/>
<pin id="103" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="tempA_addr_1_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="4" slack="1"/>
<pin id="111" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tempA_addr_1/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="5" slack="0"/>
<pin id="115" dir="0" index="1" bw="64" slack="0"/>
<pin id="116" dir="0" index="2" bw="0" slack="0"/>
<pin id="126" dir="0" index="4" bw="5" slack="0"/>
<pin id="127" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="128" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="64" slack="3"/>
<pin id="129" dir="1" index="7" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln362/3 store_ln362/3 store_ln362/4 store_ln362/4 store_ln362/5 tempA_load/12 tempA_load_1/12 tempA_load_2/13 tempA_load_3/13 tempA_load_4/14 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tempA_addr_2_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="4" slack="1"/>
<pin id="124" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tempA_addr_2/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="A_addr_8_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="5" slack="0"/>
<pin id="136" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_8/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tempA_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="3" slack="1"/>
<pin id="144" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tempA_addr/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tempA_addr_3_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="5" slack="1"/>
<pin id="152" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tempA_addr_3/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="A_addr_9_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="5" slack="0"/>
<pin id="160" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_9/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tempA_addr_4_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="5" slack="1"/>
<pin id="168" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tempA_addr_4/5 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tempA_addr_5_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="3" slack="0"/>
<pin id="175" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tempA_addr_5/12 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tempA_addr_6_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="4" slack="0"/>
<pin id="182" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tempA_addr_6/12 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tempA_addr_7_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="4" slack="0"/>
<pin id="189" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tempA_addr_7/13 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tempA_addr_8_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="5" slack="0"/>
<pin id="196" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tempA_addr_8/13 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tempA_addr_9_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="5" slack="0"/>
<pin id="203" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tempA_addr_9/14 "/>
</bind>
</comp>

<comp id="206" class="1004" name="A_addr_10_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="5" slack="0"/>
<pin id="210" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_10/15 "/>
</bind>
</comp>

<comp id="214" class="1004" name="A_addr_11_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="5" slack="0"/>
<pin id="218" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_11/16 "/>
</bind>
</comp>

<comp id="222" class="1004" name="A_addr_12_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="5" slack="0"/>
<pin id="226" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_12/17 "/>
</bind>
</comp>

<comp id="230" class="1004" name="A_addr_13_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="5" slack="0"/>
<pin id="234" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_13/18 "/>
</bind>
</comp>

<comp id="238" class="1004" name="A_addr_14_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="5" slack="0"/>
<pin id="242" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_14/19 "/>
</bind>
</comp>

<comp id="246" class="1005" name="x_0_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="3" slack="1"/>
<pin id="248" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_0 (phireg) "/>
</bind>
</comp>

<comp id="250" class="1004" name="x_0_phi_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="3" slack="0"/>
<pin id="254" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0/2 "/>
</bind>
</comp>

<comp id="258" class="1005" name="x_1_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="1"/>
<pin id="260" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_1 (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="x_1_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="3" slack="0"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="1" slack="1"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_1/7 "/>
</bind>
</comp>

<comp id="270" class="1004" name="icmp_ln361_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="3" slack="0"/>
<pin id="272" dir="0" index="1" bw="3" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln361/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="x_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="3" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln362_6_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="3" slack="0"/>
<pin id="284" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln362_6/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="add_ln362_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="3" slack="0"/>
<pin id="288" dir="0" index="1" bw="4" slack="0"/>
<pin id="289" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln362/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="zext_ln362_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="0"/>
<pin id="294" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln362_1/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln362_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="3" slack="0"/>
<pin id="299" dir="0" index="1" bw="4" slack="0"/>
<pin id="300" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln362_1/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="zext_ln362_2_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="0"/>
<pin id="305" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln362_2/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln362_5_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="3" slack="1"/>
<pin id="310" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln362_5/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln362_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="1"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln362/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="add_ln362_2_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="3" slack="0"/>
<pin id="319" dir="0" index="1" bw="5" slack="0"/>
<pin id="320" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln362_2/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln362_3_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="5" slack="0"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln362_3/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="add_ln362_3_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="3" slack="1"/>
<pin id="330" dir="0" index="1" bw="5" slack="0"/>
<pin id="331" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln362_3/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln362_4_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="5" slack="0"/>
<pin id="335" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln362_4/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="icmp_ln363_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="3" slack="0"/>
<pin id="340" dir="0" index="1" bw="3" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln363/7 "/>
</bind>
</comp>

<comp id="344" class="1004" name="x_6_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="3" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_6/7 "/>
</bind>
</comp>

<comp id="350" class="1004" name="shl_ln_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="4" slack="0"/>
<pin id="352" dir="0" index="1" bw="3" slack="0"/>
<pin id="353" dir="0" index="2" bw="1" slack="0"/>
<pin id="354" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/7 "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="0"/>
<pin id="360" dir="0" index="1" bw="4" slack="0"/>
<pin id="361" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln364/7 "/>
</bind>
</comp>

<comp id="364" class="1004" name="add_ln364_2_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="3" slack="0"/>
<pin id="366" dir="0" index="1" bw="4" slack="1"/>
<pin id="367" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln364_2/8 "/>
</bind>
</comp>

<comp id="369" class="1004" name="grp_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="4" slack="0"/>
<pin id="371" dir="0" index="1" bw="4" slack="0"/>
<pin id="372" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln364_1/8 "/>
</bind>
</comp>

<comp id="375" class="1004" name="add_ln364_8_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="4" slack="0"/>
<pin id="377" dir="0" index="1" bw="4" slack="2"/>
<pin id="378" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln364_8/9 "/>
</bind>
</comp>

<comp id="380" class="1004" name="grp_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="0"/>
<pin id="382" dir="0" index="1" bw="4" slack="0"/>
<pin id="383" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln364_2/9 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln364_12_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="3"/>
<pin id="388" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln364_12/10 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln364_11_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="5" slack="0"/>
<pin id="391" dir="0" index="1" bw="4" slack="0"/>
<pin id="392" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln364_11/10 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="5" slack="0"/>
<pin id="397" dir="0" index="1" bw="4" slack="0"/>
<pin id="398" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln364_3/10 "/>
</bind>
</comp>

<comp id="401" class="1004" name="add_ln364_14_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="0"/>
<pin id="403" dir="0" index="1" bw="4" slack="1"/>
<pin id="404" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln364_14/11 "/>
</bind>
</comp>

<comp id="406" class="1004" name="grp_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="5" slack="0"/>
<pin id="408" dir="0" index="1" bw="4" slack="0"/>
<pin id="409" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln364_4/11 "/>
</bind>
</comp>

<comp id="412" class="1004" name="zext_ln364_10_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="3" slack="5"/>
<pin id="414" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln364_10/12 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln364_11_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="3" slack="5"/>
<pin id="418" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln364_11/12 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln364_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="3" slack="5"/>
<pin id="422" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln364/12 "/>
</bind>
</comp>

<comp id="425" class="1004" name="add_ln364_1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="4" slack="0"/>
<pin id="427" dir="0" index="1" bw="3" slack="0"/>
<pin id="428" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln364_1/12 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln364_5_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="4" slack="0"/>
<pin id="433" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln364_5/12 "/>
</bind>
</comp>

<comp id="436" class="1004" name="add_ln364_7_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="4" slack="0"/>
<pin id="438" dir="0" index="1" bw="3" slack="1"/>
<pin id="439" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln364_7/13 "/>
</bind>
</comp>

<comp id="441" class="1004" name="zext_ln364_2_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="4" slack="0"/>
<pin id="443" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln364_2/13 "/>
</bind>
</comp>

<comp id="446" class="1004" name="add_ln364_3_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="5" slack="0"/>
<pin id="448" dir="0" index="1" bw="3" slack="1"/>
<pin id="449" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln364_3/13 "/>
</bind>
</comp>

<comp id="451" class="1004" name="zext_ln364_3_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="5" slack="0"/>
<pin id="453" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln364_3/13 "/>
</bind>
</comp>

<comp id="456" class="1004" name="zext_ln364_13_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="4" slack="0"/>
<pin id="458" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln364_13/14 "/>
</bind>
</comp>

<comp id="460" class="1004" name="trunc_ln364_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="4" slack="0"/>
<pin id="462" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln364/14 "/>
</bind>
</comp>

<comp id="464" class="1004" name="shl_ln364_1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="5" slack="0"/>
<pin id="466" dir="0" index="1" bw="3" slack="0"/>
<pin id="467" dir="0" index="2" bw="1" slack="0"/>
<pin id="468" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln364_1/14 "/>
</bind>
</comp>

<comp id="472" class="1004" name="add_ln364_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="5" slack="0"/>
<pin id="474" dir="0" index="1" bw="4" slack="0"/>
<pin id="475" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln364/14 "/>
</bind>
</comp>

<comp id="478" class="1004" name="add_ln364_4_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="5" slack="0"/>
<pin id="480" dir="0" index="1" bw="3" slack="2"/>
<pin id="481" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln364_4/14 "/>
</bind>
</comp>

<comp id="483" class="1004" name="zext_ln364_4_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="5" slack="0"/>
<pin id="485" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln364_4/14 "/>
</bind>
</comp>

<comp id="488" class="1004" name="zext_ln364_1_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="5" slack="1"/>
<pin id="490" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln364_1/15 "/>
</bind>
</comp>

<comp id="492" class="1004" name="trunc_ln364_1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="3" slack="1"/>
<pin id="494" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln364_1/16 "/>
</bind>
</comp>

<comp id="495" class="1004" name="shl_ln364_2_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="5" slack="0"/>
<pin id="497" dir="0" index="1" bw="3" slack="0"/>
<pin id="498" dir="0" index="2" bw="1" slack="0"/>
<pin id="499" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln364_2/16 "/>
</bind>
</comp>

<comp id="503" class="1004" name="add_ln364_5_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="3" slack="0"/>
<pin id="506" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln364_5/16 "/>
</bind>
</comp>

<comp id="509" class="1004" name="zext_ln364_14_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="3" slack="0"/>
<pin id="511" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln364_14/16 "/>
</bind>
</comp>

<comp id="513" class="1004" name="add_ln364_6_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="3" slack="0"/>
<pin id="515" dir="0" index="1" bw="5" slack="0"/>
<pin id="516" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln364_6/16 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln364_6_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="5" slack="0"/>
<pin id="521" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln364_6/16 "/>
</bind>
</comp>

<comp id="524" class="1004" name="trunc_ln364_2_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="3" slack="1"/>
<pin id="526" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln364_2/17 "/>
</bind>
</comp>

<comp id="527" class="1004" name="shl_ln364_3_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="5" slack="0"/>
<pin id="529" dir="0" index="1" bw="3" slack="0"/>
<pin id="530" dir="0" index="2" bw="1" slack="0"/>
<pin id="531" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln364_3/17 "/>
</bind>
</comp>

<comp id="535" class="1004" name="add_ln364_9_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="3" slack="0"/>
<pin id="537" dir="0" index="1" bw="3" slack="0"/>
<pin id="538" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln364_9/17 "/>
</bind>
</comp>

<comp id="541" class="1004" name="zext_ln364_15_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="3" slack="0"/>
<pin id="543" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln364_15/17 "/>
</bind>
</comp>

<comp id="545" class="1004" name="add_ln364_10_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="3" slack="0"/>
<pin id="547" dir="0" index="1" bw="5" slack="0"/>
<pin id="548" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln364_10/17 "/>
</bind>
</comp>

<comp id="551" class="1004" name="zext_ln364_7_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="5" slack="0"/>
<pin id="553" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln364_7/17 "/>
</bind>
</comp>

<comp id="556" class="1004" name="trunc_ln364_3_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="4" slack="0"/>
<pin id="558" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln364_3/18 "/>
</bind>
</comp>

<comp id="560" class="1004" name="shl_ln364_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="4" slack="0"/>
<pin id="562" dir="0" index="1" bw="3" slack="0"/>
<pin id="563" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln364/18 "/>
</bind>
</comp>

<comp id="566" class="1004" name="add_ln364_12_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="3" slack="0"/>
<pin id="568" dir="0" index="1" bw="3" slack="0"/>
<pin id="569" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln364_12/18 "/>
</bind>
</comp>

<comp id="572" class="1004" name="zext_ln364_16_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="3" slack="0"/>
<pin id="574" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln364_16/18 "/>
</bind>
</comp>

<comp id="576" class="1004" name="add_ln364_13_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="3" slack="0"/>
<pin id="578" dir="0" index="1" bw="5" slack="0"/>
<pin id="579" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln364_13/18 "/>
</bind>
</comp>

<comp id="582" class="1004" name="zext_ln364_8_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="5" slack="0"/>
<pin id="584" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln364_8/18 "/>
</bind>
</comp>

<comp id="587" class="1004" name="trunc_ln364_4_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="4" slack="0"/>
<pin id="589" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln364_4/19 "/>
</bind>
</comp>

<comp id="591" class="1004" name="shl_ln364_4_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="4" slack="0"/>
<pin id="593" dir="0" index="1" bw="3" slack="0"/>
<pin id="594" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln364_4/19 "/>
</bind>
</comp>

<comp id="597" class="1004" name="add_ln364_15_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="4" slack="0"/>
<pin id="599" dir="0" index="1" bw="4" slack="0"/>
<pin id="600" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln364_15/19 "/>
</bind>
</comp>

<comp id="603" class="1004" name="zext_ln364_17_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="4" slack="0"/>
<pin id="605" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln364_17/19 "/>
</bind>
</comp>

<comp id="607" class="1004" name="add_ln364_16_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="4" slack="0"/>
<pin id="609" dir="0" index="1" bw="5" slack="0"/>
<pin id="610" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln364_16/19 "/>
</bind>
</comp>

<comp id="613" class="1004" name="zext_ln364_9_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="5" slack="0"/>
<pin id="615" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln364_9/19 "/>
</bind>
</comp>

<comp id="618" class="1005" name="icmp_ln361_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="1"/>
<pin id="620" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln361 "/>
</bind>
</comp>

<comp id="622" class="1005" name="x_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="3" slack="0"/>
<pin id="624" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="627" class="1005" name="zext_ln362_1_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="64" slack="1"/>
<pin id="629" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln362_1 "/>
</bind>
</comp>

<comp id="632" class="1005" name="A_addr_6_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="5" slack="1"/>
<pin id="634" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_6 "/>
</bind>
</comp>

<comp id="637" class="1005" name="zext_ln362_2_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="64" slack="1"/>
<pin id="639" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln362_2 "/>
</bind>
</comp>

<comp id="642" class="1005" name="A_addr_7_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="5" slack="1"/>
<pin id="644" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_7 "/>
</bind>
</comp>

<comp id="647" class="1005" name="zext_ln362_5_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="5" slack="1"/>
<pin id="649" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln362_5 "/>
</bind>
</comp>

<comp id="652" class="1005" name="zext_ln362_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="64" slack="1"/>
<pin id="654" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln362 "/>
</bind>
</comp>

<comp id="657" class="1005" name="A_addr_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="5" slack="1"/>
<pin id="659" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="662" class="1005" name="zext_ln362_3_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="64" slack="1"/>
<pin id="664" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln362_3 "/>
</bind>
</comp>

<comp id="667" class="1005" name="A_addr_8_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="5" slack="1"/>
<pin id="669" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_8 "/>
</bind>
</comp>

<comp id="672" class="1005" name="zext_ln362_4_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="64" slack="1"/>
<pin id="674" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln362_4 "/>
</bind>
</comp>

<comp id="677" class="1005" name="A_addr_9_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="5" slack="1"/>
<pin id="679" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_9 "/>
</bind>
</comp>

<comp id="682" class="1005" name="icmp_ln363_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="1"/>
<pin id="684" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln363 "/>
</bind>
</comp>

<comp id="686" class="1005" name="x_6_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="3" slack="0"/>
<pin id="688" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="x_6 "/>
</bind>
</comp>

<comp id="691" class="1005" name="shl_ln_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="4" slack="1"/>
<pin id="693" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="699" class="1005" name="add_ln364_2_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="4" slack="1"/>
<pin id="701" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln364_2 "/>
</bind>
</comp>

<comp id="704" class="1005" name="add_ln364_8_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="4" slack="1"/>
<pin id="706" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln364_8 "/>
</bind>
</comp>

<comp id="709" class="1005" name="zext_ln364_12_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="5" slack="1"/>
<pin id="711" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln364_12 "/>
</bind>
</comp>

<comp id="714" class="1005" name="add_ln364_11_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="5" slack="1"/>
<pin id="716" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln364_11 "/>
</bind>
</comp>

<comp id="719" class="1005" name="add_ln364_14_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="5" slack="1"/>
<pin id="721" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln364_14 "/>
</bind>
</comp>

<comp id="724" class="1005" name="zext_ln364_10_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="5" slack="1"/>
<pin id="726" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln364_10 "/>
</bind>
</comp>

<comp id="730" class="1005" name="zext_ln364_11_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="4" slack="1"/>
<pin id="732" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln364_11 "/>
</bind>
</comp>

<comp id="735" class="1005" name="tempA_addr_5_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="5" slack="1"/>
<pin id="737" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tempA_addr_5 "/>
</bind>
</comp>

<comp id="740" class="1005" name="tempA_addr_6_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="5" slack="1"/>
<pin id="742" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tempA_addr_6 "/>
</bind>
</comp>

<comp id="745" class="1005" name="tempA_load_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="64" slack="2"/>
<pin id="747" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tempA_load "/>
</bind>
</comp>

<comp id="750" class="1005" name="tempA_load_1_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="64" slack="3"/>
<pin id="752" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="tempA_load_1 "/>
</bind>
</comp>

<comp id="755" class="1005" name="tempA_addr_7_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="5" slack="1"/>
<pin id="757" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tempA_addr_7 "/>
</bind>
</comp>

<comp id="760" class="1005" name="tempA_addr_8_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="5" slack="1"/>
<pin id="762" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tempA_addr_8 "/>
</bind>
</comp>

<comp id="765" class="1005" name="add_ln364_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="5" slack="1"/>
<pin id="767" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln364 "/>
</bind>
</comp>

<comp id="770" class="1005" name="tempA_load_2_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="64" slack="3"/>
<pin id="772" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="tempA_load_2 "/>
</bind>
</comp>

<comp id="775" class="1005" name="tempA_load_3_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="64" slack="4"/>
<pin id="777" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="tempA_load_3 "/>
</bind>
</comp>

<comp id="780" class="1005" name="tempA_addr_9_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="5" slack="1"/>
<pin id="782" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tempA_addr_9 "/>
</bind>
</comp>

<comp id="785" class="1005" name="urem_ln364_1_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="3" slack="1"/>
<pin id="787" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="urem_ln364_1 "/>
</bind>
</comp>

<comp id="790" class="1005" name="tempA_load_4_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="64" slack="4"/>
<pin id="792" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="tempA_load_4 "/>
</bind>
</comp>

<comp id="795" class="1005" name="urem_ln364_2_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="3" slack="1"/>
<pin id="797" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="urem_ln364_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="98"><net_src comp="87" pin="3"/><net_sink comp="81" pin=2"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="99" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="112"><net_src comp="16" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="118"><net_src comp="81" pin="3"/><net_sink comp="113" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="81" pin="7"/><net_sink comp="113" pin=4"/></net>

<net id="131"><net_src comp="120" pin="3"/><net_sink comp="113" pin=2"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="16" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="132" pin="3"/><net_sink comp="81" pin=2"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="146"><net_src comp="81" pin="3"/><net_sink comp="113" pin=4"/></net>

<net id="147"><net_src comp="140" pin="3"/><net_sink comp="113" pin=2"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="154"><net_src comp="81" pin="7"/><net_sink comp="113" pin=1"/></net>

<net id="155"><net_src comp="148" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="16" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="156" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="170"><net_src comp="164" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="176"><net_src comp="16" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="177"><net_src comp="171" pin="3"/><net_sink comp="113" pin=2"/></net>

<net id="183"><net_src comp="16" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="184"><net_src comp="178" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="190"><net_src comp="16" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="191"><net_src comp="185" pin="3"/><net_sink comp="113" pin=2"/></net>

<net id="197"><net_src comp="16" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="198"><net_src comp="192" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="204"><net_src comp="16" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="205"><net_src comp="199" pin="3"/><net_sink comp="113" pin=2"/></net>

<net id="211"><net_src comp="0" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="16" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="206" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="219"><net_src comp="0" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="16" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="214" pin="3"/><net_sink comp="81" pin=2"/></net>

<net id="227"><net_src comp="0" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="16" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="222" pin="3"/><net_sink comp="81" pin=2"/></net>

<net id="235"><net_src comp="0" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="16" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="230" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="243"><net_src comp="0" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="16" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="238" pin="3"/><net_sink comp="81" pin=2"/></net>

<net id="249"><net_src comp="4" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="246" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="250" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="261"><net_src comp="4" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="269"><net_src comp="262" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="274"><net_src comp="250" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="6" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="250" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="12" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="250" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="14" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="286" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="301"><net_src comp="282" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="18" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="306"><net_src comp="297" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="311"><net_src comp="246" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="246" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="321"><net_src comp="308" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="20" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="317" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="332"><net_src comp="22" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="336"><net_src comp="328" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="342"><net_src comp="262" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="6" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="262" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="12" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="355"><net_src comp="42" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="262" pin="4"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="44" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="362"><net_src comp="350" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="14" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="46" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="364" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="14" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="48" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="375" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="14" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="393"><net_src comp="50" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="386" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="389" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="52" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="54" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="401" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="52" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="415"><net_src comp="258" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="258" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="258" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="429"><net_src comp="14" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="416" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="434"><net_src comp="425" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="440"><net_src comp="18" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="436" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="450"><net_src comp="20" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="446" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="459"><net_src comp="358" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="358" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="56" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="460" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="58" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="476"><net_src comp="464" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="456" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="22" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="478" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="491"><net_src comp="488" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="500"><net_src comp="56" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="492" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="58" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="507"><net_src comp="12" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="492" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="512"><net_src comp="503" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="517"><net_src comp="509" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="495" pin="3"/><net_sink comp="513" pin=1"/></net>

<net id="522"><net_src comp="513" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="532"><net_src comp="56" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="524" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="534"><net_src comp="58" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="539"><net_src comp="60" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="524" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="544"><net_src comp="535" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="549"><net_src comp="541" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="527" pin="3"/><net_sink comp="545" pin=1"/></net>

<net id="554"><net_src comp="545" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="559"><net_src comp="395" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="564"><net_src comp="395" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="62" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="64" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="556" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="575"><net_src comp="566" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="580"><net_src comp="572" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="560" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="585"><net_src comp="576" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="590"><net_src comp="406" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="595"><net_src comp="406" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="62" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="68" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="587" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="606"><net_src comp="597" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="611"><net_src comp="603" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="591" pin="2"/><net_sink comp="607" pin=1"/></net>

<net id="616"><net_src comp="607" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="621"><net_src comp="270" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="276" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="630"><net_src comp="292" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="635"><net_src comp="74" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="640"><net_src comp="303" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="645"><net_src comp="87" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="650"><net_src comp="308" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="655"><net_src comp="312" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="660"><net_src comp="99" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="665"><net_src comp="323" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="670"><net_src comp="132" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="675"><net_src comp="333" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="680"><net_src comp="156" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="685"><net_src comp="338" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="344" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="694"><net_src comp="350" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="696"><net_src comp="691" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="697"><net_src comp="691" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="698"><net_src comp="691" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="702"><net_src comp="364" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="707"><net_src comp="375" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="712"><net_src comp="386" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="717"><net_src comp="389" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="722"><net_src comp="401" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="727"><net_src comp="412" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="733"><net_src comp="416" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="738"><net_src comp="171" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="743"><net_src comp="178" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="748"><net_src comp="113" pin="7"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="753"><net_src comp="113" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="81" pin=4"/></net>

<net id="758"><net_src comp="185" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="763"><net_src comp="192" pin="3"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="768"><net_src comp="472" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="773"><net_src comp="113" pin="7"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="81" pin=4"/></net>

<net id="778"><net_src comp="113" pin="3"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="783"><net_src comp="199" pin="3"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="788"><net_src comp="369" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="793"><net_src comp="113" pin="7"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="81" pin=4"/></net>

<net id="798"><net_src comp="380" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="524" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {15 16 17 18 19 }
 - Input state : 
	Port: pi : A | {2 3 4 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln361 : 1
		x : 1
		br_ln361 : 2
		zext_ln362_6 : 1
		add_ln362 : 2
		zext_ln362_1 : 3
		A_addr_6 : 4
		A_load_1 : 5
		add_ln362_1 : 2
		zext_ln362_2 : 3
		A_addr_7 : 4
		A_load_2 : 5
	State 3
		A_addr : 1
		A_load : 2
		store_ln362 : 1
		store_ln362 : 1
		add_ln362_2 : 1
		zext_ln362_3 : 2
		A_addr_8 : 3
		A_load_3 : 4
	State 4
		store_ln362 : 1
		store_ln362 : 1
		zext_ln362_4 : 1
		A_addr_9 : 2
		A_load_4 : 3
	State 5
		store_ln362 : 1
		empty_58 : 1
	State 6
	State 7
		icmp_ln363 : 1
		x_6 : 1
		br_ln363 : 2
		shl_ln : 1
		urem_ln364 : 2
	State 8
		urem_ln364_1 : 1
	State 9
		urem_ln364_2 : 1
	State 10
		add_ln364_11 : 1
		urem_ln364_3 : 2
	State 11
		urem_ln364_4 : 1
	State 12
		tempA_addr_5 : 1
		tempA_load : 2
		add_ln364_1 : 1
		zext_ln364_5 : 2
		tempA_addr_6 : 3
		tempA_load_1 : 4
	State 13
		zext_ln364_2 : 1
		tempA_addr_7 : 2
		tempA_load_2 : 3
		zext_ln364_3 : 1
		tempA_addr_8 : 2
		tempA_load_3 : 3
	State 14
		zext_ln364_13 : 1
		trunc_ln364 : 1
		shl_ln364_1 : 2
		add_ln364 : 3
		zext_ln364_4 : 1
		tempA_addr_9 : 2
		tempA_load_4 : 3
	State 15
		A_addr_10 : 1
		store_ln364 : 2
	State 16
		shl_ln364_2 : 1
		add_ln364_5 : 1
		zext_ln364_14 : 2
		add_ln364_6 : 3
		zext_ln364_6 : 4
		A_addr_11 : 5
		store_ln364 : 6
	State 17
		shl_ln364_3 : 1
		add_ln364_9 : 1
		zext_ln364_15 : 2
		add_ln364_10 : 3
		zext_ln364_7 : 4
		A_addr_12 : 5
		store_ln364 : 6
	State 18
		trunc_ln364_3 : 1
		shl_ln364 : 1
		add_ln364_12 : 2
		zext_ln364_16 : 3
		add_ln364_13 : 4
		zext_ln364_8 : 5
		A_addr_13 : 6
		store_ln364 : 7
	State 19
		trunc_ln364_4 : 1
		shl_ln364_4 : 1
		add_ln364_15 : 2
		zext_ln364_17 : 3
		add_ln364_16 : 4
		zext_ln364_9 : 5
		A_addr_14 : 6
		store_ln364 : 7
		empty_60 : 1
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |      grp_fu_358      |    68   |    31   |
|          |      grp_fu_369      |    68   |    31   |
|   urem   |      grp_fu_380      |    68   |    31   |
|          |      grp_fu_395      |    99   |    55   |
|          |      grp_fu_406      |    99   |    55   |
|----------|----------------------|---------|---------|
|          |       x_fu_276       |    0    |    12   |
|          |   add_ln362_fu_286   |    0    |    13   |
|          |  add_ln362_1_fu_297  |    0    |    13   |
|          |  add_ln362_2_fu_317  |    0    |    15   |
|          |  add_ln362_3_fu_328  |    0    |    15   |
|          |      x_6_fu_344      |    0    |    12   |
|          |  add_ln364_2_fu_364  |    0    |    13   |
|          |  add_ln364_8_fu_375  |    0    |    13   |
|          |  add_ln364_11_fu_389 |    0    |    15   |
|          |  add_ln364_14_fu_401 |    0    |    15   |
|          |  add_ln364_1_fu_425  |    0    |    13   |
|    add   |  add_ln364_7_fu_436  |    0    |    13   |
|          |  add_ln364_3_fu_446  |    0    |    15   |
|          |   add_ln364_fu_472   |    0    |    15   |
|          |  add_ln364_4_fu_478  |    0    |    15   |
|          |  add_ln364_5_fu_503  |    0    |    12   |
|          |  add_ln364_6_fu_513  |    0    |    15   |
|          |  add_ln364_9_fu_535  |    0    |    12   |
|          |  add_ln364_10_fu_545 |    0    |    15   |
|          |  add_ln364_12_fu_566 |    0    |    12   |
|          |  add_ln364_13_fu_576 |    0    |    15   |
|          |  add_ln364_15_fu_597 |    0    |    13   |
|          |  add_ln364_16_fu_607 |    0    |    15   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln361_fu_270  |    0    |    9    |
|          |   icmp_ln363_fu_338  |    0    |    9    |
|----------|----------------------|---------|---------|
|          |  zext_ln362_6_fu_282 |    0    |    0    |
|          |  zext_ln362_1_fu_292 |    0    |    0    |
|          |  zext_ln362_2_fu_303 |    0    |    0    |
|          |  zext_ln362_5_fu_308 |    0    |    0    |
|          |   zext_ln362_fu_312  |    0    |    0    |
|          |  zext_ln362_3_fu_323 |    0    |    0    |
|          |  zext_ln362_4_fu_333 |    0    |    0    |
|          | zext_ln364_12_fu_386 |    0    |    0    |
|          | zext_ln364_10_fu_412 |    0    |    0    |
|          | zext_ln364_11_fu_416 |    0    |    0    |
|          |   zext_ln364_fu_420  |    0    |    0    |
|          |  zext_ln364_5_fu_431 |    0    |    0    |
|   zext   |  zext_ln364_2_fu_441 |    0    |    0    |
|          |  zext_ln364_3_fu_451 |    0    |    0    |
|          | zext_ln364_13_fu_456 |    0    |    0    |
|          |  zext_ln364_4_fu_483 |    0    |    0    |
|          |  zext_ln364_1_fu_488 |    0    |    0    |
|          | zext_ln364_14_fu_509 |    0    |    0    |
|          |  zext_ln364_6_fu_519 |    0    |    0    |
|          | zext_ln364_15_fu_541 |    0    |    0    |
|          |  zext_ln364_7_fu_551 |    0    |    0    |
|          | zext_ln364_16_fu_572 |    0    |    0    |
|          |  zext_ln364_8_fu_582 |    0    |    0    |
|          | zext_ln364_17_fu_603 |    0    |    0    |
|          |  zext_ln364_9_fu_613 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     shl_ln_fu_350    |    0    |    0    |
|bitconcatenate|  shl_ln364_1_fu_464  |    0    |    0    |
|          |  shl_ln364_2_fu_495  |    0    |    0    |
|          |  shl_ln364_3_fu_527  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  trunc_ln364_fu_460  |    0    |    0    |
|          | trunc_ln364_1_fu_492 |    0    |    0    |
|   trunc  | trunc_ln364_2_fu_524 |    0    |    0    |
|          | trunc_ln364_3_fu_556 |    0    |    0    |
|          | trunc_ln364_4_fu_587 |    0    |    0    |
|----------|----------------------|---------|---------|
|    shl   |   shl_ln364_fu_560   |    0    |    0    |
|          |  shl_ln364_4_fu_591  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |   402   |   537   |
|----------|----------------------|---------|---------|

Memories:
+-----+--------+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |  URAM  |
+-----+--------+--------+--------+--------+
|tempA|    4   |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+
|Total|    4   |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   A_addr_6_reg_632  |    5   |
|   A_addr_7_reg_642  |    5   |
|   A_addr_8_reg_667  |    5   |
|   A_addr_9_reg_677  |    5   |
|    A_addr_reg_657   |    5   |
| add_ln364_11_reg_714|    5   |
| add_ln364_14_reg_719|    5   |
| add_ln364_2_reg_699 |    4   |
| add_ln364_8_reg_704 |    4   |
|  add_ln364_reg_765  |    5   |
|  icmp_ln361_reg_618 |    1   |
|  icmp_ln363_reg_682 |    1   |
|    shl_ln_reg_691   |    4   |
| tempA_addr_5_reg_735|    5   |
| tempA_addr_6_reg_740|    5   |
| tempA_addr_7_reg_755|    5   |
| tempA_addr_8_reg_760|    5   |
| tempA_addr_9_reg_780|    5   |
| tempA_load_1_reg_750|   64   |
| tempA_load_2_reg_770|   64   |
| tempA_load_3_reg_775|   64   |
| tempA_load_4_reg_790|   64   |
|  tempA_load_reg_745 |   64   |
| urem_ln364_1_reg_785|    3   |
| urem_ln364_2_reg_795|    3   |
|     x_0_reg_246     |    3   |
|     x_1_reg_258     |    3   |
|     x_6_reg_686     |    3   |
|      x_reg_622      |    3   |
| zext_ln362_1_reg_627|   64   |
| zext_ln362_2_reg_637|   64   |
| zext_ln362_3_reg_662|   64   |
| zext_ln362_4_reg_672|   64   |
| zext_ln362_5_reg_647|    5   |
|  zext_ln362_reg_652 |   64   |
|zext_ln364_10_reg_724|    5   |
|zext_ln364_11_reg_730|    4   |
|zext_ln364_12_reg_709|    5   |
+---------------------+--------+
|        Total        |   756  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_81 |  p0  |   8  |   5  |   40   ||    41   |
|  grp_access_fu_81 |  p1  |   2  |  64  |   128  ||    9    |
|  grp_access_fu_81 |  p2  |   7  |   0  |    0   ||    38   |
|  grp_access_fu_81 |  p4  |   3  |   5  |   15   ||    15   |
| grp_access_fu_113 |  p0  |   7  |   5  |   35   ||    38   |
| grp_access_fu_113 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_113 |  p2  |   8  |   0  |    0   ||    41   |
| grp_access_fu_113 |  p4  |   2  |   5  |   10   ||    9    |
|    x_0_reg_246    |  p0  |   2  |   3  |    6   ||    9    |
|    x_1_reg_258    |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_358    |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_369    |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_380    |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_395    |  p0  |   2  |   5  |   10   ||    9    |
|     grp_fu_406    |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   412  ||  22.11  ||   263   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |   402  |   537  |    -   |
|   Memory  |    4   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |   22   |    -   |   263  |    -   |
|  Register |    -   |    -   |   756  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |   22   |  1158  |   800  |    0   |
+-----------+--------+--------+--------+--------+--------+
