// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "11/16/2024 08:33:42"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Main_Esquematico (
	ADC_DIN,
	clk0,
	areset,
	ADC_DOUT,
	ADC_SCLK,
	ADC_CS_N,
	M1I,
	Sensor_Frente,
	M0I,
	M1D,
	M0D,
	veld,
	veli,
	fin_giro,
	fw,
	girar,
	izq_der,
	clockgral);
output 	ADC_DIN;
input 	clk0;
input 	areset;
input 	ADC_DOUT;
output 	ADC_SCLK;
output 	ADC_CS_N;
output 	M1I;
input 	Sensor_Frente;
output 	M0I;
output 	M1D;
output 	M0D;
output 	veld;
output 	veli;
output 	fin_giro;
output 	fw;
output 	girar;
output 	izq_der;
output 	clockgral;

// Design Ports Information
// ADC_DIN	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_SCLK	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_CS_N	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// M1I	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// M0I	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// M1D	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// M0D	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// veld	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// veli	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_giro	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fw	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// girar	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// izq_der	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clockgral	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// areset	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk0	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sensor_Frente	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DOUT	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst1|adc_mega_0|ADC_CTRL|counter[3]~16_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|counter[4]~18_combout ;
wire \inst7|count[3]~38_combout ;
wire \inst7|count[5]~42_combout ;
wire \inst7|count[6]~44_combout ;
wire \inst7|count[11]~54_combout ;
wire \inst7|count[13]~58_combout ;
wire \inst7|count[15]~62_combout ;
wire \inst7|count[19]~70_combout ;
wire \inst7|count[21]~74_combout ;
wire \inst7|count[22]~76_combout ;
wire \inst7|count[27]~86_combout ;
wire \inst7|count[29]~90_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|currState.transState~q ;
wire \inst1|adc_mega_0|ADC_CTRL|Equal1~2_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|Selector1~0_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|always5~2_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|always5~3_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|Selector1~1_combout ;
wire \inst6|LessThan3~0_combout ;
wire \inst4|process_1~0_combout ;
wire \inst4|process_1~1_combout ;
wire \inst4|reg_fstate~0_combout ;
wire \inst4|reg_fstate~1_combout ;
wire \inst4|reg_fstate.Pared_der~0_combout ;
wire \inst7|LessThan0~0_combout ;
wire \inst7|LessThan0~1_combout ;
wire \inst7|LessThan0~2_combout ;
wire \inst7|LessThan0~3_combout ;
wire \inst7|LessThan0~4_combout ;
wire \inst7|LessThan0~5_combout ;
wire \inst7|LessThan0~6_combout ;
wire \inst7|LessThan0~7_combout ;
wire \inst7|LessThan0~8_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|sclk_counter~4_combout ;
wire \inst1|adc_mega_0|CH1~2_combout ;
wire \inst1|adc_mega_0|CH1~7_combout ;
wire \inst1|adc_mega_0|CH1~8_combout ;
wire \inst1|adc_mega_0|CH1~9_combout ;
wire \inst1|adc_mega_0|CH1~10_combout ;
wire \inst1|adc_mega_0|CH1~11_combout ;
wire \inst1|adc_mega_0|CH0~6_combout ;
wire \inst1|adc_mega_0|CH0~7_combout ;
wire \inst1|adc_mega_0|CH0~8_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~4_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~5_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~6_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~7_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~8_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~9_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~10_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|reading1[8]~feeder_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|reading0[8]~feeder_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|shift_reg[10]~feeder_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|reading1[10]~feeder_combout ;
wire \clk0~input_o ;
wire \inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \areset~input_o ;
wire \inst1|adc_mega_0|go~0_combout ;
wire \inst1|adc_mega_0|go~1_combout ;
wire \inst1|adc_mega_0|go~q ;
wire \inst1|adc_mega_0|ADC_CTRL|currState.resetState~feeder_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|currState.resetState~q ;
wire \inst1|adc_mega_0|ADC_CTRL|Selector0~0_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|currState.waitState~q ;
wire \inst1|adc_mega_0|ADC_CTRL|counter[0]~10_combout ;
wire \~GND~combout ;
wire \inst1|adc_mega_0|ADC_CTRL|counter[2]~15 ;
wire \inst1|adc_mega_0|ADC_CTRL|counter[3]~17 ;
wire \inst1|adc_mega_0|ADC_CTRL|counter[4]~19 ;
wire \inst1|adc_mega_0|ADC_CTRL|counter[5]~20_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|counter[5]~21 ;
wire \inst1|adc_mega_0|ADC_CTRL|counter[6]~22_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|counter[6]~23 ;
wire \inst1|adc_mega_0|ADC_CTRL|counter[7]~24_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|Equal1~1_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|counter[7]~26_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|counter[0]~11 ;
wire \inst1|adc_mega_0|ADC_CTRL|counter[1]~13 ;
wire \inst1|adc_mega_0|ADC_CTRL|counter[2]~14_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|counter[1]~12_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|Equal1~0_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|cs_n~2_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|sclk~0_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|sclk~q ;
wire \inst1|adc_mega_0|ADC_CTRL|always5~1_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|next_addr[0]~0_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|address~3_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|address[0]~1_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|Add2~0_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|address~0_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|LessThan0~0_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|Add2~1_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|address~2_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|Selector2~0_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|Selector2~1_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|currState.doneState~q ;
wire \inst1|adc_mega_0|ADC_CTRL|sclk_counter~5_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|sclk_counter~2_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|sclk_counter[1]~3_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|sclk_counter~6_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|always5~0_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|sclk_counter~7_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|nextState.pauseState~0_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|currState.pauseState~q ;
wire \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~3_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|always8~0_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg[4]~1_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~2_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~0_combout ;
wire \Sensor_Frente~input_o ;
wire \inst7|count[0]~32_combout ;
wire \inst5|hab_cont~0_combout ;
wire \inst7|count[0]~33 ;
wire \inst7|count[1]~34_combout ;
wire \inst7|count[1]~35 ;
wire \inst7|count[2]~36_combout ;
wire \inst7|count[2]~37 ;
wire \inst7|count[3]~39 ;
wire \inst7|count[4]~40_combout ;
wire \inst7|count[4]~41 ;
wire \inst7|count[5]~43 ;
wire \inst7|count[6]~45 ;
wire \inst7|count[7]~46_combout ;
wire \inst7|count[7]~47 ;
wire \inst7|count[8]~48_combout ;
wire \inst7|count[8]~49 ;
wire \inst7|count[9]~50_combout ;
wire \inst7|count[9]~51 ;
wire \inst7|count[10]~52_combout ;
wire \inst7|count[10]~53 ;
wire \inst7|count[11]~55 ;
wire \inst7|count[12]~56_combout ;
wire \inst7|count[12]~57 ;
wire \inst7|count[13]~59 ;
wire \inst7|count[14]~60_combout ;
wire \inst7|count[14]~61 ;
wire \inst7|count[15]~63 ;
wire \inst7|count[16]~64_combout ;
wire \inst7|count[16]~65 ;
wire \inst7|count[17]~66_combout ;
wire \inst7|count[17]~67 ;
wire \inst7|count[18]~68_combout ;
wire \inst7|count[18]~69 ;
wire \inst7|count[19]~71 ;
wire \inst7|count[20]~72_combout ;
wire \inst7|count[20]~73 ;
wire \inst7|count[21]~75 ;
wire \inst7|count[22]~77 ;
wire \inst7|count[23]~78_combout ;
wire \inst7|count[23]~79 ;
wire \inst7|count[24]~80_combout ;
wire \inst7|count[24]~81 ;
wire \inst7|count[25]~82_combout ;
wire \inst7|count[25]~83 ;
wire \inst7|count[26]~84_combout ;
wire \inst7|count[26]~85 ;
wire \inst7|count[27]~87 ;
wire \inst7|count[28]~88_combout ;
wire \inst7|count[28]~89 ;
wire \inst7|count[29]~91 ;
wire \inst7|count[30]~92_combout ;
wire \inst7|count[30]~93 ;
wire \inst7|count[31]~94_combout ;
wire \inst7|fin_contador~0_combout ;
wire \inst7|fin_contador~1_combout ;
wire \inst7|fin_contador~q ;
wire \inst10|reg_fstate~0_combout ;
wire \inst10|fstate~q ;
wire \inst5|Selector0~0_combout ;
wire \inst5|fstate.idle~q ;
wire \inst10|Girar~0_combout ;
wire \inst5|reg_fstate.giro_izq~0_combout ;
wire \inst5|fstate.giro_izq~q ;
wire \inst5|M1I~0_combout ;
wire \ADC_DOUT~input_o ;
wire \inst1|adc_mega_0|ADC_CTRL|always7~0_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|shift_reg[1]~feeder_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|Decoder0~1_combout ;
wire \inst1|adc_mega_0|CH0~4_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|shift_reg[3]~feeder_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|shift_reg[4]~feeder_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|reading0[7]~feeder_combout ;
wire \inst1|adc_mega_0|CH0~11_combout ;
wire \inst1|adc_mega_0|CH0~10_combout ;
wire \inst1|adc_mega_0|CH0~9_combout ;
wire \inst6|LessThan0~2_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|reading0[3]~feeder_combout ;
wire \inst1|adc_mega_0|CH0~3_combout ;
wire \inst6|LessThan2~0_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|shift_reg[7]~feeder_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|shift_reg[8]~feeder_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|shift_reg[9]~feeder_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|reading0[10]~feeder_combout ;
wire \inst1|adc_mega_0|CH0~2_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|reading0[9]~feeder_combout ;
wire \inst1|adc_mega_0|CH0~1_combout ;
wire \inst6|LessThan2~1_combout ;
wire \inst10|FW~0_combout ;
wire \inst1|adc_mega_0|CH0~5_combout ;
wire \inst6|LessThan0~1_combout ;
wire \inst1|adc_mega_0|CH0~0_combout ;
wire \inst6|LessThan0~0_combout ;
wire \inst6|LessThan0~3_combout ;
wire \inst6|process_0~0_combout ;
wire \inst4|reg_fstate.Pared_der~1_combout ;
wire \inst4|fstate.Pared_der~q ;
wire \inst1|adc_mega_0|ADC_CTRL|reading1[7]~feeder_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|Decoder0~0_combout ;
wire \inst1|adc_mega_0|CH1~0_combout ;
wire \inst1|adc_mega_0|CH1~6_combout ;
wire \inst1|adc_mega_0|CH1~5_combout ;
wire \inst6|LessThan1~1_combout ;
wire \inst1|adc_mega_0|CH1~1_combout ;
wire \inst1|adc_mega_0|ADC_CTRL|reading1[5]~feeder_combout ;
wire \inst1|adc_mega_0|CH1~3_combout ;
wire \inst1|adc_mega_0|CH1~4_combout ;
wire \inst6|LessThan1~0_combout ;
wire \inst4|process_1~2_combout ;
wire \inst4|reg_fstate.Idle~0_combout ;
wire \inst4|reg_fstate.Idle~1_combout ;
wire \inst4|fstate.Idle~q ;
wire \inst13~0_combout ;
wire \inst4|Selector2~0_combout ;
wire \inst4|Selector2~1_combout ;
wire \inst4|fstate.Pared_Izq~q ;
wire \inst15~0_combout ;
wire \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \inst17|altpll_component|auto_generated|wire_pll1_fbout ;
wire \inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire [5:0] \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg ;
wire [3:0] \inst1|adc_mega_0|ADC_CTRL|sclk_counter ;
wire [2:0] \inst1|adc_mega_0|ADC_CTRL|address ;
wire [31:0] \inst7|count ;
wire [11:0] \inst1|adc_mega_0|ADC_CTRL|reading1 ;
wire [4:0] \inst17|altpll_component|auto_generated|wire_pll1_clk ;
wire [11:0] \inst1|adc_mega_0|ADC_CTRL|reading0 ;
wire [10:0] \inst1|adc_mega_0|ADC_CTRL|shift_reg ;
wire [4:0] \inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [11:0] \inst1|adc_mega_0|CH0 ;
wire [2:0] \inst1|adc_mega_0|ADC_CTRL|next_addr ;
wire [7:0] \inst1|adc_mega_0|ADC_CTRL|counter ;
wire [11:0] \inst1|adc_mega_0|CH1 ;

wire [4:0] \inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [4:0] \inst17|altpll_component|auto_generated|pll1_CLK_bus ;

assign \inst|altpll_component|auto_generated|wire_pll1_clk [0] = \inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \inst|altpll_component|auto_generated|wire_pll1_clk [1] = \inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \inst|altpll_component|auto_generated|wire_pll1_clk [2] = \inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \inst|altpll_component|auto_generated|wire_pll1_clk [3] = \inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \inst|altpll_component|auto_generated|wire_pll1_clk [4] = \inst|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \inst17|altpll_component|auto_generated|wire_pll1_clk [0] = \inst17|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \inst17|altpll_component|auto_generated|wire_pll1_clk [1] = \inst17|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \inst17|altpll_component|auto_generated|wire_pll1_clk [2] = \inst17|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \inst17|altpll_component|auto_generated|wire_pll1_clk [3] = \inst17|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \inst17|altpll_component|auto_generated|wire_pll1_clk [4] = \inst17|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: FF_X46_Y21_N11
dffeas \inst1|adc_mega_0|ADC_CTRL|counter[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|ADC_CTRL|counter[3]~16_combout ),
	.asdata(\~GND~combout ),
	.clrn(\areset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|adc_mega_0|ADC_CTRL|counter[7]~26_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|counter[3] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|counter[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y21_N13
dffeas \inst1|adc_mega_0|ADC_CTRL|counter[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|ADC_CTRL|counter[4]~18_combout ),
	.asdata(\~GND~combout ),
	.clrn(\areset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|adc_mega_0|ADC_CTRL|counter[7]~26_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|counter[4] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|counter[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y3_N23
dffeas \inst7|count[11] (
	.clk(\inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|count[11]~54_combout ),
	.asdata(vcc),
	.clrn(\areset~input_o ),
	.aload(gnd),
	.sclr(\inst5|hab_cont~0_combout ),
	.sload(gnd),
	.ena(\inst7|fin_contador~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|count[11] .is_wysiwyg = "true";
defparam \inst7|count[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y3_N11
dffeas \inst7|count[5] (
	.clk(\inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|count[5]~42_combout ),
	.asdata(vcc),
	.clrn(\areset~input_o ),
	.aload(gnd),
	.sclr(\inst5|hab_cont~0_combout ),
	.sload(gnd),
	.ena(\inst7|fin_contador~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|count[5] .is_wysiwyg = "true";
defparam \inst7|count[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y3_N13
dffeas \inst7|count[6] (
	.clk(\inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|count[6]~44_combout ),
	.asdata(vcc),
	.clrn(\areset~input_o ),
	.aload(gnd),
	.sclr(\inst5|hab_cont~0_combout ),
	.sload(gnd),
	.ena(\inst7|fin_contador~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|count[6] .is_wysiwyg = "true";
defparam \inst7|count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y3_N27
dffeas \inst7|count[13] (
	.clk(\inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|count[13]~58_combout ),
	.asdata(vcc),
	.clrn(\areset~input_o ),
	.aload(gnd),
	.sclr(\inst5|hab_cont~0_combout ),
	.sload(gnd),
	.ena(\inst7|fin_contador~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|count[13] .is_wysiwyg = "true";
defparam \inst7|count[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y3_N31
dffeas \inst7|count[15] (
	.clk(\inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|count[15]~62_combout ),
	.asdata(vcc),
	.clrn(\areset~input_o ),
	.aload(gnd),
	.sclr(\inst5|hab_cont~0_combout ),
	.sload(gnd),
	.ena(\inst7|fin_contador~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|count[15] .is_wysiwyg = "true";
defparam \inst7|count[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y2_N7
dffeas \inst7|count[19] (
	.clk(\inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|count[19]~70_combout ),
	.asdata(vcc),
	.clrn(\areset~input_o ),
	.aload(gnd),
	.sclr(\inst5|hab_cont~0_combout ),
	.sload(gnd),
	.ena(\inst7|fin_contador~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|count[19] .is_wysiwyg = "true";
defparam \inst7|count[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y2_N11
dffeas \inst7|count[21] (
	.clk(\inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|count[21]~74_combout ),
	.asdata(vcc),
	.clrn(\areset~input_o ),
	.aload(gnd),
	.sclr(\inst5|hab_cont~0_combout ),
	.sload(gnd),
	.ena(\inst7|fin_contador~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|count[21] .is_wysiwyg = "true";
defparam \inst7|count[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y2_N13
dffeas \inst7|count[22] (
	.clk(\inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|count[22]~76_combout ),
	.asdata(vcc),
	.clrn(\areset~input_o ),
	.aload(gnd),
	.sclr(\inst5|hab_cont~0_combout ),
	.sload(gnd),
	.ena(\inst7|fin_contador~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|count[22] .is_wysiwyg = "true";
defparam \inst7|count[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y2_N23
dffeas \inst7|count[27] (
	.clk(\inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|count[27]~86_combout ),
	.asdata(vcc),
	.clrn(\areset~input_o ),
	.aload(gnd),
	.sclr(\inst5|hab_cont~0_combout ),
	.sload(gnd),
	.ena(\inst7|fin_contador~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|count[27] .is_wysiwyg = "true";
defparam \inst7|count[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y2_N27
dffeas \inst7|count[29] (
	.clk(\inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|count[29]~90_combout ),
	.asdata(vcc),
	.clrn(\areset~input_o ),
	.aload(gnd),
	.sclr(\inst5|hab_cont~0_combout ),
	.sload(gnd),
	.ena(\inst7|fin_contador~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|count[29] .is_wysiwyg = "true";
defparam \inst7|count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N10
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|counter[3]~16 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|counter[3]~16_combout  = (\inst1|adc_mega_0|ADC_CTRL|counter [3] & (\inst1|adc_mega_0|ADC_CTRL|counter[2]~15  & VCC)) # (!\inst1|adc_mega_0|ADC_CTRL|counter [3] & (!\inst1|adc_mega_0|ADC_CTRL|counter[2]~15 ))
// \inst1|adc_mega_0|ADC_CTRL|counter[3]~17  = CARRY((!\inst1|adc_mega_0|ADC_CTRL|counter [3] & !\inst1|adc_mega_0|ADC_CTRL|counter[2]~15 ))

	.dataa(\inst1|adc_mega_0|ADC_CTRL|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|adc_mega_0|ADC_CTRL|counter[2]~15 ),
	.combout(\inst1|adc_mega_0|ADC_CTRL|counter[3]~16_combout ),
	.cout(\inst1|adc_mega_0|ADC_CTRL|counter[3]~17 ));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|counter[3]~16 .lut_mask = 16'hA505;
defparam \inst1|adc_mega_0|ADC_CTRL|counter[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N12
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|counter[4]~18 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|counter[4]~18_combout  = (\inst1|adc_mega_0|ADC_CTRL|counter [4] & ((GND) # (!\inst1|adc_mega_0|ADC_CTRL|counter[3]~17 ))) # (!\inst1|adc_mega_0|ADC_CTRL|counter [4] & (\inst1|adc_mega_0|ADC_CTRL|counter[3]~17  $ (GND)))
// \inst1|adc_mega_0|ADC_CTRL|counter[4]~19  = CARRY((\inst1|adc_mega_0|ADC_CTRL|counter [4]) # (!\inst1|adc_mega_0|ADC_CTRL|counter[3]~17 ))

	.dataa(\inst1|adc_mega_0|ADC_CTRL|counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|adc_mega_0|ADC_CTRL|counter[3]~17 ),
	.combout(\inst1|adc_mega_0|ADC_CTRL|counter[4]~18_combout ),
	.cout(\inst1|adc_mega_0|ADC_CTRL|counter[4]~19 ));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|counter[4]~18 .lut_mask = 16'h5AAF;
defparam \inst1|adc_mega_0|ADC_CTRL|counter[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y3_N7
dffeas \inst7|count[3] (
	.clk(\inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|count[3]~38_combout ),
	.asdata(vcc),
	.clrn(\areset~input_o ),
	.aload(gnd),
	.sclr(\inst5|hab_cont~0_combout ),
	.sload(gnd),
	.ena(\inst7|fin_contador~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|count[3] .is_wysiwyg = "true";
defparam \inst7|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N6
cycloneive_lcell_comb \inst7|count[3]~38 (
// Equation(s):
// \inst7|count[3]~38_combout  = (\inst7|count [3] & (!\inst7|count[2]~37 )) # (!\inst7|count [3] & ((\inst7|count[2]~37 ) # (GND)))
// \inst7|count[3]~39  = CARRY((!\inst7|count[2]~37 ) # (!\inst7|count [3]))

	.dataa(\inst7|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|count[2]~37 ),
	.combout(\inst7|count[3]~38_combout ),
	.cout(\inst7|count[3]~39 ));
// synopsys translate_off
defparam \inst7|count[3]~38 .lut_mask = 16'h5A5F;
defparam \inst7|count[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N10
cycloneive_lcell_comb \inst7|count[5]~42 (
// Equation(s):
// \inst7|count[5]~42_combout  = (\inst7|count [5] & (!\inst7|count[4]~41 )) # (!\inst7|count [5] & ((\inst7|count[4]~41 ) # (GND)))
// \inst7|count[5]~43  = CARRY((!\inst7|count[4]~41 ) # (!\inst7|count [5]))

	.dataa(\inst7|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|count[4]~41 ),
	.combout(\inst7|count[5]~42_combout ),
	.cout(\inst7|count[5]~43 ));
// synopsys translate_off
defparam \inst7|count[5]~42 .lut_mask = 16'h5A5F;
defparam \inst7|count[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N12
cycloneive_lcell_comb \inst7|count[6]~44 (
// Equation(s):
// \inst7|count[6]~44_combout  = (\inst7|count [6] & (\inst7|count[5]~43  $ (GND))) # (!\inst7|count [6] & (!\inst7|count[5]~43  & VCC))
// \inst7|count[6]~45  = CARRY((\inst7|count [6] & !\inst7|count[5]~43 ))

	.dataa(\inst7|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|count[5]~43 ),
	.combout(\inst7|count[6]~44_combout ),
	.cout(\inst7|count[6]~45 ));
// synopsys translate_off
defparam \inst7|count[6]~44 .lut_mask = 16'hA50A;
defparam \inst7|count[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N22
cycloneive_lcell_comb \inst7|count[11]~54 (
// Equation(s):
// \inst7|count[11]~54_combout  = (\inst7|count [11] & (!\inst7|count[10]~53 )) # (!\inst7|count [11] & ((\inst7|count[10]~53 ) # (GND)))
// \inst7|count[11]~55  = CARRY((!\inst7|count[10]~53 ) # (!\inst7|count [11]))

	.dataa(\inst7|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|count[10]~53 ),
	.combout(\inst7|count[11]~54_combout ),
	.cout(\inst7|count[11]~55 ));
// synopsys translate_off
defparam \inst7|count[11]~54 .lut_mask = 16'h5A5F;
defparam \inst7|count[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N26
cycloneive_lcell_comb \inst7|count[13]~58 (
// Equation(s):
// \inst7|count[13]~58_combout  = (\inst7|count [13] & (!\inst7|count[12]~57 )) # (!\inst7|count [13] & ((\inst7|count[12]~57 ) # (GND)))
// \inst7|count[13]~59  = CARRY((!\inst7|count[12]~57 ) # (!\inst7|count [13]))

	.dataa(\inst7|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|count[12]~57 ),
	.combout(\inst7|count[13]~58_combout ),
	.cout(\inst7|count[13]~59 ));
// synopsys translate_off
defparam \inst7|count[13]~58 .lut_mask = 16'h5A5F;
defparam \inst7|count[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N30
cycloneive_lcell_comb \inst7|count[15]~62 (
// Equation(s):
// \inst7|count[15]~62_combout  = (\inst7|count [15] & (!\inst7|count[14]~61 )) # (!\inst7|count [15] & ((\inst7|count[14]~61 ) # (GND)))
// \inst7|count[15]~63  = CARRY((!\inst7|count[14]~61 ) # (!\inst7|count [15]))

	.dataa(\inst7|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|count[14]~61 ),
	.combout(\inst7|count[15]~62_combout ),
	.cout(\inst7|count[15]~63 ));
// synopsys translate_off
defparam \inst7|count[15]~62 .lut_mask = 16'h5A5F;
defparam \inst7|count[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N6
cycloneive_lcell_comb \inst7|count[19]~70 (
// Equation(s):
// \inst7|count[19]~70_combout  = (\inst7|count [19] & (!\inst7|count[18]~69 )) # (!\inst7|count [19] & ((\inst7|count[18]~69 ) # (GND)))
// \inst7|count[19]~71  = CARRY((!\inst7|count[18]~69 ) # (!\inst7|count [19]))

	.dataa(\inst7|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|count[18]~69 ),
	.combout(\inst7|count[19]~70_combout ),
	.cout(\inst7|count[19]~71 ));
// synopsys translate_off
defparam \inst7|count[19]~70 .lut_mask = 16'h5A5F;
defparam \inst7|count[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N10
cycloneive_lcell_comb \inst7|count[21]~74 (
// Equation(s):
// \inst7|count[21]~74_combout  = (\inst7|count [21] & (!\inst7|count[20]~73 )) # (!\inst7|count [21] & ((\inst7|count[20]~73 ) # (GND)))
// \inst7|count[21]~75  = CARRY((!\inst7|count[20]~73 ) # (!\inst7|count [21]))

	.dataa(\inst7|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|count[20]~73 ),
	.combout(\inst7|count[21]~74_combout ),
	.cout(\inst7|count[21]~75 ));
// synopsys translate_off
defparam \inst7|count[21]~74 .lut_mask = 16'h5A5F;
defparam \inst7|count[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N12
cycloneive_lcell_comb \inst7|count[22]~76 (
// Equation(s):
// \inst7|count[22]~76_combout  = (\inst7|count [22] & (\inst7|count[21]~75  $ (GND))) # (!\inst7|count [22] & (!\inst7|count[21]~75  & VCC))
// \inst7|count[22]~77  = CARRY((\inst7|count [22] & !\inst7|count[21]~75 ))

	.dataa(\inst7|count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|count[21]~75 ),
	.combout(\inst7|count[22]~76_combout ),
	.cout(\inst7|count[22]~77 ));
// synopsys translate_off
defparam \inst7|count[22]~76 .lut_mask = 16'hA50A;
defparam \inst7|count[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N22
cycloneive_lcell_comb \inst7|count[27]~86 (
// Equation(s):
// \inst7|count[27]~86_combout  = (\inst7|count [27] & (!\inst7|count[26]~85 )) # (!\inst7|count [27] & ((\inst7|count[26]~85 ) # (GND)))
// \inst7|count[27]~87  = CARRY((!\inst7|count[26]~85 ) # (!\inst7|count [27]))

	.dataa(\inst7|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|count[26]~85 ),
	.combout(\inst7|count[27]~86_combout ),
	.cout(\inst7|count[27]~87 ));
// synopsys translate_off
defparam \inst7|count[27]~86 .lut_mask = 16'h5A5F;
defparam \inst7|count[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N26
cycloneive_lcell_comb \inst7|count[29]~90 (
// Equation(s):
// \inst7|count[29]~90_combout  = (\inst7|count [29] & (!\inst7|count[28]~89 )) # (!\inst7|count [29] & ((\inst7|count[28]~89 ) # (GND)))
// \inst7|count[29]~91  = CARRY((!\inst7|count[28]~89 ) # (!\inst7|count [29]))

	.dataa(\inst7|count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|count[28]~89 ),
	.combout(\inst7|count[29]~90_combout ),
	.cout(\inst7|count[29]~91 ));
// synopsys translate_off
defparam \inst7|count[29]~90 .lut_mask = 16'h5A5F;
defparam \inst7|count[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y20_N13
dffeas \inst1|adc_mega_0|ADC_CTRL|currState.transState (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|ADC_CTRL|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|currState.transState~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|currState.transState .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|currState.transState .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N28
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|Equal1~2 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|Equal1~2_combout  = (\inst1|adc_mega_0|ADC_CTRL|Equal1~1_combout ) # (\inst1|adc_mega_0|ADC_CTRL|Equal1~0_combout )

	.dataa(gnd),
	.datab(\inst1|adc_mega_0|ADC_CTRL|Equal1~1_combout ),
	.datac(gnd),
	.datad(\inst1|adc_mega_0|ADC_CTRL|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|Equal1~2 .lut_mask = 16'hFFCC;
defparam \inst1|adc_mega_0|ADC_CTRL|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y20_N27
dffeas \inst1|adc_mega_0|ADC_CTRL|sclk_counter[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|ADC_CTRL|sclk_counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|ADC_CTRL|sclk_counter[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|sclk_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|sclk_counter[2] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|sclk_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N14
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|Selector1~0 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|Selector1~0_combout  = (\inst1|adc_mega_0|ADC_CTRL|currState.pauseState~q  & ((\inst1|adc_mega_0|ADC_CTRL|address [0]) # ((\inst1|adc_mega_0|ADC_CTRL|address [2]) # (\inst1|adc_mega_0|ADC_CTRL|address [1]))))

	.dataa(\inst1|adc_mega_0|ADC_CTRL|address [0]),
	.datab(\inst1|adc_mega_0|ADC_CTRL|address [2]),
	.datac(\inst1|adc_mega_0|ADC_CTRL|address [1]),
	.datad(\inst1|adc_mega_0|ADC_CTRL|currState.pauseState~q ),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|Selector1~0 .lut_mask = 16'hFE00;
defparam \inst1|adc_mega_0|ADC_CTRL|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N28
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|always5~2 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|always5~2_combout  = (\inst1|adc_mega_0|ADC_CTRL|sclk~q  & \inst1|adc_mega_0|ADC_CTRL|sclk_counter [3])

	.dataa(\inst1|adc_mega_0|ADC_CTRL|sclk~q ),
	.datab(gnd),
	.datac(\inst1|adc_mega_0|ADC_CTRL|sclk_counter [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|always5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|always5~2 .lut_mask = 16'hA0A0;
defparam \inst1|adc_mega_0|ADC_CTRL|always5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N30
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|always5~3 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|always5~3_combout  = (\inst1|adc_mega_0|ADC_CTRL|always5~2_combout  & (\inst1|adc_mega_0|ADC_CTRL|always5~0_combout  & (!\inst1|adc_mega_0|ADC_CTRL|Equal1~1_combout  & !\inst1|adc_mega_0|ADC_CTRL|Equal1~0_combout )))

	.dataa(\inst1|adc_mega_0|ADC_CTRL|always5~2_combout ),
	.datab(\inst1|adc_mega_0|ADC_CTRL|always5~0_combout ),
	.datac(\inst1|adc_mega_0|ADC_CTRL|Equal1~1_combout ),
	.datad(\inst1|adc_mega_0|ADC_CTRL|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|always5~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|always5~3 .lut_mask = 16'h0008;
defparam \inst1|adc_mega_0|ADC_CTRL|always5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N12
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|Selector1~1 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|Selector1~1_combout  = (\inst1|adc_mega_0|ADC_CTRL|always8~0_combout ) # ((\inst1|adc_mega_0|ADC_CTRL|Selector1~0_combout ) # ((!\inst1|adc_mega_0|ADC_CTRL|always5~3_combout  & \inst1|adc_mega_0|ADC_CTRL|currState.transState~q 
// )))

	.dataa(\inst1|adc_mega_0|ADC_CTRL|always5~3_combout ),
	.datab(\inst1|adc_mega_0|ADC_CTRL|always8~0_combout ),
	.datac(\inst1|adc_mega_0|ADC_CTRL|currState.transState~q ),
	.datad(\inst1|adc_mega_0|ADC_CTRL|Selector1~0_combout ),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|Selector1~1 .lut_mask = 16'hFFDC;
defparam \inst1|adc_mega_0|ADC_CTRL|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y11_N5
dffeas \inst1|adc_mega_0|CH1[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|CH1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|CH1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|CH1[4] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|CH1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y11_N14
cycloneive_lcell_comb \inst6|LessThan3~0 (
// Equation(s):
// \inst6|LessThan3~0_combout  = (!\inst1|adc_mega_0|CH1 [1] & !\inst1|adc_mega_0|CH1 [2])

	.dataa(gnd),
	.datab(\inst1|adc_mega_0|CH1 [1]),
	.datac(gnd),
	.datad(\inst1|adc_mega_0|CH1 [2]),
	.cin(gnd),
	.combout(\inst6|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|LessThan3~0 .lut_mask = 16'h0033;
defparam \inst6|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y11_N17
dffeas \inst1|adc_mega_0|CH1[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|CH1~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|CH1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|CH1[8] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|CH1[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y11_N11
dffeas \inst1|adc_mega_0|CH1[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|CH1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|CH1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|CH1[9] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|CH1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y11_N28
cycloneive_lcell_comb \inst4|process_1~0 (
// Equation(s):
// \inst4|process_1~0_combout  = (!\inst1|adc_mega_0|CH1 [9] & !\inst1|adc_mega_0|CH1 [8])

	.dataa(\inst1|adc_mega_0|CH1 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|adc_mega_0|CH1 [8]),
	.cin(gnd),
	.combout(\inst4|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|process_1~0 .lut_mask = 16'h0055;
defparam \inst4|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y11_N30
cycloneive_lcell_comb \inst4|process_1~1 (
// Equation(s):
// \inst4|process_1~1_combout  = ((!\inst6|LessThan3~0_combout  & (\inst1|adc_mega_0|CH1 [7] & \inst6|LessThan1~0_combout ))) # (!\inst4|process_1~0_combout )

	.dataa(\inst4|process_1~0_combout ),
	.datab(\inst6|LessThan3~0_combout ),
	.datac(\inst1|adc_mega_0|CH1 [7]),
	.datad(\inst6|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\inst4|process_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|process_1~1 .lut_mask = 16'h7555;
defparam \inst4|process_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y11_N1
dffeas \inst1|adc_mega_0|CH1[10] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|CH1~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|CH1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|CH1[10] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|CH1[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y11_N19
dffeas \inst1|adc_mega_0|CH1[11] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|CH1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|CH1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|CH1[11] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|CH1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y11_N12
cycloneive_lcell_comb \inst4|reg_fstate~0 (
// Equation(s):
// \inst4|reg_fstate~0_combout  = (!\inst1|adc_mega_0|CH1 [9] & (!\inst1|adc_mega_0|CH1 [11] & (!\inst1|adc_mega_0|CH1 [10] & !\inst1|adc_mega_0|CH1 [8])))

	.dataa(\inst1|adc_mega_0|CH1 [9]),
	.datab(\inst1|adc_mega_0|CH1 [11]),
	.datac(\inst1|adc_mega_0|CH1 [10]),
	.datad(\inst1|adc_mega_0|CH1 [8]),
	.cin(gnd),
	.combout(\inst4|reg_fstate~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|reg_fstate~0 .lut_mask = 16'h0001;
defparam \inst4|reg_fstate~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y11_N7
dffeas \inst1|adc_mega_0|CH1[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|CH1~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|CH1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|CH1[0] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|CH1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y16_N11
dffeas \inst1|adc_mega_0|CH0[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|CH0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|CH0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|CH0[1] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|CH0[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y16_N31
dffeas \inst1|adc_mega_0|CH0[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|CH0~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|CH0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|CH0[8] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|CH0[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y17_N21
dffeas \inst1|adc_mega_0|CH0[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|CH0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|CH0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|CH0[4] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|CH0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y11_N20
cycloneive_lcell_comb \inst4|reg_fstate~1 (
// Equation(s):
// \inst4|reg_fstate~1_combout  = ((!\inst6|LessThan3~0_combout  & (\inst1|adc_mega_0|CH1 [7] & \inst6|LessThan1~0_combout ))) # (!\inst4|reg_fstate~0_combout )

	.dataa(\inst4|reg_fstate~0_combout ),
	.datab(\inst6|LessThan3~0_combout ),
	.datac(\inst1|adc_mega_0|CH1 [7]),
	.datad(\inst6|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\inst4|reg_fstate~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|reg_fstate~1 .lut_mask = 16'h7555;
defparam \inst4|reg_fstate~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N16
cycloneive_lcell_comb \inst4|reg_fstate.Pared_der~0 (
// Equation(s):
// \inst4|reg_fstate.Pared_der~0_combout  = (\inst10|FW~0_combout  & ((\inst6|LessThan0~3_combout ) # ((\inst4|process_1~2_combout  & \inst4|reg_fstate~1_combout ))))

	.dataa(\inst4|process_1~2_combout ),
	.datab(\inst4|reg_fstate~1_combout ),
	.datac(\inst10|FW~0_combout ),
	.datad(\inst6|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\inst4|reg_fstate.Pared_der~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|reg_fstate.Pared_der~0 .lut_mask = 16'hF080;
defparam \inst4|reg_fstate.Pared_der~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y4_N8
cycloneive_lcell_comb \inst7|LessThan0~0 (
// Equation(s):
// \inst7|LessThan0~0_combout  = ((!\inst7|count [11]) # (!\inst7|count [12])) # (!\inst7|count [10])

	.dataa(gnd),
	.datab(\inst7|count [10]),
	.datac(\inst7|count [12]),
	.datad(\inst7|count [11]),
	.cin(gnd),
	.combout(\inst7|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|LessThan0~0 .lut_mask = 16'h3FFF;
defparam \inst7|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y1_N0
cycloneive_lcell_comb \inst7|LessThan0~1 (
// Equation(s):
// \inst7|LessThan0~1_combout  = ((!\inst7|count [6] & ((!\inst7|count [5]) # (!\inst7|count [4])))) # (!\inst7|count [7])

	.dataa(\inst7|count [4]),
	.datab(\inst7|count [6]),
	.datac(\inst7|count [7]),
	.datad(\inst7|count [5]),
	.cin(gnd),
	.combout(\inst7|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|LessThan0~1 .lut_mask = 16'h1F3F;
defparam \inst7|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N22
cycloneive_lcell_comb \inst7|LessThan0~2 (
// Equation(s):
// \inst7|LessThan0~2_combout  = (\inst7|LessThan0~0_combout ) # ((!\inst7|count [9] & ((\inst7|LessThan0~1_combout ) # (!\inst7|count [8]))))

	.dataa(\inst7|count [9]),
	.datab(\inst7|LessThan0~1_combout ),
	.datac(\inst7|count [8]),
	.datad(\inst7|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst7|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|LessThan0~2 .lut_mask = 16'hFF45;
defparam \inst7|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N24
cycloneive_lcell_comb \inst7|LessThan0~3 (
// Equation(s):
// \inst7|LessThan0~3_combout  = (!\inst7|count [16] & (!\inst7|count [13] & (!\inst7|count [14] & !\inst7|count [15])))

	.dataa(\inst7|count [16]),
	.datab(\inst7|count [13]),
	.datac(\inst7|count [14]),
	.datad(\inst7|count [15]),
	.cin(gnd),
	.combout(\inst7|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|LessThan0~3 .lut_mask = 16'h0001;
defparam \inst7|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N26
cycloneive_lcell_comb \inst7|LessThan0~4 (
// Equation(s):
// \inst7|LessThan0~4_combout  = (!\inst7|count [20] & (!\inst7|count [19] & (!\inst7|count [18] & !\inst7|count [17])))

	.dataa(\inst7|count [20]),
	.datab(\inst7|count [19]),
	.datac(\inst7|count [18]),
	.datad(\inst7|count [17]),
	.cin(gnd),
	.combout(\inst7|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|LessThan0~4 .lut_mask = 16'h0001;
defparam \inst7|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N28
cycloneive_lcell_comb \inst7|LessThan0~5 (
// Equation(s):
// \inst7|LessThan0~5_combout  = (!\inst7|count [23] & (!\inst7|count [22] & (!\inst7|count [24] & !\inst7|count [21])))

	.dataa(\inst7|count [23]),
	.datab(\inst7|count [22]),
	.datac(\inst7|count [24]),
	.datad(\inst7|count [21]),
	.cin(gnd),
	.combout(\inst7|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|LessThan0~5 .lut_mask = 16'h0001;
defparam \inst7|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N30
cycloneive_lcell_comb \inst7|LessThan0~6 (
// Equation(s):
// \inst7|LessThan0~6_combout  = (!\inst7|count [28] & (!\inst7|count [27] & (!\inst7|count [25] & !\inst7|count [26])))

	.dataa(\inst7|count [28]),
	.datab(\inst7|count [27]),
	.datac(\inst7|count [25]),
	.datad(\inst7|count [26]),
	.cin(gnd),
	.combout(\inst7|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|LessThan0~6 .lut_mask = 16'h0001;
defparam \inst7|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N8
cycloneive_lcell_comb \inst7|LessThan0~7 (
// Equation(s):
// \inst7|LessThan0~7_combout  = (\inst7|LessThan0~6_combout  & (\inst7|LessThan0~3_combout  & (\inst7|LessThan0~4_combout  & \inst7|LessThan0~5_combout )))

	.dataa(\inst7|LessThan0~6_combout ),
	.datab(\inst7|LessThan0~3_combout ),
	.datac(\inst7|LessThan0~4_combout ),
	.datad(\inst7|LessThan0~5_combout ),
	.cin(gnd),
	.combout(\inst7|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|LessThan0~7 .lut_mask = 16'h8000;
defparam \inst7|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N10
cycloneive_lcell_comb \inst7|LessThan0~8 (
// Equation(s):
// \inst7|LessThan0~8_combout  = (\inst7|LessThan0~2_combout  & (\inst7|LessThan0~7_combout  & (!\inst7|count [29] & !\inst7|count [30])))

	.dataa(\inst7|LessThan0~2_combout ),
	.datab(\inst7|LessThan0~7_combout ),
	.datac(\inst7|count [29]),
	.datad(\inst7|count [30]),
	.cin(gnd),
	.combout(\inst7|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|LessThan0~8 .lut_mask = 16'h0008;
defparam \inst7|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N26
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|sclk_counter~4 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|sclk_counter~4_combout  = (\inst1|adc_mega_0|ADC_CTRL|sclk_counter~2_combout  & (\inst1|adc_mega_0|ADC_CTRL|sclk_counter [2] $ (((\inst1|adc_mega_0|ADC_CTRL|sclk_counter [1] & \inst1|adc_mega_0|ADC_CTRL|sclk_counter [0])))))

	.dataa(\inst1|adc_mega_0|ADC_CTRL|sclk_counter~2_combout ),
	.datab(\inst1|adc_mega_0|ADC_CTRL|sclk_counter [1]),
	.datac(\inst1|adc_mega_0|ADC_CTRL|sclk_counter [2]),
	.datad(\inst1|adc_mega_0|ADC_CTRL|sclk_counter [0]),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|sclk_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|sclk_counter~4 .lut_mask = 16'h28A0;
defparam \inst1|adc_mega_0|ADC_CTRL|sclk_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y15_N23
dffeas \inst1|adc_mega_0|ADC_CTRL|reading1[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|adc_mega_0|ADC_CTRL|shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|adc_mega_0|ADC_CTRL|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|reading1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|reading1[4] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|reading1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N4
cycloneive_lcell_comb \inst1|adc_mega_0|CH1~2 (
// Equation(s):
// \inst1|adc_mega_0|CH1~2_combout  = (\inst1|adc_mega_0|ADC_CTRL|reading1 [4] & \areset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|adc_mega_0|ADC_CTRL|reading1 [4]),
	.datad(\areset~input_o ),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|CH1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|CH1~2 .lut_mask = 16'hF000;
defparam \inst1|adc_mega_0|CH1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y15_N3
dffeas \inst1|adc_mega_0|ADC_CTRL|reading1[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|adc_mega_0|ADC_CTRL|shift_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|adc_mega_0|ADC_CTRL|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|reading1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|reading1[6] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|reading1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y15_N5
dffeas \inst1|adc_mega_0|ADC_CTRL|reading1[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|adc_mega_0|ADC_CTRL|shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|adc_mega_0|ADC_CTRL|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|reading1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|reading1[2] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|reading1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y15_N1
dffeas \inst1|adc_mega_0|ADC_CTRL|reading1[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|ADC_CTRL|reading1[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|ADC_CTRL|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|reading1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|reading1[8] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|reading1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y11_N16
cycloneive_lcell_comb \inst1|adc_mega_0|CH1~7 (
// Equation(s):
// \inst1|adc_mega_0|CH1~7_combout  = (\inst1|adc_mega_0|ADC_CTRL|reading1 [8] & \areset~input_o )

	.dataa(\inst1|adc_mega_0|ADC_CTRL|reading1 [8]),
	.datab(gnd),
	.datac(\areset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|CH1~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|CH1~7 .lut_mask = 16'hA0A0;
defparam \inst1|adc_mega_0|CH1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y15_N19
dffeas \inst1|adc_mega_0|ADC_CTRL|reading1[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|adc_mega_0|ADC_CTRL|shift_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|adc_mega_0|ADC_CTRL|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|reading1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|reading1[9] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|reading1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y11_N10
cycloneive_lcell_comb \inst1|adc_mega_0|CH1~8 (
// Equation(s):
// \inst1|adc_mega_0|CH1~8_combout  = (\areset~input_o  & \inst1|adc_mega_0|ADC_CTRL|reading1 [9])

	.dataa(gnd),
	.datab(\areset~input_o ),
	.datac(\inst1|adc_mega_0|ADC_CTRL|reading1 [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|CH1~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|CH1~8 .lut_mask = 16'hC0C0;
defparam \inst1|adc_mega_0|CH1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y15_N13
dffeas \inst1|adc_mega_0|ADC_CTRL|reading1[10] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|ADC_CTRL|reading1[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|ADC_CTRL|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|reading1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|reading1[10] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|reading1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y11_N0
cycloneive_lcell_comb \inst1|adc_mega_0|CH1~9 (
// Equation(s):
// \inst1|adc_mega_0|CH1~9_combout  = (\inst1|adc_mega_0|ADC_CTRL|reading1 [10] & \areset~input_o )

	.dataa(\inst1|adc_mega_0|ADC_CTRL|reading1 [10]),
	.datab(gnd),
	.datac(\areset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|CH1~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|CH1~9 .lut_mask = 16'hA0A0;
defparam \inst1|adc_mega_0|CH1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y15_N31
dffeas \inst1|adc_mega_0|ADC_CTRL|reading1[11] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|adc_mega_0|ADC_CTRL|shift_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|adc_mega_0|ADC_CTRL|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|reading1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|reading1[11] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|reading1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y11_N18
cycloneive_lcell_comb \inst1|adc_mega_0|CH1~10 (
// Equation(s):
// \inst1|adc_mega_0|CH1~10_combout  = (\inst1|adc_mega_0|ADC_CTRL|reading1 [11] & \areset~input_o )

	.dataa(\inst1|adc_mega_0|ADC_CTRL|reading1 [11]),
	.datab(gnd),
	.datac(\areset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|CH1~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|CH1~10 .lut_mask = 16'hA0A0;
defparam \inst1|adc_mega_0|CH1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y15_N17
dffeas \inst1|adc_mega_0|ADC_CTRL|reading1[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC_DOUT~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|adc_mega_0|ADC_CTRL|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|reading1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|reading1[0] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|reading1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y11_N6
cycloneive_lcell_comb \inst1|adc_mega_0|CH1~11 (
// Equation(s):
// \inst1|adc_mega_0|CH1~11_combout  = (\inst1|adc_mega_0|ADC_CTRL|reading1 [0] & \areset~input_o )

	.dataa(gnd),
	.datab(\inst1|adc_mega_0|ADC_CTRL|reading1 [0]),
	.datac(\areset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|CH1~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|CH1~11 .lut_mask = 16'hC0C0;
defparam \inst1|adc_mega_0|CH1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y17_N31
dffeas \inst1|adc_mega_0|ADC_CTRL|reading0[11] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|adc_mega_0|ADC_CTRL|shift_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|adc_mega_0|ADC_CTRL|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|reading0 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|reading0[11] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|reading0[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y17_N27
dffeas \inst1|adc_mega_0|ADC_CTRL|reading0[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|adc_mega_0|ADC_CTRL|shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|adc_mega_0|ADC_CTRL|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|reading0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|reading0[1] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|reading0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N10
cycloneive_lcell_comb \inst1|adc_mega_0|CH0~6 (
// Equation(s):
// \inst1|adc_mega_0|CH0~6_combout  = (\inst1|adc_mega_0|ADC_CTRL|reading0 [1] & \areset~input_o )

	.dataa(gnd),
	.datab(\inst1|adc_mega_0|ADC_CTRL|reading0 [1]),
	.datac(gnd),
	.datad(\areset~input_o ),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|CH0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|CH0~6 .lut_mask = 16'hCC00;
defparam \inst1|adc_mega_0|CH0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y17_N5
dffeas \inst1|adc_mega_0|ADC_CTRL|reading0[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|ADC_CTRL|reading0[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|ADC_CTRL|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|reading0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|reading0[8] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|reading0[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N30
cycloneive_lcell_comb \inst1|adc_mega_0|CH0~7 (
// Equation(s):
// \inst1|adc_mega_0|CH0~7_combout  = (\inst1|adc_mega_0|ADC_CTRL|reading0 [8] & \areset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|adc_mega_0|ADC_CTRL|reading0 [8]),
	.datad(\areset~input_o ),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|CH0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|CH0~7 .lut_mask = 16'hF000;
defparam \inst1|adc_mega_0|CH0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y17_N7
dffeas \inst1|adc_mega_0|ADC_CTRL|reading0[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|adc_mega_0|ADC_CTRL|shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|adc_mega_0|ADC_CTRL|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|reading0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|reading0[4] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|reading0[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N20
cycloneive_lcell_comb \inst1|adc_mega_0|CH0~8 (
// Equation(s):
// \inst1|adc_mega_0|CH0~8_combout  = (\areset~input_o  & \inst1|adc_mega_0|ADC_CTRL|reading0 [4])

	.dataa(\areset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|adc_mega_0|ADC_CTRL|reading0 [4]),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|CH0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|CH0~8 .lut_mask = 16'hAA00;
defparam \inst1|adc_mega_0|CH0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N11
dffeas \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg[2] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y13_N5
dffeas \inst1|adc_mega_0|ADC_CTRL|shift_reg[10] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|ADC_CTRL|shift_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|ADC_CTRL|always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|shift_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|shift_reg[10] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|shift_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y19_N13
dffeas \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg[1] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N14
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~4 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~4_combout  = (\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg [1] & !\inst1|adc_mega_0|ADC_CTRL|currState.pauseState~q )

	.dataa(\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|adc_mega_0|ADC_CTRL|currState.pauseState~q ),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~4 .lut_mask = 16'h00AA;
defparam \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N2
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~5 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~5_combout  = (\inst1|adc_mega_0|ADC_CTRL|currState.pauseState~q  & (((!\inst1|adc_mega_0|ADC_CTRL|address [1]) # (!\inst1|adc_mega_0|ADC_CTRL|address [2])) # (!\inst1|adc_mega_0|ADC_CTRL|address [0])))

	.dataa(\inst1|adc_mega_0|ADC_CTRL|address [0]),
	.datab(\inst1|adc_mega_0|ADC_CTRL|address [2]),
	.datac(\inst1|adc_mega_0|ADC_CTRL|address [1]),
	.datad(\inst1|adc_mega_0|ADC_CTRL|currState.pauseState~q ),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~5 .lut_mask = 16'h7F00;
defparam \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N10
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~6 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~6_combout  = (!\inst1|adc_mega_0|ADC_CTRL|always8~0_combout  & ((\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~4_combout ) # ((\inst1|adc_mega_0|ADC_CTRL|next_addr [2] & 
// \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~5_combout ))))

	.dataa(\inst1|adc_mega_0|ADC_CTRL|next_addr [2]),
	.datab(\inst1|adc_mega_0|ADC_CTRL|always8~0_combout ),
	.datac(\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~4_combout ),
	.datad(\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~5_combout ),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~6 .lut_mask = 16'h3230;
defparam \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N25
dffeas \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg[0] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N26
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~7 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~7_combout  = (\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg [0] & !\inst1|adc_mega_0|ADC_CTRL|currState.pauseState~q )

	.dataa(gnd),
	.datab(\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg [0]),
	.datac(gnd),
	.datad(\inst1|adc_mega_0|ADC_CTRL|currState.pauseState~q ),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~7 .lut_mask = 16'h00CC;
defparam \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N12
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~8 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~8_combout  = (!\inst1|adc_mega_0|ADC_CTRL|always8~0_combout  & ((\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~7_combout ) # ((\inst1|adc_mega_0|ADC_CTRL|next_addr [1] & 
// \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~5_combout ))))

	.dataa(\inst1|adc_mega_0|ADC_CTRL|next_addr [1]),
	.datab(\inst1|adc_mega_0|ADC_CTRL|always8~0_combout ),
	.datac(\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~7_combout ),
	.datad(\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~5_combout ),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~8 .lut_mask = 16'h3230;
defparam \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N28
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~9 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~9_combout  = (\inst1|adc_mega_0|ADC_CTRL|currState.waitState~q  & ((\inst1|adc_mega_0|go~q ) # ((\inst1|adc_mega_0|ADC_CTRL|next_addr [0] & \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~5_combout )))) # 
// (!\inst1|adc_mega_0|ADC_CTRL|currState.waitState~q  & (((\inst1|adc_mega_0|ADC_CTRL|next_addr [0] & \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~5_combout ))))

	.dataa(\inst1|adc_mega_0|ADC_CTRL|currState.waitState~q ),
	.datab(\inst1|adc_mega_0|go~q ),
	.datac(\inst1|adc_mega_0|ADC_CTRL|next_addr [0]),
	.datad(\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~5_combout ),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~9 .lut_mask = 16'hF888;
defparam \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N24
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~10 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~10_combout  = (\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~9_combout ) # ((\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~7_combout  & ((\inst1|adc_mega_0|ADC_CTRL|sclk~q ) # (\inst1|adc_mega_0|ADC_CTRL|Equal1~2_combout 
// ))))

	.dataa(\inst1|adc_mega_0|ADC_CTRL|sclk~q ),
	.datab(\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~9_combout ),
	.datac(\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~7_combout ),
	.datad(\inst1|adc_mega_0|ADC_CTRL|Equal1~2_combout ),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~10 .lut_mask = 16'hFCEC;
defparam \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y15_N0
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|reading1[8]~feeder (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|reading1[8]~feeder_combout  = \inst1|adc_mega_0|ADC_CTRL|shift_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|adc_mega_0|ADC_CTRL|shift_reg [7]),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|reading1[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|reading1[8]~feeder .lut_mask = 16'hFF00;
defparam \inst1|adc_mega_0|ADC_CTRL|reading1[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N4
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|reading0[8]~feeder (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|reading0[8]~feeder_combout  = \inst1|adc_mega_0|ADC_CTRL|shift_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|adc_mega_0|ADC_CTRL|shift_reg [7]),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|reading0[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|reading0[8]~feeder .lut_mask = 16'hFF00;
defparam \inst1|adc_mega_0|ADC_CTRL|reading0[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y13_N4
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|shift_reg[10]~feeder (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|shift_reg[10]~feeder_combout  = \inst1|adc_mega_0|ADC_CTRL|shift_reg [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|adc_mega_0|ADC_CTRL|shift_reg [9]),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|shift_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|shift_reg[10]~feeder .lut_mask = 16'hFF00;
defparam \inst1|adc_mega_0|ADC_CTRL|shift_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y15_N12
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|reading1[10]~feeder (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|reading1[10]~feeder_combout  = \inst1|adc_mega_0|ADC_CTRL|shift_reg [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|adc_mega_0|ADC_CTRL|shift_reg [9]),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|reading1[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|reading1[10]~feeder .lut_mask = 16'hFF00;
defparam \inst1|adc_mega_0|ADC_CTRL|reading1[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N16
cycloneive_io_obuf \ADC_DIN~output (
	.i(\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_DIN),
	.obar());
// synopsys translate_off
defparam \ADC_DIN~output .bus_hold = "false";
defparam \ADC_DIN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N2
cycloneive_io_obuf \ADC_SCLK~output (
	.i(!\inst1|adc_mega_0|ADC_CTRL|sclk~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_SCLK),
	.obar());
// synopsys translate_off
defparam \ADC_SCLK~output .bus_hold = "false";
defparam \ADC_SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N9
cycloneive_io_obuf \ADC_CS_N~output (
	.i(!\inst1|adc_mega_0|ADC_CTRL|cs_n~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_CS_N),
	.obar());
// synopsys translate_off
defparam \ADC_CS_N~output .bus_hold = "false";
defparam \ADC_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \M1I~output (
	.i(\inst5|M1I~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(M1I),
	.obar());
// synopsys translate_off
defparam \M1I~output .bus_hold = "false";
defparam \M1I~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \M0I~output (
	.i(\inst13~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(M0I),
	.obar());
// synopsys translate_off
defparam \M0I~output .bus_hold = "false";
defparam \M0I~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y21_N23
cycloneive_io_obuf \M1D~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(M1D),
	.obar());
// synopsys translate_off
defparam \M1D~output .bus_hold = "false";
defparam \M1D~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \M0D~output (
	.i(\inst15~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(M0D),
	.obar());
// synopsys translate_off
defparam \M0D~output .bus_hold = "false";
defparam \M0D~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \veld~output (
	.i(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(veld),
	.obar());
// synopsys translate_off
defparam \veld~output .bus_hold = "false";
defparam \veld~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
cycloneive_io_obuf \veli~output (
	.i(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(veli),
	.obar());
// synopsys translate_off
defparam \veli~output .bus_hold = "false";
defparam \veli~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y16_N9
cycloneive_io_obuf \fin_giro~output (
	.i(\inst7|fin_contador~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(fin_giro),
	.obar());
// synopsys translate_off
defparam \fin_giro~output .bus_hold = "false";
defparam \fin_giro~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y8_N23
cycloneive_io_obuf \fw~output (
	.i(\inst10|FW~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(fw),
	.obar());
// synopsys translate_off
defparam \fw~output .bus_hold = "false";
defparam \fw~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N16
cycloneive_io_obuf \girar~output (
	.i(\inst10|Girar~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(girar),
	.obar());
// synopsys translate_off
defparam \girar~output .bus_hold = "false";
defparam \girar~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N9
cycloneive_io_obuf \izq_der~output (
	.i(\areset~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(izq_der),
	.obar());
// synopsys translate_off
defparam \izq_der~output .bus_hold = "false";
defparam \izq_der~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \clockgral~output (
	.i(\inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clockgral),
	.obar());
// synopsys translate_off
defparam \clockgral~output .bus_hold = "false";
defparam \clockgral~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \clk0~input (
	.i(clk0),
	.ibar(gnd),
	.o(\clk0~input_o ));
// synopsys translate_off
defparam \clk0~input .bus_hold = "false";
defparam \clk0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_4
cycloneive_pll \inst|altpll_component|auto_generated|pll1 (
	.areset(!\areset~input_o ),
	.pfdena(vcc),
	.fbin(\inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk0~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \inst|altpll_component|auto_generated|pll1 .c0_high = 163;
defparam \inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \inst|altpll_component|auto_generated|pll1 .c0_low = 162;
defparam \inst|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c1_high = 12;
defparam \inst|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \inst|altpll_component|auto_generated|pll1 .c1_low = 13;
defparam \inst|altpll_component|auto_generated|pll1 .c1_mode = "odd";
defparam \inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \inst|altpll_component|auto_generated|pll1 .c2_high = 244;
defparam \inst|altpll_component|auto_generated|pll1 .c2_initial = 1;
defparam \inst|altpll_component|auto_generated|pll1 .c2_low = 81;
defparam \inst|altpll_component|auto_generated|pll1 .c2_mode = "even";
defparam \inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "on";
defparam \inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .clk1_counter = "c2";
defparam \inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 1250;
defparam \inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 75;
defparam \inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 1;
defparam \inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \inst|altpll_component|auto_generated|pll1 .m = 13;
defparam \inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \inst|altpll_component|auto_generated|pll1 .n = 2;
defparam \inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \inst|altpll_component|auto_generated|pll1 .pll_compensation_delay = 5561;
defparam \inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \inst|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 384;
defparam \inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N1
cycloneive_io_ibuf \areset~input (
	.i(areset),
	.ibar(gnd),
	.o(\areset~input_o ));
// synopsys translate_off
defparam \areset~input .bus_hold = "false";
defparam \areset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N18
cycloneive_lcell_comb \inst1|adc_mega_0|go~0 (
// Equation(s):
// \inst1|adc_mega_0|go~0_combout  = (\inst1|adc_mega_0|ADC_CTRL|currState.doneState~q ) # (!\areset~input_o )

	.dataa(\inst1|adc_mega_0|ADC_CTRL|currState.doneState~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\areset~input_o ),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|go~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|go~0 .lut_mask = 16'hAAFF;
defparam \inst1|adc_mega_0|go~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N4
cycloneive_lcell_comb \inst1|adc_mega_0|go~1 (
// Equation(s):
// \inst1|adc_mega_0|go~1_combout  = !\inst1|adc_mega_0|go~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|adc_mega_0|go~0_combout ),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|go~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|go~1 .lut_mask = 16'h00FF;
defparam \inst1|adc_mega_0|go~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N5
dffeas \inst1|adc_mega_0|go (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|go~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|go~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|go .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|go .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N8
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|currState.resetState~feeder (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|currState.resetState~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|currState.resetState~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|currState.resetState~feeder .lut_mask = 16'hFFFF;
defparam \inst1|adc_mega_0|ADC_CTRL|currState.resetState~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y19_N9
dffeas \inst1|adc_mega_0|ADC_CTRL|currState.resetState (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|ADC_CTRL|currState.resetState~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|currState.resetState~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|currState.resetState .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|currState.resetState .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N22
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|Selector0~0 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|Selector0~0_combout  = ((!\inst1|adc_mega_0|go~q  & ((\inst1|adc_mega_0|ADC_CTRL|currState.doneState~q ) # (\inst1|adc_mega_0|ADC_CTRL|currState.waitState~q )))) # (!\inst1|adc_mega_0|ADC_CTRL|currState.resetState~q )

	.dataa(\inst1|adc_mega_0|ADC_CTRL|currState.doneState~q ),
	.datab(\inst1|adc_mega_0|go~q ),
	.datac(\inst1|adc_mega_0|ADC_CTRL|currState.waitState~q ),
	.datad(\inst1|adc_mega_0|ADC_CTRL|currState.resetState~q ),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|Selector0~0 .lut_mask = 16'h32FF;
defparam \inst1|adc_mega_0|ADC_CTRL|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N23
dffeas \inst1|adc_mega_0|ADC_CTRL|currState.waitState (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|ADC_CTRL|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|currState.waitState~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|currState.waitState .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|currState.waitState .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N4
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|counter[0]~10 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|counter[0]~10_combout  = !\inst1|adc_mega_0|ADC_CTRL|counter [0]
// \inst1|adc_mega_0|ADC_CTRL|counter[0]~11  = CARRY(!\inst1|adc_mega_0|ADC_CTRL|counter [0])

	.dataa(gnd),
	.datab(\inst1|adc_mega_0|ADC_CTRL|counter [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|counter[0]~10_combout ),
	.cout(\inst1|adc_mega_0|ADC_CTRL|counter[0]~11 ));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|counter[0]~10 .lut_mask = 16'h3333;
defparam \inst1|adc_mega_0|ADC_CTRL|counter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N30
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N8
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|counter[2]~14 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|counter[2]~14_combout  = (\inst1|adc_mega_0|ADC_CTRL|counter [2] & (!\inst1|adc_mega_0|ADC_CTRL|counter[1]~13 )) # (!\inst1|adc_mega_0|ADC_CTRL|counter [2] & ((\inst1|adc_mega_0|ADC_CTRL|counter[1]~13 ) # (GND)))
// \inst1|adc_mega_0|ADC_CTRL|counter[2]~15  = CARRY((!\inst1|adc_mega_0|ADC_CTRL|counter[1]~13 ) # (!\inst1|adc_mega_0|ADC_CTRL|counter [2]))

	.dataa(gnd),
	.datab(\inst1|adc_mega_0|ADC_CTRL|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|adc_mega_0|ADC_CTRL|counter[1]~13 ),
	.combout(\inst1|adc_mega_0|ADC_CTRL|counter[2]~14_combout ),
	.cout(\inst1|adc_mega_0|ADC_CTRL|counter[2]~15 ));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|counter[2]~14 .lut_mask = 16'h3C3F;
defparam \inst1|adc_mega_0|ADC_CTRL|counter[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N14
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|counter[5]~20 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|counter[5]~20_combout  = (\inst1|adc_mega_0|ADC_CTRL|counter [5] & (\inst1|adc_mega_0|ADC_CTRL|counter[4]~19  & VCC)) # (!\inst1|adc_mega_0|ADC_CTRL|counter [5] & (!\inst1|adc_mega_0|ADC_CTRL|counter[4]~19 ))
// \inst1|adc_mega_0|ADC_CTRL|counter[5]~21  = CARRY((!\inst1|adc_mega_0|ADC_CTRL|counter [5] & !\inst1|adc_mega_0|ADC_CTRL|counter[4]~19 ))

	.dataa(gnd),
	.datab(\inst1|adc_mega_0|ADC_CTRL|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|adc_mega_0|ADC_CTRL|counter[4]~19 ),
	.combout(\inst1|adc_mega_0|ADC_CTRL|counter[5]~20_combout ),
	.cout(\inst1|adc_mega_0|ADC_CTRL|counter[5]~21 ));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|counter[5]~20 .lut_mask = 16'hC303;
defparam \inst1|adc_mega_0|ADC_CTRL|counter[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y21_N15
dffeas \inst1|adc_mega_0|ADC_CTRL|counter[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|ADC_CTRL|counter[5]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(\areset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|adc_mega_0|ADC_CTRL|counter[7]~26_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|counter[5] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N16
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|counter[6]~22 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|counter[6]~22_combout  = (\inst1|adc_mega_0|ADC_CTRL|counter [6] & ((GND) # (!\inst1|adc_mega_0|ADC_CTRL|counter[5]~21 ))) # (!\inst1|adc_mega_0|ADC_CTRL|counter [6] & (\inst1|adc_mega_0|ADC_CTRL|counter[5]~21  $ (GND)))
// \inst1|adc_mega_0|ADC_CTRL|counter[6]~23  = CARRY((\inst1|adc_mega_0|ADC_CTRL|counter [6]) # (!\inst1|adc_mega_0|ADC_CTRL|counter[5]~21 ))

	.dataa(gnd),
	.datab(\inst1|adc_mega_0|ADC_CTRL|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|adc_mega_0|ADC_CTRL|counter[5]~21 ),
	.combout(\inst1|adc_mega_0|ADC_CTRL|counter[6]~22_combout ),
	.cout(\inst1|adc_mega_0|ADC_CTRL|counter[6]~23 ));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|counter[6]~22 .lut_mask = 16'h3CCF;
defparam \inst1|adc_mega_0|ADC_CTRL|counter[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y21_N17
dffeas \inst1|adc_mega_0|ADC_CTRL|counter[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|ADC_CTRL|counter[6]~22_combout ),
	.asdata(\~GND~combout ),
	.clrn(\areset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|adc_mega_0|ADC_CTRL|counter[7]~26_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|counter[6] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N18
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|counter[7]~24 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|counter[7]~24_combout  = \inst1|adc_mega_0|ADC_CTRL|counter[6]~23  $ (!\inst1|adc_mega_0|ADC_CTRL|counter [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|adc_mega_0|ADC_CTRL|counter [7]),
	.cin(\inst1|adc_mega_0|ADC_CTRL|counter[6]~23 ),
	.combout(\inst1|adc_mega_0|ADC_CTRL|counter[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|counter[7]~24 .lut_mask = 16'hF00F;
defparam \inst1|adc_mega_0|ADC_CTRL|counter[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y21_N19
dffeas \inst1|adc_mega_0|ADC_CTRL|counter[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|ADC_CTRL|counter[7]~24_combout ),
	.asdata(\~GND~combout ),
	.clrn(\areset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|adc_mega_0|ADC_CTRL|counter[7]~26_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|counter[7] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N2
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|Equal1~1 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|Equal1~1_combout  = (\inst1|adc_mega_0|ADC_CTRL|counter [4]) # ((\inst1|adc_mega_0|ADC_CTRL|counter [7]) # ((\inst1|adc_mega_0|ADC_CTRL|counter [5]) # (\inst1|adc_mega_0|ADC_CTRL|counter [6])))

	.dataa(\inst1|adc_mega_0|ADC_CTRL|counter [4]),
	.datab(\inst1|adc_mega_0|ADC_CTRL|counter [7]),
	.datac(\inst1|adc_mega_0|ADC_CTRL|counter [5]),
	.datad(\inst1|adc_mega_0|ADC_CTRL|counter [6]),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|Equal1~1 .lut_mask = 16'hFFFE;
defparam \inst1|adc_mega_0|ADC_CTRL|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N2
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|counter[7]~26 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|counter[7]~26_combout  = (\inst1|adc_mega_0|ADC_CTRL|currState.transState~q  & (((!\inst1|adc_mega_0|ADC_CTRL|Equal1~1_combout  & !\inst1|adc_mega_0|ADC_CTRL|Equal1~0_combout )))) # 
// (!\inst1|adc_mega_0|ADC_CTRL|currState.transState~q  & (((!\inst1|adc_mega_0|ADC_CTRL|Equal1~1_combout  & !\inst1|adc_mega_0|ADC_CTRL|Equal1~0_combout )) # (!\inst1|adc_mega_0|ADC_CTRL|currState.pauseState~q )))

	.dataa(\inst1|adc_mega_0|ADC_CTRL|currState.transState~q ),
	.datab(\inst1|adc_mega_0|ADC_CTRL|currState.pauseState~q ),
	.datac(\inst1|adc_mega_0|ADC_CTRL|Equal1~1_combout ),
	.datad(\inst1|adc_mega_0|ADC_CTRL|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|counter[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|counter[7]~26 .lut_mask = 16'h111F;
defparam \inst1|adc_mega_0|ADC_CTRL|counter[7]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y21_N5
dffeas \inst1|adc_mega_0|ADC_CTRL|counter[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|ADC_CTRL|counter[0]~10_combout ),
	.asdata(\~GND~combout ),
	.clrn(\areset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|adc_mega_0|ADC_CTRL|counter[7]~26_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|counter[0] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N6
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|counter[1]~12 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|counter[1]~12_combout  = (\inst1|adc_mega_0|ADC_CTRL|counter [1] & (\inst1|adc_mega_0|ADC_CTRL|counter[0]~11  $ (GND))) # (!\inst1|adc_mega_0|ADC_CTRL|counter [1] & (!\inst1|adc_mega_0|ADC_CTRL|counter[0]~11  & VCC))
// \inst1|adc_mega_0|ADC_CTRL|counter[1]~13  = CARRY((\inst1|adc_mega_0|ADC_CTRL|counter [1] & !\inst1|adc_mega_0|ADC_CTRL|counter[0]~11 ))

	.dataa(\inst1|adc_mega_0|ADC_CTRL|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|adc_mega_0|ADC_CTRL|counter[0]~11 ),
	.combout(\inst1|adc_mega_0|ADC_CTRL|counter[1]~12_combout ),
	.cout(\inst1|adc_mega_0|ADC_CTRL|counter[1]~13 ));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|counter[1]~12 .lut_mask = 16'hA50A;
defparam \inst1|adc_mega_0|ADC_CTRL|counter[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y21_N9
dffeas \inst1|adc_mega_0|ADC_CTRL|counter[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|ADC_CTRL|counter[2]~14_combout ),
	.asdata(\~GND~combout ),
	.clrn(\areset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|adc_mega_0|ADC_CTRL|counter[7]~26_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|counter[2] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y21_N7
dffeas \inst1|adc_mega_0|ADC_CTRL|counter[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|ADC_CTRL|counter[1]~12_combout ),
	.asdata(\~GND~combout ),
	.clrn(\areset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst1|adc_mega_0|ADC_CTRL|counter[7]~26_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|counter[1] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N0
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|Equal1~0 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|Equal1~0_combout  = (\inst1|adc_mega_0|ADC_CTRL|counter [3]) # (((!\inst1|adc_mega_0|ADC_CTRL|counter [1]) # (!\inst1|adc_mega_0|ADC_CTRL|counter [0])) # (!\inst1|adc_mega_0|ADC_CTRL|counter [2]))

	.dataa(\inst1|adc_mega_0|ADC_CTRL|counter [3]),
	.datab(\inst1|adc_mega_0|ADC_CTRL|counter [2]),
	.datac(\inst1|adc_mega_0|ADC_CTRL|counter [0]),
	.datad(\inst1|adc_mega_0|ADC_CTRL|counter [1]),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|Equal1~0 .lut_mask = 16'hBFFF;
defparam \inst1|adc_mega_0|ADC_CTRL|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N6
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|cs_n~2 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|cs_n~2_combout  = (\inst1|adc_mega_0|ADC_CTRL|currState.transState~q ) # (\inst1|adc_mega_0|ADC_CTRL|currState.pauseState~q )

	.dataa(\inst1|adc_mega_0|ADC_CTRL|currState.transState~q ),
	.datab(gnd),
	.datac(\inst1|adc_mega_0|ADC_CTRL|currState.pauseState~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|cs_n~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|cs_n~2 .lut_mask = 16'hFAFA;
defparam \inst1|adc_mega_0|ADC_CTRL|cs_n~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N0
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|sclk~0 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|sclk~0_combout  = (\inst1|adc_mega_0|ADC_CTRL|cs_n~2_combout  & (\inst1|adc_mega_0|ADC_CTRL|sclk~q  $ (((!\inst1|adc_mega_0|ADC_CTRL|Equal1~1_combout  & !\inst1|adc_mega_0|ADC_CTRL|Equal1~0_combout )))))

	.dataa(\inst1|adc_mega_0|ADC_CTRL|Equal1~1_combout ),
	.datab(\inst1|adc_mega_0|ADC_CTRL|Equal1~0_combout ),
	.datac(\inst1|adc_mega_0|ADC_CTRL|sclk~q ),
	.datad(\inst1|adc_mega_0|ADC_CTRL|cs_n~2_combout ),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|sclk~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|sclk~0 .lut_mask = 16'hE100;
defparam \inst1|adc_mega_0|ADC_CTRL|sclk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y20_N1
dffeas \inst1|adc_mega_0|ADC_CTRL|sclk (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|ADC_CTRL|sclk~0_combout ),
	.asdata(vcc),
	.clrn(\areset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|sclk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|sclk .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|sclk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N18
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|always5~1 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|always5~1_combout  = (!\inst1|adc_mega_0|ADC_CTRL|Equal1~1_combout  & (\inst1|adc_mega_0|ADC_CTRL|sclk~q  & !\inst1|adc_mega_0|ADC_CTRL|Equal1~0_combout ))

	.dataa(\inst1|adc_mega_0|ADC_CTRL|Equal1~1_combout ),
	.datab(gnd),
	.datac(\inst1|adc_mega_0|ADC_CTRL|sclk~q ),
	.datad(\inst1|adc_mega_0|ADC_CTRL|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|always5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|always5~1 .lut_mask = 16'h0050;
defparam \inst1|adc_mega_0|ADC_CTRL|always5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N0
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|next_addr[0]~0 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|next_addr[0]~0_combout  = !\inst1|adc_mega_0|ADC_CTRL|address [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|adc_mega_0|ADC_CTRL|address [0]),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|next_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|next_addr[0]~0 .lut_mask = 16'h00FF;
defparam \inst1|adc_mega_0|ADC_CTRL|next_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y19_N1
dffeas \inst1|adc_mega_0|ADC_CTRL|next_addr[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|ADC_CTRL|next_addr[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|next_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|next_addr[0] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|next_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N4
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|address~3 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|address~3_combout  = ((\inst1|adc_mega_0|ADC_CTRL|LessThan0~0_combout  & \inst1|adc_mega_0|ADC_CTRL|next_addr [0])) # (!\inst1|adc_mega_0|ADC_CTRL|currState.resetState~q )

	.dataa(gnd),
	.datab(\inst1|adc_mega_0|ADC_CTRL|LessThan0~0_combout ),
	.datac(\inst1|adc_mega_0|ADC_CTRL|currState.resetState~q ),
	.datad(\inst1|adc_mega_0|ADC_CTRL|next_addr [0]),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|address~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|address~3 .lut_mask = 16'hCF0F;
defparam \inst1|adc_mega_0|ADC_CTRL|address~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N12
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|address[0]~1 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|address[0]~1_combout  = (\inst1|adc_mega_0|ADC_CTRL|currState.pauseState~q ) # (!\inst1|adc_mega_0|ADC_CTRL|currState.resetState~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|adc_mega_0|ADC_CTRL|currState.resetState~q ),
	.datad(\inst1|adc_mega_0|ADC_CTRL|currState.pauseState~q ),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|address[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|address[0]~1 .lut_mask = 16'hFF0F;
defparam \inst1|adc_mega_0|ADC_CTRL|address[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y19_N5
dffeas \inst1|adc_mega_0|ADC_CTRL|address[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|ADC_CTRL|address~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|ADC_CTRL|address[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|address[0] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N18
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|Add2~0 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|Add2~0_combout  = \inst1|adc_mega_0|ADC_CTRL|address [2] $ (((\inst1|adc_mega_0|ADC_CTRL|address [1] & \inst1|adc_mega_0|ADC_CTRL|address [0])))

	.dataa(gnd),
	.datab(\inst1|adc_mega_0|ADC_CTRL|address [2]),
	.datac(\inst1|adc_mega_0|ADC_CTRL|address [1]),
	.datad(\inst1|adc_mega_0|ADC_CTRL|address [0]),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|Add2~0 .lut_mask = 16'h3CCC;
defparam \inst1|adc_mega_0|ADC_CTRL|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y19_N19
dffeas \inst1|adc_mega_0|ADC_CTRL|next_addr[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|ADC_CTRL|Add2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|next_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|next_addr[2] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|next_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N16
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|address~0 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|address~0_combout  = (\inst1|adc_mega_0|ADC_CTRL|LessThan0~0_combout  & (\inst1|adc_mega_0|ADC_CTRL|currState.resetState~q  & \inst1|adc_mega_0|ADC_CTRL|next_addr [2]))

	.dataa(gnd),
	.datab(\inst1|adc_mega_0|ADC_CTRL|LessThan0~0_combout ),
	.datac(\inst1|adc_mega_0|ADC_CTRL|currState.resetState~q ),
	.datad(\inst1|adc_mega_0|ADC_CTRL|next_addr [2]),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|address~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|address~0 .lut_mask = 16'hC000;
defparam \inst1|adc_mega_0|ADC_CTRL|address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y19_N17
dffeas \inst1|adc_mega_0|ADC_CTRL|address[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|ADC_CTRL|address~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|ADC_CTRL|address[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|address[2] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y15_N24
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|LessThan0~0 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|LessThan0~0_combout  = ((!\inst1|adc_mega_0|ADC_CTRL|address [2]) # (!\inst1|adc_mega_0|ADC_CTRL|address [0])) # (!\inst1|adc_mega_0|ADC_CTRL|address [1])

	.dataa(gnd),
	.datab(\inst1|adc_mega_0|ADC_CTRL|address [1]),
	.datac(\inst1|adc_mega_0|ADC_CTRL|address [0]),
	.datad(\inst1|adc_mega_0|ADC_CTRL|address [2]),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|LessThan0~0 .lut_mask = 16'h3FFF;
defparam \inst1|adc_mega_0|ADC_CTRL|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N6
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|Add2~1 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|Add2~1_combout  = \inst1|adc_mega_0|ADC_CTRL|address [1] $ (\inst1|adc_mega_0|ADC_CTRL|address [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|adc_mega_0|ADC_CTRL|address [1]),
	.datad(\inst1|adc_mega_0|ADC_CTRL|address [0]),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|Add2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|Add2~1 .lut_mask = 16'h0FF0;
defparam \inst1|adc_mega_0|ADC_CTRL|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y19_N7
dffeas \inst1|adc_mega_0|ADC_CTRL|next_addr[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|ADC_CTRL|Add2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|next_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|next_addr[1] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|next_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N26
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|address~2 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|address~2_combout  = (\inst1|adc_mega_0|ADC_CTRL|LessThan0~0_combout  & (\inst1|adc_mega_0|ADC_CTRL|currState.resetState~q  & \inst1|adc_mega_0|ADC_CTRL|next_addr [1]))

	.dataa(gnd),
	.datab(\inst1|adc_mega_0|ADC_CTRL|LessThan0~0_combout ),
	.datac(\inst1|adc_mega_0|ADC_CTRL|currState.resetState~q ),
	.datad(\inst1|adc_mega_0|ADC_CTRL|next_addr [1]),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|address~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|address~2 .lut_mask = 16'hC000;
defparam \inst1|adc_mega_0|ADC_CTRL|address~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y19_N27
dffeas \inst1|adc_mega_0|ADC_CTRL|address[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|ADC_CTRL|address~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|ADC_CTRL|address[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|address[1] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y15_N10
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|Selector2~0 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|Selector2~0_combout  = (!\inst1|adc_mega_0|ADC_CTRL|address [1] & (!\inst1|adc_mega_0|ADC_CTRL|address [0] & !\inst1|adc_mega_0|ADC_CTRL|address [2]))

	.dataa(gnd),
	.datab(\inst1|adc_mega_0|ADC_CTRL|address [1]),
	.datac(\inst1|adc_mega_0|ADC_CTRL|address [0]),
	.datad(\inst1|adc_mega_0|ADC_CTRL|address [2]),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|Selector2~0 .lut_mask = 16'h0003;
defparam \inst1|adc_mega_0|ADC_CTRL|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N6
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|Selector2~1 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|Selector2~1_combout  = (\inst1|adc_mega_0|go~q  & ((\inst1|adc_mega_0|ADC_CTRL|currState.doneState~q ) # ((\inst1|adc_mega_0|ADC_CTRL|Selector2~0_combout  & \inst1|adc_mega_0|ADC_CTRL|currState.pauseState~q )))) # 
// (!\inst1|adc_mega_0|go~q  & (\inst1|adc_mega_0|ADC_CTRL|Selector2~0_combout  & ((\inst1|adc_mega_0|ADC_CTRL|currState.pauseState~q ))))

	.dataa(\inst1|adc_mega_0|go~q ),
	.datab(\inst1|adc_mega_0|ADC_CTRL|Selector2~0_combout ),
	.datac(\inst1|adc_mega_0|ADC_CTRL|currState.doneState~q ),
	.datad(\inst1|adc_mega_0|ADC_CTRL|currState.pauseState~q ),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|Selector2~1 .lut_mask = 16'hECA0;
defparam \inst1|adc_mega_0|ADC_CTRL|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N7
dffeas \inst1|adc_mega_0|ADC_CTRL|currState.doneState (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|ADC_CTRL|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|currState.doneState~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|currState.doneState .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|currState.doneState .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N20
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|sclk_counter~5 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|sclk_counter~5_combout  = (!\inst1|adc_mega_0|ADC_CTRL|currState.waitState~q  & (!\inst1|adc_mega_0|ADC_CTRL|currState.doneState~q  & !\inst1|adc_mega_0|ADC_CTRL|sclk_counter [0]))

	.dataa(\inst1|adc_mega_0|ADC_CTRL|currState.waitState~q ),
	.datab(\inst1|adc_mega_0|ADC_CTRL|currState.doneState~q ),
	.datac(\inst1|adc_mega_0|ADC_CTRL|sclk_counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|sclk_counter~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|sclk_counter~5 .lut_mask = 16'h0101;
defparam \inst1|adc_mega_0|ADC_CTRL|sclk_counter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N8
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|sclk_counter~2 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|sclk_counter~2_combout  = (!\inst1|adc_mega_0|ADC_CTRL|currState.waitState~q  & !\inst1|adc_mega_0|ADC_CTRL|currState.doneState~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|adc_mega_0|ADC_CTRL|currState.waitState~q ),
	.datad(\inst1|adc_mega_0|ADC_CTRL|currState.doneState~q ),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|sclk_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|sclk_counter~2 .lut_mask = 16'h000F;
defparam \inst1|adc_mega_0|ADC_CTRL|sclk_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N8
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|sclk_counter[1]~3 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|sclk_counter[1]~3_combout  = ((!\inst1|adc_mega_0|ADC_CTRL|Equal1~1_combout  & (!\inst1|adc_mega_0|ADC_CTRL|Equal1~0_combout  & \inst1|adc_mega_0|ADC_CTRL|sclk~q ))) # (!\inst1|adc_mega_0|ADC_CTRL|sclk_counter~2_combout )

	.dataa(\inst1|adc_mega_0|ADC_CTRL|Equal1~1_combout ),
	.datab(\inst1|adc_mega_0|ADC_CTRL|Equal1~0_combout ),
	.datac(\inst1|adc_mega_0|ADC_CTRL|sclk~q ),
	.datad(\inst1|adc_mega_0|ADC_CTRL|sclk_counter~2_combout ),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|sclk_counter[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|sclk_counter[1]~3 .lut_mask = 16'h10FF;
defparam \inst1|adc_mega_0|ADC_CTRL|sclk_counter[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y20_N21
dffeas \inst1|adc_mega_0|ADC_CTRL|sclk_counter[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|ADC_CTRL|sclk_counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|ADC_CTRL|sclk_counter[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|sclk_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|sclk_counter[0] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|sclk_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N14
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|sclk_counter~6 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|sclk_counter~6_combout  = (!\inst1|adc_mega_0|ADC_CTRL|currState.waitState~q  & (!\inst1|adc_mega_0|ADC_CTRL|currState.doneState~q  & (\inst1|adc_mega_0|ADC_CTRL|sclk_counter [1] $ (\inst1|adc_mega_0|ADC_CTRL|sclk_counter 
// [0]))))

	.dataa(\inst1|adc_mega_0|ADC_CTRL|currState.waitState~q ),
	.datab(\inst1|adc_mega_0|ADC_CTRL|currState.doneState~q ),
	.datac(\inst1|adc_mega_0|ADC_CTRL|sclk_counter [1]),
	.datad(\inst1|adc_mega_0|ADC_CTRL|sclk_counter [0]),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|sclk_counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|sclk_counter~6 .lut_mask = 16'h0110;
defparam \inst1|adc_mega_0|ADC_CTRL|sclk_counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y20_N15
dffeas \inst1|adc_mega_0|ADC_CTRL|sclk_counter[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|ADC_CTRL|sclk_counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|ADC_CTRL|sclk_counter[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|sclk_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|sclk_counter[1] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|sclk_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N24
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|always5~0 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|always5~0_combout  = (\inst1|adc_mega_0|ADC_CTRL|sclk_counter [2] & (\inst1|adc_mega_0|ADC_CTRL|sclk_counter [1] & \inst1|adc_mega_0|ADC_CTRL|sclk_counter [0]))

	.dataa(\inst1|adc_mega_0|ADC_CTRL|sclk_counter [2]),
	.datab(gnd),
	.datac(\inst1|adc_mega_0|ADC_CTRL|sclk_counter [1]),
	.datad(\inst1|adc_mega_0|ADC_CTRL|sclk_counter [0]),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|always5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|always5~0 .lut_mask = 16'hA000;
defparam \inst1|adc_mega_0|ADC_CTRL|always5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N16
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|sclk_counter~7 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|sclk_counter~7_combout  = (!\inst1|adc_mega_0|ADC_CTRL|currState.waitState~q  & (!\inst1|adc_mega_0|ADC_CTRL|currState.doneState~q  & (\inst1|adc_mega_0|ADC_CTRL|sclk_counter [3] $ (\inst1|adc_mega_0|ADC_CTRL|always5~0_combout 
// ))))

	.dataa(\inst1|adc_mega_0|ADC_CTRL|currState.waitState~q ),
	.datab(\inst1|adc_mega_0|ADC_CTRL|currState.doneState~q ),
	.datac(\inst1|adc_mega_0|ADC_CTRL|sclk_counter [3]),
	.datad(\inst1|adc_mega_0|ADC_CTRL|always5~0_combout ),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|sclk_counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|sclk_counter~7 .lut_mask = 16'h0110;
defparam \inst1|adc_mega_0|ADC_CTRL|sclk_counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y20_N17
dffeas \inst1|adc_mega_0|ADC_CTRL|sclk_counter[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|ADC_CTRL|sclk_counter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|ADC_CTRL|sclk_counter[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|sclk_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|sclk_counter[3] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|sclk_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N10
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|nextState.pauseState~0 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|nextState.pauseState~0_combout  = (\inst1|adc_mega_0|ADC_CTRL|currState.transState~q  & (\inst1|adc_mega_0|ADC_CTRL|always5~1_combout  & (\inst1|adc_mega_0|ADC_CTRL|sclk_counter [3] & \inst1|adc_mega_0|ADC_CTRL|always5~0_combout 
// )))

	.dataa(\inst1|adc_mega_0|ADC_CTRL|currState.transState~q ),
	.datab(\inst1|adc_mega_0|ADC_CTRL|always5~1_combout ),
	.datac(\inst1|adc_mega_0|ADC_CTRL|sclk_counter [3]),
	.datad(\inst1|adc_mega_0|ADC_CTRL|always5~0_combout ),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|nextState.pauseState~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|nextState.pauseState~0 .lut_mask = 16'h8000;
defparam \inst1|adc_mega_0|ADC_CTRL|nextState.pauseState~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y20_N11
dffeas \inst1|adc_mega_0|ADC_CTRL|currState.pauseState (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|ADC_CTRL|nextState.pauseState~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|currState.pauseState~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|currState.pauseState .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|currState.pauseState .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N20
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~3 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~3_combout  = (\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg [2] & (!\inst1|adc_mega_0|ADC_CTRL|currState.pauseState~q  & ((!\inst1|adc_mega_0|ADC_CTRL|currState.waitState~q ) # (!\inst1|adc_mega_0|go~q ))))

	.dataa(\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg [2]),
	.datab(\inst1|adc_mega_0|go~q ),
	.datac(\inst1|adc_mega_0|ADC_CTRL|currState.waitState~q ),
	.datad(\inst1|adc_mega_0|ADC_CTRL|currState.pauseState~q ),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~3 .lut_mask = 16'h002A;
defparam \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N0
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|always8~0 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|always8~0_combout  = (\inst1|adc_mega_0|ADC_CTRL|currState.waitState~q  & \inst1|adc_mega_0|go~q )

	.dataa(\inst1|adc_mega_0|ADC_CTRL|currState.waitState~q ),
	.datab(gnd),
	.datac(\inst1|adc_mega_0|go~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|always8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|always8~0 .lut_mask = 16'hA0A0;
defparam \inst1|adc_mega_0|ADC_CTRL|always8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N2
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg[4]~1 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg[4]~1_combout  = (\inst1|adc_mega_0|ADC_CTRL|currState.pauseState~q ) # ((\inst1|adc_mega_0|ADC_CTRL|always8~0_combout ) # ((!\inst1|adc_mega_0|ADC_CTRL|Equal1~2_combout  & !\inst1|adc_mega_0|ADC_CTRL|sclk~q )))

	.dataa(\inst1|adc_mega_0|ADC_CTRL|Equal1~2_combout ),
	.datab(\inst1|adc_mega_0|ADC_CTRL|currState.pauseState~q ),
	.datac(\inst1|adc_mega_0|ADC_CTRL|sclk~q ),
	.datad(\inst1|adc_mega_0|ADC_CTRL|always8~0_combout ),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg[4]~1 .lut_mask = 16'hFFCD;
defparam \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N21
dffeas \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg[3] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N18
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~2 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~2_combout  = (\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg [3] & (!\inst1|adc_mega_0|ADC_CTRL|currState.pauseState~q  & ((!\inst1|adc_mega_0|go~q ) # (!\inst1|adc_mega_0|ADC_CTRL|currState.waitState~q ))))

	.dataa(\inst1|adc_mega_0|ADC_CTRL|currState.waitState~q ),
	.datab(\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg [3]),
	.datac(\inst1|adc_mega_0|go~q ),
	.datad(\inst1|adc_mega_0|ADC_CTRL|currState.pauseState~q ),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~2 .lut_mask = 16'h004C;
defparam \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N19
dffeas \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg[4] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N16
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~0 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~0_combout  = (\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg [4] & (!\inst1|adc_mega_0|ADC_CTRL|currState.pauseState~q  & ((!\inst1|adc_mega_0|go~q ) # (!\inst1|adc_mega_0|ADC_CTRL|currState.waitState~q ))))

	.dataa(\inst1|adc_mega_0|ADC_CTRL|currState.waitState~q ),
	.datab(\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg [4]),
	.datac(\inst1|adc_mega_0|go~q ),
	.datad(\inst1|adc_mega_0|ADC_CTRL|currState.pauseState~q ),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~0 .lut_mask = 16'h004C;
defparam \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N17
dffeas \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|addr_shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg[5] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|addr_shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N15
cycloneive_io_ibuf \Sensor_Frente~input (
	.i(Sensor_Frente),
	.ibar(gnd),
	.o(\Sensor_Frente~input_o ));
// synopsys translate_off
defparam \Sensor_Frente~input .bus_hold = "false";
defparam \Sensor_Frente~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N0
cycloneive_lcell_comb \inst7|count[0]~32 (
// Equation(s):
// \inst7|count[0]~32_combout  = \inst7|count [0] $ (VCC)
// \inst7|count[0]~33  = CARRY(\inst7|count [0])

	.dataa(gnd),
	.datab(\inst7|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst7|count[0]~32_combout ),
	.cout(\inst7|count[0]~33 ));
// synopsys translate_off
defparam \inst7|count[0]~32 .lut_mask = 16'h33CC;
defparam \inst7|count[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N14
cycloneive_lcell_comb \inst5|hab_cont~0 (
// Equation(s):
// \inst5|hab_cont~0_combout  = (!\areset~input_o ) # (!\inst5|fstate.idle~q )

	.dataa(gnd),
	.datab(\inst5|fstate.idle~q ),
	.datac(\areset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|hab_cont~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|hab_cont~0 .lut_mask = 16'h3F3F;
defparam \inst5|hab_cont~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y3_N1
dffeas \inst7|count[0] (
	.clk(\inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|count[0]~32_combout ),
	.asdata(vcc),
	.clrn(\areset~input_o ),
	.aload(gnd),
	.sclr(\inst5|hab_cont~0_combout ),
	.sload(gnd),
	.ena(\inst7|fin_contador~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|count[0] .is_wysiwyg = "true";
defparam \inst7|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N2
cycloneive_lcell_comb \inst7|count[1]~34 (
// Equation(s):
// \inst7|count[1]~34_combout  = (\inst7|count [1] & (!\inst7|count[0]~33 )) # (!\inst7|count [1] & ((\inst7|count[0]~33 ) # (GND)))
// \inst7|count[1]~35  = CARRY((!\inst7|count[0]~33 ) # (!\inst7|count [1]))

	.dataa(gnd),
	.datab(\inst7|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|count[0]~33 ),
	.combout(\inst7|count[1]~34_combout ),
	.cout(\inst7|count[1]~35 ));
// synopsys translate_off
defparam \inst7|count[1]~34 .lut_mask = 16'h3C3F;
defparam \inst7|count[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y3_N3
dffeas \inst7|count[1] (
	.clk(\inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|count[1]~34_combout ),
	.asdata(vcc),
	.clrn(\areset~input_o ),
	.aload(gnd),
	.sclr(\inst5|hab_cont~0_combout ),
	.sload(gnd),
	.ena(\inst7|fin_contador~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|count[1] .is_wysiwyg = "true";
defparam \inst7|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N4
cycloneive_lcell_comb \inst7|count[2]~36 (
// Equation(s):
// \inst7|count[2]~36_combout  = (\inst7|count [2] & (\inst7|count[1]~35  $ (GND))) # (!\inst7|count [2] & (!\inst7|count[1]~35  & VCC))
// \inst7|count[2]~37  = CARRY((\inst7|count [2] & !\inst7|count[1]~35 ))

	.dataa(gnd),
	.datab(\inst7|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|count[1]~35 ),
	.combout(\inst7|count[2]~36_combout ),
	.cout(\inst7|count[2]~37 ));
// synopsys translate_off
defparam \inst7|count[2]~36 .lut_mask = 16'hC30C;
defparam \inst7|count[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y3_N5
dffeas \inst7|count[2] (
	.clk(\inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|count[2]~36_combout ),
	.asdata(vcc),
	.clrn(\areset~input_o ),
	.aload(gnd),
	.sclr(\inst5|hab_cont~0_combout ),
	.sload(gnd),
	.ena(\inst7|fin_contador~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|count[2] .is_wysiwyg = "true";
defparam \inst7|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N8
cycloneive_lcell_comb \inst7|count[4]~40 (
// Equation(s):
// \inst7|count[4]~40_combout  = (\inst7|count [4] & (\inst7|count[3]~39  $ (GND))) # (!\inst7|count [4] & (!\inst7|count[3]~39  & VCC))
// \inst7|count[4]~41  = CARRY((\inst7|count [4] & !\inst7|count[3]~39 ))

	.dataa(gnd),
	.datab(\inst7|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|count[3]~39 ),
	.combout(\inst7|count[4]~40_combout ),
	.cout(\inst7|count[4]~41 ));
// synopsys translate_off
defparam \inst7|count[4]~40 .lut_mask = 16'hC30C;
defparam \inst7|count[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y3_N9
dffeas \inst7|count[4] (
	.clk(\inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|count[4]~40_combout ),
	.asdata(vcc),
	.clrn(\areset~input_o ),
	.aload(gnd),
	.sclr(\inst5|hab_cont~0_combout ),
	.sload(gnd),
	.ena(\inst7|fin_contador~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|count[4] .is_wysiwyg = "true";
defparam \inst7|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N14
cycloneive_lcell_comb \inst7|count[7]~46 (
// Equation(s):
// \inst7|count[7]~46_combout  = (\inst7|count [7] & (!\inst7|count[6]~45 )) # (!\inst7|count [7] & ((\inst7|count[6]~45 ) # (GND)))
// \inst7|count[7]~47  = CARRY((!\inst7|count[6]~45 ) # (!\inst7|count [7]))

	.dataa(gnd),
	.datab(\inst7|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|count[6]~45 ),
	.combout(\inst7|count[7]~46_combout ),
	.cout(\inst7|count[7]~47 ));
// synopsys translate_off
defparam \inst7|count[7]~46 .lut_mask = 16'h3C3F;
defparam \inst7|count[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y3_N15
dffeas \inst7|count[7] (
	.clk(\inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|count[7]~46_combout ),
	.asdata(vcc),
	.clrn(\areset~input_o ),
	.aload(gnd),
	.sclr(\inst5|hab_cont~0_combout ),
	.sload(gnd),
	.ena(\inst7|fin_contador~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|count[7] .is_wysiwyg = "true";
defparam \inst7|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N16
cycloneive_lcell_comb \inst7|count[8]~48 (
// Equation(s):
// \inst7|count[8]~48_combout  = (\inst7|count [8] & (\inst7|count[7]~47  $ (GND))) # (!\inst7|count [8] & (!\inst7|count[7]~47  & VCC))
// \inst7|count[8]~49  = CARRY((\inst7|count [8] & !\inst7|count[7]~47 ))

	.dataa(gnd),
	.datab(\inst7|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|count[7]~47 ),
	.combout(\inst7|count[8]~48_combout ),
	.cout(\inst7|count[8]~49 ));
// synopsys translate_off
defparam \inst7|count[8]~48 .lut_mask = 16'hC30C;
defparam \inst7|count[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y3_N17
dffeas \inst7|count[8] (
	.clk(\inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|count[8]~48_combout ),
	.asdata(vcc),
	.clrn(\areset~input_o ),
	.aload(gnd),
	.sclr(\inst5|hab_cont~0_combout ),
	.sload(gnd),
	.ena(\inst7|fin_contador~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|count[8] .is_wysiwyg = "true";
defparam \inst7|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N18
cycloneive_lcell_comb \inst7|count[9]~50 (
// Equation(s):
// \inst7|count[9]~50_combout  = (\inst7|count [9] & (!\inst7|count[8]~49 )) # (!\inst7|count [9] & ((\inst7|count[8]~49 ) # (GND)))
// \inst7|count[9]~51  = CARRY((!\inst7|count[8]~49 ) # (!\inst7|count [9]))

	.dataa(gnd),
	.datab(\inst7|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|count[8]~49 ),
	.combout(\inst7|count[9]~50_combout ),
	.cout(\inst7|count[9]~51 ));
// synopsys translate_off
defparam \inst7|count[9]~50 .lut_mask = 16'h3C3F;
defparam \inst7|count[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y3_N19
dffeas \inst7|count[9] (
	.clk(\inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|count[9]~50_combout ),
	.asdata(vcc),
	.clrn(\areset~input_o ),
	.aload(gnd),
	.sclr(\inst5|hab_cont~0_combout ),
	.sload(gnd),
	.ena(\inst7|fin_contador~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|count[9] .is_wysiwyg = "true";
defparam \inst7|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N20
cycloneive_lcell_comb \inst7|count[10]~52 (
// Equation(s):
// \inst7|count[10]~52_combout  = (\inst7|count [10] & (\inst7|count[9]~51  $ (GND))) # (!\inst7|count [10] & (!\inst7|count[9]~51  & VCC))
// \inst7|count[10]~53  = CARRY((\inst7|count [10] & !\inst7|count[9]~51 ))

	.dataa(gnd),
	.datab(\inst7|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|count[9]~51 ),
	.combout(\inst7|count[10]~52_combout ),
	.cout(\inst7|count[10]~53 ));
// synopsys translate_off
defparam \inst7|count[10]~52 .lut_mask = 16'hC30C;
defparam \inst7|count[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y3_N21
dffeas \inst7|count[10] (
	.clk(\inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|count[10]~52_combout ),
	.asdata(vcc),
	.clrn(\areset~input_o ),
	.aload(gnd),
	.sclr(\inst5|hab_cont~0_combout ),
	.sload(gnd),
	.ena(\inst7|fin_contador~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|count[10] .is_wysiwyg = "true";
defparam \inst7|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N24
cycloneive_lcell_comb \inst7|count[12]~56 (
// Equation(s):
// \inst7|count[12]~56_combout  = (\inst7|count [12] & (\inst7|count[11]~55  $ (GND))) # (!\inst7|count [12] & (!\inst7|count[11]~55  & VCC))
// \inst7|count[12]~57  = CARRY((\inst7|count [12] & !\inst7|count[11]~55 ))

	.dataa(gnd),
	.datab(\inst7|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|count[11]~55 ),
	.combout(\inst7|count[12]~56_combout ),
	.cout(\inst7|count[12]~57 ));
// synopsys translate_off
defparam \inst7|count[12]~56 .lut_mask = 16'hC30C;
defparam \inst7|count[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y3_N25
dffeas \inst7|count[12] (
	.clk(\inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|count[12]~56_combout ),
	.asdata(vcc),
	.clrn(\areset~input_o ),
	.aload(gnd),
	.sclr(\inst5|hab_cont~0_combout ),
	.sload(gnd),
	.ena(\inst7|fin_contador~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|count[12] .is_wysiwyg = "true";
defparam \inst7|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y3_N28
cycloneive_lcell_comb \inst7|count[14]~60 (
// Equation(s):
// \inst7|count[14]~60_combout  = (\inst7|count [14] & (\inst7|count[13]~59  $ (GND))) # (!\inst7|count [14] & (!\inst7|count[13]~59  & VCC))
// \inst7|count[14]~61  = CARRY((\inst7|count [14] & !\inst7|count[13]~59 ))

	.dataa(gnd),
	.datab(\inst7|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|count[13]~59 ),
	.combout(\inst7|count[14]~60_combout ),
	.cout(\inst7|count[14]~61 ));
// synopsys translate_off
defparam \inst7|count[14]~60 .lut_mask = 16'hC30C;
defparam \inst7|count[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y3_N29
dffeas \inst7|count[14] (
	.clk(\inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|count[14]~60_combout ),
	.asdata(vcc),
	.clrn(\areset~input_o ),
	.aload(gnd),
	.sclr(\inst5|hab_cont~0_combout ),
	.sload(gnd),
	.ena(\inst7|fin_contador~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|count[14] .is_wysiwyg = "true";
defparam \inst7|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N0
cycloneive_lcell_comb \inst7|count[16]~64 (
// Equation(s):
// \inst7|count[16]~64_combout  = (\inst7|count [16] & (\inst7|count[15]~63  $ (GND))) # (!\inst7|count [16] & (!\inst7|count[15]~63  & VCC))
// \inst7|count[16]~65  = CARRY((\inst7|count [16] & !\inst7|count[15]~63 ))

	.dataa(gnd),
	.datab(\inst7|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|count[15]~63 ),
	.combout(\inst7|count[16]~64_combout ),
	.cout(\inst7|count[16]~65 ));
// synopsys translate_off
defparam \inst7|count[16]~64 .lut_mask = 16'hC30C;
defparam \inst7|count[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y2_N1
dffeas \inst7|count[16] (
	.clk(\inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|count[16]~64_combout ),
	.asdata(vcc),
	.clrn(\areset~input_o ),
	.aload(gnd),
	.sclr(\inst5|hab_cont~0_combout ),
	.sload(gnd),
	.ena(\inst7|fin_contador~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|count[16] .is_wysiwyg = "true";
defparam \inst7|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N2
cycloneive_lcell_comb \inst7|count[17]~66 (
// Equation(s):
// \inst7|count[17]~66_combout  = (\inst7|count [17] & (!\inst7|count[16]~65 )) # (!\inst7|count [17] & ((\inst7|count[16]~65 ) # (GND)))
// \inst7|count[17]~67  = CARRY((!\inst7|count[16]~65 ) # (!\inst7|count [17]))

	.dataa(gnd),
	.datab(\inst7|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|count[16]~65 ),
	.combout(\inst7|count[17]~66_combout ),
	.cout(\inst7|count[17]~67 ));
// synopsys translate_off
defparam \inst7|count[17]~66 .lut_mask = 16'h3C3F;
defparam \inst7|count[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y2_N3
dffeas \inst7|count[17] (
	.clk(\inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|count[17]~66_combout ),
	.asdata(vcc),
	.clrn(\areset~input_o ),
	.aload(gnd),
	.sclr(\inst5|hab_cont~0_combout ),
	.sload(gnd),
	.ena(\inst7|fin_contador~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|count[17] .is_wysiwyg = "true";
defparam \inst7|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N4
cycloneive_lcell_comb \inst7|count[18]~68 (
// Equation(s):
// \inst7|count[18]~68_combout  = (\inst7|count [18] & (\inst7|count[17]~67  $ (GND))) # (!\inst7|count [18] & (!\inst7|count[17]~67  & VCC))
// \inst7|count[18]~69  = CARRY((\inst7|count [18] & !\inst7|count[17]~67 ))

	.dataa(gnd),
	.datab(\inst7|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|count[17]~67 ),
	.combout(\inst7|count[18]~68_combout ),
	.cout(\inst7|count[18]~69 ));
// synopsys translate_off
defparam \inst7|count[18]~68 .lut_mask = 16'hC30C;
defparam \inst7|count[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y2_N5
dffeas \inst7|count[18] (
	.clk(\inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|count[18]~68_combout ),
	.asdata(vcc),
	.clrn(\areset~input_o ),
	.aload(gnd),
	.sclr(\inst5|hab_cont~0_combout ),
	.sload(gnd),
	.ena(\inst7|fin_contador~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|count[18] .is_wysiwyg = "true";
defparam \inst7|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N8
cycloneive_lcell_comb \inst7|count[20]~72 (
// Equation(s):
// \inst7|count[20]~72_combout  = (\inst7|count [20] & (\inst7|count[19]~71  $ (GND))) # (!\inst7|count [20] & (!\inst7|count[19]~71  & VCC))
// \inst7|count[20]~73  = CARRY((\inst7|count [20] & !\inst7|count[19]~71 ))

	.dataa(gnd),
	.datab(\inst7|count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|count[19]~71 ),
	.combout(\inst7|count[20]~72_combout ),
	.cout(\inst7|count[20]~73 ));
// synopsys translate_off
defparam \inst7|count[20]~72 .lut_mask = 16'hC30C;
defparam \inst7|count[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y2_N9
dffeas \inst7|count[20] (
	.clk(\inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|count[20]~72_combout ),
	.asdata(vcc),
	.clrn(\areset~input_o ),
	.aload(gnd),
	.sclr(\inst5|hab_cont~0_combout ),
	.sload(gnd),
	.ena(\inst7|fin_contador~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|count[20] .is_wysiwyg = "true";
defparam \inst7|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N14
cycloneive_lcell_comb \inst7|count[23]~78 (
// Equation(s):
// \inst7|count[23]~78_combout  = (\inst7|count [23] & (!\inst7|count[22]~77 )) # (!\inst7|count [23] & ((\inst7|count[22]~77 ) # (GND)))
// \inst7|count[23]~79  = CARRY((!\inst7|count[22]~77 ) # (!\inst7|count [23]))

	.dataa(gnd),
	.datab(\inst7|count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|count[22]~77 ),
	.combout(\inst7|count[23]~78_combout ),
	.cout(\inst7|count[23]~79 ));
// synopsys translate_off
defparam \inst7|count[23]~78 .lut_mask = 16'h3C3F;
defparam \inst7|count[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y2_N15
dffeas \inst7|count[23] (
	.clk(\inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|count[23]~78_combout ),
	.asdata(vcc),
	.clrn(\areset~input_o ),
	.aload(gnd),
	.sclr(\inst5|hab_cont~0_combout ),
	.sload(gnd),
	.ena(\inst7|fin_contador~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|count[23] .is_wysiwyg = "true";
defparam \inst7|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N16
cycloneive_lcell_comb \inst7|count[24]~80 (
// Equation(s):
// \inst7|count[24]~80_combout  = (\inst7|count [24] & (\inst7|count[23]~79  $ (GND))) # (!\inst7|count [24] & (!\inst7|count[23]~79  & VCC))
// \inst7|count[24]~81  = CARRY((\inst7|count [24] & !\inst7|count[23]~79 ))

	.dataa(gnd),
	.datab(\inst7|count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|count[23]~79 ),
	.combout(\inst7|count[24]~80_combout ),
	.cout(\inst7|count[24]~81 ));
// synopsys translate_off
defparam \inst7|count[24]~80 .lut_mask = 16'hC30C;
defparam \inst7|count[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y2_N17
dffeas \inst7|count[24] (
	.clk(\inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|count[24]~80_combout ),
	.asdata(vcc),
	.clrn(\areset~input_o ),
	.aload(gnd),
	.sclr(\inst5|hab_cont~0_combout ),
	.sload(gnd),
	.ena(\inst7|fin_contador~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|count[24] .is_wysiwyg = "true";
defparam \inst7|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N18
cycloneive_lcell_comb \inst7|count[25]~82 (
// Equation(s):
// \inst7|count[25]~82_combout  = (\inst7|count [25] & (!\inst7|count[24]~81 )) # (!\inst7|count [25] & ((\inst7|count[24]~81 ) # (GND)))
// \inst7|count[25]~83  = CARRY((!\inst7|count[24]~81 ) # (!\inst7|count [25]))

	.dataa(gnd),
	.datab(\inst7|count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|count[24]~81 ),
	.combout(\inst7|count[25]~82_combout ),
	.cout(\inst7|count[25]~83 ));
// synopsys translate_off
defparam \inst7|count[25]~82 .lut_mask = 16'h3C3F;
defparam \inst7|count[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y2_N19
dffeas \inst7|count[25] (
	.clk(\inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|count[25]~82_combout ),
	.asdata(vcc),
	.clrn(\areset~input_o ),
	.aload(gnd),
	.sclr(\inst5|hab_cont~0_combout ),
	.sload(gnd),
	.ena(\inst7|fin_contador~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|count[25] .is_wysiwyg = "true";
defparam \inst7|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N20
cycloneive_lcell_comb \inst7|count[26]~84 (
// Equation(s):
// \inst7|count[26]~84_combout  = (\inst7|count [26] & (\inst7|count[25]~83  $ (GND))) # (!\inst7|count [26] & (!\inst7|count[25]~83  & VCC))
// \inst7|count[26]~85  = CARRY((\inst7|count [26] & !\inst7|count[25]~83 ))

	.dataa(gnd),
	.datab(\inst7|count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|count[25]~83 ),
	.combout(\inst7|count[26]~84_combout ),
	.cout(\inst7|count[26]~85 ));
// synopsys translate_off
defparam \inst7|count[26]~84 .lut_mask = 16'hC30C;
defparam \inst7|count[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y2_N21
dffeas \inst7|count[26] (
	.clk(\inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|count[26]~84_combout ),
	.asdata(vcc),
	.clrn(\areset~input_o ),
	.aload(gnd),
	.sclr(\inst5|hab_cont~0_combout ),
	.sload(gnd),
	.ena(\inst7|fin_contador~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|count[26] .is_wysiwyg = "true";
defparam \inst7|count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N24
cycloneive_lcell_comb \inst7|count[28]~88 (
// Equation(s):
// \inst7|count[28]~88_combout  = (\inst7|count [28] & (\inst7|count[27]~87  $ (GND))) # (!\inst7|count [28] & (!\inst7|count[27]~87  & VCC))
// \inst7|count[28]~89  = CARRY((\inst7|count [28] & !\inst7|count[27]~87 ))

	.dataa(gnd),
	.datab(\inst7|count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|count[27]~87 ),
	.combout(\inst7|count[28]~88_combout ),
	.cout(\inst7|count[28]~89 ));
// synopsys translate_off
defparam \inst7|count[28]~88 .lut_mask = 16'hC30C;
defparam \inst7|count[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y2_N25
dffeas \inst7|count[28] (
	.clk(\inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|count[28]~88_combout ),
	.asdata(vcc),
	.clrn(\areset~input_o ),
	.aload(gnd),
	.sclr(\inst5|hab_cont~0_combout ),
	.sload(gnd),
	.ena(\inst7|fin_contador~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|count[28] .is_wysiwyg = "true";
defparam \inst7|count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N28
cycloneive_lcell_comb \inst7|count[30]~92 (
// Equation(s):
// \inst7|count[30]~92_combout  = (\inst7|count [30] & (\inst7|count[29]~91  $ (GND))) # (!\inst7|count [30] & (!\inst7|count[29]~91  & VCC))
// \inst7|count[30]~93  = CARRY((\inst7|count [30] & !\inst7|count[29]~91 ))

	.dataa(gnd),
	.datab(\inst7|count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst7|count[29]~91 ),
	.combout(\inst7|count[30]~92_combout ),
	.cout(\inst7|count[30]~93 ));
// synopsys translate_off
defparam \inst7|count[30]~92 .lut_mask = 16'hC30C;
defparam \inst7|count[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y2_N29
dffeas \inst7|count[30] (
	.clk(\inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|count[30]~92_combout ),
	.asdata(vcc),
	.clrn(\areset~input_o ),
	.aload(gnd),
	.sclr(\inst5|hab_cont~0_combout ),
	.sload(gnd),
	.ena(\inst7|fin_contador~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|count[30] .is_wysiwyg = "true";
defparam \inst7|count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y2_N30
cycloneive_lcell_comb \inst7|count[31]~94 (
// Equation(s):
// \inst7|count[31]~94_combout  = \inst7|count [31] $ (\inst7|count[30]~93 )

	.dataa(\inst7|count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst7|count[30]~93 ),
	.combout(\inst7|count[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|count[31]~94 .lut_mask = 16'h5A5A;
defparam \inst7|count[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y2_N31
dffeas \inst7|count[31] (
	.clk(\inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|count[31]~94_combout ),
	.asdata(vcc),
	.clrn(\areset~input_o ),
	.aload(gnd),
	.sclr(\inst5|hab_cont~0_combout ),
	.sload(gnd),
	.ena(\inst7|fin_contador~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|count[31] .is_wysiwyg = "true";
defparam \inst7|count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N4
cycloneive_lcell_comb \inst7|fin_contador~0 (
// Equation(s):
// \inst7|fin_contador~0_combout  = (\inst7|LessThan0~8_combout ) # ((\inst7|count [31]) # ((!\inst5|fstate.idle~q ) # (!\areset~input_o )))

	.dataa(\inst7|LessThan0~8_combout ),
	.datab(\inst7|count [31]),
	.datac(\areset~input_o ),
	.datad(\inst5|fstate.idle~q ),
	.cin(gnd),
	.combout(\inst7|fin_contador~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|fin_contador~0 .lut_mask = 16'hEFFF;
defparam \inst7|fin_contador~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N6
cycloneive_lcell_comb \inst7|fin_contador~1 (
// Equation(s):
// \inst7|fin_contador~1_combout  = !\inst7|fin_contador~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst7|fin_contador~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst7|fin_contador~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|fin_contador~1 .lut_mask = 16'h0F0F;
defparam \inst7|fin_contador~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y2_N7
dffeas \inst7|fin_contador (
	.clk(\inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst7|fin_contador~1_combout ),
	.asdata(vcc),
	.clrn(\areset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|fin_contador~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|fin_contador .is_wysiwyg = "true";
defparam \inst7|fin_contador .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N0
cycloneive_lcell_comb \inst10|reg_fstate~0 (
// Equation(s):
// \inst10|reg_fstate~0_combout  = (\inst10|fstate~q  & ((!\inst7|fin_contador~q ))) # (!\inst10|fstate~q  & (!\Sensor_Frente~input_o ))

	.dataa(gnd),
	.datab(\Sensor_Frente~input_o ),
	.datac(\inst10|fstate~q ),
	.datad(\inst7|fin_contador~q ),
	.cin(gnd),
	.combout(\inst10|reg_fstate~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|reg_fstate~0 .lut_mask = 16'h03F3;
defparam \inst10|reg_fstate~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y2_N1
dffeas \inst10|fstate (
	.clk(\inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst10|reg_fstate~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\areset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|fstate~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|fstate .is_wysiwyg = "true";
defparam \inst10|fstate .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N20
cycloneive_lcell_comb \inst5|Selector0~0 (
// Equation(s):
// \inst5|Selector0~0_combout  = (\areset~input_o  & (\inst10|fstate~q  & ((!\inst5|fstate.idle~q ) # (!\inst7|fin_contador~q ))))

	.dataa(\inst7|fin_contador~q ),
	.datab(\areset~input_o ),
	.datac(\inst5|fstate.idle~q ),
	.datad(\inst10|fstate~q ),
	.cin(gnd),
	.combout(\inst5|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Selector0~0 .lut_mask = 16'h4C00;
defparam \inst5|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y2_N21
dffeas \inst5|fstate.idle (
	.clk(\inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|fstate.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|fstate.idle .is_wysiwyg = "true";
defparam \inst5|fstate.idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N18
cycloneive_lcell_comb \inst10|Girar~0 (
// Equation(s):
// \inst10|Girar~0_combout  = (\inst10|fstate~q  & \areset~input_o )

	.dataa(gnd),
	.datab(\inst10|fstate~q ),
	.datac(\areset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst10|Girar~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|Girar~0 .lut_mask = 16'hC0C0;
defparam \inst10|Girar~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N2
cycloneive_lcell_comb \inst5|reg_fstate.giro_izq~0 (
// Equation(s):
// \inst5|reg_fstate.giro_izq~0_combout  = (\inst10|Girar~0_combout  & (((!\inst7|fin_contador~q  & \inst5|fstate.giro_izq~q )) # (!\inst5|fstate.idle~q )))

	.dataa(\inst7|fin_contador~q ),
	.datab(\inst5|fstate.idle~q ),
	.datac(\inst5|fstate.giro_izq~q ),
	.datad(\inst10|Girar~0_combout ),
	.cin(gnd),
	.combout(\inst5|reg_fstate.giro_izq~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|reg_fstate.giro_izq~0 .lut_mask = 16'h7300;
defparam \inst5|reg_fstate.giro_izq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y2_N3
dffeas \inst5|fstate.giro_izq (
	.clk(\inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst5|reg_fstate.giro_izq~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|fstate.giro_izq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|fstate.giro_izq .is_wysiwyg = "true";
defparam \inst5|fstate.giro_izq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N12
cycloneive_lcell_comb \inst5|M1I~0 (
// Equation(s):
// \inst5|M1I~0_combout  = (\inst5|fstate.giro_izq~q  & \areset~input_o )

	.dataa(gnd),
	.datab(\inst5|fstate.giro_izq~q ),
	.datac(\areset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|M1I~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|M1I~0 .lut_mask = 16'hC0C0;
defparam \inst5|M1I~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N1
cycloneive_io_ibuf \ADC_DOUT~input (
	.i(ADC_DOUT),
	.ibar(gnd),
	.o(\ADC_DOUT~input_o ));
// synopsys translate_off
defparam \ADC_DOUT~input .bus_hold = "false";
defparam \ADC_DOUT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X46_Y13_N22
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|always7~0 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|always7~0_combout  = (\inst1|adc_mega_0|ADC_CTRL|always5~1_combout  & ((!\inst1|adc_mega_0|ADC_CTRL|sclk_counter [3]) # (!\inst1|adc_mega_0|ADC_CTRL|always5~0_combout )))

	.dataa(gnd),
	.datab(\inst1|adc_mega_0|ADC_CTRL|always5~1_combout ),
	.datac(\inst1|adc_mega_0|ADC_CTRL|always5~0_combout ),
	.datad(\inst1|adc_mega_0|ADC_CTRL|sclk_counter [3]),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|always7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|always7~0 .lut_mask = 16'h0CCC;
defparam \inst1|adc_mega_0|ADC_CTRL|always7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y13_N13
dffeas \inst1|adc_mega_0|ADC_CTRL|shift_reg[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC_DOUT~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|adc_mega_0|ADC_CTRL|always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|shift_reg[0] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y13_N26
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|shift_reg[1]~feeder (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|shift_reg[1]~feeder_combout  = \inst1|adc_mega_0|ADC_CTRL|shift_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|adc_mega_0|ADC_CTRL|shift_reg [0]),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \inst1|adc_mega_0|ADC_CTRL|shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y13_N27
dffeas \inst1|adc_mega_0|ADC_CTRL|shift_reg[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|ADC_CTRL|shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|ADC_CTRL|always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|shift_reg[1] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N14
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|Decoder0~1 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|Decoder0~1_combout  = (\inst1|adc_mega_0|ADC_CTRL|always5~3_combout  & (!\inst1|adc_mega_0|ADC_CTRL|address [1] & (!\inst1|adc_mega_0|ADC_CTRL|address [2] & \inst1|adc_mega_0|ADC_CTRL|address [0])))

	.dataa(\inst1|adc_mega_0|ADC_CTRL|always5~3_combout ),
	.datab(\inst1|adc_mega_0|ADC_CTRL|address [1]),
	.datac(\inst1|adc_mega_0|ADC_CTRL|address [2]),
	.datad(\inst1|adc_mega_0|ADC_CTRL|address [0]),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|Decoder0~1 .lut_mask = 16'h0200;
defparam \inst1|adc_mega_0|ADC_CTRL|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y17_N23
dffeas \inst1|adc_mega_0|ADC_CTRL|reading0[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|adc_mega_0|ADC_CTRL|shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|adc_mega_0|ADC_CTRL|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|reading0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|reading0[2] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|reading0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N0
cycloneive_lcell_comb \inst1|adc_mega_0|CH0~4 (
// Equation(s):
// \inst1|adc_mega_0|CH0~4_combout  = (\inst1|adc_mega_0|ADC_CTRL|reading0 [2] & \areset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|adc_mega_0|ADC_CTRL|reading0 [2]),
	.datad(\areset~input_o ),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|CH0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|CH0~4 .lut_mask = 16'hF000;
defparam \inst1|adc_mega_0|CH0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y16_N1
dffeas \inst1|adc_mega_0|CH0[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|CH0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|CH0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|CH0[2] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|CH0[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y13_N19
dffeas \inst1|adc_mega_0|ADC_CTRL|shift_reg[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|adc_mega_0|ADC_CTRL|shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|adc_mega_0|ADC_CTRL|always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|shift_reg[2] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y13_N28
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|shift_reg[3]~feeder (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|shift_reg[3]~feeder_combout  = \inst1|adc_mega_0|ADC_CTRL|shift_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|adc_mega_0|ADC_CTRL|shift_reg [2]),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \inst1|adc_mega_0|ADC_CTRL|shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y13_N29
dffeas \inst1|adc_mega_0|ADC_CTRL|shift_reg[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|ADC_CTRL|shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|ADC_CTRL|always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|shift_reg[3] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y13_N14
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|shift_reg[4]~feeder (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|shift_reg[4]~feeder_combout  = \inst1|adc_mega_0|ADC_CTRL|shift_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|adc_mega_0|ADC_CTRL|shift_reg [3]),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|shift_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|shift_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \inst1|adc_mega_0|ADC_CTRL|shift_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y13_N15
dffeas \inst1|adc_mega_0|ADC_CTRL|shift_reg[4] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|ADC_CTRL|shift_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|ADC_CTRL|always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|shift_reg[4] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y13_N9
dffeas \inst1|adc_mega_0|ADC_CTRL|shift_reg[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|adc_mega_0|ADC_CTRL|shift_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|adc_mega_0|ADC_CTRL|always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|shift_reg[5] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y13_N25
dffeas \inst1|adc_mega_0|ADC_CTRL|shift_reg[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|adc_mega_0|ADC_CTRL|shift_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|adc_mega_0|ADC_CTRL|always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|shift_reg[6] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N28
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|reading0[7]~feeder (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|reading0[7]~feeder_combout  = \inst1|adc_mega_0|ADC_CTRL|shift_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|adc_mega_0|ADC_CTRL|shift_reg [6]),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|reading0[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|reading0[7]~feeder .lut_mask = 16'hFF00;
defparam \inst1|adc_mega_0|ADC_CTRL|reading0[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y17_N29
dffeas \inst1|adc_mega_0|ADC_CTRL|reading0[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|ADC_CTRL|reading0[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|ADC_CTRL|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|reading0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|reading0[7] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|reading0[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N20
cycloneive_lcell_comb \inst1|adc_mega_0|CH0~11 (
// Equation(s):
// \inst1|adc_mega_0|CH0~11_combout  = (\inst1|adc_mega_0|ADC_CTRL|reading0 [7] & \areset~input_o )

	.dataa(gnd),
	.datab(\inst1|adc_mega_0|ADC_CTRL|reading0 [7]),
	.datac(gnd),
	.datad(\areset~input_o ),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|CH0~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|CH0~11 .lut_mask = 16'hCC00;
defparam \inst1|adc_mega_0|CH0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y16_N21
dffeas \inst1|adc_mega_0|CH0[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|CH0~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|CH0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|CH0[7] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|CH0[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y17_N3
dffeas \inst1|adc_mega_0|ADC_CTRL|reading0[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|adc_mega_0|ADC_CTRL|shift_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|adc_mega_0|ADC_CTRL|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|reading0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|reading0[6] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|reading0[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N26
cycloneive_lcell_comb \inst1|adc_mega_0|CH0~10 (
// Equation(s):
// \inst1|adc_mega_0|CH0~10_combout  = (\inst1|adc_mega_0|ADC_CTRL|reading0 [6] & \areset~input_o )

	.dataa(gnd),
	.datab(\inst1|adc_mega_0|ADC_CTRL|reading0 [6]),
	.datac(gnd),
	.datad(\areset~input_o ),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|CH0~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|CH0~10 .lut_mask = 16'hCC00;
defparam \inst1|adc_mega_0|CH0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y16_N27
dffeas \inst1|adc_mega_0|CH0[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|CH0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|CH0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|CH0[6] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|CH0[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y17_N9
dffeas \inst1|adc_mega_0|ADC_CTRL|reading0[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|adc_mega_0|ADC_CTRL|shift_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|adc_mega_0|ADC_CTRL|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|reading0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|reading0[5] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|reading0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N24
cycloneive_lcell_comb \inst1|adc_mega_0|CH0~9 (
// Equation(s):
// \inst1|adc_mega_0|CH0~9_combout  = (\inst1|adc_mega_0|ADC_CTRL|reading0 [5] & \areset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|adc_mega_0|ADC_CTRL|reading0 [5]),
	.datad(\areset~input_o ),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|CH0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|CH0~9 .lut_mask = 16'hF000;
defparam \inst1|adc_mega_0|CH0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y16_N25
dffeas \inst1|adc_mega_0|CH0[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|CH0~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|CH0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|CH0[5] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|CH0[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N22
cycloneive_lcell_comb \inst6|LessThan0~2 (
// Equation(s):
// \inst6|LessThan0~2_combout  = (\inst1|adc_mega_0|CH0 [4] & (\inst1|adc_mega_0|CH0 [7] & (\inst1|adc_mega_0|CH0 [6] & \inst1|adc_mega_0|CH0 [5])))

	.dataa(\inst1|adc_mega_0|CH0 [4]),
	.datab(\inst1|adc_mega_0|CH0 [7]),
	.datac(\inst1|adc_mega_0|CH0 [6]),
	.datad(\inst1|adc_mega_0|CH0 [5]),
	.cin(gnd),
	.combout(\inst6|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|LessThan0~2 .lut_mask = 16'h8000;
defparam \inst6|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N12
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|reading0[3]~feeder (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|reading0[3]~feeder_combout  = \inst1|adc_mega_0|ADC_CTRL|shift_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|adc_mega_0|ADC_CTRL|shift_reg [2]),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|reading0[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|reading0[3]~feeder .lut_mask = 16'hFF00;
defparam \inst1|adc_mega_0|ADC_CTRL|reading0[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y17_N13
dffeas \inst1|adc_mega_0|ADC_CTRL|reading0[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|ADC_CTRL|reading0[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|ADC_CTRL|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|reading0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|reading0[3] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|reading0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N6
cycloneive_lcell_comb \inst1|adc_mega_0|CH0~3 (
// Equation(s):
// \inst1|adc_mega_0|CH0~3_combout  = (\inst1|adc_mega_0|ADC_CTRL|reading0 [3] & \areset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|adc_mega_0|ADC_CTRL|reading0 [3]),
	.datad(\areset~input_o ),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|CH0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|CH0~3 .lut_mask = 16'hF000;
defparam \inst1|adc_mega_0|CH0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y16_N7
dffeas \inst1|adc_mega_0|CH0[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|CH0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|CH0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|CH0[3] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|CH0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N2
cycloneive_lcell_comb \inst6|LessThan2~0 (
// Equation(s):
// \inst6|LessThan2~0_combout  = (((!\inst1|adc_mega_0|CH0 [2] & !\inst1|adc_mega_0|CH0 [3])) # (!\inst6|LessThan0~2_combout )) # (!\inst1|adc_mega_0|CH0 [8])

	.dataa(\inst1|adc_mega_0|CH0 [8]),
	.datab(\inst1|adc_mega_0|CH0 [2]),
	.datac(\inst6|LessThan0~2_combout ),
	.datad(\inst1|adc_mega_0|CH0 [3]),
	.cin(gnd),
	.combout(\inst6|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|LessThan2~0 .lut_mask = 16'h5F7F;
defparam \inst6|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y13_N6
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|shift_reg[7]~feeder (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|shift_reg[7]~feeder_combout  = \inst1|adc_mega_0|ADC_CTRL|shift_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|adc_mega_0|ADC_CTRL|shift_reg [6]),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|shift_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|shift_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \inst1|adc_mega_0|ADC_CTRL|shift_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y13_N7
dffeas \inst1|adc_mega_0|ADC_CTRL|shift_reg[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|ADC_CTRL|shift_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|ADC_CTRL|always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|shift_reg[7] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y13_N16
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|shift_reg[8]~feeder (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|shift_reg[8]~feeder_combout  = \inst1|adc_mega_0|ADC_CTRL|shift_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|adc_mega_0|ADC_CTRL|shift_reg [7]),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|shift_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|shift_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \inst1|adc_mega_0|ADC_CTRL|shift_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y13_N17
dffeas \inst1|adc_mega_0|ADC_CTRL|shift_reg[8] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|ADC_CTRL|shift_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|ADC_CTRL|always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|shift_reg[8] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y13_N10
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|shift_reg[9]~feeder (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|shift_reg[9]~feeder_combout  = \inst1|adc_mega_0|ADC_CTRL|shift_reg [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|adc_mega_0|ADC_CTRL|shift_reg [8]),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|shift_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|shift_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \inst1|adc_mega_0|ADC_CTRL|shift_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y13_N11
dffeas \inst1|adc_mega_0|ADC_CTRL|shift_reg[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|ADC_CTRL|shift_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|ADC_CTRL|always7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|shift_reg[9] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N18
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|reading0[10]~feeder (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|reading0[10]~feeder_combout  = \inst1|adc_mega_0|ADC_CTRL|shift_reg [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|adc_mega_0|ADC_CTRL|shift_reg [9]),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|reading0[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|reading0[10]~feeder .lut_mask = 16'hFF00;
defparam \inst1|adc_mega_0|ADC_CTRL|reading0[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y17_N19
dffeas \inst1|adc_mega_0|ADC_CTRL|reading0[10] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|ADC_CTRL|reading0[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|ADC_CTRL|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|reading0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|reading0[10] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|reading0[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N18
cycloneive_lcell_comb \inst1|adc_mega_0|CH0~2 (
// Equation(s):
// \inst1|adc_mega_0|CH0~2_combout  = (\inst1|adc_mega_0|ADC_CTRL|reading0 [10] & \areset~input_o )

	.dataa(gnd),
	.datab(\inst1|adc_mega_0|ADC_CTRL|reading0 [10]),
	.datac(gnd),
	.datad(\areset~input_o ),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|CH0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|CH0~2 .lut_mask = 16'hCC00;
defparam \inst1|adc_mega_0|CH0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y16_N19
dffeas \inst1|adc_mega_0|CH0[10] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|CH0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|CH0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|CH0[10] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|CH0[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N24
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|reading0[9]~feeder (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|reading0[9]~feeder_combout  = \inst1|adc_mega_0|ADC_CTRL|shift_reg [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|adc_mega_0|ADC_CTRL|shift_reg [8]),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|reading0[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|reading0[9]~feeder .lut_mask = 16'hFF00;
defparam \inst1|adc_mega_0|ADC_CTRL|reading0[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y17_N25
dffeas \inst1|adc_mega_0|ADC_CTRL|reading0[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|ADC_CTRL|reading0[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|ADC_CTRL|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|reading0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|reading0[9] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|reading0[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N0
cycloneive_lcell_comb \inst1|adc_mega_0|CH0~1 (
// Equation(s):
// \inst1|adc_mega_0|CH0~1_combout  = (\areset~input_o  & \inst1|adc_mega_0|ADC_CTRL|reading0 [9])

	.dataa(\areset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|adc_mega_0|ADC_CTRL|reading0 [9]),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|CH0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|CH0~1 .lut_mask = 16'hAA00;
defparam \inst1|adc_mega_0|CH0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y17_N1
dffeas \inst1|adc_mega_0|CH0[9] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|CH0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|CH0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|CH0[9] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|CH0[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N28
cycloneive_lcell_comb \inst6|LessThan2~1 (
// Equation(s):
// \inst6|LessThan2~1_combout  = (\inst6|LessThan2~0_combout  & (!\inst1|adc_mega_0|CH0 [10] & !\inst1|adc_mega_0|CH0 [9]))

	.dataa(gnd),
	.datab(\inst6|LessThan2~0_combout ),
	.datac(\inst1|adc_mega_0|CH0 [10]),
	.datad(\inst1|adc_mega_0|CH0 [9]),
	.cin(gnd),
	.combout(\inst6|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|LessThan2~1 .lut_mask = 16'h000C;
defparam \inst6|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y2_N16
cycloneive_lcell_comb \inst10|FW~0 (
// Equation(s):
// \inst10|FW~0_combout  = (!\inst10|fstate~q  & \areset~input_o )

	.dataa(gnd),
	.datab(\inst10|fstate~q ),
	.datac(\areset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst10|FW~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|FW~0 .lut_mask = 16'h3030;
defparam \inst10|FW~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y17_N17
dffeas \inst1|adc_mega_0|ADC_CTRL|reading0[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC_DOUT~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|adc_mega_0|ADC_CTRL|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|reading0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|reading0[0] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|reading0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N10
cycloneive_lcell_comb \inst1|adc_mega_0|CH0~5 (
// Equation(s):
// \inst1|adc_mega_0|CH0~5_combout  = (\areset~input_o  & \inst1|adc_mega_0|ADC_CTRL|reading0 [0])

	.dataa(\areset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|adc_mega_0|ADC_CTRL|reading0 [0]),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|CH0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|CH0~5 .lut_mask = 16'hAA00;
defparam \inst1|adc_mega_0|CH0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y17_N11
dffeas \inst1|adc_mega_0|CH0[0] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|CH0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|CH0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|CH0[0] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|CH0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N4
cycloneive_lcell_comb \inst6|LessThan0~1 (
// Equation(s):
// \inst6|LessThan0~1_combout  = (\inst1|adc_mega_0|CH0 [3]) # ((\inst1|adc_mega_0|CH0 [2] & ((\inst1|adc_mega_0|CH0 [1]) # (\inst1|adc_mega_0|CH0 [0]))))

	.dataa(\inst1|adc_mega_0|CH0 [1]),
	.datab(\inst1|adc_mega_0|CH0 [2]),
	.datac(\inst1|adc_mega_0|CH0 [0]),
	.datad(\inst1|adc_mega_0|CH0 [3]),
	.cin(gnd),
	.combout(\inst6|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|LessThan0~1 .lut_mask = 16'hFFC8;
defparam \inst6|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N16
cycloneive_lcell_comb \inst1|adc_mega_0|CH0~0 (
// Equation(s):
// \inst1|adc_mega_0|CH0~0_combout  = (\inst1|adc_mega_0|ADC_CTRL|reading0 [11] & \areset~input_o )

	.dataa(\inst1|adc_mega_0|ADC_CTRL|reading0 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(\areset~input_o ),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|CH0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|CH0~0 .lut_mask = 16'hAA00;
defparam \inst1|adc_mega_0|CH0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y16_N17
dffeas \inst1|adc_mega_0|CH0[11] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|CH0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|CH0 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|CH0[11] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|CH0[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N12
cycloneive_lcell_comb \inst6|LessThan0~0 (
// Equation(s):
// \inst6|LessThan0~0_combout  = (!\inst1|adc_mega_0|CH0 [11] & (!\inst1|adc_mega_0|CH0 [10] & !\inst1|adc_mega_0|CH0 [9]))

	.dataa(gnd),
	.datab(\inst1|adc_mega_0|CH0 [11]),
	.datac(\inst1|adc_mega_0|CH0 [10]),
	.datad(\inst1|adc_mega_0|CH0 [9]),
	.cin(gnd),
	.combout(\inst6|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|LessThan0~0 .lut_mask = 16'h0003;
defparam \inst6|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y16_N8
cycloneive_lcell_comb \inst6|LessThan0~3 (
// Equation(s):
// \inst6|LessThan0~3_combout  = (\inst6|LessThan0~0_combout  & (((!\inst6|LessThan0~2_combout ) # (!\inst6|LessThan0~1_combout )) # (!\inst1|adc_mega_0|CH0 [8])))

	.dataa(\inst1|adc_mega_0|CH0 [8]),
	.datab(\inst6|LessThan0~1_combout ),
	.datac(\inst6|LessThan0~2_combout ),
	.datad(\inst6|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\inst6|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|LessThan0~3 .lut_mask = 16'h7F00;
defparam \inst6|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N14
cycloneive_lcell_comb \inst6|process_0~0 (
// Equation(s):
// \inst6|process_0~0_combout  = (!\inst4|process_1~2_combout  & (\inst6|LessThan2~1_combout  & (\inst10|FW~0_combout  & \inst6|LessThan0~3_combout )))

	.dataa(\inst4|process_1~2_combout ),
	.datab(\inst6|LessThan2~1_combout ),
	.datac(\inst10|FW~0_combout ),
	.datad(\inst6|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\inst6|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|process_0~0 .lut_mask = 16'h4000;
defparam \inst6|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N10
cycloneive_lcell_comb \inst4|reg_fstate.Pared_der~1 (
// Equation(s):
// \inst4|reg_fstate.Pared_der~1_combout  = (\inst4|fstate.Pared_der~q  & (\inst4|reg_fstate.Pared_der~0_combout )) # (!\inst4|fstate.Pared_der~q  & (((\inst6|process_0~0_combout  & \areset~input_o ))))

	.dataa(\inst4|reg_fstate.Pared_der~0_combout ),
	.datab(\inst6|process_0~0_combout ),
	.datac(\inst4|fstate.Pared_der~q ),
	.datad(\areset~input_o ),
	.cin(gnd),
	.combout(\inst4|reg_fstate.Pared_der~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|reg_fstate.Pared_der~1 .lut_mask = 16'hACA0;
defparam \inst4|reg_fstate.Pared_der~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y11_N11
dffeas \inst4|fstate.Pared_der (
	.clk(\inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|reg_fstate.Pared_der~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fstate.Pared_der~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fstate.Pared_der .is_wysiwyg = "true";
defparam \inst4|fstate.Pared_der .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y15_N26
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|reading1[7]~feeder (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|reading1[7]~feeder_combout  = \inst1|adc_mega_0|ADC_CTRL|shift_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|adc_mega_0|ADC_CTRL|shift_reg [6]),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|reading1[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|reading1[7]~feeder .lut_mask = 16'hFF00;
defparam \inst1|adc_mega_0|ADC_CTRL|reading1[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y15_N28
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|Decoder0~0 (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|Decoder0~0_combout  = (\inst1|adc_mega_0|ADC_CTRL|always5~3_combout  & (!\inst1|adc_mega_0|ADC_CTRL|address [2] & (!\inst1|adc_mega_0|ADC_CTRL|address [0] & \inst1|adc_mega_0|ADC_CTRL|address [1])))

	.dataa(\inst1|adc_mega_0|ADC_CTRL|always5~3_combout ),
	.datab(\inst1|adc_mega_0|ADC_CTRL|address [2]),
	.datac(\inst1|adc_mega_0|ADC_CTRL|address [0]),
	.datad(\inst1|adc_mega_0|ADC_CTRL|address [1]),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|Decoder0~0 .lut_mask = 16'h0200;
defparam \inst1|adc_mega_0|ADC_CTRL|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y15_N27
dffeas \inst1|adc_mega_0|ADC_CTRL|reading1[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|ADC_CTRL|reading1[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|ADC_CTRL|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|reading1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|reading1[7] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|reading1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y11_N8
cycloneive_lcell_comb \inst1|adc_mega_0|CH1~0 (
// Equation(s):
// \inst1|adc_mega_0|CH1~0_combout  = (\inst1|adc_mega_0|ADC_CTRL|reading1 [7] & \areset~input_o )

	.dataa(gnd),
	.datab(\inst1|adc_mega_0|ADC_CTRL|reading1 [7]),
	.datac(\areset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|CH1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|CH1~0 .lut_mask = 16'hC0C0;
defparam \inst1|adc_mega_0|CH1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y11_N9
dffeas \inst1|adc_mega_0|CH1[7] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|CH1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|CH1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|CH1[7] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|CH1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y15_N15
dffeas \inst1|adc_mega_0|ADC_CTRL|reading1[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|adc_mega_0|ADC_CTRL|shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|adc_mega_0|ADC_CTRL|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|reading1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|reading1[1] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|reading1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y11_N4
cycloneive_lcell_comb \inst1|adc_mega_0|CH1~6 (
// Equation(s):
// \inst1|adc_mega_0|CH1~6_combout  = (\areset~input_o  & \inst1|adc_mega_0|ADC_CTRL|reading1 [1])

	.dataa(gnd),
	.datab(\areset~input_o ),
	.datac(\inst1|adc_mega_0|ADC_CTRL|reading1 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|CH1~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|CH1~6 .lut_mask = 16'hC0C0;
defparam \inst1|adc_mega_0|CH1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y11_N5
dffeas \inst1|adc_mega_0|CH1[1] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|CH1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|CH1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|CH1[1] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|CH1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y11_N2
cycloneive_lcell_comb \inst1|adc_mega_0|CH1~5 (
// Equation(s):
// \inst1|adc_mega_0|CH1~5_combout  = (\inst1|adc_mega_0|ADC_CTRL|reading1 [2] & \areset~input_o )

	.dataa(\inst1|adc_mega_0|ADC_CTRL|reading1 [2]),
	.datab(gnd),
	.datac(\areset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|CH1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|CH1~5 .lut_mask = 16'hA0A0;
defparam \inst1|adc_mega_0|CH1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y11_N3
dffeas \inst1|adc_mega_0|CH1[2] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|CH1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|CH1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|CH1[2] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|CH1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y11_N24
cycloneive_lcell_comb \inst6|LessThan1~1 (
// Equation(s):
// \inst6|LessThan1~1_combout  = (\inst1|adc_mega_0|CH1 [2]) # ((\inst1|adc_mega_0|CH1 [0] & \inst1|adc_mega_0|CH1 [1]))

	.dataa(\inst1|adc_mega_0|CH1 [0]),
	.datab(\inst1|adc_mega_0|CH1 [1]),
	.datac(gnd),
	.datad(\inst1|adc_mega_0|CH1 [2]),
	.cin(gnd),
	.combout(\inst6|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|LessThan1~1 .lut_mask = 16'hFF88;
defparam \inst6|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y15_N21
dffeas \inst1|adc_mega_0|ADC_CTRL|reading1[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\inst1|adc_mega_0|ADC_CTRL|shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst1|adc_mega_0|ADC_CTRL|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|reading1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|reading1[3] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|reading1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N2
cycloneive_lcell_comb \inst1|adc_mega_0|CH1~1 (
// Equation(s):
// \inst1|adc_mega_0|CH1~1_combout  = (\inst1|adc_mega_0|ADC_CTRL|reading1 [3] & \areset~input_o )

	.dataa(gnd),
	.datab(\inst1|adc_mega_0|ADC_CTRL|reading1 [3]),
	.datac(gnd),
	.datad(\areset~input_o ),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|CH1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|CH1~1 .lut_mask = 16'hCC00;
defparam \inst1|adc_mega_0|CH1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y11_N3
dffeas \inst1|adc_mega_0|CH1[3] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|CH1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|CH1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|CH1[3] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|CH1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y15_N8
cycloneive_lcell_comb \inst1|adc_mega_0|ADC_CTRL|reading1[5]~feeder (
// Equation(s):
// \inst1|adc_mega_0|ADC_CTRL|reading1[5]~feeder_combout  = \inst1|adc_mega_0|ADC_CTRL|shift_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst1|adc_mega_0|ADC_CTRL|shift_reg [4]),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|ADC_CTRL|reading1[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|reading1[5]~feeder .lut_mask = 16'hFF00;
defparam \inst1|adc_mega_0|ADC_CTRL|reading1[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y15_N9
dffeas \inst1|adc_mega_0|ADC_CTRL|reading1[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|ADC_CTRL|reading1[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|ADC_CTRL|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|ADC_CTRL|reading1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|ADC_CTRL|reading1[5] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|ADC_CTRL|reading1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N22
cycloneive_lcell_comb \inst1|adc_mega_0|CH1~3 (
// Equation(s):
// \inst1|adc_mega_0|CH1~3_combout  = (\inst1|adc_mega_0|ADC_CTRL|reading1 [5] & \areset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst1|adc_mega_0|ADC_CTRL|reading1 [5]),
	.datad(\areset~input_o ),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|CH1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|CH1~3 .lut_mask = 16'hF000;
defparam \inst1|adc_mega_0|CH1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y11_N23
dffeas \inst1|adc_mega_0|CH1[5] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|CH1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|CH1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|CH1[5] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|CH1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N0
cycloneive_lcell_comb \inst1|adc_mega_0|CH1~4 (
// Equation(s):
// \inst1|adc_mega_0|CH1~4_combout  = (\inst1|adc_mega_0|ADC_CTRL|reading1 [6] & \areset~input_o )

	.dataa(\inst1|adc_mega_0|ADC_CTRL|reading1 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\areset~input_o ),
	.cin(gnd),
	.combout(\inst1|adc_mega_0|CH1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|adc_mega_0|CH1~4 .lut_mask = 16'hAA00;
defparam \inst1|adc_mega_0|CH1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y11_N1
dffeas \inst1|adc_mega_0|CH1[6] (
	.clk(\inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst1|adc_mega_0|CH1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|adc_mega_0|go~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|adc_mega_0|CH1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|adc_mega_0|CH1[6] .is_wysiwyg = "true";
defparam \inst1|adc_mega_0|CH1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N26
cycloneive_lcell_comb \inst6|LessThan1~0 (
// Equation(s):
// \inst6|LessThan1~0_combout  = (\inst1|adc_mega_0|CH1 [4] & (\inst1|adc_mega_0|CH1 [3] & (\inst1|adc_mega_0|CH1 [5] & \inst1|adc_mega_0|CH1 [6])))

	.dataa(\inst1|adc_mega_0|CH1 [4]),
	.datab(\inst1|adc_mega_0|CH1 [3]),
	.datac(\inst1|adc_mega_0|CH1 [5]),
	.datad(\inst1|adc_mega_0|CH1 [6]),
	.cin(gnd),
	.combout(\inst6|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|LessThan1~0 .lut_mask = 16'h8000;
defparam \inst6|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y11_N26
cycloneive_lcell_comb \inst4|process_1~2 (
// Equation(s):
// \inst4|process_1~2_combout  = (\inst4|reg_fstate~0_combout  & (((!\inst6|LessThan1~0_combout ) # (!\inst6|LessThan1~1_combout )) # (!\inst1|adc_mega_0|CH1 [7])))

	.dataa(\inst4|reg_fstate~0_combout ),
	.datab(\inst1|adc_mega_0|CH1 [7]),
	.datac(\inst6|LessThan1~1_combout ),
	.datad(\inst6|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\inst4|process_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|process_1~2 .lut_mask = 16'h2AAA;
defparam \inst4|process_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N28
cycloneive_lcell_comb \inst4|reg_fstate.Idle~0 (
// Equation(s):
// \inst4|reg_fstate.Idle~0_combout  = (!\inst6|LessThan0~3_combout  & (((!\inst4|process_1~1_combout  & \inst10|FW~0_combout )) # (!\inst4|process_1~2_combout )))

	.dataa(\inst4|process_1~1_combout ),
	.datab(\inst10|FW~0_combout ),
	.datac(\inst4|process_1~2_combout ),
	.datad(\inst6|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\inst4|reg_fstate.Idle~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|reg_fstate.Idle~0 .lut_mask = 16'h004F;
defparam \inst4|reg_fstate.Idle~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N24
cycloneive_lcell_comb \inst4|reg_fstate.Idle~1 (
// Equation(s):
// \inst4|reg_fstate.Idle~1_combout  = (\inst10|FW~0_combout  & ((\inst4|reg_fstate.Idle~0_combout ) # ((\inst4|fstate.Idle~q ) # (\inst6|process_0~0_combout ))))

	.dataa(\inst10|FW~0_combout ),
	.datab(\inst4|reg_fstate.Idle~0_combout ),
	.datac(\inst4|fstate.Idle~q ),
	.datad(\inst6|process_0~0_combout ),
	.cin(gnd),
	.combout(\inst4|reg_fstate.Idle~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|reg_fstate.Idle~1 .lut_mask = 16'hAAA8;
defparam \inst4|reg_fstate.Idle~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y11_N25
dffeas \inst4|fstate.Idle (
	.clk(\inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|reg_fstate.Idle~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fstate.Idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fstate.Idle .is_wysiwyg = "true";
defparam \inst4|fstate.Idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N20
cycloneive_lcell_comb \inst13~0 (
// Equation(s):
// \inst13~0_combout  = (!\inst4|fstate.Pared_der~q  & (\inst4|fstate.Idle~q  & \areset~input_o ))

	.dataa(\inst4|fstate.Pared_der~q ),
	.datab(\inst4|fstate.Idle~q ),
	.datac(gnd),
	.datad(\areset~input_o ),
	.cin(gnd),
	.combout(\inst13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst13~0 .lut_mask = 16'h4400;
defparam \inst13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N12
cycloneive_lcell_comb \inst4|Selector2~0 (
// Equation(s):
// \inst4|Selector2~0_combout  = (\inst10|FW~0_combout  & ((\inst4|process_1~2_combout ) # ((!\inst6|LessThan2~1_combout  & \inst6|LessThan0~3_combout ))))

	.dataa(\inst4|process_1~2_combout ),
	.datab(\inst6|LessThan2~1_combout ),
	.datac(\inst10|FW~0_combout ),
	.datad(\inst6|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\inst4|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector2~0 .lut_mask = 16'hB0A0;
defparam \inst4|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N6
cycloneive_lcell_comb \inst4|Selector2~1 (
// Equation(s):
// \inst4|Selector2~1_combout  = (\inst4|Selector2~0_combout  & ((\inst4|fstate.Pared_Izq~q ) # ((!\inst4|process_1~1_combout  & !\inst6|LessThan0~3_combout ))))

	.dataa(\inst4|process_1~1_combout ),
	.datab(\inst4|Selector2~0_combout ),
	.datac(\inst4|fstate.Pared_Izq~q ),
	.datad(\inst6|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\inst4|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Selector2~1 .lut_mask = 16'hC0C4;
defparam \inst4|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y11_N7
dffeas \inst4|fstate.Pared_Izq (
	.clk(\inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\inst4|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|fstate.Pared_Izq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|fstate.Pared_Izq .is_wysiwyg = "true";
defparam \inst4|fstate.Pared_Izq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N8
cycloneive_lcell_comb \inst15~0 (
// Equation(s):
// \inst15~0_combout  = (\areset~input_o  & ((\inst5|fstate.giro_izq~q ) # ((!\inst4|fstate.Pared_Izq~q  & \inst4|fstate.Idle~q ))))

	.dataa(\inst4|fstate.Pared_Izq~q ),
	.datab(\inst4|fstate.Idle~q ),
	.datac(\inst5|fstate.giro_izq~q ),
	.datad(\areset~input_o ),
	.cin(gnd),
	.combout(\inst15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15~0 .lut_mask = 16'hF400;
defparam \inst15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneive_clkctrl \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \inst17|altpll_component|auto_generated|pll1 (
	.areset(!\areset~input_o ),
	.pfdena(vcc),
	.fbin(\inst17|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk0~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\inst17|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\inst17|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \inst17|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \inst17|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \inst17|altpll_component|auto_generated|pll1 .c0_high = 60;
defparam \inst17|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \inst17|altpll_component|auto_generated|pll1 .c0_low = 60;
defparam \inst17|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \inst17|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \inst17|altpll_component|auto_generated|pll1 .c1_high = 250;
defparam \inst17|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \inst17|altpll_component|auto_generated|pll1 .c1_low = 250;
defparam \inst17|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \inst17|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \inst17|altpll_component|auto_generated|pll1 .c1_use_casc_in = "on";
defparam \inst17|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \inst17|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \inst17|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \inst17|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \inst17|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \inst17|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \inst17|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \inst17|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \inst17|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \inst17|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \inst17|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \inst17|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \inst17|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \inst17|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \inst17|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \inst17|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \inst17|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \inst17|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \inst17|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \inst17|altpll_component|auto_generated|pll1 .clk0_counter = "c1";
defparam \inst17|altpll_component|auto_generated|pll1 .clk0_divide_by = 5000;
defparam \inst17|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \inst17|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \inst17|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \inst17|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \inst17|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \inst17|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \inst17|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \inst17|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \inst17|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \inst17|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \inst17|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \inst17|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \inst17|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \inst17|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \inst17|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \inst17|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \inst17|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \inst17|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \inst17|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \inst17|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \inst17|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \inst17|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \inst17|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \inst17|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \inst17|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \inst17|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \inst17|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \inst17|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \inst17|altpll_component|auto_generated|pll1 .m = 12;
defparam \inst17|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \inst17|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \inst17|altpll_component|auto_generated|pll1 .n = 1;
defparam \inst17|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \inst17|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \inst17|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \inst17|altpll_component|auto_generated|pll1 .pll_compensation_delay = 5561;
defparam \inst17|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \inst17|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \inst17|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \inst17|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \inst17|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \inst17|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \inst17|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \inst17|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \inst17|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \inst17|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \inst17|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst17|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \inst17|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

endmodule
