Assignment8
-----------
Source Program Non-Pipelined
Source Program with Nop
mips_pipelined.v
d_stage_reg.v
e_stage_reg.v
m_stage_reg.v
w_stage_reg.v
gpio_top.v
gpio_ad.v
gpio_reg.v
fact_top.v
and_fact.v
fact_ad.v
fact_res_done_reg.v
fact_res_err_reg.v
FSMmult.v
mips.v
cu.v
dp.v
mips_fpga.v
tb_mips_top.v
memfile2.dat
pipelined_program.dat
controlunit.v
maindec.v
auxdec.v
datapath.v
alu.v
Factorial_Top_FPGA.xdc


tb_mips_top.v
mips_top.v
mips.v
datapath.v
adder.v
alu.v
dreg.v
mux2.v
regfile.v
signext.v
mux4.v
mult_inf.v
HiLo_reg.v
controlunit.v
maindec.v
auxdec.v
imem.v
dmem.v
memfile.dat


Assignment7
-----------
mips.v
mips_fpga.v
tb_mips_top.v
memfile2.dat
controlunit.v
maindec.v
auxdec.v
datapath.v
alu.v
Factorial_Top_FPGA.xdc
