{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1564387622474 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1564387622480 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 29 10:07:02 2019 " "Processing started: Mon Jul 29 10:07:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1564387622480 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564387622480 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MAX1000 -c MAX1000 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MAX1000 -c MAX1000" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564387622480 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1564387622722 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1564387622723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/AC_MOTOR/AC_MOTOR_DIRECTION.v 1 1 " "Found 1 design units, including 1 entities, in source file src/AC_MOTOR/AC_MOTOR_DIRECTION.v" { { "Info" "ISGN_ENTITY_NAME" "1 AC_MOTOR_DIRECTION " "Found entity 1: AC_MOTOR_DIRECTION" {  } { { "src/AC_MOTOR/AC_MOTOR_DIRECTION.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_DIRECTION.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564387634788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564387634788 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T_0 t_0 AC_MOTOR_VECTOR_TIME.v(6) " "Verilog HDL Declaration information at AC_MOTOR_VECTOR_TIME.v(6): object \"T_0\" differs only in case from object \"t_0\" in the same scope" {  } { { "src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_TIME.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_TIME.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564387634789 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T_LOW t_low AC_MOTOR_VECTOR_TIME.v(7) " "Verilog HDL Declaration information at AC_MOTOR_VECTOR_TIME.v(7): object \"T_LOW\" differs only in case from object \"t_low\" in the same scope" {  } { { "src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_TIME.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_TIME.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564387634789 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T_HIGH t_high AC_MOTOR_VECTOR_TIME.v(8) " "Verilog HDL Declaration information at AC_MOTOR_VECTOR_TIME.v(8): object \"T_HIGH\" differs only in case from object \"t_high\" in the same scope" {  } { { "src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_TIME.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_TIME.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564387634789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_TIME.v 1 1 " "Found 1 design units, including 1 entities, in source file src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_TIME.v" { { "Info" "ISGN_ENTITY_NAME" "1 AC_MOTOR_VECTOR_TIME " "Found entity 1: AC_MOTOR_VECTOR_TIME" {  } { { "src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_TIME.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_TIME.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564387634789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564387634789 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T_0 t_0 AC_MOTOR_VECTOR_CONTROL.v(4) " "Verilog HDL Declaration information at AC_MOTOR_VECTOR_CONTROL.v(4): object \"T_0\" differs only in case from object \"t_0\" in the same scope" {  } { { "src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_CONTROL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_CONTROL.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564387634790 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T_LOW t_low AC_MOTOR_VECTOR_CONTROL.v(5) " "Verilog HDL Declaration information at AC_MOTOR_VECTOR_CONTROL.v(5): object \"T_LOW\" differs only in case from object \"t_low\" in the same scope" {  } { { "src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_CONTROL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_CONTROL.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564387634790 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T_HIGH t_high AC_MOTOR_VECTOR_CONTROL.v(6) " "Verilog HDL Declaration information at AC_MOTOR_VECTOR_CONTROL.v(6): object \"T_HIGH\" differs only in case from object \"t_high\" in the same scope" {  } { { "src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_CONTROL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_CONTROL.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564387634790 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T_7 t_7 AC_MOTOR_VECTOR_CONTROL.v(7) " "Verilog HDL Declaration information at AC_MOTOR_VECTOR_CONTROL.v(7): object \"T_7\" differs only in case from object \"t_7\" in the same scope" {  } { { "src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_CONTROL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_CONTROL.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564387634790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_CONTROL.v 1 1 " "Found 1 design units, including 1 entities, in source file src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_CONTROL.v" { { "Info" "ISGN_ENTITY_NAME" "1 AC_MOTOR_VECTOR_CONTROL " "Found entity 1: AC_MOTOR_VECTOR_CONTROL" {  } { { "src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_CONTROL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564387634790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564387634790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/AC_MOTOR_VECTOR/AC_MOTOR_SWITCH_CONTROL.v 1 1 " "Found 1 design units, including 1 entities, in source file src/AC_MOTOR_VECTOR/AC_MOTOR_SWITCH_CONTROL.v" { { "Info" "ISGN_ENTITY_NAME" "1 AC_MOTOR_SWITCH_CONTROL " "Found entity 1: AC_MOTOR_SWITCH_CONTROL" {  } { { "src/AC_MOTOR_VECTOR/AC_MOTOR_SWITCH_CONTROL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_VECTOR/AC_MOTOR_SWITCH_CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564387634791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564387634791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/AC_MOTOR_VECTOR/AC_MOTOR_SINE_SECTOR.v 1 1 " "Found 1 design units, including 1 entities, in source file src/AC_MOTOR_VECTOR/AC_MOTOR_SINE_SECTOR.v" { { "Info" "ISGN_ENTITY_NAME" "1 AC_MOTOR_SINE_SECTOR " "Found entity 1: AC_MOTOR_SINE_SECTOR" {  } { { "src/AC_MOTOR_VECTOR/AC_MOTOR_SINE_SECTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_VECTOR/AC_MOTOR_SINE_SECTOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564387634793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564387634793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/AC_MOTOR_TRIANGLE/AC_MOTOR_TRIANGLE.v 1 1 " "Found 1 design units, including 1 entities, in source file src/AC_MOTOR_TRIANGLE/AC_MOTOR_TRIANGLE.v" { { "Info" "ISGN_ENTITY_NAME" "1 AC_MOTOR_TRIANGLE " "Found entity 1: AC_MOTOR_TRIANGLE" {  } { { "src/AC_MOTOR_TRIANGLE/AC_MOTOR_TRIANGLE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_TRIANGLE/AC_MOTOR_TRIANGLE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564387634794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564387634794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v 1 1 " "Found 1 design units, including 1 entities, in source file src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" { { "Info" "ISGN_ENTITY_NAME" "1 AC_MOTOR_SINE " "Found entity 1: AC_MOTOR_SINE" {  } { { "src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564387634797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564387634797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/AC_MOTOR_TRIANGLE/AC_MOTOR_COMPARATOR.v 1 1 " "Found 1 design units, including 1 entities, in source file src/AC_MOTOR_TRIANGLE/AC_MOTOR_COMPARATOR.v" { { "Info" "ISGN_ENTITY_NAME" "1 AC_MOTOR_COMPARATOR " "Found entity 1: AC_MOTOR_COMPARATOR" {  } { { "src/AC_MOTOR_TRIANGLE/AC_MOTOR_COMPARATOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_TRIANGLE/AC_MOTOR_COMPARATOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564387634798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564387634798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/AC_MOTOR/AC_MOTOR_SWITCH_DELAY.v 1 1 " "Found 1 design units, including 1 entities, in source file src/AC_MOTOR/AC_MOTOR_SWITCH_DELAY.v" { { "Info" "ISGN_ENTITY_NAME" "1 AC_MOTOR_SWITCH_DELAY " "Found entity 1: AC_MOTOR_SWITCH_DELAY" {  } { { "src/AC_MOTOR/AC_MOTOR_SWITCH_DELAY.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SWITCH_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564387634799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564387634799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/AC_MOTOR/AC_MOTOR_MODULATION.v 1 1 " "Found 1 design units, including 1 entities, in source file src/AC_MOTOR/AC_MOTOR_MODULATION.v" { { "Info" "ISGN_ENTITY_NAME" "1 AC_MOTOR_MODULATION " "Found entity 1: AC_MOTOR_MODULATION" {  } { { "src/AC_MOTOR/AC_MOTOR_MODULATION.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_MODULATION.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564387634800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564387634800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "POWER power AC_MOTOR_CONTROL.v(3) " "Verilog HDL Declaration information at AC_MOTOR_CONTROL.v(3): object \"POWER\" differs only in case from object \"power\" in the same scope" {  } { { "src/AC_MOTOR/AC_MOTOR_CONTROL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_CONTROL.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564387634800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DELAY delay AC_MOTOR_CONTROL.v(8) " "Verilog HDL Declaration information at AC_MOTOR_CONTROL.v(8): object \"DELAY\" differs only in case from object \"delay\" in the same scope" {  } { { "src/AC_MOTOR/AC_MOTOR_CONTROL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_CONTROL.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564387634800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MODULATION modulation AC_MOTOR_CONTROL.v(7) " "Verilog HDL Declaration information at AC_MOTOR_CONTROL.v(7): object \"MODULATION\" differs only in case from object \"modulation\" in the same scope" {  } { { "src/AC_MOTOR/AC_MOTOR_CONTROL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_CONTROL.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564387634800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/AC_MOTOR/AC_MOTOR_CONTROL.v 1 1 " "Found 1 design units, including 1 entities, in source file src/AC_MOTOR/AC_MOTOR_CONTROL.v" { { "Info" "ISGN_ENTITY_NAME" "1 AC_MOTOR_CONTROL " "Found entity 1: AC_MOTOR_CONTROL" {  } { { "src/AC_MOTOR/AC_MOTOR_CONTROL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564387634801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564387634801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MAX1000.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MAX1000.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAX1000 " "Found entity 1: MAX1000" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564387634801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564387634801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/PLL/PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file src/PLL/PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "src/PLL/PLL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/PLL/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564387634803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564387634803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/SPI/HOST/SPI_HOST.v 2 2 " "Found 2 design units, including 2 entities, in source file src/SPI/HOST/SPI_HOST.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_HOST " "Found entity 1: SPI_HOST" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564387634804 ""} { "Info" "ISGN_ENTITY_NAME" "2 SPI_INP_FILTER_HOST " "Found entity 2: SPI_INP_FILTER_HOST" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564387634804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564387634804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/CLOCK/GENERATOR/CLOCK_GENERATOR.v 1 1 " "Found 1 design units, including 1 entities, in source file src/CLOCK/GENERATOR/CLOCK_GENERATOR.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_GENERATOR " "Found entity 1: CLOCK_GENERATOR" {  } { { "src/CLOCK/GENERATOR/CLOCK_GENERATOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/CLOCK/GENERATOR/CLOCK_GENERATOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564387634804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564387634804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/SPI/ZUWEISUNG/ZUWEISUNG.v 2 2 " "Found 2 design units, including 2 entities, in source file src/SPI/ZUWEISUNG/ZUWEISUNG.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_IN_VAR " "Found entity 1: DATA_IN_VAR" {  } { { "src/SPI/ZUWEISUNG/ZUWEISUNG.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564387634805 ""} { "Info" "ISGN_ENTITY_NAME" "2 DATA_OUT_VAR " "Found entity 2: DATA_OUT_VAR" {  } { { "src/SPI/ZUWEISUNG/ZUWEISUNG.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564387634805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564387634805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/TOOLBOX/SEL/SEL.v 3 3 " "Found 3 design units, including 3 entities, in source file src/TOOLBOX/SEL/SEL.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEL_SPI_INPUT " "Found entity 1: SEL_SPI_INPUT" {  } { { "src/TOOLBOX/SEL/SEL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/TOOLBOX/SEL/SEL.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564387634806 ""} { "Info" "ISGN_ENTITY_NAME" "2 SEL_1_BIT " "Found entity 2: SEL_1_BIT" {  } { { "src/TOOLBOX/SEL/SEL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/TOOLBOX/SEL/SEL.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564387634806 ""} { "Info" "ISGN_ENTITY_NAME" "3 SEL_12_BIT " "Found entity 3: SEL_12_BIT" {  } { { "src/TOOLBOX/SEL/SEL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/TOOLBOX/SEL/SEL.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564387634806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564387634806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/CLOCK/WDT/WDT.v 1 1 " "Found 1 design units, including 1 entities, in source file src/CLOCK/WDT/WDT.v" { { "Info" "ISGN_ENTITY_NAME" "1 WDT " "Found entity 1: WDT" {  } { { "src/CLOCK/WDT/WDT.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/CLOCK/WDT/WDT.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564387634807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564387634807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v 1 1 " "Found 1 design units, including 1 entities, in source file src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIG_INP_FILTER " "Found entity 1: DIG_INP_FILTER" {  } { { "src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564387634808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564387634808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v 2 2 " "Found 2 design units, including 2 entities, in source file src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_LTC2313_12 " "Found entity 1: ADC_LTC2313_12" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564387634809 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADC_LTC2313_12_MOV_AVG " "Found entity 2: ADC_LTC2313_12_MOV_AVG" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564387634809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564387634809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ADC_DAC/DAC_AD5061/DAC_AD5061.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ADC_DAC/DAC_AD5061/DAC_AD5061.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC_AD5061 " "Found entity 1: DAC_AD5061" {  } { { "src/ADC_DAC/DAC_AD5061/DAC_AD5061.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/DAC_AD5061/DAC_AD5061.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564387634809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564387634809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/DC_MOTOR/DC_MOTOR.v 3 3 " "Found 3 design units, including 3 entities, in source file src/DC_MOTOR/DC_MOTOR.v" { { "Info" "ISGN_ENTITY_NAME" "1 DC_MOTOR_ANTRIEB " "Found entity 1: DC_MOTOR_ANTRIEB" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564387634810 ""} { "Info" "ISGN_ENTITY_NAME" "2 DC_MOTOR_RAMPE " "Found entity 2: DC_MOTOR_RAMPE" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564387634810 ""} { "Info" "ISGN_ENTITY_NAME" "3 DC_MOTOR_LUEFTER " "Found entity 3: DC_MOTOR_LUEFTER" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564387634810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564387634810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v 2 2 " "Found 2 design units, including 2 entities, in source file src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v" { { "Info" "ISGN_ENTITY_NAME" "1 DREHZAHLMESSUNG " "Found entity 1: DREHZAHLMESSUNG" {  } { { "src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564387634811 ""} { "Info" "ISGN_ENTITY_NAME" "2 INP_FILTER " "Found entity 2: INP_FILTER" {  } { { "src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564387634811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564387634811 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SPI_CS_OUT SPI_HOST.v(50) " "Verilog HDL Implicit Net warning at SPI_HOST.v(50): created implicit net for \"SPI_CS_OUT\"" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564387634811 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MAX1000 " "Elaborating entity \"MAX1000\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1564387634919 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "U28_OUT " "Pin \"U28_OUT\" not connected" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 688 -904 -736 704 "U28_OUT" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1564387634922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_OUT_VAR DATA_OUT_VAR:data_out_var " "Elaborating entity \"DATA_OUT_VAR\" for hierarchy \"DATA_OUT_VAR:data_out_var\"" {  } { { "MAX1000.bdf" "data_out_var" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 88 712 1008 904 "data_out_var" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564387634923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_HOST SPI_HOST:spi_host " "Elaborating entity \"SPI_HOST\" for hierarchy \"SPI_HOST:spi_host\"" {  } { { "MAX1000.bdf" "spi_host" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 56 184 448 200 "spi_host" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564387634925 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPI_CS_OUT SPI_HOST.v(50) " "Verilog HDL or VHDL warning at SPI_HOST.v(50): object \"SPI_CS_OUT\" assigned a value but never read" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1564387634933 "|MAX1000|SPI_HOST:spi_host"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_HOST.v(122) " "Verilog HDL assignment warning at SPI_HOST.v(122): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387634933 "|MAX1000|SPI_HOST:spi_host"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_HOST.v(196) " "Verilog HDL assignment warning at SPI_HOST.v(196): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387634933 "|MAX1000|SPI_HOST:spi_host"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_HOST.v(201) " "Verilog HDL assignment warning at SPI_HOST.v(201): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387634933 "|MAX1000|SPI_HOST:spi_host"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_HOST.v(208) " "Verilog HDL assignment warning at SPI_HOST.v(208): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387634933 "|MAX1000|SPI_HOST:spi_host"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_HOST.v(218) " "Verilog HDL assignment warning at SPI_HOST.v(218): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387634933 "|MAX1000|SPI_HOST:spi_host"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_INP_FILTER_HOST SPI_HOST:spi_host\|SPI_INP_FILTER_HOST:spi_inp_filter_cs " "Elaborating entity \"SPI_INP_FILTER_HOST\" for hierarchy \"SPI_HOST:spi_host\|SPI_INP_FILTER_HOST:spi_inp_filter_cs\"" {  } { { "src/SPI/HOST/SPI_HOST.v" "spi_inp_filter_cs" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564387634934 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_HOST.v(246) " "Verilog HDL assignment warning at SPI_HOST.v(246): truncated value with size 32 to match size of target (5)" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387634935 "|MAX1000|SPI_HOST:spi_host|SPI_INP_FILTER_HOST:spi_inp_filter_cs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_HOST.v(251) " "Verilog HDL assignment warning at SPI_HOST.v(251): truncated value with size 32 to match size of target (5)" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/SPI/HOST/SPI_HOST.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387634935 "|MAX1000|SPI_HOST:spi_host|SPI_INP_FILTER_HOST:spi_inp_filter_cs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:pll " "Elaborating entity \"PLL\" for hierarchy \"PLL:pll\"" {  } { { "MAX1000.bdf" "pll" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 528 288 528 704 "pll" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564387634944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:pll\|altpll:altpll_component\"" {  } { { "src/PLL/PLL.v" "altpll_component" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/PLL/PLL.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564387634996 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:pll\|altpll:altpll_component\"" {  } { { "src/PLL/PLL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/PLL/PLL.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564387634997 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:pll\|altpll:altpll_component " "Instantiated megafunction \"PLL:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 6 " "Parameter \"clk0_divide_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3 " "Parameter \"clk1_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 25 " "Parameter \"clk1_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564387634998 ""}  } { { "src/PLL/PLL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/PLL/PLL.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564387634998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/PLL_altpll2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/PLL_altpll2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll2 " "Found entity 1: PLL_altpll2" {  } { { "db/PLL_altpll2.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/db/PLL_altpll2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564387635048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564387635048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll2 PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated " "Elaborating entity \"PLL_altpll2\" for hierarchy \"PLL:pll\|altpll:altpll_component\|PLL_altpll2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/mschwarz/fhnw/software/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564387635049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEL_SPI_INPUT SEL_SPI_INPUT:sel_spi_input " "Elaborating entity \"SEL_SPI_INPUT\" for hierarchy \"SEL_SPI_INPUT:sel_spi_input\"" {  } { { "MAX1000.bdf" "sel_spi_input" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { -128 -200 0 80 "sel_spi_input" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564387635050 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SEL.v(49) " "Verilog HDL assignment warning at SEL.v(49): truncated value with size 32 to match size of target (16)" {  } { { "src/TOOLBOX/SEL/SEL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/TOOLBOX/SEL/SEL.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635051 "|MAX1000|SEL_SPI_INPUT:sel_spi_input"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_GENERATOR CLOCK_GENERATOR:clock_generator " "Elaborating entity \"CLOCK_GENERATOR\" for hierarchy \"CLOCK_GENERATOR:clock_generator\"" {  } { { "MAX1000.bdf" "clock_generator" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 928 280 472 1136 "clock_generator" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564387635052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIG_INP_FILTER DIG_INP_FILTER:spi_cs_filter " "Elaborating entity \"DIG_INP_FILTER\" for hierarchy \"DIG_INP_FILTER:spi_cs_filter\"" {  } { { "MAX1000.bdf" "spi_cs_filter" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { -144 -472 -328 -64 "spi_cs_filter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564387635056 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DIG_INP_FILTER.v(25) " "Verilog HDL assignment warning at DIG_INP_FILTER.v(25): truncated value with size 32 to match size of target (5)" {  } { { "src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635056 "|MAX1000|DIG_INP_FILTER:spi_cs_filter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DIG_INP_FILTER.v(30) " "Verilog HDL assignment warning at DIG_INP_FILTER.v(30): truncated value with size 32 to match size of target (5)" {  } { { "src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635056 "|MAX1000|DIG_INP_FILTER:spi_cs_filter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WDT WDT:wdt " "Elaborating entity \"WDT\" for hierarchy \"WDT:wdt\"" {  } { { "MAX1000.bdf" "wdt" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 264 296 480 376 "wdt" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564387635057 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 WDT.v(47) " "Verilog HDL assignment warning at WDT.v(47): truncated value with size 32 to match size of target (16)" {  } { { "src/CLOCK/WDT/WDT.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/CLOCK/WDT/WDT.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635057 "|MAX1000|WDT:wdt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_IN_VAR DATA_IN_VAR:data_in_var " "Elaborating entity \"DATA_IN_VAR\" for hierarchy \"DATA_IN_VAR:data_in_var\"" {  } { { "MAX1000.bdf" "data_in_var" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 144 -224 72 1056 "data_in_var" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564387635058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_LTC2313_12_MOV_AVG ADC_LTC2313_12_MOV_AVG:adc1 " "Elaborating entity \"ADC_LTC2313_12_MOV_AVG\" for hierarchy \"ADC_LTC2313_12_MOV_AVG:adc1\"" {  } { { "MAX1000.bdf" "adc1" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 112 1312 1544 256 "adc1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564387635059 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctr_sample ADC_LTC2313_12.v(120) " "Verilog HDL or VHDL warning at ADC_LTC2313_12.v(120): object \"ctr_sample\" assigned a value but never read" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1564387635062 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ADC_LTC2313_12.v(178) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(178): truncated value with size 32 to match size of target (11)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635062 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_LTC2313_12.v(195) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(195): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635062 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_LTC2313_12.v(200) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(200): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635062 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_LTC2313_12.v(205) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(205): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635062 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_LTC2313_12.v(210) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(210): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635062 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_LTC2313_12.v(215) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(215): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635062 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_LTC2313_12.v(220) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(220): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635062 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_LTC2313_12.v(225) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(225): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635062 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_LTC2313_12.v(230) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(230): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635062 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_LTC2313_12.v(235) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(235): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635062 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_LTC2313_12.v(240) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(240): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635062 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_LTC2313_12.v(245) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(245): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635062 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_LTC2313_12.v(250) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(250): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635062 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_LTC2313_12.v(255) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(255): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635062 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_LTC2313_12 ADC_LTC2313_12_MOV_AVG:adc1\|ADC_LTC2313_12:adc_ltc2313_12 " "Elaborating entity \"ADC_LTC2313_12\" for hierarchy \"ADC_LTC2313_12_MOV_AVG:adc1\|ADC_LTC2313_12:adc_ltc2313_12\"" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "adc_ltc2313_12" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564387635063 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ADC_LTC2313_12.v(50) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(50): truncated value with size 32 to match size of target (12)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635065 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_LTC2313_12.v(73) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(73): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635065 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_LTC2313_12.v(85) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(85): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635065 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ADC_LTC2313_12.v(94) " "Verilog HDL assignment warning at ADC_LTC2313_12.v(94): truncated value with size 32 to match size of target (12)" {  } { { "src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/ADC_LTC2313_12/ADC_LTC2313_12.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635065 "|MAX1000|ADC_LTC2313_12_MOV_AVG:adc1|ADC_LTC2313_12:adc_ltc2313_12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DREHZAHLMESSUNG DREHZAHLMESSUNG:drehzahlmessung " "Elaborating entity \"DREHZAHLMESSUNG\" for hierarchy \"DREHZAHLMESSUNG:drehzahlmessung\"" {  } { { "MAX1000.bdf" "drehzahlmessung" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 1104 -144 32 1184 "drehzahlmessung" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564387635078 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DREHZAHLMESSUNG.v(67) " "Verilog HDL assignment warning at DREHZAHLMESSUNG.v(67): truncated value with size 32 to match size of target (6)" {  } { { "src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635081 "|MAX1000|DREHZAHLMESSUNG:drehzahlmessung"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DREHZAHLMESSUNG.v(74) " "Verilog HDL assignment warning at DREHZAHLMESSUNG.v(74): truncated value with size 32 to match size of target (11)" {  } { { "src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635081 "|MAX1000|DREHZAHLMESSUNG:drehzahlmessung"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INP_FILTER DREHZAHLMESSUNG:drehzahlmessung\|INP_FILTER:inp_filter " "Elaborating entity \"INP_FILTER\" for hierarchy \"DREHZAHLMESSUNG:drehzahlmessung\|INP_FILTER:inp_filter\"" {  } { { "src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v" "inp_filter" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564387635082 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DREHZAHLMESSUNG.v(176) " "Verilog HDL assignment warning at DREHZAHLMESSUNG.v(176): truncated value with size 32 to match size of target (12)" {  } { { "src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635083 "|MAX1000|DREHZAHLMESSUNG:drehzahlmessung|INP_FILTER:inp_filter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DREHZAHLMESSUNG.v(181) " "Verilog HDL assignment warning at DREHZAHLMESSUNG.v(181): truncated value with size 32 to match size of target (12)" {  } { { "src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DREHZAHLMESSUNG/DREHZAHLMESSUNG.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635083 "|MAX1000|DREHZAHLMESSUNG:drehzahlmessung|INP_FILTER:inp_filter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC_AD5061 DAC_AD5061:dac1 " "Elaborating entity \"DAC_AD5061\" for hierarchy \"DAC_AD5061:dac1\"" {  } { { "MAX1000.bdf" "dac1" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 1208 1400 1616 1320 "dac1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564387635084 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_dac_re DAC_AD5061.v(18) " "Verilog HDL or VHDL warning at DAC_AD5061.v(18): object \"clk_dac_re\" assigned a value but never read" {  } { { "src/ADC_DAC/DAC_AD5061/DAC_AD5061.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/DAC_AD5061/DAC_AD5061.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1564387635085 "|MAX1000|DAC_AD5061:dac1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DAC_AD5061.v(65) " "Verilog HDL assignment warning at DAC_AD5061.v(65): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/DAC_AD5061/DAC_AD5061.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/DAC_AD5061/DAC_AD5061.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635085 "|MAX1000|DAC_AD5061:dac1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DAC_AD5061.v(73) " "Verilog HDL assignment warning at DAC_AD5061.v(73): truncated value with size 32 to match size of target (12)" {  } { { "src/ADC_DAC/DAC_AD5061/DAC_AD5061.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/DAC_AD5061/DAC_AD5061.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635085 "|MAX1000|DAC_AD5061:dac1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DAC_AD5061.v(84) " "Verilog HDL assignment warning at DAC_AD5061.v(84): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/DAC_AD5061/DAC_AD5061.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/ADC_DAC/DAC_AD5061/DAC_AD5061.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635085 "|MAX1000|DAC_AD5061:dac1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DC_MOTOR_LUEFTER DC_MOTOR_LUEFTER:dc_motor_luefter " "Elaborating entity \"DC_MOTOR_LUEFTER\" for hierarchy \"DC_MOTOR_LUEFTER:dc_motor_luefter\"" {  } { { "MAX1000.bdf" "dc_motor_luefter" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 1056 -552 -368 1136 "dc_motor_luefter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564387635088 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DC_MOTOR.v(245) " "Verilog HDL assignment warning at DC_MOTOR.v(245): truncated value with size 32 to match size of target (12)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635089 "|MAX1000|DC_MOTOR_LUEFTER:dc_motor_luefter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DC_MOTOR.v(248) " "Verilog HDL assignment warning at DC_MOTOR.v(248): truncated value with size 32 to match size of target (12)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635089 "|MAX1000|DC_MOTOR_LUEFTER:dc_motor_luefter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AC_MOTOR_SWITCH_DELAY AC_MOTOR_SWITCH_DELAY:inst14 " "Elaborating entity \"AC_MOTOR_SWITCH_DELAY\" for hierarchy \"AC_MOTOR_SWITCH_DELAY:inst14\"" {  } { { "MAX1000.bdf" "inst14" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 88 5072 5272 200 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564387635089 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 AC_MOTOR_SWITCH_DELAY.v(16) " "Verilog HDL assignment warning at AC_MOTOR_SWITCH_DELAY.v(16): truncated value with size 32 to match size of target (12)" {  } { { "src/AC_MOTOR/AC_MOTOR_SWITCH_DELAY.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SWITCH_DELAY.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635090 "|MAX1000|AC_MOTOR_SWITCH_DELAY:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 AC_MOTOR_SWITCH_DELAY.v(29) " "Verilog HDL assignment warning at AC_MOTOR_SWITCH_DELAY.v(29): truncated value with size 32 to match size of target (12)" {  } { { "src/AC_MOTOR/AC_MOTOR_SWITCH_DELAY.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SWITCH_DELAY.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635090 "|MAX1000|AC_MOTOR_SWITCH_DELAY:inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 AC_MOTOR_SWITCH_DELAY.v(30) " "Verilog HDL assignment warning at AC_MOTOR_SWITCH_DELAY.v(30): truncated value with size 32 to match size of target (12)" {  } { { "src/AC_MOTOR/AC_MOTOR_SWITCH_DELAY.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_SWITCH_DELAY.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635090 "|MAX1000|AC_MOTOR_SWITCH_DELAY:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AC_MOTOR_DIRECTION AC_MOTOR_DIRECTION:inst6 " "Elaborating entity \"AC_MOTOR_DIRECTION\" for hierarchy \"AC_MOTOR_DIRECTION:inst6\"" {  } { { "MAX1000.bdf" "inst6" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 88 4800 4960 232 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564387635090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DC_MOTOR_RAMPE DC_MOTOR_RAMPE:dc_motor_rampe_antrieb " "Elaborating entity \"DC_MOTOR_RAMPE\" for hierarchy \"DC_MOTOR_RAMPE:dc_motor_rampe_antrieb\"" {  } { { "MAX1000.bdf" "dc_motor_rampe_antrieb" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 56 2432 2696 168 "dc_motor_rampe_antrieb" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564387635091 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DC_MOTOR.v(158) " "Verilog HDL assignment warning at DC_MOTOR.v(158): truncated value with size 32 to match size of target (16)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635092 "|MAX1000|DC_MOTOR_RAMPE:dc_motor_rampe_antrieb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DC_MOTOR.v(163) " "Verilog HDL assignment warning at DC_MOTOR.v(163): truncated value with size 32 to match size of target (12)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635092 "|MAX1000|DC_MOTOR_RAMPE:dc_motor_rampe_antrieb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DC_MOTOR.v(187) " "Verilog HDL assignment warning at DC_MOTOR.v(187): truncated value with size 32 to match size of target (12)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635092 "|MAX1000|DC_MOTOR_RAMPE:dc_motor_rampe_antrieb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DC_MOTOR.v(188) " "Verilog HDL assignment warning at DC_MOTOR.v(188): truncated value with size 32 to match size of target (12)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635092 "|MAX1000|DC_MOTOR_RAMPE:dc_motor_rampe_antrieb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DC_MOTOR.v(193) " "Verilog HDL assignment warning at DC_MOTOR.v(193): truncated value with size 32 to match size of target (12)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635092 "|MAX1000|DC_MOTOR_RAMPE:dc_motor_rampe_antrieb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DC_MOTOR.v(203) " "Verilog HDL assignment warning at DC_MOTOR.v(203): truncated value with size 32 to match size of target (12)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635092 "|MAX1000|DC_MOTOR_RAMPE:dc_motor_rampe_antrieb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DC_MOTOR.v(204) " "Verilog HDL assignment warning at DC_MOTOR.v(204): truncated value with size 32 to match size of target (12)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635092 "|MAX1000|DC_MOTOR_RAMPE:dc_motor_rampe_antrieb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DC_MOTOR.v(208) " "Verilog HDL assignment warning at DC_MOTOR.v(208): truncated value with size 32 to match size of target (12)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635092 "|MAX1000|DC_MOTOR_RAMPE:dc_motor_rampe_antrieb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AC_MOTOR_MODULATION AC_MOTOR_MODULATION:inst25 " "Elaborating entity \"AC_MOTOR_MODULATION\" for hierarchy \"AC_MOTOR_MODULATION:inst25\"" {  } { { "MAX1000.bdf" "inst25" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 88 4512 4712 200 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564387635093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AC_MOTOR_CONTROL AC_MOTOR_CONTROL:inst4 " "Elaborating entity \"AC_MOTOR_CONTROL\" for hierarchy \"AC_MOTOR_CONTROL:inst4\"" {  } { { "MAX1000.bdf" "inst4" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 72 2760 3120 184 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564387635093 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "power AC_MOTOR_CONTROL.v(18) " "Verilog HDL or VHDL warning at AC_MOTOR_CONTROL.v(18): object \"power\" assigned a value but never read" {  } { { "src/AC_MOTOR/AC_MOTOR_CONTROL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_CONTROL.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1564387635094 "|MAX1000|AC_MOTOR_CONTROL:inst4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "delay AC_MOTOR_CONTROL.v(19) " "Verilog HDL or VHDL warning at AC_MOTOR_CONTROL.v(19): object \"delay\" assigned a value but never read" {  } { { "src/AC_MOTOR/AC_MOTOR_CONTROL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_CONTROL.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1564387635094 "|MAX1000|AC_MOTOR_CONTROL:inst4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "u_min AC_MOTOR_CONTROL.v(20) " "Verilog HDL or VHDL warning at AC_MOTOR_CONTROL.v(20): object \"u_min\" assigned a value but never read" {  } { { "src/AC_MOTOR/AC_MOTOR_CONTROL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_CONTROL.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1564387635094 "|MAX1000|AC_MOTOR_CONTROL:inst4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "modulation AC_MOTOR_CONTROL.v(21) " "Verilog HDL or VHDL warning at AC_MOTOR_CONTROL.v(21): object \"modulation\" assigned a value but never read" {  } { { "src/AC_MOTOR/AC_MOTOR_CONTROL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_CONTROL.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1564387635094 "|MAX1000|AC_MOTOR_CONTROL:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 AC_MOTOR_CONTROL.v(26) " "Verilog HDL assignment warning at AC_MOTOR_CONTROL.v(26): truncated value with size 32 to match size of target (12)" {  } { { "src/AC_MOTOR/AC_MOTOR_CONTROL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_CONTROL.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635094 "|MAX1000|AC_MOTOR_CONTROL:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 AC_MOTOR_CONTROL.v(29) " "Verilog HDL assignment warning at AC_MOTOR_CONTROL.v(29): truncated value with size 32 to match size of target (11)" {  } { { "src/AC_MOTOR/AC_MOTOR_CONTROL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_CONTROL.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635094 "|MAX1000|AC_MOTOR_CONTROL:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 AC_MOTOR_CONTROL.v(30) " "Verilog HDL assignment warning at AC_MOTOR_CONTROL.v(30): truncated value with size 32 to match size of target (11)" {  } { { "src/AC_MOTOR/AC_MOTOR_CONTROL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_CONTROL.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635094 "|MAX1000|AC_MOTOR_CONTROL:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 AC_MOTOR_CONTROL.v(45) " "Verilog HDL assignment warning at AC_MOTOR_CONTROL.v(45): truncated value with size 32 to match size of target (12)" {  } { { "src/AC_MOTOR/AC_MOTOR_CONTROL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_CONTROL.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635094 "|MAX1000|AC_MOTOR_CONTROL:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 AC_MOTOR_CONTROL.v(48) " "Verilog HDL assignment warning at AC_MOTOR_CONTROL.v(48): truncated value with size 32 to match size of target (11)" {  } { { "src/AC_MOTOR/AC_MOTOR_CONTROL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR/AC_MOTOR_CONTROL.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635094 "|MAX1000|AC_MOTOR_CONTROL:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AC_MOTOR_COMPARATOR AC_MOTOR_COMPARATOR:inst22 " "Elaborating entity \"AC_MOTOR_COMPARATOR\" for hierarchy \"AC_MOTOR_COMPARATOR:inst22\"" {  } { { "MAX1000.bdf" "inst22" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 88 3960 4208 200 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564387635095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AC_MOTOR_SINE AC_MOTOR_SINE:inst3 " "Elaborating entity \"AC_MOTOR_SINE\" for hierarchy \"AC_MOTOR_SINE:inst3\"" {  } { { "MAX1000.bdf" "inst3" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 88 3576 3864 200 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564387635096 ""}
{ "Warning" "WVRFX_VERI_NO_RAM_INFERRED" "sine \"M9K\" AC_MOTOR_SINE.v(45) " "Verilog HDL warning at AC_MOTOR_SINE.v(45): can't infer memory for variable 'sine' with attribute '\"M9K\"'." {  } { { "src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" 45 0 0 } }  } 0 10999 "Verilog HDL warning at %3!s!: can't infer memory for variable '%1!s!' with attribute '%2!s!'." 0 0 "Analysis & Synthesis" 0 -1 1564387635104 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 AC_MOTOR_SINE.v(48) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(48): truncated value with size 32 to match size of target (13)" {  } { { "src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635104 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 9 AC_MOTOR_SINE.v(55) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(55): truncated value with size 14 to match size of target (9)" {  } { { "src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635104 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AC_MOTOR_SINE.v(56) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(56): truncated value with size 32 to match size of target (9)" {  } { { "src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635104 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AC_MOTOR_SINE.v(57) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(57): truncated value with size 32 to match size of target (9)" {  } { { "src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635104 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AC_MOTOR_SINE.v(58) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(58): truncated value with size 32 to match size of target (9)" {  } { { "src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635104 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 9 AC_MOTOR_SINE.v(60) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(60): truncated value with size 14 to match size of target (9)" {  } { { "src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635104 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AC_MOTOR_SINE.v(61) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(61): truncated value with size 32 to match size of target (9)" {  } { { "src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635104 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AC_MOTOR_SINE.v(62) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(62): truncated value with size 32 to match size of target (9)" {  } { { "src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635104 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AC_MOTOR_SINE.v(63) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(63): truncated value with size 32 to match size of target (9)" {  } { { "src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635104 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 9 AC_MOTOR_SINE.v(65) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(65): truncated value with size 14 to match size of target (9)" {  } { { "src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635104 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AC_MOTOR_SINE.v(66) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(66): truncated value with size 32 to match size of target (9)" {  } { { "src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635104 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AC_MOTOR_SINE.v(67) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(67): truncated value with size 32 to match size of target (9)" {  } { { "src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635104 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AC_MOTOR_SINE.v(68) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(68): truncated value with size 32 to match size of target (9)" {  } { { "src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635104 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 AC_MOTOR_SINE.v(71) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(71): truncated value with size 32 to match size of target (3)" {  } { { "src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635104 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 AC_MOTOR_SINE.v(74) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(74): truncated value with size 32 to match size of target (3)" {  } { { "src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635104 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 AC_MOTOR_SINE.v(77) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(77): truncated value with size 32 to match size of target (3)" {  } { { "src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635104 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 AC_MOTOR_SINE.v(83) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(83): truncated value with size 32 to match size of target (14)" {  } { { "src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635104 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 AC_MOTOR_SINE.v(85) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(85): truncated value with size 32 to match size of target (14)" {  } { { "src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635104 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 AC_MOTOR_SINE.v(87) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(87): truncated value with size 32 to match size of target (14)" {  } { { "src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635104 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 AC_MOTOR_SINE.v(91) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(91): truncated value with size 32 to match size of target (13)" {  } { { "src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635104 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 AC_MOTOR_SINE.v(122) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(122): truncated value with size 32 to match size of target (14)" {  } { { "src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635104 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 AC_MOTOR_SINE.v(123) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(123): truncated value with size 32 to match size of target (14)" {  } { { "src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635104 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 AC_MOTOR_SINE.v(125) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(125): truncated value with size 32 to match size of target (13)" {  } { { "src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635104 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 AC_MOTOR_SINE.v(126) " "Verilog HDL assignment warning at AC_MOTOR_SINE.v(126): truncated value with size 32 to match size of target (13)" {  } { { "src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_TRIANGLE/AC_MOTOR_SINE.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635104 "|MAX1000|AC_MOTOR_SINE:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AC_MOTOR_TRIANGLE AC_MOTOR_TRIANGLE:inst2 " "Elaborating entity \"AC_MOTOR_TRIANGLE\" for hierarchy \"AC_MOTOR_TRIANGLE:inst2\"" {  } { { "MAX1000.bdf" "inst2" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 248 3168 3408 328 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564387635105 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 AC_MOTOR_TRIANGLE.v(33) " "Verilog HDL assignment warning at AC_MOTOR_TRIANGLE.v(33): truncated value with size 32 to match size of target (2)" {  } { { "src/AC_MOTOR_TRIANGLE/AC_MOTOR_TRIANGLE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_TRIANGLE/AC_MOTOR_TRIANGLE.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635106 "|MAX1000|AC_MOTOR_TRIANGLE:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 AC_MOTOR_TRIANGLE.v(43) " "Verilog HDL assignment warning at AC_MOTOR_TRIANGLE.v(43): truncated value with size 32 to match size of target (24)" {  } { { "src/AC_MOTOR_TRIANGLE/AC_MOTOR_TRIANGLE.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_TRIANGLE/AC_MOTOR_TRIANGLE.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635106 "|MAX1000|AC_MOTOR_TRIANGLE:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AC_MOTOR_SWITCH_CONTROL AC_MOTOR_SWITCH_CONTROL:inst12 " "Elaborating entity \"AC_MOTOR_SWITCH_CONTROL\" for hierarchy \"AC_MOTOR_SWITCH_CONTROL:inst12\"" {  } { { "MAX1000.bdf" "inst12" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 480 4176 4352 624 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564387635106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AC_MOTOR_VECTOR_CONTROL AC_MOTOR_VECTOR_CONTROL:inst11 " "Elaborating entity \"AC_MOTOR_VECTOR_CONTROL\" for hierarchy \"AC_MOTOR_VECTOR_CONTROL:inst11\"" {  } { { "MAX1000.bdf" "inst11" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 496 3864 4128 640 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564387635107 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 AC_MOTOR_VECTOR_CONTROL.v(46) " "Verilog HDL assignment warning at AC_MOTOR_VECTOR_CONTROL.v(46): truncated value with size 32 to match size of target (15)" {  } { { "src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_CONTROL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_CONTROL.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635109 "|MAX1000|AC_MOTOR_VECTOR_CONTROL:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 AC_MOTOR_VECTOR_CONTROL.v(47) " "Verilog HDL assignment warning at AC_MOTOR_VECTOR_CONTROL.v(47): truncated value with size 32 to match size of target (15)" {  } { { "src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_CONTROL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_CONTROL.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635109 "|MAX1000|AC_MOTOR_VECTOR_CONTROL:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 AC_MOTOR_VECTOR_CONTROL.v(48) " "Verilog HDL assignment warning at AC_MOTOR_VECTOR_CONTROL.v(48): truncated value with size 32 to match size of target (15)" {  } { { "src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_CONTROL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_CONTROL.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635109 "|MAX1000|AC_MOTOR_VECTOR_CONTROL:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 AC_MOTOR_VECTOR_CONTROL.v(59) " "Verilog HDL assignment warning at AC_MOTOR_VECTOR_CONTROL.v(59): truncated value with size 32 to match size of target (15)" {  } { { "src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_CONTROL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_CONTROL.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635109 "|MAX1000|AC_MOTOR_VECTOR_CONTROL:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 AC_MOTOR_VECTOR_CONTROL.v(66) " "Verilog HDL assignment warning at AC_MOTOR_VECTOR_CONTROL.v(66): truncated value with size 32 to match size of target (15)" {  } { { "src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_CONTROL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_CONTROL.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635109 "|MAX1000|AC_MOTOR_VECTOR_CONTROL:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 AC_MOTOR_VECTOR_CONTROL.v(72) " "Verilog HDL assignment warning at AC_MOTOR_VECTOR_CONTROL.v(72): truncated value with size 32 to match size of target (15)" {  } { { "src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_CONTROL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_CONTROL.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635109 "|MAX1000|AC_MOTOR_VECTOR_CONTROL:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 AC_MOTOR_VECTOR_CONTROL.v(78) " "Verilog HDL assignment warning at AC_MOTOR_VECTOR_CONTROL.v(78): truncated value with size 32 to match size of target (15)" {  } { { "src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_CONTROL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_CONTROL.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635109 "|MAX1000|AC_MOTOR_VECTOR_CONTROL:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 AC_MOTOR_VECTOR_CONTROL.v(84) " "Verilog HDL assignment warning at AC_MOTOR_VECTOR_CONTROL.v(84): truncated value with size 32 to match size of target (15)" {  } { { "src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_CONTROL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_CONTROL.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635109 "|MAX1000|AC_MOTOR_VECTOR_CONTROL:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 AC_MOTOR_VECTOR_CONTROL.v(90) " "Verilog HDL assignment warning at AC_MOTOR_VECTOR_CONTROL.v(90): truncated value with size 32 to match size of target (15)" {  } { { "src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_CONTROL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_CONTROL.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635109 "|MAX1000|AC_MOTOR_VECTOR_CONTROL:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 AC_MOTOR_VECTOR_CONTROL.v(96) " "Verilog HDL assignment warning at AC_MOTOR_VECTOR_CONTROL.v(96): truncated value with size 32 to match size of target (15)" {  } { { "src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_CONTROL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_CONTROL.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635109 "|MAX1000|AC_MOTOR_VECTOR_CONTROL:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 AC_MOTOR_VECTOR_CONTROL.v(102) " "Verilog HDL assignment warning at AC_MOTOR_VECTOR_CONTROL.v(102): truncated value with size 32 to match size of target (15)" {  } { { "src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_CONTROL.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_CONTROL.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635109 "|MAX1000|AC_MOTOR_VECTOR_CONTROL:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AC_MOTOR_SINE_SECTOR AC_MOTOR_SINE_SECTOR:inst13 " "Elaborating entity \"AC_MOTOR_SINE_SECTOR\" for hierarchy \"AC_MOTOR_SINE_SECTOR:inst13\"" {  } { { "MAX1000.bdf" "inst13" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 544 3168 3480 656 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564387635110 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 AC_MOTOR_SINE_SECTOR.v(26) " "Verilog HDL assignment warning at AC_MOTOR_SINE_SECTOR.v(26): truncated value with size 32 to match size of target (13)" {  } { { "src/AC_MOTOR_VECTOR/AC_MOTOR_SINE_SECTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_VECTOR/AC_MOTOR_SINE_SECTOR.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635111 "|MAX1000|AC_MOTOR_SINE_SECTOR:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AC_MOTOR_SINE_SECTOR.v(32) " "Verilog HDL assignment warning at AC_MOTOR_SINE_SECTOR.v(32): truncated value with size 32 to match size of target (9)" {  } { { "src/AC_MOTOR_VECTOR/AC_MOTOR_SINE_SECTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_VECTOR/AC_MOTOR_SINE_SECTOR.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635111 "|MAX1000|AC_MOTOR_SINE_SECTOR:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AC_MOTOR_SINE_SECTOR.v(33) " "Verilog HDL assignment warning at AC_MOTOR_SINE_SECTOR.v(33): truncated value with size 32 to match size of target (9)" {  } { { "src/AC_MOTOR_VECTOR/AC_MOTOR_SINE_SECTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_VECTOR/AC_MOTOR_SINE_SECTOR.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635111 "|MAX1000|AC_MOTOR_SINE_SECTOR:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 AC_MOTOR_SINE_SECTOR.v(35) " "Verilog HDL assignment warning at AC_MOTOR_SINE_SECTOR.v(35): truncated value with size 32 to match size of target (13)" {  } { { "src/AC_MOTOR_VECTOR/AC_MOTOR_SINE_SECTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_VECTOR/AC_MOTOR_SINE_SECTOR.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635111 "|MAX1000|AC_MOTOR_SINE_SECTOR:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 AC_MOTOR_SINE_SECTOR.v(45) " "Verilog HDL assignment warning at AC_MOTOR_SINE_SECTOR.v(45): truncated value with size 32 to match size of target (3)" {  } { { "src/AC_MOTOR_VECTOR/AC_MOTOR_SINE_SECTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_VECTOR/AC_MOTOR_SINE_SECTOR.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635111 "|MAX1000|AC_MOTOR_SINE_SECTOR:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AC_MOTOR_SINE_SECTOR.v(58) " "Verilog HDL assignment warning at AC_MOTOR_SINE_SECTOR.v(58): truncated value with size 32 to match size of target (9)" {  } { { "src/AC_MOTOR_VECTOR/AC_MOTOR_SINE_SECTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_VECTOR/AC_MOTOR_SINE_SECTOR.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635111 "|MAX1000|AC_MOTOR_SINE_SECTOR:inst13"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sine.data_a 0 AC_MOTOR_SINE_SECTOR.v(23) " "Net \"sine.data_a\" at AC_MOTOR_SINE_SECTOR.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "src/AC_MOTOR_VECTOR/AC_MOTOR_SINE_SECTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_VECTOR/AC_MOTOR_SINE_SECTOR.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1564387635111 "|MAX1000|AC_MOTOR_SINE_SECTOR:inst13"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sine.waddr_a 0 AC_MOTOR_SINE_SECTOR.v(23) " "Net \"sine.waddr_a\" at AC_MOTOR_SINE_SECTOR.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "src/AC_MOTOR_VECTOR/AC_MOTOR_SINE_SECTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_VECTOR/AC_MOTOR_SINE_SECTOR.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1564387635111 "|MAX1000|AC_MOTOR_SINE_SECTOR:inst13"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sine.we_a 0 AC_MOTOR_SINE_SECTOR.v(23) " "Net \"sine.we_a\" at AC_MOTOR_SINE_SECTOR.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "src/AC_MOTOR_VECTOR/AC_MOTOR_SINE_SECTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_VECTOR/AC_MOTOR_SINE_SECTOR.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1564387635111 "|MAX1000|AC_MOTOR_SINE_SECTOR:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AC_MOTOR_VECTOR_TIME AC_MOTOR_VECTOR_TIME:inst10 " "Elaborating entity \"AC_MOTOR_VECTOR_TIME\" for hierarchy \"AC_MOTOR_VECTOR_TIME:inst10\"" {  } { { "MAX1000.bdf" "inst10" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 528 3544 3816 640 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564387635111 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 AC_MOTOR_VECTOR_TIME.v(45) " "Verilog HDL assignment warning at AC_MOTOR_VECTOR_TIME.v(45): truncated value with size 32 to match size of target (27)" {  } { { "src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_TIME.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_TIME.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635114 "|MAX1000|AC_MOTOR_VECTOR_TIME:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "39 15 AC_MOTOR_VECTOR_TIME.v(66) " "Verilog HDL assignment warning at AC_MOTOR_VECTOR_TIME.v(66): truncated value with size 39 to match size of target (15)" {  } { { "src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_TIME.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_TIME.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635114 "|MAX1000|AC_MOTOR_VECTOR_TIME:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "39 15 AC_MOTOR_VECTOR_TIME.v(67) " "Verilog HDL assignment warning at AC_MOTOR_VECTOR_TIME.v(67): truncated value with size 39 to match size of target (15)" {  } { { "src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_TIME.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_TIME.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635114 "|MAX1000|AC_MOTOR_VECTOR_TIME:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "39 15 AC_MOTOR_VECTOR_TIME.v(68) " "Verilog HDL assignment warning at AC_MOTOR_VECTOR_TIME.v(68): truncated value with size 39 to match size of target (15)" {  } { { "src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_TIME.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_TIME.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635114 "|MAX1000|AC_MOTOR_VECTOR_TIME:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "39 15 AC_MOTOR_VECTOR_TIME.v(69) " "Verilog HDL assignment warning at AC_MOTOR_VECTOR_TIME.v(69): truncated value with size 39 to match size of target (15)" {  } { { "src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_TIME.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/AC_MOTOR_VECTOR/AC_MOTOR_VECTOR_TIME.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635114 "|MAX1000|AC_MOTOR_VECTOR_TIME:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DC_MOTOR_ANTRIEB DC_MOTOR_ANTRIEB:dc_motor_antrieb " "Elaborating entity \"DC_MOTOR_ANTRIEB\" for hierarchy \"DC_MOTOR_ANTRIEB:dc_motor_antrieb\"" {  } { { "MAX1000.bdf" "dc_motor_antrieb" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 1192 288 520 1368 "dc_motor_antrieb" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564387635116 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DC_MOTOR.v(67) " "Verilog HDL assignment warning at DC_MOTOR.v(67): truncated value with size 32 to match size of target (12)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635117 "|MAX1000|DC_MOTOR_ANTRIEB:dc_motor_antrieb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DC_MOTOR.v(70) " "Verilog HDL assignment warning at DC_MOTOR.v(70): truncated value with size 32 to match size of target (12)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635117 "|MAX1000|DC_MOTOR_ANTRIEB:dc_motor_antrieb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DC_MOTOR.v(80) " "Verilog HDL assignment warning at DC_MOTOR.v(80): truncated value with size 32 to match size of target (12)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635117 "|MAX1000|DC_MOTOR_ANTRIEB:dc_motor_antrieb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DC_MOTOR.v(81) " "Verilog HDL assignment warning at DC_MOTOR.v(81): truncated value with size 32 to match size of target (12)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635117 "|MAX1000|DC_MOTOR_ANTRIEB:dc_motor_antrieb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DC_MOTOR.v(106) " "Verilog HDL assignment warning at DC_MOTOR.v(106): truncated value with size 32 to match size of target (12)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635117 "|MAX1000|DC_MOTOR_ANTRIEB:dc_motor_antrieb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DC_MOTOR.v(114) " "Verilog HDL assignment warning at DC_MOTOR.v(114): truncated value with size 32 to match size of target (12)" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro6/pro6_fpga/src/DC_MOTOR/DC_MOTOR.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564387635117 "|MAX1000|DC_MOTOR_ANTRIEB:dc_motor_antrieb"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "U_HIGH inst12 " "Port \"U_HIGH\" does not exist in macrofunction \"inst12\"" {  } { { "MAX1000.bdf" "inst12" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 480 4176 4352 624 "inst12" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564387635425 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "U_LOW inst12 " "Port \"U_LOW\" does not exist in macrofunction \"inst12\"" {  } { { "MAX1000.bdf" "inst12" { Schematic "/home/mschwarz/fhnw/pro6/pro6_fpga/MAX1000.bdf" { { 480 4176 4352 624 "inst12" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564387635426 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mschwarz/fhnw/pro6/pro6_fpga/output_files/MAX1000.map.smsg " "Generated suppressed messages file /home/mschwarz/fhnw/pro6/pro6_fpga/output_files/MAX1000.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564387635473 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 122 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 122 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1145 " "Peak virtual memory: 1145 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1564387635529 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 29 10:07:15 2019 " "Processing ended: Mon Jul 29 10:07:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1564387635529 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1564387635529 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1564387635529 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1564387635529 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 122 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 122 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1564387639667 ""}
