<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\TangNano\tv80Tests\impl\gwsynthesis\tv80Tests.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>E:\TangNano\tv80Tests\src\tv80Tests.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Oct 25 23:24:51 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1344</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>888</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>244</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">67.566(MHz)</td>
<td>15</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-522.162</td>
<td>244</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-4.800</td>
<td>core/IR_2_s0/Q</td>
<td>core/regs/RegsH_RegsH_0_0_s0/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.766</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-4.735</td>
<td>core/IR_2_s0/Q</td>
<td>core/F_4_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.700</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-4.606</td>
<td>core/IR_2_s0/Q</td>
<td>core/regs/RegsH_RegsH_0_0_s1/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.571</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-4.540</td>
<td>core/IR_2_s0/Q</td>
<td>core/F_5_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.505</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-4.514</td>
<td>core/IR_2_s0/Q</td>
<td>core/IncDecZ_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.479</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-4.434</td>
<td>core/IR_2_s0/Q</td>
<td>core/F_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.399</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-4.425</td>
<td>core/IR_2_s0/Q</td>
<td>core/F_2_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.390</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-4.386</td>
<td>core/IR_2_s0/Q</td>
<td>core/regs/RegsL_RegsL_0_0_s0/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.351</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-4.374</td>
<td>core/IR_2_s0/Q</td>
<td>core/regs/RegsH_RegsH_0_0_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.340</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-4.278</td>
<td>core/IR_0_s0/Q</td>
<td>core/A_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.243</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-4.270</td>
<td>core/IR_2_s0/Q</td>
<td>core/regs/RegsH_RegsH_0_1_s0/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.235</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-4.224</td>
<td>core/IR_0_s0/Q</td>
<td>core/A_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.189</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-4.215</td>
<td>core/IR_0_s0/Q</td>
<td>core/A_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.180</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-4.191</td>
<td>core/IR_2_s0/Q</td>
<td>core/regs/RegsL_RegsL_0_0_s1/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.157</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-4.180</td>
<td>core/IR_2_s0/Q</td>
<td>core/regs/RegsL_RegsL_0_1_s1/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.145</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-4.173</td>
<td>core/IR_2_s0/Q</td>
<td>core/F_3_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.138</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-4.159</td>
<td>core/IR_2_s0/Q</td>
<td>core/regs/RegsL_RegsL_0_0_s0/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.124</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-4.158</td>
<td>core/IR_2_s0/Q</td>
<td>core/regs/RegsH_RegsH_0_1_s0/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.123</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-4.142</td>
<td>core/IR_2_s0/Q</td>
<td>core/F_1_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.107</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-4.135</td>
<td>core/IR_2_s0/Q</td>
<td>core/ACC_1_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.100</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-4.120</td>
<td>core/IR_2_s0/Q</td>
<td>core/F_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.085</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-4.105</td>
<td>core/IR_0_s0/Q</td>
<td>core/A_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.070</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-4.104</td>
<td>core/IR_2_s0/Q</td>
<td>core/regs/RegsH_RegsH_0_1_s0/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>14.070</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-4.030</td>
<td>core/IR_2_s0/Q</td>
<td>core/regs/RegsL_RegsL_0_1_s/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.995</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-4.008</td>
<td>core/IR_2_s0/Q</td>
<td>core/regs/RegsH_RegsH_0_1_s1/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>13.973</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.427</td>
<td>core/R_3_s0/Q</td>
<td>core/R_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>2</td>
<td>0.428</td>
<td>core/R_0_s0/Q</td>
<td>core/R_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>3</td>
<td>0.428</td>
<td>core/R_5_s0/Q</td>
<td>core/R_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>4</td>
<td>0.486</td>
<td>core/Alternate_s1/Q</td>
<td>core/Alternate_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.497</td>
</tr>
<tr>
<td>5</td>
<td>0.547</td>
<td>core/Auto_Wait_t2_s0/Q</td>
<td>core/Auto_Wait_t1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.558</td>
</tr>
<tr>
<td>6</td>
<td>0.547</td>
<td>core/F_3_s0/Q</td>
<td>core/Fp_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.558</td>
</tr>
<tr>
<td>7</td>
<td>0.549</td>
<td>core/ACC_4_s0/Q</td>
<td>core/Ap_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.560</td>
</tr>
<tr>
<td>8</td>
<td>0.549</td>
<td>core/PC_2_s0/Q</td>
<td>core/HaltPC_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.560</td>
</tr>
<tr>
<td>9</td>
<td>0.550</td>
<td>core/Auto_Wait_t1_s0/Q</td>
<td>core/Auto_Wait_t2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.561</td>
</tr>
<tr>
<td>10</td>
<td>0.550</td>
<td>core/ACC_7_s0/Q</td>
<td>core/R_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.561</td>
</tr>
<tr>
<td>11</td>
<td>0.550</td>
<td>core/F_7_s0/Q</td>
<td>core/Fp_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.561</td>
</tr>
<tr>
<td>12</td>
<td>0.550</td>
<td>core/PC_7_s0/Q</td>
<td>core/HaltPC_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.561</td>
</tr>
<tr>
<td>13</td>
<td>0.550</td>
<td>core/PC_12_s0/Q</td>
<td>core/HaltPC_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.561</td>
</tr>
<tr>
<td>14</td>
<td>0.551</td>
<td>core/mcycle_5_s0/Q</td>
<td>core/Pre_XY_F_M_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.562</td>
</tr>
<tr>
<td>15</td>
<td>0.553</td>
<td>core/PC_14_s0/Q</td>
<td>core/HaltPC_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.564</td>
</tr>
<tr>
<td>16</td>
<td>0.554</td>
<td>core/PC_11_s0/Q</td>
<td>core/HaltPC_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>17</td>
<td>0.556</td>
<td>core/PC_9_s0/Q</td>
<td>core/HaltPC_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.567</td>
</tr>
<tr>
<td>18</td>
<td>0.557</td>
<td>core/R_4_s0/Q</td>
<td>core/R_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>19</td>
<td>0.558</td>
<td>core/ACC_7_s0/Q</td>
<td>core/Ap_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.569</td>
</tr>
<tr>
<td>20</td>
<td>0.559</td>
<td>core/R_6_s0/Q</td>
<td>core/R_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>21</td>
<td>0.560</td>
<td>core/R_1_s0/Q</td>
<td>core/R_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>22</td>
<td>0.560</td>
<td>core/R_2_s0/Q</td>
<td>core/R_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>23</td>
<td>0.565</td>
<td>core/PC_3_s0/Q</td>
<td>core/HaltPC_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>24</td>
<td>0.659</td>
<td>core/tstate_5_s0/Q</td>
<td>core/tstate_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.670</td>
</tr>
<tr>
<td>25</td>
<td>0.662</td>
<td>core/NMI_s_s0/Q</td>
<td>core/IntCycle_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.673</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>wr_n_s2</td>
</tr>
<tr>
<td>2</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>iorq_n_s2</td>
</tr>
<tr>
<td>3</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>di_reg_7_s0</td>
</tr>
<tr>
<td>4</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>di_reg_3_s0</td>
</tr>
<tr>
<td>5</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>core/PC_11_s0</td>
</tr>
<tr>
<td>6</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>core/HaltPC_11_s0</td>
</tr>
<tr>
<td>7</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>core/TmpAddr_11_s0</td>
</tr>
<tr>
<td>8</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>core/Fp_3_s0</td>
</tr>
<tr>
<td>9</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>core/IntE_FF2_s0</td>
</tr>
<tr>
<td>10</td>
<td>1.152</td>
<td>2.152</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>core/IntE_FF1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.267</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/regs/RegsH_RegsH_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td>core/IR_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R13C14[1][B]</td>
<td style=" font-weight:bold;">core/IR_2_s0/Q</td>
</tr>
<tr>
<td>7.703</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>core/mcode/ExchangeAF_Z_s3/I2</td>
</tr>
<tr>
<td>8.258</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/ExchangeAF_Z_s3/F</td>
</tr>
<tr>
<td>9.278</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][B]</td>
<td>core/mcode/mcycles_d_2_s12/I3</td>
</tr>
<tr>
<td>9.731</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C10[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/mcycles_d_2_s12/F</td>
</tr>
<tr>
<td>10.258</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>core/mcode/Set_BusB_To_Z_2_s9/I2</td>
</tr>
<tr>
<td>10.711</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C10[0][B]</td>
<td style=" background: #97FFFF;">core/mcode/Set_BusB_To_Z_2_s9/F</td>
</tr>
<tr>
<td>11.481</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][B]</td>
<td>core/RegDIH_4_s5/I1</td>
</tr>
<tr>
<td>11.852</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C12[3][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_4_s5/F</td>
</tr>
<tr>
<td>12.546</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td>core/RegAddrA_0_s10/I0</td>
</tr>
<tr>
<td>12.999</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s10/F</td>
</tr>
<tr>
<td>13.533</td>
<td>0.534</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>core/RegAddrA_2_s9/I0</td>
</tr>
<tr>
<td>13.904</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s9/F</td>
</tr>
<tr>
<td>14.058</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][A]</td>
<td>core/RegAddrA_2_s6/I3</td>
</tr>
<tr>
<td>14.511</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R16C12[1][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s6/F</td>
</tr>
<tr>
<td>16.022</td>
<td>1.511</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C17</td>
<td>core/regs/RegsH_RegsH_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>16.539</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C17</td>
<td style=" background: #97FFFF;">core/regs/RegsH_RegsH_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>16.956</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[1][A]</td>
<td>core/ID16[8]_1_s/I0</td>
</tr>
<tr>
<td>17.505</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C16[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[8]_1_s/COUT</td>
</tr>
<tr>
<td>17.505</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C16[1][B]</td>
<td>core/ID16[9]_1_s/CIN</td>
</tr>
<tr>
<td>17.975</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C16[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[9]_1_s/SUM</td>
</tr>
<tr>
<td>18.393</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[0][B]</td>
<td>core/RegDIH_1_s5/I3</td>
</tr>
<tr>
<td>18.764</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C15[0][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_1_s5/F</td>
</tr>
<tr>
<td>18.768</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[1][B]</td>
<td>core/RegDIH_1_s3/I2</td>
</tr>
<tr>
<td>19.323</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C15[1][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_1_s3/F</td>
</tr>
<tr>
<td>19.720</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[0][B]</td>
<td>core/RegDIH_1_s2/I2</td>
</tr>
<tr>
<td>20.091</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C15[0][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_1_s2/F</td>
</tr>
<tr>
<td>20.096</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][A]</td>
<td>core/RegDIH_1_s0/I1</td>
</tr>
<tr>
<td>20.651</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C15[3][A]</td>
<td style=" background: #97FFFF;">core/RegDIH_1_s0/F</td>
</tr>
<tr>
<td>21.267</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16</td>
<td style=" font-weight:bold;">core/regs/RegsH_RegsH_0_0_s0/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16</td>
<td>core/regs/RegsH_RegsH_0_0_s0/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C16</td>
<td>core/regs/RegsH_RegsH_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.497, 44.001%; route: 8.037, 54.428%; tC2Q: 0.232, 1.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/F_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td>core/IR_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R13C14[1][B]</td>
<td style=" font-weight:bold;">core/IR_2_s0/Q</td>
</tr>
<tr>
<td>7.958</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>core/n978_s8/I0</td>
</tr>
<tr>
<td>8.475</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R8C6[0][B]</td>
<td style=" background: #97FFFF;">core/n978_s8/F</td>
</tr>
<tr>
<td>8.901</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[0][A]</td>
<td>core/mcode/Set_BusB_To_Z_2_s23/I3</td>
</tr>
<tr>
<td>9.354</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C6[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/Set_BusB_To_Z_2_s23/F</td>
</tr>
<tr>
<td>10.372</td>
<td>1.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>core/mcode/mcycles_d_2_s6/I2</td>
</tr>
<tr>
<td>10.834</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/mcycles_d_2_s6/F</td>
</tr>
<tr>
<td>11.010</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td>core/mcode/tstates_0_s5/I0</td>
</tr>
<tr>
<td>11.472</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_0_s5/F</td>
</tr>
<tr>
<td>11.473</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>core/mcode/tstates_0_s3/I3</td>
</tr>
<tr>
<td>12.028</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_0_s3/F</td>
</tr>
<tr>
<td>12.441</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>core/mcode/tstates_0_s1/I3</td>
</tr>
<tr>
<td>12.990</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_0_s1/F</td>
</tr>
<tr>
<td>12.992</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>core/mcode/tstates_0_s/I1</td>
</tr>
<tr>
<td>13.363</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_0_s/F</td>
</tr>
<tr>
<td>14.277</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>core/last_tstate_s19/I2</td>
</tr>
<tr>
<td>14.794</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">core/last_tstate_s19/F</td>
</tr>
<tr>
<td>14.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>core/last_tstate_s16/I1</td>
</tr>
<tr>
<td>14.897</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">core/last_tstate_s16/O</td>
</tr>
<tr>
<td>14.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>core/last_tstate_s13/I0</td>
</tr>
<tr>
<td>15.000</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R9C14[2][B]</td>
<td style=" background: #97FFFF;">core/last_tstate_s13/O</td>
</tr>
<tr>
<td>16.205</td>
<td>1.205</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[3][A]</td>
<td>core/n3371_s1/I0</td>
</tr>
<tr>
<td>16.576</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C11[3][A]</td>
<td style=" background: #97FFFF;">core/n3371_s1/F</td>
</tr>
<tr>
<td>17.356</td>
<td>0.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>core/ACC_6_s5/I3</td>
</tr>
<tr>
<td>17.911</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">core/ACC_6_s5/F</td>
</tr>
<tr>
<td>18.605</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[1][B]</td>
<td>core/F_1_s9/I0</td>
</tr>
<tr>
<td>19.122</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C14[1][B]</td>
<td style=" background: #97FFFF;">core/F_1_s9/F</td>
</tr>
<tr>
<td>19.915</td>
<td>0.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][B]</td>
<td>core/F_4_s7/I3</td>
</tr>
<tr>
<td>20.485</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C19[0][B]</td>
<td style=" background: #97FFFF;">core/F_4_s7/F</td>
</tr>
<tr>
<td>20.487</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>core/F_4_s12/I0</td>
</tr>
<tr>
<td>21.057</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td style=" background: #97FFFF;">core/F_4_s12/F</td>
</tr>
<tr>
<td>21.201</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td style=" font-weight:bold;">core/F_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>core/F_4_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>core/F_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.675, 45.409%; route: 7.793, 53.013%; tC2Q: 0.232, 1.578%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/regs/RegsH_RegsH_0_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td>core/IR_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R13C14[1][B]</td>
<td style=" font-weight:bold;">core/IR_2_s0/Q</td>
</tr>
<tr>
<td>7.703</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>core/mcode/ExchangeAF_Z_s3/I2</td>
</tr>
<tr>
<td>8.258</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/ExchangeAF_Z_s3/F</td>
</tr>
<tr>
<td>9.278</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][B]</td>
<td>core/mcode/mcycles_d_2_s12/I3</td>
</tr>
<tr>
<td>9.731</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C10[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/mcycles_d_2_s12/F</td>
</tr>
<tr>
<td>10.258</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>core/mcode/Set_BusB_To_Z_2_s9/I2</td>
</tr>
<tr>
<td>10.711</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C10[0][B]</td>
<td style=" background: #97FFFF;">core/mcode/Set_BusB_To_Z_2_s9/F</td>
</tr>
<tr>
<td>11.481</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][B]</td>
<td>core/RegDIH_4_s5/I1</td>
</tr>
<tr>
<td>11.852</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C12[3][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_4_s5/F</td>
</tr>
<tr>
<td>12.546</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td>core/RegAddrA_0_s10/I0</td>
</tr>
<tr>
<td>12.999</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s10/F</td>
</tr>
<tr>
<td>13.533</td>
<td>0.534</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>core/RegAddrA_2_s9/I0</td>
</tr>
<tr>
<td>13.904</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s9/F</td>
</tr>
<tr>
<td>14.058</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][A]</td>
<td>core/RegAddrA_2_s6/I3</td>
</tr>
<tr>
<td>14.511</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R16C12[1][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s6/F</td>
</tr>
<tr>
<td>16.022</td>
<td>1.511</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C17</td>
<td>core/regs/RegsH_RegsH_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>16.539</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C17</td>
<td style=" background: #97FFFF;">core/regs/RegsH_RegsH_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>16.956</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[1][A]</td>
<td>core/ID16[8]_1_s/I0</td>
</tr>
<tr>
<td>17.505</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C16[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[8]_1_s/COUT</td>
</tr>
<tr>
<td>17.505</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C16[1][B]</td>
<td>core/ID16[9]_1_s/CIN</td>
</tr>
<tr>
<td>17.975</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C16[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[9]_1_s/SUM</td>
</tr>
<tr>
<td>18.393</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[0][B]</td>
<td>core/RegDIH_1_s5/I3</td>
</tr>
<tr>
<td>18.764</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C15[0][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_1_s5/F</td>
</tr>
<tr>
<td>18.768</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[1][B]</td>
<td>core/RegDIH_1_s3/I2</td>
</tr>
<tr>
<td>19.323</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C15[1][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_1_s3/F</td>
</tr>
<tr>
<td>19.720</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[0][B]</td>
<td>core/RegDIH_1_s2/I2</td>
</tr>
<tr>
<td>20.091</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C15[0][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_1_s2/F</td>
</tr>
<tr>
<td>20.096</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][A]</td>
<td>core/RegDIH_1_s0/I1</td>
</tr>
<tr>
<td>20.651</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C15[3][A]</td>
<td style=" background: #97FFFF;">core/RegDIH_1_s0/F</td>
</tr>
<tr>
<td>21.073</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C17</td>
<td style=" font-weight:bold;">core/regs/RegsH_RegsH_0_0_s1/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C17</td>
<td>core/regs/RegsH_RegsH_0_0_s1/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C17</td>
<td>core/regs/RegsH_RegsH_0_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.497, 44.587%; route: 7.842, 53.820%; tC2Q: 0.232, 1.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/F_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td>core/IR_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R13C14[1][B]</td>
<td style=" font-weight:bold;">core/IR_2_s0/Q</td>
</tr>
<tr>
<td>7.958</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>core/n978_s8/I0</td>
</tr>
<tr>
<td>8.475</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R8C6[0][B]</td>
<td style=" background: #97FFFF;">core/n978_s8/F</td>
</tr>
<tr>
<td>8.901</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[0][A]</td>
<td>core/mcode/Set_BusB_To_Z_2_s23/I3</td>
</tr>
<tr>
<td>9.354</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C6[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/Set_BusB_To_Z_2_s23/F</td>
</tr>
<tr>
<td>10.372</td>
<td>1.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>core/mcode/mcycles_d_2_s6/I2</td>
</tr>
<tr>
<td>10.834</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/mcycles_d_2_s6/F</td>
</tr>
<tr>
<td>11.010</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td>core/mcode/tstates_0_s5/I0</td>
</tr>
<tr>
<td>11.472</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_0_s5/F</td>
</tr>
<tr>
<td>11.473</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>core/mcode/tstates_0_s3/I3</td>
</tr>
<tr>
<td>12.028</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_0_s3/F</td>
</tr>
<tr>
<td>12.441</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>core/mcode/tstates_0_s1/I3</td>
</tr>
<tr>
<td>12.990</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_0_s1/F</td>
</tr>
<tr>
<td>12.992</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>core/mcode/tstates_0_s/I1</td>
</tr>
<tr>
<td>13.363</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_0_s/F</td>
</tr>
<tr>
<td>14.277</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>core/last_tstate_s19/I2</td>
</tr>
<tr>
<td>14.794</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">core/last_tstate_s19/F</td>
</tr>
<tr>
<td>14.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>core/last_tstate_s16/I1</td>
</tr>
<tr>
<td>14.897</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">core/last_tstate_s16/O</td>
</tr>
<tr>
<td>14.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>core/last_tstate_s13/I0</td>
</tr>
<tr>
<td>15.000</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R9C14[2][B]</td>
<td style=" background: #97FFFF;">core/last_tstate_s13/O</td>
</tr>
<tr>
<td>16.205</td>
<td>1.205</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[3][A]</td>
<td>core/n3371_s1/I0</td>
</tr>
<tr>
<td>16.576</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C11[3][A]</td>
<td style=" background: #97FFFF;">core/n3371_s1/F</td>
</tr>
<tr>
<td>17.356</td>
<td>0.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>core/ACC_6_s5/I3</td>
</tr>
<tr>
<td>17.911</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">core/ACC_6_s5/F</td>
</tr>
<tr>
<td>18.771</td>
<td>0.860</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[2][B]</td>
<td>core/F_5_s7/I0</td>
</tr>
<tr>
<td>19.224</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C14[2][B]</td>
<td style=" background: #97FFFF;">core/F_5_s7/F</td>
</tr>
<tr>
<td>19.637</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13[3][B]</td>
<td>core/F_5_s6/I0</td>
</tr>
<tr>
<td>20.099</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R23C13[3][B]</td>
<td style=" background: #97FFFF;">core/F_5_s6/F</td>
</tr>
<tr>
<td>21.006</td>
<td>0.907</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C9[1][B]</td>
<td style=" font-weight:bold;">core/F_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C9[1][B]</td>
<td>core/F_5_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C9[1][B]</td>
<td>core/F_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.933, 40.903%; route: 8.340, 57.497%; tC2Q: 0.232, 1.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/IncDecZ_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td>core/IR_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R13C14[1][B]</td>
<td style=" font-weight:bold;">core/IR_2_s0/Q</td>
</tr>
<tr>
<td>7.703</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>core/mcode/ExchangeAF_Z_s3/I2</td>
</tr>
<tr>
<td>8.258</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/ExchangeAF_Z_s3/F</td>
</tr>
<tr>
<td>9.278</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][B]</td>
<td>core/mcode/mcycles_d_2_s12/I3</td>
</tr>
<tr>
<td>9.731</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C10[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/mcycles_d_2_s12/F</td>
</tr>
<tr>
<td>10.258</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>core/mcode/Set_BusB_To_Z_2_s9/I2</td>
</tr>
<tr>
<td>10.711</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C10[0][B]</td>
<td style=" background: #97FFFF;">core/mcode/Set_BusB_To_Z_2_s9/F</td>
</tr>
<tr>
<td>11.481</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][B]</td>
<td>core/RegDIH_4_s5/I1</td>
</tr>
<tr>
<td>11.852</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C12[3][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_4_s5/F</td>
</tr>
<tr>
<td>12.546</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td>core/RegAddrA_0_s10/I0</td>
</tr>
<tr>
<td>12.999</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s10/F</td>
</tr>
<tr>
<td>13.533</td>
<td>0.534</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>core/RegAddrA_2_s9/I0</td>
</tr>
<tr>
<td>13.904</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s9/F</td>
</tr>
<tr>
<td>14.058</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][A]</td>
<td>core/RegAddrA_2_s6/I3</td>
</tr>
<tr>
<td>14.511</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R16C12[1][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s6/F</td>
</tr>
<tr>
<td>16.022</td>
<td>1.511</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C17</td>
<td>core/regs/RegsH_RegsH_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>16.539</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C17</td>
<td style=" background: #97FFFF;">core/regs/RegsH_RegsH_0_0_s1/DO[3]</td>
</tr>
<tr>
<td>17.183</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][B]</td>
<td>core/ID16[11]_1_s/I0</td>
</tr>
<tr>
<td>17.732</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C16[2][B]</td>
<td style=" background: #97FFFF;">core/ID16[11]_1_s/COUT</td>
</tr>
<tr>
<td>17.732</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C17[0][A]</td>
<td>core/ID16[12]_1_s/CIN</td>
</tr>
<tr>
<td>17.767</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C17[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[12]_1_s/COUT</td>
</tr>
<tr>
<td>17.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[0][B]</td>
<td>core/ID16[13]_1_s/CIN</td>
</tr>
<tr>
<td>17.802</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[13]_1_s/COUT</td>
</tr>
<tr>
<td>17.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[1][A]</td>
<td>core/ID16[14]_1_s/CIN</td>
</tr>
<tr>
<td>17.837</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[14]_1_s/COUT</td>
</tr>
<tr>
<td>17.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[1][B]</td>
<td>core/ID16[15]_1_s/CIN</td>
</tr>
<tr>
<td>18.307</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C17[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[15]_1_s/SUM</td>
</tr>
<tr>
<td>18.482</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[0][A]</td>
<td>core/n1853_s11/I3</td>
</tr>
<tr>
<td>18.999</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C17[0][A]</td>
<td style=" background: #97FFFF;">core/n1853_s11/F</td>
</tr>
<tr>
<td>19.396</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td>core/n1853_s3/I2</td>
</tr>
<tr>
<td>19.913</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C16[2][B]</td>
<td style=" background: #97FFFF;">core/n1853_s3/F</td>
</tr>
<tr>
<td>20.431</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td>core/n1853_s0/I2</td>
</tr>
<tr>
<td>20.980</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td style=" background: #97FFFF;">core/n1853_s0/F</td>
</tr>
<tr>
<td>20.980</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td style=" font-weight:bold;">core/IncDecZ_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C12[1][B]</td>
<td>core/IncDecZ_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C12[1][B]</td>
<td>core/IncDecZ_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.334, 43.743%; route: 7.913, 54.655%; tC2Q: 0.232, 1.602%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.434</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/F_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td>core/IR_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R13C14[1][B]</td>
<td style=" font-weight:bold;">core/IR_2_s0/Q</td>
</tr>
<tr>
<td>7.958</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>core/n978_s8/I0</td>
</tr>
<tr>
<td>8.475</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R8C6[0][B]</td>
<td style=" background: #97FFFF;">core/n978_s8/F</td>
</tr>
<tr>
<td>8.901</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[0][A]</td>
<td>core/mcode/Set_BusB_To_Z_2_s23/I3</td>
</tr>
<tr>
<td>9.354</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C6[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/Set_BusB_To_Z_2_s23/F</td>
</tr>
<tr>
<td>10.372</td>
<td>1.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>core/mcode/mcycles_d_2_s6/I2</td>
</tr>
<tr>
<td>10.834</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/mcycles_d_2_s6/F</td>
</tr>
<tr>
<td>11.010</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td>core/mcode/tstates_0_s5/I0</td>
</tr>
<tr>
<td>11.472</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_0_s5/F</td>
</tr>
<tr>
<td>11.473</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>core/mcode/tstates_0_s3/I3</td>
</tr>
<tr>
<td>12.028</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_0_s3/F</td>
</tr>
<tr>
<td>12.441</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>core/mcode/tstates_0_s1/I3</td>
</tr>
<tr>
<td>12.990</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_0_s1/F</td>
</tr>
<tr>
<td>12.992</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>core/mcode/tstates_0_s/I1</td>
</tr>
<tr>
<td>13.363</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_0_s/F</td>
</tr>
<tr>
<td>14.277</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>core/last_tstate_s19/I2</td>
</tr>
<tr>
<td>14.794</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">core/last_tstate_s19/F</td>
</tr>
<tr>
<td>14.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>core/last_tstate_s16/I1</td>
</tr>
<tr>
<td>14.897</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">core/last_tstate_s16/O</td>
</tr>
<tr>
<td>14.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>core/last_tstate_s13/I0</td>
</tr>
<tr>
<td>15.000</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R9C14[2][B]</td>
<td style=" background: #97FFFF;">core/last_tstate_s13/O</td>
</tr>
<tr>
<td>16.205</td>
<td>1.205</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[3][B]</td>
<td>core/n1254_s12/I0</td>
</tr>
<tr>
<td>16.576</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[3][B]</td>
<td style=" background: #97FFFF;">core/n1254_s12/F</td>
</tr>
<tr>
<td>16.581</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td>core/n1254_s5/I0</td>
</tr>
<tr>
<td>17.098</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C11[0][A]</td>
<td style=" background: #97FFFF;">core/n1254_s5/F</td>
</tr>
<tr>
<td>17.786</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td>core/F_6_s4/I0</td>
</tr>
<tr>
<td>18.157</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C12[1][A]</td>
<td style=" background: #97FFFF;">core/F_6_s4/F</td>
</tr>
<tr>
<td>18.579</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[1][A]</td>
<td>core/n1449_s7/I3</td>
</tr>
<tr>
<td>18.950</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C13[1][A]</td>
<td style=" background: #97FFFF;">core/n1449_s7/F</td>
</tr>
<tr>
<td>19.887</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[3][B]</td>
<td>core/n1452_s5/I3</td>
</tr>
<tr>
<td>20.349</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C18[3][B]</td>
<td style=" background: #97FFFF;">core/n1452_s5/F</td>
</tr>
<tr>
<td>20.351</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[2][B]</td>
<td>core/n1452_s4/I2</td>
</tr>
<tr>
<td>20.900</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C18[2][B]</td>
<td style=" background: #97FFFF;">core/n1452_s4/F</td>
</tr>
<tr>
<td>20.900</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[2][B]</td>
<td style=" font-weight:bold;">core/F_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[2][B]</td>
<td>core/F_1_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C18[2][B]</td>
<td>core/F_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.733, 46.762%; route: 7.434, 51.627%; tC2Q: 0.232, 1.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/F_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td>core/IR_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R13C14[1][B]</td>
<td style=" font-weight:bold;">core/IR_2_s0/Q</td>
</tr>
<tr>
<td>7.958</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>core/n978_s8/I0</td>
</tr>
<tr>
<td>8.475</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R8C6[0][B]</td>
<td style=" background: #97FFFF;">core/n978_s8/F</td>
</tr>
<tr>
<td>8.901</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[0][A]</td>
<td>core/mcode/Set_BusB_To_Z_2_s23/I3</td>
</tr>
<tr>
<td>9.354</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C6[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/Set_BusB_To_Z_2_s23/F</td>
</tr>
<tr>
<td>10.372</td>
<td>1.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>core/mcode/mcycles_d_2_s6/I2</td>
</tr>
<tr>
<td>10.834</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/mcycles_d_2_s6/F</td>
</tr>
<tr>
<td>11.010</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td>core/mcode/tstates_0_s5/I0</td>
</tr>
<tr>
<td>11.472</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_0_s5/F</td>
</tr>
<tr>
<td>11.473</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>core/mcode/tstates_0_s3/I3</td>
</tr>
<tr>
<td>12.028</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_0_s3/F</td>
</tr>
<tr>
<td>12.441</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>core/mcode/tstates_0_s1/I3</td>
</tr>
<tr>
<td>12.990</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_0_s1/F</td>
</tr>
<tr>
<td>12.992</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>core/mcode/tstates_0_s/I1</td>
</tr>
<tr>
<td>13.363</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_0_s/F</td>
</tr>
<tr>
<td>14.277</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>core/last_tstate_s19/I2</td>
</tr>
<tr>
<td>14.794</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">core/last_tstate_s19/F</td>
</tr>
<tr>
<td>14.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>core/last_tstate_s16/I1</td>
</tr>
<tr>
<td>14.897</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">core/last_tstate_s16/O</td>
</tr>
<tr>
<td>14.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>core/last_tstate_s13/I0</td>
</tr>
<tr>
<td>15.000</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R9C14[2][B]</td>
<td style=" background: #97FFFF;">core/last_tstate_s13/O</td>
</tr>
<tr>
<td>16.205</td>
<td>1.205</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[3][B]</td>
<td>core/n1254_s12/I0</td>
</tr>
<tr>
<td>16.576</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[3][B]</td>
<td style=" background: #97FFFF;">core/n1254_s12/F</td>
</tr>
<tr>
<td>16.581</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td>core/n1254_s5/I0</td>
</tr>
<tr>
<td>17.098</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C11[0][A]</td>
<td style=" background: #97FFFF;">core/n1254_s5/F</td>
</tr>
<tr>
<td>17.786</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td>core/F_6_s4/I0</td>
</tr>
<tr>
<td>18.157</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C12[1][A]</td>
<td style=" background: #97FFFF;">core/F_6_s4/F</td>
</tr>
<tr>
<td>18.170</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[0][A]</td>
<td>core/F_6_s2/I1</td>
</tr>
<tr>
<td>18.541</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C12[0][A]</td>
<td style=" background: #97FFFF;">core/F_6_s2/F</td>
</tr>
<tr>
<td>18.954</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C12[0][A]</td>
<td>core/F_7_s6/I3</td>
</tr>
<tr>
<td>19.509</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C12[0][A]</td>
<td style=" background: #97FFFF;">core/F_7_s6/F</td>
</tr>
<tr>
<td>20.198</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C8[1][A]</td>
<td>core/F_2_s7/I3</td>
</tr>
<tr>
<td>20.747</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C8[1][A]</td>
<td style=" background: #97FFFF;">core/F_2_s7/F</td>
</tr>
<tr>
<td>20.891</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[0][B]</td>
<td style=" font-weight:bold;">core/F_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[0][B]</td>
<td>core/F_2_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C8[0][B]</td>
<td>core/F_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.826, 47.436%; route: 7.332, 50.952%; tC2Q: 0.232, 1.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/regs/RegsL_RegsL_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td>core/IR_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R13C14[1][B]</td>
<td style=" font-weight:bold;">core/IR_2_s0/Q</td>
</tr>
<tr>
<td>7.703</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>core/mcode/ExchangeAF_Z_s3/I2</td>
</tr>
<tr>
<td>8.258</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/ExchangeAF_Z_s3/F</td>
</tr>
<tr>
<td>9.278</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][B]</td>
<td>core/mcode/mcycles_d_2_s12/I3</td>
</tr>
<tr>
<td>9.731</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C10[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/mcycles_d_2_s12/F</td>
</tr>
<tr>
<td>10.258</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>core/mcode/Set_BusB_To_Z_2_s9/I2</td>
</tr>
<tr>
<td>10.711</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C10[0][B]</td>
<td style=" background: #97FFFF;">core/mcode/Set_BusB_To_Z_2_s9/F</td>
</tr>
<tr>
<td>11.481</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][B]</td>
<td>core/RegDIH_4_s5/I1</td>
</tr>
<tr>
<td>11.852</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C12[3][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_4_s5/F</td>
</tr>
<tr>
<td>12.546</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td>core/RegAddrA_0_s10/I0</td>
</tr>
<tr>
<td>12.999</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s10/F</td>
</tr>
<tr>
<td>13.533</td>
<td>0.534</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>core/RegAddrA_2_s9/I0</td>
</tr>
<tr>
<td>13.904</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s9/F</td>
</tr>
<tr>
<td>14.058</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][A]</td>
<td>core/RegAddrA_2_s6/I3</td>
</tr>
<tr>
<td>14.511</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R16C12[1][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s6/F</td>
</tr>
<tr>
<td>15.469</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C18</td>
<td>core/regs/RegsL_RegsL_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>15.986</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C18</td>
<td style=" background: #97FFFF;">core/regs/RegsL_RegsL_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>16.641</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C15[0][A]</td>
<td>core/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>17.190</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C15[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>17.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C15[0][B]</td>
<td>core/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>17.660</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C15[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[1]_1_s/SUM</td>
</tr>
<tr>
<td>17.840</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[3][A]</td>
<td>core/RegDIL_1_s5/I3</td>
</tr>
<tr>
<td>18.410</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C15[3][A]</td>
<td style=" background: #97FFFF;">core/RegDIL_1_s5/F</td>
</tr>
<tr>
<td>18.411</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C15[0][A]</td>
<td>core/RegDIL_1_s3/I2</td>
</tr>
<tr>
<td>18.873</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C15[0][A]</td>
<td style=" background: #97FFFF;">core/RegDIL_1_s3/F</td>
</tr>
<tr>
<td>19.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C15[3][A]</td>
<td>core/RegDIL_1_s2/I2</td>
</tr>
<tr>
<td>19.616</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C15[3][A]</td>
<td style=" background: #97FFFF;">core/RegDIL_1_s2/F</td>
</tr>
<tr>
<td>19.788</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[0][A]</td>
<td>core/RegDIL_1_s0/I1</td>
</tr>
<tr>
<td>20.159</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C15[0][A]</td>
<td style=" background: #97FFFF;">core/RegDIL_1_s0/F</td>
</tr>
<tr>
<td>20.852</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17</td>
<td style=" font-weight:bold;">core/regs/RegsL_RegsL_0_0_s0/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17</td>
<td>core/regs/RegsL_RegsL_0_0_s0/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C17</td>
<td>core/regs/RegsL_RegsL_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.618, 46.116%; route: 7.501, 52.268%; tC2Q: 0.232, 1.617%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/regs/RegsH_RegsH_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td>core/IR_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R13C14[1][B]</td>
<td style=" font-weight:bold;">core/IR_2_s0/Q</td>
</tr>
<tr>
<td>7.703</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>core/mcode/ExchangeAF_Z_s3/I2</td>
</tr>
<tr>
<td>8.258</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/ExchangeAF_Z_s3/F</td>
</tr>
<tr>
<td>9.278</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][B]</td>
<td>core/mcode/mcycles_d_2_s12/I3</td>
</tr>
<tr>
<td>9.731</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C10[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/mcycles_d_2_s12/F</td>
</tr>
<tr>
<td>10.258</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>core/mcode/Set_BusB_To_Z_2_s9/I2</td>
</tr>
<tr>
<td>10.711</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C10[0][B]</td>
<td style=" background: #97FFFF;">core/mcode/Set_BusB_To_Z_2_s9/F</td>
</tr>
<tr>
<td>11.481</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][B]</td>
<td>core/RegDIH_4_s5/I1</td>
</tr>
<tr>
<td>11.852</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C12[3][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_4_s5/F</td>
</tr>
<tr>
<td>12.546</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td>core/RegAddrA_0_s10/I0</td>
</tr>
<tr>
<td>12.999</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s10/F</td>
</tr>
<tr>
<td>13.533</td>
<td>0.534</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>core/RegAddrA_2_s9/I0</td>
</tr>
<tr>
<td>13.904</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s9/F</td>
</tr>
<tr>
<td>14.058</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][A]</td>
<td>core/RegAddrA_2_s6/I3</td>
</tr>
<tr>
<td>14.511</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R16C12[1][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s6/F</td>
</tr>
<tr>
<td>16.022</td>
<td>1.511</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C17</td>
<td>core/regs/RegsH_RegsH_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>16.539</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C17</td>
<td style=" background: #97FFFF;">core/regs/RegsH_RegsH_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>16.956</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[1][A]</td>
<td>core/ID16[8]_1_s/I0</td>
</tr>
<tr>
<td>17.505</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C16[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[8]_1_s/COUT</td>
</tr>
<tr>
<td>17.505</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C16[1][B]</td>
<td>core/ID16[9]_1_s/CIN</td>
</tr>
<tr>
<td>17.975</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C16[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[9]_1_s/SUM</td>
</tr>
<tr>
<td>18.393</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[0][B]</td>
<td>core/RegDIH_1_s5/I3</td>
</tr>
<tr>
<td>18.764</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C15[0][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_1_s5/F</td>
</tr>
<tr>
<td>18.768</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[1][B]</td>
<td>core/RegDIH_1_s3/I2</td>
</tr>
<tr>
<td>19.323</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C15[1][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_1_s3/F</td>
</tr>
<tr>
<td>19.720</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[0][B]</td>
<td>core/RegDIH_1_s2/I2</td>
</tr>
<tr>
<td>20.091</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C15[0][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_1_s2/F</td>
</tr>
<tr>
<td>20.096</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][A]</td>
<td>core/RegDIH_1_s0/I1</td>
</tr>
<tr>
<td>20.666</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C15[3][A]</td>
<td style=" background: #97FFFF;">core/RegDIH_1_s0/F</td>
</tr>
<tr>
<td>20.841</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C15</td>
<td style=" font-weight:bold;">core/regs/RegsH_RegsH_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C15</td>
<td>core/regs/RegsH_RegsH_0_0_s/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C15</td>
<td>core/regs/RegsH_RegsH_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.512, 45.413%; route: 7.596, 52.969%; tC2Q: 0.232, 1.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/A_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>core/IR_0_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R9C10[2][A]</td>
<td style=" font-weight:bold;">core/IR_0_s0/Q</td>
</tr>
<tr>
<td>8.327</td>
<td>1.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[3][B]</td>
<td>core/n3350_s1/I0</td>
</tr>
<tr>
<td>8.844</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R12C12[3][B]</td>
<td style=" background: #97FFFF;">core/n3350_s1/F</td>
</tr>
<tr>
<td>9.320</td>
<td>0.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[3][B]</td>
<td>core/mcode/mcycles_d_1_s14/I3</td>
</tr>
<tr>
<td>9.875</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C11[3][B]</td>
<td style=" background: #97FFFF;">core/mcode/mcycles_d_1_s14/F</td>
</tr>
<tr>
<td>11.575</td>
<td>1.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td>core/n374_s11/I1</td>
</tr>
<tr>
<td>12.028</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C13[2][A]</td>
<td style=" background: #97FFFF;">core/n374_s11/F</td>
</tr>
<tr>
<td>12.712</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>core/n967_s11/I3</td>
</tr>
<tr>
<td>13.083</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td style=" background: #97FFFF;">core/n967_s11/F</td>
</tr>
<tr>
<td>13.087</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>core/n967_s5/I3</td>
</tr>
<tr>
<td>13.458</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C16[2][B]</td>
<td style=" background: #97FFFF;">core/n967_s5/F</td>
</tr>
<tr>
<td>14.123</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>core/n1840_s5/I3</td>
</tr>
<tr>
<td>14.678</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">core/n1840_s5/F</td>
</tr>
<tr>
<td>15.412</td>
<td>0.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>core/n440_s13/I2</td>
</tr>
<tr>
<td>15.929</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">core/n440_s13/F</td>
</tr>
<tr>
<td>16.614</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C10[2][A]</td>
<td>core/n440_s11/S0</td>
</tr>
<tr>
<td>16.883</td>
<td>0.269</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C10[2][A]</td>
<td style=" background: #97FFFF;">core/n440_s11/O</td>
</tr>
<tr>
<td>17.061</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[1][B]</td>
<td>core/n966_s7/I0</td>
</tr>
<tr>
<td>17.610</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C10[1][B]</td>
<td style=" background: #97FFFF;">core/n966_s7/F</td>
</tr>
<tr>
<td>17.612</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[3][A]</td>
<td>core/n966_s3/I0</td>
</tr>
<tr>
<td>18.167</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C10[3][A]</td>
<td style=" background: #97FFFF;">core/n966_s3/F</td>
</tr>
<tr>
<td>18.823</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[2][A]</td>
<td>core/n966_s0/I2</td>
</tr>
<tr>
<td>19.276</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C11[2][A]</td>
<td style=" background: #97FFFF;">core/n966_s0/F</td>
</tr>
<tr>
<td>20.744</td>
<td>1.469</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT22[A]</td>
<td style=" font-weight:bold;">core/A_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT22[A]</td>
<td>core/A_15_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT22[A]</td>
<td>core/A_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.165, 36.263%; route: 8.846, 62.108%; tC2Q: 0.232, 1.629%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/regs/RegsH_RegsH_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td>core/IR_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R13C14[1][B]</td>
<td style=" font-weight:bold;">core/IR_2_s0/Q</td>
</tr>
<tr>
<td>7.703</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>core/mcode/ExchangeAF_Z_s3/I2</td>
</tr>
<tr>
<td>8.258</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/ExchangeAF_Z_s3/F</td>
</tr>
<tr>
<td>9.278</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][B]</td>
<td>core/mcode/mcycles_d_2_s12/I3</td>
</tr>
<tr>
<td>9.731</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C10[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/mcycles_d_2_s12/F</td>
</tr>
<tr>
<td>10.258</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>core/mcode/Set_BusB_To_Z_2_s9/I2</td>
</tr>
<tr>
<td>10.711</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C10[0][B]</td>
<td style=" background: #97FFFF;">core/mcode/Set_BusB_To_Z_2_s9/F</td>
</tr>
<tr>
<td>11.481</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][B]</td>
<td>core/RegDIH_4_s5/I1</td>
</tr>
<tr>
<td>11.852</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C12[3][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_4_s5/F</td>
</tr>
<tr>
<td>12.546</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td>core/RegAddrA_0_s10/I0</td>
</tr>
<tr>
<td>12.999</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s10/F</td>
</tr>
<tr>
<td>13.533</td>
<td>0.534</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>core/RegAddrA_2_s9/I0</td>
</tr>
<tr>
<td>13.904</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s9/F</td>
</tr>
<tr>
<td>14.058</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][A]</td>
<td>core/RegAddrA_2_s6/I3</td>
</tr>
<tr>
<td>14.511</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R16C12[1][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s6/F</td>
</tr>
<tr>
<td>16.022</td>
<td>1.511</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C17</td>
<td>core/regs/RegsH_RegsH_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>16.539</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C17</td>
<td style=" background: #97FFFF;">core/regs/RegsH_RegsH_0_0_s1/DO[3]</td>
</tr>
<tr>
<td>17.183</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][B]</td>
<td>core/ID16[11]_1_s/I0</td>
</tr>
<tr>
<td>17.732</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C16[2][B]</td>
<td style=" background: #97FFFF;">core/ID16[11]_1_s/COUT</td>
</tr>
<tr>
<td>17.732</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C17[0][A]</td>
<td>core/ID16[12]_1_s/CIN</td>
</tr>
<tr>
<td>17.767</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C17[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[12]_1_s/COUT</td>
</tr>
<tr>
<td>17.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[0][B]</td>
<td>core/ID16[13]_1_s/CIN</td>
</tr>
<tr>
<td>17.802</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[13]_1_s/COUT</td>
</tr>
<tr>
<td>17.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[1][A]</td>
<td>core/ID16[14]_1_s/CIN</td>
</tr>
<tr>
<td>17.837</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[14]_1_s/COUT</td>
</tr>
<tr>
<td>17.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[1][B]</td>
<td>core/ID16[15]_1_s/CIN</td>
</tr>
<tr>
<td>18.307</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C17[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[15]_1_s/SUM</td>
</tr>
<tr>
<td>18.725</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C15[3][B]</td>
<td>core/RegDIH_7_s2/I1</td>
</tr>
<tr>
<td>19.280</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C15[3][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_7_s2/F</td>
</tr>
<tr>
<td>19.677</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][B]</td>
<td>core/RegDIH_7_s0/I2</td>
</tr>
<tr>
<td>20.048</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C15[3][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_7_s0/F</td>
</tr>
<tr>
<td>20.736</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17</td>
<td style=" font-weight:bold;">core/regs/RegsH_RegsH_0_1_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17</td>
<td>core/regs/RegsH_RegsH_0_1_s0/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C17</td>
<td>core/regs/RegsH_RegsH_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.677, 39.877%; route: 8.327, 58.493%; tC2Q: 0.232, 1.630%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.691</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/A_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>core/IR_0_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R9C10[2][A]</td>
<td style=" font-weight:bold;">core/IR_0_s0/Q</td>
</tr>
<tr>
<td>8.327</td>
<td>1.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[3][B]</td>
<td>core/n3350_s1/I0</td>
</tr>
<tr>
<td>8.844</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R12C12[3][B]</td>
<td style=" background: #97FFFF;">core/n3350_s1/F</td>
</tr>
<tr>
<td>9.320</td>
<td>0.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[3][B]</td>
<td>core/mcode/mcycles_d_1_s14/I3</td>
</tr>
<tr>
<td>9.875</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C11[3][B]</td>
<td style=" background: #97FFFF;">core/mcode/mcycles_d_1_s14/F</td>
</tr>
<tr>
<td>11.575</td>
<td>1.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td>core/n374_s11/I1</td>
</tr>
<tr>
<td>12.028</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C13[2][A]</td>
<td style=" background: #97FFFF;">core/n374_s11/F</td>
</tr>
<tr>
<td>12.712</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>core/n967_s11/I3</td>
</tr>
<tr>
<td>13.083</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td style=" background: #97FFFF;">core/n967_s11/F</td>
</tr>
<tr>
<td>13.087</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>core/n967_s5/I3</td>
</tr>
<tr>
<td>13.458</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C16[2][B]</td>
<td style=" background: #97FFFF;">core/n967_s5/F</td>
</tr>
<tr>
<td>14.123</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>core/n1840_s5/I3</td>
</tr>
<tr>
<td>14.678</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">core/n1840_s5/F</td>
</tr>
<tr>
<td>15.412</td>
<td>0.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>core/n440_s13/I2</td>
</tr>
<tr>
<td>15.929</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">core/n440_s13/F</td>
</tr>
<tr>
<td>17.161</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[3][A]</td>
<td>core/n452_s11/S0</td>
</tr>
<tr>
<td>17.430</td>
<td>0.269</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C19[3][A]</td>
<td style=" background: #97FFFF;">core/n452_s11/O</td>
</tr>
<tr>
<td>17.608</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>core/n978_s7/I1</td>
</tr>
<tr>
<td>18.061</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td style=" background: #97FFFF;">core/n978_s7/F</td>
</tr>
<tr>
<td>18.475</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[0][B]</td>
<td>core/n978_s3/I2</td>
</tr>
<tr>
<td>18.937</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C18[0][B]</td>
<td style=" background: #97FFFF;">core/n978_s3/F</td>
</tr>
<tr>
<td>18.938</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>core/n978_s0/I2</td>
</tr>
<tr>
<td>19.493</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td style=" background: #97FFFF;">core/n978_s0/F</td>
</tr>
<tr>
<td>20.691</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT12[A]</td>
<td style=" font-weight:bold;">core/A_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT12[A]</td>
<td>core/A_3_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT12[A]</td>
<td>core/A_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.078, 35.787%; route: 8.879, 62.578%; tC2Q: 0.232, 1.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/A_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>core/IR_0_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R9C10[2][A]</td>
<td style=" font-weight:bold;">core/IR_0_s0/Q</td>
</tr>
<tr>
<td>8.327</td>
<td>1.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[3][B]</td>
<td>core/n3350_s1/I0</td>
</tr>
<tr>
<td>8.844</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R12C12[3][B]</td>
<td style=" background: #97FFFF;">core/n3350_s1/F</td>
</tr>
<tr>
<td>9.320</td>
<td>0.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[3][B]</td>
<td>core/mcode/mcycles_d_1_s14/I3</td>
</tr>
<tr>
<td>9.875</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C11[3][B]</td>
<td style=" background: #97FFFF;">core/mcode/mcycles_d_1_s14/F</td>
</tr>
<tr>
<td>11.575</td>
<td>1.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td>core/n374_s11/I1</td>
</tr>
<tr>
<td>12.028</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C13[2][A]</td>
<td style=" background: #97FFFF;">core/n374_s11/F</td>
</tr>
<tr>
<td>12.712</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>core/n967_s11/I3</td>
</tr>
<tr>
<td>13.083</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td style=" background: #97FFFF;">core/n967_s11/F</td>
</tr>
<tr>
<td>13.087</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>core/n967_s5/I3</td>
</tr>
<tr>
<td>13.458</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C16[2][B]</td>
<td style=" background: #97FFFF;">core/n967_s5/F</td>
</tr>
<tr>
<td>14.123</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>core/n1840_s5/I3</td>
</tr>
<tr>
<td>14.678</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">core/n1840_s5/F</td>
</tr>
<tr>
<td>15.412</td>
<td>0.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[0][A]</td>
<td>core/n440_s13/I2</td>
</tr>
<tr>
<td>15.929</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R16C14[0][A]</td>
<td style=" background: #97FFFF;">core/n440_s13/F</td>
</tr>
<tr>
<td>16.890</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td>core/n445_s11/S0</td>
</tr>
<tr>
<td>17.159</td>
<td>0.269</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C9[3][A]</td>
<td style=" background: #97FFFF;">core/n445_s11/O</td>
</tr>
<tr>
<td>17.338</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C9[1][A]</td>
<td>core/n971_s6/I1</td>
</tr>
<tr>
<td>17.791</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C9[1][A]</td>
<td style=" background: #97FFFF;">core/n971_s6/F</td>
</tr>
<tr>
<td>18.204</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[3][A]</td>
<td>core/n971_s9/I1</td>
</tr>
<tr>
<td>18.753</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C10[3][A]</td>
<td style=" background: #97FFFF;">core/n971_s9/F</td>
</tr>
<tr>
<td>18.925</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[1][A]</td>
<td>core/n971_s0/I2</td>
</tr>
<tr>
<td>19.378</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C9[1][A]</td>
<td style=" background: #97FFFF;">core/n971_s0/F</td>
</tr>
<tr>
<td>20.681</td>
<td>1.303</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT16[B]</td>
<td style=" font-weight:bold;">core/A_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT16[B]</td>
<td>core/A_10_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT16[B]</td>
<td>core/A_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.063, 35.706%; route: 8.885, 62.657%; tC2Q: 0.232, 1.636%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.191</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/regs/RegsL_RegsL_0_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td>core/IR_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R13C14[1][B]</td>
<td style=" font-weight:bold;">core/IR_2_s0/Q</td>
</tr>
<tr>
<td>7.703</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>core/mcode/ExchangeAF_Z_s3/I2</td>
</tr>
<tr>
<td>8.258</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/ExchangeAF_Z_s3/F</td>
</tr>
<tr>
<td>9.278</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][B]</td>
<td>core/mcode/mcycles_d_2_s12/I3</td>
</tr>
<tr>
<td>9.731</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C10[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/mcycles_d_2_s12/F</td>
</tr>
<tr>
<td>10.258</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>core/mcode/Set_BusB_To_Z_2_s9/I2</td>
</tr>
<tr>
<td>10.711</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C10[0][B]</td>
<td style=" background: #97FFFF;">core/mcode/Set_BusB_To_Z_2_s9/F</td>
</tr>
<tr>
<td>11.481</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][B]</td>
<td>core/RegDIH_4_s5/I1</td>
</tr>
<tr>
<td>11.852</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C12[3][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_4_s5/F</td>
</tr>
<tr>
<td>12.546</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td>core/RegAddrA_0_s10/I0</td>
</tr>
<tr>
<td>12.999</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s10/F</td>
</tr>
<tr>
<td>13.533</td>
<td>0.534</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>core/RegAddrA_2_s9/I0</td>
</tr>
<tr>
<td>13.904</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s9/F</td>
</tr>
<tr>
<td>14.058</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][A]</td>
<td>core/RegAddrA_2_s6/I3</td>
</tr>
<tr>
<td>14.511</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R16C12[1][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s6/F</td>
</tr>
<tr>
<td>15.469</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C18</td>
<td>core/regs/RegsL_RegsL_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>15.986</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C18</td>
<td style=" background: #97FFFF;">core/regs/RegsL_RegsL_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>16.641</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C15[0][A]</td>
<td>core/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>17.190</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C15[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>17.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C15[0][B]</td>
<td>core/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>17.660</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C15[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[1]_1_s/SUM</td>
</tr>
<tr>
<td>17.840</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C15[3][A]</td>
<td>core/RegDIL_1_s5/I3</td>
</tr>
<tr>
<td>18.410</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C15[3][A]</td>
<td style=" background: #97FFFF;">core/RegDIL_1_s5/F</td>
</tr>
<tr>
<td>18.411</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C15[0][A]</td>
<td>core/RegDIL_1_s3/I2</td>
</tr>
<tr>
<td>18.873</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C15[0][A]</td>
<td style=" background: #97FFFF;">core/RegDIL_1_s3/F</td>
</tr>
<tr>
<td>19.046</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C15[3][A]</td>
<td>core/RegDIL_1_s2/I2</td>
</tr>
<tr>
<td>19.616</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C15[3][A]</td>
<td style=" background: #97FFFF;">core/RegDIL_1_s2/F</td>
</tr>
<tr>
<td>19.788</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[0][A]</td>
<td>core/RegDIL_1_s0/I1</td>
</tr>
<tr>
<td>20.159</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R24C15[0][A]</td>
<td style=" background: #97FFFF;">core/RegDIL_1_s0/F</td>
</tr>
<tr>
<td>20.658</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C18</td>
<td style=" font-weight:bold;">core/regs/RegsL_RegsL_0_0_s1/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18</td>
<td>core/regs/RegsL_RegsL_0_0_s1/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C18</td>
<td>core/regs/RegsL_RegsL_0_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.618, 46.748%; route: 7.307, 51.613%; tC2Q: 0.232, 1.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.180</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/regs/RegsL_RegsL_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td>core/IR_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R13C14[1][B]</td>
<td style=" font-weight:bold;">core/IR_2_s0/Q</td>
</tr>
<tr>
<td>7.703</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>core/mcode/ExchangeAF_Z_s3/I2</td>
</tr>
<tr>
<td>8.258</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/ExchangeAF_Z_s3/F</td>
</tr>
<tr>
<td>9.278</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][B]</td>
<td>core/mcode/mcycles_d_2_s12/I3</td>
</tr>
<tr>
<td>9.731</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C10[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/mcycles_d_2_s12/F</td>
</tr>
<tr>
<td>10.258</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>core/mcode/Set_BusB_To_Z_2_s9/I2</td>
</tr>
<tr>
<td>10.711</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C10[0][B]</td>
<td style=" background: #97FFFF;">core/mcode/Set_BusB_To_Z_2_s9/F</td>
</tr>
<tr>
<td>11.481</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][B]</td>
<td>core/RegDIH_4_s5/I1</td>
</tr>
<tr>
<td>11.852</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C12[3][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_4_s5/F</td>
</tr>
<tr>
<td>12.546</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td>core/RegAddrA_0_s10/I0</td>
</tr>
<tr>
<td>12.999</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s10/F</td>
</tr>
<tr>
<td>13.533</td>
<td>0.534</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>core/RegAddrA_2_s9/I0</td>
</tr>
<tr>
<td>13.904</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s9/F</td>
</tr>
<tr>
<td>14.058</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][A]</td>
<td>core/RegAddrA_2_s6/I3</td>
</tr>
<tr>
<td>14.511</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R16C12[1][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s6/F</td>
</tr>
<tr>
<td>15.469</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C18</td>
<td>core/regs/RegsL_RegsL_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>15.986</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C18</td>
<td style=" background: #97FFFF;">core/regs/RegsL_RegsL_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>16.641</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C15[0][A]</td>
<td>core/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>17.190</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C15[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>17.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C15[0][B]</td>
<td>core/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>17.226</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C15[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[1]_1_s/COUT</td>
</tr>
<tr>
<td>17.226</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C15[1][A]</td>
<td>core/ID16[2]_1_s/CIN</td>
</tr>
<tr>
<td>17.261</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C15[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[2]_1_s/COUT</td>
</tr>
<tr>
<td>17.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C15[1][B]</td>
<td>core/ID16[3]_1_s/CIN</td>
</tr>
<tr>
<td>17.296</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C15[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[3]_1_s/COUT</td>
</tr>
<tr>
<td>17.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C15[2][A]</td>
<td>core/ID16[4]_1_s/CIN</td>
</tr>
<tr>
<td>17.331</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C15[2][A]</td>
<td style=" background: #97FFFF;">core/ID16[4]_1_s/COUT</td>
</tr>
<tr>
<td>17.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C15[2][B]</td>
<td>core/ID16[5]_1_s/CIN</td>
</tr>
<tr>
<td>17.366</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C15[2][B]</td>
<td style=" background: #97FFFF;">core/ID16[5]_1_s/COUT</td>
</tr>
<tr>
<td>17.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[0][A]</td>
<td>core/ID16[6]_1_s/CIN</td>
</tr>
<tr>
<td>17.836</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C16[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[6]_1_s/SUM</td>
</tr>
<tr>
<td>18.259</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[0][A]</td>
<td>core/RegDIL_6_s2/I0</td>
</tr>
<tr>
<td>18.829</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C18[0][A]</td>
<td style=" background: #97FFFF;">core/RegDIL_6_s2/F</td>
</tr>
<tr>
<td>19.001</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[2][B]</td>
<td>core/RegDIL_6_s0/I1</td>
</tr>
<tr>
<td>19.454</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C18[2][B]</td>
<td style=" background: #97FFFF;">core/RegDIL_6_s0/F</td>
</tr>
<tr>
<td>20.646</td>
<td>1.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19</td>
<td style=" font-weight:bold;">core/regs/RegsL_RegsL_0_1_s1/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19</td>
<td>core/regs/RegsL_RegsL_0_1_s1/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C19</td>
<td>core/regs/RegsL_RegsL_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.844, 41.315%; route: 8.069, 57.045%; tC2Q: 0.232, 1.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.173</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.639</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/F_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td>core/IR_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R13C14[1][B]</td>
<td style=" font-weight:bold;">core/IR_2_s0/Q</td>
</tr>
<tr>
<td>7.958</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>core/n978_s8/I0</td>
</tr>
<tr>
<td>8.475</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R8C6[0][B]</td>
<td style=" background: #97FFFF;">core/n978_s8/F</td>
</tr>
<tr>
<td>8.901</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[0][A]</td>
<td>core/mcode/Set_BusB_To_Z_2_s23/I3</td>
</tr>
<tr>
<td>9.354</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C6[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/Set_BusB_To_Z_2_s23/F</td>
</tr>
<tr>
<td>10.372</td>
<td>1.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>core/mcode/mcycles_d_2_s6/I2</td>
</tr>
<tr>
<td>10.834</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/mcycles_d_2_s6/F</td>
</tr>
<tr>
<td>11.010</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td>core/mcode/tstates_0_s5/I0</td>
</tr>
<tr>
<td>11.472</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_0_s5/F</td>
</tr>
<tr>
<td>11.473</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>core/mcode/tstates_0_s3/I3</td>
</tr>
<tr>
<td>12.028</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_0_s3/F</td>
</tr>
<tr>
<td>12.441</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>core/mcode/tstates_0_s1/I3</td>
</tr>
<tr>
<td>12.990</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_0_s1/F</td>
</tr>
<tr>
<td>12.992</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>core/mcode/tstates_0_s/I1</td>
</tr>
<tr>
<td>13.363</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_0_s/F</td>
</tr>
<tr>
<td>14.277</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>core/last_tstate_s19/I2</td>
</tr>
<tr>
<td>14.794</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">core/last_tstate_s19/F</td>
</tr>
<tr>
<td>14.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>core/last_tstate_s16/I1</td>
</tr>
<tr>
<td>14.897</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">core/last_tstate_s16/O</td>
</tr>
<tr>
<td>14.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>core/last_tstate_s13/I0</td>
</tr>
<tr>
<td>15.000</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R9C14[2][B]</td>
<td style=" background: #97FFFF;">core/last_tstate_s13/O</td>
</tr>
<tr>
<td>16.205</td>
<td>1.205</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[3][A]</td>
<td>core/n3371_s1/I0</td>
</tr>
<tr>
<td>16.576</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C11[3][A]</td>
<td style=" background: #97FFFF;">core/n3371_s1/F</td>
</tr>
<tr>
<td>17.356</td>
<td>0.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>core/ACC_6_s5/I3</td>
</tr>
<tr>
<td>17.911</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">core/ACC_6_s5/F</td>
</tr>
<tr>
<td>18.771</td>
<td>0.860</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[2][B]</td>
<td>core/F_5_s7/I0</td>
</tr>
<tr>
<td>19.224</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C14[2][B]</td>
<td style=" background: #97FFFF;">core/F_5_s7/F</td>
</tr>
<tr>
<td>19.637</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13[3][B]</td>
<td>core/F_5_s6/I0</td>
</tr>
<tr>
<td>20.099</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R23C13[3][B]</td>
<td style=" background: #97FFFF;">core/F_5_s6/F</td>
</tr>
<tr>
<td>20.639</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[1][B]</td>
<td style=" font-weight:bold;">core/F_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[1][B]</td>
<td>core/F_3_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C12[1][B]</td>
<td>core/F_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.933, 41.966%; route: 7.973, 56.393%; tC2Q: 0.232, 1.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.159</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/regs/RegsL_RegsL_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td>core/IR_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R13C14[1][B]</td>
<td style=" font-weight:bold;">core/IR_2_s0/Q</td>
</tr>
<tr>
<td>7.703</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>core/mcode/ExchangeAF_Z_s3/I2</td>
</tr>
<tr>
<td>8.258</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/ExchangeAF_Z_s3/F</td>
</tr>
<tr>
<td>9.278</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][B]</td>
<td>core/mcode/mcycles_d_2_s12/I3</td>
</tr>
<tr>
<td>9.731</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C10[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/mcycles_d_2_s12/F</td>
</tr>
<tr>
<td>10.258</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>core/mcode/Set_BusB_To_Z_2_s9/I2</td>
</tr>
<tr>
<td>10.711</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C10[0][B]</td>
<td style=" background: #97FFFF;">core/mcode/Set_BusB_To_Z_2_s9/F</td>
</tr>
<tr>
<td>11.481</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][B]</td>
<td>core/RegDIH_4_s5/I1</td>
</tr>
<tr>
<td>11.852</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C12[3][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_4_s5/F</td>
</tr>
<tr>
<td>12.546</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td>core/RegAddrA_0_s10/I0</td>
</tr>
<tr>
<td>12.999</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s10/F</td>
</tr>
<tr>
<td>13.533</td>
<td>0.534</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>core/RegAddrA_2_s9/I0</td>
</tr>
<tr>
<td>13.904</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s9/F</td>
</tr>
<tr>
<td>14.058</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][A]</td>
<td>core/RegAddrA_2_s6/I3</td>
</tr>
<tr>
<td>14.511</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R16C12[1][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s6/F</td>
</tr>
<tr>
<td>15.469</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C18</td>
<td>core/regs/RegsL_RegsL_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>15.986</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C18</td>
<td style=" background: #97FFFF;">core/regs/RegsL_RegsL_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>16.641</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C15[0][A]</td>
<td>core/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>17.190</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C15[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>17.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C15[0][B]</td>
<td>core/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>17.226</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C15[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[1]_1_s/COUT</td>
</tr>
<tr>
<td>17.226</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C15[1][A]</td>
<td>core/ID16[2]_1_s/CIN</td>
</tr>
<tr>
<td>17.261</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C15[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[2]_1_s/COUT</td>
</tr>
<tr>
<td>17.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C15[1][B]</td>
<td>core/ID16[3]_1_s/CIN</td>
</tr>
<tr>
<td>17.731</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C15[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[3]_1_s/SUM</td>
</tr>
<tr>
<td>18.387</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C16[3][A]</td>
<td>core/RegDIL_3_s3/I1</td>
</tr>
<tr>
<td>18.942</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C16[3][A]</td>
<td style=" background: #97FFFF;">core/RegDIL_3_s3/F</td>
</tr>
<tr>
<td>19.339</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[1][B]</td>
<td>core/RegDIL_3_s0/I2</td>
</tr>
<tr>
<td>19.856</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C18[1][B]</td>
<td style=" background: #97FFFF;">core/RegDIL_3_s0/F</td>
</tr>
<tr>
<td>20.625</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C17</td>
<td style=" font-weight:bold;">core/regs/RegsL_RegsL_0_0_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17</td>
<td>core/regs/RegsL_RegsL_0_0_s0/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C17</td>
<td>core/regs/RegsL_RegsL_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.787, 40.976%; route: 8.105, 57.382%; tC2Q: 0.232, 1.643%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/regs/RegsH_RegsH_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td>core/IR_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R13C14[1][B]</td>
<td style=" font-weight:bold;">core/IR_2_s0/Q</td>
</tr>
<tr>
<td>7.703</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>core/mcode/ExchangeAF_Z_s3/I2</td>
</tr>
<tr>
<td>8.258</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/ExchangeAF_Z_s3/F</td>
</tr>
<tr>
<td>9.278</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][B]</td>
<td>core/mcode/mcycles_d_2_s12/I3</td>
</tr>
<tr>
<td>9.731</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C10[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/mcycles_d_2_s12/F</td>
</tr>
<tr>
<td>10.258</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>core/mcode/Set_BusB_To_Z_2_s9/I2</td>
</tr>
<tr>
<td>10.711</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C10[0][B]</td>
<td style=" background: #97FFFF;">core/mcode/Set_BusB_To_Z_2_s9/F</td>
</tr>
<tr>
<td>11.481</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][B]</td>
<td>core/RegDIH_4_s5/I1</td>
</tr>
<tr>
<td>11.852</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C12[3][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_4_s5/F</td>
</tr>
<tr>
<td>12.546</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td>core/RegAddrA_0_s10/I0</td>
</tr>
<tr>
<td>12.999</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s10/F</td>
</tr>
<tr>
<td>13.533</td>
<td>0.534</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>core/RegAddrA_2_s9/I0</td>
</tr>
<tr>
<td>13.904</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s9/F</td>
</tr>
<tr>
<td>14.058</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][A]</td>
<td>core/RegAddrA_2_s6/I3</td>
</tr>
<tr>
<td>14.511</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R16C12[1][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s6/F</td>
</tr>
<tr>
<td>16.022</td>
<td>1.511</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C17</td>
<td>core/regs/RegsH_RegsH_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>16.539</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C17</td>
<td style=" background: #97FFFF;">core/regs/RegsH_RegsH_0_0_s1/DO[3]</td>
</tr>
<tr>
<td>17.183</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][B]</td>
<td>core/ID16[11]_1_s/I0</td>
</tr>
<tr>
<td>17.732</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C16[2][B]</td>
<td style=" background: #97FFFF;">core/ID16[11]_1_s/COUT</td>
</tr>
<tr>
<td>17.732</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C17[0][A]</td>
<td>core/ID16[12]_1_s/CIN</td>
</tr>
<tr>
<td>18.202</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C17[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[12]_1_s/SUM</td>
</tr>
<tr>
<td>18.211</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[3][B]</td>
<td>core/RegDIH_4_s2/I1</td>
</tr>
<tr>
<td>18.582</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[3][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_4_s2/F</td>
</tr>
<tr>
<td>19.071</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C19[1][A]</td>
<td>core/RegDIH_4_s0/I2</td>
</tr>
<tr>
<td>19.588</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C19[1][A]</td>
<td style=" background: #97FFFF;">core/RegDIH_4_s0/F</td>
</tr>
<tr>
<td>20.624</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17</td>
<td style=" font-weight:bold;">core/regs/RegsH_RegsH_0_1_s0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17</td>
<td>core/regs/RegsH_RegsH_0_1_s0/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C17</td>
<td>core/regs/RegsH_RegsH_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.533, 39.176%; route: 8.358, 59.181%; tC2Q: 0.232, 1.643%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.142</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.609</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/F_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td>core/IR_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R13C14[1][B]</td>
<td style=" font-weight:bold;">core/IR_2_s0/Q</td>
</tr>
<tr>
<td>7.958</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>core/n978_s8/I0</td>
</tr>
<tr>
<td>8.475</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R8C6[0][B]</td>
<td style=" background: #97FFFF;">core/n978_s8/F</td>
</tr>
<tr>
<td>8.901</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[0][A]</td>
<td>core/mcode/Set_BusB_To_Z_2_s23/I3</td>
</tr>
<tr>
<td>9.354</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C6[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/Set_BusB_To_Z_2_s23/F</td>
</tr>
<tr>
<td>10.372</td>
<td>1.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>core/mcode/mcycles_d_2_s6/I2</td>
</tr>
<tr>
<td>10.834</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/mcycles_d_2_s6/F</td>
</tr>
<tr>
<td>11.010</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td>core/mcode/tstates_0_s5/I0</td>
</tr>
<tr>
<td>11.472</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_0_s5/F</td>
</tr>
<tr>
<td>11.473</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>core/mcode/tstates_0_s3/I3</td>
</tr>
<tr>
<td>12.028</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_0_s3/F</td>
</tr>
<tr>
<td>12.441</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>core/mcode/tstates_0_s1/I3</td>
</tr>
<tr>
<td>12.990</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_0_s1/F</td>
</tr>
<tr>
<td>12.992</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>core/mcode/tstates_0_s/I1</td>
</tr>
<tr>
<td>13.363</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_0_s/F</td>
</tr>
<tr>
<td>14.277</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>core/last_tstate_s19/I2</td>
</tr>
<tr>
<td>14.794</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">core/last_tstate_s19/F</td>
</tr>
<tr>
<td>14.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>core/last_tstate_s16/I1</td>
</tr>
<tr>
<td>14.897</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">core/last_tstate_s16/O</td>
</tr>
<tr>
<td>14.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>core/last_tstate_s13/I0</td>
</tr>
<tr>
<td>15.000</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R9C14[2][B]</td>
<td style=" background: #97FFFF;">core/last_tstate_s13/O</td>
</tr>
<tr>
<td>16.205</td>
<td>1.205</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[3][A]</td>
<td>core/n3371_s1/I0</td>
</tr>
<tr>
<td>16.576</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C11[3][A]</td>
<td style=" background: #97FFFF;">core/n3371_s1/F</td>
</tr>
<tr>
<td>17.356</td>
<td>0.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>core/ACC_6_s5/I3</td>
</tr>
<tr>
<td>17.911</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">core/ACC_6_s5/F</td>
</tr>
<tr>
<td>18.605</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[1][B]</td>
<td>core/F_1_s9/I0</td>
</tr>
<tr>
<td>19.122</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C14[1][B]</td>
<td style=" background: #97FFFF;">core/F_1_s9/F</td>
</tr>
<tr>
<td>19.915</td>
<td>0.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[3][A]</td>
<td>core/F_1_s5/I1</td>
</tr>
<tr>
<td>20.464</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C18[3][A]</td>
<td style=" background: #97FFFF;">core/F_1_s5/F</td>
</tr>
<tr>
<td>20.609</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[2][B]</td>
<td style=" font-weight:bold;">core/F_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[2][B]</td>
<td>core/F_1_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C18[2][B]</td>
<td>core/F_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.084, 43.126%; route: 7.791, 55.229%; tC2Q: 0.232, 1.645%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/ACC_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td>core/IR_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R13C14[1][B]</td>
<td style=" font-weight:bold;">core/IR_2_s0/Q</td>
</tr>
<tr>
<td>7.958</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>core/n978_s8/I0</td>
</tr>
<tr>
<td>8.475</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R8C6[0][B]</td>
<td style=" background: #97FFFF;">core/n978_s8/F</td>
</tr>
<tr>
<td>8.901</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[0][A]</td>
<td>core/mcode/Set_BusB_To_Z_2_s23/I3</td>
</tr>
<tr>
<td>9.354</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C6[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/Set_BusB_To_Z_2_s23/F</td>
</tr>
<tr>
<td>10.372</td>
<td>1.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>core/mcode/mcycles_d_2_s6/I2</td>
</tr>
<tr>
<td>10.834</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/mcycles_d_2_s6/F</td>
</tr>
<tr>
<td>11.010</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td>core/mcode/tstates_0_s5/I0</td>
</tr>
<tr>
<td>11.472</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_0_s5/F</td>
</tr>
<tr>
<td>11.473</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>core/mcode/tstates_0_s3/I3</td>
</tr>
<tr>
<td>12.028</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_0_s3/F</td>
</tr>
<tr>
<td>12.441</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>core/mcode/tstates_0_s1/I3</td>
</tr>
<tr>
<td>12.990</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_0_s1/F</td>
</tr>
<tr>
<td>12.992</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>core/mcode/tstates_0_s/I1</td>
</tr>
<tr>
<td>13.363</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_0_s/F</td>
</tr>
<tr>
<td>14.277</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>core/last_tstate_s19/I2</td>
</tr>
<tr>
<td>14.794</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">core/last_tstate_s19/F</td>
</tr>
<tr>
<td>14.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>core/last_tstate_s16/I1</td>
</tr>
<tr>
<td>14.897</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">core/last_tstate_s16/O</td>
</tr>
<tr>
<td>14.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>core/last_tstate_s13/I0</td>
</tr>
<tr>
<td>15.000</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R9C14[2][B]</td>
<td style=" background: #97FFFF;">core/last_tstate_s13/O</td>
</tr>
<tr>
<td>16.205</td>
<td>1.205</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[3][A]</td>
<td>core/n3371_s1/I0</td>
</tr>
<tr>
<td>16.576</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C11[3][A]</td>
<td style=" background: #97FFFF;">core/n3371_s1/F</td>
</tr>
<tr>
<td>17.356</td>
<td>0.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[3][B]</td>
<td>core/ACC_6_s5/I3</td>
</tr>
<tr>
<td>17.911</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C13[3][B]</td>
<td style=" background: #97FFFF;">core/ACC_6_s5/F</td>
</tr>
<tr>
<td>18.847</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C12[1][B]</td>
<td>core/ACC_6_s3/I1</td>
</tr>
<tr>
<td>19.309</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R20C12[1][B]</td>
<td style=" background: #97FFFF;">core/ACC_6_s3/F</td>
</tr>
<tr>
<td>20.601</td>
<td>1.292</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C9[2][B]</td>
<td style=" font-weight:bold;">core/ACC_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C9[2][B]</td>
<td>core/ACC_1_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C9[2][B]</td>
<td>core/ACC_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.480, 38.865%; route: 8.388, 59.490%; tC2Q: 0.232, 1.645%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.120</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/F_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td>core/IR_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R13C14[1][B]</td>
<td style=" font-weight:bold;">core/IR_2_s0/Q</td>
</tr>
<tr>
<td>7.958</td>
<td>1.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>core/n978_s8/I0</td>
</tr>
<tr>
<td>8.475</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R8C6[0][B]</td>
<td style=" background: #97FFFF;">core/n978_s8/F</td>
</tr>
<tr>
<td>8.901</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C6[0][A]</td>
<td>core/mcode/Set_BusB_To_Z_2_s23/I3</td>
</tr>
<tr>
<td>9.354</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C6[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/Set_BusB_To_Z_2_s23/F</td>
</tr>
<tr>
<td>10.372</td>
<td>1.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[0][A]</td>
<td>core/mcode/mcycles_d_2_s6/I2</td>
</tr>
<tr>
<td>10.834</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C9[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/mcycles_d_2_s6/F</td>
</tr>
<tr>
<td>11.010</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td>core/mcode/tstates_0_s5/I0</td>
</tr>
<tr>
<td>11.472</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_0_s5/F</td>
</tr>
<tr>
<td>11.473</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>core/mcode/tstates_0_s3/I3</td>
</tr>
<tr>
<td>12.028</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_0_s3/F</td>
</tr>
<tr>
<td>12.441</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>core/mcode/tstates_0_s1/I3</td>
</tr>
<tr>
<td>12.990</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_0_s1/F</td>
</tr>
<tr>
<td>12.992</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>core/mcode/tstates_0_s/I1</td>
</tr>
<tr>
<td>13.363</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C8[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/tstates_0_s/F</td>
</tr>
<tr>
<td>14.277</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>core/last_tstate_s19/I2</td>
</tr>
<tr>
<td>14.794</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">core/last_tstate_s19/F</td>
</tr>
<tr>
<td>14.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>core/last_tstate_s16/I1</td>
</tr>
<tr>
<td>14.897</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">core/last_tstate_s16/O</td>
</tr>
<tr>
<td>14.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>core/last_tstate_s13/I0</td>
</tr>
<tr>
<td>15.000</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R9C14[2][B]</td>
<td style=" background: #97FFFF;">core/last_tstate_s13/O</td>
</tr>
<tr>
<td>16.205</td>
<td>1.205</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[3][B]</td>
<td>core/n1254_s12/I0</td>
</tr>
<tr>
<td>16.576</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[3][B]</td>
<td style=" background: #97FFFF;">core/n1254_s12/F</td>
</tr>
<tr>
<td>16.581</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td>core/n1254_s5/I0</td>
</tr>
<tr>
<td>17.098</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R16C11[0][A]</td>
<td style=" background: #97FFFF;">core/n1254_s5/F</td>
</tr>
<tr>
<td>17.786</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C12[1][A]</td>
<td>core/F_6_s4/I0</td>
</tr>
<tr>
<td>18.157</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C12[1][A]</td>
<td style=" background: #97FFFF;">core/F_6_s4/F</td>
</tr>
<tr>
<td>18.579</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C13[1][A]</td>
<td>core/n1449_s7/I3</td>
</tr>
<tr>
<td>18.950</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C13[1][A]</td>
<td style=" background: #97FFFF;">core/n1449_s7/F</td>
</tr>
<tr>
<td>20.124</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>core/n1449_s5/I3</td>
</tr>
<tr>
<td>20.586</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">core/n1449_s5/F</td>
</tr>
<tr>
<td>20.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td style=" font-weight:bold;">core/F_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>core/F_4_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>core/F_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.184, 43.904%; route: 7.669, 54.449%; tC2Q: 0.232, 1.647%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.466</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/A_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>core/IR_0_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R9C10[2][A]</td>
<td style=" font-weight:bold;">core/IR_0_s0/Q</td>
</tr>
<tr>
<td>8.327</td>
<td>1.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[3][B]</td>
<td>core/n3350_s1/I0</td>
</tr>
<tr>
<td>8.844</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R12C12[3][B]</td>
<td style=" background: #97FFFF;">core/n3350_s1/F</td>
</tr>
<tr>
<td>9.320</td>
<td>0.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[3][B]</td>
<td>core/mcode/mcycles_d_1_s14/I3</td>
</tr>
<tr>
<td>9.875</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C11[3][B]</td>
<td style=" background: #97FFFF;">core/mcode/mcycles_d_1_s14/F</td>
</tr>
<tr>
<td>11.575</td>
<td>1.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td>core/n374_s11/I1</td>
</tr>
<tr>
<td>12.028</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C13[2][A]</td>
<td style=" background: #97FFFF;">core/n374_s11/F</td>
</tr>
<tr>
<td>12.712</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>core/n967_s11/I3</td>
</tr>
<tr>
<td>13.083</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td style=" background: #97FFFF;">core/n967_s11/F</td>
</tr>
<tr>
<td>13.087</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>core/n967_s5/I3</td>
</tr>
<tr>
<td>13.458</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C16[2][B]</td>
<td style=" background: #97FFFF;">core/n967_s5/F</td>
</tr>
<tr>
<td>14.123</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>core/n1840_s5/I3</td>
</tr>
<tr>
<td>14.678</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">core/n1840_s5/F</td>
</tr>
<tr>
<td>17.209</td>
<td>2.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>core/n447_s13/I2</td>
</tr>
<tr>
<td>17.779</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">core/n447_s13/F</td>
</tr>
<tr>
<td>17.779</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td>core/n447_s11/I0</td>
</tr>
<tr>
<td>17.884</td>
<td>0.105</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][A]</td>
<td style=" background: #97FFFF;">core/n447_s11/O</td>
</tr>
<tr>
<td>18.063</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td>core/n973_s6/I0</td>
</tr>
<tr>
<td>18.525</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td style=" background: #97FFFF;">core/n973_s6/F</td>
</tr>
<tr>
<td>18.697</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[3][B]</td>
<td>core/n973_s8/I1</td>
</tr>
<tr>
<td>19.267</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C18[3][B]</td>
<td style=" background: #97FFFF;">core/n973_s8/F</td>
</tr>
<tr>
<td>19.440</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>core/n973_s0/I2</td>
</tr>
<tr>
<td>19.811</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td style=" background: #97FFFF;">core/n973_s0/F</td>
</tr>
<tr>
<td>20.572</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT14[B]</td>
<td style=" font-weight:bold;">core/A_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT14[B]</td>
<td>core/A_8_s0/CLK</td>
</tr>
<tr>
<td>16.466</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT14[B]</td>
<td>core/A_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.900, 34.825%; route: 8.938, 63.526%; tC2Q: 0.232, 1.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.104</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/regs/RegsH_RegsH_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td>core/IR_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R13C14[1][B]</td>
<td style=" font-weight:bold;">core/IR_2_s0/Q</td>
</tr>
<tr>
<td>7.703</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>core/mcode/ExchangeAF_Z_s3/I2</td>
</tr>
<tr>
<td>8.258</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/ExchangeAF_Z_s3/F</td>
</tr>
<tr>
<td>9.278</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][B]</td>
<td>core/mcode/mcycles_d_2_s12/I3</td>
</tr>
<tr>
<td>9.731</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C10[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/mcycles_d_2_s12/F</td>
</tr>
<tr>
<td>10.258</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>core/mcode/Set_BusB_To_Z_2_s9/I2</td>
</tr>
<tr>
<td>10.711</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C10[0][B]</td>
<td style=" background: #97FFFF;">core/mcode/Set_BusB_To_Z_2_s9/F</td>
</tr>
<tr>
<td>11.481</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][B]</td>
<td>core/RegDIH_4_s5/I1</td>
</tr>
<tr>
<td>11.852</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C12[3][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_4_s5/F</td>
</tr>
<tr>
<td>12.546</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td>core/RegAddrA_0_s10/I0</td>
</tr>
<tr>
<td>12.999</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s10/F</td>
</tr>
<tr>
<td>13.533</td>
<td>0.534</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>core/RegAddrA_2_s9/I0</td>
</tr>
<tr>
<td>13.904</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s9/F</td>
</tr>
<tr>
<td>14.058</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][A]</td>
<td>core/RegAddrA_2_s6/I3</td>
</tr>
<tr>
<td>14.511</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R16C12[1][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s6/F</td>
</tr>
<tr>
<td>16.022</td>
<td>1.511</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C17</td>
<td>core/regs/RegsH_RegsH_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>16.539</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C17</td>
<td style=" background: #97FFFF;">core/regs/RegsH_RegsH_0_0_s1/DO[3]</td>
</tr>
<tr>
<td>17.183</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][B]</td>
<td>core/ID16[11]_1_s/I0</td>
</tr>
<tr>
<td>17.732</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C16[2][B]</td>
<td style=" background: #97FFFF;">core/ID16[11]_1_s/COUT</td>
</tr>
<tr>
<td>17.732</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C17[0][A]</td>
<td>core/ID16[12]_1_s/CIN</td>
</tr>
<tr>
<td>17.767</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C17[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[12]_1_s/COUT</td>
</tr>
<tr>
<td>17.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[0][B]</td>
<td>core/ID16[13]_1_s/CIN</td>
</tr>
<tr>
<td>17.802</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[13]_1_s/COUT</td>
</tr>
<tr>
<td>17.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[1][A]</td>
<td>core/ID16[14]_1_s/CIN</td>
</tr>
<tr>
<td>18.272</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C17[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[14]_1_s/SUM</td>
</tr>
<tr>
<td>18.452</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[2][A]</td>
<td>core/RegDIH_6_s2/I0</td>
</tr>
<tr>
<td>19.001</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C17[2][A]</td>
<td style=" background: #97FFFF;">core/RegDIH_6_s2/F</td>
</tr>
<tr>
<td>19.173</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C17[3][A]</td>
<td>core/RegDIH_6_s0/I1</td>
</tr>
<tr>
<td>19.728</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C17[3][A]</td>
<td style=" background: #97FFFF;">core/RegDIH_6_s0/F</td>
</tr>
<tr>
<td>20.571</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17</td>
<td style=" font-weight:bold;">core/regs/RegsH_RegsH_0_1_s0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17</td>
<td>core/regs/RegsH_RegsH_0_1_s0/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C17</td>
<td>core/regs/RegsH_RegsH_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.819, 41.361%; route: 8.018, 56.990%; tC2Q: 0.232, 1.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/regs/RegsL_RegsL_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td>core/IR_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R13C14[1][B]</td>
<td style=" font-weight:bold;">core/IR_2_s0/Q</td>
</tr>
<tr>
<td>7.703</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>core/mcode/ExchangeAF_Z_s3/I2</td>
</tr>
<tr>
<td>8.258</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/ExchangeAF_Z_s3/F</td>
</tr>
<tr>
<td>9.278</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][B]</td>
<td>core/mcode/mcycles_d_2_s12/I3</td>
</tr>
<tr>
<td>9.731</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C10[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/mcycles_d_2_s12/F</td>
</tr>
<tr>
<td>10.258</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>core/mcode/Set_BusB_To_Z_2_s9/I2</td>
</tr>
<tr>
<td>10.711</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C10[0][B]</td>
<td style=" background: #97FFFF;">core/mcode/Set_BusB_To_Z_2_s9/F</td>
</tr>
<tr>
<td>11.481</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][B]</td>
<td>core/RegDIH_4_s5/I1</td>
</tr>
<tr>
<td>11.852</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C12[3][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_4_s5/F</td>
</tr>
<tr>
<td>12.546</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td>core/RegAddrA_0_s10/I0</td>
</tr>
<tr>
<td>12.999</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s10/F</td>
</tr>
<tr>
<td>13.533</td>
<td>0.534</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>core/RegAddrA_2_s9/I0</td>
</tr>
<tr>
<td>13.904</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s9/F</td>
</tr>
<tr>
<td>14.058</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][A]</td>
<td>core/RegAddrA_2_s6/I3</td>
</tr>
<tr>
<td>14.511</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R16C12[1][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s6/F</td>
</tr>
<tr>
<td>15.469</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C18</td>
<td>core/regs/RegsL_RegsL_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>15.986</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C18</td>
<td style=" background: #97FFFF;">core/regs/RegsL_RegsL_0_0_s1/DO[0]</td>
</tr>
<tr>
<td>16.641</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C15[0][A]</td>
<td>core/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>17.190</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C15[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>17.190</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C15[0][B]</td>
<td>core/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>17.226</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C15[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[1]_1_s/COUT</td>
</tr>
<tr>
<td>17.226</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C15[1][A]</td>
<td>core/ID16[2]_1_s/CIN</td>
</tr>
<tr>
<td>17.261</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C15[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[2]_1_s/COUT</td>
</tr>
<tr>
<td>17.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C15[1][B]</td>
<td>core/ID16[3]_1_s/CIN</td>
</tr>
<tr>
<td>17.296</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C15[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[3]_1_s/COUT</td>
</tr>
<tr>
<td>17.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C15[2][A]</td>
<td>core/ID16[4]_1_s/CIN</td>
</tr>
<tr>
<td>17.331</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C15[2][A]</td>
<td style=" background: #97FFFF;">core/ID16[4]_1_s/COUT</td>
</tr>
<tr>
<td>17.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C15[2][B]</td>
<td>core/ID16[5]_1_s/CIN</td>
</tr>
<tr>
<td>17.366</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C15[2][B]</td>
<td style=" background: #97FFFF;">core/ID16[5]_1_s/COUT</td>
</tr>
<tr>
<td>17.366</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[0][A]</td>
<td>core/ID16[6]_1_s/CIN</td>
</tr>
<tr>
<td>17.836</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C16[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[6]_1_s/SUM</td>
</tr>
<tr>
<td>18.259</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[0][A]</td>
<td>core/RegDIL_6_s2/I0</td>
</tr>
<tr>
<td>18.829</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C18[0][A]</td>
<td style=" background: #97FFFF;">core/RegDIL_6_s2/F</td>
</tr>
<tr>
<td>19.001</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[2][B]</td>
<td>core/RegDIL_6_s0/I1</td>
</tr>
<tr>
<td>19.454</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R25C18[2][B]</td>
<td style=" background: #97FFFF;">core/RegDIL_6_s0/F</td>
</tr>
<tr>
<td>20.496</td>
<td>1.042</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17</td>
<td style=" font-weight:bold;">core/regs/RegsL_RegsL_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C17</td>
<td>core/regs/RegsL_RegsL_0_1_s/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C17</td>
<td>core/regs/RegsL_RegsL_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.844, 41.757%; route: 7.919, 56.585%; tC2Q: 0.232, 1.658%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.475</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/IR_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/regs/RegsH_RegsH_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td>core/IR_2_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R13C14[1][B]</td>
<td style=" font-weight:bold;">core/IR_2_s0/Q</td>
</tr>
<tr>
<td>7.703</td>
<td>0.970</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>core/mcode/ExchangeAF_Z_s3/I2</td>
</tr>
<tr>
<td>8.258</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">core/mcode/ExchangeAF_Z_s3/F</td>
</tr>
<tr>
<td>9.278</td>
<td>1.019</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][B]</td>
<td>core/mcode/mcycles_d_2_s12/I3</td>
</tr>
<tr>
<td>9.731</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C10[1][B]</td>
<td style=" background: #97FFFF;">core/mcode/mcycles_d_2_s12/F</td>
</tr>
<tr>
<td>10.258</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>core/mcode/Set_BusB_To_Z_2_s9/I2</td>
</tr>
<tr>
<td>10.711</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C10[0][B]</td>
<td style=" background: #97FFFF;">core/mcode/Set_BusB_To_Z_2_s9/F</td>
</tr>
<tr>
<td>11.481</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12[3][B]</td>
<td>core/RegDIH_4_s5/I1</td>
</tr>
<tr>
<td>11.852</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C12[3][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_4_s5/F</td>
</tr>
<tr>
<td>12.546</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C12[1][A]</td>
<td>core/RegAddrA_0_s10/I0</td>
</tr>
<tr>
<td>12.999</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C12[1][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_0_s10/F</td>
</tr>
<tr>
<td>13.533</td>
<td>0.534</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td>core/RegAddrA_2_s9/I0</td>
</tr>
<tr>
<td>13.904</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][B]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s9/F</td>
</tr>
<tr>
<td>14.058</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[1][A]</td>
<td>core/RegAddrA_2_s6/I3</td>
</tr>
<tr>
<td>14.511</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R16C12[1][A]</td>
<td style=" background: #97FFFF;">core/RegAddrA_2_s6/F</td>
</tr>
<tr>
<td>16.022</td>
<td>1.511</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R24C17</td>
<td>core/regs/RegsH_RegsH_0_0_s1/AD[2]</td>
</tr>
<tr>
<td>16.539</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C17</td>
<td style=" background: #97FFFF;">core/regs/RegsH_RegsH_0_0_s1/DO[3]</td>
</tr>
<tr>
<td>17.183</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C16[2][B]</td>
<td>core/ID16[11]_1_s/I0</td>
</tr>
<tr>
<td>17.732</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C16[2][B]</td>
<td style=" background: #97FFFF;">core/ID16[11]_1_s/COUT</td>
</tr>
<tr>
<td>17.732</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C17[0][A]</td>
<td>core/ID16[12]_1_s/CIN</td>
</tr>
<tr>
<td>17.767</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C17[0][A]</td>
<td style=" background: #97FFFF;">core/ID16[12]_1_s/COUT</td>
</tr>
<tr>
<td>17.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[0][B]</td>
<td>core/ID16[13]_1_s/CIN</td>
</tr>
<tr>
<td>17.802</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[0][B]</td>
<td style=" background: #97FFFF;">core/ID16[13]_1_s/COUT</td>
</tr>
<tr>
<td>17.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[1][A]</td>
<td>core/ID16[14]_1_s/CIN</td>
</tr>
<tr>
<td>17.837</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C17[1][A]</td>
<td style=" background: #97FFFF;">core/ID16[14]_1_s/COUT</td>
</tr>
<tr>
<td>17.837</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C17[1][B]</td>
<td>core/ID16[15]_1_s/CIN</td>
</tr>
<tr>
<td>18.307</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C17[1][B]</td>
<td style=" background: #97FFFF;">core/ID16[15]_1_s/SUM</td>
</tr>
<tr>
<td>18.725</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C15[3][B]</td>
<td>core/RegDIH_7_s2/I1</td>
</tr>
<tr>
<td>19.280</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C15[3][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_7_s2/F</td>
</tr>
<tr>
<td>19.677</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[3][B]</td>
<td>core/RegDIH_7_s0/I2</td>
</tr>
<tr>
<td>20.048</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C15[3][B]</td>
<td style=" background: #97FFFF;">core/RegDIH_7_s0/F</td>
</tr>
<tr>
<td>20.475</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18</td>
<td style=" font-weight:bold;">core/regs/RegsH_RegsH_0_1_s1/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>14.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>16.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18</td>
<td>core/regs/RegsH_RegsH_0_1_s1/CLK</td>
</tr>
<tr>
<td>16.467</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C18</td>
<td>core/regs/RegsH_RegsH_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.677, 40.624%; route: 8.065, 57.715%; tC2Q: 0.232, 1.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/R_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/R_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>core/R_3_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C7[0][A]</td>
<td style=" font-weight:bold;">core/R_3_s0/Q</td>
</tr>
<tr>
<td>4.843</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>core/n985_s0/I2</td>
</tr>
<tr>
<td>5.075</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td style=" background: #97FFFF;">core/n985_s0/F</td>
</tr>
<tr>
<td>5.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td style=" font-weight:bold;">core/R_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>core/R_3_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C7[0][A]</td>
<td>core/R_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/R_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/R_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C7[0][A]</td>
<td>core/R_0_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R18C7[0][A]</td>
<td style=" font-weight:bold;">core/R_0_s0/Q</td>
</tr>
<tr>
<td>4.845</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C7[0][A]</td>
<td>core/n988_s0/I1</td>
</tr>
<tr>
<td>5.077</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C7[0][A]</td>
<td style=" background: #97FFFF;">core/n988_s0/F</td>
</tr>
<tr>
<td>5.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[0][A]</td>
<td style=" font-weight:bold;">core/R_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C7[0][A]</td>
<td>core/R_0_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C7[0][A]</td>
<td>core/R_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/R_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/R_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>core/R_5_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C17[1][A]</td>
<td style=" font-weight:bold;">core/R_5_s0/Q</td>
</tr>
<tr>
<td>4.845</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>core/n983_s0/I2</td>
</tr>
<tr>
<td>5.077</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td style=" background: #97FFFF;">core/n983_s0/F</td>
</tr>
<tr>
<td>5.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td style=" font-weight:bold;">core/R_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>core/R_5_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>core/R_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/Alternate_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/Alternate_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>core/Alternate_s1/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R15C22[2][A]</td>
<td style=" font-weight:bold;">core/Alternate_s1/Q</td>
</tr>
<tr>
<td>4.845</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>core/n1606_s2/I0</td>
</tr>
<tr>
<td>5.135</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" background: #97FFFF;">core/n1606_s2/F</td>
</tr>
<tr>
<td>5.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td style=" font-weight:bold;">core/Alternate_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>core/Alternate_s1/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[2][A]</td>
<td>core/Alternate_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.363%; route: 0.005, 0.984%; tC2Q: 0.202, 40.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.547</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/Auto_Wait_t2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/Auto_Wait_t1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>core/Auto_Wait_t2_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C21[1][A]</td>
<td style=" font-weight:bold;">core/Auto_Wait_t2_s0/Q</td>
</tr>
<tr>
<td>4.964</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[2][B]</td>
<td>core/n2247_s2/I0</td>
</tr>
<tr>
<td>5.196</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C20[2][B]</td>
<td style=" background: #97FFFF;">core/n2247_s2/F</td>
</tr>
<tr>
<td>5.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[2][B]</td>
<td style=" font-weight:bold;">core/Auto_Wait_t1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][B]</td>
<td>core/Auto_Wait_t1_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C20[2][B]</td>
<td>core/Auto_Wait_t1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.564%; route: 0.125, 22.426%; tC2Q: 0.201, 36.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.547</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/F_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/Fp_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[1][B]</td>
<td>core/F_3_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C12[1][B]</td>
<td style=" font-weight:bold;">core/F_3_s0/Q</td>
</tr>
<tr>
<td>5.196</td>
<td>0.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C12[0][A]</td>
<td style=" font-weight:bold;">core/Fp_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C12[0][A]</td>
<td>core/Fp_3_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C12[0][A]</td>
<td>core/Fp_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.357, 63.990%; tC2Q: 0.201, 36.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/ACC_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/Ap_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>core/ACC_4_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R9C17[0][B]</td>
<td style=" font-weight:bold;">core/ACC_4_s0/Q</td>
</tr>
<tr>
<td>5.197</td>
<td>0.359</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td style=" font-weight:bold;">core/Ap_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>core/Ap_4_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>core/Ap_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.359, 64.095%; tC2Q: 0.201, 35.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/PC_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/HaltPC_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[2][A]</td>
<td>core/PC_2_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C15[2][A]</td>
<td style=" font-weight:bold;">core/PC_2_s0/Q</td>
</tr>
<tr>
<td>5.197</td>
<td>0.359</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td style=" font-weight:bold;">core/HaltPC_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>core/HaltPC_2_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>core/HaltPC_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.359, 64.095%; tC2Q: 0.201, 35.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/Auto_Wait_t1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/Auto_Wait_t2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[2][B]</td>
<td>core/Auto_Wait_t1_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R13C20[2][B]</td>
<td style=" font-weight:bold;">core/Auto_Wait_t1_s0/Q</td>
</tr>
<tr>
<td>4.967</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>core/n2249_s1/I1</td>
</tr>
<tr>
<td>5.199</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td style=" background: #97FFFF;">core/n2249_s1/F</td>
</tr>
<tr>
<td>5.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td style=" font-weight:bold;">core/Auto_Wait_t2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>core/Auto_Wait_t2_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C21[1][A]</td>
<td>core/Auto_Wait_t2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.321%; route: 0.128, 22.879%; tC2Q: 0.201, 35.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/ACC_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/R_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td>core/ACC_7_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R18C9[0][A]</td>
<td style=" font-weight:bold;">core/ACC_7_s0/Q</td>
</tr>
<tr>
<td>5.199</td>
<td>0.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C9[2][B]</td>
<td style=" font-weight:bold;">core/R_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[2][B]</td>
<td>core/R_7_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C9[2][B]</td>
<td>core/R_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.360, 64.200%; tC2Q: 0.201, 35.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/F_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/Fp_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[1][B]</td>
<td>core/F_7_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R24C7[1][B]</td>
<td style=" font-weight:bold;">core/F_7_s0/Q</td>
</tr>
<tr>
<td>5.199</td>
<td>0.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C7[1][B]</td>
<td style=" font-weight:bold;">core/Fp_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C7[1][B]</td>
<td>core/Fp_7_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C7[1][B]</td>
<td>core/Fp_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.360, 64.200%; tC2Q: 0.201, 35.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/PC_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/HaltPC_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C19[0][B]</td>
<td>core/PC_7_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R7C19[0][B]</td>
<td style=" font-weight:bold;">core/PC_7_s0/Q</td>
</tr>
<tr>
<td>5.199</td>
<td>0.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td style=" font-weight:bold;">core/HaltPC_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>core/HaltPC_7_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>core/HaltPC_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.360, 64.200%; tC2Q: 0.201, 35.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/PC_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/HaltPC_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][B]</td>
<td>core/PC_12_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R7C18[0][B]</td>
<td style=" font-weight:bold;">core/PC_12_s0/Q</td>
</tr>
<tr>
<td>5.199</td>
<td>0.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[2][A]</td>
<td style=" font-weight:bold;">core/HaltPC_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[2][A]</td>
<td>core/HaltPC_12_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C17[2][A]</td>
<td>core/HaltPC_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.360, 64.200%; tC2Q: 0.201, 35.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.551</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/mcycle_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/Pre_XY_F_M_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[0][A]</td>
<td>core/mcycle_5_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R14C11[0][A]</td>
<td style=" font-weight:bold;">core/mcycle_5_s0/Q</td>
</tr>
<tr>
<td>4.968</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][B]</td>
<td>core/n2327_s1/I1</td>
</tr>
<tr>
<td>5.200</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C12[0][B]</td>
<td style=" background: #97FFFF;">core/n2327_s1/F</td>
</tr>
<tr>
<td>5.200</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[0][B]</td>
<td style=" font-weight:bold;">core/Pre_XY_F_M_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][B]</td>
<td>core/Pre_XY_F_M_1_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C12[0][B]</td>
<td>core/Pre_XY_F_M_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.273%; route: 0.128, 22.791%; tC2Q: 0.202, 35.936%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.553</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/PC_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/HaltPC_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>core/PC_14_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C15[0][A]</td>
<td style=" font-weight:bold;">core/PC_14_s0/Q</td>
</tr>
<tr>
<td>5.201</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[2][B]</td>
<td style=" font-weight:bold;">core/HaltPC_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][B]</td>
<td>core/HaltPC_14_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C15[2][B]</td>
<td>core/HaltPC_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.363, 64.349%; tC2Q: 0.201, 35.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.554</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/PC_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/HaltPC_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>core/PC_11_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R14C16[1][A]</td>
<td style=" font-weight:bold;">core/PC_11_s0/Q</td>
</tr>
<tr>
<td>5.202</td>
<td>0.364</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td style=" font-weight:bold;">core/HaltPC_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>core/HaltPC_11_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C16[0][A]</td>
<td>core/HaltPC_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.364, 64.408%; tC2Q: 0.201, 35.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.205</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/PC_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/HaltPC_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>core/PC_9_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R15C19[1][A]</td>
<td style=" font-weight:bold;">core/PC_9_s0/Q</td>
</tr>
<tr>
<td>5.205</td>
<td>0.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td style=" font-weight:bold;">core/HaltPC_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][B]</td>
<td>core/HaltPC_9_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C19[0][B]</td>
<td>core/HaltPC_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.366, 64.555%; tC2Q: 0.201, 35.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.206</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/R_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/R_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>core/R_4_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R7C16[1][B]</td>
<td style=" font-weight:bold;">core/R_4_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>core/n984_s0/I1</td>
</tr>
<tr>
<td>5.206</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td style=" background: #97FFFF;">core/n984_s0/F</td>
</tr>
<tr>
<td>5.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td style=" font-weight:bold;">core/R_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>core/R_4_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>core/R_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 64.034%; route: 0.002, 0.430%; tC2Q: 0.202, 35.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.206</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/ACC_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/Ap_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td>core/ACC_7_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R18C9[0][A]</td>
<td style=" font-weight:bold;">core/ACC_7_s0/Q</td>
</tr>
<tr>
<td>5.206</td>
<td>0.367</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td style=" font-weight:bold;">core/Ap_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>core/Ap_7_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>core/Ap_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.367, 64.478%; tC2Q: 0.202, 35.522%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/R_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/R_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td>core/R_6_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C17[0][B]</td>
<td style=" font-weight:bold;">core/R_6_s0/Q</td>
</tr>
<tr>
<td>4.843</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td>core/n982_s0/I2</td>
</tr>
<tr>
<td>5.207</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">core/n982_s0/F</td>
</tr>
<tr>
<td>5.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" font-weight:bold;">core/R_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td>core/R_6_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C17[0][B]</td>
<td>core/R_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 63.897%; route: 0.004, 0.644%; tC2Q: 0.202, 35.459%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/R_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/R_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C7[0][B]</td>
<td>core/R_1_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R18C7[0][B]</td>
<td style=" font-weight:bold;">core/R_1_s0/Q</td>
</tr>
<tr>
<td>4.845</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C7[0][B]</td>
<td>core/n987_s0/I2</td>
</tr>
<tr>
<td>5.209</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C7[0][B]</td>
<td style=" background: #97FFFF;">core/n987_s0/F</td>
</tr>
<tr>
<td>5.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[0][B]</td>
<td style=" font-weight:bold;">core/R_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C7[0][B]</td>
<td>core/R_1_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C7[0][B]</td>
<td>core/R_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 63.760%; route: 0.005, 0.856%; tC2Q: 0.202, 35.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/R_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/R_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[0][B]</td>
<td>core/R_2_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C7[0][B]</td>
<td style=" font-weight:bold;">core/R_2_s0/Q</td>
</tr>
<tr>
<td>4.845</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[0][B]</td>
<td>core/n986_s0/I2</td>
</tr>
<tr>
<td>5.209</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C7[0][B]</td>
<td style=" background: #97FFFF;">core/n986_s0/F</td>
</tr>
<tr>
<td>5.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][B]</td>
<td style=" font-weight:bold;">core/R_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C7[0][B]</td>
<td>core/R_2_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C7[0][B]</td>
<td>core/R_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 63.760%; route: 0.005, 0.856%; tC2Q: 0.202, 35.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.565</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/PC_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/HaltPC_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>core/PC_3_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R13C18[0][A]</td>
<td style=" font-weight:bold;">core/PC_3_s0/Q</td>
</tr>
<tr>
<td>5.214</td>
<td>0.375</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td style=" font-weight:bold;">core/HaltPC_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>core/HaltPC_3_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>core/HaltPC_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.375, 65.102%; tC2Q: 0.201, 34.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.659</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/tstate_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/tstate_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>core/tstate_5_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C21[0][A]</td>
<td style=" font-weight:bold;">core/tstate_5_s0/Q</td>
</tr>
<tr>
<td>4.964</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[2][B]</td>
<td>core/n2444_s2/I1</td>
</tr>
<tr>
<td>5.308</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[2][B]</td>
<td style=" background: #97FFFF;">core/n2444_s2/F</td>
</tr>
<tr>
<td>5.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[2][B]</td>
<td style=" font-weight:bold;">core/tstate_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[2][B]</td>
<td>core/tstate_6_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C22[2][B]</td>
<td>core/tstate_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 51.330%; route: 0.125, 18.678%; tC2Q: 0.201, 29.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/NMI_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/IntCycle_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C12[1][A]</td>
<td>core/NMI_s_s0/CLK</td>
</tr>
<tr>
<td>4.839</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R6C12[1][A]</td>
<td style=" font-weight:bold;">core/NMI_s_s0/Q</td>
</tr>
<tr>
<td>4.967</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C13[1][A]</td>
<td>core/n3438_s0/I0</td>
</tr>
<tr>
<td>5.311</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C13[1][A]</td>
<td style=" background: #97FFFF;">core/n3438_s0/F</td>
</tr>
<tr>
<td>5.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C13[1][A]</td>
<td style=" font-weight:bold;">core/IntCycle_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>276</td>
<td>IOL29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C13[1][A]</td>
<td>core/IntCycle_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C13[1][A]</td>
<td>core/IntCycle_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 51.080%; route: 0.128, 19.074%; tC2Q: 0.201, 29.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>wr_n_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>wr_n_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>wr_n_s2/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>iorq_n_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>iorq_n_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>iorq_n_s2/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>di_reg_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>di_reg_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>di_reg_7_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>di_reg_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>di_reg_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>di_reg_3_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>core/PC_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>core/PC_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>core/PC_11_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>core/HaltPC_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>core/HaltPC_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>core/HaltPC_11_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>core/TmpAddr_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>core/TmpAddr_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>core/TmpAddr_11_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>core/Fp_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>core/Fp_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>core/Fp_3_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>core/IntE_FF2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>core/IntE_FF2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>core/IntE_FF2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>core/IntE_FF1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>core/IntE_FF1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>7.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.653</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>core/IntE_FF1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>276</td>
<td>clk_d</td>
<td>-4.800</td>
<td>2.274</td>
</tr>
<tr>
<td>89</td>
<td>mcycle_Z[0]</td>
<td>-4.006</td>
<td>1.688</td>
</tr>
<tr>
<td>88</td>
<td>IR[3]</td>
<td>-4.514</td>
<td>1.475</td>
</tr>
<tr>
<td>75</td>
<td>core/ClkEn</td>
<td>2.215</td>
<td>2.281</td>
</tr>
<tr>
<td>72</td>
<td>IR[5]</td>
<td>-4.729</td>
<td>2.322</td>
</tr>
<tr>
<td>70</td>
<td>IR[4]</td>
<td>-4.772</td>
<td>2.704</td>
</tr>
<tr>
<td>70</td>
<td>ISet[1]</td>
<td>-3.512</td>
<td>1.447</td>
</tr>
<tr>
<td>65</td>
<td>mcycle[1]</td>
<td>-4.489</td>
<td>2.573</td>
</tr>
<tr>
<td>64</td>
<td>core/IR_0[1]</td>
<td>-4.791</td>
<td>2.107</td>
</tr>
<tr>
<td>58</td>
<td>core/ALU_Op_r[1]</td>
<td>-2.026</td>
<td>1.417</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C40</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C41</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C50</td>
<td>100.00%</td>
</tr>
<tr>
<td>R11C33</td>
<td>100.00%</td>
</tr>
<tr>
<td>R11C34</td>
<td>100.00%</td>
</tr>
<tr>
<td>R21C39</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 10 -waveform {0 5} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
