Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed May 25 23:51:23 2022
| Host         : DESKTOP-0M9JO91 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: UDISP/UDisp/U0/clk_out_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)

 There are 92 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[20]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[21]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 343 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.476        0.000                      0                  140        0.117        0.000                      0                  140        4.500        0.000                       0                   156  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.476        0.000                      0                  140        0.117        0.000                      0                  140        4.500        0.000                       0                   156  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.476ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.832ns  (logic 4.869ns (55.128%)  route 3.963ns (44.872%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.567     5.088    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X48Y38         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[2]/Q
                         net (fo=5, routed)           0.825     6.370    UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg_n_0_[2]
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.150     6.520 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_58/O
                         net (fo=2, routed)           0.645     7.165    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_58_n_0
    SLICE_X49Y40         LUT4 (Prop_lut4_I3_O)        0.332     7.497 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_62/O
                         net (fo=1, routed)           0.000     7.497    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_62_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.029 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.029    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.143 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.143    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.477 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.450     8.927    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X49Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727     9.654 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[1]
                         net (fo=1, routed)           0.313     9.967    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_6
    SLICE_X50Y44         LUT2 (Prop_lut2_I1_O)        0.303    10.270 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21/O
                         net (fo=1, routed)           0.000    10.270    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.848 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[2]
                         net (fo=2, routed)           0.604    11.451    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_5
    SLICE_X49Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.699    12.150 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.150    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.421 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.534    12.956    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X48Y49         LUT3 (Prop_lut3_I1_O)        0.373    13.329 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_2/O
                         net (fo=2, routed)           0.591    13.920    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB18_X1Y20         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.477    14.818    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.180    14.998    
                         clock uncertainty           -0.035    14.963    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.397    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -13.920    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.773ns  (logic 4.869ns (55.498%)  route 3.904ns (44.502%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.567     5.088    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X48Y38         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[2]/Q
                         net (fo=5, routed)           0.825     6.370    UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg_n_0_[2]
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.150     6.520 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_58/O
                         net (fo=2, routed)           0.645     7.165    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_58_n_0
    SLICE_X49Y40         LUT4 (Prop_lut4_I3_O)        0.332     7.497 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_62/O
                         net (fo=1, routed)           0.000     7.497    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_62_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.029 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.029    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.143 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.143    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.477 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.450     8.927    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X49Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727     9.654 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[1]
                         net (fo=1, routed)           0.313     9.967    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_6
    SLICE_X50Y44         LUT2 (Prop_lut2_I1_O)        0.303    10.270 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21/O
                         net (fo=1, routed)           0.000    10.270    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.848 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[2]
                         net (fo=2, routed)           0.604    11.451    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_5
    SLICE_X49Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.699    12.150 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.150    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.421 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.335    12.756    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X49Y49         LUT3 (Prop_lut3_I1_O)        0.373    13.129 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_3/O
                         net (fo=2, routed)           0.732    13.862    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X1Y20         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.477    14.818    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.180    14.998    
                         clock uncertainty           -0.035    14.963    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.397    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -13.862    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.850ns  (logic 4.869ns (55.019%)  route 3.981ns (44.981%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.567     5.088    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X48Y38         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[2]/Q
                         net (fo=5, routed)           0.825     6.370    UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg_n_0_[2]
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.150     6.520 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_58/O
                         net (fo=2, routed)           0.645     7.165    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_58_n_0
    SLICE_X49Y40         LUT4 (Prop_lut4_I3_O)        0.332     7.497 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_62/O
                         net (fo=1, routed)           0.000     7.497    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_62_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.029 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.029    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.143 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.143    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.477 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.450     8.927    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X49Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727     9.654 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[1]
                         net (fo=1, routed)           0.313     9.967    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_6
    SLICE_X50Y44         LUT2 (Prop_lut2_I1_O)        0.303    10.270 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21/O
                         net (fo=1, routed)           0.000    10.270    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.848 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[2]
                         net (fo=2, routed)           0.604    11.451    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_5
    SLICE_X49Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.699    12.150 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.150    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.421 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.534    12.956    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X48Y49         LUT3 (Prop_lut3_I1_O)        0.373    13.329 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_2/O
                         net (fo=2, routed)           0.609    13.938    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y9          RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.489    14.830    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    15.104    
                         clock uncertainty           -0.035    15.068    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.502    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -13.938    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.735ns  (logic 4.446ns (50.896%)  route 4.289ns (49.104%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.567     5.088    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X48Y38         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[2]/Q
                         net (fo=5, routed)           0.825     6.370    UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg_n_0_[2]
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.150     6.520 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_58/O
                         net (fo=2, routed)           0.645     7.165    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_58_n_0
    SLICE_X49Y40         LUT4 (Prop_lut4_I3_O)        0.332     7.497 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_62/O
                         net (fo=1, routed)           0.000     7.497    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_62_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.029 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.029    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.143 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.143    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.477 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.450     8.927    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X49Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.550     9.477 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[0]
                         net (fo=1, routed)           0.476     9.953    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_7
    SLICE_X50Y44         LUT2 (Prop_lut2_I1_O)        0.299    10.252 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_22/O
                         net (fo=1, routed)           0.000    10.252    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_22_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    10.679 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[1]
                         net (fo=2, routed)           0.486    11.164    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_6
    SLICE_X49Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.946    12.110 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/O[3]
                         net (fo=1, routed)           0.759    12.869    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_4
    SLICE_X50Y49         LUT3 (Prop_lut3_I0_O)        0.306    13.175 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_1/O
                         net (fo=2, routed)           0.648    13.824    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB18_X1Y20         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.477    14.818    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.180    14.998    
                         clock uncertainty           -0.035    14.963    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.397    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -13.824    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.698ns  (logic 4.869ns (55.979%)  route 3.829ns (44.021%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.567     5.088    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X48Y38         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[2]/Q
                         net (fo=5, routed)           0.825     6.370    UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg_n_0_[2]
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.150     6.520 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_58/O
                         net (fo=2, routed)           0.645     7.165    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_58_n_0
    SLICE_X49Y40         LUT4 (Prop_lut4_I3_O)        0.332     7.497 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_62/O
                         net (fo=1, routed)           0.000     7.497    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_62_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.029 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.029    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.143 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.143    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.477 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.450     8.927    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X49Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727     9.654 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[1]
                         net (fo=1, routed)           0.313     9.967    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_6
    SLICE_X50Y44         LUT2 (Prop_lut2_I1_O)        0.303    10.270 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21/O
                         net (fo=1, routed)           0.000    10.270    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.848 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[2]
                         net (fo=2, routed)           0.604    11.451    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_5
    SLICE_X49Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.699    12.150 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.150    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.421 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.386    12.807    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X48Y48         LUT3 (Prop_lut3_I1_O)        0.373    13.180 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_4/O
                         net (fo=2, routed)           0.606    13.786    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X1Y20         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.477    14.818    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.180    14.998    
                         clock uncertainty           -0.035    14.963    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.397    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -13.786    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.698ns  (logic 4.446ns (51.117%)  route 4.252ns (48.883%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.567     5.088    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X48Y38         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[2]/Q
                         net (fo=5, routed)           0.825     6.370    UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg_n_0_[2]
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.150     6.520 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_58/O
                         net (fo=2, routed)           0.645     7.165    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_58_n_0
    SLICE_X49Y40         LUT4 (Prop_lut4_I3_O)        0.332     7.497 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_62/O
                         net (fo=1, routed)           0.000     7.497    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_62_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.029 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.029    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.143 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.143    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.477 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.450     8.927    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X49Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.550     9.477 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[0]
                         net (fo=1, routed)           0.476     9.953    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_7
    SLICE_X50Y44         LUT2 (Prop_lut2_I1_O)        0.299    10.252 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_22/O
                         net (fo=1, routed)           0.000    10.252    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_22_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    10.679 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[1]
                         net (fo=2, routed)           0.486    11.164    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_6
    SLICE_X49Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.946    12.110 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/O[3]
                         net (fo=1, routed)           0.759    12.869    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_4
    SLICE_X50Y49         LUT3 (Prop_lut3_I0_O)        0.306    13.175 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_1/O
                         net (fo=2, routed)           0.611    13.786    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y9          RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.489    14.830    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    15.104    
                         clock uncertainty           -0.035    15.068    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    14.502    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -13.786    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.687ns  (logic 4.869ns (56.046%)  route 3.818ns (43.954%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.567     5.088    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X48Y38         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[2]/Q
                         net (fo=5, routed)           0.825     6.370    UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg_n_0_[2]
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.150     6.520 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_58/O
                         net (fo=2, routed)           0.645     7.165    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_58_n_0
    SLICE_X49Y40         LUT4 (Prop_lut4_I3_O)        0.332     7.497 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_62/O
                         net (fo=1, routed)           0.000     7.497    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_62_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.029 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.029    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.143 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.143    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.477 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.450     8.927    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X49Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727     9.654 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[1]
                         net (fo=1, routed)           0.313     9.967    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_6
    SLICE_X50Y44         LUT2 (Prop_lut2_I1_O)        0.303    10.270 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21/O
                         net (fo=1, routed)           0.000    10.270    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.848 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[2]
                         net (fo=2, routed)           0.604    11.451    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_5
    SLICE_X49Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.699    12.150 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.150    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.421 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.386    12.807    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X48Y48         LUT3 (Prop_lut3_I1_O)        0.373    13.180 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_4/O
                         net (fo=2, routed)           0.596    13.776    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y9          RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.489    14.830    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    15.104    
                         clock uncertainty           -0.035    15.068    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.502    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -13.776    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.646ns  (logic 4.869ns (56.317%)  route 3.777ns (43.683%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.567     5.088    UGAME/UPIPE/UMEMGEN/clk_IBUF_BUFG
    SLICE_X48Y38         FDRE                                         r  UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[2]/Q
                         net (fo=5, routed)           0.825     6.370    UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg_n_0_[2]
    SLICE_X49Y39         LUT3 (Prop_lut3_I0_O)        0.150     6.520 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_58/O
                         net (fo=2, routed)           0.645     7.165    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_58_n_0
    SLICE_X49Y40         LUT4 (Prop_lut4_I3_O)        0.332     7.497 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_62/O
                         net (fo=1, routed)           0.000     7.497    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_62_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.029 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.029    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_45_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.143 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.143    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_32_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.477 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29/O[1]
                         net (fo=2, routed)           0.450     8.927    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_29_n_6
    SLICE_X49Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727     9.654 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24/O[1]
                         net (fo=1, routed)           0.313     9.967    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_24_n_6
    SLICE_X50Y44         LUT2 (Prop_lut2_I1_O)        0.303    10.270 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21/O
                         net (fo=1, routed)           0.000    10.270    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_21_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    10.848 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9/O[2]
                         net (fo=2, routed)           0.604    11.451    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_9_n_5
    SLICE_X49Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.699    12.150 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.150    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_7_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.421 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8/CO[0]
                         net (fo=4, routed)           0.335    12.756    UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_8_n_3
    SLICE_X49Y49         LUT3 (Prop_lut3_I1_O)        0.373    13.129 r  UGAME/UPIPE/UMEMGEN/blk_mem_gen_pipe_inst_i_3/O
                         net (fo=2, routed)           0.605    13.734    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y9          RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.489    14.830    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    15.104    
                         clock uncertainty           -0.035    15.068    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.502    UGAME/UPIPE/blk_mem_gen_pipe_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -13.734    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             4.539ns  (required time - arrival time)
  Source:                 UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 0.642ns (12.624%)  route 4.443ns (87.376%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.547     5.068    UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y25         FDRE                                         r  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.518     5.586 r  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=22, routed)          2.831     8.417    UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/pwropt_2
    SLICE_X14Y7          LUT4 (Prop_lut4_I1_O)        0.124     8.541 r  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_15/O
                         net (fo=1, routed)           1.613    10.154    UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_8
    RAMB36_X2Y1          RAMB36E1                                     r  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.488    14.829    UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.260    15.089    
                         clock uncertainty           -0.035    15.053    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    14.693    UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                         -10.154    
  -------------------------------------------------------------------
                         slack                                  4.539    

Slack (MET) :             5.066ns  (required time - arrival time)
  Source:                 UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.486ns  (logic 0.642ns (14.312%)  route 3.844ns (85.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.547     5.068    UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X46Y25         FDRE                                         r  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y25         FDRE (Prop_fdre_C_Q)         0.518     5.586 f  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=22, routed)          2.229     7.815    UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt_1
    SLICE_X50Y7          LUT3 (Prop_lut3_I1_O)        0.124     7.939 r  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_43/O
                         net (fo=1, routed)           1.615     9.554    UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_sig_22
    RAMB18_X0Y0          RAMB18E1                                     r  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.487    14.828    UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.188    15.016    
                         clock uncertainty           -0.035    14.980    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    14.620    UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                          -9.554    
  -------------------------------------------------------------------
                         slack                                  5.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 UDISP/UDisp/U0/counter_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UDISP/UDisp/U0/counter_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.371ns (71.360%)  route 0.149ns (28.640%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.567     1.450    UDISP/UDisp/U0/clk_IBUF_BUFG
    SLICE_X52Y49         FDRE                                         r  UDISP/UDisp/U0/counter_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  UDISP/UDisp/U0/counter_out_reg[11]/Q
                         net (fo=2, routed)           0.148     1.762    UDISP/UDisp/U0/counter_out_reg[11]
    SLICE_X52Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.807 r  UDISP/UDisp/U0/counter_out[8]_i_2/O
                         net (fo=1, routed)           0.000     1.807    UDISP/UDisp/U0/counter_out[8]_i_2_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.916 r  UDISP/UDisp/U0/counter_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.917    UDISP/UDisp/U0/counter_out_reg[8]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.970 r  UDISP/UDisp/U0/counter_out_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.970    UDISP/UDisp/U0/counter_out_reg[12]_i_1_n_7
    SLICE_X52Y50         FDRE                                         r  UDISP/UDisp/U0/counter_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.835     1.963    UDISP/UDisp/U0/clk_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  UDISP/UDisp/U0/counter_out_reg[12]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    UDISP/UDisp/U0/counter_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 UDISP/UDisp/U0/counter_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UDISP/UDisp/U0/counter_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.384ns (72.058%)  route 0.149ns (27.942%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.567     1.450    UDISP/UDisp/U0/clk_IBUF_BUFG
    SLICE_X52Y49         FDRE                                         r  UDISP/UDisp/U0/counter_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  UDISP/UDisp/U0/counter_out_reg[11]/Q
                         net (fo=2, routed)           0.148     1.762    UDISP/UDisp/U0/counter_out_reg[11]
    SLICE_X52Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.807 r  UDISP/UDisp/U0/counter_out[8]_i_2/O
                         net (fo=1, routed)           0.000     1.807    UDISP/UDisp/U0/counter_out[8]_i_2_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.916 r  UDISP/UDisp/U0/counter_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.917    UDISP/UDisp/U0/counter_out_reg[8]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.983 r  UDISP/UDisp/U0/counter_out_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.983    UDISP/UDisp/U0/counter_out_reg[12]_i_1_n_5
    SLICE_X52Y50         FDRE                                         r  UDISP/UDisp/U0/counter_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.835     1.963    UDISP/UDisp/U0/clk_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  UDISP/UDisp/U0/counter_out_reg[14]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    UDISP/UDisp/U0/counter_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 UOP/U0/push_window_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UOP/U0/push_debounced_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.564     1.447    UOP/U0/clk_IBUF_BUFG
    SLICE_X13Y39         FDCE                                         r  UOP/U0/push_window_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  UOP/U0/push_window_reg[0]/Q
                         net (fo=1, routed)           0.087     1.675    UOP/U0/push_window[0]
    SLICE_X12Y39         LUT4 (Prop_lut4_I2_O)        0.045     1.720 r  UOP/U0/push_debounced/O
                         net (fo=1, routed)           0.000     1.720    UOP/U0/push_debounced_n_0
    SLICE_X12Y39         FDCE                                         r  UOP/U0/push_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.834     1.961    UOP/U0/clk_IBUF_BUFG
    SLICE_X12Y39         FDCE                                         r  UOP/U0/push_debounced_reg/C
                         clock pessimism             -0.501     1.460    
    SLICE_X12Y39         FDCE (Hold_fdce_C_D)         0.120     1.580    UOP/U0/push_debounced_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 UDISP/UDisp/U0/counter_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UDISP/UDisp/U0/counter_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.407ns (73.214%)  route 0.149ns (26.786%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.567     1.450    UDISP/UDisp/U0/clk_IBUF_BUFG
    SLICE_X52Y49         FDRE                                         r  UDISP/UDisp/U0/counter_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  UDISP/UDisp/U0/counter_out_reg[11]/Q
                         net (fo=2, routed)           0.148     1.762    UDISP/UDisp/U0/counter_out_reg[11]
    SLICE_X52Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.807 r  UDISP/UDisp/U0/counter_out[8]_i_2/O
                         net (fo=1, routed)           0.000     1.807    UDISP/UDisp/U0/counter_out[8]_i_2_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.916 r  UDISP/UDisp/U0/counter_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.917    UDISP/UDisp/U0/counter_out_reg[8]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.006 r  UDISP/UDisp/U0/counter_out_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.006    UDISP/UDisp/U0/counter_out_reg[12]_i_1_n_6
    SLICE_X52Y50         FDRE                                         r  UDISP/UDisp/U0/counter_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.835     1.963    UDISP/UDisp/U0/clk_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  UDISP/UDisp/U0/counter_out_reg[13]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    UDISP/UDisp/U0/counter_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 UDISP/UDisp/U0/counter_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UDISP/UDisp/U0/counter_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.409ns (73.310%)  route 0.149ns (26.689%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.567     1.450    UDISP/UDisp/U0/clk_IBUF_BUFG
    SLICE_X52Y49         FDRE                                         r  UDISP/UDisp/U0/counter_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  UDISP/UDisp/U0/counter_out_reg[11]/Q
                         net (fo=2, routed)           0.148     1.762    UDISP/UDisp/U0/counter_out_reg[11]
    SLICE_X52Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.807 r  UDISP/UDisp/U0/counter_out[8]_i_2/O
                         net (fo=1, routed)           0.000     1.807    UDISP/UDisp/U0/counter_out[8]_i_2_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.916 r  UDISP/UDisp/U0/counter_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.917    UDISP/UDisp/U0/counter_out_reg[8]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.008 r  UDISP/UDisp/U0/counter_out_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.008    UDISP/UDisp/U0/counter_out_reg[12]_i_1_n_4
    SLICE_X52Y50         FDRE                                         r  UDISP/UDisp/U0/counter_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.835     1.963    UDISP/UDisp/U0/clk_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  UDISP/UDisp/U0/counter_out_reg[15]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.134     1.853    UDISP/UDisp/U0/counter_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 UOP/U0/push_window_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UOP/U0/push_window_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.148ns (53.103%)  route 0.131ns (46.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.564     1.447    UOP/U0/clk_IBUF_BUFG
    SLICE_X12Y39         FDCE                                         r  UOP/U0/push_window_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDCE (Prop_fdce_C_Q)         0.148     1.595 r  UOP/U0/push_window_reg[1]/Q
                         net (fo=2, routed)           0.131     1.726    UOP/U0/push_window[1]
    SLICE_X13Y39         FDCE                                         r  UOP/U0/push_window_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.834     1.961    UOP/U0/clk_IBUF_BUFG
    SLICE_X13Y39         FDCE                                         r  UOP/U0/push_window_reg[0]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X13Y39         FDCE (Hold_fdce_C_D)         0.017     1.477    UOP/U0/push_window_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.559     1.442    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  clk_wiz_0_inst/num_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clk_wiz_0_inst/num_reg[7]/Q
                         net (fo=1, routed)           0.108     1.691    clk_wiz_0_inst/num_reg_n_0_[7]
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.799 r  clk_wiz_0_inst/num_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.799    clk_wiz_0_inst/num_reg[4]_i_1_n_4
    SLICE_X35Y37         FDRE                                         r  clk_wiz_0_inst/num_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.827     1.954    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  clk_wiz_0_inst/num_reg[7]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X35Y37         FDRE (Hold_fdre_C_D)         0.105     1.547    clk_wiz_0_inst/num_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.560     1.443    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X35Y38         FDRE                                         r  clk_wiz_0_inst/num_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  clk_wiz_0_inst/num_reg[11]/Q
                         net (fo=1, routed)           0.108     1.692    clk_wiz_0_inst/num_reg_n_0_[11]
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.800 r  clk_wiz_0_inst/num_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.800    clk_wiz_0_inst/num_reg[8]_i_1_n_4
    SLICE_X35Y38         FDRE                                         r  clk_wiz_0_inst/num_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.829     1.956    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X35Y38         FDRE                                         r  clk_wiz_0_inst/num_reg[11]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.105     1.548    clk_wiz_0_inst/num_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.560     1.443    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  clk_wiz_0_inst/num_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  clk_wiz_0_inst/num_reg[15]/Q
                         net (fo=1, routed)           0.108     1.692    clk_wiz_0_inst/num_reg_n_0_[15]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.800 r  clk_wiz_0_inst/num_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.800    clk_wiz_0_inst/num_reg[12]_i_1_n_4
    SLICE_X35Y39         FDRE                                         r  clk_wiz_0_inst/num_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.829     1.956    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  clk_wiz_0_inst/num_reg[15]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.105     1.548    clk_wiz_0_inst/num_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.561     1.444    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X35Y40         FDRE                                         r  clk_wiz_0_inst/num_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clk_wiz_0_inst/num_reg[19]/Q
                         net (fo=1, routed)           0.108     1.693    clk_wiz_0_inst/num_reg_n_0_[19]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.801 r  clk_wiz_0_inst/num_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.801    clk_wiz_0_inst/num_reg[16]_i_1_n_4
    SLICE_X35Y40         FDRE                                         r  clk_wiz_0_inst/num_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.830     1.957    clk_wiz_0_inst/clk_IBUF_BUFG
    SLICE_X35Y40         FDRE                                         r  clk_wiz_0_inst/num_reg[19]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.105     1.549    clk_wiz_0_inst/num_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y9   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y10  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1   UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y37  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X14Y37  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X14Y37  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X14Y37  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y38  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[4]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X14Y38  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[5]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X14Y38  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y38  UGAME/UBIRD/UBIRDCTRL/pos_v_cnt_next_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y37  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y37  UGAME/UBIRD/UBIRDCTRL/drop_count_next_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y39  UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y40  UGAME/UPIPE/UMEMGEN/addr_h_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y40  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y40  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y40  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y39  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y39  UGAME/UPIPE/UMEMGEN/addr_v_cnt_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y25  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y25  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y25  UGAME/UBG/blk_mem_gen_bg_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C



