

================================================================
== Vitis HLS Report for 'master_fix_Pipeline_VITIS_LOOP_306_2_VITIS_LOOP_307_3'
================================================================
* Date:           Tue Jul 26 16:15:01 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.40 ns|  7.591 ns|     2.81 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      230|      230|  2.392 us|  2.392 us|  230|  230|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_306_2_VITIS_LOOP_307_3  |      228|      228|         6|          1|          1|   224|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.94>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%lhs = alloca i32 1"   --->   Operation 9 'alloca' 'lhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 10 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 11 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten17 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sub_ln309_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %sub_ln309"   --->   Operation 13 'read' 'sub_ln309_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln300_read = read i21 @_ssdm_op_Read.ap_auto.i21, i21 %sext_ln300"   --->   Operation 14 'read' 'sext_ln300_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln300_cast = sext i21 %sext_ln300_read"   --->   Operation 15 'sext' 'sext_ln300_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln309 = trunc i10 %sub_ln309_read" [model_functions.cpp:309]   --->   Operation 16 'trunc' 'trunc_ln309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten17"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i_2"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %h"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i36 %sext_ln300_cast, i36 %lhs"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten17_load = load i8 %indvar_flatten17" [model_functions.cpp:306]   --->   Operation 22 'load' 'indvar_flatten17_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.55ns)   --->   "%icmp_ln306 = icmp_eq  i8 %indvar_flatten17_load, i8 224" [model_functions.cpp:306]   --->   Operation 24 'icmp' 'icmp_ln306' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.91ns)   --->   "%add_ln306_1 = add i8 %indvar_flatten17_load, i8 1" [model_functions.cpp:306]   --->   Operation 25 'add' 'add_ln306_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln306 = br i1 %icmp_ln306, void %.split15, void %_ZltILi36ELi17ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i.exitStub" [model_functions.cpp:306]   --->   Operation 26 'br' 'br_ln306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%h_load = load i5 %h" [model_functions.cpp:307]   --->   Operation 27 'load' 'h_load' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_2_load = load i4 %i_2" [model_functions.cpp:306]   --->   Operation 28 'load' 'i_2_load' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.73ns)   --->   "%add_ln306 = add i4 %i_2_load, i4 1" [model_functions.cpp:306]   --->   Operation 29 'add' 'add_ln306' <Predicate = (!icmp_ln306)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.36ns)   --->   "%icmp_ln307 = icmp_eq  i5 %h_load, i5 16" [model_functions.cpp:307]   --->   Operation 30 'icmp' 'icmp_ln307' <Predicate = (!icmp_ln306)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.21ns)   --->   "%select_ln306 = select i1 %icmp_ln307, i5 0, i5 %h_load" [model_functions.cpp:306]   --->   Operation 31 'select' 'select_ln306' <Predicate = (!icmp_ln306)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.02ns)   --->   "%select_ln306_1 = select i1 %icmp_ln307, i4 %add_ln306, i4 %i_2_load" [model_functions.cpp:306]   --->   Operation 32 'select' 'select_ln306_1' <Predicate = (!icmp_ln306)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.78ns)   --->   "%add_ln307 = add i5 %select_ln306, i5 1" [model_functions.cpp:307]   --->   Operation 33 'add' 'add_ln307' <Predicate = (!icmp_ln306)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln306 = store i8 %add_ln306_1, i8 %indvar_flatten17" [model_functions.cpp:306]   --->   Operation 34 'store' 'store_ln306' <Predicate = (!icmp_ln306)> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln306 = store i4 %select_ln306_1, i4 %i_2" [model_functions.cpp:306]   --->   Operation 35 'store' 'store_ln306' <Predicate = (!icmp_ln306)> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln307 = store i5 %add_ln307, i5 %h" [model_functions.cpp:307]   --->   Operation 36 'store' 'store_ln307' <Predicate = (!icmp_ln306)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.71>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln309 = zext i4 %select_ln306_1" [model_functions.cpp:309]   --->   Operation 37 'zext' 'zext_ln309' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.91ns)   --->   "%add_ln309 = add i8 %trunc_ln309, i8 %zext_ln309" [model_functions.cpp:309]   --->   Operation 38 'add' 'add_ln309' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_19_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln309, i4 0" [model_functions.cpp:308]   --->   Operation 39 'bitconcatenate' 'tmp_19_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln306_1, i4 0" [model_functions.cpp:308]   --->   Operation 40 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln309_1 = zext i5 %select_ln306" [model_functions.cpp:309]   --->   Operation 41 'zext' 'zext_ln309_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln309_2 = zext i5 %select_ln306" [model_functions.cpp:309]   --->   Operation 42 'zext' 'zext_ln309_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.54ns)   --->   "%add_ln309_1 = add i12 %tmp_19_cast, i12 %zext_ln309_2" [model_functions.cpp:309]   --->   Operation 43 'add' 'add_ln309_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln309_3 = zext i12 %add_ln309_1" [model_functions.cpp:309]   --->   Operation 44 'zext' 'zext_ln309_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%firstDense_f_V_addr = getelementptr i21 %firstDense_f_V, i64 0, i64 %zext_ln309_3" [model_functions.cpp:309]   --->   Operation 45 'getelementptr' 'firstDense_f_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.91ns)   --->   "%add_ln308 = add i8 %tmp_s, i8 %zext_ln309_1" [model_functions.cpp:308]   --->   Operation 46 'add' 'add_ln308' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln308 = zext i8 %add_ln308" [model_functions.cpp:308]   --->   Operation 47 'zext' 'zext_ln308' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%max2_V_0_addr = getelementptr i35 %max2_V_0, i64 0, i64 %zext_ln308" [model_functions.cpp:308]   --->   Operation 48 'getelementptr' 'max2_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (3.25ns)   --->   "%aux1_V = load i8 %max2_V_0_addr"   --->   Operation 49 'load' 'aux1_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 224> <RAM>
ST_2 : Operation 50 [2/2] (3.25ns)   --->   "%aux2_V = load i12 %firstDense_f_V_addr" [model_functions.cpp:309]   --->   Operation 50 'load' 'aux2_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 3584> <ROM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 51 [1/2] (3.25ns)   --->   "%aux1_V = load i8 %max2_V_0_addr"   --->   Operation 51 'load' 'aux1_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 224> <RAM>
ST_3 : Operation 52 [1/2] (3.25ns)   --->   "%aux2_V = load i12 %firstDense_f_V_addr" [model_functions.cpp:309]   --->   Operation 52 'load' 'aux2_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 3584> <ROM>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1168 = zext i35 %aux1_V"   --->   Operation 53 'zext' 'zext_ln1168' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i21 %aux2_V"   --->   Operation 54 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (6.91ns)   --->   "%r_V = mul i55 %sext_ln1171, i55 %zext_ln1168"   --->   Operation 55 'mul' 'r_V' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 56 [1/2] (6.91ns)   --->   "%r_V = mul i55 %sext_ln1171, i55 %zext_ln1168"   --->   Operation 56 'mul' 'r_V' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln727 = trunc i55 %r_V"   --->   Operation 57 'trunc' 'trunc_ln727' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%lhs_load = load i36 %lhs"   --->   Operation 75 'load' 'lhs_load' <Predicate = (icmp_ln306)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i36P0A, i36 %num_V_7_out, i36 %lhs_load"   --->   Operation 76 'write' 'write_ln0' <Predicate = (icmp_ln306)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 77 'ret' 'ret_ln0' <Predicate = (icmp_ln306)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.59>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%lhs_load_1 = load i36 %lhs"   --->   Operation 58 'load' 'lhs_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_306_2_VITIS_LOOP_307_3_str"   --->   Operation 59 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 224, i64 224, i64 224"   --->   Operation 60 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 61 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln300 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [model_functions.cpp:300]   --->   Operation 62 'specloopname' 'specloopname_ln300' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %lhs_load_1, i19 0"   --->   Operation 63 'bitconcatenate' 'lhs_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (3.28ns)   --->   "%ret_V = add i55 %lhs_1, i55 %r_V"   --->   Operation 64 'add' 'ret_V' <Predicate = true> <Delay = 3.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node num_V)   --->   "%num_V_2 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %ret_V, i32 19, i32 54"   --->   Operation 65 'partselect' 'num_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node num_V)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %ret_V, i32 19" [model_functions.cpp:300]   --->   Operation 66 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node num_V)   --->   "%p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %ret_V, i32 18"   --->   Operation 67 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (2.43ns)   --->   "%r = icmp_ne  i18 %trunc_ln727, i18 0"   --->   Operation 68 'icmp' 'r' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node num_V)   --->   "%or_ln412 = or i1 %p_Result_s, i1 %r"   --->   Operation 69 'or' 'or_ln412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node num_V)   --->   "%and_ln412 = and i1 %or_ln412, i1 %p_Result_9"   --->   Operation 70 'and' 'and_ln412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node num_V)   --->   "%zext_ln415 = zext i1 %and_ln412"   --->   Operation 71 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (2.71ns) (out node of the LUT)   --->   "%num_V = add i36 %num_V_2, i36 %zext_ln415"   --->   Operation 72 'add' 'num_V' <Predicate = true> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln415 = store i36 %num_V, i36 %lhs"   --->   Operation 73 'store' 'store_ln415' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi73ELi35ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi36ELi17ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i"   --->   Operation 74 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.4ns, clock uncertainty: 2.81ns.

 <State 1>: 5.95ns
The critical path consists of the following:
	'alloca' operation ('h') [7]  (0 ns)
	'load' operation ('h_load', model_functions.cpp:307) on local variable 'h' [27]  (0 ns)
	'icmp' operation ('icmp_ln307', model_functions.cpp:307) [32]  (1.36 ns)
	'select' operation ('select_ln306', model_functions.cpp:306) [33]  (1.22 ns)
	'add' operation ('add_ln307', model_functions.cpp:307) [65]  (1.78 ns)
	'store' operation ('store_ln307', model_functions.cpp:307) of variable 'add_ln307', model_functions.cpp:307 on local variable 'h' [68]  (1.59 ns)

 <State 2>: 6.72ns
The critical path consists of the following:
	'add' operation ('add_ln309', model_functions.cpp:309) [36]  (1.92 ns)
	'add' operation ('add_ln309_1', model_functions.cpp:309) [42]  (1.55 ns)
	'getelementptr' operation ('firstDense_f_V_addr', model_functions.cpp:309) [44]  (0 ns)
	'load' operation ('aux2.V', model_functions.cpp:309) on array 'firstDense_f_V' [50]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('aux1.V') on array 'max2_V_0' [49]  (3.25 ns)

 <State 4>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [53]  (6.91 ns)

 <State 5>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [53]  (6.91 ns)

 <State 6>: 7.59ns
The critical path consists of the following:
	'load' operation ('lhs_load_1') on local variable 'lhs' [26]  (0 ns)
	'add' operation ('ret.V') [55]  (3.29 ns)
	'add' operation ('num_V') [64]  (2.71 ns)
	'store' operation ('store_ln415') of variable 'num_V' on local variable 'lhs' [69]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
