-- EASICS generated file
-- command : ariadne test.ari
-- tool_version : 1.4.13
-- input : test.ari
-- input : a_ent.vhd
-- input : b_ent.vhd

library ieee;
use ieee.std_logic_1164.all;

entity test is
  port (
        --/ more groups
        --// port comment for pin_1
        pin_4 : in std_logic;
        --// port comment for pin_2
        --// which is spread over multiple lines
        pin_2 : out std_logic;
        --/ Multiline
        --/ Group
        --/ comment
        --// something
        clk : in std_logic;
        --/ Another comment
        reset : in std_logic;
        --/ overwritten
        pin_3 : out std_logic;
        --// This is comment
        --// spread over
        --// multiple lines
        reset_n : in std_logic
       );
end test;
