
#####  START OF RAM REPORT FOR COMPILE POINT: C0_axi_if_Z137  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                             PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                            DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)           COMMENTS                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_data_fifo.util_ram.mem[128:0]                   RAM                DEFAULT            PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_data_fifo.util_ram.mem_mem_0_0                    1KX20_1KX20            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)     RAM instance meets the required threshold for mapping using LSRAM.
                                                                                                                                                                                PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_data_fifo.util_ram.mem_mem_0_1                    1KX20_1KX20            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                       
                                                                                                                                                                                PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_data_fifo.util_ram.mem_mem_0_2                    1KX20_1KX20            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                       
                                                                                                                                                                                PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_data_fifo.util_ram.mem_mem_0_3                    1KX20_1KX20            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                       
                                                                                                                                                                                PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_data_fifo.util_ram.mem_mem_0_4                    1KX20_1KX20            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                       
                                                                                                                                                                                PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_data_fifo.util_ram.mem_mem_0_5                    1KX20_1KX20            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                       
                                                                                                                                                                                PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_data_fifo.util_ram.mem_mem_0_6                    1KX20_1KX20            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                       
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
NO               PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_fifo_gen\.wr_data_fifo.util_ram.mem[144:0]                     RAM                DEFAULT            PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_fifo_gen\.wr_data_fifo.util_ram.mem_mem_0_0                      512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)     RAM instance meets the required threshold for mapping using LSRAM.
                                                                                                                                                                                PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_fifo_gen\.wr_data_fifo.util_ram.mem_mem_0_1                      512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                       
                                                                                                                                                                                PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_fifo_gen\.wr_data_fifo.util_ram.mem_mem_0_2                      512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                       
                                                                                                                                                                                PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_fifo_gen\.wr_data_fifo.util_ram.mem_mem_0_3                      512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                       
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
NO               PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_tag_fifo.util_ram.mem[47:0]                     RAM                DEFAULT            PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_tag_fifo.util_ram.mem_mem_0_0                     1KX20_1KX20            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)     RAM instance meets the required threshold for mapping using LSRAM.
                                                                                                                                                                                PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_tag_fifo.util_ram.mem_mem_0_1                     1KX20_1KX20            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                       
                                                                                                                                                                                PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_tag_fifo.util_ram.mem_mem_0_2                     1KX16_1KX16            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                       
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
NO               PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.rd_data_asm_fifo_gen\.rd_data_asm_fifo.util_ram.mem[71:0]         RAM                DEFAULT            PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.rd_data_asm_fifo_gen\.rd_data_asm_fifo.util_ram.mem_mem_0_0         512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)     RAM instance meets the required threshold for mapping using LSRAM.
                                                                                                                                                                                PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.rd_data_asm_fifo_gen\.rd_data_asm_fifo.util_ram.mem_mem_0_1         512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                       
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
NO               PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_data_delay_fifo_gen\.wr_data_delay_fifo.util_ram.mem[78:0]     RAM                DEFAULT            PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_data_delay_fifo_gen\.wr_data_delay_fifo.util_ram.mem_mem_0_0     512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)     RAM instance meets the required threshold for mapping using LSRAM.
                                                                                                                                                                                PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_data_delay_fifo_gen\.wr_data_delay_fifo.util_ram.mem_mem_0_1     512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                       
=============================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                           PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                          DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS                                                         
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo.util_ram.mem[96:0]     RAM                DEFAULT            PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo.util_ram.mem_mem_0_0     64X12             0                  0       1(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                              PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo.util_ram.mem_mem_0_1     64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                              PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo.util_ram.mem_mem_0_2     64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                              PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo.util_ram.mem_mem_0_3     64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                              PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo.util_ram.mem_mem_0_4     64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                              PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo.util_ram.mem_mem_0_5     64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                              PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo.util_ram.mem_mem_0_6     64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                              PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo.util_ram.mem_mem_0_7     64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                           
====================================================================================================================================================================================================================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     COMMENTS
---------------------------------------------------------------
===============================================================

#####  END OF RAM REPORT FOR COMPILE POINT: C0_axi_if_Z137  #####

