# Veriolog Simulation Timing

Creating an ASSERT macro with conditional expression to clean up test bench clutter.

## Topics

- `define
- ? :
