initing gpgpu sim in accel-sim.cc
Accel-Sim [build accelsim-commit-_modified_0.0_25-11-25-18-50-33]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      46 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-HBM_gpgpu_n_mem                        0 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=7:RCD=22:RAS=50:RP=22:RC=72:CL=22:WL=4:CDLR=5:WR=19:nbkgrp=4:CCDL=4:RTPL=7 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         190 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-HBM_gpgpu_n_mem                        0 # number of memory modules (e.g. memory controllers) in gpu
-HBM_dram_latency                     190 # DRAM latency (default 30)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-HBM_gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-HBM_gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-HBM_gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-HBM_dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-HBM_gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=7:RCD=22:RAS=50:RP=22:RC=72:CL=22:WL=4:CDLR=5:WR=19:nbkgrp=4:CCDL=4:RTPL=7 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-HBM_dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-HBM_dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-HBM_dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-HBM_dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-HBM_gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132:1132:1132:3500.5:1512 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
setting max warps per shader = 48 
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     7 # minimal delay between activation of rows in different banks
RCD                                    22 # row to column delay
RAS                                    50 # time needed to activate row
RP                                     22 # time needed to precharge (deactivate) row
RC                                     72 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     19 # last data-in to row precharge
CL                                     22 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    7 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 0
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:3500500000.000000:1512000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000028567347522:0.00000000066137566138
gpgpu_sim end of init max shader per core: 48 
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f226ae00000,16384
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-1-ctx_0x56072fae0590.traceg.xz
-kernel name = _Z12lud_diagonalPfii
-kernel id = 1
-grid dim = (1,1,1)
-block dim = (16,1,1)
-shmem = 1024
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f2289000000
-local mem base_addr = 0x00007f2287000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-1-ctx_0x56072fae0590.traceg.xz
launching kernel name: _Z12lud_diagonalPfii uid: 1 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 1 
kernel_stream_id = 0
gpu_sim_cycle = 23584
gpu_sim_insn = 16354
gpu_ipc =       0.6934
gpu_tot_sim_cycle = 23584
gpu_tot_sim_insn = 16354
gpu_tot_ipc =       0.6934
gpu_tot_issued_cta = 1
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0115
partiton_level_parallism_total  =       0.0115
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.4178 GB/Sec
L2_BW_total  =       0.4178 GB/Sec
gpu_total_sim_rate=8177

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 272, Miss = 32, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 272
	L1D_total_cache_misses = 32
	L1D_total_cache_miss_rate = 0.1176
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 240

Total_core_cache_fail_stats:
ctas_completed 1, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
4024, 
gpgpu_n_tot_thrd_icount = 128768
gpgpu_n_tot_w_icount = 4024
gpgpu_n_stall_shd_mem = 562
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32
gpgpu_n_mem_write_global = 240
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 256
gpgpu_n_store_insn = 240
gpgpu_n_shmem_insn = 4900
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 562
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 562
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:172	W0_Idle:55986	W0_Scoreboard:14283	W1:1947	W2:209	W3:195	W4:184	W5:175	W6:165	W7:151	W8:140	W9:131	W10:121	W11:107	W12:91	W13:81	W14:71	W15:47	W16:76	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:4024	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 256 {8:32,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9600 {40:240,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1280 {40:32,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1920 {8:240,}
maxmflatency = 502 
max_icnt2mem_latency = 43 
maxmrqlatency = 5 
max_icnt2sh_latency = 3 
averagemflatency = 266 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 2 
mrq_lat_table:21 	0 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	240 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	272 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	272 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5615         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5623         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5639         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5601         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5655         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5649         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5608         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5617         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5531         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5517         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5524         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 32/11 = 2.909091
number of bytes read:
dram[0]:        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       192         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       192         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 1024
Bmin_bank_accesses = 0!
min_chip_accesses = 0!
number of bytes accessed:
dram[0]:        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       192         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       192         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 1024
min_bank_accesses = 0!
min_chip_accesses = 0!
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         73    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         73    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         73    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         73    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         73    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         73    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         73    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         73    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         73    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         54    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         73    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        502         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        502         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        502         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        502         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        502         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        502         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        502         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        502         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        502         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        502         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        502         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104427 n_nop=104424 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.661e-05
n_activity=78 dram_eff=0.1026
bk0: 2a 104398i bk1: 0a 104427i bk2: 0a 104427i bk3: 0a 104427i bk4: 0a 104427i bk5: 0a 104427i bk6: 0a 104427i bk7: 0a 104427i bk8: 0a 104427i bk9: 0a 104427i bk10: 0a 104427i bk11: 0a 104427i bk12: 0a 104427i bk13: 0a 104427i bk14: 0a 104427i bk15: 0a 104427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000077 
total_CMD = 104427 
util_bw = 8 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 104393 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104427 
n_nop = 104424 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000019 
Either_Row_CoL_Bus_Util = 0.000029 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000201097
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104427 n_nop=104424 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.661e-05
n_activity=78 dram_eff=0.1026
bk0: 2a 104398i bk1: 0a 104427i bk2: 0a 104427i bk3: 0a 104427i bk4: 0a 104427i bk5: 0a 104427i bk6: 0a 104427i bk7: 0a 104427i bk8: 0a 104427i bk9: 0a 104427i bk10: 0a 104427i bk11: 0a 104427i bk12: 0a 104427i bk13: 0a 104427i bk14: 0a 104427i bk15: 0a 104427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000077 
total_CMD = 104427 
util_bw = 8 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 104393 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104427 
n_nop = 104424 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000019 
Either_Row_CoL_Bus_Util = 0.000029 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000191521
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104427 n_nop=104424 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.661e-05
n_activity=78 dram_eff=0.1026
bk0: 2a 104398i bk1: 0a 104427i bk2: 0a 104427i bk3: 0a 104427i bk4: 0a 104427i bk5: 0a 104427i bk6: 0a 104427i bk7: 0a 104427i bk8: 0a 104427i bk9: 0a 104427i bk10: 0a 104427i bk11: 0a 104427i bk12: 0a 104427i bk13: 0a 104427i bk14: 0a 104427i bk15: 0a 104427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000077 
total_CMD = 104427 
util_bw = 8 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 104393 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104427 
n_nop = 104424 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000019 
Either_Row_CoL_Bus_Util = 0.000029 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000201097
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104427 n_nop=104424 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.661e-05
n_activity=78 dram_eff=0.1026
bk0: 2a 104398i bk1: 0a 104427i bk2: 0a 104427i bk3: 0a 104427i bk4: 0a 104427i bk5: 0a 104427i bk6: 0a 104427i bk7: 0a 104427i bk8: 0a 104427i bk9: 0a 104427i bk10: 0a 104427i bk11: 0a 104427i bk12: 0a 104427i bk13: 0a 104427i bk14: 0a 104427i bk15: 0a 104427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000077 
total_CMD = 104427 
util_bw = 8 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 104393 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104427 
n_nop = 104424 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000019 
Either_Row_CoL_Bus_Util = 0.000029 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000181945
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104427 n_nop=104424 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.661e-05
n_activity=78 dram_eff=0.1026
bk0: 2a 104398i bk1: 0a 104427i bk2: 0a 104427i bk3: 0a 104427i bk4: 0a 104427i bk5: 0a 104427i bk6: 0a 104427i bk7: 0a 104427i bk8: 0a 104427i bk9: 0a 104427i bk10: 0a 104427i bk11: 0a 104427i bk12: 0a 104427i bk13: 0a 104427i bk14: 0a 104427i bk15: 0a 104427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000077 
total_CMD = 104427 
util_bw = 8 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 104393 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104427 
n_nop = 104424 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000019 
Either_Row_CoL_Bus_Util = 0.000029 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000181945
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104427 n_nop=104427 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 104427i bk1: 0a 104427i bk2: 0a 104427i bk3: 0a 104427i bk4: 0a 104427i bk5: 0a 104427i bk6: 0a 104427i bk7: 0a 104427i bk8: 0a 104427i bk9: 0a 104427i bk10: 0a 104427i bk11: 0a 104427i bk12: 0a 104427i bk13: 0a 104427i bk14: 0a 104427i bk15: 0a 104427i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 104427 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 104427 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104427 
n_nop = 104427 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104427 n_nop=104424 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.661e-05
n_activity=78 dram_eff=0.1026
bk0: 2a 104398i bk1: 0a 104427i bk2: 0a 104427i bk3: 0a 104427i bk4: 0a 104427i bk5: 0a 104427i bk6: 0a 104427i bk7: 0a 104427i bk8: 0a 104427i bk9: 0a 104427i bk10: 0a 104427i bk11: 0a 104427i bk12: 0a 104427i bk13: 0a 104427i bk14: 0a 104427i bk15: 0a 104427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000077 
total_CMD = 104427 
util_bw = 8 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 104393 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104427 
n_nop = 104424 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000019 
Either_Row_CoL_Bus_Util = 0.000029 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000191521
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104427 n_nop=104427 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 104427i bk1: 0a 104427i bk2: 0a 104427i bk3: 0a 104427i bk4: 0a 104427i bk5: 0a 104427i bk6: 0a 104427i bk7: 0a 104427i bk8: 0a 104427i bk9: 0a 104427i bk10: 0a 104427i bk11: 0a 104427i bk12: 0a 104427i bk13: 0a 104427i bk14: 0a 104427i bk15: 0a 104427i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 104427 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 104427 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104427 
n_nop = 104427 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104427 n_nop=104424 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.661e-05
n_activity=78 dram_eff=0.1026
bk0: 2a 104398i bk1: 0a 104427i bk2: 0a 104427i bk3: 0a 104427i bk4: 0a 104427i bk5: 0a 104427i bk6: 0a 104427i bk7: 0a 104427i bk8: 0a 104427i bk9: 0a 104427i bk10: 0a 104427i bk11: 0a 104427i bk12: 0a 104427i bk13: 0a 104427i bk14: 0a 104427i bk15: 0a 104427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000077 
total_CMD = 104427 
util_bw = 8 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 104393 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104427 
n_nop = 104424 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000019 
Either_Row_CoL_Bus_Util = 0.000029 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000201097
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104427 n_nop=104420 n_act=1 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002298
n_activity=117 dram_eff=0.2051
bk0: 6a 104395i bk1: 0a 104427i bk2: 0a 104427i bk3: 0a 104427i bk4: 0a 104427i bk5: 0a 104427i bk6: 0a 104427i bk7: 0a 104427i bk8: 0a 104427i bk9: 0a 104427i bk10: 0a 104427i bk11: 0a 104427i bk12: 0a 104427i bk13: 0a 104427i bk14: 0a 104427i bk15: 0a 104427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000230 
total_CMD = 104427 
util_bw = 24 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 104374 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104427 
n_nop = 104420 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 6 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000057 
Either_Row_CoL_Bus_Util = 0.000067 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000201097
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104427 n_nop=104427 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 104427i bk1: 0a 104427i bk2: 0a 104427i bk3: 0a 104427i bk4: 0a 104427i bk5: 0a 104427i bk6: 0a 104427i bk7: 0a 104427i bk8: 0a 104427i bk9: 0a 104427i bk10: 0a 104427i bk11: 0a 104427i bk12: 0a 104427i bk13: 0a 104427i bk14: 0a 104427i bk15: 0a 104427i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 104427 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 104427 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104427 
n_nop = 104427 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104427 n_nop=104427 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 104427i bk1: 0a 104427i bk2: 0a 104427i bk3: 0a 104427i bk4: 0a 104427i bk5: 0a 104427i bk6: 0a 104427i bk7: 0a 104427i bk8: 0a 104427i bk9: 0a 104427i bk10: 0a 104427i bk11: 0a 104427i bk12: 0a 104427i bk13: 0a 104427i bk14: 0a 104427i bk15: 0a 104427i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 104427 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 104427 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104427 
n_nop = 104427 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104427 n_nop=104424 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.661e-05
n_activity=78 dram_eff=0.1026
bk0: 2a 104398i bk1: 0a 104427i bk2: 0a 104427i bk3: 0a 104427i bk4: 0a 104427i bk5: 0a 104427i bk6: 0a 104427i bk7: 0a 104427i bk8: 0a 104427i bk9: 0a 104427i bk10: 0a 104427i bk11: 0a 104427i bk12: 0a 104427i bk13: 0a 104427i bk14: 0a 104427i bk15: 0a 104427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000077 
total_CMD = 104427 
util_bw = 8 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 104393 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104427 
n_nop = 104424 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000019 
Either_Row_CoL_Bus_Util = 0.000029 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000201097
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104427 n_nop=104420 n_act=1 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002298
n_activity=134 dram_eff=0.1791
bk0: 6a 104396i bk1: 0a 104427i bk2: 0a 104427i bk3: 0a 104427i bk4: 0a 104427i bk5: 0a 104427i bk6: 0a 104427i bk7: 0a 104427i bk8: 0a 104427i bk9: 0a 104427i bk10: 0a 104427i bk11: 0a 104427i bk12: 0a 104427i bk13: 0a 104427i bk14: 0a 104427i bk15: 0a 104427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000230 
total_CMD = 104427 
util_bw = 24 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 104375 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104427 
n_nop = 104420 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 6 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000057 
Either_Row_CoL_Bus_Util = 0.000067 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000201097
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104427 n_nop=104427 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 104427i bk1: 0a 104427i bk2: 0a 104427i bk3: 0a 104427i bk4: 0a 104427i bk5: 0a 104427i bk6: 0a 104427i bk7: 0a 104427i bk8: 0a 104427i bk9: 0a 104427i bk10: 0a 104427i bk11: 0a 104427i bk12: 0a 104427i bk13: 0a 104427i bk14: 0a 104427i bk15: 0a 104427i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 104427 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 104427 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104427 
n_nop = 104427 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=104427 n_nop=104422 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001532
n_activity=106 dram_eff=0.1509
bk0: 4a 104396i bk1: 0a 104427i bk2: 0a 104427i bk3: 0a 104427i bk4: 0a 104427i bk5: 0a 104427i bk6: 0a 104427i bk7: 0a 104427i bk8: 0a 104427i bk9: 0a 104427i bk10: 0a 104427i bk11: 0a 104427i bk12: 0a 104427i bk13: 0a 104427i bk14: 0a 104427i bk15: 0a 104427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000153 
total_CMD = 104427 
util_bw = 16 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 104383 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 104427 
n_nop = 104422 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000038 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000201097

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 18, Miss = 2, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 18, Miss = 2, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 18, Miss = 2, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 18, Miss = 2, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 18, Miss = 2, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 18, Miss = 2, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 18, Miss = 2, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 54, Miss = 6, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 18, Miss = 2, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 38, Miss = 6, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 18, Miss = 2, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 18, Miss = 2, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 272
L2_total_cache_misses = 32
L2_total_cache_miss_rate = 0.1176
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 240
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=272
icnt_total_pkts_simt_to_mem=272
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 272
Req_Network_cycles = 23584
Req_Network_injected_packets_per_cycle =       0.0115 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0004

Reply_Network_injected_packets_num = 272
Reply_Network_cycles = 23584
Reply_Network_injected_packets_per_cycle =        0.0115
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0037
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0003
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 8177 (inst/sec)
gpgpu_simulation_rate = 11792 (cycle/sec)
gpgpu_silicon_slowdown = 95997x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-2-ctx_0x56072fae0590.traceg.xz
-kernel name = _Z13lud_perimeterPfii
-kernel id = 2
-grid dim = (3,1,1)
-block dim = (32,1,1)
-shmem = 3072
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f2289000000
-local mem base_addr = 0x00007f2287000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-2-ctx_0x56072fae0590.traceg.xz
launching kernel name: _Z13lud_perimeterPfii uid: 2 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13lud_perimeterPfii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13lud_perimeterPfii'
thread block = 2,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 2 
kernel_stream_id = 0
gpu_sim_cycle = 22529
gpu_sim_insn = 118272
gpu_ipc =       5.2498
gpu_tot_sim_cycle = 46113
gpu_tot_sim_insn = 134626
gpu_tot_ipc =       2.9195
gpu_tot_issued_cta = 4
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0210
partiton_level_parallism_total  =       0.0162
partiton_level_parallism_util =       1.6809
partiton_level_parallism_util_total  =       1.3466
L2_BW  =       0.7621 GB/Sec
L2_BW_total  =       0.5860 GB/Sec
gpu_total_sim_rate=44875

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 272, Miss = 32, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 746
	L1D_total_cache_misses = 320
	L1D_total_cache_miss_rate = 0.4290
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 426
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 320
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 426

Total_core_cache_fail_stats:
ctas_completed 4, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
4024, 
gpgpu_n_tot_thrd_icount = 381056
gpgpu_n_tot_w_icount = 11908
gpgpu_n_stall_shd_mem = 6778
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 320
gpgpu_n_mem_write_global = 426
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2560
gpgpu_n_store_insn = 1728
gpgpu_n_shmem_insn = 47860
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 6778
gpgpu_n_l1cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 6778
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:691	W0_Idle:214427	W0_Scoreboard:58250	W1:1947	W2:209	W3:195	W4:184	W5:175	W6:165	W7:151	W8:140	W9:131	W10:121	W11:107	W12:91	W13:81	W14:71	W15:47	W16:7414	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:27
single_issue_nums: WS0:11908	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2560 {8:320,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17040 {40:426,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12800 {40:320,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3408 {8:426,}
maxmflatency = 513 
max_icnt2mem_latency = 55 
maxmrqlatency = 7 
max_icnt2sh_latency = 5 
averagemflatency = 318 
avg_icnt2mem_latency = 46 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:180 	0 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	522 	223 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	746 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	734 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	19 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5615      6231         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5623         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5639         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5601      6281         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5655      6300         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5579         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5649         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5602      6302         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5608         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5617      6317         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5595      6217         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5531      6273         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5517         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5549      6271         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5524      6330         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  6.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 22.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  6.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  6.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  8.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 18.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 224/24 = 9.333333
number of bytes read:
dram[0]:       320       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       320         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       192       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       320       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       704       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       192       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       192       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       576       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 7168
Bmin_bank_accesses = 0!
min_chip_accesses = 0!
number of bytes accessed:
dram[0]:       320       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       320         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       192       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       320       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       704       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       192       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       192       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       256       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       576       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 7168
min_bank_accesses = 0!
min_chip_accesses = 0!
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         37        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         35    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         37    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         47        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         37        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         23    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         32    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         23        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         41    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         42        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         22        19    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         47        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         38    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         22        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         39        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        504       505         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        503         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        508         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        502       507         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        502       505         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        506         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        504         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        503       505         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        502         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        510       513         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        506       505         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        502       505         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        502         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        507       505         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        505       505         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=204185 n_nop=204165 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003526
n_activity=308 dram_eff=0.2338
bk0: 10a 204152i bk1: 8a 204137i bk2: 0a 204184i bk3: 0a 204184i bk4: 0a 204184i bk5: 0a 204184i bk6: 0a 204184i bk7: 0a 204184i bk8: 0a 204184i bk9: 0a 204185i bk10: 0a 204185i bk11: 0a 204186i bk12: 0a 204186i bk13: 0a 204186i bk14: 0a 204186i bk15: 0a 204186i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000353 
total_CMD = 204185 
util_bw = 72 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 204047 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 204185 
n_nop = 204165 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000098 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000436 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000435879
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=204185 n_nop=204172 n_act=1 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002351
n_activity=191 dram_eff=0.2513
bk0: 12a 204144i bk1: 0a 204185i bk2: 0a 204185i bk3: 0a 204185i bk4: 0a 204185i bk5: 0a 204185i bk6: 0a 204185i bk7: 0a 204185i bk8: 0a 204185i bk9: 0a 204185i bk10: 0a 204185i bk11: 0a 204185i bk12: 0a 204185i bk13: 0a 204185i bk14: 0a 204185i bk15: 0a 204185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000235 
total_CMD = 204185 
util_bw = 48 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 204101 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 204185 
n_nop = 204172 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 12 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.79504e-05
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=204185 n_nop=204174 n_act=1 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001959
n_activity=190 dram_eff=0.2105
bk0: 10a 204150i bk1: 0a 204185i bk2: 0a 204185i bk3: 0a 204185i bk4: 0a 204185i bk5: 0a 204185i bk6: 0a 204185i bk7: 0a 204185i bk8: 0a 204185i bk9: 0a 204185i bk10: 0a 204185i bk11: 0a 204185i bk12: 0a 204185i bk13: 0a 204185i bk14: 0a 204185i bk15: 0a 204185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000196 
total_CMD = 204185 
util_bw = 40 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 204113 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 204185 
n_nop = 204174 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 10 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000049 
Either_Row_CoL_Bus_Util = 0.000054 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000102848
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=204185 n_nop=204165 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003526
n_activity=273 dram_eff=0.2637
bk0: 6a 204154i bk1: 12a 204126i bk2: 0a 204184i bk3: 0a 204184i bk4: 0a 204184i bk5: 0a 204184i bk6: 0a 204184i bk7: 0a 204185i bk8: 0a 204185i bk9: 0a 204185i bk10: 0a 204185i bk11: 0a 204185i bk12: 0a 204185i bk13: 0a 204186i bk14: 0a 204186i bk15: 0a 204186i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000353 
total_CMD = 204185 
util_bw = 72 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 204044 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 204185 
n_nop = 204165 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000098 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000416289
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=204185 n_nop=204165 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003526
n_activity=308 dram_eff=0.2338
bk0: 10a 204149i bk1: 8a 204137i bk2: 0a 204184i bk3: 0a 204184i bk4: 0a 204184i bk5: 0a 204184i bk6: 0a 204184i bk7: 0a 204184i bk8: 0a 204184i bk9: 0a 204185i bk10: 0a 204185i bk11: 0a 204186i bk12: 0a 204186i bk13: 0a 204186i bk14: 0a 204186i bk15: 0a 204186i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000353 
total_CMD = 204185 
util_bw = 72 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 204044 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 204185 
n_nop = 204165 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000098 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000421187
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=204185 n_nop=204180 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.836e-05
n_activity=106 dram_eff=0.1509
bk0: 4a 204154i bk1: 0a 204185i bk2: 0a 204185i bk3: 0a 204185i bk4: 0a 204185i bk5: 0a 204185i bk6: 0a 204185i bk7: 0a 204185i bk8: 0a 204185i bk9: 0a 204185i bk10: 0a 204185i bk11: 0a 204185i bk12: 0a 204185i bk13: 0a 204185i bk14: 0a 204185i bk15: 0a 204185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000078 
total_CMD = 204185 
util_bw = 16 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 204141 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 204185 
n_nop = 204180 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000020 
Either_Row_CoL_Bus_Util = 0.000024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000102848
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=204185 n_nop=204168 n_act=1 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003134
n_activity=262 dram_eff=0.2443
bk0: 16a 204145i bk1: 0a 204185i bk2: 0a 204185i bk3: 0a 204185i bk4: 0a 204185i bk5: 0a 204185i bk6: 0a 204185i bk7: 0a 204185i bk8: 0a 204185i bk9: 0a 204185i bk10: 0a 204185i bk11: 0a 204185i bk12: 0a 204185i bk13: 0a 204185i bk14: 0a 204185i bk15: 0a 204185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000313 
total_CMD = 204185 
util_bw = 64 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 204084 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 204185 
n_nop = 204168 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 16 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000078 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.79504e-05
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=204185 n_nop=204175 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001567
n_activity=156 dram_eff=0.2051
bk0: 4a 204147i bk1: 4a 204146i bk2: 0a 204184i bk3: 0a 204184i bk4: 0a 204184i bk5: 0a 204185i bk6: 0a 204185i bk7: 0a 204185i bk8: 0a 204185i bk9: 0a 204185i bk10: 0a 204185i bk11: 0a 204185i bk12: 0a 204185i bk13: 0a 204185i bk14: 0a 204185i bk15: 0a 204186i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000157 
total_CMD = 204185 
util_bw = 32 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 204093 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 204185 
n_nop = 204175 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000039 
Either_Row_CoL_Bus_Util = 0.000049 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000656268
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=204185 n_nop=204176 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001567
n_activity=162 dram_eff=0.1975
bk0: 8a 204150i bk1: 0a 204185i bk2: 0a 204185i bk3: 0a 204185i bk4: 0a 204185i bk5: 0a 204185i bk6: 0a 204185i bk7: 0a 204185i bk8: 0a 204185i bk9: 0a 204185i bk10: 0a 204185i bk11: 0a 204185i bk12: 0a 204185i bk13: 0a 204185i bk14: 0a 204185i bk15: 0a 204185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000157 
total_CMD = 204185 
util_bw = 32 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 204121 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 204185 
n_nop = 204176 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000039 
Either_Row_CoL_Bus_Util = 0.000044 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000102848
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=204185 n_nop=204157 n_act=2 n_pre=0 n_ref_event=0 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005093
n_activity=359 dram_eff=0.2897
bk0: 22a 204135i bk1: 4a 204140i bk2: 0a 204184i bk3: 0a 204184i bk4: 0a 204184i bk5: 0a 204185i bk6: 0a 204185i bk7: 0a 204185i bk8: 0a 204185i bk9: 0a 204185i bk10: 0a 204185i bk11: 0a 204185i bk12: 0a 204185i bk13: 0a 204185i bk14: 0a 204185i bk15: 0a 204186i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923077
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.051724
Bank_Level_Parallism_Col = 1.052632
Bank_Level_Parallism_Ready = 1.038462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.052632 

BW Util details:
bwutil = 0.000509 
total_CMD = 204185 
util_bw = 104 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 204011 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 204185 
n_nop = 204157 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 26 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000127 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000484854
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=204185 n_nop=204185 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 204185i bk1: 0a 204185i bk2: 0a 204185i bk3: 0a 204185i bk4: 0a 204185i bk5: 0a 204185i bk6: 0a 204185i bk7: 0a 204185i bk8: 0a 204185i bk9: 0a 204185i bk10: 0a 204185i bk11: 0a 204185i bk12: 0a 204185i bk13: 0a 204185i bk14: 0a 204185i bk15: 0a 204185i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 204185 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 204185 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 204185 
n_nop = 204185 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=204185 n_nop=204169 n_act=2 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002743
n_activity=252 dram_eff=0.2222
bk0: 6a 204153i bk1: 8a 204135i bk2: 0a 204184i bk3: 0a 204184i bk4: 0a 204184i bk5: 0a 204184i bk6: 0a 204184i bk7: 0a 204185i bk8: 0a 204185i bk9: 0a 204185i bk10: 0a 204185i bk11: 0a 204185i bk12: 0a 204185i bk13: 0a 204186i bk14: 0a 204186i bk15: 0a 204186i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000274 
total_CMD = 204185 
util_bw = 56 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 204063 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 204185 
n_nop = 204169 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 14 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000069 
Either_Row_CoL_Bus_Util = 0.000078 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000411392
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=204185 n_nop=204165 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003526
n_activity=276 dram_eff=0.2609
bk0: 6a 204153i bk1: 12a 204115i bk2: 0a 204184i bk3: 0a 204184i bk4: 0a 204184i bk5: 0a 204185i bk6: 0a 204185i bk7: 0a 204185i bk8: 0a 204185i bk9: 0a 204185i bk10: 0a 204185i bk11: 0a 204185i bk12: 0a 204185i bk13: 0a 204185i bk14: 0a 204185i bk15: 0a 204186i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000353 
total_CMD = 204185 
util_bw = 72 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 204039 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 204185 
n_nop = 204165 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000088 
Either_Row_CoL_Bus_Util = 0.000098 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000509 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000509342
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=204185 n_nop=204164 n_act=1 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003918
n_activity=314 dram_eff=0.2548
bk0: 20a 204135i bk1: 0a 204185i bk2: 0a 204185i bk3: 0a 204185i bk4: 0a 204185i bk5: 0a 204185i bk6: 0a 204185i bk7: 0a 204185i bk8: 0a 204185i bk9: 0a 204185i bk10: 0a 204185i bk11: 0a 204185i bk12: 0a 204185i bk13: 0a 204185i bk14: 0a 204185i bk15: 0a 204185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000392 
total_CMD = 204185 
util_bw = 80 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 204063 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 204185 
n_nop = 204164 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 20 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000098 
Either_Row_CoL_Bus_Util = 0.000103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000102848
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=204185 n_nop=204171 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002351
n_activity=240 dram_eff=0.2
bk0: 8a 204153i bk1: 4a 204146i bk2: 0a 204184i bk3: 0a 204184i bk4: 0a 204184i bk5: 0a 204184i bk6: 0a 204184i bk7: 0a 204184i bk8: 0a 204184i bk9: 0a 204185i bk10: 0a 204185i bk11: 0a 204186i bk12: 0a 204186i bk13: 0a 204186i bk14: 0a 204186i bk15: 0a 204186i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000235 
total_CMD = 204185 
util_bw = 48 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 204077 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 204185 
n_nop = 204171 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000069 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000416289
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=204185 n_nop=204161 n_act=2 n_pre=0 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000431
n_activity=380 dram_eff=0.2316
bk0: 18a 204141i bk1: 4a 204146i bk2: 0a 204184i bk3: 0a 204185i bk4: 0a 204185i bk5: 0a 204185i bk6: 0a 204185i bk7: 0a 204185i bk8: 0a 204185i bk9: 0a 204185i bk10: 0a 204185i bk11: 0a 204185i bk12: 0a 204185i bk13: 0a 204185i bk14: 0a 204185i bk15: 0a 204185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909091
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000431 
total_CMD = 204185 
util_bw = 88 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 204026 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 23 
rwq = 0 
CCDLc_limit_alone = 23 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 204185 
n_nop = 204161 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 22 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000108 
Either_Row_CoL_Bus_Util = 0.000118 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000431 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000430982

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12, Miss = 6, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 44, Miss = 12, Miss_rate = 0.273, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 44, Miss = 12, Miss_rate = 0.273, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 28, Miss = 4, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 12, Miss = 6, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 48, Miss = 14, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 36, Miss = 8, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 20, Miss = 10, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 44, Miss = 12, Miss_rate = 0.273, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 28, Miss = 4, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 108, Miss = 24, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 12, Miss = 8, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 12, Miss = 6, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 40, Miss = 10, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 78, Miss = 18, Miss_rate = 0.231, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 16, Miss = 8, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 40, Miss = 10, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 44, Miss = 12, Miss_rate = 0.273, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 746
L2_total_cache_misses = 224
L2_total_cache_miss_rate = 0.3003
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 80
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 144
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 426
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 320
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 426
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=746
icnt_total_pkts_simt_to_mem=746
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 746
Req_Network_cycles = 46113
Req_Network_injected_packets_per_cycle =       0.0162 
Req_Network_conflicts_per_cycle =       0.0031
Req_Network_conflicts_per_cycle_util =       0.2563
Req_Bank_Level_Parallism =       1.3466
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0002
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0005

Reply_Network_injected_packets_num = 746
Reply_Network_cycles = 46113
Reply_Network_injected_packets_per_cycle =        0.0162
Reply_Network_conflicts_per_cycle =        0.0007
Reply_Network_conflicts_per_cycle_util =       0.0577
Reply_Bank_Level_Parallism =       1.2666
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0004
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 44875 (inst/sec)
gpgpu_simulation_rate = 15371 (cycle/sec)
gpgpu_silicon_slowdown = 73645x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-3-ctx_0x56072fae0590.traceg.xz
-kernel name = _Z12lud_internalPfii
-kernel id = 3
-grid dim = (3,3,1)
-block dim = (16,16,1)
-shmem = 2048
-nregs = 34
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f2289000000
-local mem base_addr = 0x00007f2287000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-3-ctx_0x56072fae0590.traceg.xz
launching kernel name: _Z12lud_internalPfii uid: 3 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z12lud_internalPfii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z12lud_internalPfii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z12lud_internalPfii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z12lud_internalPfii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z12lud_internalPfii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z12lud_internalPfii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z12lud_internalPfii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z12lud_internalPfii'
thread block = 2,2,0
Destroy streams for kernel 3: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 3 
kernel_stream_id = 0
gpu_sim_cycle = 6225
gpu_sim_insn = 156672
gpu_ipc =      25.1682
gpu_tot_sim_cycle = 52338
gpu_tot_sim_insn = 291298
gpu_tot_ipc =       5.5657
gpu_tot_issued_cta = 13
gpu_occupancy = 16.4314% 
gpu_tot_occupancy = 3.9892% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1851
partiton_level_parallism_total  =       0.0363
partiton_level_parallism_util =       4.6080
partiton_level_parallism_util_total  =       2.3607
L2_BW  =       6.7036 GB/Sec
L2_BW_total  =       1.3136 GB/Sec
gpu_total_sim_rate=72824

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 272, Miss = 32, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[5]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[6]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[7]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[8]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[9]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[10]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[11]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[12]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1898
	L1D_total_cache_misses = 1184
	L1D_total_cache_miss_rate = 0.6238
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 366
	L1D_cache_data_port_util = 0.009
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 366
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 714
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 714

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 366
ctas_completed 13, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
4024, 
gpgpu_n_tot_thrd_icount = 537728
gpgpu_n_tot_w_icount = 16804
gpgpu_n_stall_shd_mem = 7066
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1184
gpgpu_n_mem_write_global = 714
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9472
gpgpu_n_store_insn = 4032
gpgpu_n_shmem_insn = 98548
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 6778
gpgpu_n_l1cache_bkconflict = 288
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 6778
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 288
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4306	W0_Idle:223761	W0_Scoreboard:84037	W1:1947	W2:209	W3:195	W4:184	W5:175	W6:165	W7:151	W8:140	W9:131	W10:121	W11:107	W12:91	W13:81	W14:71	W15:47	W16:7414	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4923
single_issue_nums: WS0:13132	WS1:1224	WS2:1224	WS3:1224	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9472 {8:1184,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 28560 {40:714,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47360 {40:1184,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5712 {8:714,}
maxmflatency = 526 
max_icnt2mem_latency = 147 
maxmrqlatency = 7 
max_icnt2sh_latency = 12 
averagemflatency = 337 
avg_icnt2mem_latency = 70 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:434 	15 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	925 	852 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1426 	434 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1793 	94 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5615      6231         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5623      5916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5639      5932         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5601      6281         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5655      6300         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5579      5916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5649      5905         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5602      6302         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5608      5907         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5617      6317         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0      5906         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5595      6217         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5531      6273         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5517      5939         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5549      6271         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5524      6330         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 20.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 28.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 12.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 32.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 12.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  8.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 28.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 16.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 28.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/31 = 16.516129
number of bytes read:
dram[0]:       512       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       640       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       512       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       256       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       512       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       896       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       256       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       384       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1024       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       384       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       256       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       896       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       512       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       896       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 16384
Bmin_bank_accesses = 0!
chip skew: 1536/384 = 4.00
number of bytes accessed:
dram[0]:       512       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       640       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       512       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       256       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       512       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       896       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       256       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       384       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1024       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       384       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       256       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       896       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       512       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       896       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 16384
min_bank_accesses = 0!
chip skew: 1536/384 = 4.00
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         45        31    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         43        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         45        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         54        48    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         45        35    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         37        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         41        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         37        26    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         48        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         49        29    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none          23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         37        34    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         54        35    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         47        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         37        28    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         46        30    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        517       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        510       522         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        508       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        515       507         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        517       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        507       513         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        516       515         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        515       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        505       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        519       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          0       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        515       509         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        502       522         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        519       526         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        522       524         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        515       511         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=231749 n_nop=231703 n_act=2 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007594
n_activity=487 dram_eff=0.3614
bk0: 16a 231711i bk1: 28a 231641i bk2: 0a 231748i bk3: 0a 231748i bk4: 0a 231748i bk5: 0a 231748i bk6: 0a 231748i bk7: 0a 231748i bk8: 0a 231748i bk9: 0a 231749i bk10: 0a 231749i bk11: 0a 231750i bk12: 0a 231750i bk13: 0a 231750i bk14: 0a 231750i bk15: 0a 231750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.021390
Bank_Level_Parallism_Col = 1.021622
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.021622 

BW Util details:
bwutil = 0.000759 
total_CMD = 231749 
util_bw = 176 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 231483 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 231749 
n_nop = 231703 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000198 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000690402
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=231749 n_nop=231711 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006214
n_activity=419 dram_eff=0.3437
bk0: 20a 231700i bk1: 16a 231684i bk2: 0a 231749i bk3: 0a 231749i bk4: 0a 231749i bk5: 0a 231749i bk6: 0a 231749i bk7: 0a 231749i bk8: 0a 231749i bk9: 0a 231749i bk10: 0a 231749i bk11: 0a 231749i bk12: 0a 231749i bk13: 0a 231749i bk14: 0a 231749i bk15: 0a 231749i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020408
Bank_Level_Parallism_Col = 1.020690
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020690 

BW Util details:
bwutil = 0.000621 
total_CMD = 231749 
util_bw = 144 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 231532 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 231749 
n_nop = 231711 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000155 
Either_Row_CoL_Bus_Util = 0.000164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000444446
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=231749 n_nop=231723 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004142
n_activity=356 dram_eff=0.2697
bk0: 16a 231709i bk1: 8a 231698i bk2: 0a 231748i bk3: 0a 231749i bk4: 0a 231749i bk5: 0a 231749i bk6: 0a 231749i bk7: 0a 231749i bk8: 0a 231749i bk9: 0a 231749i bk10: 0a 231749i bk11: 0a 231749i bk12: 0a 231749i bk13: 0a 231749i bk14: 0a 231749i bk15: 0a 231749i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000414 
total_CMD = 231749 
util_bw = 96 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 231580 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 231749 
n_nop = 231723 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000104 
Either_Row_CoL_Bus_Util = 0.000112 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000380 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000379721
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=231749 n_nop=231727 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003452
n_activity=301 dram_eff=0.2658
bk0: 8a 231716i bk1: 12a 231690i bk2: 0a 231748i bk3: 0a 231748i bk4: 0a 231748i bk5: 0a 231748i bk6: 0a 231748i bk7: 0a 231749i bk8: 0a 231749i bk9: 0a 231749i bk10: 0a 231749i bk11: 0a 231749i bk12: 0a 231749i bk13: 0a 231750i bk14: 0a 231750i bk15: 0a 231750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000345 
total_CMD = 231749 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 231598 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 231749 
n_nop = 231727 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000086 
Either_Row_CoL_Bus_Util = 0.000095 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000366776
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=231749 n_nop=231715 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005523
n_activity=449 dram_eff=0.2851
bk0: 16a 231701i bk1: 16a 231687i bk2: 0a 231748i bk3: 0a 231748i bk4: 0a 231748i bk5: 0a 231748i bk6: 0a 231748i bk7: 0a 231748i bk8: 0a 231748i bk9: 0a 231749i bk10: 0a 231749i bk11: 0a 231750i bk12: 0a 231750i bk13: 0a 231750i bk14: 0a 231750i bk15: 0a 231750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000552 
total_CMD = 231749 
util_bw = 128 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 231536 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 231749 
n_nop = 231715 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000138 
Either_Row_CoL_Bus_Util = 0.000147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000371 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000371091
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=231749 n_nop=231731 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002762
n_activity=214 dram_eff=0.2991
bk0: 8a 231718i bk1: 8a 231697i bk2: 0a 231748i bk3: 0a 231748i bk4: 0a 231748i bk5: 0a 231748i bk6: 0a 231749i bk7: 0a 231749i bk8: 0a 231749i bk9: 0a 231749i bk10: 0a 231749i bk11: 0a 231749i bk12: 0a 231749i bk13: 0a 231749i bk14: 0a 231750i bk15: 0a 231750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.041667
Bank_Level_Parallism_Col = 1.042553
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.042553 

BW Util details:
bwutil = 0.000276 
total_CMD = 231749 
util_bw = 64 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 231632 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 231749 
n_nop = 231731 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000069 
Either_Row_CoL_Bus_Util = 0.000078 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000574 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000573897
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=231749 n_nop=231711 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006214
n_activity=461 dram_eff=0.3124
bk0: 28a 231688i bk1: 8a 231711i bk2: 0a 231748i bk3: 0a 231748i bk4: 0a 231748i bk5: 0a 231749i bk6: 0a 231749i bk7: 0a 231749i bk8: 0a 231749i bk9: 0a 231749i bk10: 0a 231749i bk11: 0a 231749i bk12: 0a 231749i bk13: 0a 231749i bk14: 0a 231749i bk15: 0a 231750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.046512
Bank_Level_Parallism_Col = 1.039062
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.039062 

BW Util details:
bwutil = 0.000621 
total_CMD = 231749 
util_bw = 144 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 231534 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 231749 
n_nop = 231711 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000155 
Either_Row_CoL_Bus_Util = 0.000164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000172601
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=231749 n_nop=231711 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006214
n_activity=364 dram_eff=0.3956
bk0: 8a 231706i bk1: 28a 231643i bk2: 0a 231748i bk3: 0a 231748i bk4: 0a 231748i bk5: 0a 231749i bk6: 0a 231749i bk7: 0a 231749i bk8: 0a 231749i bk9: 0a 231749i bk10: 0a 231749i bk11: 0a 231749i bk12: 0a 231749i bk13: 0a 231749i bk14: 0a 231749i bk15: 0a 231750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005405
Bank_Level_Parallism_Col = 1.005464
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005464 

BW Util details:
bwutil = 0.000621 
total_CMD = 231749 
util_bw = 144 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 231517 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 231749 
n_nop = 231711 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000155 
Either_Row_CoL_Bus_Util = 0.000164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0010917
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=231749 n_nop=231707 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006904
n_activity=399 dram_eff=0.401
bk0: 12a 231713i bk1: 28a 231634i bk2: 0a 231748i bk3: 0a 231748i bk4: 0a 231748i bk5: 0a 231748i bk6: 0a 231748i bk7: 0a 231748i bk8: 0a 231748i bk9: 0a 231749i bk10: 0a 231749i bk11: 0a 231750i bk12: 0a 231750i bk13: 0a 231750i bk14: 0a 231750i bk15: 0a 231750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015873
Bank_Level_Parallism_Col = 1.016043
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016043 

BW Util details:
bwutil = 0.000690 
total_CMD = 231749 
util_bw = 160 
Wasted_Col = 91 
Wasted_Row = 0 
Idle = 231498 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 231749 
n_nop = 231707 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000173 
Either_Row_CoL_Bus_Util = 0.000181 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000531 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000530747
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=231749 n_nop=231699 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008285
n_activity=571 dram_eff=0.3363
bk0: 32a 231680i bk1: 16a 231677i bk2: 0a 231748i bk3: 0a 231748i bk4: 0a 231748i bk5: 0a 231749i bk6: 0a 231749i bk7: 0a 231749i bk8: 0a 231749i bk9: 0a 231749i bk10: 0a 231749i bk11: 0a 231749i bk12: 0a 231749i bk13: 0a 231749i bk14: 0a 231749i bk15: 0a 231750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.067416
Bank_Level_Parallism_Col = 1.068182
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.068182 

BW Util details:
bwutil = 0.000828 
total_CMD = 231749 
util_bw = 192 
Wasted_Col = 91 
Wasted_Row = 0 
Idle = 231466 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 43 
rwq = 0 
CCDLc_limit_alone = 43 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 231749 
n_nop = 231699 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000207 
Either_Row_CoL_Bus_Util = 0.000216 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000449 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000448761
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=231749 n_nop=231736 n_act=1 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002071
n_activity=182 dram_eff=0.2637
bk0: 0a 231749i bk1: 12a 231707i bk2: 0a 231748i bk3: 0a 231749i bk4: 0a 231749i bk5: 0a 231749i bk6: 0a 231749i bk7: 0a 231749i bk8: 0a 231749i bk9: 0a 231749i bk10: 0a 231749i bk11: 0a 231749i bk12: 0a 231749i bk13: 0a 231749i bk14: 0a 231749i bk15: 0a 231749i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000207 
total_CMD = 231749 
util_bw = 48 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 231665 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 231749 
n_nop = 231736 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 12 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000052 
Either_Row_CoL_Bus_Util = 0.000056 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.63003e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=231749 n_nop=231719 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004833
n_activity=399 dram_eff=0.2807
bk0: 12a 231714i bk1: 16a 231692i bk2: 0a 231748i bk3: 0a 231748i bk4: 0a 231748i bk5: 0a 231748i bk6: 0a 231748i bk7: 0a 231749i bk8: 0a 231749i bk9: 0a 231749i bk10: 0a 231749i bk11: 0a 231749i bk12: 0a 231749i bk13: 0a 231750i bk14: 0a 231750i bk15: 0a 231750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000483 
total_CMD = 231749 
util_bw = 112 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 231564 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 231749 
n_nop = 231719 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000121 
Either_Row_CoL_Bus_Util = 0.000129 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000362461
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=231749 n_nop=231715 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005523
n_activity=423 dram_eff=0.3026
bk0: 8a 231715i bk1: 24a 231646i bk2: 0a 231748i bk3: 0a 231748i bk4: 0a 231748i bk5: 0a 231749i bk6: 0a 231749i bk7: 0a 231749i bk8: 0a 231749i bk9: 0a 231749i bk10: 0a 231749i bk11: 0a 231749i bk12: 0a 231749i bk13: 0a 231749i bk14: 0a 231749i bk15: 0a 231750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000552 
total_CMD = 231749 
util_bw = 128 
Wasted_Col = 93 
Wasted_Row = 0 
Idle = 231528 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 231749 
n_nop = 231715 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000138 
Either_Row_CoL_Bus_Util = 0.000147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000500542
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=231749 n_nop=231715 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005523
n_activity=460 dram_eff=0.2783
bk0: 28a 231687i bk1: 4a 231710i bk2: 0a 231748i bk3: 0a 231748i bk4: 0a 231748i bk5: 0a 231748i bk6: 0a 231748i bk7: 0a 231748i bk8: 0a 231748i bk9: 0a 231749i bk10: 0a 231749i bk11: 0a 231750i bk12: 0a 231750i bk13: 0a 231750i bk14: 0a 231750i bk15: 0a 231750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015152
Bank_Level_Parallism_Col = 1.015385
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015385 

BW Util details:
bwutil = 0.000552 
total_CMD = 231749 
util_bw = 128 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 231550 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 231749 
n_nop = 231715 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000138 
Either_Row_CoL_Bus_Util = 0.000147 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000284791
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=231749 n_nop=231711 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006214
n_activity=390 dram_eff=0.3692
bk0: 16a 231692i bk1: 20a 231644i bk2: 0a 231748i bk3: 0a 231748i bk4: 0a 231748i bk5: 0a 231748i bk6: 0a 231748i bk7: 0a 231748i bk8: 0a 231748i bk9: 0a 231749i bk10: 0a 231749i bk11: 0a 231750i bk12: 0a 231750i bk13: 0a 231750i bk14: 0a 231750i bk15: 0a 231750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.143678
Bank_Level_Parallism_Col = 1.145349
Bank_Level_Parallism_Ready = 1.027778
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.145349 

BW Util details:
bwutil = 0.000621 
total_CMD = 231749 
util_bw = 144 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 231527 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 231749 
n_nop = 231711 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000155 
Either_Row_CoL_Bus_Util = 0.000164 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000604102
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=231749 n_nop=231707 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006904
n_activity=549 dram_eff=0.2914
bk0: 28a 231688i bk1: 12a 231685i bk2: 0a 231748i bk3: 0a 231749i bk4: 0a 231749i bk5: 0a 231749i bk6: 0a 231749i bk7: 0a 231749i bk8: 0a 231749i bk9: 0a 231749i bk10: 0a 231749i bk11: 0a 231749i bk12: 0a 231749i bk13: 0a 231749i bk14: 0a 231749i bk15: 0a 231749i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006098
Bank_Level_Parallism_Col = 1.006173
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006173 

BW Util details:
bwutil = 0.000690 
total_CMD = 231749 
util_bw = 160 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 231499 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 231749 
n_nop = 231707 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000173 
Either_Row_CoL_Bus_Util = 0.000181 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000392666

========= L2 cache stats =========
L2_cache_bank[0]: Access = 50, Miss = 16, Miss_rate = 0.320, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 106, Miss = 28, Miss_rate = 0.264, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 114, Miss = 32, Miss_rate = 0.281, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 8, Miss_rate = 0.190, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 50, Miss = 16, Miss_rate = 0.320, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 20, Miss = 4, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 88, Miss = 16, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 70, Miss = 16, Miss_rate = 0.229, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 62, Miss = 16, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 30, Miss = 12, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 14, Miss = 4, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 90, Miss = 20, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 44, Miss = 16, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 72, Miss = 24, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 24, Miss = 12, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 52, Miss = 20, Miss_rate = 0.385, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 66, Miss = 20, Miss_rate = 0.303, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 38, Miss = 16, Miss_rate = 0.421, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 178, Miss = 32, Miss_rate = 0.180, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 24, Miss = 12, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 36, Miss = 8, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 58, Miss = 20, Miss_rate = 0.345, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 84, Miss = 20, Miss_rate = 0.238, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 134, Miss = 28, Miss_rate = 0.209, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 14, Miss = 4, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 64, Miss = 20, Miss_rate = 0.312, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 44, Miss = 16, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 68, Miss = 12, Miss_rate = 0.176, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 106, Miss = 28, Miss_rate = 0.264, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1898
L2_total_cache_misses = 512
L2_total_cache_miss_rate = 0.2698
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 672
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 714
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1184
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 714
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1898
icnt_total_pkts_simt_to_mem=1898
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1898
Req_Network_cycles = 52338
Req_Network_injected_packets_per_cycle =       0.0363 
Req_Network_conflicts_per_cycle =       0.0122
Req_Network_conflicts_per_cycle_util =       0.7973
Req_Bank_Level_Parallism =       2.3607
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0088
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0011

Reply_Network_injected_packets_num = 1898
Reply_Network_cycles = 52338
Reply_Network_injected_packets_per_cycle =        0.0363
Reply_Network_conflicts_per_cycle =        0.0048
Reply_Network_conflicts_per_cycle_util =       0.2981
Reply_Bank_Level_Parallism =       2.2542
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0003
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0008
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 72824 (inst/sec)
gpgpu_simulation_rate = 13084 (cycle/sec)
gpgpu_silicon_slowdown = 86517x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-4-ctx_0x56072fae0590.traceg.xz
-kernel name = _Z12lud_diagonalPfii
-kernel id = 4
-grid dim = (1,1,1)
-block dim = (16,1,1)
-shmem = 1024
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f2289000000
-local mem base_addr = 0x00007f2287000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-4-ctx_0x56072fae0590.traceg.xz
launching kernel name: _Z12lud_diagonalPfii uid: 4 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z12lud_diagonalPfii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 4 
kernel_stream_id = 0
gpu_sim_cycle = 23316
gpu_sim_insn = 16354
gpu_ipc =       0.7014
gpu_tot_sim_cycle = 75654
gpu_tot_sim_insn = 307652
gpu_tot_ipc =       4.0666
gpu_tot_issued_cta = 14
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 3.6414% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0117
partiton_level_parallism_total  =       0.0287
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       2.0167
L2_BW  =       0.4226 GB/Sec
L2_BW_total  =       1.0390 GB/Sec
gpu_total_sim_rate=51275

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 272, Miss = 32, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[5]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[6]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[7]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[8]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[9]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[10]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[11]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[12]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[13]: Access = 272, Miss = 32, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2170
	L1D_total_cache_misses = 1216
	L1D_total_cache_miss_rate = 0.5604
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 366
	L1D_cache_data_port_util = 0.010
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 544
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 366
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 954
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 954

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 366
ctas_completed 14, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
4024, 
gpgpu_n_tot_thrd_icount = 666496
gpgpu_n_tot_w_icount = 20828
gpgpu_n_stall_shd_mem = 7628
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1216
gpgpu_n_mem_write_global = 954
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9728
gpgpu_n_store_insn = 4272
gpgpu_n_shmem_insn = 103448
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 7340
gpgpu_n_l1cache_bkconflict = 288
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7340
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 288
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4478	W0_Idle:278943	W0_Scoreboard:98052	W1:3894	W2:418	W3:390	W4:368	W5:350	W6:330	W7:302	W8:280	W9:262	W10:242	W11:214	W12:182	W13:162	W14:142	W15:94	W16:7490	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4923
single_issue_nums: WS0:17156	WS1:1224	WS2:1224	WS3:1224	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9728 {8:1216,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 38160 {40:954,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 48640 {40:1216,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7632 {8:954,}
maxmflatency = 526 
max_icnt2mem_latency = 147 
maxmrqlatency = 7 
max_icnt2sh_latency = 12 
averagemflatency = 311 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:434 	15 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1197 	852 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1698 	434 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2065 	94 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	37 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5615      6231         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5623      5916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5639      5932         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5601      6281         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5655      6300         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5579      5916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5649      5905         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5602      6302         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5608      5907         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5617      6317         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0      5906         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5595      6217         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5531      6273         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5517      5939         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5549      6271         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5524      6330         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 20.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 28.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 12.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 32.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 12.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  8.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 28.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 16.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 28.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/31 = 16.516129
number of bytes read:
dram[0]:       512       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       640       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       512       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       256       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       512       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       896       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       256       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       384       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1024       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       384       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       256       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       896       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       512       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       896       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 16384
Bmin_bank_accesses = 0!
chip skew: 1536/384 = 4.00
number of bytes accessed:
dram[0]:       512       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       640       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       512       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       256       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       512       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       896       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       256       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       384       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1024       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       384       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       256       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       896       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       512       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       896       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 16384
min_bank_accesses = 0!
chip skew: 1536/384 = 4.00
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         45        31    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         50        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         45        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         54        48    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         45        35    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         53        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         55        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         69        26    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         59        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         54        29    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none          23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         47        34    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         70        35    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         56        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         38        28    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         56        30    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        517       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        510       522         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        508       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        515       507         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        517       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        507       513         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        516       515         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        515       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        505       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        519       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          0       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        515       509         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        502       522         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        519       526         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        522       524         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        515       511         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=334992 n_nop=334946 n_act=2 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005254
n_activity=487 dram_eff=0.3614
bk0: 16a 334954i bk1: 28a 334884i bk2: 0a 334991i bk3: 0a 334991i bk4: 0a 334991i bk5: 0a 334991i bk6: 0a 334991i bk7: 0a 334991i bk8: 0a 334991i bk9: 0a 334992i bk10: 0a 334992i bk11: 0a 334993i bk12: 0a 334993i bk13: 0a 334993i bk14: 0a 334993i bk15: 0a 334993i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.021390
Bank_Level_Parallism_Col = 1.021622
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.021622 

BW Util details:
bwutil = 0.000525 
total_CMD = 334992 
util_bw = 176 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 334726 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334992 
n_nop = 334946 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000131 
Either_Row_CoL_Bus_Util = 0.000137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000477623
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=334992 n_nop=334954 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004299
n_activity=419 dram_eff=0.3437
bk0: 20a 334943i bk1: 16a 334927i bk2: 0a 334992i bk3: 0a 334992i bk4: 0a 334992i bk5: 0a 334992i bk6: 0a 334992i bk7: 0a 334992i bk8: 0a 334992i bk9: 0a 334992i bk10: 0a 334992i bk11: 0a 334992i bk12: 0a 334992i bk13: 0a 334992i bk14: 0a 334992i bk15: 0a 334992i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020408
Bank_Level_Parallism_Col = 1.020690
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020690 

BW Util details:
bwutil = 0.000430 
total_CMD = 334992 
util_bw = 144 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 334775 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334992 
n_nop = 334954 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000107 
Either_Row_CoL_Bus_Util = 0.000113 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00030747
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=334992 n_nop=334966 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002866
n_activity=356 dram_eff=0.2697
bk0: 16a 334952i bk1: 8a 334941i bk2: 0a 334991i bk3: 0a 334992i bk4: 0a 334992i bk5: 0a 334992i bk6: 0a 334992i bk7: 0a 334992i bk8: 0a 334992i bk9: 0a 334992i bk10: 0a 334992i bk11: 0a 334992i bk12: 0a 334992i bk13: 0a 334992i bk14: 0a 334992i bk15: 0a 334992i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000287 
total_CMD = 334992 
util_bw = 96 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 334823 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334992 
n_nop = 334966 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000072 
Either_Row_CoL_Bus_Util = 0.000078 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000262693
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=334992 n_nop=334970 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002388
n_activity=301 dram_eff=0.2658
bk0: 8a 334959i bk1: 12a 334933i bk2: 0a 334991i bk3: 0a 334991i bk4: 0a 334991i bk5: 0a 334991i bk6: 0a 334991i bk7: 0a 334992i bk8: 0a 334992i bk9: 0a 334992i bk10: 0a 334992i bk11: 0a 334992i bk12: 0a 334992i bk13: 0a 334993i bk14: 0a 334993i bk15: 0a 334993i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000239 
total_CMD = 334992 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 334841 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334992 
n_nop = 334970 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000060 
Either_Row_CoL_Bus_Util = 0.000066 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000253737
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=334992 n_nop=334958 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003821
n_activity=449 dram_eff=0.2851
bk0: 16a 334944i bk1: 16a 334930i bk2: 0a 334991i bk3: 0a 334991i bk4: 0a 334991i bk5: 0a 334991i bk6: 0a 334991i bk7: 0a 334991i bk8: 0a 334991i bk9: 0a 334992i bk10: 0a 334992i bk11: 0a 334993i bk12: 0a 334993i bk13: 0a 334993i bk14: 0a 334993i bk15: 0a 334993i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000382 
total_CMD = 334992 
util_bw = 128 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 334779 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334992 
n_nop = 334958 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000096 
Either_Row_CoL_Bus_Util = 0.000101 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000256723
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=334992 n_nop=334974 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000191
n_activity=214 dram_eff=0.2991
bk0: 8a 334961i bk1: 8a 334940i bk2: 0a 334991i bk3: 0a 334991i bk4: 0a 334991i bk5: 0a 334991i bk6: 0a 334992i bk7: 0a 334992i bk8: 0a 334992i bk9: 0a 334992i bk10: 0a 334992i bk11: 0a 334992i bk12: 0a 334992i bk13: 0a 334992i bk14: 0a 334993i bk15: 0a 334993i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.041667
Bank_Level_Parallism_Col = 1.042553
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.042553 

BW Util details:
bwutil = 0.000191 
total_CMD = 334992 
util_bw = 64 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 334875 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334992 
n_nop = 334974 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000048 
Either_Row_CoL_Bus_Util = 0.000054 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000397024
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=334992 n_nop=334954 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004299
n_activity=461 dram_eff=0.3124
bk0: 28a 334931i bk1: 8a 334954i bk2: 0a 334991i bk3: 0a 334991i bk4: 0a 334991i bk5: 0a 334992i bk6: 0a 334992i bk7: 0a 334992i bk8: 0a 334992i bk9: 0a 334992i bk10: 0a 334992i bk11: 0a 334992i bk12: 0a 334992i bk13: 0a 334992i bk14: 0a 334992i bk15: 0a 334993i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.046512
Bank_Level_Parallism_Col = 1.039062
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.039062 

BW Util details:
bwutil = 0.000430 
total_CMD = 334992 
util_bw = 144 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 334777 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334992 
n_nop = 334954 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000107 
Either_Row_CoL_Bus_Util = 0.000113 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000119406
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=334992 n_nop=334954 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004299
n_activity=364 dram_eff=0.3956
bk0: 8a 334949i bk1: 28a 334886i bk2: 0a 334991i bk3: 0a 334991i bk4: 0a 334991i bk5: 0a 334992i bk6: 0a 334992i bk7: 0a 334992i bk8: 0a 334992i bk9: 0a 334992i bk10: 0a 334992i bk11: 0a 334992i bk12: 0a 334992i bk13: 0a 334992i bk14: 0a 334992i bk15: 0a 334993i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005405
Bank_Level_Parallism_Col = 1.005464
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005464 

BW Util details:
bwutil = 0.000430 
total_CMD = 334992 
util_bw = 144 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 334760 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334992 
n_nop = 334954 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000107 
Either_Row_CoL_Bus_Util = 0.000113 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000755242
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=334992 n_nop=334950 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004776
n_activity=399 dram_eff=0.401
bk0: 12a 334956i bk1: 28a 334877i bk2: 0a 334991i bk3: 0a 334991i bk4: 0a 334991i bk5: 0a 334991i bk6: 0a 334991i bk7: 0a 334991i bk8: 0a 334991i bk9: 0a 334992i bk10: 0a 334992i bk11: 0a 334993i bk12: 0a 334993i bk13: 0a 334993i bk14: 0a 334993i bk15: 0a 334993i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015873
Bank_Level_Parallism_Col = 1.016043
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016043 

BW Util details:
bwutil = 0.000478 
total_CMD = 334992 
util_bw = 160 
Wasted_Col = 91 
Wasted_Row = 0 
Idle = 334741 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334992 
n_nop = 334950 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000119 
Either_Row_CoL_Bus_Util = 0.000125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000367173
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=334992 n_nop=334942 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005731
n_activity=571 dram_eff=0.3363
bk0: 32a 334923i bk1: 16a 334920i bk2: 0a 334991i bk3: 0a 334991i bk4: 0a 334991i bk5: 0a 334992i bk6: 0a 334992i bk7: 0a 334992i bk8: 0a 334992i bk9: 0a 334992i bk10: 0a 334992i bk11: 0a 334992i bk12: 0a 334992i bk13: 0a 334992i bk14: 0a 334992i bk15: 0a 334993i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.067416
Bank_Level_Parallism_Col = 1.068182
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.068182 

BW Util details:
bwutil = 0.000573 
total_CMD = 334992 
util_bw = 192 
Wasted_Col = 91 
Wasted_Row = 0 
Idle = 334709 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 43 
rwq = 0 
CCDLc_limit_alone = 43 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334992 
n_nop = 334942 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000143 
Either_Row_CoL_Bus_Util = 0.000149 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000310455
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=334992 n_nop=334979 n_act=1 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001433
n_activity=182 dram_eff=0.2637
bk0: 0a 334992i bk1: 12a 334950i bk2: 0a 334991i bk3: 0a 334992i bk4: 0a 334992i bk5: 0a 334992i bk6: 0a 334992i bk7: 0a 334992i bk8: 0a 334992i bk9: 0a 334992i bk10: 0a 334992i bk11: 0a 334992i bk12: 0a 334992i bk13: 0a 334992i bk14: 0a 334992i bk15: 0a 334992i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000143 
total_CMD = 334992 
util_bw = 48 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 334908 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334992 
n_nop = 334979 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 12 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000036 
Either_Row_CoL_Bus_Util = 0.000039 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.97029e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=334992 n_nop=334962 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003343
n_activity=399 dram_eff=0.2807
bk0: 12a 334957i bk1: 16a 334935i bk2: 0a 334991i bk3: 0a 334991i bk4: 0a 334991i bk5: 0a 334991i bk6: 0a 334991i bk7: 0a 334992i bk8: 0a 334992i bk9: 0a 334992i bk10: 0a 334992i bk11: 0a 334992i bk12: 0a 334992i bk13: 0a 334993i bk14: 0a 334993i bk15: 0a 334993i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000334 
total_CMD = 334992 
util_bw = 112 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 334807 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334992 
n_nop = 334962 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000084 
Either_Row_CoL_Bus_Util = 0.000090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000250752
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=334992 n_nop=334958 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003821
n_activity=423 dram_eff=0.3026
bk0: 8a 334958i bk1: 24a 334889i bk2: 0a 334991i bk3: 0a 334991i bk4: 0a 334991i bk5: 0a 334992i bk6: 0a 334992i bk7: 0a 334992i bk8: 0a 334992i bk9: 0a 334992i bk10: 0a 334992i bk11: 0a 334992i bk12: 0a 334992i bk13: 0a 334992i bk14: 0a 334992i bk15: 0a 334993i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000382 
total_CMD = 334992 
util_bw = 128 
Wasted_Col = 93 
Wasted_Row = 0 
Idle = 334771 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334992 
n_nop = 334958 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000096 
Either_Row_CoL_Bus_Util = 0.000101 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000346277
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=334992 n_nop=334958 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003821
n_activity=460 dram_eff=0.2783
bk0: 28a 334930i bk1: 4a 334953i bk2: 0a 334991i bk3: 0a 334991i bk4: 0a 334991i bk5: 0a 334991i bk6: 0a 334991i bk7: 0a 334991i bk8: 0a 334991i bk9: 0a 334992i bk10: 0a 334992i bk11: 0a 334993i bk12: 0a 334993i bk13: 0a 334993i bk14: 0a 334993i bk15: 0a 334993i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015152
Bank_Level_Parallism_Col = 1.015385
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015385 

BW Util details:
bwutil = 0.000382 
total_CMD = 334992 
util_bw = 128 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 334793 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334992 
n_nop = 334958 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000096 
Either_Row_CoL_Bus_Util = 0.000101 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00019702
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=334992 n_nop=334954 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004299
n_activity=390 dram_eff=0.3692
bk0: 16a 334935i bk1: 20a 334887i bk2: 0a 334991i bk3: 0a 334991i bk4: 0a 334991i bk5: 0a 334991i bk6: 0a 334991i bk7: 0a 334991i bk8: 0a 334991i bk9: 0a 334992i bk10: 0a 334992i bk11: 0a 334993i bk12: 0a 334993i bk13: 0a 334993i bk14: 0a 334993i bk15: 0a 334993i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.143678
Bank_Level_Parallism_Col = 1.145349
Bank_Level_Parallism_Ready = 1.027778
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.145349 

BW Util details:
bwutil = 0.000430 
total_CMD = 334992 
util_bw = 144 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 334770 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334992 
n_nop = 334954 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000107 
Either_Row_CoL_Bus_Util = 0.000113 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00041792
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=334992 n_nop=334950 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004776
n_activity=549 dram_eff=0.2914
bk0: 28a 334931i bk1: 12a 334928i bk2: 0a 334991i bk3: 0a 334992i bk4: 0a 334992i bk5: 0a 334992i bk6: 0a 334992i bk7: 0a 334992i bk8: 0a 334992i bk9: 0a 334992i bk10: 0a 334992i bk11: 0a 334992i bk12: 0a 334992i bk13: 0a 334992i bk14: 0a 334992i bk15: 0a 334992i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006098
Bank_Level_Parallism_Col = 1.006173
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006173 

BW Util details:
bwutil = 0.000478 
total_CMD = 334992 
util_bw = 160 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 334742 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 334992 
n_nop = 334950 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000119 
Either_Row_CoL_Bus_Util = 0.000125 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000271648

========= L2 cache stats =========
L2_cache_bank[0]: Access = 50, Miss = 16, Miss_rate = 0.320, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 106, Miss = 28, Miss_rate = 0.264, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 8, Miss = 4, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 132, Miss = 32, Miss_rate = 0.242, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 8, Miss_rate = 0.190, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 50, Miss = 16, Miss_rate = 0.320, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 20, Miss = 4, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 88, Miss = 16, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 70, Miss = 16, Miss_rate = 0.229, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 62, Miss = 16, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 30, Miss = 12, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 126, Miss = 20, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 62, Miss = 16, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 108, Miss = 24, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 24, Miss = 12, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 70, Miss = 20, Miss_rate = 0.286, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 66, Miss = 20, Miss_rate = 0.303, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 38, Miss = 16, Miss_rate = 0.421, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 196, Miss = 32, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 24, Miss = 12, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 36, Miss = 8, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 76, Miss = 20, Miss_rate = 0.263, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 102, Miss = 20, Miss_rate = 0.196, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 152, Miss = 28, Miss_rate = 0.184, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 32, Miss = 4, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 64, Miss = 20, Miss_rate = 0.312, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 46, Miss = 16, Miss_rate = 0.348, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 86, Miss = 12, Miss_rate = 0.140, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 124, Miss = 28, Miss_rate = 0.226, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2170
L2_total_cache_misses = 512
L2_total_cache_miss_rate = 0.2359
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 704
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 954
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 954
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2170
icnt_total_pkts_simt_to_mem=2170
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2170
Req_Network_cycles = 75654
Req_Network_injected_packets_per_cycle =       0.0287 
Req_Network_conflicts_per_cycle =       0.0085
Req_Network_conflicts_per_cycle_util =       0.5957
Req_Bank_Level_Parallism =       2.0167
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0061
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0009

Reply_Network_injected_packets_num = 2170
Reply_Network_cycles = 75654
Reply_Network_injected_packets_per_cycle =        0.0287
Reply_Network_conflicts_per_cycle =        0.0033
Reply_Network_conflicts_per_cycle_util =       0.2253
Reply_Bank_Level_Parallism =       1.9479
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0006
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 51275 (inst/sec)
gpgpu_simulation_rate = 12609 (cycle/sec)
gpgpu_silicon_slowdown = 89777x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-5-ctx_0x56072fae0590.traceg.xz
-kernel name = _Z13lud_perimeterPfii
-kernel id = 5
-grid dim = (2,1,1)
-block dim = (32,1,1)
-shmem = 3072
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f2289000000
-local mem base_addr = 0x00007f2287000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-5-ctx_0x56072fae0590.traceg.xz
launching kernel name: _Z13lud_perimeterPfii uid: 5 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z13lud_perimeterPfii'
thread block = 1,0,0
Destroy streams for kernel 5: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 5 
kernel_stream_id = 0
gpu_sim_cycle = 21997
gpu_sim_insn = 78848
gpu_ipc =       3.5845
gpu_tot_sim_cycle = 97651
gpu_tot_sim_insn = 386500
gpu_tot_ipc =       3.9580
gpu_tot_issued_cta = 16
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 3.2473% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0144
partiton_level_parallism_total  =       0.0255
partiton_level_parallism_util =       1.3680
partiton_level_parallism_util_total  =       1.9021
L2_BW  =       0.5204 GB/Sec
L2_BW_total  =       0.9222 GB/Sec
gpu_total_sim_rate=55214

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 272, Miss = 32, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[5]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[6]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[7]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[8]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[9]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[10]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[11]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[12]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[13]: Access = 272, Miss = 32, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2486
	L1D_total_cache_misses = 1408
	L1D_total_cache_miss_rate = 0.5664
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 366
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 366
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1078
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1078

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 366
ctas_completed 16, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
4024, 
gpgpu_n_tot_thrd_icount = 834688
gpgpu_n_tot_w_icount = 26084
gpgpu_n_stall_shd_mem = 11772
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1408
gpgpu_n_mem_write_global = 1078
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 11264
gpgpu_n_store_insn = 5264
gpgpu_n_shmem_insn = 132088
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 11484
gpgpu_n_l1cache_bkconflict = 288
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 11484
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 288
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4824	W0_Idle:381393	W0_Scoreboard:126306	W1:3894	W2:418	W3:390	W4:368	W5:350	W6:330	W7:302	W8:280	W9:262	W10:242	W11:214	W12:182	W13:162	W14:142	W15:94	W16:12382	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4941
single_issue_nums: WS0:22412	WS1:1224	WS2:1224	WS3:1224	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11264 {8:1408,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 43120 {40:1078,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 56320 {40:1408,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8624 {8:1078,}
maxmflatency = 526 
max_icnt2mem_latency = 147 
maxmrqlatency = 7 
max_icnt2sh_latency = 12 
averagemflatency = 304 
avg_icnt2mem_latency = 58 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:434 	15 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1513 	852 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2014 	434 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2381 	94 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5615      6231         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5623      5916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5639      5932         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5601      6281         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5655      6300         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5579      5916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5649      5905         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5602      6302         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5608      5907         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5617      6317         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0      5906         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5595      6217         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5531      6273         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5517      5939         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5549      6271         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5524      6330         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 20.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 28.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 12.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 32.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 12.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  8.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 28.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 16.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 28.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/31 = 16.516129
number of bytes read:
dram[0]:       512       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       640       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       512       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       256       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       512       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       896       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       256       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       384       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1024       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       384       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       256       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       896       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       512       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       896       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 16384
Bmin_bank_accesses = 0!
chip skew: 1536/384 = 4.00
number of bytes accessed:
dram[0]:       512       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       640       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       512       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       256       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       512       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       896       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       256       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       384       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1024       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       384       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       256       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       896       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       512       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       896       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 16384
min_bank_accesses = 0!
chip skew: 1536/384 = 4.00
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         51        35    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         56        30    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         50        27    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         58        48    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         51        39    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         60        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         62        30    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         77        28    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         64        29    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         58        33    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none          23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         55        34    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         74        37    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         60        38    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         45        31    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         61        35    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        517       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        510       522         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        508       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        515       507         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        517       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        507       513         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        516       515         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        515       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        505       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        519       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          0       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        515       509         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        502       522         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        519       526         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        522       524         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        515       511         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=432396 n_nop=432350 n_act=2 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000407
n_activity=487 dram_eff=0.3614
bk0: 16a 432358i bk1: 28a 432288i bk2: 0a 432395i bk3: 0a 432395i bk4: 0a 432395i bk5: 0a 432395i bk6: 0a 432395i bk7: 0a 432395i bk8: 0a 432395i bk9: 0a 432396i bk10: 0a 432396i bk11: 0a 432397i bk12: 0a 432397i bk13: 0a 432397i bk14: 0a 432397i bk15: 0a 432397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.021390
Bank_Level_Parallism_Col = 1.021622
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.021622 

BW Util details:
bwutil = 0.000407 
total_CMD = 432396 
util_bw = 176 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 432130 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 432396 
n_nop = 432350 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000102 
Either_Row_CoL_Bus_Util = 0.000106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000370031
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=432396 n_nop=432358 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000333
n_activity=419 dram_eff=0.3437
bk0: 20a 432347i bk1: 16a 432331i bk2: 0a 432396i bk3: 0a 432396i bk4: 0a 432396i bk5: 0a 432396i bk6: 0a 432396i bk7: 0a 432396i bk8: 0a 432396i bk9: 0a 432396i bk10: 0a 432396i bk11: 0a 432396i bk12: 0a 432396i bk13: 0a 432396i bk14: 0a 432396i bk15: 0a 432396i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020408
Bank_Level_Parallism_Col = 1.020690
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020690 

BW Util details:
bwutil = 0.000333 
total_CMD = 432396 
util_bw = 144 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 432179 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 432396 
n_nop = 432358 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000083 
Either_Row_CoL_Bus_Util = 0.000088 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000238208
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=432396 n_nop=432370 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000222
n_activity=356 dram_eff=0.2697
bk0: 16a 432356i bk1: 8a 432345i bk2: 0a 432395i bk3: 0a 432396i bk4: 0a 432396i bk5: 0a 432396i bk6: 0a 432396i bk7: 0a 432396i bk8: 0a 432396i bk9: 0a 432396i bk10: 0a 432396i bk11: 0a 432396i bk12: 0a 432396i bk13: 0a 432396i bk14: 0a 432396i bk15: 0a 432396i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000222 
total_CMD = 432396 
util_bw = 96 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 432227 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 432396 
n_nop = 432370 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000060 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000204 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000203517
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=432396 n_nop=432374 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000185
n_activity=301 dram_eff=0.2658
bk0: 8a 432363i bk1: 12a 432337i bk2: 0a 432395i bk3: 0a 432395i bk4: 0a 432395i bk5: 0a 432395i bk6: 0a 432395i bk7: 0a 432396i bk8: 0a 432396i bk9: 0a 432396i bk10: 0a 432396i bk11: 0a 432396i bk12: 0a 432396i bk13: 0a 432397i bk14: 0a 432397i bk15: 0a 432397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000185 
total_CMD = 432396 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 432245 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 432396 
n_nop = 432374 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000046 
Either_Row_CoL_Bus_Util = 0.000051 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000196579
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=432396 n_nop=432362 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000296
n_activity=449 dram_eff=0.2851
bk0: 16a 432348i bk1: 16a 432334i bk2: 0a 432395i bk3: 0a 432395i bk4: 0a 432395i bk5: 0a 432395i bk6: 0a 432395i bk7: 0a 432395i bk8: 0a 432395i bk9: 0a 432396i bk10: 0a 432396i bk11: 0a 432397i bk12: 0a 432397i bk13: 0a 432397i bk14: 0a 432397i bk15: 0a 432397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000296 
total_CMD = 432396 
util_bw = 128 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 432183 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 432396 
n_nop = 432362 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000198892
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=432396 n_nop=432378 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000148
n_activity=214 dram_eff=0.2991
bk0: 8a 432365i bk1: 8a 432344i bk2: 0a 432395i bk3: 0a 432395i bk4: 0a 432395i bk5: 0a 432395i bk6: 0a 432396i bk7: 0a 432396i bk8: 0a 432396i bk9: 0a 432396i bk10: 0a 432396i bk11: 0a 432396i bk12: 0a 432396i bk13: 0a 432396i bk14: 0a 432397i bk15: 0a 432397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.041667
Bank_Level_Parallism_Col = 1.042553
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.042553 

BW Util details:
bwutil = 0.000148 
total_CMD = 432396 
util_bw = 64 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 432279 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 432396 
n_nop = 432378 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000037 
Either_Row_CoL_Bus_Util = 0.000042 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000307588
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=432396 n_nop=432358 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000333
n_activity=461 dram_eff=0.3124
bk0: 28a 432335i bk1: 8a 432358i bk2: 0a 432395i bk3: 0a 432395i bk4: 0a 432395i bk5: 0a 432396i bk6: 0a 432396i bk7: 0a 432396i bk8: 0a 432396i bk9: 0a 432396i bk10: 0a 432396i bk11: 0a 432396i bk12: 0a 432396i bk13: 0a 432396i bk14: 0a 432396i bk15: 0a 432397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.046512
Bank_Level_Parallism_Col = 1.039062
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.039062 

BW Util details:
bwutil = 0.000333 
total_CMD = 432396 
util_bw = 144 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 432181 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 432396 
n_nop = 432358 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000083 
Either_Row_CoL_Bus_Util = 0.000088 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.25078e-05
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=432396 n_nop=432358 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000333
n_activity=364 dram_eff=0.3956
bk0: 8a 432353i bk1: 28a 432290i bk2: 0a 432395i bk3: 0a 432395i bk4: 0a 432395i bk5: 0a 432396i bk6: 0a 432396i bk7: 0a 432396i bk8: 0a 432396i bk9: 0a 432396i bk10: 0a 432396i bk11: 0a 432396i bk12: 0a 432396i bk13: 0a 432396i bk14: 0a 432396i bk15: 0a 432397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005405
Bank_Level_Parallism_Col = 1.005464
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005464 

BW Util details:
bwutil = 0.000333 
total_CMD = 432396 
util_bw = 144 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 432164 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 432396 
n_nop = 432358 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000083 
Either_Row_CoL_Bus_Util = 0.000088 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000585112
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=432396 n_nop=432354 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00037
n_activity=399 dram_eff=0.401
bk0: 12a 432360i bk1: 28a 432281i bk2: 0a 432395i bk3: 0a 432395i bk4: 0a 432395i bk5: 0a 432395i bk6: 0a 432395i bk7: 0a 432395i bk8: 0a 432395i bk9: 0a 432396i bk10: 0a 432396i bk11: 0a 432397i bk12: 0a 432397i bk13: 0a 432397i bk14: 0a 432397i bk15: 0a 432397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015873
Bank_Level_Parallism_Col = 1.016043
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016043 

BW Util details:
bwutil = 0.000370 
total_CMD = 432396 
util_bw = 160 
Wasted_Col = 91 
Wasted_Row = 0 
Idle = 432145 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 432396 
n_nop = 432354 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000093 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000284 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000284461
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=432396 n_nop=432346 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000444
n_activity=571 dram_eff=0.3363
bk0: 32a 432327i bk1: 16a 432324i bk2: 0a 432395i bk3: 0a 432395i bk4: 0a 432395i bk5: 0a 432396i bk6: 0a 432396i bk7: 0a 432396i bk8: 0a 432396i bk9: 0a 432396i bk10: 0a 432396i bk11: 0a 432396i bk12: 0a 432396i bk13: 0a 432396i bk14: 0a 432396i bk15: 0a 432397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.067416
Bank_Level_Parallism_Col = 1.068182
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.068182 

BW Util details:
bwutil = 0.000444 
total_CMD = 432396 
util_bw = 192 
Wasted_Col = 91 
Wasted_Row = 0 
Idle = 432113 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 43 
rwq = 0 
CCDLc_limit_alone = 43 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 432396 
n_nop = 432346 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000111 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00024052
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=432396 n_nop=432383 n_act=1 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000111
n_activity=182 dram_eff=0.2637
bk0: 0a 432396i bk1: 12a 432354i bk2: 0a 432395i bk3: 0a 432396i bk4: 0a 432396i bk5: 0a 432396i bk6: 0a 432396i bk7: 0a 432396i bk8: 0a 432396i bk9: 0a 432396i bk10: 0a 432396i bk11: 0a 432396i bk12: 0a 432396i bk13: 0a 432396i bk14: 0a 432396i bk15: 0a 432396i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000111 
total_CMD = 432396 
util_bw = 48 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 432312 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 432396 
n_nop = 432383 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 12 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000028 
Either_Row_CoL_Bus_Util = 0.000030 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.62539e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=432396 n_nop=432366 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000259
n_activity=399 dram_eff=0.2807
bk0: 12a 432361i bk1: 16a 432339i bk2: 0a 432395i bk3: 0a 432395i bk4: 0a 432395i bk5: 0a 432395i bk6: 0a 432395i bk7: 0a 432396i bk8: 0a 432396i bk9: 0a 432396i bk10: 0a 432396i bk11: 0a 432396i bk12: 0a 432396i bk13: 0a 432397i bk14: 0a 432397i bk15: 0a 432397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000259 
total_CMD = 432396 
util_bw = 112 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 432211 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 432396 
n_nop = 432366 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000065 
Either_Row_CoL_Bus_Util = 0.000069 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000194266
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=432396 n_nop=432362 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000296
n_activity=423 dram_eff=0.3026
bk0: 8a 432362i bk1: 24a 432293i bk2: 0a 432395i bk3: 0a 432395i bk4: 0a 432395i bk5: 0a 432396i bk6: 0a 432396i bk7: 0a 432396i bk8: 0a 432396i bk9: 0a 432396i bk10: 0a 432396i bk11: 0a 432396i bk12: 0a 432396i bk13: 0a 432396i bk14: 0a 432396i bk15: 0a 432397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000296 
total_CMD = 432396 
util_bw = 128 
Wasted_Col = 93 
Wasted_Row = 0 
Idle = 432175 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 432396 
n_nop = 432362 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000268273
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=432396 n_nop=432362 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000296
n_activity=460 dram_eff=0.2783
bk0: 28a 432334i bk1: 4a 432357i bk2: 0a 432395i bk3: 0a 432395i bk4: 0a 432395i bk5: 0a 432395i bk6: 0a 432395i bk7: 0a 432395i bk8: 0a 432395i bk9: 0a 432396i bk10: 0a 432396i bk11: 0a 432397i bk12: 0a 432397i bk13: 0a 432397i bk14: 0a 432397i bk15: 0a 432397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015152
Bank_Level_Parallism_Col = 1.015385
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015385 

BW Util details:
bwutil = 0.000296 
total_CMD = 432396 
util_bw = 128 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 432197 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 432396 
n_nop = 432362 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000074 
Either_Row_CoL_Bus_Util = 0.000079 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000152638
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=432396 n_nop=432358 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000333
n_activity=390 dram_eff=0.3692
bk0: 16a 432339i bk1: 20a 432291i bk2: 0a 432395i bk3: 0a 432395i bk4: 0a 432395i bk5: 0a 432395i bk6: 0a 432395i bk7: 0a 432395i bk8: 0a 432395i bk9: 0a 432396i bk10: 0a 432396i bk11: 0a 432397i bk12: 0a 432397i bk13: 0a 432397i bk14: 0a 432397i bk15: 0a 432397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.143678
Bank_Level_Parallism_Col = 1.145349
Bank_Level_Parallism_Ready = 1.027778
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.145349 

BW Util details:
bwutil = 0.000333 
total_CMD = 432396 
util_bw = 144 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 432174 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 432396 
n_nop = 432358 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000083 
Either_Row_CoL_Bus_Util = 0.000088 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000323777
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=432396 n_nop=432354 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00037
n_activity=549 dram_eff=0.2914
bk0: 28a 432335i bk1: 12a 432332i bk2: 0a 432395i bk3: 0a 432396i bk4: 0a 432396i bk5: 0a 432396i bk6: 0a 432396i bk7: 0a 432396i bk8: 0a 432396i bk9: 0a 432396i bk10: 0a 432396i bk11: 0a 432396i bk12: 0a 432396i bk13: 0a 432396i bk14: 0a 432396i bk15: 0a 432396i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006098
Bank_Level_Parallism_Col = 1.006173
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006173 

BW Util details:
bwutil = 0.000370 
total_CMD = 432396 
util_bw = 160 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 432146 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 432396 
n_nop = 432354 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000093 
Either_Row_CoL_Bus_Util = 0.000097 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000210455

========= L2 cache stats =========
L2_cache_bank[0]: Access = 62, Miss = 16, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 122, Miss = 28, Miss_rate = 0.230, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 156, Miss = 32, Miss_rate = 0.205, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 46, Miss = 8, Miss_rate = 0.174, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 62, Miss = 16, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 20, Miss = 4, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 92, Miss = 16, Miss_rate = 0.174, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 78, Miss = 16, Miss_rate = 0.205, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 74, Miss = 16, Miss_rate = 0.216, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 34, Miss = 12, Miss_rate = 0.353, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 36, Miss = 4, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 142, Miss = 20, Miss_rate = 0.141, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 78, Miss = 16, Miss_rate = 0.205, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 124, Miss = 24, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 24, Miss = 12, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 86, Miss = 20, Miss_rate = 0.233, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 82, Miss = 20, Miss_rate = 0.244, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 50, Miss = 16, Miss_rate = 0.320, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 212, Miss = 32, Miss_rate = 0.151, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 24, Miss = 12, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 36, Miss = 8, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 88, Miss = 20, Miss_rate = 0.227, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 114, Miss = 20, Miss_rate = 0.175, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 172, Miss = 28, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 36, Miss = 4, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 72, Miss = 20, Miss_rate = 0.278, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 62, Miss = 16, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 90, Miss = 12, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 148, Miss = 28, Miss_rate = 0.189, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2486
L2_total_cache_misses = 512
L2_total_cache_miss_rate = 0.2060
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 896
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1078
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1408
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1078
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2486
icnt_total_pkts_simt_to_mem=2486
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2486
Req_Network_cycles = 97651
Req_Network_injected_packets_per_cycle =       0.0255 
Req_Network_conflicts_per_cycle =       0.0071
Req_Network_conflicts_per_cycle_util =       0.5272
Req_Bank_Level_Parallism =       1.9021
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0048
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0008

Reply_Network_injected_packets_num = 2486
Reply_Network_cycles = 97651
Reply_Network_injected_packets_per_cycle =        0.0255
Reply_Network_conflicts_per_cycle =        0.0026
Reply_Network_conflicts_per_cycle_util =       0.1866
Reply_Bank_Level_Parallism =       1.8483
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0006
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 55214 (inst/sec)
gpgpu_simulation_rate = 13950 (cycle/sec)
gpgpu_silicon_slowdown = 81146x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-6-ctx_0x56072fae0590.traceg.xz
-kernel name = _Z12lud_internalPfii
-kernel id = 6
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 2048
-nregs = 34
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f2289000000
-local mem base_addr = 0x00007f2287000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-6-ctx_0x56072fae0590.traceg.xz
launching kernel name: _Z12lud_internalPfii uid: 6 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z12lud_internalPfii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z12lud_internalPfii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z12lud_internalPfii'
thread block = 1,1,0
Destroy streams for kernel 6: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 6 
kernel_stream_id = 0
gpu_sim_cycle = 5934
gpu_sim_insn = 69632
gpu_ipc =      11.7344
gpu_tot_sim_cycle = 103585
gpu_tot_sim_insn = 456132
gpu_tot_ipc =       4.4035
gpu_tot_issued_cta = 20
gpu_occupancy = 16.3783% 
gpu_tot_occupancy = 3.5998% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0863
partiton_level_parallism_total  =       0.0289
partiton_level_parallism_util =       2.7380
partiton_level_parallism_util_total  =       2.0067
L2_BW  =       3.1255 GB/Sec
L2_BW_total  =       1.0484 GB/Sec
gpu_total_sim_rate=57016

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 272, Miss = 32, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[5]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[6]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[7]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[8]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[9]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[10]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[11]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[12]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[13]: Access = 272, Miss = 32, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[17]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[18]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[19]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2998
	L1D_total_cache_misses = 1792
	L1D_total_cache_miss_rate = 0.5977
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 451
	L1D_cache_data_port_util = 0.009
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 451
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 960
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1206
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1206

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 451
ctas_completed 20, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
4024, 
gpgpu_n_tot_thrd_icount = 904320
gpgpu_n_tot_w_icount = 28260
gpgpu_n_stall_shd_mem = 11900
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1792
gpgpu_n_mem_write_global = 1206
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 14336
gpgpu_n_store_insn = 6288
gpgpu_n_shmem_insn = 154616
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 11484
gpgpu_n_l1cache_bkconflict = 416
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 11484
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 416
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6428	W0_Idle:385608	W0_Scoreboard:133151	W1:3894	W2:418	W3:390	W4:368	W5:350	W6:330	W7:302	W8:280	W9:262	W10:242	W11:214	W12:182	W13:162	W14:142	W15:94	W16:12382	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7117
single_issue_nums: WS0:22956	WS1:1768	WS2:1768	WS3:1768	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14336 {8:1792,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 48240 {40:1206,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71680 {40:1792,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9648 {8:1206,}
maxmflatency = 526 
max_icnt2mem_latency = 147 
maxmrqlatency = 7 
max_icnt2sh_latency = 12 
averagemflatency = 297 
avg_icnt2mem_latency = 62 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:434 	15 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1841 	1036 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2338 	622 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2893 	94 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	41 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5615      6231         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5623      5916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5639      5932         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5601      6281         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5655      6300         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5579      5916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5649      5905         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5602      6302         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5608      5907         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5617      6317         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0      5906         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5595      6217         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5531      6273         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5517      5939         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5549      6271         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5524      6330         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 20.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 28.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 12.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 32.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 12.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  8.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 28.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 16.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 28.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/31 = 16.516129
number of bytes read:
dram[0]:       512       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       640       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       512       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       256       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       512       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       896       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       256       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       384       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1024       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       384       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       256       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       896       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       512       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       896       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 16384
Bmin_bank_accesses = 0!
chip skew: 1536/384 = 4.00
number of bytes accessed:
dram[0]:       512       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       640       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       512       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       256       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       512       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       896       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       256       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       384       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1024       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       384       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       256       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       896       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       512       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       896       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 16384
min_bank_accesses = 0!
chip skew: 1536/384 = 4.00
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         57        46    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         61        46    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         57        43    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         62        48    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         57        47    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         65        38    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         65        46    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         77        42    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         67        45    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         62        44    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none          38    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         60        41    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         74        45    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         63        53    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         51        43    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         65        45    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        517       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        510       522         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        508       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        515       507         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        517       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        507       513         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        516       515         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        515       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        505       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        519       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          0       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        515       509         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        502       522         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        519       526         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        522       524         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        515       511         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=458672 n_nop=458626 n_act=2 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003837
n_activity=487 dram_eff=0.3614
bk0: 16a 458634i bk1: 28a 458564i bk2: 0a 458671i bk3: 0a 458671i bk4: 0a 458671i bk5: 0a 458671i bk6: 0a 458671i bk7: 0a 458671i bk8: 0a 458671i bk9: 0a 458672i bk10: 0a 458672i bk11: 0a 458673i bk12: 0a 458673i bk13: 0a 458673i bk14: 0a 458673i bk15: 0a 458673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.021390
Bank_Level_Parallism_Col = 1.021622
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.021622 

BW Util details:
bwutil = 0.000384 
total_CMD = 458672 
util_bw = 176 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 458406 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 458672 
n_nop = 458626 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000096 
Either_Row_CoL_Bus_Util = 0.000100 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000348833
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=458672 n_nop=458634 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003139
n_activity=419 dram_eff=0.3437
bk0: 20a 458623i bk1: 16a 458607i bk2: 0a 458672i bk3: 0a 458672i bk4: 0a 458672i bk5: 0a 458672i bk6: 0a 458672i bk7: 0a 458672i bk8: 0a 458672i bk9: 0a 458672i bk10: 0a 458672i bk11: 0a 458672i bk12: 0a 458672i bk13: 0a 458672i bk14: 0a 458672i bk15: 0a 458672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020408
Bank_Level_Parallism_Col = 1.020690
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020690 

BW Util details:
bwutil = 0.000314 
total_CMD = 458672 
util_bw = 144 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 458455 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 458672 
n_nop = 458634 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000078 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000224561
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=458672 n_nop=458646 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002093
n_activity=356 dram_eff=0.2697
bk0: 16a 458632i bk1: 8a 458621i bk2: 0a 458671i bk3: 0a 458672i bk4: 0a 458672i bk5: 0a 458672i bk6: 0a 458672i bk7: 0a 458672i bk8: 0a 458672i bk9: 0a 458672i bk10: 0a 458672i bk11: 0a 458672i bk12: 0a 458672i bk13: 0a 458672i bk14: 0a 458672i bk15: 0a 458672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000209 
total_CMD = 458672 
util_bw = 96 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 458503 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 458672 
n_nop = 458646 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000052 
Either_Row_CoL_Bus_Util = 0.000057 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000191858
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=458672 n_nop=458650 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001744
n_activity=301 dram_eff=0.2658
bk0: 8a 458639i bk1: 12a 458613i bk2: 0a 458671i bk3: 0a 458671i bk4: 0a 458671i bk5: 0a 458671i bk6: 0a 458671i bk7: 0a 458672i bk8: 0a 458672i bk9: 0a 458672i bk10: 0a 458672i bk11: 0a 458672i bk12: 0a 458672i bk13: 0a 458673i bk14: 0a 458673i bk15: 0a 458673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000174 
total_CMD = 458672 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 458521 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 458672 
n_nop = 458650 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000044 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000185318
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=458672 n_nop=458638 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002791
n_activity=449 dram_eff=0.2851
bk0: 16a 458624i bk1: 16a 458610i bk2: 0a 458671i bk3: 0a 458671i bk4: 0a 458671i bk5: 0a 458671i bk6: 0a 458671i bk7: 0a 458671i bk8: 0a 458671i bk9: 0a 458672i bk10: 0a 458672i bk11: 0a 458673i bk12: 0a 458673i bk13: 0a 458673i bk14: 0a 458673i bk15: 0a 458673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000279 
total_CMD = 458672 
util_bw = 128 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 458459 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 458672 
n_nop = 458638 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000074 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000187498
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=458672 n_nop=458654 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001395
n_activity=214 dram_eff=0.2991
bk0: 8a 458641i bk1: 8a 458620i bk2: 0a 458671i bk3: 0a 458671i bk4: 0a 458671i bk5: 0a 458671i bk6: 0a 458672i bk7: 0a 458672i bk8: 0a 458672i bk9: 0a 458672i bk10: 0a 458672i bk11: 0a 458672i bk12: 0a 458672i bk13: 0a 458672i bk14: 0a 458673i bk15: 0a 458673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.041667
Bank_Level_Parallism_Col = 1.042553
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.042553 

BW Util details:
bwutil = 0.000140 
total_CMD = 458672 
util_bw = 64 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 458555 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 458672 
n_nop = 458654 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000035 
Either_Row_CoL_Bus_Util = 0.000039 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000289968
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=458672 n_nop=458634 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003139
n_activity=461 dram_eff=0.3124
bk0: 28a 458611i bk1: 8a 458634i bk2: 0a 458671i bk3: 0a 458671i bk4: 0a 458671i bk5: 0a 458672i bk6: 0a 458672i bk7: 0a 458672i bk8: 0a 458672i bk9: 0a 458672i bk10: 0a 458672i bk11: 0a 458672i bk12: 0a 458672i bk13: 0a 458672i bk14: 0a 458672i bk15: 0a 458673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.046512
Bank_Level_Parallism_Col = 1.039062
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.039062 

BW Util details:
bwutil = 0.000314 
total_CMD = 458672 
util_bw = 144 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 458457 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 458672 
n_nop = 458634 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000078 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.72083e-05
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=458672 n_nop=458634 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003139
n_activity=364 dram_eff=0.3956
bk0: 8a 458629i bk1: 28a 458566i bk2: 0a 458671i bk3: 0a 458671i bk4: 0a 458671i bk5: 0a 458672i bk6: 0a 458672i bk7: 0a 458672i bk8: 0a 458672i bk9: 0a 458672i bk10: 0a 458672i bk11: 0a 458672i bk12: 0a 458672i bk13: 0a 458672i bk14: 0a 458672i bk15: 0a 458673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005405
Bank_Level_Parallism_Col = 1.005464
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005464 

BW Util details:
bwutil = 0.000314 
total_CMD = 458672 
util_bw = 144 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 458440 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 458672 
n_nop = 458634 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000078 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000551592
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=458672 n_nop=458630 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003488
n_activity=399 dram_eff=0.401
bk0: 12a 458636i bk1: 28a 458557i bk2: 0a 458671i bk3: 0a 458671i bk4: 0a 458671i bk5: 0a 458671i bk6: 0a 458671i bk7: 0a 458671i bk8: 0a 458671i bk9: 0a 458672i bk10: 0a 458672i bk11: 0a 458673i bk12: 0a 458673i bk13: 0a 458673i bk14: 0a 458673i bk15: 0a 458673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015873
Bank_Level_Parallism_Col = 1.016043
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016043 

BW Util details:
bwutil = 0.000349 
total_CMD = 458672 
util_bw = 160 
Wasted_Col = 91 
Wasted_Row = 0 
Idle = 458421 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 458672 
n_nop = 458630 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000087 
Either_Row_CoL_Bus_Util = 0.000092 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000268165
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=458672 n_nop=458622 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004186
n_activity=571 dram_eff=0.3363
bk0: 32a 458603i bk1: 16a 458600i bk2: 0a 458671i bk3: 0a 458671i bk4: 0a 458671i bk5: 0a 458672i bk6: 0a 458672i bk7: 0a 458672i bk8: 0a 458672i bk9: 0a 458672i bk10: 0a 458672i bk11: 0a 458672i bk12: 0a 458672i bk13: 0a 458672i bk14: 0a 458672i bk15: 0a 458673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.067416
Bank_Level_Parallism_Col = 1.068182
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.068182 

BW Util details:
bwutil = 0.000419 
total_CMD = 458672 
util_bw = 192 
Wasted_Col = 91 
Wasted_Row = 0 
Idle = 458389 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 43 
rwq = 0 
CCDLc_limit_alone = 43 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 458672 
n_nop = 458622 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000105 
Either_Row_CoL_Bus_Util = 0.000109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000226742
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=458672 n_nop=458659 n_act=1 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001046
n_activity=182 dram_eff=0.2637
bk0: 0a 458672i bk1: 12a 458630i bk2: 0a 458671i bk3: 0a 458672i bk4: 0a 458672i bk5: 0a 458672i bk6: 0a 458672i bk7: 0a 458672i bk8: 0a 458672i bk9: 0a 458672i bk10: 0a 458672i bk11: 0a 458672i bk12: 0a 458672i bk13: 0a 458672i bk14: 0a 458672i bk15: 0a 458672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000105 
total_CMD = 458672 
util_bw = 48 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 458588 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 458672 
n_nop = 458659 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 12 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000026 
Either_Row_CoL_Bus_Util = 0.000028 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000044 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.36041e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=458672 n_nop=458642 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002442
n_activity=399 dram_eff=0.2807
bk0: 12a 458637i bk1: 16a 458615i bk2: 0a 458671i bk3: 0a 458671i bk4: 0a 458671i bk5: 0a 458671i bk6: 0a 458671i bk7: 0a 458672i bk8: 0a 458672i bk9: 0a 458672i bk10: 0a 458672i bk11: 0a 458672i bk12: 0a 458672i bk13: 0a 458673i bk14: 0a 458673i bk15: 0a 458673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000244 
total_CMD = 458672 
util_bw = 112 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 458487 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 458672 
n_nop = 458642 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000061 
Either_Row_CoL_Bus_Util = 0.000065 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000183137
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=458672 n_nop=458638 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002791
n_activity=423 dram_eff=0.3026
bk0: 8a 458638i bk1: 24a 458569i bk2: 0a 458671i bk3: 0a 458671i bk4: 0a 458671i bk5: 0a 458672i bk6: 0a 458672i bk7: 0a 458672i bk8: 0a 458672i bk9: 0a 458672i bk10: 0a 458672i bk11: 0a 458672i bk12: 0a 458672i bk13: 0a 458672i bk14: 0a 458672i bk15: 0a 458673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000279 
total_CMD = 458672 
util_bw = 128 
Wasted_Col = 93 
Wasted_Row = 0 
Idle = 458451 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 458672 
n_nop = 458638 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000074 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000252904
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=458672 n_nop=458638 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002791
n_activity=460 dram_eff=0.2783
bk0: 28a 458610i bk1: 4a 458633i bk2: 0a 458671i bk3: 0a 458671i bk4: 0a 458671i bk5: 0a 458671i bk6: 0a 458671i bk7: 0a 458671i bk8: 0a 458671i bk9: 0a 458672i bk10: 0a 458672i bk11: 0a 458673i bk12: 0a 458673i bk13: 0a 458673i bk14: 0a 458673i bk15: 0a 458673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015152
Bank_Level_Parallism_Col = 1.015385
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015385 

BW Util details:
bwutil = 0.000279 
total_CMD = 458672 
util_bw = 128 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 458473 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 458672 
n_nop = 458638 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000074 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000143894
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=458672 n_nop=458634 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003139
n_activity=390 dram_eff=0.3692
bk0: 16a 458615i bk1: 20a 458567i bk2: 0a 458671i bk3: 0a 458671i bk4: 0a 458671i bk5: 0a 458671i bk6: 0a 458671i bk7: 0a 458671i bk8: 0a 458671i bk9: 0a 458672i bk10: 0a 458672i bk11: 0a 458673i bk12: 0a 458673i bk13: 0a 458673i bk14: 0a 458673i bk15: 0a 458673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.143678
Bank_Level_Parallism_Col = 1.145349
Bank_Level_Parallism_Ready = 1.027778
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.145349 

BW Util details:
bwutil = 0.000314 
total_CMD = 458672 
util_bw = 144 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 458450 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 458672 
n_nop = 458634 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000078 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000305229
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=458672 n_nop=458630 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003488
n_activity=549 dram_eff=0.2914
bk0: 28a 458611i bk1: 12a 458608i bk2: 0a 458671i bk3: 0a 458672i bk4: 0a 458672i bk5: 0a 458672i bk6: 0a 458672i bk7: 0a 458672i bk8: 0a 458672i bk9: 0a 458672i bk10: 0a 458672i bk11: 0a 458672i bk12: 0a 458672i bk13: 0a 458672i bk14: 0a 458672i bk15: 0a 458672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006098
Bank_Level_Parallism_Col = 1.006173
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006173 

BW Util details:
bwutil = 0.000349 
total_CMD = 458672 
util_bw = 160 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 458422 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 458672 
n_nop = 458630 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000087 
Either_Row_CoL_Bus_Util = 0.000092 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000198399

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82, Miss = 16, Miss_rate = 0.195, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 154, Miss = 28, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 192, Miss = 32, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 82, Miss = 16, Miss_rate = 0.195, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 20, Miss = 4, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 96, Miss = 16, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 94, Miss = 16, Miss_rate = 0.170, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 86, Miss = 16, Miss_rate = 0.186, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 54, Miss = 12, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 36, Miss = 4, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 150, Miss = 20, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 98, Miss = 16, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 148, Miss = 24, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 114, Miss = 20, Miss_rate = 0.175, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 114, Miss = 20, Miss_rate = 0.175, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 78, Miss = 16, Miss_rate = 0.205, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 224, Miss = 32, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 36, Miss = 8, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 112, Miss = 20, Miss_rate = 0.179, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 56, Miss = 12, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 130, Miss = 20, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 188, Miss = 28, Miss_rate = 0.149, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 36, Miss = 4, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 96, Miss = 20, Miss_rate = 0.208, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 82, Miss = 16, Miss_rate = 0.195, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 90, Miss = 12, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 176, Miss = 28, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2998
L2_total_cache_misses = 512
L2_total_cache_miss_rate = 0.1708
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1280
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1206
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1792
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1206
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2998
icnt_total_pkts_simt_to_mem=2998
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2998
Req_Network_cycles = 103585
Req_Network_injected_packets_per_cycle =       0.0289 
Req_Network_conflicts_per_cycle =       0.0076
Req_Network_conflicts_per_cycle_util =       0.5301
Req_Bank_Level_Parallism =       2.0067
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0054
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0009

Reply_Network_injected_packets_num = 2998
Reply_Network_cycles = 103585
Reply_Network_injected_packets_per_cycle =        0.0289
Reply_Network_conflicts_per_cycle =        0.0024
Reply_Network_conflicts_per_cycle_util =       0.1638
Reply_Bank_Level_Parallism =       1.9569
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0006
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 57016 (inst/sec)
gpgpu_simulation_rate = 12948 (cycle/sec)
gpgpu_silicon_slowdown = 87426x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-7-ctx_0x56072fae0590.traceg.xz
-kernel name = _Z12lud_diagonalPfii
-kernel id = 7
-grid dim = (1,1,1)
-block dim = (16,1,1)
-shmem = 1024
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f2289000000
-local mem base_addr = 0x00007f2287000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-7-ctx_0x56072fae0590.traceg.xz
launching kernel name: _Z12lud_diagonalPfii uid: 7 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z12lud_diagonalPfii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
Destroy streams for kernel 7: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 7 
kernel_stream_id = 0
gpu_sim_cycle = 23316
gpu_sim_insn = 16354
gpu_ipc =       0.7014
gpu_tot_sim_cycle = 126901
gpu_tot_sim_insn = 472486
gpu_tot_ipc =       3.7233
gpu_tot_issued_cta = 21
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 3.4222% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0117
partiton_level_parallism_total  =       0.0258
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8516
L2_BW  =       0.4226 GB/Sec
L2_BW_total  =       0.9334 GB/Sec
gpu_total_sim_rate=52498

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 272, Miss = 32, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[5]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[6]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[7]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[8]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[9]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[10]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[11]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[12]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[13]: Access = 272, Miss = 32, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[17]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[18]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[19]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[20]: Access = 272, Miss = 32, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 3270
	L1D_total_cache_misses = 1824
	L1D_total_cache_miss_rate = 0.5578
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 451
	L1D_cache_data_port_util = 0.009
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 451
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 976
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1446
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1824
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1446

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 451
ctas_completed 21, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
4024, 
gpgpu_n_tot_thrd_icount = 1033088
gpgpu_n_tot_w_icount = 32284
gpgpu_n_stall_shd_mem = 12462
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1824
gpgpu_n_mem_write_global = 1446
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 14592
gpgpu_n_store_insn = 6528
gpgpu_n_shmem_insn = 159516
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 12046
gpgpu_n_l1cache_bkconflict = 416
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 12046
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 416
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6600	W0_Idle:440790	W0_Scoreboard:147166	W1:5841	W2:627	W3:585	W4:552	W5:525	W6:495	W7:453	W8:420	W9:393	W10:363	W11:321	W12:273	W13:243	W14:213	W15:141	W16:12458	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7117
single_issue_nums: WS0:26980	WS1:1768	WS2:1768	WS3:1768	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14592 {8:1824,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57840 {40:1446,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 72960 {40:1824,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11568 {8:1446,}
maxmflatency = 526 
max_icnt2mem_latency = 147 
maxmrqlatency = 7 
max_icnt2sh_latency = 12 
averagemflatency = 288 
avg_icnt2mem_latency = 55 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:434 	15 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2113 	1036 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2610 	622 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3165 	94 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	58 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5615      6231         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5623      5916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5639      5932         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5601      6281         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5655      6300         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5579      5916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5649      5905         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5602      6302         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5608      5907         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5617      6317         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0      5906         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5595      6217         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5531      6273         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5517      5939         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5549      6271         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5524      6330         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 20.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 28.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 12.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 32.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 12.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  8.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 28.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 16.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 28.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/31 = 16.516129
number of bytes read:
dram[0]:       512       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       640       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       512       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       256       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       512       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       896       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       256       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       384       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1024       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       384       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       256       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       896       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       512       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       896       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 16384
Bmin_bank_accesses = 0!
chip skew: 1536/384 = 4.00
number of bytes accessed:
dram[0]:       512       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       640       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       512       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       256       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       512       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       896       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       256       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       384       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1024       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       384       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       256       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       896       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       512       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       896       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 16384
min_bank_accesses = 0!
chip skew: 1536/384 = 4.00
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         57        55    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         61        54    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         57        43    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         62        48    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         57        55    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         65        54    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         65        62    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         77        61    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         67        49    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         62        44    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none          59    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         60        49    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         74        45    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         63        53    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         51        43    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         65        56    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        517       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        510       522         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        508       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        515       507         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        517       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        507       513         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        516       515         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        515       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        505       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        519       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          0       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        515       509         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        502       522         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        519       526         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        522       524         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        515       511         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=561914 n_nop=561868 n_act=2 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003132
n_activity=487 dram_eff=0.3614
bk0: 16a 561876i bk1: 28a 561806i bk2: 0a 561913i bk3: 0a 561913i bk4: 0a 561913i bk5: 0a 561913i bk6: 0a 561913i bk7: 0a 561913i bk8: 0a 561913i bk9: 0a 561914i bk10: 0a 561914i bk11: 0a 561915i bk12: 0a 561915i bk13: 0a 561915i bk14: 0a 561915i bk15: 0a 561915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.021390
Bank_Level_Parallism_Col = 1.021622
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.021622 

BW Util details:
bwutil = 0.000313 
total_CMD = 561914 
util_bw = 176 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 561648 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 561914 
n_nop = 561868 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000078 
Either_Row_CoL_Bus_Util = 0.000082 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000284741
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=561914 n_nop=561876 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002563
n_activity=419 dram_eff=0.3437
bk0: 20a 561865i bk1: 16a 561849i bk2: 0a 561914i bk3: 0a 561914i bk4: 0a 561914i bk5: 0a 561914i bk6: 0a 561914i bk7: 0a 561914i bk8: 0a 561914i bk9: 0a 561914i bk10: 0a 561914i bk11: 0a 561914i bk12: 0a 561914i bk13: 0a 561914i bk14: 0a 561914i bk15: 0a 561914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020408
Bank_Level_Parallism_Col = 1.020690
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020690 

BW Util details:
bwutil = 0.000256 
total_CMD = 561914 
util_bw = 144 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 561697 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 561914 
n_nop = 561876 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000064 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000183302
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=561914 n_nop=561888 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001708
n_activity=356 dram_eff=0.2697
bk0: 16a 561874i bk1: 8a 561863i bk2: 0a 561913i bk3: 0a 561914i bk4: 0a 561914i bk5: 0a 561914i bk6: 0a 561914i bk7: 0a 561914i bk8: 0a 561914i bk9: 0a 561914i bk10: 0a 561914i bk11: 0a 561914i bk12: 0a 561914i bk13: 0a 561914i bk14: 0a 561914i bk15: 0a 561914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000171 
total_CMD = 561914 
util_bw = 96 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 561745 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 561914 
n_nop = 561888 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000043 
Either_Row_CoL_Bus_Util = 0.000046 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000156608
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=561914 n_nop=561892 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001424
n_activity=301 dram_eff=0.2658
bk0: 8a 561881i bk1: 12a 561855i bk2: 0a 561913i bk3: 0a 561913i bk4: 0a 561913i bk5: 0a 561913i bk6: 0a 561913i bk7: 0a 561914i bk8: 0a 561914i bk9: 0a 561914i bk10: 0a 561914i bk11: 0a 561914i bk12: 0a 561914i bk13: 0a 561915i bk14: 0a 561915i bk15: 0a 561915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000142 
total_CMD = 561914 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 561763 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 561914 
n_nop = 561892 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000036 
Either_Row_CoL_Bus_Util = 0.000039 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000151269
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=561914 n_nop=561880 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002278
n_activity=449 dram_eff=0.2851
bk0: 16a 561866i bk1: 16a 561852i bk2: 0a 561913i bk3: 0a 561913i bk4: 0a 561913i bk5: 0a 561913i bk6: 0a 561913i bk7: 0a 561913i bk8: 0a 561913i bk9: 0a 561914i bk10: 0a 561914i bk11: 0a 561915i bk12: 0a 561915i bk13: 0a 561915i bk14: 0a 561915i bk15: 0a 561915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000228 
total_CMD = 561914 
util_bw = 128 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 561701 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 561914 
n_nop = 561880 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000057 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000153048
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=561914 n_nop=561896 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001139
n_activity=214 dram_eff=0.2991
bk0: 8a 561883i bk1: 8a 561862i bk2: 0a 561913i bk3: 0a 561913i bk4: 0a 561913i bk5: 0a 561913i bk6: 0a 561914i bk7: 0a 561914i bk8: 0a 561914i bk9: 0a 561914i bk10: 0a 561914i bk11: 0a 561914i bk12: 0a 561914i bk13: 0a 561914i bk14: 0a 561915i bk15: 0a 561915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.041667
Bank_Level_Parallism_Col = 1.042553
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.042553 

BW Util details:
bwutil = 0.000114 
total_CMD = 561914 
util_bw = 64 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 561797 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 561914 
n_nop = 561896 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000028 
Either_Row_CoL_Bus_Util = 0.000032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000236691
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=561914 n_nop=561876 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002563
n_activity=461 dram_eff=0.3124
bk0: 28a 561853i bk1: 8a 561876i bk2: 0a 561913i bk3: 0a 561913i bk4: 0a 561913i bk5: 0a 561914i bk6: 0a 561914i bk7: 0a 561914i bk8: 0a 561914i bk9: 0a 561914i bk10: 0a 561914i bk11: 0a 561914i bk12: 0a 561914i bk13: 0a 561914i bk14: 0a 561914i bk15: 0a 561915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.046512
Bank_Level_Parallism_Col = 1.039062
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.039062 

BW Util details:
bwutil = 0.000256 
total_CMD = 561914 
util_bw = 144 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 561699 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 561914 
n_nop = 561876 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000064 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.11853e-05
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=561914 n_nop=561876 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002563
n_activity=364 dram_eff=0.3956
bk0: 8a 561871i bk1: 28a 561808i bk2: 0a 561913i bk3: 0a 561913i bk4: 0a 561913i bk5: 0a 561914i bk6: 0a 561914i bk7: 0a 561914i bk8: 0a 561914i bk9: 0a 561914i bk10: 0a 561914i bk11: 0a 561914i bk12: 0a 561914i bk13: 0a 561914i bk14: 0a 561914i bk15: 0a 561915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005405
Bank_Level_Parallism_Col = 1.005464
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005464 

BW Util details:
bwutil = 0.000256 
total_CMD = 561914 
util_bw = 144 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 561682 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 561914 
n_nop = 561876 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000064 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000450247
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=561914 n_nop=561872 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002847
n_activity=399 dram_eff=0.401
bk0: 12a 561878i bk1: 28a 561799i bk2: 0a 561913i bk3: 0a 561913i bk4: 0a 561913i bk5: 0a 561913i bk6: 0a 561913i bk7: 0a 561913i bk8: 0a 561913i bk9: 0a 561914i bk10: 0a 561914i bk11: 0a 561915i bk12: 0a 561915i bk13: 0a 561915i bk14: 0a 561915i bk15: 0a 561915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015873
Bank_Level_Parallism_Col = 1.016043
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016043 

BW Util details:
bwutil = 0.000285 
total_CMD = 561914 
util_bw = 160 
Wasted_Col = 91 
Wasted_Row = 0 
Idle = 561663 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 561914 
n_nop = 561872 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000071 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000218895
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=561914 n_nop=561864 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003417
n_activity=571 dram_eff=0.3363
bk0: 32a 561845i bk1: 16a 561842i bk2: 0a 561913i bk3: 0a 561913i bk4: 0a 561913i bk5: 0a 561914i bk6: 0a 561914i bk7: 0a 561914i bk8: 0a 561914i bk9: 0a 561914i bk10: 0a 561914i bk11: 0a 561914i bk12: 0a 561914i bk13: 0a 561914i bk14: 0a 561914i bk15: 0a 561915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.067416
Bank_Level_Parallism_Col = 1.068182
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.068182 

BW Util details:
bwutil = 0.000342 
total_CMD = 561914 
util_bw = 192 
Wasted_Col = 91 
Wasted_Row = 0 
Idle = 561631 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 43 
rwq = 0 
CCDLc_limit_alone = 43 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 561914 
n_nop = 561864 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000085 
Either_Row_CoL_Bus_Util = 0.000089 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000185082
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=561914 n_nop=561901 n_act=1 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.542e-05
n_activity=182 dram_eff=0.2637
bk0: 0a 561914i bk1: 12a 561872i bk2: 0a 561913i bk3: 0a 561914i bk4: 0a 561914i bk5: 0a 561914i bk6: 0a 561914i bk7: 0a 561914i bk8: 0a 561914i bk9: 0a 561914i bk10: 0a 561914i bk11: 0a 561914i bk12: 0a 561914i bk13: 0a 561914i bk14: 0a 561914i bk15: 0a 561914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000085 
total_CMD = 561914 
util_bw = 48 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 561830 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 561914 
n_nop = 561901 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 12 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000021 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.55926e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=561914 n_nop=561884 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001993
n_activity=399 dram_eff=0.2807
bk0: 12a 561879i bk1: 16a 561857i bk2: 0a 561913i bk3: 0a 561913i bk4: 0a 561913i bk5: 0a 561913i bk6: 0a 561913i bk7: 0a 561914i bk8: 0a 561914i bk9: 0a 561914i bk10: 0a 561914i bk11: 0a 561914i bk12: 0a 561914i bk13: 0a 561915i bk14: 0a 561915i bk15: 0a 561915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000199 
total_CMD = 561914 
util_bw = 112 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 561729 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 561914 
n_nop = 561884 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000050 
Either_Row_CoL_Bus_Util = 0.000053 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000149489
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=561914 n_nop=561880 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002278
n_activity=423 dram_eff=0.3026
bk0: 8a 561880i bk1: 24a 561811i bk2: 0a 561913i bk3: 0a 561913i bk4: 0a 561913i bk5: 0a 561914i bk6: 0a 561914i bk7: 0a 561914i bk8: 0a 561914i bk9: 0a 561914i bk10: 0a 561914i bk11: 0a 561914i bk12: 0a 561914i bk13: 0a 561914i bk14: 0a 561914i bk15: 0a 561915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000228 
total_CMD = 561914 
util_bw = 128 
Wasted_Col = 93 
Wasted_Row = 0 
Idle = 561693 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 561914 
n_nop = 561880 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000057 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000206437
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=561914 n_nop=561880 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002278
n_activity=460 dram_eff=0.2783
bk0: 28a 561852i bk1: 4a 561875i bk2: 0a 561913i bk3: 0a 561913i bk4: 0a 561913i bk5: 0a 561913i bk6: 0a 561913i bk7: 0a 561913i bk8: 0a 561913i bk9: 0a 561914i bk10: 0a 561914i bk11: 0a 561915i bk12: 0a 561915i bk13: 0a 561915i bk14: 0a 561915i bk15: 0a 561915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015152
Bank_Level_Parallism_Col = 1.015385
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015385 

BW Util details:
bwutil = 0.000228 
total_CMD = 561914 
util_bw = 128 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 561715 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 561914 
n_nop = 561880 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000057 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000117456
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=561914 n_nop=561876 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002563
n_activity=390 dram_eff=0.3692
bk0: 16a 561857i bk1: 20a 561809i bk2: 0a 561913i bk3: 0a 561913i bk4: 0a 561913i bk5: 0a 561913i bk6: 0a 561913i bk7: 0a 561913i bk8: 0a 561913i bk9: 0a 561914i bk10: 0a 561914i bk11: 0a 561915i bk12: 0a 561915i bk13: 0a 561915i bk14: 0a 561915i bk15: 0a 561915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.143678
Bank_Level_Parallism_Col = 1.145349
Bank_Level_Parallism_Ready = 1.027778
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.145349 

BW Util details:
bwutil = 0.000256 
total_CMD = 561914 
util_bw = 144 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 561692 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 561914 
n_nop = 561876 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000064 
Either_Row_CoL_Bus_Util = 0.000068 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000249148
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=561914 n_nop=561872 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002847
n_activity=549 dram_eff=0.2914
bk0: 28a 561853i bk1: 12a 561850i bk2: 0a 561913i bk3: 0a 561914i bk4: 0a 561914i bk5: 0a 561914i bk6: 0a 561914i bk7: 0a 561914i bk8: 0a 561914i bk9: 0a 561914i bk10: 0a 561914i bk11: 0a 561914i bk12: 0a 561914i bk13: 0a 561914i bk14: 0a 561914i bk15: 0a 561914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006098
Bank_Level_Parallism_Col = 1.006173
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006173 

BW Util details:
bwutil = 0.000285 
total_CMD = 561914 
util_bw = 160 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 561664 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 561914 
n_nop = 561872 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000071 
Either_Row_CoL_Bus_Util = 0.000075 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000161946

========= L2 cache stats =========
L2_cache_bank[0]: Access = 100, Miss = 16, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 172, Miss = 28, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 210, Miss = 32, Miss_rate = 0.152, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 82, Miss = 16, Miss_rate = 0.195, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 20, Miss = 4, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 96, Miss = 16, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 112, Miss = 16, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 86, Miss = 16, Miss_rate = 0.186, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 72, Miss = 12, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 36, Miss = 4, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 150, Miss = 20, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 116, Miss = 16, Miss_rate = 0.138, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 168, Miss = 24, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 102, Miss = 12, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 132, Miss = 20, Miss_rate = 0.152, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 114, Miss = 20, Miss_rate = 0.175, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 78, Miss = 16, Miss_rate = 0.205, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 224, Miss = 32, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 84, Miss = 12, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 36, Miss = 8, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 130, Miss = 20, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 56, Miss = 12, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 130, Miss = 20, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 188, Miss = 28, Miss_rate = 0.149, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 36, Miss = 4, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 96, Miss = 20, Miss_rate = 0.208, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 82, Miss = 16, Miss_rate = 0.195, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 90, Miss = 12, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 194, Miss = 28, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3270
L2_total_cache_misses = 512
L2_total_cache_miss_rate = 0.1566
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1312
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1446
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1824
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1446
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3270
icnt_total_pkts_simt_to_mem=3270
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3270
Req_Network_cycles = 126901
Req_Network_injected_packets_per_cycle =       0.0258 
Req_Network_conflicts_per_cycle =       0.0062
Req_Network_conflicts_per_cycle_util =       0.4485
Req_Bank_Level_Parallism =       1.8516
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0044
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0008

Reply_Network_injected_packets_num = 3270
Reply_Network_cycles = 126901
Reply_Network_injected_packets_per_cycle =        0.0258
Reply_Network_conflicts_per_cycle =        0.0020
Reply_Network_conflicts_per_cycle_util =       0.1391
Reply_Bank_Level_Parallism =       1.8126
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0006
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 52498 (inst/sec)
gpgpu_simulation_rate = 14100 (cycle/sec)
gpgpu_silicon_slowdown = 80283x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-8-ctx_0x56072fae0590.traceg.xz
-kernel name = _Z13lud_perimeterPfii
-kernel id = 8
-grid dim = (1,1,1)
-block dim = (32,1,1)
-shmem = 3072
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f2289000000
-local mem base_addr = 0x00007f2287000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-8-ctx_0x56072fae0590.traceg.xz
launching kernel name: _Z13lud_perimeterPfii uid: 8 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
Destroy streams for kernel 8: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 8 
kernel_stream_id = 0
gpu_sim_cycle = 21995
gpu_sim_insn = 39424
gpu_ipc =       1.7924
gpu_tot_sim_cycle = 148896
gpu_tot_sim_insn = 511910
gpu_tot_ipc =       3.4380
gpu_tot_issued_cta = 22
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 3.2909% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0072
partiton_level_parallism_total  =       0.0230
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7817
L2_BW  =       0.2602 GB/Sec
L2_BW_total  =       0.8340 GB/Sec
gpu_total_sim_rate=46537

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 272, Miss = 32, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[5]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[6]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[7]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[8]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[9]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[10]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[11]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[12]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[13]: Access = 272, Miss = 32, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[17]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[18]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[19]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[20]: Access = 272, Miss = 32, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 3428
	L1D_total_cache_misses = 1920
	L1D_total_cache_miss_rate = 0.5601
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 451
	L1D_cache_data_port_util = 0.009
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 451
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1040
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1508
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1508

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 451
ctas_completed 22, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
4024, 
gpgpu_n_tot_thrd_icount = 1117184
gpgpu_n_tot_w_icount = 34912
gpgpu_n_stall_shd_mem = 14534
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1920
gpgpu_n_mem_write_global = 1508
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 15360
gpgpu_n_store_insn = 7024
gpgpu_n_shmem_insn = 173836
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 14118
gpgpu_n_l1cache_bkconflict = 416
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14118
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 416
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6773	W0_Idle:492012	W0_Scoreboard:161292	W1:5841	W2:627	W3:585	W4:552	W5:525	W6:495	W7:453	W8:420	W9:393	W10:363	W11:321	W12:273	W13:243	W14:213	W15:141	W16:14904	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7126
single_issue_nums: WS0:29608	WS1:1768	WS2:1768	WS3:1768	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15360 {8:1920,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 60320 {40:1508,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 76800 {40:1920,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12064 {8:1508,}
maxmflatency = 526 
max_icnt2mem_latency = 147 
maxmrqlatency = 7 
max_icnt2sh_latency = 12 
averagemflatency = 286 
avg_icnt2mem_latency = 55 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:434 	15 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2271 	1036 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2768 	622 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3323 	94 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	61 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5615      6231         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5623      5916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5639      5932         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5601      6281         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5655      6300         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5579      5916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5649      5905         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5602      6302         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5608      5907         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5617      6317         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0      5906         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5595      6217         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5531      6273         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5517      5939         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5549      6271         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5524      6330         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 20.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 28.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 12.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 32.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 12.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  8.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 28.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 16.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 28.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/31 = 16.516129
number of bytes read:
dram[0]:       512       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       640       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       512       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       256       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       512       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       896       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       256       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       384       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1024       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       384       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       256       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       896       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       512       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       896       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 16384
Bmin_bank_accesses = 0!
chip skew: 1536/384 = 4.00
number of bytes accessed:
dram[0]:       512       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       640       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       512       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       256       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       512       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       896       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       256       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       384       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1024       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       384       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       256       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       896       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       512       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       896       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 16384
min_bank_accesses = 0!
chip skew: 1536/384 = 4.00
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         57        59    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         61        58    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         57        46    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         62        48    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         57        58    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         65        63    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         65        68    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         77        68    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         67        54    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         62        48    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none          69    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         60        54    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         74        47    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         63        53    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         51        48    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         65        60    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        517       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        510       522         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        508       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        515       507         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        517       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        507       513         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        516       515         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        515       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        505       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        519       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          0       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        515       509         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        502       522         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        519       526         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        522       524         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        515       511         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=659309 n_nop=659263 n_act=2 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002669
n_activity=487 dram_eff=0.3614
bk0: 16a 659271i bk1: 28a 659201i bk2: 0a 659308i bk3: 0a 659308i bk4: 0a 659308i bk5: 0a 659308i bk6: 0a 659308i bk7: 0a 659308i bk8: 0a 659308i bk9: 0a 659309i bk10: 0a 659309i bk11: 0a 659310i bk12: 0a 659310i bk13: 0a 659310i bk14: 0a 659310i bk15: 0a 659310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.021390
Bank_Level_Parallism_Col = 1.021622
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.021622 

BW Util details:
bwutil = 0.000267 
total_CMD = 659309 
util_bw = 176 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 659043 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 659309 
n_nop = 659263 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000067 
Either_Row_CoL_Bus_Util = 0.000070 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000242678
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=659309 n_nop=659271 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002184
n_activity=419 dram_eff=0.3437
bk0: 20a 659260i bk1: 16a 659244i bk2: 0a 659309i bk3: 0a 659309i bk4: 0a 659309i bk5: 0a 659309i bk6: 0a 659309i bk7: 0a 659309i bk8: 0a 659309i bk9: 0a 659309i bk10: 0a 659309i bk11: 0a 659309i bk12: 0a 659309i bk13: 0a 659309i bk14: 0a 659309i bk15: 0a 659309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020408
Bank_Level_Parallism_Col = 1.020690
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020690 

BW Util details:
bwutil = 0.000218 
total_CMD = 659309 
util_bw = 144 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 659092 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 659309 
n_nop = 659271 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000055 
Either_Row_CoL_Bus_Util = 0.000058 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000156224
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=659309 n_nop=659283 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001456
n_activity=356 dram_eff=0.2697
bk0: 16a 659269i bk1: 8a 659258i bk2: 0a 659308i bk3: 0a 659309i bk4: 0a 659309i bk5: 0a 659309i bk6: 0a 659309i bk7: 0a 659309i bk8: 0a 659309i bk9: 0a 659309i bk10: 0a 659309i bk11: 0a 659309i bk12: 0a 659309i bk13: 0a 659309i bk14: 0a 659309i bk15: 0a 659309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000146 
total_CMD = 659309 
util_bw = 96 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 659140 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 659309 
n_nop = 659283 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000036 
Either_Row_CoL_Bus_Util = 0.000039 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000133473
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=659309 n_nop=659287 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001213
n_activity=301 dram_eff=0.2658
bk0: 8a 659276i bk1: 12a 659250i bk2: 0a 659308i bk3: 0a 659308i bk4: 0a 659308i bk5: 0a 659308i bk6: 0a 659308i bk7: 0a 659309i bk8: 0a 659309i bk9: 0a 659309i bk10: 0a 659309i bk11: 0a 659309i bk12: 0a 659309i bk13: 0a 659310i bk14: 0a 659310i bk15: 0a 659310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000121 
total_CMD = 659309 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 659158 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 659309 
n_nop = 659287 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000033 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000128923
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=659309 n_nop=659275 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001941
n_activity=449 dram_eff=0.2851
bk0: 16a 659261i bk1: 16a 659247i bk2: 0a 659308i bk3: 0a 659308i bk4: 0a 659308i bk5: 0a 659308i bk6: 0a 659308i bk7: 0a 659308i bk8: 0a 659308i bk9: 0a 659309i bk10: 0a 659309i bk11: 0a 659310i bk12: 0a 659310i bk13: 0a 659310i bk14: 0a 659310i bk15: 0a 659310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000194 
total_CMD = 659309 
util_bw = 128 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 659096 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 659309 
n_nop = 659275 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000049 
Either_Row_CoL_Bus_Util = 0.000052 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00013044
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=659309 n_nop=659291 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.707e-05
n_activity=214 dram_eff=0.2991
bk0: 8a 659278i bk1: 8a 659257i bk2: 0a 659308i bk3: 0a 659308i bk4: 0a 659308i bk5: 0a 659308i bk6: 0a 659309i bk7: 0a 659309i bk8: 0a 659309i bk9: 0a 659309i bk10: 0a 659309i bk11: 0a 659309i bk12: 0a 659309i bk13: 0a 659309i bk14: 0a 659310i bk15: 0a 659310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.041667
Bank_Level_Parallism_Col = 1.042553
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.042553 

BW Util details:
bwutil = 0.000097 
total_CMD = 659309 
util_bw = 64 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 659192 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 659309 
n_nop = 659291 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000024 
Either_Row_CoL_Bus_Util = 0.000027 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000201726
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=659309 n_nop=659271 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002184
n_activity=461 dram_eff=0.3124
bk0: 28a 659248i bk1: 8a 659271i bk2: 0a 659308i bk3: 0a 659308i bk4: 0a 659308i bk5: 0a 659309i bk6: 0a 659309i bk7: 0a 659309i bk8: 0a 659309i bk9: 0a 659309i bk10: 0a 659309i bk11: 0a 659309i bk12: 0a 659309i bk13: 0a 659309i bk14: 0a 659309i bk15: 0a 659310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.046512
Bank_Level_Parallism_Col = 1.039062
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.039062 

BW Util details:
bwutil = 0.000218 
total_CMD = 659309 
util_bw = 144 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 659094 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 659309 
n_nop = 659271 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000055 
Either_Row_CoL_Bus_Util = 0.000058 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.06696e-05
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=659309 n_nop=659271 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002184
n_activity=364 dram_eff=0.3956
bk0: 8a 659266i bk1: 28a 659203i bk2: 0a 659308i bk3: 0a 659308i bk4: 0a 659308i bk5: 0a 659309i bk6: 0a 659309i bk7: 0a 659309i bk8: 0a 659309i bk9: 0a 659309i bk10: 0a 659309i bk11: 0a 659309i bk12: 0a 659309i bk13: 0a 659309i bk14: 0a 659309i bk15: 0a 659310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005405
Bank_Level_Parallism_Col = 1.005464
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005464 

BW Util details:
bwutil = 0.000218 
total_CMD = 659309 
util_bw = 144 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 659077 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 659309 
n_nop = 659271 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000055 
Either_Row_CoL_Bus_Util = 0.000058 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000383735
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=659309 n_nop=659267 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002427
n_activity=399 dram_eff=0.401
bk0: 12a 659273i bk1: 28a 659194i bk2: 0a 659308i bk3: 0a 659308i bk4: 0a 659308i bk5: 0a 659308i bk6: 0a 659308i bk7: 0a 659308i bk8: 0a 659308i bk9: 0a 659309i bk10: 0a 659309i bk11: 0a 659310i bk12: 0a 659310i bk13: 0a 659310i bk14: 0a 659310i bk15: 0a 659310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015873
Bank_Level_Parallism_Col = 1.016043
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016043 

BW Util details:
bwutil = 0.000243 
total_CMD = 659309 
util_bw = 160 
Wasted_Col = 91 
Wasted_Row = 0 
Idle = 659058 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 659309 
n_nop = 659267 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000061 
Either_Row_CoL_Bus_Util = 0.000064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000186559
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=659309 n_nop=659259 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002912
n_activity=571 dram_eff=0.3363
bk0: 32a 659240i bk1: 16a 659237i bk2: 0a 659308i bk3: 0a 659308i bk4: 0a 659308i bk5: 0a 659309i bk6: 0a 659309i bk7: 0a 659309i bk8: 0a 659309i bk9: 0a 659309i bk10: 0a 659309i bk11: 0a 659309i bk12: 0a 659309i bk13: 0a 659309i bk14: 0a 659309i bk15: 0a 659310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.067416
Bank_Level_Parallism_Col = 1.068182
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.068182 

BW Util details:
bwutil = 0.000291 
total_CMD = 659309 
util_bw = 192 
Wasted_Col = 91 
Wasted_Row = 0 
Idle = 659026 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 43 
rwq = 0 
CCDLc_limit_alone = 43 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 659309 
n_nop = 659259 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000073 
Either_Row_CoL_Bus_Util = 0.000076 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000157741
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=659309 n_nop=659296 n_act=1 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.28e-05
n_activity=182 dram_eff=0.2637
bk0: 0a 659309i bk1: 12a 659267i bk2: 0a 659308i bk3: 0a 659309i bk4: 0a 659309i bk5: 0a 659309i bk6: 0a 659309i bk7: 0a 659309i bk8: 0a 659309i bk9: 0a 659309i bk10: 0a 659309i bk11: 0a 659309i bk12: 0a 659309i bk13: 0a 659309i bk14: 0a 659309i bk15: 0a 659309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000073 
total_CMD = 659309 
util_bw = 48 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 659225 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 659309 
n_nop = 659296 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 12 
Row_Bus_Util =  0.000002 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000020 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.03348e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=659309 n_nop=659279 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001699
n_activity=399 dram_eff=0.2807
bk0: 12a 659274i bk1: 16a 659252i bk2: 0a 659308i bk3: 0a 659308i bk4: 0a 659308i bk5: 0a 659308i bk6: 0a 659308i bk7: 0a 659309i bk8: 0a 659309i bk9: 0a 659309i bk10: 0a 659309i bk11: 0a 659309i bk12: 0a 659309i bk13: 0a 659310i bk14: 0a 659310i bk15: 0a 659310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000170 
total_CMD = 659309 
util_bw = 112 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 659124 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 659309 
n_nop = 659279 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000042 
Either_Row_CoL_Bus_Util = 0.000046 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000127406
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=659309 n_nop=659275 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001941
n_activity=423 dram_eff=0.3026
bk0: 8a 659275i bk1: 24a 659206i bk2: 0a 659308i bk3: 0a 659308i bk4: 0a 659308i bk5: 0a 659309i bk6: 0a 659309i bk7: 0a 659309i bk8: 0a 659309i bk9: 0a 659309i bk10: 0a 659309i bk11: 0a 659309i bk12: 0a 659309i bk13: 0a 659309i bk14: 0a 659309i bk15: 0a 659310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000194 
total_CMD = 659309 
util_bw = 128 
Wasted_Col = 93 
Wasted_Row = 0 
Idle = 659088 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 659309 
n_nop = 659275 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000049 
Either_Row_CoL_Bus_Util = 0.000052 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000175942
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=659309 n_nop=659275 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001941
n_activity=460 dram_eff=0.2783
bk0: 28a 659247i bk1: 4a 659270i bk2: 0a 659308i bk3: 0a 659308i bk4: 0a 659308i bk5: 0a 659308i bk6: 0a 659308i bk7: 0a 659308i bk8: 0a 659308i bk9: 0a 659309i bk10: 0a 659309i bk11: 0a 659310i bk12: 0a 659310i bk13: 0a 659310i bk14: 0a 659310i bk15: 0a 659310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015152
Bank_Level_Parallism_Col = 1.015385
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015385 

BW Util details:
bwutil = 0.000194 
total_CMD = 659309 
util_bw = 128 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 659110 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 659309 
n_nop = 659275 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000049 
Either_Row_CoL_Bus_Util = 0.000052 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000100105
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=659309 n_nop=659271 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002184
n_activity=390 dram_eff=0.3692
bk0: 16a 659252i bk1: 20a 659204i bk2: 0a 659308i bk3: 0a 659308i bk4: 0a 659308i bk5: 0a 659308i bk6: 0a 659308i bk7: 0a 659308i bk8: 0a 659308i bk9: 0a 659309i bk10: 0a 659309i bk11: 0a 659310i bk12: 0a 659310i bk13: 0a 659310i bk14: 0a 659310i bk15: 0a 659310i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.143678
Bank_Level_Parallism_Col = 1.145349
Bank_Level_Parallism_Ready = 1.027778
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.145349 

BW Util details:
bwutil = 0.000218 
total_CMD = 659309 
util_bw = 144 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 659087 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 659309 
n_nop = 659271 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000055 
Either_Row_CoL_Bus_Util = 0.000058 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000212344
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=659309 n_nop=659267 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002427
n_activity=549 dram_eff=0.2914
bk0: 28a 659248i bk1: 12a 659245i bk2: 0a 659308i bk3: 0a 659309i bk4: 0a 659309i bk5: 0a 659309i bk6: 0a 659309i bk7: 0a 659309i bk8: 0a 659309i bk9: 0a 659309i bk10: 0a 659309i bk11: 0a 659309i bk12: 0a 659309i bk13: 0a 659309i bk14: 0a 659309i bk15: 0a 659309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006098
Bank_Level_Parallism_Col = 1.006173
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006173 

BW Util details:
bwutil = 0.000243 
total_CMD = 659309 
util_bw = 160 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 659059 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 659309 
n_nop = 659267 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000061 
Either_Row_CoL_Bus_Util = 0.000064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000138023

========= L2 cache stats =========
L2_cache_bank[0]: Access = 106, Miss = 16, Miss_rate = 0.151, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 182, Miss = 28, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 220, Miss = 32, Miss_rate = 0.145, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 86, Miss = 16, Miss_rate = 0.186, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 20, Miss = 4, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 96, Miss = 16, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 118, Miss = 16, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 86, Miss = 16, Miss_rate = 0.186, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 82, Miss = 12, Miss_rate = 0.146, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 36, Miss = 4, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 150, Miss = 20, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 122, Miss = 16, Miss_rate = 0.131, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 178, Miss = 24, Miss_rate = 0.135, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 120, Miss = 12, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 142, Miss = 20, Miss_rate = 0.141, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 122, Miss = 20, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 86, Miss = 16, Miss_rate = 0.186, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 224, Miss = 32, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 100, Miss = 12, Miss_rate = 0.120, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 36, Miss = 8, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 140, Miss = 20, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 60, Miss = 12, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 134, Miss = 20, Miss_rate = 0.149, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 188, Miss = 28, Miss_rate = 0.149, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 36, Miss = 4, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 104, Miss = 20, Miss_rate = 0.192, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 86, Miss = 16, Miss_rate = 0.186, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 90, Miss = 12, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 200, Miss = 28, Miss_rate = 0.140, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3428
L2_total_cache_misses = 512
L2_total_cache_miss_rate = 0.1494
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1408
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1508
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1508
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3428
icnt_total_pkts_simt_to_mem=3428
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3428
Req_Network_cycles = 148896
Req_Network_injected_packets_per_cycle =       0.0230 
Req_Network_conflicts_per_cycle =       0.0053
Req_Network_conflicts_per_cycle_util =       0.4116
Req_Bank_Level_Parallism =       1.7817
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0038
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0007

Reply_Network_injected_packets_num = 3428
Reply_Network_cycles = 148896
Reply_Network_injected_packets_per_cycle =        0.0230
Reply_Network_conflicts_per_cycle =        0.0017
Reply_Network_conflicts_per_cycle_util =       0.1279
Reply_Bank_Level_Parallism =       1.7472
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0005
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 46537 (inst/sec)
gpgpu_simulation_rate = 13536 (cycle/sec)
gpgpu_silicon_slowdown = 83628x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-9-ctx_0x56072fae0590.traceg.xz
-kernel name = _Z12lud_internalPfii
-kernel id = 9
-grid dim = (1,1,1)
-block dim = (16,16,1)
-shmem = 2048
-nregs = 34
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f2289000000
-local mem base_addr = 0x00007f2287000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-9-ctx_0x56072fae0590.traceg.xz
launching kernel name: _Z12lud_internalPfii uid: 9 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
Destroy streams for kernel 9: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 9 
kernel_stream_id = 0
gpu_sim_cycle = 5907
gpu_sim_insn = 17408
gpu_ipc =       2.9470
gpu_tot_sim_cycle = 154803
gpu_tot_sim_insn = 529318
gpu_tot_ipc =       3.4193
gpu_tot_issued_cta = 23
gpu_occupancy = 16.3950% 
gpu_tot_occupancy = 3.3590% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0217
partiton_level_parallism_total  =       0.0230
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7329
L2_BW  =       0.7849 GB/Sec
L2_BW_total  =       0.8321 GB/Sec
gpu_total_sim_rate=48119

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 272, Miss = 32, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[5]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[6]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[7]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[8]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[9]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[10]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[11]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[12]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[13]: Access = 272, Miss = 32, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[17]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[18]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[19]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[20]: Access = 272, Miss = 32, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 3556
	L1D_total_cache_misses = 2016
	L1D_total_cache_miss_rate = 0.5669
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 503
	L1D_cache_data_port_util = 0.009
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 503
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1540
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1540

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 503
ctas_completed 23, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
4024, 
gpgpu_n_tot_thrd_icount = 1134592
gpgpu_n_tot_w_icount = 35456
gpgpu_n_stall_shd_mem = 14566
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2016
gpgpu_n_mem_write_global = 1540
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16128
gpgpu_n_store_insn = 7280
gpgpu_n_shmem_insn = 179468
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 14118
gpgpu_n_l1cache_bkconflict = 448
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14118
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 448
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7176	W0_Idle:493060	W0_Scoreboard:162921	W1:5841	W2:627	W3:585	W4:552	W5:525	W6:495	W7:453	W8:420	W9:393	W10:363	W11:321	W12:273	W13:243	W14:213	W15:141	W16:14904	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7670
single_issue_nums: WS0:29744	WS1:1904	WS2:1904	WS3:1904	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16128 {8:2016,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61600 {40:1540,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 80640 {40:2016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12320 {8:1540,}
maxmflatency = 526 
max_icnt2mem_latency = 147 
maxmrqlatency = 7 
max_icnt2sh_latency = 12 
averagemflatency = 284 
avg_icnt2mem_latency = 55 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:434 	15 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2381 	1054 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2878 	640 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3451 	94 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	63 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5615      6231         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5623      5916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5639      5932         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5601      6281         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5655      6300         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5579      5916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5649      5905         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5602      6302         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5608      5907         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5617      6317         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0      5906         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5595      6217         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5531      6273         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5517      5939         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5549      6271         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5524      6330         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 20.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 28.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 12.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 32.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 12.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  8.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 28.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 16.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 28.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/31 = 16.516129
number of bytes read:
dram[0]:       512       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       640       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       512       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       256       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       512       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       896       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       256       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       384       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1024       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       384       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       256       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       896       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       512       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       896       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 16384
Bmin_bank_accesses = 0!
chip skew: 1536/384 = 4.00
number of bytes accessed:
dram[0]:       512       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       640       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       512       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       256       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       512       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       896       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       256       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       384       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1024       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       384       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       256       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       896       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       512       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       896       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 16384
min_bank_accesses = 0!
chip skew: 1536/384 = 4.00
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         57        62    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         61        62    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         57        52    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         62        48    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         57        59    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         65        71    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         65        69    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         77        71    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         67        59    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         62        54    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none          76    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         60        58    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         74        51    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         63        53    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         51        55    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         65        61    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        517       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        510       522         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        508       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        515       507         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        517       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        507       513         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        516       515         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        515       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        505       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        519       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          0       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        515       509         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        502       522         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        519       526         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        522       524         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        515       511         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=685465 n_nop=685419 n_act=2 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002568
n_activity=487 dram_eff=0.3614
bk0: 16a 685427i bk1: 28a 685357i bk2: 0a 685464i bk3: 0a 685464i bk4: 0a 685464i bk5: 0a 685464i bk6: 0a 685464i bk7: 0a 685464i bk8: 0a 685464i bk9: 0a 685465i bk10: 0a 685465i bk11: 0a 685466i bk12: 0a 685466i bk13: 0a 685466i bk14: 0a 685466i bk15: 0a 685466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.021390
Bank_Level_Parallism_Col = 1.021622
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.021622 

BW Util details:
bwutil = 0.000257 
total_CMD = 685465 
util_bw = 176 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 685199 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 685465 
n_nop = 685419 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000064 
Either_Row_CoL_Bus_Util = 0.000067 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000233418
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=685465 n_nop=685427 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002101
n_activity=419 dram_eff=0.3437
bk0: 20a 685416i bk1: 16a 685400i bk2: 0a 685465i bk3: 0a 685465i bk4: 0a 685465i bk5: 0a 685465i bk6: 0a 685465i bk7: 0a 685465i bk8: 0a 685465i bk9: 0a 685465i bk10: 0a 685465i bk11: 0a 685465i bk12: 0a 685465i bk13: 0a 685465i bk14: 0a 685465i bk15: 0a 685465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020408
Bank_Level_Parallism_Col = 1.020690
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020690 

BW Util details:
bwutil = 0.000210 
total_CMD = 685465 
util_bw = 144 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 685248 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 685465 
n_nop = 685427 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000053 
Either_Row_CoL_Bus_Util = 0.000055 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000150263
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=685465 n_nop=685439 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001401
n_activity=356 dram_eff=0.2697
bk0: 16a 685425i bk1: 8a 685414i bk2: 0a 685464i bk3: 0a 685465i bk4: 0a 685465i bk5: 0a 685465i bk6: 0a 685465i bk7: 0a 685465i bk8: 0a 685465i bk9: 0a 685465i bk10: 0a 685465i bk11: 0a 685465i bk12: 0a 685465i bk13: 0a 685465i bk14: 0a 685465i bk15: 0a 685465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000140 
total_CMD = 685465 
util_bw = 96 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 685296 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 685465 
n_nop = 685439 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000035 
Either_Row_CoL_Bus_Util = 0.000038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00012838
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=685465 n_nop=685443 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001167
n_activity=301 dram_eff=0.2658
bk0: 8a 685432i bk1: 12a 685406i bk2: 0a 685464i bk3: 0a 685464i bk4: 0a 685464i bk5: 0a 685464i bk6: 0a 685464i bk7: 0a 685465i bk8: 0a 685465i bk9: 0a 685465i bk10: 0a 685465i bk11: 0a 685465i bk12: 0a 685465i bk13: 0a 685466i bk14: 0a 685466i bk15: 0a 685466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000117 
total_CMD = 685465 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 685314 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 685465 
n_nop = 685443 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000029 
Either_Row_CoL_Bus_Util = 0.000032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000124003
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=685465 n_nop=685431 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001867
n_activity=449 dram_eff=0.2851
bk0: 16a 685417i bk1: 16a 685403i bk2: 0a 685464i bk3: 0a 685464i bk4: 0a 685464i bk5: 0a 685464i bk6: 0a 685464i bk7: 0a 685464i bk8: 0a 685464i bk9: 0a 685465i bk10: 0a 685465i bk11: 0a 685466i bk12: 0a 685466i bk13: 0a 685466i bk14: 0a 685466i bk15: 0a 685466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 685465 
util_bw = 128 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 685252 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 685465 
n_nop = 685431 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000047 
Either_Row_CoL_Bus_Util = 0.000050 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000125462
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=685465 n_nop=685447 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.337e-05
n_activity=214 dram_eff=0.2991
bk0: 8a 685434i bk1: 8a 685413i bk2: 0a 685464i bk3: 0a 685464i bk4: 0a 685464i bk5: 0a 685464i bk6: 0a 685465i bk7: 0a 685465i bk8: 0a 685465i bk9: 0a 685465i bk10: 0a 685465i bk11: 0a 685465i bk12: 0a 685465i bk13: 0a 685465i bk14: 0a 685466i bk15: 0a 685466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.041667
Bank_Level_Parallism_Col = 1.042553
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.042553 

BW Util details:
bwutil = 0.000093 
total_CMD = 685465 
util_bw = 64 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 685348 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 685465 
n_nop = 685447 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000023 
Either_Row_CoL_Bus_Util = 0.000026 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000194029
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=685465 n_nop=685427 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002101
n_activity=461 dram_eff=0.3124
bk0: 28a 685404i bk1: 8a 685427i bk2: 0a 685464i bk3: 0a 685464i bk4: 0a 685464i bk5: 0a 685465i bk6: 0a 685465i bk7: 0a 685465i bk8: 0a 685465i bk9: 0a 685465i bk10: 0a 685465i bk11: 0a 685465i bk12: 0a 685465i bk13: 0a 685465i bk14: 0a 685465i bk15: 0a 685466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.046512
Bank_Level_Parallism_Col = 1.039062
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.039062 

BW Util details:
bwutil = 0.000210 
total_CMD = 685465 
util_bw = 144 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 685250 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 685465 
n_nop = 685427 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000053 
Either_Row_CoL_Bus_Util = 0.000055 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.83545e-05
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=685465 n_nop=685427 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002101
n_activity=364 dram_eff=0.3956
bk0: 8a 685422i bk1: 28a 685359i bk2: 0a 685464i bk3: 0a 685464i bk4: 0a 685464i bk5: 0a 685465i bk6: 0a 685465i bk7: 0a 685465i bk8: 0a 685465i bk9: 0a 685465i bk10: 0a 685465i bk11: 0a 685465i bk12: 0a 685465i bk13: 0a 685465i bk14: 0a 685465i bk15: 0a 685466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005405
Bank_Level_Parallism_Col = 1.005464
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005464 

BW Util details:
bwutil = 0.000210 
total_CMD = 685465 
util_bw = 144 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 685233 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 685465 
n_nop = 685427 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000053 
Either_Row_CoL_Bus_Util = 0.000055 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000369093
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=685465 n_nop=685423 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002334
n_activity=399 dram_eff=0.401
bk0: 12a 685429i bk1: 28a 685350i bk2: 0a 685464i bk3: 0a 685464i bk4: 0a 685464i bk5: 0a 685464i bk6: 0a 685464i bk7: 0a 685464i bk8: 0a 685464i bk9: 0a 685465i bk10: 0a 685465i bk11: 0a 685466i bk12: 0a 685466i bk13: 0a 685466i bk14: 0a 685466i bk15: 0a 685466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015873
Bank_Level_Parallism_Col = 1.016043
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016043 

BW Util details:
bwutil = 0.000233 
total_CMD = 685465 
util_bw = 160 
Wasted_Col = 91 
Wasted_Row = 0 
Idle = 685214 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 685465 
n_nop = 685423 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000058 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00017944
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=685465 n_nop=685415 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002801
n_activity=571 dram_eff=0.3363
bk0: 32a 685396i bk1: 16a 685393i bk2: 0a 685464i bk3: 0a 685464i bk4: 0a 685464i bk5: 0a 685465i bk6: 0a 685465i bk7: 0a 685465i bk8: 0a 685465i bk9: 0a 685465i bk10: 0a 685465i bk11: 0a 685465i bk12: 0a 685465i bk13: 0a 685465i bk14: 0a 685465i bk15: 0a 685466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.067416
Bank_Level_Parallism_Col = 1.068182
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.068182 

BW Util details:
bwutil = 0.000280 
total_CMD = 685465 
util_bw = 192 
Wasted_Col = 91 
Wasted_Row = 0 
Idle = 685182 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 43 
rwq = 0 
CCDLc_limit_alone = 43 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 685465 
n_nop = 685415 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000070 
Either_Row_CoL_Bus_Util = 0.000073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000151722
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=685465 n_nop=685452 n_act=1 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.003e-05
n_activity=182 dram_eff=0.2637
bk0: 0a 685465i bk1: 12a 685423i bk2: 0a 685464i bk3: 0a 685465i bk4: 0a 685465i bk5: 0a 685465i bk6: 0a 685465i bk7: 0a 685465i bk8: 0a 685465i bk9: 0a 685465i bk10: 0a 685465i bk11: 0a 685465i bk12: 0a 685465i bk13: 0a 685465i bk14: 0a 685465i bk15: 0a 685465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000070 
total_CMD = 685465 
util_bw = 48 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 685381 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 685465 
n_nop = 685452 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 12 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000019 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.91773e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=685465 n_nop=685435 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001634
n_activity=399 dram_eff=0.2807
bk0: 12a 685430i bk1: 16a 685408i bk2: 0a 685464i bk3: 0a 685464i bk4: 0a 685464i bk5: 0a 685464i bk6: 0a 685464i bk7: 0a 685465i bk8: 0a 685465i bk9: 0a 685465i bk10: 0a 685465i bk11: 0a 685465i bk12: 0a 685465i bk13: 0a 685466i bk14: 0a 685466i bk15: 0a 685466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000163 
total_CMD = 685465 
util_bw = 112 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 685280 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 685465 
n_nop = 685435 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000041 
Either_Row_CoL_Bus_Util = 0.000044 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000122545
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=685465 n_nop=685431 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001867
n_activity=423 dram_eff=0.3026
bk0: 8a 685431i bk1: 24a 685362i bk2: 0a 685464i bk3: 0a 685464i bk4: 0a 685464i bk5: 0a 685465i bk6: 0a 685465i bk7: 0a 685465i bk8: 0a 685465i bk9: 0a 685465i bk10: 0a 685465i bk11: 0a 685465i bk12: 0a 685465i bk13: 0a 685465i bk14: 0a 685465i bk15: 0a 685466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000187 
total_CMD = 685465 
util_bw = 128 
Wasted_Col = 93 
Wasted_Row = 0 
Idle = 685244 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 685465 
n_nop = 685431 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000047 
Either_Row_CoL_Bus_Util = 0.000050 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000169228
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=685465 n_nop=685431 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001867
n_activity=460 dram_eff=0.2783
bk0: 28a 685403i bk1: 4a 685426i bk2: 0a 685464i bk3: 0a 685464i bk4: 0a 685464i bk5: 0a 685464i bk6: 0a 685464i bk7: 0a 685464i bk8: 0a 685464i bk9: 0a 685465i bk10: 0a 685465i bk11: 0a 685466i bk12: 0a 685466i bk13: 0a 685466i bk14: 0a 685466i bk15: 0a 685466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015152
Bank_Level_Parallism_Col = 1.015385
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015385 

BW Util details:
bwutil = 0.000187 
total_CMD = 685465 
util_bw = 128 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 685266 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 685465 
n_nop = 685431 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000047 
Either_Row_CoL_Bus_Util = 0.000050 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=9.6285e-05
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=685465 n_nop=685427 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002101
n_activity=390 dram_eff=0.3692
bk0: 16a 685408i bk1: 20a 685360i bk2: 0a 685464i bk3: 0a 685464i bk4: 0a 685464i bk5: 0a 685464i bk6: 0a 685464i bk7: 0a 685464i bk8: 0a 685464i bk9: 0a 685465i bk10: 0a 685465i bk11: 0a 685466i bk12: 0a 685466i bk13: 0a 685466i bk14: 0a 685466i bk15: 0a 685466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.143678
Bank_Level_Parallism_Col = 1.145349
Bank_Level_Parallism_Ready = 1.027778
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.145349 

BW Util details:
bwutil = 0.000210 
total_CMD = 685465 
util_bw = 144 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 685243 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 685465 
n_nop = 685427 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000053 
Either_Row_CoL_Bus_Util = 0.000055 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000204 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000204241
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=685465 n_nop=685423 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002334
n_activity=549 dram_eff=0.2914
bk0: 28a 685404i bk1: 12a 685401i bk2: 0a 685464i bk3: 0a 685465i bk4: 0a 685465i bk5: 0a 685465i bk6: 0a 685465i bk7: 0a 685465i bk8: 0a 685465i bk9: 0a 685465i bk10: 0a 685465i bk11: 0a 685465i bk12: 0a 685465i bk13: 0a 685465i bk14: 0a 685465i bk15: 0a 685465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006098
Bank_Level_Parallism_Col = 1.006173
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006173 

BW Util details:
bwutil = 0.000233 
total_CMD = 685465 
util_bw = 160 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 685215 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 685465 
n_nop = 685423 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000058 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000132757

========= L2 cache stats =========
L2_cache_bank[0]: Access = 108, Miss = 16, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 190, Miss = 28, Miss_rate = 0.147, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 228, Miss = 32, Miss_rate = 0.140, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 92, Miss = 16, Miss_rate = 0.174, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 20, Miss = 4, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 96, Miss = 16, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 120, Miss = 16, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 86, Miss = 16, Miss_rate = 0.186, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 90, Miss = 12, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 36, Miss = 4, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 150, Miss = 20, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 124, Miss = 16, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 182, Miss = 24, Miss_rate = 0.132, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 126, Miss = 12, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 150, Miss = 20, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 134, Miss = 20, Miss_rate = 0.149, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 98, Miss = 16, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 224, Miss = 32, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 110, Miss = 12, Miss_rate = 0.109, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 36, Miss = 8, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 148, Miss = 20, Miss_rate = 0.135, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 66, Miss = 12, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 140, Miss = 20, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 188, Miss = 28, Miss_rate = 0.149, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 36, Miss = 4, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 116, Miss = 20, Miss_rate = 0.172, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 92, Miss = 16, Miss_rate = 0.174, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 90, Miss = 12, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 202, Miss = 28, Miss_rate = 0.139, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3556
L2_total_cache_misses = 512
L2_total_cache_miss_rate = 0.1440
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1504
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1540
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1540
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3556
icnt_total_pkts_simt_to_mem=3556
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3556
Req_Network_cycles = 154803
Req_Network_injected_packets_per_cycle =       0.0230 
Req_Network_conflicts_per_cycle =       0.0051
Req_Network_conflicts_per_cycle_util =       0.3860
Req_Bank_Level_Parallism =       1.7329
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0036
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0007

Reply_Network_injected_packets_num = 3556
Reply_Network_cycles = 154803
Reply_Network_injected_packets_per_cycle =        0.0230
Reply_Network_conflicts_per_cycle =        0.0016
Reply_Network_conflicts_per_cycle_util =       0.1201
Reply_Bank_Level_Parallism =       1.7014
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0005
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 48119 (inst/sec)
gpgpu_simulation_rate = 14073 (cycle/sec)
gpgpu_silicon_slowdown = 80437x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-10-ctx_0x56072fae0590.traceg.xz
-kernel name = _Z12lud_diagonalPfii
-kernel id = 10
-grid dim = (1,1,1)
-block dim = (16,1,1)
-shmem = 1024
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f2289000000
-local mem base_addr = 0x00007f2287000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-10-ctx_0x56072fae0590.traceg.xz
launching kernel name: _Z12lud_diagonalPfii uid: 10 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z12lud_diagonalPfii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
Destroy streams for kernel 10: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 10 
kernel_stream_id = 0
gpu_sim_cycle = 24021
gpu_sim_insn = 18754
gpu_ipc =       0.7807
gpu_tot_sim_cycle = 178824
gpu_tot_sim_insn = 548072
gpu_tot_ipc =       3.0649
gpu_tot_issued_cta = 24
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 3.2335% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0113
partiton_level_parallism_total  =       0.0214
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.6472
L2_BW  =       0.4102 GB/Sec
L2_BW_total  =       0.7754 GB/Sec
gpu_total_sim_rate=42159

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 272, Miss = 32, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[5]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[6]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[7]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[8]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[9]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[10]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[11]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[12]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[13]: Access = 272, Miss = 32, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[17]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[18]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[19]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[20]: Access = 272, Miss = 32, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[23]: Access = 272, Miss = 32, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 3828
	L1D_total_cache_misses = 2048
	L1D_total_cache_miss_rate = 0.5350
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 503
	L1D_cache_data_port_util = 0.009
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 928
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 503
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1780
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1780

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 503
ctas_completed 24, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
4024, 
gpgpu_n_tot_thrd_icount = 1274400
gpgpu_n_tot_w_icount = 39825
gpgpu_n_stall_shd_mem = 15128
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2048
gpgpu_n_mem_write_global = 1780
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16384
gpgpu_n_store_insn = 7520
gpgpu_n_shmem_insn = 184368
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 14680
gpgpu_n_l1cache_bkconflict = 448
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14680
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 448
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7393	W0_Idle:550357	W0_Scoreboard:177296	W1:7808	W2:856	W3:800	W4:756	W5:720	W6:680	W7:624	W8:580	W9:544	W10:504	W11:448	W12:384	W13:344	W14:304	W15:208	W16:14980	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7670
single_issue_nums: WS0:34113	WS1:1904	WS2:1904	WS3:1904	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16384 {8:2048,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 71200 {40:1780,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 81920 {40:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 14240 {8:1780,}
maxmflatency = 526 
max_icnt2mem_latency = 147 
maxmrqlatency = 7 
max_icnt2sh_latency = 12 
averagemflatency = 280 
avg_icnt2mem_latency = 54 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:434 	15 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2653 	1054 	121 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3150 	640 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3723 	94 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	82 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5615      6231         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5623      5916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5639      5932         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5601      6281         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5655      6300         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5579      5916         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5649      5905         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5602      6302         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5608      5907         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5617      6317         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0      5906         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5595      6217         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5531      6273         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5517      5939         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5549      6271         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5524      6330         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 16.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 20.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 16.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 28.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 12.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 32.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 12.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  8.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 28.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 16.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 28.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/31 = 16.516129
number of bytes read:
dram[0]:       512       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       640       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       512       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       256       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       512       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       896       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       256       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       384       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1024       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       384       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       256       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       896       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       512       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       896       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total bytes read: 16384
Bmin_bank_accesses = 0!
chip skew: 1536/384 = 4.00
number of bytes accessed:
dram[0]:       512       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       640       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       512       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       256       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       512       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       256       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       896       256         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       256       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       384       896         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1024       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       384       512         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       256       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       896       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       512       640         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       896       384         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram bytes accesed = 16384
min_bank_accesses = 0!
chip skew: 1536/384 = 4.00
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         57        67    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         61        70    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         57        68    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         62        48    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:         57        59    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         65        87    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         65        69    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         77        71    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         67        73    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         62        63    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none          86    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         60        66    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         74        62    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         63        53    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         51        74    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:         65        61    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        517       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        510       522         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        508       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        515       507         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        517       521         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        507       513         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        516       515         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        515       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        505       525         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        519       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          0       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        515       509         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        502       522         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        519       526         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        522       524         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        515       511         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=791829 n_nop=791783 n_act=2 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002223
n_activity=487 dram_eff=0.3614
bk0: 16a 791791i bk1: 28a 791721i bk2: 0a 791828i bk3: 0a 791828i bk4: 0a 791828i bk5: 0a 791828i bk6: 0a 791828i bk7: 0a 791828i bk8: 0a 791828i bk9: 0a 791829i bk10: 0a 791829i bk11: 0a 791830i bk12: 0a 791830i bk13: 0a 791830i bk14: 0a 791830i bk15: 0a 791830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.021390
Bank_Level_Parallism_Col = 1.021622
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.021622 

BW Util details:
bwutil = 0.000222 
total_CMD = 791829 
util_bw = 176 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 791563 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 791829 
n_nop = 791783 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000056 
Either_Row_CoL_Bus_Util = 0.000058 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000202064
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=791829 n_nop=791791 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001819
n_activity=419 dram_eff=0.3437
bk0: 20a 791780i bk1: 16a 791764i bk2: 0a 791829i bk3: 0a 791829i bk4: 0a 791829i bk5: 0a 791829i bk6: 0a 791829i bk7: 0a 791829i bk8: 0a 791829i bk9: 0a 791829i bk10: 0a 791829i bk11: 0a 791829i bk12: 0a 791829i bk13: 0a 791829i bk14: 0a 791829i bk15: 0a 791829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020408
Bank_Level_Parallism_Col = 1.020690
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020690 

BW Util details:
bwutil = 0.000182 
total_CMD = 791829 
util_bw = 144 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 791612 

BW Util Bottlenecks: 
RCDc_limit = 38 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 35 
rwq = 0 
CCDLc_limit_alone = 35 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 791829 
n_nop = 791791 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000045 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000130079
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=791829 n_nop=791803 n_act=2 n_pre=0 n_ref_event=0 n_req=24 n_rd=24 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001212
n_activity=356 dram_eff=0.2697
bk0: 16a 791789i bk1: 8a 791778i bk2: 0a 791828i bk3: 0a 791829i bk4: 0a 791829i bk5: 0a 791829i bk6: 0a 791829i bk7: 0a 791829i bk8: 0a 791829i bk9: 0a 791829i bk10: 0a 791829i bk11: 0a 791829i bk12: 0a 791829i bk13: 0a 791829i bk14: 0a 791829i bk15: 0a 791829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000121 
total_CMD = 791829 
util_bw = 96 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 791660 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 791829 
n_nop = 791803 
Read = 24 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 24 
total_req = 24 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 24 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000033 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000111135
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=791829 n_nop=791807 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000101
n_activity=301 dram_eff=0.2658
bk0: 8a 791796i bk1: 12a 791770i bk2: 0a 791828i bk3: 0a 791828i bk4: 0a 791828i bk5: 0a 791828i bk6: 0a 791828i bk7: 0a 791829i bk8: 0a 791829i bk9: 0a 791829i bk10: 0a 791829i bk11: 0a 791829i bk12: 0a 791829i bk13: 0a 791830i bk14: 0a 791830i bk15: 0a 791830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000101 
total_CMD = 791829 
util_bw = 80 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 791678 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 791829 
n_nop = 791807 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000025 
Either_Row_CoL_Bus_Util = 0.000028 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000107346
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=791829 n_nop=791795 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001617
n_activity=449 dram_eff=0.2851
bk0: 16a 791781i bk1: 16a 791767i bk2: 0a 791828i bk3: 0a 791828i bk4: 0a 791828i bk5: 0a 791828i bk6: 0a 791828i bk7: 0a 791828i bk8: 0a 791828i bk9: 0a 791829i bk10: 0a 791829i bk11: 0a 791830i bk12: 0a 791830i bk13: 0a 791830i bk14: 0a 791830i bk15: 0a 791830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000162 
total_CMD = 791829 
util_bw = 128 
Wasted_Col = 85 
Wasted_Row = 0 
Idle = 791616 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 791829 
n_nop = 791795 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000040 
Either_Row_CoL_Bus_Util = 0.000043 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000108609
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=791829 n_nop=791811 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=8.083e-05
n_activity=214 dram_eff=0.2991
bk0: 8a 791798i bk1: 8a 791777i bk2: 0a 791828i bk3: 0a 791828i bk4: 0a 791828i bk5: 0a 791828i bk6: 0a 791829i bk7: 0a 791829i bk8: 0a 791829i bk9: 0a 791829i bk10: 0a 791829i bk11: 0a 791829i bk12: 0a 791829i bk13: 0a 791829i bk14: 0a 791830i bk15: 0a 791830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.041667
Bank_Level_Parallism_Col = 1.042553
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.042553 

BW Util details:
bwutil = 0.000081 
total_CMD = 791829 
util_bw = 64 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 791712 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 791829 
n_nop = 791811 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000020 
Either_Row_CoL_Bus_Util = 0.000023 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000167966
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=791829 n_nop=791791 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001819
n_activity=461 dram_eff=0.3124
bk0: 28a 791768i bk1: 8a 791791i bk2: 0a 791828i bk3: 0a 791828i bk4: 0a 791828i bk5: 0a 791829i bk6: 0a 791829i bk7: 0a 791829i bk8: 0a 791829i bk9: 0a 791829i bk10: 0a 791829i bk11: 0a 791829i bk12: 0a 791829i bk13: 0a 791829i bk14: 0a 791829i bk15: 0a 791830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.046512
Bank_Level_Parallism_Col = 1.039062
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.039062 

BW Util details:
bwutil = 0.000182 
total_CMD = 791829 
util_bw = 144 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 791614 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 791829 
n_nop = 791791 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000045 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.0516e-05
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=791829 n_nop=791791 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001819
n_activity=364 dram_eff=0.3956
bk0: 8a 791786i bk1: 28a 791723i bk2: 0a 791828i bk3: 0a 791828i bk4: 0a 791828i bk5: 0a 791829i bk6: 0a 791829i bk7: 0a 791829i bk8: 0a 791829i bk9: 0a 791829i bk10: 0a 791829i bk11: 0a 791829i bk12: 0a 791829i bk13: 0a 791829i bk14: 0a 791829i bk15: 0a 791830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.005405
Bank_Level_Parallism_Col = 1.005464
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.005464 

BW Util details:
bwutil = 0.000182 
total_CMD = 791829 
util_bw = 144 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 791597 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 791829 
n_nop = 791791 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000045 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000320 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000319513
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=791829 n_nop=791787 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002021
n_activity=399 dram_eff=0.401
bk0: 12a 791793i bk1: 28a 791714i bk2: 0a 791828i bk3: 0a 791828i bk4: 0a 791828i bk5: 0a 791828i bk6: 0a 791828i bk7: 0a 791828i bk8: 0a 791828i bk9: 0a 791829i bk10: 0a 791829i bk11: 0a 791830i bk12: 0a 791830i bk13: 0a 791830i bk14: 0a 791830i bk15: 0a 791830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015873
Bank_Level_Parallism_Col = 1.016043
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016043 

BW Util details:
bwutil = 0.000202 
total_CMD = 791829 
util_bw = 160 
Wasted_Col = 91 
Wasted_Row = 0 
Idle = 791578 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 791829 
n_nop = 791787 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000053 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000155337
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=791829 n_nop=791779 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002425
n_activity=571 dram_eff=0.3363
bk0: 32a 791760i bk1: 16a 791757i bk2: 0a 791828i bk3: 0a 791828i bk4: 0a 791828i bk5: 0a 791829i bk6: 0a 791829i bk7: 0a 791829i bk8: 0a 791829i bk9: 0a 791829i bk10: 0a 791829i bk11: 0a 791829i bk12: 0a 791829i bk13: 0a 791829i bk14: 0a 791829i bk15: 0a 791830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.067416
Bank_Level_Parallism_Col = 1.068182
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.068182 

BW Util details:
bwutil = 0.000242 
total_CMD = 791829 
util_bw = 192 
Wasted_Col = 91 
Wasted_Row = 0 
Idle = 791546 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 43 
rwq = 0 
CCDLc_limit_alone = 43 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 791829 
n_nop = 791779 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000061 
Either_Row_CoL_Bus_Util = 0.000063 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000131341
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=791829 n_nop=791816 n_act=1 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.062e-05
n_activity=182 dram_eff=0.2637
bk0: 0a 791829i bk1: 12a 791787i bk2: 0a 791828i bk3: 0a 791829i bk4: 0a 791829i bk5: 0a 791829i bk6: 0a 791829i bk7: 0a 791829i bk8: 0a 791829i bk9: 0a 791829i bk10: 0a 791829i bk11: 0a 791829i bk12: 0a 791829i bk13: 0a 791829i bk14: 0a 791829i bk15: 0a 791829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000061 
total_CMD = 791829 
util_bw = 48 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 791745 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 791829 
n_nop = 791816 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 12 
Row_Bus_Util =  0.000001 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000016 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=2.5258e-05
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=791829 n_nop=791799 n_act=2 n_pre=0 n_ref_event=0 n_req=28 n_rd=28 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001414
n_activity=399 dram_eff=0.2807
bk0: 12a 791794i bk1: 16a 791772i bk2: 0a 791828i bk3: 0a 791828i bk4: 0a 791828i bk5: 0a 791828i bk6: 0a 791828i bk7: 0a 791829i bk8: 0a 791829i bk9: 0a 791829i bk10: 0a 791829i bk11: 0a 791829i bk12: 0a 791829i bk13: 0a 791830i bk14: 0a 791830i bk15: 0a 791830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.928571
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000141 
total_CMD = 791829 
util_bw = 112 
Wasted_Col = 73 
Wasted_Row = 0 
Idle = 791644 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 791829 
n_nop = 791799 
Read = 28 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 28 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000035 
Either_Row_CoL_Bus_Util = 0.000038 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000106084
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=791829 n_nop=791795 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001617
n_activity=423 dram_eff=0.3026
bk0: 8a 791795i bk1: 24a 791726i bk2: 0a 791828i bk3: 0a 791828i bk4: 0a 791828i bk5: 0a 791829i bk6: 0a 791829i bk7: 0a 791829i bk8: 0a 791829i bk9: 0a 791829i bk10: 0a 791829i bk11: 0a 791829i bk12: 0a 791829i bk13: 0a 791829i bk14: 0a 791829i bk15: 0a 791830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000162 
total_CMD = 791829 
util_bw = 128 
Wasted_Col = 93 
Wasted_Row = 0 
Idle = 791608 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 45 
rwq = 0 
CCDLc_limit_alone = 45 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 791829 
n_nop = 791795 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000040 
Either_Row_CoL_Bus_Util = 0.000043 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000146496
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=791829 n_nop=791795 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001617
n_activity=460 dram_eff=0.2783
bk0: 28a 791767i bk1: 4a 791790i bk2: 0a 791828i bk3: 0a 791828i bk4: 0a 791828i bk5: 0a 791828i bk6: 0a 791828i bk7: 0a 791828i bk8: 0a 791828i bk9: 0a 791829i bk10: 0a 791829i bk11: 0a 791830i bk12: 0a 791830i bk13: 0a 791830i bk14: 0a 791830i bk15: 0a 791830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015152
Bank_Level_Parallism_Col = 1.015385
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015385 

BW Util details:
bwutil = 0.000162 
total_CMD = 791829 
util_bw = 128 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 791630 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 31 
rwq = 0 
CCDLc_limit_alone = 31 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 791829 
n_nop = 791795 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000040 
Either_Row_CoL_Bus_Util = 0.000043 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=8.33513e-05
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=791829 n_nop=791791 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001819
n_activity=390 dram_eff=0.3692
bk0: 16a 791772i bk1: 20a 791724i bk2: 0a 791828i bk3: 0a 791828i bk4: 0a 791828i bk5: 0a 791828i bk6: 0a 791828i bk7: 0a 791828i bk8: 0a 791828i bk9: 0a 791829i bk10: 0a 791829i bk11: 0a 791830i bk12: 0a 791830i bk13: 0a 791830i bk14: 0a 791830i bk15: 0a 791830i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.143678
Bank_Level_Parallism_Col = 1.145349
Bank_Level_Parallism_Ready = 1.027778
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.145349 

BW Util details:
bwutil = 0.000182 
total_CMD = 791829 
util_bw = 144 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 791607 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 30 
rwq = 0 
CCDLc_limit_alone = 30 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 791829 
n_nop = 791791 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000045 
Either_Row_CoL_Bus_Util = 0.000048 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000176806
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=791829 n_nop=791787 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002021
n_activity=549 dram_eff=0.2914
bk0: 28a 791768i bk1: 12a 791765i bk2: 0a 791828i bk3: 0a 791829i bk4: 0a 791829i bk5: 0a 791829i bk6: 0a 791829i bk7: 0a 791829i bk8: 0a 791829i bk9: 0a 791829i bk10: 0a 791829i bk11: 0a 791829i bk12: 0a 791829i bk13: 0a 791829i bk14: 0a 791829i bk15: 0a 791829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006098
Bank_Level_Parallism_Col = 1.006173
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.006173 

BW Util details:
bwutil = 0.000202 
total_CMD = 791829 
util_bw = 160 
Wasted_Col = 90 
Wasted_Row = 0 
Idle = 791579 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 791829 
n_nop = 791787 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000051 
Either_Row_CoL_Bus_Util = 0.000053 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000114924

========= L2 cache stats =========
L2_cache_bank[0]: Access = 108, Miss = 16, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 208, Miss = 28, Miss_rate = 0.135, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 24, Miss = 4, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 246, Miss = 32, Miss_rate = 0.130, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 110, Miss = 16, Miss_rate = 0.145, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 20, Miss = 4, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 96, Miss = 16, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 120, Miss = 16, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 86, Miss = 16, Miss_rate = 0.186, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 108, Miss = 12, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 36, Miss = 4, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 150, Miss = 20, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 124, Miss = 16, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 182, Miss = 24, Miss_rate = 0.132, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 126, Miss = 12, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 168, Miss = 20, Miss_rate = 0.119, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 170, Miss = 20, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 118, Miss = 16, Miss_rate = 0.136, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 224, Miss = 32, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 128, Miss = 12, Miss_rate = 0.094, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 36, Miss = 8, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 166, Miss = 20, Miss_rate = 0.120, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 84, Miss = 12, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 158, Miss = 20, Miss_rate = 0.127, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 188, Miss = 28, Miss_rate = 0.149, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 36, Miss = 4, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 152, Miss = 20, Miss_rate = 0.132, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 110, Miss = 16, Miss_rate = 0.145, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 90, Miss = 12, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 202, Miss = 28, Miss_rate = 0.139, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3828
L2_total_cache_misses = 512
L2_total_cache_miss_rate = 0.1338
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1780
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1780
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3828
icnt_total_pkts_simt_to_mem=3828
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3828
Req_Network_cycles = 178824
Req_Network_injected_packets_per_cycle =       0.0214 
Req_Network_conflicts_per_cycle =       0.0044
Req_Network_conflicts_per_cycle_util =       0.3408
Req_Bank_Level_Parallism =       1.6472
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0031
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0007

Reply_Network_injected_packets_num = 3828
Reply_Network_cycles = 178824
Reply_Network_injected_packets_per_cycle =        0.0214
Reply_Network_conflicts_per_cycle =        0.0014
Reply_Network_conflicts_per_cycle_util =       0.1063
Reply_Bank_Level_Parallism =       1.6207
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0005
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 42159 (inst/sec)
gpgpu_simulation_rate = 13755 (cycle/sec)
gpgpu_silicon_slowdown = 82297x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***

