<Results/membwl/dimm4/tcp_bi_s1_n2_pR/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 37f0
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    44.54 --||-- Mem Ch  0: Reads (MB/s):  8833.68 --|
|--            Writes(MB/s):    16.51 --||--            Writes(MB/s):  6397.23 --|
|-- Mem Ch  1: Reads (MB/s):    37.36 --||-- Mem Ch  1: Reads (MB/s):  8830.60 --|
|--            Writes(MB/s):    12.45 --||--            Writes(MB/s):  6393.44 --|
|-- Mem Ch  2: Reads (MB/s):    39.84 --||-- Mem Ch  2: Reads (MB/s):  8834.65 --|
|--            Writes(MB/s):    16.05 --||--            Writes(MB/s):  6397.35 --|
|-- Mem Ch  3: Reads (MB/s):    40.59 --||-- Mem Ch  3: Reads (MB/s):  8832.81 --|
|--            Writes(MB/s):    12.20 --||--            Writes(MB/s):  6393.47 --|
|-- NODE 0 Mem Read (MB/s) :   162.33 --||-- NODE 1 Mem Read (MB/s) : 35331.74 --|
|-- NODE 0 Mem Write(MB/s) :    57.22 --||-- NODE 1 Mem Write(MB/s) : 25581.48 --|
|-- NODE 0 P. Write (T/s):     124433 --||-- NODE 1 P. Write (T/s):     403826 --|
|-- NODE 0 Memory (MB/s):      219.55 --||-- NODE 1 Memory (MB/s):    60913.23 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      35494.08                --|
            |--                System Write Throughput(MB/s):      25638.70                --|
            |--               System Memory Throughput(MB/s):      61132.78                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 38c8
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     233 K       372 K  1589 K   567 K    166 M     0       0  
 1     138 M       131 K    47 M   456 M     92 M   372    1208 K
-----------------------------------------------------------------------
 *     138 M       504 K    49 M   457 M    259 M   372    1208 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.96        Core1: 56.27        
Core2: 27.63        Core3: 53.36        
Core4: 25.66        Core5: 55.46        
Core6: 26.05        Core7: 45.62        
Core8: 24.93        Core9: 36.72        
Core10: 25.47        Core11: 59.27        
Core12: 25.74        Core13: 52.66        
Core14: 26.01        Core15: 59.62        
Core16: 26.39        Core17: 45.65        
Core18: 27.34        Core19: 45.84        
Core20: 28.66        Core21: 46.76        
Core22: 26.72        Core23: 45.43        
Core24: 26.43        Core25: 47.73        
Core26: 25.77        Core27: 59.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.24
Socket1: 54.01
DDR read Latency(ns)
Socket0: 74581.12
Socket1: 162.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.89        Core1: 55.94        
Core2: 27.86        Core3: 53.39        
Core4: 24.87        Core5: 55.55        
Core6: 26.34        Core7: 46.09        
Core8: 25.36        Core9: 36.93        
Core10: 26.85        Core11: 59.21        
Core12: 27.77        Core13: 52.33        
Core14: 25.91        Core15: 59.67        
Core16: 24.95        Core17: 45.72        
Core18: 27.38        Core19: 45.43        
Core20: 27.00        Core21: 45.98        
Core22: 26.19        Core23: 45.63        
Core24: 26.96        Core25: 47.91        
Core26: 27.28        Core27: 59.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.35
Socket1: 54.03
DDR read Latency(ns)
Socket0: 74579.18
Socket1: 163.44
irq_total: 262648.575713755
cpu_total: 38.21
cpu_0: 1.00
cpu_1: 99.93
cpu_2: 0.27
cpu_3: 100.00
cpu_4: 0.07
cpu_5: 100.00
cpu_6: 0.07
cpu_7: 70.41
cpu_8: 0.07
cpu_9: 17.42
cpu_10: 0.13
cpu_11: 99.93
cpu_12: 0.07
cpu_13: 86.77
cpu_14: 0.13
cpu_15: 100.00
cpu_16: 0.07
cpu_17: 50.00
cpu_18: 0.13
cpu_19: 67.09
cpu_20: 0.13
cpu_21: 54.52
cpu_22: 0.07
cpu_23: 65.29
cpu_24: 0.13
cpu_25: 56.85
cpu_26: 0.13
cpu_27: 99.34
enp130s0f0_tx_bytes_phy: 4376502035
enp130s0f1_tx_bytes_phy: 4326823545
enp4s0f0_tx_bytes_phy: 1336155
enp4s0f1_tx_bytes_phy: 2368932
Total_tx_bytes_phy: 8707030667
enp130s0f0_tx_packets: 490037
enp130s0f1_tx_packets: 489740
enp4s0f0_tx_packets: 18287
enp4s0f1_tx_packets: 17310
Total_tx_packets: 1015374
enp130s0f0_rx_packets_phy: 361285
enp130s0f1_rx_packets_phy: 388135
enp4s0f0_rx_packets_phy: 500808
enp4s0f1_rx_packets_phy: 670924
Total_rx_packets_phy: 1921152
enp130s0f0_rx_bytes_phy: 2770379058
enp130s0f1_rx_bytes_phy: 3115732440
enp4s0f0_rx_bytes_phy: 4499338684
enp4s0f1_rx_bytes_phy: 6038753556
Total_rx_bytes_phy: 16424203738
enp130s0f0_tx_packets_phy: 491977
enp130s0f1_tx_packets_phy: 492199
enp4s0f0_tx_packets_phy: 19162
enp4s0f1_tx_packets_phy: 35391
Total_tx_packets_phy: 1038729
enp130s0f0_rx_bytes: 2751450475
enp130s0f1_rx_bytes: 3094635230
enp4s0f0_rx_bytes: 4469090593
enp4s0f1_rx_bytes: 5998263007
Total_rx_bytes: 16313439305
enp130s0f0_rx_packets: 361270
enp130s0f1_rx_packets: 388116
enp4s0f0_rx_packets: 500796
enp4s0f1_rx_packets: 670918
Total_rx_packets: 1921100
enp130s0f0_tx_bytes: 4374451555
enp130s0f1_tx_bytes: 4324631806
enp4s0f0_tx_bytes: 1206979
enp4s0f1_tx_bytes: 1142473
Total_tx_bytes: 8701432813


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.68        Core1: 56.82        
Core2: 23.20        Core3: 53.93        
Core4: 25.58        Core5: 55.74        
Core6: 21.31        Core7: 46.29        
Core8: 22.82        Core9: 36.26        
Core10: 16.59        Core11: 59.54        
Core12: 27.32        Core13: 53.52        
Core14: 25.43        Core15: 59.94        
Core16: 25.94        Core17: 46.25        
Core18: 27.18        Core19: 44.93        
Core20: 29.01        Core21: 47.29        
Core22: 25.70        Core23: 45.71        
Core24: 26.52        Core25: 47.73        
Core26: 26.43        Core27: 59.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.88
Socket1: 54.42
DDR read Latency(ns)
Socket0: 74424.91
Socket1: 165.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.12        Core1: 56.37        
Core2: 29.63        Core3: 53.51        
Core4: 27.49        Core5: 55.58        
Core6: 28.31        Core7: 45.89        
Core8: 27.66        Core9: 34.32        
Core10: 25.32        Core11: 59.30        
Core12: 26.05        Core13: 53.10        
Core14: 25.58        Core15: 59.45        
Core16: 26.88        Core17: 46.14        
Core18: 28.13        Core19: 45.26        
Core20: 26.94        Core21: 46.97        
Core22: 25.82        Core23: 45.52        
Core24: 27.93        Core25: 47.58        
Core26: 26.18        Core27: 59.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.20
Socket1: 54.10
DDR read Latency(ns)
Socket0: 75497.21
Socket1: 165.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.45        Core1: 56.48        
Core2: 26.86        Core3: 53.43        
Core4: 25.57        Core5: 55.89        
Core6: 27.46        Core7: 45.64        
Core8: 27.49        Core9: 36.37        
Core10: 26.16        Core11: 59.37        
Core12: 26.99        Core13: 52.78        
Core14: 23.63        Core15: 59.59        
Core16: 26.30        Core17: 46.41        
Core18: 27.19        Core19: 45.66        
Core20: 26.90        Core21: 46.32        
Core22: 26.14        Core23: 45.46        
Core24: 27.02        Core25: 47.85        
Core26: 27.36        Core27: 59.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.53
Socket1: 54.19
DDR read Latency(ns)
Socket0: 75921.49
Socket1: 165.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.27        Core1: 56.37        
Core2: 28.60        Core3: 53.72        
Core4: 25.43        Core5: 55.67        
Core6: 26.89        Core7: 45.98        
Core8: 27.09        Core9: 35.82        
Core10: 25.20        Core11: 59.51        
Core12: 26.08        Core13: 53.05        
Core14: 24.29        Core15: 59.84        
Core16: 25.50        Core17: 46.31        
Core18: 26.17        Core19: 45.98        
Core20: 26.06        Core21: 47.16        
Core22: 27.05        Core23: 45.46        
Core24: 25.62        Core25: 47.84        
Core26: 25.94        Core27: 59.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.25
Socket1: 54.33
DDR read Latency(ns)
Socket0: 76562.91
Socket1: 165.46
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 14953
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14448158478; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14448162266; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7224148437; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7224148437; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7224153427; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7224153427; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7224157473; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7224157473; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7224159070; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7224159070; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6020130919; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4538550; Consumed Joules: 277.01; Watts: 46.14; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2327305; Consumed DRAM Joules: 35.61; DRAM Watts: 5.93
S1P0; QPIClocks: 14448140806; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14448144522; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7224153847; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7224153847; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7224153714; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7224153714; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7224153572; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7224153572; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7224153475; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7224153475; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6011022542; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8988096; Consumed Joules: 548.59; Watts: 91.37; Thermal headroom below TjMax: 44
S1; Consumed DRAM energy units: 6675918; Consumed DRAM Joules: 102.14; DRAM Watts: 17.01
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3b3b
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.42   0.01    0.60     225 K    848 K    0.73    0.13    0.01    0.02    12320        4        7     69
   1    1     0.15   0.12   1.20    1.20     131 M    155 M    0.16    0.17    0.09    0.11     2464    18459       46     50
   2    0     0.00   0.48   0.00    0.60      54 K    255 K    0.79    0.09    0.00    0.02     2352        0        3     68
   3    1     0.12   0.10   1.20    1.20     135 M    160 M    0.15    0.20    0.12    0.14     3752    23642       40     49
   4    0     0.00   0.36   0.00    0.61    4699       49 K    0.91    0.11    0.00    0.02      896        0        0     69
   5    1     0.10   0.08   1.20    1.20     141 M    165 M    0.15    0.17    0.14    0.17     3696    20784       14     50
   6    0     0.00   0.36   0.00    0.60    4992       38 K    0.87    0.10    0.00    0.02      224        0        0     68
   7    1     0.16   0.18   0.85    1.20      72 M     88 M    0.18    0.20    0.05    0.06     3136    14398      217     49
   8    0     0.00   0.38   0.00    0.60    6536       44 K    0.85    0.12    0.00    0.02      672        0        0     67
   9    1     0.10   0.62   0.16    0.60    3790 K   6238 K    0.39    0.43    0.00    0.01        0      212       59     51
  10    0     0.00   0.37   0.00    0.60    4285       41 K    0.90    0.13    0.00    0.02      616        0        0     67
  11    1     0.14   0.11   1.20    1.20     159 M    187 M    0.15    0.16    0.12    0.14     2128    13169       29     48
  12    0     0.00   0.34   0.00    0.60    5496       50 K    0.89    0.14    0.00    0.02     1008        0        0     68
  13    1     0.11   0.11   1.06    1.20     125 M    151 M    0.17    0.20    0.11    0.13     2520     9861       31     47
  14    0     0.00   0.38   0.00    0.60    4095       40 K    0.90    0.13    0.00    0.02        0        0        0     68
  15    1     0.12   0.10   1.20    1.20     156 M    184 M    0.15    0.16    0.13    0.15     3920    20478       47     47
  16    0     0.00   0.41   0.00    0.60    7855       48 K    0.84    0.15    0.00    0.02      280        0        0     68
  17    1     0.08   0.14   0.58    1.11      56 M     67 M    0.16    0.20    0.07    0.08     2576    11112       78     49
  18    0     0.00   0.37   0.00    0.60    6024       47 K    0.87    0.11    0.00    0.02      224        0        1     69
  19    1     0.15   0.18   0.83    1.20      69 M     84 M    0.18    0.21    0.05    0.05      840    15244       40     50
  20    0     0.00   0.35   0.00    0.60    6044       41 K    0.86    0.11    0.00    0.02      168        0        0     69
  21    1     0.12   0.18   0.66    1.18      54 M     66 M    0.18    0.22    0.05    0.06     2240    10613       65     50
  22    0     0.00   0.35   0.00    0.60    6143       46 K    0.87    0.11    0.00    0.02      336        0        0     69
  23    1     0.13   0.16   0.80    1.20      69 M     84 M    0.17    0.20    0.05    0.06     3528    13505      249     50
  24    0     0.00   0.38   0.00    0.60    6644       51 K    0.87    0.11    0.00    0.02      112        0        0     69
  25    1     0.12   0.16   0.71    1.20      60 M     72 M    0.17    0.21    0.05    0.06     1848    11204      293     50
  26    0     0.00   0.37   0.00    0.60    5295       53 K    0.90    0.10    0.00    0.02      616        0        0     69
  27    1     0.12   0.10   1.19    1.20     157 M    184 M    0.15    0.16    0.13    0.16     3416    21035       12     51
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.41   0.00    0.60     348 K   1660 K    0.79    0.12    0.00    0.02    19824        4       11     60
 SKT    1     0.12   0.13   0.92    1.18    1393 M   1659 M    0.16    0.18    0.08    0.10    36064   203716     1220     44
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.13   0.46    1.18    1394 M   1661 M    0.16    0.18    0.08    0.10     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:  129 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 39.01 %

 C1 core residency: 12.13 %; C3 core residency: 0.20 %; C6 core residency: 48.66 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.13 => corresponds to 3.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.52 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       51 G     51 G   |   53%    53%   
 SKT    1       22 G     22 G   |   22%    22%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  147 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.80     0.28     231.75      29.73         166.85
 SKT   1    177.57    128.54     460.61      85.33         197.11
---------------------------------------------------------------------------------------------------------------
       *    178.37    128.82     692.36     115.06         197.15
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_pR/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3c24
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    41.10 --||-- Mem Ch  0: Reads (MB/s):  8882.27 --|
|--            Writes(MB/s):    13.65 --||--            Writes(MB/s):  6432.67 --|
|-- Mem Ch  1: Reads (MB/s):    32.77 --||-- Mem Ch  1: Reads (MB/s):  8879.39 --|
|--            Writes(MB/s):     9.44 --||--            Writes(MB/s):  6428.64 --|
|-- Mem Ch  2: Reads (MB/s):    36.66 --||-- Mem Ch  2: Reads (MB/s):  8883.90 --|
|--            Writes(MB/s):    13.34 --||--            Writes(MB/s):  6433.11 --|
|-- Mem Ch  3: Reads (MB/s):    36.51 --||-- Mem Ch  3: Reads (MB/s):  8881.44 --|
|--            Writes(MB/s):     9.42 --||--            Writes(MB/s):  6428.55 --|
|-- NODE 0 Mem Read (MB/s) :   147.03 --||-- NODE 1 Mem Read (MB/s) : 35527.00 --|
|-- NODE 0 Mem Write(MB/s) :    45.85 --||-- NODE 1 Mem Write(MB/s) : 25722.97 --|
|-- NODE 0 P. Write (T/s):     124538 --||-- NODE 1 P. Write (T/s):     408188 --|
|-- NODE 0 Memory (MB/s):      192.88 --||-- NODE 1 Memory (MB/s):    61249.96 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      35674.03                --|
            |--                System Write Throughput(MB/s):      25768.82                --|
            |--               System Memory Throughput(MB/s):      61442.85                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3cf5
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     210 K       342 K  2383 K   604 K    162 M     0       0  
 1     136 M       132 K    45 M   459 M    101 M     0    1166 K
-----------------------------------------------------------------------
 *     136 M       475 K    47 M   459 M    263 M     0    1166 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.57        Core1: 57.05        
Core2: 28.26        Core3: 54.00        
Core4: 25.85        Core5: 56.90        
Core6: 25.93        Core7: 46.70        
Core8: 26.57        Core9: 33.40        
Core10: 24.23        Core11: 60.01        
Core12: 25.65        Core13: 54.81        
Core14: 24.86        Core15: 60.51        
Core16: 25.88        Core17: 48.09        
Core18: 26.63        Core19: 46.30        
Core20: 27.03        Core21: 47.28        
Core22: 25.42        Core23: 47.00        
Core24: 28.47        Core25: 48.16        
Core26: 26.76        Core27: 60.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.99
Socket1: 55.14
DDR read Latency(ns)
Socket0: 81987.19
Socket1: 162.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.67        Core1: 57.33        
Core2: 25.99        Core3: 54.57        
Core4: 18.97        Core5: 57.34        
Core6: 19.69        Core7: 46.81        
Core8: 20.36        Core9: 33.46        
Core10: 18.55        Core11: 60.49        
Core12: 26.06        Core13: 54.62        
Core14: 23.84        Core15: 60.74        
Core16: 27.16        Core17: 48.24        
Core18: 25.48        Core19: 45.64        
Core20: 27.20        Core21: 47.15        
Core22: 26.78        Core23: 46.83        
Core24: 27.41        Core25: 48.43        
Core26: 26.30        Core27: 61.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.21
Socket1: 55.33
DDR read Latency(ns)
Socket0: 84108.74
Socket1: 161.52
irq_total: 255772.329402072
cpu_total: 38.99
cpu_0: 0.93
cpu_1: 100.00
cpu_2: 0.33
cpu_3: 100.00
cpu_4: 0.13
cpu_5: 100.00
cpu_6: 0.13
cpu_7: 69.02
cpu_8: 0.13
cpu_9: 20.74
cpu_10: 0.13
cpu_11: 99.93
cpu_12: 0.07
cpu_13: 99.80
cpu_14: 0.13
cpu_15: 99.93
cpu_16: 0.20
cpu_17: 54.85
cpu_18: 0.13
cpu_19: 65.43
cpu_20: 0.13
cpu_21: 51.46
cpu_22: 0.13
cpu_23: 67.82
cpu_24: 0.13
cpu_25: 60.77
cpu_26: 0.13
cpu_27: 98.94
enp130s0f0_tx_bytes: 4331931761
enp130s0f1_tx_bytes: 4282802212
enp4s0f0_tx_bytes: 818406
enp4s0f1_tx_bytes: 954387
Total_tx_bytes: 8616506766
enp130s0f0_rx_bytes_phy: 3087043734
enp130s0f1_rx_bytes_phy: 3298457731
enp4s0f0_rx_bytes_phy: 4362214540
enp4s0f1_rx_bytes_phy: 5908592549
Total_rx_bytes_phy: 16656308554
enp130s0f0_rx_packets_phy: 403496
enp130s0f1_rx_packets_phy: 406182
enp4s0f0_rx_packets_phy: 484872
enp4s0f1_rx_packets_phy: 656144
Total_rx_packets_phy: 1950694
enp130s0f0_rx_packets: 403500
enp130s0f1_rx_packets: 406194
enp4s0f0_rx_packets: 484895
enp4s0f1_rx_packets: 656141
Total_rx_packets: 1950730
enp130s0f0_tx_bytes_phy: 4334050939
enp130s0f1_tx_bytes_phy: 4284943985
enp4s0f0_tx_bytes_phy: 933392
enp4s0f1_tx_bytes_phy: 1836890
Total_tx_bytes_phy: 8621765206
enp130s0f0_tx_packets: 492984
enp130s0f1_tx_packets: 489142
enp4s0f0_tx_packets: 12400
enp4s0f1_tx_packets: 14460
Total_tx_packets: 1008986
enp130s0f0_tx_packets_phy: 494606
enp130s0f1_tx_packets_phy: 491905
enp4s0f0_tx_packets_phy: 13421
enp4s0f1_tx_packets_phy: 27345
Total_tx_packets_phy: 1027277
enp130s0f0_rx_bytes: 3066126413
enp130s0f1_rx_bytes: 3276318142
enp4s0f0_rx_bytes: 4333237367
enp4s0f1_rx_bytes: 5869022351
Total_rx_bytes: 16544704273


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.79        Core1: 57.08        
Core2: 27.91        Core3: 54.07        
Core4: 25.37        Core5: 56.92        
Core6: 25.50        Core7: 46.41        
Core8: 28.76        Core9: 33.09        
Core10: 26.99        Core11: 60.30        
Core12: 26.34        Core13: 55.49        
Core14: 24.02        Core15: 60.61        
Core16: 15.55        Core17: 47.91        
Core18: 20.13        Core19: 46.01        
Core20: 22.71        Core21: 47.33        
Core22: 26.12        Core23: 46.82        
Core24: 27.81        Core25: 47.75        
Core26: 27.67        Core27: 61.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.31
Socket1: 55.23
DDR read Latency(ns)
Socket0: 81177.24
Socket1: 163.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.60        Core1: 57.36        
Core2: 27.13        Core3: 54.53        
Core4: 25.20        Core5: 57.04        
Core6: 25.88        Core7: 47.30        
Core8: 26.27        Core9: 32.85        
Core10: 24.53        Core11: 60.60        
Core12: 25.77        Core13: 55.27        
Core14: 23.77        Core15: 60.77        
Core16: 24.80        Core17: 48.51        
Core18: 26.61        Core19: 46.18        
Core20: 25.13        Core21: 47.67        
Core22: 25.58        Core23: 46.81        
Core24: 25.13        Core25: 48.52        
Core26: 27.51        Core27: 61.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.02
Socket1: 55.47
DDR read Latency(ns)
Socket0: 84587.18
Socket1: 163.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.38        Core1: 57.02        
Core2: 28.82        Core3: 54.32        
Core4: 28.61        Core5: 56.75        
Core6: 28.47        Core7: 46.78        
Core8: 27.30        Core9: 32.30        
Core10: 23.66        Core11: 60.59        
Core12: 26.19        Core13: 55.56        
Core14: 24.66        Core15: 60.65        
Core16: 27.37        Core17: 47.99        
Core18: 25.22        Core19: 46.21        
Core20: 25.07        Core21: 47.48        
Core22: 25.42        Core23: 46.75        
Core24: 26.27        Core25: 48.11        
Core26: 28.10        Core27: 61.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.21
Socket1: 55.35
DDR read Latency(ns)
Socket0: 86081.43
Socket1: 163.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.07        Core1: 57.08        
Core2: 28.72        Core3: 54.63        
Core4: 26.20        Core5: 56.75        
Core6: 25.56        Core7: 46.73        
Core8: 27.45        Core9: 32.12        
Core10: 23.14        Core11: 60.17        
Core12: 25.92        Core13: 54.30        
Core14: 25.19        Core15: 60.69        
Core16: 26.10        Core17: 47.83        
Core18: 25.15        Core19: 45.70        
Core20: 27.65        Core21: 47.31        
Core22: 26.10        Core23: 46.91        
Core24: 28.18        Core25: 48.02        
Core26: 26.94        Core27: 61.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.29
Socket1: 55.12
DDR read Latency(ns)
Socket0: 84847.20
Socket1: 164.15
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 16026
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14419956822; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14419956234; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7210042670; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7210042670; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7210047737; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7210047737; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7210052703; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7210052703; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7210057244; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7210057244; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6008383932; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4515444; Consumed Joules: 275.60; Watts: 45.90; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2317905; Consumed DRAM Joules: 35.46; DRAM Watts: 5.91
S1P0; QPIClocks: 14419961902; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14419963754; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7210064095; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7210064095; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7210064061; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7210064061; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7210063704; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7210063704; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7210063447; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7210063447; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008735751; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 9042331; Consumed Joules: 551.90; Watts: 91.92; Thermal headroom below TjMax: 44
S1; Consumed DRAM energy units: 6682097; Consumed DRAM Joules: 102.24; DRAM Watts: 17.03
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3f6b
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.38   0.01    0.60     180 K    719 K    0.75    0.09    0.01    0.02    10136        0        6     69
   1    1     0.10   0.08   1.20    1.20     136 M    160 M    0.15    0.17    0.14    0.16     3528    22645       42     50
   2    0     0.00   0.45   0.00    0.60      56 K    251 K    0.78    0.09    0.00    0.02      504        0        3     67
   3    1     0.12   0.10   1.20    1.20     129 M    153 M    0.16    0.19    0.11    0.12     3080    18532       45     49
   4    0     0.00   0.34   0.00    0.60    3186       36 K    0.91    0.09    0.00    0.02      280        0        0     69
   5    1     0.09   0.08   1.20    1.20     139 M    163 M    0.15    0.17    0.15    0.17     3304    18981       30     50
   6    0     0.00   0.37   0.00    0.60    2117       33 K    0.94    0.08    0.00    0.02      448        0        0     68
   7    1     0.14   0.17   0.84    1.20      70 M     85 M    0.18    0.20    0.05    0.06     3360    14865      250     50
   8    0     0.00   0.37   0.00    0.60    6256       40 K    0.85    0.11    0.00    0.02      224        0        0     67
   9    1     0.14   0.72   0.19    0.61    3686 K   6774 K    0.46    0.43    0.00    0.00        0      236       20     51
  10    0     0.00   0.34   0.00    0.60    2847       34 K    0.92    0.12    0.00    0.02       56        0        0     66
  11    1     0.16   0.14   1.20    1.20     145 M    172 M    0.16    0.17    0.09    0.10     2912    11855       39     48
  12    0     0.00   0.38   0.00    0.60    4673       45 K    0.90    0.13    0.00    0.02       56        0        0     68
  13    1     0.12   0.10   1.20    1.20     141 M    172 M    0.18    0.19    0.11    0.14     2968    13991      117     48
  14    0     0.00   0.37   0.00    0.60    3023       34 K    0.91    0.13    0.00    0.02      504        0        0     68
  15    1     0.09   0.07   1.20    1.20     162 M    189 M    0.14    0.16    0.18    0.21     2352    11300       29     47
  16    0     0.00   0.42   0.00    0.60    8489       55 K    0.85    0.15    0.00    0.02     1120        0        0     68
  17    1     0.13   0.19   0.67    1.19      56 M     67 M    0.17    0.19    0.04    0.05     3080    10333       42     48
  18    0     0.00   0.37   0.00    0.60    7205       52 K    0.86    0.09    0.00    0.02      448        0        0     69
  19    1     0.10   0.13   0.81    1.20      70 M     84 M    0.17    0.21    0.07    0.08     1400    14954       37     51
  20    0     0.00   0.33   0.00    0.60    5203       36 K    0.86    0.09    0.00    0.02     1792        0        0     69
  21    1     0.08   0.12   0.64    1.19      56 M     67 M    0.17    0.20    0.07    0.09     1736    11022       19     51
  22    0     0.00   0.39   0.00    0.60    6352       40 K    0.84    0.09    0.00    0.02      224        0        0     69
  23    1     0.14   0.17   0.83    1.20      69 M     84 M    0.18    0.20    0.05    0.06     1792    13131       26     51
  24    0     0.00   0.57   0.00    0.60      40 K     87 K    0.54    0.37    0.01    0.02     4200        3        1     70
  25    1     0.16   0.22   0.75    1.19      57 M     69 M    0.17    0.21    0.04    0.04      784    10636       63     50
  26    0     0.00   0.40   0.00    0.60    3061       37 K    0.92    0.09    0.00    0.02     1232        0        0     69
  27    1     0.12   0.10   1.19    1.20     152 M    179 M    0.15    0.16    0.12    0.15     2800    17241        8     51
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.60     329 K   1506 K    0.78    0.12    0.00    0.02    21224        3       10     60
 SKT    1     0.12   0.13   0.94    1.18    1391 M   1658 M    0.16    0.18    0.08    0.10    33096   189722      767     44
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.13   0.47    1.18    1392 M   1659 M    0.16    0.18    0.08    0.10     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:  131 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 39.72 %

 C1 core residency: 11.07 %; C3 core residency: 0.02 %; C6 core residency: 49.19 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.13 => corresponds to 3.25 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.52 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       50 G     50 G   |   52%    52%   
 SKT    1       21 G     21 G   |   22%    22%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  145 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.73     0.23     230.32      29.66         169.88
 SKT   1    177.50    128.72     462.46      85.42         198.23
---------------------------------------------------------------------------------------------------------------
       *    178.23    128.96     692.78     115.08         198.24
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_pR/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4051
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    41.66 --||-- Mem Ch  0: Reads (MB/s):  8933.82 --|
|--            Writes(MB/s):    13.14 --||--            Writes(MB/s):  6347.38 --|
|-- Mem Ch  1: Reads (MB/s):    33.16 --||-- Mem Ch  1: Reads (MB/s):  8931.78 --|
|--            Writes(MB/s):     9.29 --||--            Writes(MB/s):  6343.51 --|
|-- Mem Ch  2: Reads (MB/s):    37.65 --||-- Mem Ch  2: Reads (MB/s):  8934.77 --|
|--            Writes(MB/s):    12.94 --||--            Writes(MB/s):  6347.24 --|
|-- Mem Ch  3: Reads (MB/s):    38.31 --||-- Mem Ch  3: Reads (MB/s):  8932.49 --|
|--            Writes(MB/s):     8.91 --||--            Writes(MB/s):  6343.98 --|
|-- NODE 0 Mem Read (MB/s) :   150.77 --||-- NODE 1 Mem Read (MB/s) : 35732.86 --|
|-- NODE 0 Mem Write(MB/s) :    44.28 --||-- NODE 1 Mem Write(MB/s) : 25382.12 --|
|-- NODE 0 P. Write (T/s):     124359 --||-- NODE 1 P. Write (T/s):     410629 --|
|-- NODE 0 Memory (MB/s):      195.05 --||-- NODE 1 Memory (MB/s):    61114.98 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      35883.63                --|
            |--                System Write Throughput(MB/s):      25426.39                --|
            |--               System Memory Throughput(MB/s):      61310.03                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4123
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     211 K       362 K  2528 K  1087 K    159 M     0     756  
 1     137 M       125 K    52 M   456 M     95 M     0    1249 K
-----------------------------------------------------------------------
 *     137 M       487 K    55 M   457 M    255 M     0    1250 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.81        Core1: 55.33        
Core2: 28.22        Core3: 54.35        
Core4: 26.58        Core5: 56.19        
Core6: 25.46        Core7: 46.02        
Core8: 24.95        Core9: 35.11        
Core10: 24.38        Core11: 59.53        
Core12: 24.64        Core13: 59.38        
Core14: 25.50        Core15: 59.14        
Core16: 25.90        Core17: 46.39        
Core18: 26.56        Core19: 45.55        
Core20: 27.63        Core21: 46.58        
Core22: 27.36        Core23: 46.73        
Core24: 26.55        Core25: 47.16        
Core26: 27.37        Core27: 60.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.85
Socket1: 55.04
DDR read Latency(ns)
Socket0: 80698.70
Socket1: 159.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.06        Core1: 55.38        
Core2: 27.77        Core3: 54.68        
Core4: 25.30        Core5: 56.28        
Core6: 25.54        Core7: 45.61        
Core8: 24.60        Core9: 34.04        
Core10: 23.65        Core11: 59.55        
Core12: 24.42        Core13: 59.50        
Core14: 23.84        Core15: 59.02        
Core16: 26.87        Core17: 46.59        
Core18: 26.63        Core19: 45.30        
Core20: 27.12        Core21: 46.35        
Core22: 26.17        Core23: 46.91        
Core24: 27.17        Core25: 48.12        
Core26: 27.64        Core27: 59.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.73
Socket1: 55.04
DDR read Latency(ns)
Socket0: 81979.74
Socket1: 161.23
irq_total: 265652.680681958
cpu_total: 38.32
cpu_0: 0.93
cpu_1: 100.00
cpu_2: 0.33
cpu_3: 100.00
cpu_4: 0.27
cpu_5: 100.00
cpu_6: 0.40
cpu_7: 68.62
cpu_8: 0.40
cpu_9: 17.95
cpu_10: 0.13
cpu_11: 100.00
cpu_12: 0.27
cpu_13: 100.00
cpu_14: 0.13
cpu_15: 100.00
cpu_16: 0.13
cpu_17: 52.13
cpu_18: 0.13
cpu_19: 59.64
cpu_20: 0.13
cpu_21: 50.86
cpu_22: 0.13
cpu_23: 71.01
cpu_24: 0.13
cpu_25: 49.07
cpu_26: 0.20
cpu_27: 100.00
enp130s0f0_tx_packets: 495828
enp130s0f1_tx_packets: 493531
enp4s0f0_tx_packets: 12210
enp4s0f1_tx_packets: 15043
Total_tx_packets: 1016612
enp130s0f0_rx_bytes_phy: 2945925460
enp130s0f1_rx_bytes_phy: 3060113751
enp4s0f0_rx_bytes_phy: 4580969840
enp4s0f1_rx_bytes_phy: 5681396030
Total_rx_bytes_phy: 16268405081
enp130s0f0_tx_bytes: 4322202454
enp130s0f1_tx_bytes: 4322915928
enp4s0f0_tx_bytes: 805912
enp4s0f1_tx_bytes: 992858
Total_tx_bytes: 8646917152
enp130s0f0_tx_bytes_phy: 4324201870
enp130s0f1_tx_bytes_phy: 4325017573
enp4s0f0_tx_bytes_phy: 874700
enp4s0f1_tx_bytes_phy: 2005157
Total_tx_bytes_phy: 8652099300
enp130s0f0_rx_bytes: 2926021394
enp130s0f1_rx_bytes: 3039489002
enp4s0f0_rx_bytes: 4550254830
enp4s0f1_rx_bytes: 5643352954
Total_rx_bytes: 16159118180
enp130s0f0_tx_packets_phy: 496377
enp130s0f1_tx_packets_phy: 494593
enp4s0f0_tx_packets_phy: 12522
enp4s0f1_tx_packets_phy: 29920
Total_tx_packets_phy: 1033412
enp130s0f0_rx_packets: 378399
enp130s0f1_rx_packets: 401796
enp4s0f0_rx_packets: 509576
enp4s0f1_rx_packets: 631888
Total_rx_packets: 1921659
enp130s0f0_rx_packets_phy: 378397
enp130s0f1_rx_packets_phy: 401786
enp4s0f0_rx_packets_phy: 509580
enp4s0f1_rx_packets_phy: 631883
Total_rx_packets_phy: 1921646


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.11        Core1: 55.07        
Core2: 28.33        Core3: 54.70        
Core4: 24.77        Core5: 56.13        
Core6: 25.01        Core7: 45.74        
Core8: 25.29        Core9: 34.20        
Core10: 22.72        Core11: 59.48        
Core12: 16.99        Core13: 59.36        
Core14: 19.60        Core15: 58.93        
Core16: 20.82        Core17: 46.27        
Core18: 20.38        Core19: 44.87        
Core20: 26.32        Core21: 46.30        
Core22: 29.62        Core23: 46.24        
Core24: 25.39        Core25: 47.32        
Core26: 28.70        Core27: 59.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.27
Socket1: 54.90
DDR read Latency(ns)
Socket0: 81402.56
Socket1: 161.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.66        Core1: 55.35        
Core2: 27.66        Core3: 54.57        
Core4: 26.15        Core5: 56.43        
Core6: 25.23        Core7: 46.40        
Core8: 24.34        Core9: 34.90        
Core10: 24.21        Core11: 59.61        
Core12: 26.02        Core13: 59.46        
Core14: 24.48        Core15: 59.08        
Core16: 25.85        Core17: 46.65        
Core18: 26.38        Core19: 45.36        
Core20: 27.58        Core21: 46.77        
Core22: 24.80        Core23: 46.83        
Core24: 26.64        Core25: 47.83        
Core26: 27.16        Core27: 60.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.57
Socket1: 55.14
DDR read Latency(ns)
Socket0: 81974.27
Socket1: 160.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.80        Core1: 55.80        
Core2: 27.49        Core3: 55.20        
Core4: 24.20        Core5: 56.42        
Core6: 25.12        Core7: 46.03        
Core8: 24.68        Core9: 33.46        
Core10: 23.53        Core11: 59.51        
Core12: 24.59        Core13: 59.64        
Core14: 25.23        Core15: 58.98        
Core16: 25.26        Core17: 46.60        
Core18: 26.03        Core19: 45.21        
Core20: 25.03        Core21: 46.90        
Core22: 25.33        Core23: 46.48        
Core24: 25.22        Core25: 47.77        
Core26: 28.11        Core27: 60.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.37
Socket1: 55.15
DDR read Latency(ns)
Socket0: 83300.87
Socket1: 161.19


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.85        Core1: 54.96        
Core2: 26.36        Core3: 53.95        
Core4: 26.07        Core5: 56.06        
Core6: 24.87        Core7: 45.96        
Core8: 24.84        Core9: 34.37        
Core10: 22.91        Core11: 59.35        
Core12: 24.39        Core13: 59.39        
Core14: 25.35        Core15: 58.82        
Core16: 26.12        Core17: 46.60        
Core18: 27.39        Core19: 45.71        
Core20: 27.16        Core21: 46.64        
Core22: 26.82        Core23: 46.88        
Core24: 26.87        Core25: 47.32        
Core26: 27.15        Core27: 59.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.51
Socket1: 54.89
DDR read Latency(ns)
Socket0: 82983.35
Socket1: 158.59
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 17095
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6003 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14427254538; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14427257894; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7213695372; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7213695372; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7213700566; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7213700566; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7213704102; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7213704102; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7213708490; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7213708490; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6011447070; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4520151; Consumed Joules: 275.89; Watts: 45.96; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2321558; Consumed DRAM Joules: 35.52; DRAM Watts: 5.92
S1P0; QPIClocks: 14427332190; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14427333870; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7213748136; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7213748136; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7213748450; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7213748450; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7213748357; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7213748357; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7213748428; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7213748428; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6011989072; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8953693; Consumed Joules: 546.49; Watts: 91.04; Thermal headroom below TjMax: 44
S1; Consumed DRAM energy units: 6672792; Consumed DRAM Joules: 102.09; DRAM Watts: 17.01
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4398
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.41   0.01    0.60     171 K    787 K    0.78    0.09    0.00    0.02     9632        0        6     69
   1    1     0.20   0.17   1.20    1.20     122 M    146 M    0.17    0.19    0.06    0.07     3472    15772       37     50
   2    0     0.00   0.45   0.00    0.60      47 K    241 K    0.80    0.09    0.00    0.02      560        0        1     68
   3    1     0.12   0.10   1.20    1.20     137 M    161 M    0.15    0.18    0.11    0.13     4424    16838       43     49
   4    0     0.00   0.59   0.00    0.60      29 K     78 K    0.62    0.19    0.01    0.01     2184        1        1     69
   5    1     0.09   0.08   1.20    1.20     145 M    170 M    0.15    0.16    0.16    0.18     4368    19917       85     50
   6    0     0.00   0.39   0.00    0.60      22 K    151 K    0.85    0.08    0.00    0.02      168        0        1     68
   7    1     0.13   0.16   0.83    1.20      74 M     89 M    0.17    0.20    0.06    0.07      784    15197       64     50
   8    0     0.00   0.37   0.00    0.60    9951       76 K    0.87    0.11    0.00    0.02      560        0        0     68
   9    1     0.11   0.62   0.17    0.60    3437 K   5789 K    0.41    0.44    0.00    0.01      168      247       20     51
  10    0     0.00   0.38   0.00    0.60    4863       47 K    0.90    0.14    0.00    0.02      336        0        0     67
  11    1     0.11   0.09   1.20    1.20     161 M    190 M    0.15    0.16    0.14    0.17     2296    13338       33     48
  12    0     0.00   0.42   0.00    0.60      43 K    271 K    0.84    0.13    0.00    0.02      896        1        0     68
  13    1     0.14   0.11   1.20    1.20     156 M    186 M    0.16    0.16    0.11    0.13     2856    10607      123     48
  14    0     0.00   0.42   0.01    0.60     121 K    712 K    0.83    0.14    0.00    0.02      560        0        1     68
  15    1     0.17   0.14   1.20    1.20     143 M    171 M    0.17    0.18    0.08    0.10     2128    13284      118     48
  16    0     0.00   0.42   0.01    0.60      94 K    580 K    0.84    0.13    0.00    0.02      560        1        0     68
  17    1     0.09   0.15   0.61    1.15      56 M     68 M    0.17    0.19    0.06    0.07     1008    11302      158     49
  18    0     0.00   0.42   0.00    0.60      27 K    189 K    0.86    0.09    0.00    0.02      280        0        0     69
  19    1     0.07   0.10   0.72    1.20      68 M     81 M    0.17    0.19    0.09    0.11     3080    14158       89     51
  20    0     0.00   0.34   0.00    0.61    4496       45 K    0.90    0.12    0.00    0.02      672        0        0     69
  21    1     0.08   0.13   0.64    1.19      57 M     68 M    0.17    0.20    0.07    0.09     1848    11521       22     51
  22    0     0.00   0.37   0.00    0.60    7231       46 K    0.84    0.10    0.00    0.02     1120        0        0     70
  23    1     0.20   0.23   0.87    1.20      69 M     85 M    0.19    0.22    0.03    0.04     2968    12903      263     50
  24    0     0.00   0.32   0.00    0.60    4570       42 K    0.89    0.10    0.00    0.02      336        0        0     70
  25    1     0.07   0.13   0.57    1.13      54 M     64 M    0.16    0.20    0.07    0.09     1064    10286       10     51
  26    0     0.00   0.32   0.00    0.60    5008       47 K    0.89    0.10    0.00    0.02     1400        0        0     69
  27    1     0.12   0.10   1.20    1.20     160 M    188 M    0.15    0.16    0.14    0.16     3416    21609       93     51
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.41   0.00    0.60     595 K   3319 K    0.82    0.12    0.00    0.02    19264        3       10     60
 SKT    1     0.12   0.13   0.92    1.18    1411 M   1680 M    0.16    0.18    0.08    0.10    33880   186979     1158     45
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.13   0.46    1.17    1412 M   1683 M    0.16    0.18    0.08    0.10     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:  129 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 39.08 %

 C1 core residency: 12.61 %; C3 core residency: 0.38 %; C6 core residency: 47.92 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.13 => corresponds to 3.35 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.54 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       51 G     51 G   |   52%    52%   
 SKT    1       22 G     22 G   |   22%    22%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  146 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.73     0.22     232.12      29.68         174.12
 SKT   1    180.09    127.91     461.49      85.88         197.15
---------------------------------------------------------------------------------------------------------------
       *    180.81    128.12     693.61     115.56         197.45
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_pR/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 447f
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    48.97 --||-- Mem Ch  0: Reads (MB/s):  8922.33 --|
|--            Writes(MB/s):    14.14 --||--            Writes(MB/s):  6385.01 --|
|-- Mem Ch  1: Reads (MB/s):    40.66 --||-- Mem Ch  1: Reads (MB/s):  8919.26 --|
|--            Writes(MB/s):     9.97 --||--            Writes(MB/s):  6381.45 --|
|-- Mem Ch  2: Reads (MB/s):    43.10 --||-- Mem Ch  2: Reads (MB/s):  8922.92 --|
|--            Writes(MB/s):    13.65 --||--            Writes(MB/s):  6385.64 --|
|-- Mem Ch  3: Reads (MB/s):    42.64 --||-- Mem Ch  3: Reads (MB/s):  8921.44 --|
|--            Writes(MB/s):     9.79 --||--            Writes(MB/s):  6382.70 --|
|-- NODE 0 Mem Read (MB/s) :   175.37 --||-- NODE 1 Mem Read (MB/s) : 35685.95 --|
|-- NODE 0 Mem Write(MB/s) :    47.55 --||-- NODE 1 Mem Write(MB/s) : 25534.80 --|
|-- NODE 0 P. Write (T/s):     124386 --||-- NODE 1 P. Write (T/s):     412237 --|
|-- NODE 0 Memory (MB/s):      222.92 --||-- NODE 1 Memory (MB/s):    61220.75 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      35861.32                --|
            |--                System Write Throughput(MB/s):      25582.35                --|
            |--               System Memory Throughput(MB/s):      61443.66                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4550
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     283 K       338 K  1540 K  1177 K    168 M     0     540  
 1     136 M       142 K    50 M   456 M     92 M     0    1308 K
-----------------------------------------------------------------------
 *     136 M       481 K    52 M   457 M    261 M     0    1308 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.52        Core1: 56.32        
Core2: 26.24        Core3: 54.11        
Core4: 25.05        Core5: 55.55        
Core6: 24.97        Core7: 44.89        
Core8: 25.11        Core9: 32.31        
Core10: 23.96        Core11: 59.89        
Core12: 25.66        Core13: 59.85        
Core14: 24.14        Core15: 59.95        
Core16: 24.64        Core17: 47.73        
Core18: 24.29        Core19: 45.89        
Core20: 24.84        Core21: 47.55        
Core22: 25.79        Core23: 46.84        
Core24: 27.06        Core25: 47.67        
Core26: 27.59        Core27: 60.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.40
Socket1: 55.34
DDR read Latency(ns)
Socket0: 68213.06
Socket1: 158.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.15        Core1: 55.80        
Core2: 27.16        Core3: 53.57        
Core4: 24.43        Core5: 54.24        
Core6: 24.65        Core7: 44.99        
Core8: 23.41        Core9: 30.39        
Core10: 23.39        Core11: 59.30        
Core12: 24.26        Core13: 59.05        
Core14: 20.98        Core15: 59.45        
Core16: 20.49        Core17: 48.13        
Core18: 20.33        Core19: 45.15        
Core20: 22.16        Core21: 47.26        
Core22: 25.56        Core23: 46.22        
Core24: 24.89        Core25: 46.56        
Core26: 24.48        Core27: 59.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.28
Socket1: 54.74
DDR read Latency(ns)
Socket0: 70186.04
Socket1: 162.91
irq_total: 272091.686554086
cpu_total: 38.57
cpu_0: 0.80
cpu_1: 100.00
cpu_2: 0.47
cpu_3: 100.00
cpu_4: 0.20
cpu_5: 98.47
cpu_6: 0.47
cpu_7: 58.28
cpu_8: 0.20
cpu_9: 17.17
cpu_10: 0.27
cpu_11: 99.60
cpu_12: 0.00
cpu_13: 100.00
cpu_14: 0.07
cpu_15: 100.00
cpu_16: 0.13
cpu_17: 50.43
cpu_18: 0.13
cpu_19: 63.34
cpu_20: 0.07
cpu_21: 60.35
cpu_22: 0.13
cpu_23: 67.27
cpu_24: 0.13
cpu_25: 62.21
cpu_26: 0.27
cpu_27: 99.60
enp130s0f0_rx_packets_phy: 349062
enp130s0f1_rx_packets_phy: 398732
enp4s0f0_rx_packets_phy: 483020
enp4s0f1_rx_packets_phy: 706600
Total_rx_packets_phy: 1937414
enp130s0f0_rx_bytes_phy: 2624199961
enp130s0f1_rx_bytes_phy: 3192877014
enp4s0f0_rx_bytes_phy: 4344871592
enp4s0f1_rx_bytes_phy: 6355591599
Total_rx_bytes_phy: 16517540166
enp130s0f0_tx_packets: 487028
enp130s0f1_tx_packets: 488532
enp4s0f0_tx_packets: 12036
enp4s0f1_tx_packets: 28350
Total_tx_packets: 1015946
enp130s0f0_rx_bytes: 2606405823
enp130s0f1_rx_bytes: 3171454036
enp4s0f0_rx_bytes: 4315917958
enp4s0f1_rx_bytes: 6312886919
Total_rx_bytes: 16406664736
enp130s0f0_tx_bytes: 4321129632
enp130s0f1_tx_bytes: 4281364544
enp4s0f0_tx_bytes: 794439
enp4s0f1_tx_bytes: 1871113
Total_tx_bytes: 8605159728
enp130s0f0_tx_packets_phy: 487383
enp130s0f1_tx_packets_phy: 489816
enp4s0f0_tx_packets_phy: 12219
enp4s0f1_tx_packets_phy: 43684
Total_tx_packets_phy: 1033102
enp130s0f0_tx_bytes_phy: 4323058214
enp130s0f1_tx_bytes_phy: 4283411598
enp4s0f0_tx_bytes_phy: 854259
enp4s0f1_tx_bytes_phy: 2965893
Total_tx_bytes_phy: 8610289964
enp130s0f0_rx_packets: 349067
enp130s0f1_rx_packets: 398735
enp4s0f0_rx_packets: 483034
enp4s0f1_rx_packets: 706586
Total_rx_packets: 1937422


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.29        Core1: 56.97        
Core2: 26.85        Core3: 54.45        
Core4: 26.83        Core5: 55.83        
Core6: 24.60        Core7: 45.34        
Core8: 23.49        Core9: 31.13        
Core10: 16.02        Core11: 59.96        
Core12: 25.86        Core13: 59.89        
Core14: 20.99        Core15: 60.03        
Core16: 20.51        Core17: 48.20        
Core18: 19.25        Core19: 45.59        
Core20: 22.93        Core21: 47.66        
Core22: 24.37        Core23: 46.31        
Core24: 27.69        Core25: 47.09        
Core26: 27.28        Core27: 60.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.53
Socket1: 55.47
DDR read Latency(ns)
Socket0: 69749.54
Socket1: 161.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.34        Core1: 56.33        
Core2: 26.37        Core3: 54.22        
Core4: 24.56        Core5: 55.11        
Core6: 25.09        Core7: 45.05        
Core8: 25.08        Core9: 32.40        
Core10: 24.92        Core11: 59.71        
Core12: 23.28        Core13: 59.42        
Core14: 26.62        Core15: 59.75        
Core16: 24.37        Core17: 47.90        
Core18: 24.68        Core19: 45.51        
Core20: 23.50        Core21: 47.28        
Core22: 26.30        Core23: 45.97        
Core24: 27.03        Core25: 47.80        
Core26: 26.50        Core27: 60.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.42
Socket1: 55.17
DDR read Latency(ns)
Socket0: 69498.84
Socket1: 162.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.05        Core1: 56.75        
Core2: 26.50        Core3: 54.24        
Core4: 25.51        Core5: 55.73        
Core6: 24.79        Core7: 44.92        
Core8: 26.05        Core9: 31.28        
Core10: 24.35        Core11: 59.92        
Core12: 26.39        Core13: 60.00        
Core14: 24.87        Core15: 59.96        
Core16: 24.53        Core17: 48.19        
Core18: 22.74        Core19: 45.72        
Core20: 24.45        Core21: 48.00        
Core22: 25.33        Core23: 46.43        
Core24: 26.66        Core25: 47.72        
Core26: 27.07        Core27: 60.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.32
Socket1: 55.45
DDR read Latency(ns)
Socket0: 69923.45
Socket1: 162.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.16        Core1: 56.58        
Core2: 26.26        Core3: 54.41        
Core4: 25.41        Core5: 55.14        
Core6: 24.49        Core7: 45.32        
Core8: 23.83        Core9: 30.50        
Core10: 23.74        Core11: 59.80        
Core12: 23.74        Core13: 59.33        
Core14: 23.50        Core15: 59.89        
Core16: 24.03        Core17: 47.86        
Core18: 24.41        Core19: 45.67        
Core20: 24.62        Core21: 47.11        
Core22: 25.17        Core23: 46.64        
Core24: 25.87        Core25: 47.05        
Core26: 26.22        Core27: 60.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.84
Socket1: 55.23
DDR read Latency(ns)
Socket0: 69455.13
Socket1: 162.51
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 18168
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14429023754; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14429028178; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7214585282; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7214585282; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7214590412; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7214590412; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7214589590; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7214589590; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7214592788; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7214592788; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6012129214; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4552427; Consumed Joules: 277.86; Watts: 46.28; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2324028; Consumed DRAM Joules: 35.56; DRAM Watts: 5.92
S1P0; QPIClocks: 14428943354; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14428946458; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7214557587; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7214557587; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7214557473; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7214557473; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7214557019; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7214557019; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7214556956; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7214556956; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007888050; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8966384; Consumed Joules: 547.26; Watts: 91.15; Thermal headroom below TjMax: 45
S1; Consumed DRAM energy units: 6679039; Consumed DRAM Joules: 102.19; DRAM Watts: 17.02
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 47c9
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.43   0.01    0.60     177 K    796 K    0.78    0.10    0.00    0.02    11144        2        6     69
   1    1     0.12   0.10   1.20    1.20     131 M    156 M    0.16    0.18    0.10    0.12     3192    18865      112     50
   2    0     0.00   0.49   0.00    0.60      60 K    277 K    0.78    0.11    0.00    0.02     1848        1        3     67
   3    1     0.15   0.12   1.20    1.20     125 M    151 M    0.17    0.20    0.08    0.10     3304    16496      154     49
   4    0     0.00   0.50   0.00    0.60    4641       42 K    0.89    0.17    0.00    0.01      952        0        0     69
   5    1     0.09   0.08   1.18    1.20     138 M    163 M    0.15    0.17    0.15    0.18     3360    23113       75     50
   6    0     0.00   0.49   0.00    0.60    3382       40 K    0.92    0.17    0.00    0.01      112        0        0     68
   7    1     0.06   0.08   0.71    1.20      69 M     82 M    0.15    0.19    0.12    0.14     3920    15077      248     50
   8    0     0.00   0.45   0.00    0.60    6488       63 K    0.90    0.17    0.00    0.01      672        0        0     67
   9    1     0.11   0.65   0.16    0.60    2784 K   4762 K    0.42    0.49    0.00    0.00       56      153        9     52
  10    0     0.00   0.33   0.00    0.60    3464       41 K    0.92    0.15    0.00    0.02     1008        0        0     66
  11    1     0.09   0.07   1.20    1.20     168 M    195 M    0.14    0.15    0.19    0.22     3584    21287       24     48
  12    0     0.00   0.49   0.00    0.60    4170       42 K    0.90    0.22    0.00    0.01      224        0        0     68
  13    1     0.17   0.14   1.20    1.20     142 M    171 M    0.17    0.17    0.08    0.10     1960    11869      131     48
  14    0     0.00   0.48   0.00    0.60      13 K     90 K    0.85    0.18    0.00    0.01      672        1        0     68
  15    1     0.11   0.09   1.20    1.20     161 M    189 M    0.15    0.17    0.15    0.18     2128    12676       51     48
  16    0     0.00   0.42   0.00    0.60      37 K    226 K    0.83    0.14    0.00    0.02      336        1        0     68
  17    1     0.08   0.13   0.60    1.17      55 M     67 M    0.18    0.18    0.07    0.09     2520    11564       61     49
  18    0     0.00   0.41   0.01    0.60     178 K   1014 K    0.82    0.09    0.00    0.02      560        1        0     69
  19    1     0.10   0.13   0.77    1.20      69 M     83 M    0.16    0.20    0.07    0.08     2800    15326       34     51
  20    0     0.00   0.41   0.00    0.60      52 K    352 K    0.85    0.10    0.00    0.02      112        0        0     69
  21    1     0.18   0.24   0.75    1.20      58 M     72 M    0.18    0.20    0.03    0.04     3080    11613       30     51
  22    0     0.00   0.41   0.00    0.60      39 K    258 K    0.85    0.09    0.00    0.02     1456        0        0     69
  23    1     0.14   0.17   0.83    1.20      70 M     84 M    0.16    0.23    0.05    0.06     3248    13551       33     51
  24    0     0.00   0.42   0.00    0.60    5709       46 K    0.88    0.10    0.00    0.02      112        0        0     70
  25    1     0.17   0.22   0.77    1.19      58 M     72 M    0.18    0.23    0.03    0.04     2240    10433      122     50
  26    0     0.00   0.40   0.00    0.60    8467       65 K    0.87    0.09    0.00    0.02     1008        0        0     69
  27    1     0.14   0.12   1.19    1.20     156 M    182 M    0.14    0.16    0.11    0.13     1176    13080      188     51
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.43   0.00    0.60     595 K   3359 K    0.82    0.11    0.00    0.02    20216        6        7     60
 SKT    1     0.12   0.13   0.93    1.18    1410 M   1675 M    0.16    0.18    0.08    0.10    36568   195103     1272     45
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.13   0.46    1.18    1410 M   1679 M    0.16    0.18    0.08    0.10     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:  130 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 39.37 %

 C1 core residency: 11.87 %; C3 core residency: 0.17 %; C6 core residency: 48.60 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.13 => corresponds to 3.31 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.54 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       52 G     52 G   |   54%    54%   
 SKT    1       22 G     22 G   |   22%    22%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  148 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.87     0.24     232.03      29.72         168.43
 SKT   1    178.90    127.98     457.44      85.15         199.69
---------------------------------------------------------------------------------------------------------------
       *    179.77    128.22     689.47     114.87         199.49
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_pR/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 48b4
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    52.80 --||-- Mem Ch  0: Reads (MB/s):  8936.80 --|
|--            Writes(MB/s):    17.04 --||--            Writes(MB/s):  6365.38 --|
|-- Mem Ch  1: Reads (MB/s):    45.43 --||-- Mem Ch  1: Reads (MB/s):  8933.69 --|
|--            Writes(MB/s):    12.62 --||--            Writes(MB/s):  6360.69 --|
|-- Mem Ch  2: Reads (MB/s):    48.82 --||-- Mem Ch  2: Reads (MB/s):  8937.39 --|
|--            Writes(MB/s):    16.29 --||--            Writes(MB/s):  6365.13 --|
|-- Mem Ch  3: Reads (MB/s):    49.67 --||-- Mem Ch  3: Reads (MB/s):  8933.19 --|
|--            Writes(MB/s):    12.25 --||--            Writes(MB/s):  6361.52 --|
|-- NODE 0 Mem Read (MB/s) :   196.73 --||-- NODE 1 Mem Read (MB/s) : 35741.07 --|
|-- NODE 0 Mem Write(MB/s) :    58.19 --||-- NODE 1 Mem Write(MB/s) : 25452.72 --|
|-- NODE 0 P. Write (T/s):     124352 --||-- NODE 1 P. Write (T/s):     412028 --|
|-- NODE 0 Memory (MB/s):      254.92 --||-- NODE 1 Memory (MB/s):    61193.79 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      35937.80                --|
            |--                System Write Throughput(MB/s):      25510.91                --|
            |--               System Memory Throughput(MB/s):      61448.71                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4987
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     257 K       349 K  2454 K  1415 K    164 M     0     792  
 1     136 M       138 K    45 M   455 M     92 M     0    1266 K
-----------------------------------------------------------------------
 *     136 M       487 K    47 M   456 M    256 M     0    1267 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.86        Core1: 56.30        
Core2: 28.17        Core3: 54.13        
Core4: 24.24        Core5: 56.47        
Core6: 25.53        Core7: 46.08        
Core8: 25.76        Core9: 31.57        
Core10: 24.11        Core11: 59.88        
Core12: 23.62        Core13: 59.70        
Core14: 23.78        Core15: 60.45        
Core16: 24.53        Core17: 46.99        
Core18: 27.11        Core19: 46.23        
Core20: 25.29        Core21: 46.17        
Core22: 26.60        Core23: 46.71        
Core24: 31.85        Core25: 46.48        
Core26: 27.79        Core27: 60.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.91
Socket1: 55.26
DDR read Latency(ns)
Socket0: 58998.17
Socket1: 158.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.89        Core1: 57.66        
Core2: 27.85        Core3: 54.49        
Core4: 25.59        Core5: 55.77        
Core6: 24.74        Core7: 46.27        
Core8: 25.81        Core9: 30.66        
Core10: 24.17        Core11: 60.09        
Core12: 22.62        Core13: 59.74        
Core14: 25.18        Core15: 60.61        
Core16: 25.48        Core17: 46.80        
Core18: 27.18        Core19: 46.41        
Core20: 26.52        Core21: 46.78        
Core22: 26.00        Core23: 46.25        
Core24: 26.94        Core25: 46.58        
Core26: 25.97        Core27: 60.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.21
Socket1: 55.40
DDR read Latency(ns)
Socket0: 61605.70
Socket1: 161.94
irq_total: 267391.646748531
cpu_total: 38.62
cpu_0: 0.86
cpu_1: 100.00
cpu_2: 0.67
cpu_3: 100.00
cpu_4: 0.33
cpu_5: 100.00
cpu_6: 0.40
cpu_7: 58.42
cpu_8: 0.33
cpu_9: 30.01
cpu_10: 0.27
cpu_11: 100.00
cpu_12: 0.13
cpu_13: 100.00
cpu_14: 0.07
cpu_15: 100.00
cpu_16: 0.07
cpu_17: 50.30
cpu_18: 0.00
cpu_19: 55.89
cpu_20: 0.07
cpu_21: 57.95
cpu_22: 0.00
cpu_23: 63.87
cpu_24: 0.20
cpu_25: 61.41
cpu_26: 0.20
cpu_27: 99.93
enp130s0f0_rx_packets_phy: 362513
enp130s0f1_rx_packets_phy: 405972
enp4s0f0_rx_packets_phy: 480324
enp4s0f1_rx_packets_phy: 666936
Total_rx_packets_phy: 1915745
enp130s0f0_tx_bytes: 4319757020
enp130s0f1_tx_bytes: 4269897093
enp4s0f0_tx_bytes: 1564628
enp4s0f1_tx_bytes: 1024612
Total_tx_bytes: 8592243353
enp130s0f0_rx_packets: 362502
enp130s0f1_rx_packets: 405934
enp4s0f0_rx_packets: 480361
enp4s0f1_rx_packets: 666939
Total_rx_packets: 1915736
enp130s0f0_tx_bytes_phy: 4321726456
enp130s0f1_tx_bytes_phy: 4271977512
enp4s0f0_tx_bytes_phy: 1676435
enp4s0f1_tx_bytes_phy: 1982592
Total_tx_bytes_phy: 8597362995
enp130s0f0_rx_bytes: 2816283845
enp130s0f1_rx_bytes: 3254356339
enp4s0f0_rx_bytes: 4280782809
enp4s0f1_rx_bytes: 5962616584
Total_rx_bytes: 16314039577
enp130s0f0_tx_packets_phy: 487863
enp130s0f1_tx_packets_phy: 486377
enp4s0f0_tx_packets_phy: 23972
enp4s0f1_tx_packets_phy: 29522
Total_tx_packets_phy: 1027734
enp130s0f0_rx_bytes_phy: 2835631358
enp130s0f1_rx_bytes_phy: 3276769045
enp4s0f0_rx_bytes_phy: 4309260377
enp4s0f1_rx_bytes_phy: 6002821123
Total_rx_bytes_phy: 16424481903
enp130s0f0_tx_packets: 487025
enp130s0f1_tx_packets: 484565
enp4s0f0_tx_packets: 23706
enp4s0f1_tx_packets: 15524
Total_tx_packets: 1010820


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.00        Core1: 57.19        
Core2: 21.12        Core3: 54.57        
Core4: 19.35        Core5: 56.77        
Core6: 26.01        Core7: 46.28        
Core8: 25.59        Core9: 31.39        
Core10: 24.36        Core11: 60.10        
Core12: 23.56        Core13: 59.91        
Core14: 23.28        Core15: 60.65        
Core16: 24.56        Core17: 46.82        
Core18: 26.85        Core19: 46.26        
Core20: 25.77        Core21: 46.75        
Core22: 26.03        Core23: 46.55        
Core24: 14.89        Core25: 47.27        
Core26: 24.02        Core27: 60.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.91
Socket1: 55.53
DDR read Latency(ns)
Socket0: 61642.80
Socket1: 161.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.28        Core1: 57.09        
Core2: 28.56        Core3: 54.57        
Core4: 28.83        Core5: 56.83        
Core6: 25.98        Core7: 46.33        
Core8: 26.58        Core9: 32.18        
Core10: 23.62        Core11: 60.11        
Core12: 24.27        Core13: 59.53        
Core14: 24.15        Core15: 60.62        
Core16: 25.09        Core17: 47.15        
Core18: 25.02        Core19: 46.55        
Core20: 25.78        Core21: 45.72        
Core22: 26.51        Core23: 46.47        
Core24: 28.62        Core25: 47.22        
Core26: 26.63        Core27: 60.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.45
Socket1: 55.49
DDR read Latency(ns)
Socket0: 61492.59
Socket1: 162.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.69        Core1: 56.88        
Core2: 26.57        Core3: 54.46        
Core4: 25.89        Core5: 56.83        
Core6: 25.22        Core7: 46.38        
Core8: 26.42        Core9: 31.69        
Core10: 24.12        Core11: 59.98        
Core12: 24.21        Core13: 59.50        
Core14: 22.78        Core15: 60.52        
Core16: 24.28        Core17: 46.82        
Core18: 26.77        Core19: 46.71        
Core20: 25.81        Core21: 46.55        
Core22: 27.25        Core23: 46.55        
Core24: 28.09        Core25: 47.02        
Core26: 28.87        Core27: 60.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.25
Socket1: 55.45
DDR read Latency(ns)
Socket0: 61348.49
Socket1: 162.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.55        Core1: 57.26        
Core2: 27.15        Core3: 54.83        
Core4: 24.72        Core5: 56.27        
Core6: 24.95        Core7: 46.04        
Core8: 25.61        Core9: 31.17        
Core10: 24.15        Core11: 60.10        
Core12: 23.48        Core13: 59.67        
Core14: 23.62        Core15: 60.67        
Core16: 24.10        Core17: 46.62        
Core18: 25.30        Core19: 46.63        
Core20: 25.31        Core21: 46.10        
Core22: 27.57        Core23: 46.95        
Core24: 25.52        Core25: 45.86        
Core26: 26.30        Core27: 60.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.81
Socket1: 55.43
DDR read Latency(ns)
Socket0: 61397.99
Socket1: 162.26
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 19238
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14449936250; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14449939670; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7225032435; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7225032435; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7225037334; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7225037334; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7225041859; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7225041859; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7225046093; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7225046093; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6020900020; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4536264; Consumed Joules: 276.87; Watts: 46.11; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2338278; Consumed DRAM Joules: 35.78; DRAM Watts: 5.96
S1P0; QPIClocks: 14450021730; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14450024010; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7225093041; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7225093041; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7225093103; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7225093103; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7225093103; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7225093103; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7225093152; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7225093152; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005337214; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8929330; Consumed Joules: 545.00; Watts: 90.76; Thermal headroom below TjMax: 45
S1; Consumed DRAM energy units: 6673251; Consumed DRAM Joules: 102.10; DRAM Watts: 17.00
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4bf7
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.43   0.01    0.60     203 K    805 K    0.75    0.10    0.01    0.02    11984        3        6     69
   1    1     0.12   0.10   1.20    1.20     134 M    158 M    0.15    0.17    0.11    0.13     3024    18344       97     50
   2    0     0.00   0.43   0.00    0.60      32 K    163 K    0.80    0.09    0.00    0.02     1008        0        1     67
   3    1     0.11   0.09   1.20    1.20     136 M    159 M    0.15    0.19    0.13    0.15     2352    18093       29     50
   4    0     0.00   0.34   0.00    0.60    3023       36 K    0.92    0.10    0.00    0.02      840        0        0     68
   5    1     0.10   0.08   1.20    1.20     140 M    164 M    0.15    0.17    0.14    0.17     2744    20208       23     50
   6    0     0.00   0.34   0.00    0.60    2936       33 K    0.91    0.10    0.00    0.02      224        0        1     68
   7    1     0.06   0.08   0.71    1.20      69 M     81 M    0.15    0.18    0.12    0.14     3640    14092      261     50
   8    0     0.00   0.57   0.00    0.60      25 K     67 K    0.62    0.40    0.00    0.01     2632        3        1     67
   9    1     0.19   0.63   0.30    0.75    6774 K     11 M    0.40    0.46    0.00    0.01      280      487      228     51
  10    0     0.00   0.40   0.00    0.60      21 K    142 K    0.85    0.14    0.00    0.02      336        0        1     67
  11    1     0.11   0.09   1.20    1.20     160 M    188 M    0.15    0.16    0.15    0.17     2408    13462       30     49
  12    0     0.00   0.41   0.00    0.60      36 K    223 K    0.84    0.14    0.00    0.02      560        0        0     68
  13    1     0.15   0.12   1.20    1.20     150 M    178 M    0.16    0.17    0.10    0.12     2408    12398       35     48
  14    0     0.00   0.43   0.00    0.60      73 K    432 K    0.83    0.15    0.00    0.02        0        0        0     68
  15    1     0.14   0.12   1.20    1.20     153 M    181 M    0.15    0.16    0.11    0.13     1568     6472      319     48
  16    0     0.00   0.43   0.01    0.60      98 K    572 K    0.83    0.14    0.00    0.02      224        1        0     68
  17    1     0.07   0.14   0.54    1.07      54 M     65 M    0.16    0.20    0.07    0.09     3696    10797       93     49
  18    0     0.00   0.41   0.01    0.60     117 K    714 K    0.84    0.08    0.00    0.03      112        0        1     69
  19    1     0.06   0.09   0.69    1.20      64 M     77 M    0.16    0.19    0.10    0.12     1344    14119       22     51
  20    0     0.00   0.40   0.00    0.60      26 K    201 K    0.87    0.09    0.00    0.02      168        0        0     69
  21    1     0.14   0.20   0.72    1.18      57 M     70 M    0.18    0.23    0.04    0.05     2464    11147       54     51
  22    0     0.00   0.34   0.00    0.60    9454       67 K    0.86    0.09    0.00    0.02      280        1        0     70
  23    1     0.13   0.16   0.78    1.20      67 M     81 M    0.17    0.20    0.05    0.06     1456    12806      243     51
  24    0     0.00   0.35   0.00    0.60    7461       51 K    0.86    0.11    0.00    0.02     1064        0        0     70
  25    1     0.15   0.21   0.74    1.18      57 M     70 M    0.18    0.23    0.04    0.05     2408     9960      272     50
  26    0     0.00   0.33   0.00    0.60    5494       45 K    0.88    0.10    0.00    0.02     2184        0        0     69
  27    1     0.15   0.13   1.20    1.20     148 M    176 M    0.15    0.17    0.10    0.11     4200    19256       18     51
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.42   0.00    0.60     664 K   3557 K    0.81    0.12    0.00    0.02    21616        8       11     60
 SKT    1     0.12   0.13   0.92    1.18    1402 M   1664 M    0.16    0.18    0.08    0.10    33992   181641     1724     45
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.13   0.46    1.17    1403 M   1668 M    0.16    0.18    0.08    0.10     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:  129 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 39.36 %

 C1 core residency: 10.95 %; C3 core residency: 0.36 %; C6 core residency: 49.33 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.13 => corresponds to 3.29 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.52 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       51 G     51 G   |   53%    53%   
 SKT    1       21 G     22 G   |   22%    22%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  146 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.98     0.29     230.89      29.80         174.16
 SKT   1    178.88    127.31     455.97      85.05         198.74
---------------------------------------------------------------------------------------------------------------
       *    179.86    127.60     686.86     114.85         198.75
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_pR/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4cdd
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    41.15 --||-- Mem Ch  0: Reads (MB/s):  8913.25 --|
|--            Writes(MB/s):    15.34 --||--            Writes(MB/s):  6352.43 --|
|-- Mem Ch  1: Reads (MB/s):    33.87 --||-- Mem Ch  1: Reads (MB/s):  8910.45 --|
|--            Writes(MB/s):    11.23 --||--            Writes(MB/s):  6348.40 --|
|-- Mem Ch  2: Reads (MB/s):    37.76 --||-- Mem Ch  2: Reads (MB/s):  8914.68 --|
|--            Writes(MB/s):    15.12 --||--            Writes(MB/s):  6352.25 --|
|-- Mem Ch  3: Reads (MB/s):    36.88 --||-- Mem Ch  3: Reads (MB/s):  8912.60 --|
|--            Writes(MB/s):    11.16 --||--            Writes(MB/s):  6348.60 --|
|-- NODE 0 Mem Read (MB/s) :   149.65 --||-- NODE 1 Mem Read (MB/s) : 35650.99 --|
|-- NODE 0 Mem Write(MB/s) :    52.84 --||-- NODE 1 Mem Write(MB/s) : 25401.68 --|
|-- NODE 0 P. Write (T/s):     124391 --||-- NODE 1 P. Write (T/s):     407413 --|
|-- NODE 0 Memory (MB/s):      202.49 --||-- NODE 1 Memory (MB/s):    61052.67 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      35800.65                --|
            |--                System Write Throughput(MB/s):      25454.52                --|
            |--               System Memory Throughput(MB/s):      61255.16                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4db0
Program exited with status 0
Cleaning up
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     246 K       365 K  2635 K  1153 K    160 M     0     768  
 1     137 M       127 K    45 M   450 M     95 M     0    1168 K
-----------------------------------------------------------------------
 *     138 M       493 K    48 M   452 M    256 M     0    1169 K

 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.63        Core1: 56.30        
Core2: 27.19        Core3: 54.23        
Core4: 26.44        Core5: 55.86        
Core6: 27.51        Core7: 46.29        
Core8: 27.85        Core9: 36.05        
Core10: 24.84        Core11: 58.53        
Core12: 25.55        Core13: 59.81        
Core14: 26.69        Core15: 60.07        
Core16: 26.45        Core17: 46.64        
Core18: 27.95        Core19: 45.03        
Core20: 26.35        Core21: 46.87        
Core22: 27.45        Core23: 46.13        
Core24: 25.70        Core25: 47.38        
Core26: 25.59        Core27: 60.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.19
Socket1: 55.09
DDR read Latency(ns)
Socket0: 78705.99
Socket1: 159.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.36        Core1: 56.12        
Core2: 26.06        Core3: 53.88        
Core4: 26.48        Core5: 55.99        
Core6: 25.91        Core7: 46.46        
Core8: 28.14        Core9: 35.74        
Core10: 26.50        Core11: 58.64        
Core12: 26.65        Core13: 59.72        
Core14: 26.66        Core15: 59.88        
Core16: 26.66        Core17: 47.25        
Core18: 26.79        Core19: 44.75        
Core20: 27.06        Core21: 47.35        
Core22: 29.43        Core23: 46.16        
Core24: 25.65        Core25: 47.49        
Core26: 25.48        Core27: 59.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.02
Socket1: 55.06
DDR read Latency(ns)
Socket0: 80543.35
Socket1: 162.38
irq_total: 253407.027608741
cpu_total: 38.28
cpu_0: 0.93
cpu_1: 99.93
cpu_2: 0.20
cpu_3: 100.00
cpu_4: 0.07
cpu_5: 100.00
cpu_6: 0.20
cpu_7: 62.67
cpu_8: 0.13
cpu_9: 17.17
cpu_10: 0.07
cpu_11: 91.95
cpu_12: 0.07
cpu_13: 100.00
cpu_14: 0.07
cpu_15: 99.93
cpu_16: 0.07
cpu_17: 59.61
cpu_18: 0.20
cpu_19: 58.95
cpu_20: 0.13
cpu_21: 56.62
cpu_22: 0.40
cpu_23: 63.01
cpu_24: 0.53
cpu_25: 58.68
cpu_26: 0.40
cpu_27: 99.87
enp130s0f0_rx_packets_phy: 397766
enp130s0f1_rx_packets_phy: 403733
enp4s0f0_rx_packets_phy: 502216
enp4s0f1_rx_packets_phy: 618836
Total_rx_packets_phy: 1922551
enp130s0f0_rx_packets: 397767
enp130s0f1_rx_packets: 403743
enp4s0f0_rx_packets: 502207
enp4s0f1_rx_packets: 618827
Total_rx_packets: 1922544
enp130s0f0_rx_bytes_phy: 3021739586
enp130s0f1_rx_bytes_phy: 3172036180
enp4s0f0_rx_bytes_phy: 4513002477
enp4s0f1_rx_bytes_phy: 5566100187
Total_rx_bytes_phy: 16272878430
enp130s0f0_tx_bytes: 4344437566
enp130s0f1_tx_bytes: 4323157626
enp4s0f0_tx_bytes: 891910
enp4s0f1_tx_bytes: 909044
Total_tx_bytes: 8669396146
enp130s0f0_tx_packets_phy: 490886
enp130s0f1_tx_packets_phy: 490935
enp4s0f0_tx_packets_phy: 13958
enp4s0f1_tx_packets_phy: 22262
Total_tx_packets_phy: 1018041
enp130s0f0_tx_packets: 489963
enp130s0f1_tx_packets: 488849
enp4s0f0_tx_packets: 13513
enp4s0f1_tx_packets: 13773
Total_tx_packets: 1006098
enp130s0f0_rx_bytes: 3001190905
enp130s0f1_rx_bytes: 3150688733
enp4s0f0_rx_bytes: 4482708707
enp4s0f1_rx_bytes: 5528854894
Total_rx_bytes: 16163443239
enp130s0f0_tx_bytes_phy: 4346450567
enp130s0f1_tx_bytes_phy: 4325339366
enp4s0f0_tx_bytes_phy: 974412
enp4s0f1_tx_bytes_phy: 1507435
Total_tx_bytes_phy: 8674271780


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.10        Core1: 55.99        
Core2: 26.17        Core3: 54.30        
Core4: 24.68        Core5: 56.33        
Core6: 16.20        Core7: 46.59        
Core8: 17.83        Core9: 35.24        
Core10: 17.79        Core11: 58.08        
Core12: 18.15        Core13: 59.75        
Core14: 26.24        Core15: 60.02        
Core16: 26.86        Core17: 46.75        
Core18: 27.44        Core19: 44.93        
Core20: 25.47        Core21: 47.11        
Core22: 26.65        Core23: 46.21        
Core24: 25.45        Core25: 47.47        
Core26: 25.22        Core27: 59.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.96
Socket1: 55.05
DDR read Latency(ns)
Socket0: 80024.93
Socket1: 163.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.03        Core1: 56.34        
Core2: 26.65        Core3: 54.61        
Core4: 25.95        Core5: 56.01        
Core6: 25.55        Core7: 46.52        
Core8: 26.35        Core9: 35.55        
Core10: 26.90        Core11: 58.80        
Core12: 28.69        Core13: 59.87        
Core14: 26.89        Core15: 60.01        
Core16: 27.74        Core17: 46.73        
Core18: 27.33        Core19: 45.43        
Core20: 25.15        Core21: 47.51        
Core22: 26.40        Core23: 46.34        
Core24: 24.97        Core25: 47.63        
Core26: 25.77        Core27: 60.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.92
Socket1: 55.26
DDR read Latency(ns)
Socket0: 81501.97
Socket1: 163.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.23        Core1: 56.73        
Core2: 25.41        Core3: 54.56        
Core4: 25.45        Core5: 56.60        
Core6: 23.00        Core7: 46.91        
Core8: 27.38        Core9: 36.39        
Core10: 26.93        Core11: 58.99        
Core12: 25.91        Core13: 60.07        
Core14: 26.31        Core15: 60.22        
Core16: 26.26        Core17: 47.14        
Core18: 25.75        Core19: 44.80        
Core20: 25.59        Core21: 47.93        
Core22: 27.41        Core23: 46.57        
Core24: 26.06        Core25: 47.85        
Core26: 25.64        Core27: 60.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.84
Socket1: 55.46
DDR read Latency(ns)
Socket0: 82869.86
Socket1: 163.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.19        Core1: 56.38        
Core2: 25.49        Core3: 54.38        
Core4: 24.81        Core5: 56.13        
Core6: 27.16        Core7: 46.60        
Core8: 27.59        Core9: 35.25        
Core10: 26.41        Core11: 59.10        
Core12: 24.61        Core13: 59.76        
Core14: 27.88        Core15: 60.02        
Core16: 25.51        Core17: 46.69        
Core18: 26.35        Core19: 44.94        
Core20: 25.81        Core21: 47.19        
Core22: 25.72        Core23: 46.30        
Core24: 25.14        Core25: 47.46        
Core26: 25.48        Core27: 60.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.79
Socket1: 55.23
DDR read Latency(ns)
Socket0: 80724.43
Socket1: 162.97
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 20304
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14430126190; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14430129990; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7215136838; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7215136838; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7215141868; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7215141868; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7215146061; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7215146061; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7215148948; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7215148948; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6012589724; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4512431; Consumed Joules: 275.42; Watts: 45.87; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2320374; Consumed DRAM Joules: 35.50; DRAM Watts: 5.91
S1P0; QPIClocks: 14430049942; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14430052298; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7215108243; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7215108243; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7215108592; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7215108592; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7215108133; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7215108133; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7215108142; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7215108142; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007501659; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8986063; Consumed Joules: 548.47; Watts: 91.35; Thermal headroom below TjMax: 45
S1; Consumed DRAM energy units: 6681639; Consumed DRAM Joules: 102.23; DRAM Watts: 17.03
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5021
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.42   0.01    0.60     199 K    878 K    0.77    0.10    0.00    0.02    11928        1        7     69
   1    1     0.10   0.08   1.20    1.20     141 M    166 M    0.15    0.17    0.15    0.17     2856    19638       45     50
   2    0     0.00   0.52   0.00    0.60      79 K    339 K    0.77    0.12    0.00    0.02     1008        1        3     68
   3    1     0.10   0.09   1.20    1.20     140 M    164 M    0.15    0.19    0.13    0.16     3192    21023       32     49
   4    0     0.00   0.39   0.00    0.61    6210       60 K    0.90    0.09    0.00    0.02      728        0        0     69
   5    1     0.13   0.11   1.20    1.20     136 M    161 M    0.15    0.18    0.10    0.12     3360    19269      255     50
   6    0     0.00   0.40   0.01    0.60     131 K    717 K    0.82    0.08    0.00    0.02      728        2        0     68
   7    1     0.11   0.15   0.77    1.20      69 M     84 M    0.17    0.19    0.06    0.07     1120    15407      297     50
   8    0     0.00   0.41   0.00    0.60      20 K    144 K    0.86    0.10    0.00    0.02      560        0        0     67
   9    1     0.10   0.66   0.16    0.60    3348 K   5136 K    0.35    0.40    0.00    0.00      112      207       17     51
  10    0     0.00   0.40   0.00    0.60      12 K     96 K    0.87    0.13    0.00    0.02     1176        0        0     67
  11    1     0.16   0.14   1.12    1.20     141 M    167 M    0.16    0.17    0.09    0.10     2296    13535       50     48
  12    0     0.00   0.33   0.00    0.60    4609       38 K    0.88    0.15    0.00    0.02      280        0        0     68
  13    1     0.12   0.10   1.20    1.20     160 M    189 M    0.15    0.15    0.13    0.15     2856    13118      200     48
  14    0     0.00   0.30   0.00    0.60    2662       30 K    0.91    0.14    0.00    0.02        0        0        0     68
  15    1     0.12   0.10   1.20    1.20     159 M    187 M    0.15    0.16    0.13    0.16     2016    12795       48     48
  16    0     0.00   0.33   0.00    0.60    5642       40 K    0.86    0.15    0.00    0.02      112        1        0     68
  17    1     0.14   0.19   0.73    1.20      61 M     75 M    0.18    0.21    0.04    0.05     3136    12063       92     49
  18    0     0.00   0.32   0.00    0.60    4081       32 K    0.88    0.09    0.00    0.02     1344        1        0     69
  19    1     0.07   0.10   0.72    1.20      68 M     82 M    0.17    0.20    0.09    0.11     3864    15238       54     50
  20    0     0.00   0.37   0.00    0.60    4280       42 K    0.90    0.10    0.00    0.02      112        0        1     69
  21    1     0.13   0.18   0.70    1.20      58 M     70 M    0.18    0.20    0.05    0.06     3024    11806       23     51
  22    0     0.00   0.34   0.00    0.60    4360       41 K    0.89    0.10    0.00    0.02      112        0        0     69
  23    1     0.12   0.16   0.77    1.20      69 M     83 M    0.17    0.19    0.06    0.07     1680    13047      229     51
  24    0     0.00   0.39   0.00    0.60    9447       64 K    0.85    0.13    0.00    0.02      280        1        0     69
  25    1     0.17   0.24   0.73    1.19      56 M     68 M    0.18    0.22    0.03    0.04     1568     9721      290     50
  26    0     0.00   0.42   0.01    0.60     113 K    658 K    0.83    0.09    0.00    0.02     1904        5        1     69
  27    1     0.11   0.09   1.20    1.20     159 M    187 M    0.15    0.16    0.14    0.16     2184    17423       19     51
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.41   0.00    0.60     598 K   3186 K    0.81    0.10    0.00    0.02    20272       12       11     60
 SKT    1     0.12   0.13   0.92    1.18    1427 M   1694 M    0.16    0.18    0.08    0.10    33264   194290     1651     45
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.13   0.46    1.18    1427 M   1697 M    0.16    0.18    0.08    0.10     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:  131 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 39.04 %

 C1 core residency: 12.77 %; C3 core residency: 0.34 %; C6 core residency: 47.84 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.13 => corresponds to 3.29 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.52 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       51 G     51 G   |   52%    52%   
 SKT    1       22 G     22 G   |   22%    22%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  146 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.76     0.27     235.07      30.12         171.38
 SKT   1    182.11    129.78     467.82      86.89         197.04
---------------------------------------------------------------------------------------------------------------
       *    182.87    130.05     702.89     117.01         197.09
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_pR/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5109
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    54.78 --||-- Mem Ch  0: Reads (MB/s):  8910.37 --|
|--            Writes(MB/s):    17.45 --||--            Writes(MB/s):  6309.43 --|
|-- Mem Ch  1: Reads (MB/s):    47.84 --||-- Mem Ch  1: Reads (MB/s):  8906.37 --|
|--            Writes(MB/s):    13.23 --||--            Writes(MB/s):  6304.66 --|
|-- Mem Ch  2: Reads (MB/s):    50.94 --||-- Mem Ch  2: Reads (MB/s):  8908.93 --|
|--            Writes(MB/s):    17.04 --||--            Writes(MB/s):  6308.31 --|
|-- Mem Ch  3: Reads (MB/s):    51.50 --||-- Mem Ch  3: Reads (MB/s):  8907.64 --|
|--            Writes(MB/s):    13.05 --||--            Writes(MB/s):  6304.91 --|
|-- NODE 0 Mem Read (MB/s) :   205.07 --||-- NODE 1 Mem Read (MB/s) : 35633.31 --|
|-- NODE 0 Mem Write(MB/s) :    60.76 --||-- NODE 1 Mem Write(MB/s) : 25227.30 --|
|-- NODE 0 P. Write (T/s):     124358 --||-- NODE 1 P. Write (T/s):     408178 --|
|-- NODE 0 Memory (MB/s):      265.84 --||-- NODE 1 Memory (MB/s):    60860.61 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      35838.38                --|
            |--                System Write Throughput(MB/s):      25288.06                --|
            |--               System Memory Throughput(MB/s):      61126.45                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 51da
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     209 K       327 K  2298 K   982 K    155 M     0     360  
 1     139 M       119 K    53 M   453 M     96 M     0    1286 K
-----------------------------------------------------------------------
 *     139 M       446 K    56 M   454 M    251 M     0    1287 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.96        Core1: 55.25        
Core2: 26.54        Core3: 52.89        
Core4: 24.64        Core5: 54.40        
Core6: 25.49        Core7: 45.04        
Core8: 25.60        Core9: 33.21        
Core10: 23.58        Core11: 58.47        
Core12: 25.83        Core13: 58.53        
Core14: 26.20        Core15: 58.46        
Core16: 25.24        Core17: 47.55        
Core18: 27.31        Core19: 45.38        
Core20: 27.50        Core21: 44.98        
Core22: 28.19        Core23: 44.54        
Core24: 29.03        Core25: 46.83        
Core26: 25.88        Core27: 58.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.85
Socket1: 53.99
DDR read Latency(ns)
Socket0: 59094.52
Socket1: 162.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.83        Core1: 55.34        
Core2: 26.89        Core3: 53.00        
Core4: 25.89        Core5: 54.65        
Core6: 25.30        Core7: 44.90        
Core8: 25.80        Core9: 33.37        
Core10: 24.02        Core11: 58.45        
Core12: 24.69        Core13: 58.52        
Core14: 24.45        Core15: 58.38        
Core16: 24.54        Core17: 47.61        
Core18: 26.61        Core19: 45.63        
Core20: 26.93        Core21: 45.41        
Core22: 26.86        Core23: 44.67        
Core24: 27.03        Core25: 47.00        
Core26: 26.54        Core27: 58.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.57
Socket1: 54.05
DDR read Latency(ns)
Socket0: 60140.39
Socket1: 163.65
irq_total: 269165.768879911
cpu_total: 37.75
cpu_0: 0.80
cpu_1: 100.00
cpu_2: 0.27
cpu_3: 100.00
cpu_4: 0.07
cpu_5: 99.87
cpu_6: 1.06
cpu_7: 57.68
cpu_8: 0.33
cpu_9: 19.23
cpu_10: 0.20
cpu_11: 100.00
cpu_12: 0.27
cpu_13: 100.00
cpu_14: 0.07
cpu_15: 99.93
cpu_16: 0.07
cpu_17: 47.77
cpu_18: 0.07
cpu_19: 64.07
cpu_20: 0.07
cpu_21: 53.36
cpu_22: 0.07
cpu_23: 59.35
cpu_24: 0.07
cpu_25: 52.16
cpu_26: 0.07
cpu_27: 100.00
enp130s0f0_rx_packets: 380522
enp130s0f1_rx_packets: 422367
enp4s0f0_rx_packets: 408366
enp4s0f1_rx_packets: 694714
Total_rx_packets: 1905969
enp130s0f0_rx_packets_phy: 380517
enp130s0f1_rx_packets_phy: 422351
enp4s0f0_rx_packets_phy: 408352
enp4s0f1_rx_packets_phy: 694848
Total_rx_packets_phy: 1906068
enp130s0f0_tx_packets: 504579
enp130s0f1_tx_packets: 499732
enp4s0f0_tx_packets: 11763
enp4s0f1_tx_packets: 15411
Total_tx_packets: 1031485
enp130s0f0_rx_bytes_phy: 2918131179
enp130s0f1_rx_bytes_phy: 3151932446
enp4s0f0_rx_bytes_phy: 3655371846
enp4s0f1_rx_bytes_phy: 6257792518
Total_rx_bytes_phy: 15983227989
enp130s0f0_tx_bytes: 4398772705
enp130s0f1_tx_bytes: 4399339434
enp4s0f0_tx_bytes: 776403
enp4s0f1_tx_bytes: 1017130
Total_tx_bytes: 8799905672
enp130s0f0_rx_bytes: 2898425110
enp130s0f1_rx_bytes: 3130706440
enp4s0f0_rx_bytes: 3631028959
enp4s0f1_rx_bytes: 6214663158
Total_rx_bytes: 15874823667
enp130s0f0_tx_bytes_phy: 4400790152
enp130s0f1_tx_bytes_phy: 4401495069
enp4s0f0_tx_bytes_phy: 836937
enp4s0f1_tx_bytes_phy: 1821346
Total_tx_bytes_phy: 8804943504
enp130s0f0_tx_packets_phy: 504949
enp130s0f1_tx_packets_phy: 501783
enp4s0f0_tx_packets_phy: 11974
enp4s0f1_tx_packets_phy: 27013
Total_tx_packets_phy: 1045719


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.99        Core1: 55.06        
Core2: 28.70        Core3: 53.07        
Core4: 26.92        Core5: 54.19        
Core6: 24.85        Core7: 44.73        
Core8: 24.56        Core9: 33.04        
Core10: 21.24        Core11: 58.29        
Core12: 15.68        Core13: 58.49        
Core14: 18.47        Core15: 58.29        
Core16: 20.87        Core17: 47.08        
Core18: 17.96        Core19: 45.44        
Core20: 27.30        Core21: 45.45        
Core22: 26.94        Core23: 44.86        
Core24: 26.45        Core25: 46.80        
Core26: 25.92        Core27: 57.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.46
Socket1: 53.90
DDR read Latency(ns)
Socket0: 59244.60
Socket1: 163.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.68        Core1: 54.81        
Core2: 25.78        Core3: 52.33        
Core4: 25.12        Core5: 53.60        
Core6: 24.81        Core7: 44.51        
Core8: 24.49        Core9: 33.07        
Core10: 26.93        Core11: 58.10        
Core12: 23.78        Core13: 58.34        
Core14: 25.68        Core15: 57.95        
Core16: 27.12        Core17: 47.86        
Core18: 29.08        Core19: 45.31        
Core20: 26.22        Core21: 45.26        
Core22: 29.65        Core23: 44.68        
Core24: 27.56        Core25: 46.38        
Core26: 28.01        Core27: 57.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.51
Socket1: 53.63
DDR read Latency(ns)
Socket0: 60388.23
Socket1: 164.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.45        Core1: 54.99        
Core2: 26.49        Core3: 52.57        
Core4: 25.02        Core5: 54.27        
Core6: 24.85        Core7: 45.21        
Core8: 24.16        Core9: 33.09        
Core10: 23.89        Core11: 58.26        
Core12: 26.62        Core13: 58.25        
Core14: 23.46        Core15: 58.18        
Core16: 25.65        Core17: 46.99        
Core18: 28.97        Core19: 45.85        
Core20: 25.19        Core21: 44.56        
Core22: 28.07        Core23: 44.58        
Core24: 26.64        Core25: 46.80        
Core26: 26.59        Core27: 57.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.35
Socket1: 53.79
DDR read Latency(ns)
Socket0: 60238.13
Socket1: 163.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.44        Core1: 54.91        
Core2: 27.00        Core3: 52.06        
Core4: 25.67        Core5: 53.69        
Core6: 24.67        Core7: 45.00        
Core8: 24.56        Core9: 33.08        
Core10: 24.37        Core11: 58.13        
Core12: 23.58        Core13: 58.18        
Core14: 23.19        Core15: 58.18        
Core16: 26.96        Core17: 47.87        
Core18: 26.80        Core19: 45.75        
Core20: 26.29        Core21: 45.33        
Core22: 28.08        Core23: 44.77        
Core24: 27.74        Core25: 47.15        
Core26: 26.07        Core27: 57.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.30
Socket1: 53.72
DDR read Latency(ns)
Socket0: 59702.30
Socket1: 164.03
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 21370
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14433083338; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14433086662; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7216610831; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7216610831; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7216612428; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7216612428; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7216615826; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7216615826; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7216619778; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7216619778; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6013859541; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4510265; Consumed Joules: 275.28; Watts: 45.84; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2333605; Consumed DRAM Joules: 35.70; DRAM Watts: 5.95
S1P0; QPIClocks: 14433111790; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14433113410; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7216638267; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7216638267; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7216638201; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7216638201; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7216638201; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7216638201; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7216638235; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7216638235; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005587553; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8819136; Consumed Joules: 538.28; Watts: 89.64; Thermal headroom below TjMax: 45
S1; Consumed DRAM energy units: 6652197; Consumed DRAM Joules: 101.78; DRAM Watts: 16.95
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 544b
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.40   0.01    0.60     168 K    778 K    0.78    0.09    0.00    0.02     9240        1        5     69
   1    1     0.10   0.08   1.20    1.20     143 M    168 M    0.15    0.17    0.14    0.16     3808    23758       39     50
   2    0     0.00   0.51   0.00    0.60      72 K    281 K    0.74    0.11    0.00    0.02     1904        1        3     68
   3    1     0.16   0.14   1.20    1.20     131 M    156 M    0.16    0.20    0.08    0.09     3584    22882      222     50
   4    0     0.00   0.35   0.00    0.60    3197       34 K    0.91    0.09    0.00    0.02      280        0        0     69
   5    1     0.14   0.12   1.20    1.20     134 M    160 M    0.16    0.18    0.09    0.11     2072    19539       48     50
   6    0     0.00   0.33   0.00    0.60    2619       29 K    0.91    0.10    0.00    0.02      168        0        0     68
   7    1     0.06   0.09   0.70    1.20      69 M     81 M    0.16    0.19    0.11    0.13     2688    15188      144     51
   8    0     0.00   0.41   0.00    0.60    8206       44 K    0.82    0.15    0.00    0.02      392        0        0     67
   9    1     0.11   0.64   0.18    0.60    3623 K   6074 K    0.40    0.48    0.00    0.01       56      228       17     52
  10    0     0.00   0.39   0.00    0.60    3708       33 K    0.89    0.17    0.00    0.02     1848        0        1     66
  11    1     0.12   0.10   1.20    1.20     167 M    196 M    0.15    0.15    0.14    0.16     1736    13989       15     49
  12    0     0.00   0.36   0.00    0.60    4678       36 K    0.87    0.17    0.00    0.02      840        0        0     68
  13    1     0.16   0.13   1.20    1.20     155 M    185 M    0.16    0.16    0.10    0.12     1008     5180       18     48
  14    0     0.00   0.42   0.01    0.60     142 K    765 K    0.81    0.15    0.00    0.02      448        1        1     68
  15    1     0.12   0.10   1.20    1.20     160 M    189 M    0.15    0.16    0.13    0.15     2464    13242       42     48
  16    0     0.00   0.42   0.01    0.60     122 K    683 K    0.82    0.14    0.00    0.02      280        0        1     68
  17    1     0.04   0.10   0.47    0.97      58 M     68 M    0.14    0.18    0.13    0.15     3808    11689      114     50
  18    0     0.00   0.46   0.00    0.60      82 K    404 K    0.80    0.15    0.00    0.02     3808        3        1     69
  19    1     0.12   0.16   0.78    1.20      70 M     85 M    0.17    0.19    0.06    0.07     3752    14895      117     51
  20    0     0.00   0.36   0.00    0.61    7140       58 K    0.88    0.11    0.00    0.02     3136        0        0     69
  21    1     0.12   0.17   0.68    1.20      56 M     68 M    0.18    0.21    0.05    0.06     1904    11311       58     51
  22    0     0.00   0.35   0.00    0.60    6557       41 K    0.84    0.11    0.00    0.02      112        0        0     69
  23    1     0.07   0.10   0.72    1.20      69 M     83 M    0.16    0.20    0.09    0.11     2744    13714       21     51
  24    0     0.00   0.41   0.00    0.60    8771       58 K    0.85    0.15    0.00    0.02       56        0        0     69
  25    1     0.13   0.20   0.63    1.17      53 M     64 M    0.17    0.22    0.04    0.05     3024    10027        7     51
  26    0     0.00   0.38   0.00    0.60    5884       48 K    0.88    0.11    0.00    0.02      448        0        0     69
  27    1     0.26   0.21   1.20    1.20     128 M    157 M    0.18    0.17    0.05    0.06     1624    10812      215     51
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.42   0.00    0.60     637 K   3298 K    0.81    0.13    0.00    0.02    22960        6       12     60
 SKT    1     0.12   0.14   0.90    1.17    1404 M   1672 M    0.16    0.18    0.08    0.10    34272   186454     1077     45
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.14   0.45    1.17    1405 M   1675 M    0.16    0.18    0.08    0.10     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:  126 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 38.51 %

 C1 core residency: 12.16 %; C3 core residency: 0.09 %; C6 core residency: 49.24 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.14 => corresponds to 3.47 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.56 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       49 G     49 G   |   51%    51%   
 SKT    1       21 G     21 G   |   22%    22%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  143 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.00     0.29     231.06      29.78         170.66
 SKT   1    178.62    126.55     451.02      84.91         194.74
---------------------------------------------------------------------------------------------------------------
       *    179.63    126.84     682.09     114.69         194.73
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_pR/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5531
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    43.81 --||-- Mem Ch  0: Reads (MB/s):  8932.78 --|
|--            Writes(MB/s):    13.62 --||--            Writes(MB/s):  6420.75 --|
|-- Mem Ch  1: Reads (MB/s):    35.48 --||-- Mem Ch  1: Reads (MB/s):  8931.49 --|
|--            Writes(MB/s):     9.50 --||--            Writes(MB/s):  6417.74 --|
|-- Mem Ch  2: Reads (MB/s):    38.79 --||-- Mem Ch  2: Reads (MB/s):  8936.02 --|
|--            Writes(MB/s):    13.20 --||--            Writes(MB/s):  6422.23 --|
|-- Mem Ch  3: Reads (MB/s):    39.63 --||-- Mem Ch  3: Reads (MB/s):  8934.43 --|
|--            Writes(MB/s):     9.46 --||--            Writes(MB/s):  6418.01 --|
|-- NODE 0 Mem Read (MB/s) :   157.70 --||-- NODE 1 Mem Read (MB/s) : 35734.73 --|
|-- NODE 0 Mem Write(MB/s) :    45.77 --||-- NODE 1 Mem Write(MB/s) : 25678.73 --|
|-- NODE 0 P. Write (T/s):     124319 --||-- NODE 1 P. Write (T/s):     414049 --|
|-- NODE 0 Memory (MB/s):      203.48 --||-- NODE 1 Memory (MB/s):    61413.46 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      35892.43                --|
            |--                System Write Throughput(MB/s):      25724.50                --|
            |--               System Memory Throughput(MB/s):      61616.93                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5603
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     241 K       351 K  2378 K  1956 K    171 M    36    1080  
 1     134 M       125 K    43 M   458 M     94 M    12    1206 K
-----------------------------------------------------------------------
 *     135 M       476 K    45 M   460 M    265 M    48    1207 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.74        Core1: 56.69        
Core2: 26.52        Core3: 54.78        
Core4: 23.62        Core5: 57.14        
Core6: 25.64        Core7: 47.40        
Core8: 26.72        Core9: 33.03        
Core10: 23.33        Core11: 61.07        
Core12: 24.60        Core13: 61.26        
Core14: 24.93        Core15: 61.34        
Core16: 24.94        Core17: 49.61        
Core18: 24.45        Core19: 46.73        
Core20: 25.00        Core21: 47.34        
Core22: 24.85        Core23: 46.91        
Core24: 24.96        Core25: 47.54        
Core26: 24.88        Core27: 61.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.36
Socket1: 56.43
DDR read Latency(ns)
Socket0: 79885.46
Socket1: 161.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.27        Core1: 56.97        
Core2: 26.03        Core3: 54.78        
Core4: 23.55        Core5: 57.35        
Core6: 27.95        Core7: 47.61        
Core8: 25.82        Core9: 31.83        
Core10: 24.05        Core11: 60.98        
Core12: 24.82        Core13: 61.33        
Core14: 25.41        Core15: 61.13        
Core16: 26.71        Core17: 49.11        
Core18: 25.54        Core19: 46.51        
Core20: 25.28        Core21: 47.50        
Core22: 24.40        Core23: 46.84        
Core24: 24.89        Core25: 47.71        
Core26: 24.37        Core27: 61.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.08
Socket1: 56.39
DDR read Latency(ns)
Socket0: 79311.06
Socket1: 160.05
irq_total: 254707.255048646
cpu_total: 39.37
cpu_0: 0.80
cpu_1: 100.00
cpu_2: 0.27
cpu_3: 100.00
cpu_4: 0.07
cpu_5: 100.00
cpu_6: 0.07
cpu_7: 68.93
cpu_8: 0.07
cpu_9: 23.62
cpu_10: 0.07
cpu_11: 99.40
cpu_12: 0.07
cpu_13: 100.00
cpu_14: 0.20
cpu_15: 99.73
cpu_16: 0.07
cpu_17: 51.36
cpu_18: 0.33
cpu_19: 62.87
cpu_20: 0.13
cpu_21: 57.95
cpu_22: 0.73
cpu_23: 66.67
cpu_24: 0.60
cpu_25: 68.53
cpu_26: 0.27
cpu_27: 99.47
enp130s0f0_tx_bytes_phy: 4277786190
enp130s0f1_tx_bytes_phy: 4212673400
enp4s0f0_tx_bytes_phy: 925232
enp4s0f1_tx_bytes_phy: 2045758
Total_tx_bytes_phy: 8493430580
enp130s0f0_rx_bytes_phy: 2985136258
enp130s0f1_rx_bytes_phy: 2983252293
enp4s0f0_rx_bytes_phy: 4457384785
enp4s0f1_rx_bytes_phy: 6312822668
Total_rx_bytes_phy: 16738596004
enp130s0f0_rx_packets: 374765
enp130s0f1_rx_packets: 390713
enp4s0f0_rx_packets: 495604
enp4s0f1_rx_packets: 700573
Total_rx_packets: 1961655
enp130s0f0_rx_bytes: 2965012607
enp130s0f1_rx_bytes: 2963175112
enp4s0f0_rx_bytes: 4427629225
enp4s0f1_rx_bytes: 6270604215
Total_rx_bytes: 16626421159
enp130s0f0_tx_packets_phy: 491591
enp130s0f1_tx_packets_phy: 479215
enp4s0f0_tx_packets_phy: 13264
enp4s0f1_tx_packets_phy: 30677
Total_tx_packets_phy: 1014747
enp130s0f0_tx_packets: 491248
enp130s0f1_tx_packets: 477614
enp4s0f0_tx_packets: 12716
enp4s0f1_tx_packets: 13734
Total_tx_packets: 995312
enp130s0f0_rx_packets_phy: 374760
enp130s0f1_rx_packets_phy: 390723
enp4s0f0_rx_packets_phy: 495594
enp4s0f1_rx_packets_phy: 700570
Total_rx_packets_phy: 1961647
enp130s0f0_tx_bytes: 4275804696
enp130s0f1_tx_bytes: 4210584522
enp4s0f0_tx_bytes: 839265
enp4s0f1_tx_bytes: 906446
Total_tx_bytes: 8488134929


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.67        Core1: 56.26        
Core2: 27.13        Core3: 54.53        
Core4: 24.40        Core5: 56.60        
Core6: 25.25        Core7: 47.41        
Core8: 25.31        Core9: 31.55        
Core10: 26.02        Core11: 60.86        
Core12: 25.00        Core13: 61.08        
Core14: 13.77        Core15: 60.97        
Core16: 19.88        Core17: 49.71        
Core18: 20.96        Core19: 46.59        
Core20: 22.03        Core21: 47.04        
Core22: 24.46        Core23: 46.27        
Core24: 24.06        Core25: 46.78        
Core26: 24.90        Core27: 61.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.83
Socket1: 56.10
DDR read Latency(ns)
Socket0: 80229.94
Socket1: 162.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.83        Core1: 56.20        
Core2: 26.04        Core3: 55.00        
Core4: 25.27        Core5: 57.10        
Core6: 25.65        Core7: 47.43        
Core8: 25.32        Core9: 31.74        
Core10: 24.62        Core11: 61.05        
Core12: 25.65        Core13: 61.25        
Core14: 25.86        Core15: 61.25        
Core16: 25.18        Core17: 49.35        
Core18: 25.88        Core19: 46.63        
Core20: 25.73        Core21: 47.12        
Core22: 24.41        Core23: 46.80        
Core24: 24.09        Core25: 47.36        
Core26: 24.57        Core27: 61.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.89
Socket1: 56.32
DDR read Latency(ns)
Socket0: 78452.37
Socket1: 162.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.35        Core1: 56.96        
Core2: 25.43        Core3: 55.19        
Core4: 26.29        Core5: 57.66        
Core6: 25.35        Core7: 47.59        
Core8: 26.60        Core9: 31.58        
Core10: 23.19        Core11: 61.12        
Core12: 25.13        Core13: 61.41        
Core14: 22.74        Core15: 61.40        
Core16: 25.91        Core17: 49.21        
Core18: 25.18        Core19: 46.95        
Core20: 25.71        Core21: 47.67        
Core22: 24.79        Core23: 46.86        
Core24: 23.80        Core25: 47.54        
Core26: 24.48        Core27: 61.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.98
Socket1: 56.57
DDR read Latency(ns)
Socket0: 78630.37
Socket1: 162.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.48        Core1: 57.27        
Core2: 25.65        Core3: 55.10        
Core4: 28.06        Core5: 57.44        
Core6: 25.61        Core7: 47.56        
Core8: 25.33        Core9: 31.60        
Core10: 25.06        Core11: 61.14        
Core12: 23.87        Core13: 61.40        
Core14: 24.66        Core15: 61.31        
Core16: 27.28        Core17: 49.47        
Core18: 26.32        Core19: 47.31        
Core20: 26.62        Core21: 47.65        
Core22: 24.98        Core23: 47.18        
Core24: 25.82        Core25: 48.20        
Core26: 24.23        Core27: 61.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.02
Socket1: 56.64
DDR read Latency(ns)
Socket0: 80424.48
Socket1: 162.26
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 22434
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14450180862; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14450184954; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7225160535; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7225160535; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7225165122; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7225165122; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7225164573; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7225164573; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7225168644; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7225168644; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6020998593; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4550299; Consumed Joules: 277.73; Watts: 46.25; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2321487; Consumed DRAM Joules: 35.52; DRAM Watts: 5.91
S1P0; QPIClocks: 14450254138; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14450256646; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7225211261; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7225211261; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7225211438; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7225211438; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7225211674; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7225211674; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7225211597; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7225211597; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005460680; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 9020549; Consumed Joules: 550.57; Watts: 91.69; Thermal headroom below TjMax: 45
S1; Consumed DRAM energy units: 6679134; Consumed DRAM Joules: 102.19; DRAM Watts: 17.02
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5875
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.39   0.01    0.60     170 K    761 K    0.78    0.13    0.00    0.02    13552        4        4     69
   1    1     0.12   0.10   1.20    1.20     128 M    151 M    0.16    0.18    0.11    0.13     3080    19835       31     50
   2    0     0.00   0.51   0.00    0.60      79 K    375 K    0.79    0.10    0.00    0.02     1680        1        4     67
   3    1     0.13   0.10   1.20    1.20     126 M    150 M    0.16    0.20    0.10    0.12     2688    19752      157     50
   4    0     0.00   0.42   0.01    0.60     105 K    696 K    0.85    0.08    0.00    0.03      448        1        0     69
   5    1     0.10   0.08   1.20    1.20     139 M    163 M    0.15    0.17    0.14    0.16     2296    20288       20     50
   6    0     0.00   0.44   0.01    0.60     169 K   1098 K    0.85    0.08    0.00    0.03      168        1        0     68
   7    1     0.15   0.17   0.84    1.20      71 M     86 M    0.17    0.20    0.05    0.06     2744    16115      488     50
   8    0     0.00   0.41   0.00    0.60      40 K    281 K    0.86    0.09    0.00    0.02      112        0        0     67
   9    1     0.16   0.77   0.21    0.62    4130 K   6949 K    0.41    0.47    0.00    0.00        0      231       14     51
  10    0     0.00   0.33   0.00    0.60    3706       38 K    0.90    0.13    0.00    0.02      560        0        0     67
  11    1     0.09   0.07   1.19    1.20     166 M    193 M    0.14    0.15    0.19    0.22     3080    22015       18     48
  12    0     0.00   0.32   0.00    0.60    3854       43 K    0.91    0.15    0.00    0.02      168        0        0     68
  13    1     0.10   0.09   1.20    1.20     158 M    187 M    0.15    0.17    0.15    0.18     3080    16247       11     48
  14    0     0.00   0.30   0.00    0.60    3112       39 K    0.92    0.14    0.00    0.02      672        0        0     68
  15    1     0.09   0.07   1.20    1.20     164 M    191 M    0.14    0.16    0.18    0.21     2128    14062       24     48
  16    0     0.00   0.34   0.00    0.60    5583       45 K    0.88    0.14    0.00    0.02      672        0        1     68
  17    1     0.10   0.17   0.59    1.12      53 M     63 M    0.17    0.18    0.05    0.06     2408    10411      252     49
  18    0     0.00   0.32   0.00    0.60    5578       51 K    0.89    0.11    0.00    0.02      112        0        1     69
  19    1     0.09   0.12   0.77    1.20      68 M     83 M    0.17    0.20    0.07    0.09     2688    15140      166     51
  20    0     0.00   0.34   0.00    0.61    5801       58 K    0.90    0.10    0.00    0.02      784        0        0     69
  21    1     0.14   0.19   0.74    1.20      58 M     70 M    0.17    0.21    0.04    0.05     3304    12301       28     51
  22    0     0.00   0.34   0.00    0.60    5181       48 K    0.89    0.09    0.00    0.02      112        0        0     70
  23    1     0.13   0.16   0.82    1.20      67 M     82 M    0.18    0.22    0.05    0.06     1288    13047       63     51
  24    0     0.00   0.31   0.00    0.60    4054       37 K    0.89    0.09    0.00    0.02      112        0        0     69
  25    1     0.23   0.27   0.84    1.20      59 M     73 M    0.19    0.23    0.03    0.03     2296    10567       50     50
  26    0     0.00   0.42   0.00    0.60      41 K    275 K    0.85    0.07    0.00    0.03     1064        0        0     69
  27    1     0.09   0.08   1.20    1.20     159 M    185 M    0.14    0.16    0.18    0.21     3192    17553        3     51
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.41   0.00    0.60     644 K   3852 K    0.83    0.10    0.00    0.02    20216        7        9     60
 SKT    1     0.12   0.13   0.94    1.18    1426 M   1692 M    0.16    0.18    0.08    0.10    34272   207564     1325     45
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.13   0.47    1.18    1426 M   1695 M    0.16    0.18    0.08    0.10     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:  134 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 40.11 %

 C1 core residency: 10.95 %; C3 core residency: 0.44 %; C6 core residency: 48.50 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.13 => corresponds to 3.25 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.53 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       52 G     52 G   |   53%    53%   
 SKT    1       22 G     22 G   |   22%    22%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  148 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.78     0.22     236.83      30.19         168.78
 SKT   1    178.83    128.52     460.94      85.29         203.96
---------------------------------------------------------------------------------------------------------------
       *    179.61    128.75     697.77     115.47         201.99
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_pR/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 595e
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    47.14 --||-- Mem Ch  0: Reads (MB/s):  8897.52 --|
|--            Writes(MB/s):    13.89 --||--            Writes(MB/s):  6338.90 --|
|-- Mem Ch  1: Reads (MB/s):    39.37 --||-- Mem Ch  1: Reads (MB/s):  8895.01 --|
|--            Writes(MB/s):    10.07 --||--            Writes(MB/s):  6334.73 --|
|-- Mem Ch  2: Reads (MB/s):    43.01 --||-- Mem Ch  2: Reads (MB/s):  8897.37 --|
|--            Writes(MB/s):    13.48 --||--            Writes(MB/s):  6338.88 --|
|-- Mem Ch  3: Reads (MB/s):    42.35 --||-- Mem Ch  3: Reads (MB/s):  8895.37 --|
|--            Writes(MB/s):     9.87 --||--            Writes(MB/s):  6335.50 --|
|-- NODE 0 Mem Read (MB/s) :   171.87 --||-- NODE 1 Mem Read (MB/s) : 35585.27 --|
|-- NODE 0 Mem Write(MB/s) :    47.32 --||-- NODE 1 Mem Write(MB/s) : 25348.01 --|
|-- NODE 0 P. Write (T/s):     124346 --||-- NODE 1 P. Write (T/s):     409337 --|
|-- NODE 0 Memory (MB/s):      219.18 --||-- NODE 1 Memory (MB/s):    60933.28 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      35757.13                --|
            |--                System Write Throughput(MB/s):      25395.33                --|
            |--               System Memory Throughput(MB/s):      61152.46                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5a2f
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     208 K       303 K  2922 K  1531 K    156 M     0     648  
 1     138 M       132 K    49 M   456 M     99 M    12    1224 K
-----------------------------------------------------------------------
 *     138 M       435 K    52 M   458 M    255 M    12    1225 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.39        Core1: 55.22        
Core2: 25.40        Core3: 53.77        
Core4: 25.65        Core5: 55.53        
Core6: 26.11        Core7: 44.59        
Core8: 26.21        Core9: 35.75        
Core10: 23.74        Core11: 59.06        
Core12: 25.30        Core13: 58.58        
Core14: 25.31        Core15: 58.60        
Core16: 26.74        Core17: 47.93        
Core18: 26.04        Core19: 44.80        
Core20: 25.75        Core21: 46.44        
Core22: 24.34        Core23: 44.49        
Core24: 25.68        Core25: 46.52        
Core26: 24.06        Core27: 59.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.90
Socket1: 54.38
DDR read Latency(ns)
Socket0: 67241.30
Socket1: 160.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.79        Core1: 55.12        
Core2: 25.56        Core3: 53.35        
Core4: 26.17        Core5: 55.06        
Core6: 25.21        Core7: 44.23        
Core8: 25.20        Core9: 35.67        
Core10: 24.80        Core11: 58.89        
Core12: 25.18        Core13: 58.43        
Core14: 25.87        Core15: 58.47        
Core16: 24.90        Core17: 48.06        
Core18: 25.32        Core19: 44.63        
Core20: 26.15        Core21: 46.83        
Core22: 23.54        Core23: 44.30        
Core24: 24.81        Core25: 46.10        
Core26: 23.92        Core27: 59.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.60
Socket1: 54.18
DDR read Latency(ns)
Socket0: 70918.58
Socket1: 163.87
irq_total: 273413.182140243
cpu_total: 38.29
cpu_0: 1.00
cpu_1: 100.00
cpu_2: 0.27
cpu_3: 100.00
cpu_4: 0.20
cpu_5: 100.00
cpu_6: 0.07
cpu_7: 73.92
cpu_8: 0.13
cpu_9: 17.03
cpu_10: 0.13
cpu_11: 100.00
cpu_12: 0.07
cpu_13: 100.00
cpu_14: 0.20
cpu_15: 100.00
cpu_16: 0.53
cpu_17: 47.24
cpu_18: 0.27
cpu_19: 73.52
cpu_20: 0.33
cpu_21: 47.57
cpu_22: 0.47
cpu_23: 57.75
cpu_24: 0.40
cpu_25: 50.70
cpu_26: 0.33
cpu_27: 100.00
enp130s0f0_rx_bytes_phy: 3246678106
enp130s0f1_rx_bytes_phy: 2989909632
enp4s0f0_rx_bytes_phy: 4031492672
enp4s0f1_rx_bytes_phy: 5947137914
Total_rx_bytes_phy: 16215218324
enp130s0f0_tx_packets: 494186
enp130s0f1_tx_packets: 497038
enp4s0f0_tx_packets: 12717
enp4s0f1_tx_packets: 15602
Total_tx_packets: 1019543
enp130s0f0_rx_packets: 428408
enp130s0f1_rx_packets: 404237
enp4s0f0_rx_packets: 449287
enp4s0f1_rx_packets: 660850
Total_rx_packets: 1942782
enp130s0f0_rx_bytes: 3224558057
enp130s0f1_rx_bytes: 2969599575
enp4s0f0_rx_bytes: 4004439942
enp4s0f1_rx_bytes: 5907129773
Total_rx_bytes: 16105727347
enp130s0f0_tx_bytes_phy: 4378843338
enp130s0f1_tx_bytes_phy: 4371393148
enp4s0f0_tx_bytes_phy: 917355
enp4s0f1_tx_bytes_phy: 1733824
Total_tx_bytes_phy: 8752887665
enp130s0f0_tx_packets_phy: 494991
enp130s0f1_tx_packets_phy: 499707
enp4s0f0_tx_packets_phy: 13141
enp4s0f1_tx_packets_phy: 25628
Total_tx_packets_phy: 1033467
enp130s0f0_tx_bytes: 4376830090
enp130s0f1_tx_bytes: 4369216776
enp4s0f0_tx_bytes: 839331
enp4s0f1_tx_bytes: 1029791
Total_tx_bytes: 8747915988
enp130s0f0_rx_packets_phy: 428414
enp130s0f1_rx_packets_phy: 404244
enp4s0f0_rx_packets_phy: 449289
enp4s0f1_rx_packets_phy: 660861
Total_rx_packets_phy: 1942808


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.89        Core1: 55.16        
Core2: 24.79        Core3: 53.57        
Core4: 14.64        Core5: 55.16        
Core6: 19.45        Core7: 45.24        
Core8: 20.48        Core9: 34.29        
Core10: 20.54        Core11: 59.07        
Core12: 24.82        Core13: 58.46        
Core14: 25.41        Core15: 58.73        
Core16: 25.55        Core17: 47.67        
Core18: 25.58        Core19: 44.32        
Core20: 25.03        Core21: 46.71        
Core22: 24.55        Core23: 44.69        
Core24: 27.21        Core25: 46.14        
Core26: 23.81        Core27: 58.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.51
Socket1: 54.23
DDR read Latency(ns)
Socket0: 69181.94
Socket1: 163.59


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.63        Core1: 55.59        
Core2: 25.81        Core3: 53.86        
Core4: 25.16        Core5: 55.53        
Core6: 24.61        Core7: 44.66        
Core8: 25.20        Core9: 34.32        
Core10: 27.42        Core11: 59.10        
Core12: 25.38        Core13: 58.67        
Core14: 27.51        Core15: 58.83        
Core16: 27.81        Core17: 47.64        
Core18: 25.82        Core19: 44.44        
Core20: 24.82        Core21: 47.12        
Core22: 25.60        Core23: 44.66        
Core24: 25.93        Core25: 46.71        
Core26: 23.81        Core27: 58.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.68
Socket1: 54.41
DDR read Latency(ns)
Socket0: 69316.25
Socket1: 163.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.76        Core1: 55.13        
Core2: 24.65        Core3: 53.82        
Core4: 24.03        Core5: 54.95        
Core6: 24.63        Core7: 44.59        
Core8: 25.40        Core9: 35.38        
Core10: 25.38        Core11: 59.14        
Core12: 26.63        Core13: 58.66        
Core14: 26.01        Core15: 58.82        
Core16: 26.38        Core17: 47.75        
Core18: 25.33        Core19: 45.07        
Core20: 26.05        Core21: 46.99        
Core22: 27.36        Core23: 45.00        
Core24: 26.00        Core25: 46.59        
Core26: 23.63        Core27: 59.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.79
Socket1: 54.42
DDR read Latency(ns)
Socket0: 70013.84
Socket1: 163.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.18        Core1: 55.53        
Core2: 25.10        Core3: 53.97        
Core4: 24.31        Core5: 55.39        
Core6: 24.19        Core7: 44.80        
Core8: 25.41        Core9: 34.66        
Core10: 25.26        Core11: 59.23        
Core12: 23.89        Core13: 58.80        
Core14: 26.36        Core15: 58.89        
Core16: 24.70        Core17: 47.53        
Core18: 26.08        Core19: 45.08        
Core20: 25.18        Core21: 47.25        
Core22: 26.22        Core23: 44.59        
Core24: 24.64        Core25: 46.82        
Core26: 23.86        Core27: 59.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.07
Socket1: 54.59
DDR read Latency(ns)
Socket0: 70344.06
Socket1: 163.23
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 23504
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6003 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14420205706; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14420209138; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7210181536; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7210181536; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7210186656; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7210186656; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7210178054; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7210178054; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7210180970; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7210180970; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6008468345; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4516884; Consumed Joules: 275.69; Watts: 45.93; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2318890; Consumed DRAM Joules: 35.48; DRAM Watts: 5.91
S1P0; QPIClocks: 14420170098; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14420172098; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7210167387; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7210167387; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7210167656; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7210167656; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7210167650; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7210167650; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7210167572; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7210167572; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6011185445; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8835149; Consumed Joules: 539.25; Watts: 89.83; Thermal headroom below TjMax: 45
S1; Consumed DRAM energy units: 6668926; Consumed DRAM Joules: 102.03; DRAM Watts: 17.00
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5ca1
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.30   0.03    1.09     162 K    755 K    0.79    0.09    0.00    0.01     9240        1        4     69
   1    1     0.13   0.11   1.20    1.20     135 M    160 M    0.16    0.18    0.10    0.12     2576    16515      186     50
   2    0     0.00   0.46   0.00    0.60      43 K    239 K    0.82    0.10    0.00    0.02      168        0        2     68
   3    1     0.23   0.20   1.20    1.20     121 M    145 M    0.17    0.20    0.05    0.06     5152    18276      112     50
   4    0     0.00   0.43   0.01    0.60      91 K    606 K    0.85    0.08    0.00    0.03      560        0        0     69
   5    1     0.15   0.12   1.20    1.20     133 M    158 M    0.16    0.17    0.09    0.11     4368    15960       32     50
   6    0     0.01   0.45   0.01    0.60     223 K   1445 K    0.85    0.07    0.00    0.03      336        0        2     68
   7    1     0.14   0.16   0.89    1.20      78 M     95 M    0.17    0.22    0.06    0.07     2744    16857      151     50
   8    0     0.00   0.44   0.00    0.60      58 K    422 K    0.86    0.09    0.00    0.02      280        0        0     67
   9    1     0.10   0.60   0.16    0.60    3514 K   5631 K    0.38    0.45    0.00    0.01      112      369       51     51
  10    0     0.00   0.41   0.00    0.60    7261       63 K    0.89    0.11    0.00    0.02      280        0        0     67
  11    1     0.14   0.12   1.20    1.20     162 M    191 M    0.15    0.15    0.11    0.13     1848     9178       97     49
  12    0     0.00   0.37   0.00    0.60    3537       35 K    0.90    0.13    0.00    0.02       56        0        0     68
  13    1     0.10   0.08   1.20    1.20     169 M    199 M    0.15    0.15    0.18    0.21     3528    13983        9     48
  14    0     0.00   0.36   0.00    0.60    5376       52 K    0.90    0.16    0.00    0.02      112        1        0     68
  15    1     0.14   0.12   1.20    1.20     153 M    182 M    0.15    0.18    0.11    0.13     3472    19915       42     48
  16    0     0.00   0.41   0.00    0.60    7622       56 K    0.87    0.15    0.00    0.02     2520        0        1     69
  17    1     0.04   0.10   0.44    0.93      58 M     67 M    0.14    0.18    0.13    0.15     1064    10828      337     50
  18    0     0.00   0.39   0.00    0.60    5785       59 K    0.90    0.14    0.00    0.02      224        0        1     69
  19    1     0.17   0.19   0.90    1.20      75 M     91 M    0.18    0.23    0.04    0.05     2184    15521      207     51
  20    0     0.00   0.47   0.00    0.60      41 K    118 K    0.65    0.32    0.01    0.02     4760        5        1     69
  21    1     0.06   0.13   0.50    1.01      54 M     65 M    0.16    0.20    0.09    0.10     1512    11413       23     52
  22    0     0.00   0.33   0.00    0.60    5755       50 K    0.89    0.11    0.00    0.02      112        0        0     69
  23    1     0.07   0.11   0.70    1.19      67 M     80 M    0.16    0.20    0.09    0.11     2744    13223       30     51
  24    0     0.00   0.32   0.00    0.60    5335       48 K    0.89    0.10    0.00    0.02     2520        1        0     70
  25    1     0.09   0.16   0.59    1.13      54 M     64 M    0.16    0.21    0.06    0.07     2296     9948       21     51
  26    0     0.00   0.33   0.00    0.60    4186       48 K    0.91    0.10    0.00    0.02      728        0        0     69
  27    1     0.16   0.14   1.20    1.20     151 M    179 M    0.16    0.17    0.09    0.11     1960     6206       83     52
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.37   0.00    0.78     666 K   4001 K    0.83    0.10    0.00    0.02    21896        8        9     60
 SKT    1     0.12   0.14   0.90    1.16    1419 M   1687 M    0.16    0.18    0.08    0.10    35560   178192     1381     45
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.14   0.45    1.16    1419 M   1691 M    0.16    0.18    0.08    0.09     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:  127 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 39.04 %

 C1 core residency: 11.36 %; C3 core residency: 0.10 %; C6 core residency: 49.50 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.14 => corresponds to 3.50 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.58 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       50 G     50 G   |   52%    52%   
 SKT    1       22 G     22 G   |   22%    22%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  145 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.88     0.24     232.44      29.92         172.98
 SKT   1    179.74    128.03     454.83      85.55         195.47
---------------------------------------------------------------------------------------------------------------
       *    180.62    128.27     687.27     115.47         195.59
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_pR/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5d86
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    50.82 --||-- Mem Ch  0: Reads (MB/s):  8861.38 --|
|--            Writes(MB/s):    17.90 --||--            Writes(MB/s):  6285.95 --|
|-- Mem Ch  1: Reads (MB/s):    43.51 --||-- Mem Ch  1: Reads (MB/s):  8857.24 --|
|--            Writes(MB/s):    14.04 --||--            Writes(MB/s):  6281.43 --|
|-- Mem Ch  2: Reads (MB/s):    47.38 --||-- Mem Ch  2: Reads (MB/s):  8861.11 --|
|--            Writes(MB/s):    17.66 --||--            Writes(MB/s):  6285.82 --|
|-- Mem Ch  3: Reads (MB/s):    46.88 --||-- Mem Ch  3: Reads (MB/s):  8858.03 --|
|--            Writes(MB/s):    13.52 --||--            Writes(MB/s):  6281.55 --|
|-- NODE 0 Mem Read (MB/s) :   188.58 --||-- NODE 1 Mem Read (MB/s) : 35437.76 --|
|-- NODE 0 Mem Write(MB/s) :    63.12 --||-- NODE 1 Mem Write(MB/s) : 25134.75 --|
|-- NODE 0 P. Write (T/s):     124370 --||-- NODE 1 P. Write (T/s):     380579 --|
|-- NODE 0 Memory (MB/s):      251.70 --||-- NODE 1 Memory (MB/s):    60572.51 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      35626.34                --|
            |--                System Write Throughput(MB/s):      25197.87                --|
            |--               System Memory Throughput(MB/s):      60824.21                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5e5a
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     350 K       259 K  3078 K  1730 K    149 M     0     732  
 1     141 M       118 K    50 M   467 M     99 M   384    1396 K
-----------------------------------------------------------------------
 *     141 M       377 K    53 M   468 M    249 M   384    1397 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.13        Core1: 54.61        
Core2: 26.71        Core3: 52.51        
Core4: 23.25        Core5: 55.36        
Core6: 24.13        Core7: 44.19        
Core8: 24.45        Core9: 35.39        
Core10: 24.19        Core11: 57.87        
Core12: 23.60        Core13: 57.99        
Core14: 23.31        Core15: 59.00        
Core16: 23.65        Core17: 46.33        
Core18: 26.78        Core19: 40.48        
Core20: 24.76        Core21: 46.43        
Core22: 27.08        Core23: 43.42        
Core24: 26.26        Core25: 47.03        
Core26: 27.87        Core27: 57.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.69
Socket1: 53.25
DDR read Latency(ns)
Socket0: 63118.13
Socket1: 161.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.33        Core1: 54.77        
Core2: 27.07        Core3: 52.89        
Core4: 24.89        Core5: 55.07        
Core6: 24.68        Core7: 44.50        
Core8: 22.68        Core9: 35.51        
Core10: 24.82        Core11: 58.56        
Core12: 24.82        Core13: 58.00        
Core14: 23.58        Core15: 59.05        
Core16: 23.52        Core17: 46.37        
Core18: 24.43        Core19: 40.33        
Core20: 22.93        Core21: 47.07        
Core22: 26.09        Core23: 43.31        
Core24: 26.87        Core25: 47.45        
Core26: 24.51        Core27: 58.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.59
Socket1: 53.40
DDR read Latency(ns)
Socket0: 65778.09
Socket1: 163.27
irq_total: 304027.030866406
cpu_total: 39.67
cpu_0: 0.86
cpu_1: 100.00
cpu_2: 0.27
cpu_3: 100.00
cpu_4: 0.07
cpu_5: 100.00
cpu_6: 0.33
cpu_7: 73.99
cpu_8: 0.13
cpu_9: 17.90
cpu_10: 0.60
cpu_11: 100.00
cpu_12: 0.67
cpu_13: 99.93
cpu_14: 0.60
cpu_15: 100.00
cpu_16: 0.40
cpu_17: 55.76
cpu_18: 0.13
cpu_19: 97.07
cpu_20: 0.13
cpu_21: 47.04
cpu_22: 0.07
cpu_23: 68.46
cpu_24: 0.07
cpu_25: 53.23
cpu_26: 0.13
cpu_27: 92.81
enp130s0f0_rx_packets_phy: 429248
enp130s0f1_rx_packets_phy: 408007
enp4s0f0_rx_packets_phy: 483561
enp4s0f1_rx_packets_phy: 582165
Total_rx_packets_phy: 1902981
enp130s0f0_tx_packets: 502166
enp130s0f1_tx_packets: 502321
enp4s0f0_tx_packets: 14476
enp4s0f1_tx_packets: 39839
Total_tx_packets: 1058802
enp130s0f0_tx_bytes_phy: 4456264043
enp130s0f1_tx_bytes_phy: 4407983592
enp4s0f0_tx_bytes_phy: 1045604
enp4s0f1_tx_bytes_phy: 3182405
Total_tx_bytes_phy: 8868475644
enp130s0f0_rx_packets: 429217
enp130s0f1_rx_packets: 408007
enp4s0f0_rx_packets: 483540
enp4s0f1_rx_packets: 582162
Total_rx_packets: 1902926
enp130s0f0_tx_packets_phy: 503604
enp130s0f1_tx_packets_phy: 505197
enp4s0f0_tx_packets_phy: 14980
enp4s0f1_tx_packets_phy: 45990
Total_tx_packets_phy: 1069771
enp130s0f0_rx_bytes: 3221720250
enp130s0f1_rx_bytes: 3020150082
enp4s0f0_rx_bytes: 4321540817
enp4s0f1_rx_bytes: 5176364873
Total_rx_bytes: 15739776022
enp130s0f0_tx_bytes: 4454017500
enp130s0f1_tx_bytes: 4405793723
enp4s0f0_tx_bytes: 955467
enp4s0f1_tx_bytes: 2629409
Total_tx_bytes: 8863396099
enp130s0f0_rx_bytes_phy: 3243873788
enp130s0f1_rx_bytes_phy: 3040788462
enp4s0f0_rx_bytes_phy: 4350856034
enp4s0f1_rx_bytes_phy: 5201823923
Total_rx_bytes_phy: 15837342207


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.06        Core1: 54.45        
Core2: 26.01        Core3: 52.52        
Core4: 24.39        Core5: 55.24        
Core6: 13.36        Core7: 43.96        
Core8: 19.41        Core9: 35.82        
Core10: 20.57        Core11: 57.92        
Core12: 19.34        Core13: 57.83        
Core14: 24.34        Core15: 58.87        
Core16: 23.43        Core17: 45.94        
Core18: 23.63        Core19: 40.01        
Core20: 24.74        Core21: 46.55        
Core22: 24.28        Core23: 42.82        
Core24: 26.29        Core25: 46.72        
Core26: 24.87        Core27: 57.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.31
Socket1: 53.08
DDR read Latency(ns)
Socket0: 64399.10
Socket1: 163.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.06        Core1: 54.52        
Core2: 26.44        Core3: 53.03        
Core4: 25.92        Core5: 55.23        
Core6: 25.41        Core7: 44.21        
Core8: 23.44        Core9: 35.36        
Core10: 23.83        Core11: 57.89        
Core12: 24.24        Core13: 57.80        
Core14: 25.53        Core15: 58.96        
Core16: 23.86        Core17: 46.18        
Core18: 23.88        Core19: 39.71        
Core20: 24.68        Core21: 46.41        
Core22: 26.92        Core23: 43.21        
Core24: 25.79        Core25: 46.53        
Core26: 26.74        Core27: 57.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.68
Socket1: 53.13
DDR read Latency(ns)
Socket0: 64123.50
Socket1: 163.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.41        Core1: 54.87        
Core2: 25.82        Core3: 52.71        
Core4: 25.31        Core5: 55.68        
Core6: 25.70        Core7: 44.67        
Core8: 25.24        Core9: 33.92        
Core10: 24.77        Core11: 57.92        
Core12: 23.15        Core13: 58.11        
Core14: 25.32        Core15: 59.19        
Core16: 23.11        Core17: 46.59        
Core18: 23.81        Core19: 40.36        
Core20: 25.51        Core21: 46.92        
Core22: 24.82        Core23: 43.37        
Core24: 26.69        Core25: 47.62        
Core26: 26.70        Core27: 58.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.44
Socket1: 53.44
DDR read Latency(ns)
Socket0: 64038.66
Socket1: 162.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.44        Core1: 54.80        
Core2: 26.35        Core3: 52.39        
Core4: 25.11        Core5: 55.16        
Core6: 24.55        Core7: 44.41        
Core8: 24.51        Core9: 34.07        
Core10: 24.49        Core11: 57.37        
Core12: 24.53        Core13: 58.04        
Core14: 25.42        Core15: 58.87        
Core16: 23.33        Core17: 46.06        
Core18: 23.81        Core19: 40.06        
Core20: 23.66        Core21: 46.38        
Core22: 26.21        Core23: 43.04        
Core24: 26.31        Core25: 46.69        
Core26: 25.80        Core27: 57.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.37
Socket1: 53.08
DDR read Latency(ns)
Socket0: 64252.65
Socket1: 162.91
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 24569
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14418446538; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14418449922; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7209298004; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7209298004; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7209302773; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7209302773; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7209303273; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7209303273; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7209302018; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7209302018; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007779100; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4501020; Consumed Joules: 274.72; Watts: 45.75; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2329899; Consumed DRAM Joules: 35.65; DRAM Watts: 5.94
S1P0; QPIClocks: 14418525562; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14418529834; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7209348667; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7209348667; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7209348453; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7209348453; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7209348263; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7209348263; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7209348047; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7209348047; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004933958; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8979500; Consumed Joules: 548.07; Watts: 91.27; Thermal headroom below TjMax: 45
S1; Consumed DRAM energy units: 6661990; Consumed DRAM Joules: 101.93; DRAM Watts: 16.97
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 60cb
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.40   0.01    0.60     150 K    768 K    0.80    0.10    0.00    0.02     8400        1        1     69
   1    1     0.14   0.12   1.20    1.20     130 M    156 M    0.16    0.19    0.09    0.11     3192    16755       17     50
   2    0     0.00   0.46   0.00    0.60      55 K    305 K    0.82    0.10    0.00    0.02      168        0        0     68
   3    1     0.20   0.17   1.20    1.20     121 M    146 M    0.17    0.21    0.06    0.07     2688    17230      226     50
   4    0     0.00   0.35   0.00    0.60    5001       65 K    0.92    0.12    0.00    0.02      616        0        0     69
   5    1     0.10   0.09   1.20    1.20     143 M    169 M    0.15    0.17    0.14    0.16     4256    20620       22     50
   6    0     0.00   0.34   0.00    0.60    6719       68 K    0.90    0.10    0.00    0.02     2072        0        0     68
   7    1     0.17   0.18   0.90    1.20      76 M     93 M    0.18    0.20    0.05    0.06     2968    16157      514     50
   8    0     0.00   0.40   0.00    0.60    6040       59 K    0.90    0.11    0.00    0.02      896        0        0     67
   9    1     0.10   0.60   0.17    0.60    3626 K   5953 K    0.39    0.43    0.00    0.01      168      236       46     51
  10    0     0.00   0.40   0.00    0.60    4136       56 K    0.93    0.13    0.00    0.02      168        0        0     67
  11    1     0.19   0.16   1.20    1.20     146 M    173 M    0.16    0.18    0.08    0.09     3080    10769       32     48
  12    0     0.00   0.39   0.00    0.60    3854       53 K    0.93    0.14    0.00    0.02      280        0        0     68
  13    1     0.10   0.08   1.20    1.20     166 M    196 M    0.15    0.15    0.17    0.20     2800    14289        4     48
  14    0     0.00   0.39   0.00    0.60    3681       55 K    0.93    0.15    0.00    0.02        0        0        0     68
  15    1     0.13   0.11   1.20    1.20     158 M    185 M    0.15    0.16    0.12    0.14     3304    11894        7     48
  16    0     0.00   0.53   0.00    0.60      29 K     88 K    0.66    0.16    0.00    0.01     1624        1        1     69
  17    1     0.12   0.18   0.69    1.19      59 M     72 M    0.18    0.21    0.05    0.06     1120    11551      121     49
  18    0     0.00   0.36   0.00    0.60    5991       62 K    0.90    0.12    0.00    0.02     1400        0        0     69
  19    1     0.39   0.34   1.16    1.20      86 M    111 M    0.22    0.22    0.02    0.03     3584    16017      184     50
  20    0     0.01   0.44   0.01    0.60     199 K   1305 K    0.85    0.09    0.00    0.03      448        1        1     69
  21    1     0.06   0.13   0.49    0.99      54 M     64 M    0.16    0.20    0.09    0.10     2520    11425       17     51
  22    0     0.00   0.44   0.01    0.60     106 K    757 K    0.86    0.08    0.00    0.03      224        0        1     69
  23    1     0.16   0.18   0.85    1.20      70 M     86 M    0.18    0.23    0.04    0.05      280    12733      386     52
  24    0     0.00   0.44   0.00    0.60      66 K    481 K    0.86    0.09    0.00    0.02      504        0        0     69
  25    1     0.11   0.17   0.66    1.19      56 M     68 M    0.17    0.21    0.05    0.06     1400     9619       44     51
  26    0     0.00   0.43   0.00    0.60      19 K    181 K    0.89    0.09    0.00    0.02      616        1        0     69
  27    1     0.08   0.07   1.11    1.20     159 M    185 M    0.14    0.15    0.19    0.22     3024    16871       25     52
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.43   0.00    0.60     662 K   4307 K    0.85    0.09    0.00    0.02    17416        4        3     60
 SKT    1     0.15   0.16   0.94    1.18    1435 M   1715 M    0.16    0.19    0.07    0.08    34384   186166     1645     45
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.16   0.47    1.17    1436 M   1719 M    0.16    0.19    0.07    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   20 G ; Active cycles:  133 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 40.46 %

 C1 core residency: 11.36 %; C3 core residency: 0.18 %; C6 core residency: 48.00 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.16 => corresponds to 3.93 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.86 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       48 G     48 G   |   50%    50%   
 SKT    1       21 G     21 G   |   22%    22%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  140 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.92     0.31     229.87      29.76         169.01
 SKT   1    177.96    126.17     460.16      85.25         192.32
---------------------------------------------------------------------------------------------------------------
       *    178.88    126.48     690.04     115.01         192.35
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
