
*** Running vivado
    with args -log LecturaBotones.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source LecturaBotones.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source LecturaBotones.tcl -notrace
Command: synth_design -top LecturaBotones -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3900
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1119.258 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'LecturaBotones' [D:/Documents/Workspaces/Vivado_Workspace/temp/ClaveSecreta/ClaveSecreta.srcs/sources_1/new/LecturaBotones.vhd:48]
INFO: [Synth 8-3491] module 'pulseCleaner' declared at 'D:/Documents/Workspaces/Vivado_Workspace/temp/ClaveSecreta/ClaveSecreta.srcs/sources_1/new/pulseCleaner.vhd:34' bound to instance 'cln' of component 'pulseCleaner' [D:/Documents/Workspaces/Vivado_Workspace/temp/ClaveSecreta/ClaveSecreta.srcs/sources_1/new/LecturaBotones.vhd:83]
INFO: [Synth 8-638] synthesizing module 'pulseCleaner' [D:/Documents/Workspaces/Vivado_Workspace/temp/ClaveSecreta/ClaveSecreta.srcs/sources_1/new/pulseCleaner.vhd:44]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pulseCleaner' (1#1) [D:/Documents/Workspaces/Vivado_Workspace/temp/ClaveSecreta/ClaveSecreta.srcs/sources_1/new/pulseCleaner.vhd:44]
INFO: [Synth 8-3491] module 'codificador' declared at 'D:/Documents/Workspaces/Vivado_Workspace/temp/ClaveSecreta/ClaveSecreta.srcs/sources_1/new/codificador.vhd:34' bound to instance 'codif' of component 'codificador' [D:/Documents/Workspaces/Vivado_Workspace/temp/ClaveSecreta/ClaveSecreta.srcs/sources_1/new/LecturaBotones.vhd:87]
INFO: [Synth 8-638] synthesizing module 'codificador' [D:/Documents/Workspaces/Vivado_Workspace/temp/ClaveSecreta/ClaveSecreta.srcs/sources_1/new/codificador.vhd:45]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'codificador' (2#1) [D:/Documents/Workspaces/Vivado_Workspace/temp/ClaveSecreta/ClaveSecreta.srcs/sources_1/new/codificador.vhd:45]
INFO: [Synth 8-3491] module 'Integer_ShiftRegister' declared at 'D:/Documents/Workspaces/Vivado_Workspace/temp/ClaveSecreta/ClaveSecreta.srcs/sources_1/new/Integer_ShiftRegister.vhd:25' bound to instance 'sr' of component 'Integer_ShiftRegister' [D:/Documents/Workspaces/Vivado_Workspace/temp/ClaveSecreta/ClaveSecreta.srcs/sources_1/new/LecturaBotones.vhd:92]
INFO: [Synth 8-638] synthesizing module 'Integer_ShiftRegister' [D:/Documents/Workspaces/Vivado_Workspace/temp/ClaveSecreta/ClaveSecreta.srcs/sources_1/new/Integer_ShiftRegister.vhd:38]
	Parameter N bound to: 5 - type: integer 
	Parameter M bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'integerMemoryCell' declared at 'D:/Documents/Workspaces/Vivado_Workspace/temp/ClaveSecreta/ClaveSecreta.srcs/sources_1/new/integerMemoryCell.vhd:34' bound to instance 'mc' of component 'integerMemoryCell' [D:/Documents/Workspaces/Vivado_Workspace/temp/ClaveSecreta/ClaveSecreta.srcs/sources_1/new/Integer_ShiftRegister.vhd:54]
INFO: [Synth 8-638] synthesizing module 'integerMemoryCell' [D:/Documents/Workspaces/Vivado_Workspace/temp/ClaveSecreta/ClaveSecreta.srcs/sources_1/new/integerMemoryCell.vhd:46]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'integerMemoryCell' (3#1) [D:/Documents/Workspaces/Vivado_Workspace/temp/ClaveSecreta/ClaveSecreta.srcs/sources_1/new/integerMemoryCell.vhd:46]
INFO: [Synth 8-3491] module 'integerMemoryCell' declared at 'D:/Documents/Workspaces/Vivado_Workspace/temp/ClaveSecreta/ClaveSecreta.srcs/sources_1/new/integerMemoryCell.vhd:34' bound to instance 'mc' of component 'integerMemoryCell' [D:/Documents/Workspaces/Vivado_Workspace/temp/ClaveSecreta/ClaveSecreta.srcs/sources_1/new/Integer_ShiftRegister.vhd:62]
INFO: [Synth 8-3491] module 'integerMemoryCell' declared at 'D:/Documents/Workspaces/Vivado_Workspace/temp/ClaveSecreta/ClaveSecreta.srcs/sources_1/new/integerMemoryCell.vhd:34' bound to instance 'mc' of component 'integerMemoryCell' [D:/Documents/Workspaces/Vivado_Workspace/temp/ClaveSecreta/ClaveSecreta.srcs/sources_1/new/Integer_ShiftRegister.vhd:62]
INFO: [Synth 8-3491] module 'integerMemoryCell' declared at 'D:/Documents/Workspaces/Vivado_Workspace/temp/ClaveSecreta/ClaveSecreta.srcs/sources_1/new/integerMemoryCell.vhd:34' bound to instance 'mc' of component 'integerMemoryCell' [D:/Documents/Workspaces/Vivado_Workspace/temp/ClaveSecreta/ClaveSecreta.srcs/sources_1/new/Integer_ShiftRegister.vhd:62]
INFO: [Synth 8-3491] module 'integerMemoryCell' declared at 'D:/Documents/Workspaces/Vivado_Workspace/temp/ClaveSecreta/ClaveSecreta.srcs/sources_1/new/integerMemoryCell.vhd:34' bound to instance 'mc' of component 'integerMemoryCell' [D:/Documents/Workspaces/Vivado_Workspace/temp/ClaveSecreta/ClaveSecreta.srcs/sources_1/new/Integer_ShiftRegister.vhd:62]
INFO: [Synth 8-3491] module 'integerMemoryCell' declared at 'D:/Documents/Workspaces/Vivado_Workspace/temp/ClaveSecreta/ClaveSecreta.srcs/sources_1/new/integerMemoryCell.vhd:34' bound to instance 'mc' of component 'integerMemoryCell' [D:/Documents/Workspaces/Vivado_Workspace/temp/ClaveSecreta/ClaveSecreta.srcs/sources_1/new/Integer_ShiftRegister.vhd:62]
INFO: [Synth 8-3491] module 'integerMemoryCell' declared at 'D:/Documents/Workspaces/Vivado_Workspace/temp/ClaveSecreta/ClaveSecreta.srcs/sources_1/new/integerMemoryCell.vhd:34' bound to instance 'mc' of component 'integerMemoryCell' [D:/Documents/Workspaces/Vivado_Workspace/temp/ClaveSecreta/ClaveSecreta.srcs/sources_1/new/Integer_ShiftRegister.vhd:62]
INFO: [Synth 8-3491] module 'integerMemoryCell' declared at 'D:/Documents/Workspaces/Vivado_Workspace/temp/ClaveSecreta/ClaveSecreta.srcs/sources_1/new/integerMemoryCell.vhd:34' bound to instance 'mc' of component 'integerMemoryCell' [D:/Documents/Workspaces/Vivado_Workspace/temp/ClaveSecreta/ClaveSecreta.srcs/sources_1/new/Integer_ShiftRegister.vhd:62]
INFO: [Synth 8-3491] module 'integerMemoryCell' declared at 'D:/Documents/Workspaces/Vivado_Workspace/temp/ClaveSecreta/ClaveSecreta.srcs/sources_1/new/integerMemoryCell.vhd:34' bound to instance 'mc' of component 'integerMemoryCell' [D:/Documents/Workspaces/Vivado_Workspace/temp/ClaveSecreta/ClaveSecreta.srcs/sources_1/new/Integer_ShiftRegister.vhd:62]
INFO: [Synth 8-3491] module 'integerMemoryCell' declared at 'D:/Documents/Workspaces/Vivado_Workspace/temp/ClaveSecreta/ClaveSecreta.srcs/sources_1/new/integerMemoryCell.vhd:34' bound to instance 'mc' of component 'integerMemoryCell' [D:/Documents/Workspaces/Vivado_Workspace/temp/ClaveSecreta/ClaveSecreta.srcs/sources_1/new/Integer_ShiftRegister.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'Integer_ShiftRegister' (4#1) [D:/Documents/Workspaces/Vivado_Workspace/temp/ClaveSecreta/ClaveSecreta.srcs/sources_1/new/Integer_ShiftRegister.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'LecturaBotones' (5#1) [D:/Documents/Workspaces/Vivado_Workspace/temp/ClaveSecreta/ClaveSecreta.srcs/sources_1/new/LecturaBotones.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1119.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1119.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1119.258 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1119.258 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/Workspaces/Vivado_Workspace/temp/ClaveSecreta/ClaveSecreta.srcs/constrs_1/new/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [D:/Documents/Workspaces/Vivado_Workspace/temp/ClaveSecreta/ClaveSecreta.srcs/constrs_1/new/Nexys-4-DDR-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1119.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1119.258 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1119.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1119.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1119.258 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'COUT_temp_reg' [D:/Documents/Workspaces/Vivado_Workspace/temp/ClaveSecreta/ClaveSecreta.srcs/sources_1/new/codificador.vhd:52]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1119.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1119.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1119.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1119.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1119.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1119.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1119.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1119.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1119.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1119.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1119.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT5 |     1|
|2     |FDCE |    10|
|3     |IBUF |     6|
|4     |OBUF |    30|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1119.258 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1119.258 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1119.258 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1119.258 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1128.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d8773c0f
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 1128.730 ; gain = 9.473
INFO: [Common 17-1381] The checkpoint 'D:/Documents/Workspaces/Vivado_Workspace/temp/ClaveSecreta/ClaveSecreta.runs/synth_1/LecturaBotones.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file LecturaBotones_utilization_synth.rpt -pb LecturaBotones_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 21 10:57:21 2022...
