{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 13 21:21:04 2022 " "Info: Processing started: Tue Dec 13 21:21:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lb8_4 -c lb8_4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lb8_4 -c lb8_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v83_du.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v83_du.v" { { "Info" "ISGN_ENTITY_NAME" "1 v83_du " "Info: Found entity 1: v83_du" {  } { { "v83_du.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab8_4/v83_du.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s83_du.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file s83_du.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 s83_du " "Info: Found entity 1: s83_du" {  } { { "s83_du.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab8_4/s83_du.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv83_du.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sv83_du.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sv83_du " "Info: Found entity 1: sv83_du" {  } { { "sv83_du.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab8_4/sv83_du.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "sv83_du " "Info: Elaborating entity \"sv83_du\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "v83_du v83_du:inst1 " "Info: Elaborating entity \"v83_du\" for hierarchy \"v83_du:inst1\"" {  } { { "sv83_du.bdf" "inst1" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab8_4/sv83_du.bdf" { { 176 200 320 272 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 v83_du.v(5) " "Warning (10230): Verilog HDL assignment warning at v83_du.v(5): truncated value with size 32 to match size of target (4)" {  } { { "v83_du.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab8_4/v83_du.v" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s83_du s83_du:inst " "Info: Elaborating entity \"s83_du\" for hierarchy \"s83_du:inst\"" {  } { { "sv83_du.bdf" "inst" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab8_4/sv83_du.bdf" { { 64 200 328 160 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4count s83_du:inst\|4count:inst " "Info: Elaborating entity \"4count\" for hierarchy \"s83_du:inst\|4count:inst\"" {  } { { "s83_du.bdf" "inst" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab8_4/s83_du.bdf" { { 120 112 232 312 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "s83_du:inst\|4count:inst " "Info: Elaborated megafunction instantiation \"s83_du:inst\|4count:inst\"" {  } { { "s83_du.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab8_4/s83_du.bdf" { { 120 112 232 312 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Info: Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Info: Implemented 11 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Info: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 13 21:21:04 2022 " "Info: Processing ended: Tue Dec 13 21:21:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
