Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Aug  1 08:49:02 2020
| Host         : WIN-ELK4S7USPLQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Example_Top_control_sets_placed.rpt
| Design       : Example_Top
| Device       : xc7k325t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   144 |
|    Minimum number of control sets                        |   144 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   321 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   144 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |    23 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |    12 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     4 |
| >= 16              |    84 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2304 |          518 |
| No           | No                    | Yes                    |             112 |           33 |
| No           | Yes                   | No                     |            3185 |          882 |
| Yes          | No                    | No                     |            1485 |          384 |
| Yes          | No                    | Yes                    |             128 |           26 |
| Yes          | Yes                   | No                     |             737 |          207 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                       Clock Signal                                                      |                                                                          Enable Signal                                                                         |                                                         Set/Reset Signal                                                         | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/wrPtrFull/wDirSet |                                                                                                                                                                | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifo/fifo/rdPtrEmpty/wDirClr          |                1 |              1 |
|  inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/fifo/wrPtrFull/wDirSet     |                                                                                                                                                                | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/fifo/rdPtrEmpty/wDirClr              |                1 |              1 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               |                                                                                                                                                                | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rMaxPayloadShift[1]_i_1_n_0                      |                1 |              1 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pipe_oobclk_in                                                         |                                                                                                                                                                | inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/phy_rdy_n_int_i_2_n_0                                                 |                1 |              1 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               |                                                                                                                                                                | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rMaxPayloadTrain[2]_i_1_n_0                      |                1 |              1 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               |                                                                                                                                                                | inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/user_reset_out_i_1_n_0                                                         |                2 |              2 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/CLK                                                                    |                                                                                                                                                                |                                                                                                                                  |                1 |              2 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pipe_oobclk_in                                                         |                                                                                                                                                                | inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/sys_rst_n_0                                                           |                1 |              2 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/txEng/upper/rMainState[3]_i_1_n_0                                                                  | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/SR[0]                                                                |                1 |              4 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               |                                                                                                                                                                | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/writer/rMaxPayloadShift[2]                |                1 |              4 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/fifo/FSM_onehot_rState_reg[1]_0[0]                                                  | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/SR[0]                                                                |                1 |              4 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/txEng/upper/rCapState[3]_i_1_n_0                                                                   | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/SR[0]                                                                |                1 |              4 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/txEng/lower/rData[63]_i_1__0_n_0                                                                   | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/txEng/lower/rData[19]_i_1__2_n_0                                     |                2 |              4 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/CLK                                                                    | inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/index[4]_i_1__0_n_0                                 | inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                  |                2 |              5 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/CLK                                                                    | inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/index[4]_i_1_n_0                                    | inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                  |                2 |              5 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/CLK                                                                    | inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index[4]_i_1__2_n_0                                 | inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                  |                2 |              5 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/CLK                                                                    | inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/index[4]_i_1__1_n_0                                 | inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                  |                2 |              5 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               |                                                                                                                                                                | inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/sys_rst_n_0                                                           |                1 |              5 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_output/rTag                                                                | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/SR[0]                                                                |                1 |              5 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_output/rTagCurr                                                            |                                                                                                                                  |                1 |              5 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/sgListReader/_rRdState                                                  | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/writer/RST0                               |                1 |              5 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               |                                                                                                                                                                | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rLen[4]_i_1__2_n_0                 |                2 |              5 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               |                                                                                                                                                                | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/SS[0]                                                 |                2 |              5 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/mapRam/WEA                                                                      | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/SR[0]                                                                |                1 |              5 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               |                                                                                                                                                                | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/writer/rLen[4]_i_1__3_n_0                 |                1 |              5 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/rChnlShft[4]_i_1_n_0                                                                         |                                                                                                                                  |                1 |              5 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/FSM_onehot_rState_reg_n_0_[2]                                                       |                                                                                                                                  |                1 |              5 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/rDataDone_i_1_n_0                                                                            | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/SR[0]                                                                |                1 |              5 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/FSM_onehot_rReqState[4]_i_1_n_0                                                              | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/SR[0]                                                                |                1 |              5 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/FSM_onehot_rCplState[4]_i_1_n_0                                                              | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/SR[0]                                                                |                2 |              5 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgListReader/_rRdState                                                  | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/RST00_out                          |                1 |              5 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/CLK                                                                    | inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/p_1_in | inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                  |                2 |              6 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/txEng/upper/rCountOdd32_i_1_n_0                                                                    |                                                                                                                                  |                3 |              6 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pipe_oobclk_in                                                         |                                                                                                                                                                | inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_1                                                                         |                3 |              7 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/mapRam/WEA                                                                      |                                                                                                                                  |                1 |              8 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               |                                                                                                                                                                | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/SR[0]                             |                4 |              8 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               |                                                                                                                                                                | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/SR[0]                             |                3 |              8 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               |                                                                                                                                                                | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/rWr_reg_0                                             |                2 |              8 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/fifo/mem/rReqWen_reg[0]                                                             | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/SR[0]                                                                |                1 |              8 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/writer/rTxState[7]_i_2_n_0                                              | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/monitor/rRst_reg[0]                       |                2 |              8 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rRxState[7]_i_1_n_0                                              | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/AR[0]                                     |                4 |              8 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_output/rErrLast_i_1_n_0                                                    |                                                                                                                                  |                2 |              8 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/fifo/rRdPtr0                                                                        | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/SR[0]                                                                |                2 |              8 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/rState[7]_i_1_n_0                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/AR[0]                                     |                4 |              8 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/rState[7]_i_1__0_n_0                                            | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/AR[0]                                     |                3 |              8 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_output/rWords[7]_i_1_n_0                                                   |                                                                                                                                  |                4 |              9 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               |                                                                                                                                                                | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/writer/rAckCount[9]_i_1_n_0               |                3 |             10 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/monitor/_rState                                                         | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/AR[0]                                     |                3 |             10 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               |                                                                                                                                                                | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/SR[0]                                     |                3 |             11 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/txEng/lower/rLen[9]_i_1_n_0                                                                        |                                                                                                                                  |                5 |             11 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               |                                                                                                                                                                | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/rRst_reg_0[0]                             |                3 |             11 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_output/rDataAddr                                                           | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/SR[0]                                                                |                5 |             11 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/txEng/upper/rCount[9]_i_1_n_0                                                                      |                                                                                                                                  |                4 |             11 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/_rMainState                                                      | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/AR[0]                                     |                4 |             12 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pipe_oobclk_in                                                         |                                                                                                                                                                |                                                                                                                                  |                2 |             12 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/pcie_7x_i/E[0]                                                                                    | inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/pcie_top_i/tx_inst/xhdl12.tx_thrl_ctl_inst/lnk_up_trig                         |                2 |             13 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pipe_oobclk_in                                                         | inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__0_n_0                            |                                                                                                                                  |                7 |             15 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pipe_oobclk_in                                                         | inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__2_n_0                            |                                                                                                                                  |                5 |             15 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pipe_oobclk_in                                                         | inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__1_n_0                            |                                                                                                                                  |                6 |             15 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pipe_oobclk_in                                                         | inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1_n_0                               |                                                                                                                                  |                5 |             15 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/p_1_in                                                               |                                                                                                                                  |                2 |             16 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/WEA0__0                                                                         |                                                                                                                                  |                2 |             16 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/txEng/lower/rInitIsLast_i_1_n_0                                                                    |                                                                                                                                  |                4 |             16 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               |                                                                                                                                                                | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/p_0_in[4]                              |                4 |             16 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               |                                                                                                                                                                | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/rFinish[31]_i_1_n_0                    |                3 |             16 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_input/p_2_in                                                               |                                                                                                                                  |                2 |             16 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/writer/_rMainState__4                                                   | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/AR[0]                                     |                6 |             16 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pipe_oobclk_in                                                         | inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff                                          | inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                      |               10 |             19 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pipe_oobclk_in                                                         | inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff                                          | inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                      |               10 |             19 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pipe_oobclk_in                                                         | inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff                                          | inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                      |                8 |             19 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pipe_oobclk_in                                                         | inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff                                          | inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                      |                8 |             19 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/txEng/lower/E[0]                                                                                   | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/SR[0]                                                                |                6 |             20 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/monitor/WEBWE[0]                                                        | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/writer/rTxErrd_reg_0[0]                   |                6 |             20 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/txEng/upper/formatter/WEBWE[0]                                                                     | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/SR[0]                                                                |                4 |             20 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/buffer/fifo/rRdPtr0                                                     | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/writer/rTxErrd_reg_0[0]                   |                5 |             20 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgListReader/E[0]                                                       | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/SR[0]                             |                4 |             22 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pipe_oobclk_in                                                         | inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/sel                                                         | inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt[0]_i_1__6_n_0    |                6 |             22 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pipe_oobclk_in                                                         | inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/sel                                                         | inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt[0]_i_1__4_n_0    |                6 |             22 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifoPacker/WEA                                                      | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxReq/SR[0]                             |                6 |             22 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pipe_oobclk_in                                                         | inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/sel                                                         | inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt[0]_i_1__2_n_0    |                6 |             22 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pipe_oobclk_in                                                         | inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/sel                                                         | inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt[0]_i_1__0_n_0    |                6 |             22 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/sgListReader/rRdState_reg[0]_0[0]                                       | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/SR[0]                             |                4 |             22 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/WEA                                                      | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxReq/SR[0]                             |                6 |             22 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               |                                                                                                                                                                | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/writer/rTxErrd_reg_0[0]                   |                8 |             24 |
|  clk_in_IBUF_BUFG                                                                                                       |                                                                                                                                                                |                                                                                                                                  |                7 |             25 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/txEng/upper/formatter/rLen[9]_i_1__1_n_0                                                           | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/txEng/upper/formatter/rInitDone_i_1_n_0                              |                8 |             26 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/rRNW_i_1_n_0                                                                                 |                                                                                                                                  |                9 |             31 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               |                                                                                                                                                                | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/gate/rxSig/sigAtoB/metaFF/SR[0]           |                8 |             32 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               |                                                                                                                                                                | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifoPacker/rDataMasked[31]_i_1__0_n_0 |                7 |             32 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               |                                                                                                                                                                | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgRxFifoPacker/wMask[63]                  |                9 |             32 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               |                                                                                                                                                                | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifoPacker/wMask[63]                  |                7 |             32 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               |                                                                                                                                                                | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/mainFifoPacker/rDataMasked[31]_i_1_n_0    |                8 |             32 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               |                                                                                                                                                                | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/rDataMasked[31]_i_1__1_n_0 |                6 |             32 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               |                                                                                                                                                                | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgTxFifoPacker/wMask[63]                  |                7 |             32 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/sgListReader/rLen[31]_i_1__0_n_0                                        |                                                                                                                                  |               11 |             32 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/reorderQueue/data_output/rClear                                                              | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/SR[0]                                                                |                5 |             32 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgListReader/rLen[31]_i_1_n_0                                           |                                                                                                                                  |                7 |             32 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/fifo/mem/E[0]                                                                       |                                                                                                                                  |                6 |             32 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/writer/_rDoneLen                                                        | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/AR[0]                                     |                8 |             32 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rTxnLenValid                                                     |                                                                                                                                  |                5 |             32 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rReadWords0                                                      |                                                                                                                                  |               11 |             32 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/_rDoneLen                                                        | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/AR[0]                                     |                8 |             32 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/gate/countSync/sigBtoA/metaFF/Q_reg_0[0]                                |                                                                                                                                  |                5 |             32 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/rDataOut[31]_i_1_n_0                                                                         |                                                                                                                                  |               10 |             32 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/rDataOut[31]_i_1_n_0                                                                         | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/rDataOut[63]_i_1_n_0                                           |                6 |             32 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/gate/countSync/sigAtoB/metaFF/E[0]                                      |                                                                                                                                  |                6 |             32 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/rReqData[31]_i_1_n_0                                                                         |                                                                                                                                  |               16 |             32 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | GEN_CHNL_TESTER[0].inst_chnl_tester/rLen__0                                                                                                                    | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/SR[0]                                                                |                9 |             32 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | GEN_CHNL_TESTER[0].inst_chnl_tester/rCount__1_0                                                                                                                | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/SR[0]                                                                |                6 |             32 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               |                                                                                                                                                                | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/txEng/upper/SR[0]                                                    |                6 |             32 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               |                                                                                                                                                                | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/writer/p_0_in                             |                8 |             32 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/writer/D[0]                                                             |                                                                                                                                  |                9 |             33 |
|  inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk                              |                                                                                                                                                                |                                                                                                                                  |                8 |             36 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/fifo/mem/FSM_onehot_rState_reg[2][0]                                                |                                                                                                                                  |                8 |             45 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/FSM_onehot_rReqState_reg_n_0_[0]                                                             |                                                                                                                                  |                9 |             46 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/txEng/upper/formatter/rLen[9]_i_1__1_n_0                                                           |                                                                                                                                  |               15 |             48 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/txEng/lower/rData[63]_i_1__0_n_0                                                                   |                                                                                                                                  |               22 |             62 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/sgListReader/_rAddr                                                     |                                                                                                                                  |               17 |             63 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/sgListReader/_rAddr                                                     |                                                                                                                                  |               14 |             63 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/fifo/mem/E[0]                                                      |                                                                                                                                  |               17 |             64 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | GEN_CHNL_TESTER[0].inst_chnl_tester/rData__0                                                                                                                   | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/SR[0]                                                                |               11 |             64 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/fifo/wrPtrFull/FSM_sequential_rState_reg[0]                        | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/fifo/wrPtrFull/rFull_reg_3           |               12 |             64 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/txEng/upper/formatter/rInitDone_i_1_n_0                                                            |                                                                                                                                  |               10 |             64 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/rData[63]_i_1_n_0                                                       |                                                                                                                                  |               19 |             64 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/rCache[63]_i_1_n_0                                                      |                                                                                                                                  |               15 |             64 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               |                                                                                                                                                                | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/writer/rMainState_reg[3]__0_0[0]          |               16 |             64 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/E[0]                                                             |                                                                                                                                  |               20 |             72 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pipe_oobclk_in                                                         |                                                                                                                                                                | inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2              |               21 |             72 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/writer/E[0]                                                             |                                                                                                                                  |               18 |             72 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               |                                                                                                                                                                | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rMainState_reg[3]__0_0[0]          |               19 |             75 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/txEng/upper/rCapIsWr_i_1_n_0                                                                       |                                                                                                                                  |               19 |             78 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               |                                                                                                                                                                | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/rxPort/reader/rRst_reg[0]                        |               21 |             84 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/gate/fifo/wrPtrFull/WR_VALID0                                           |                                                                                                                                  |               11 |             88 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/fifo/mem/rReqWen_reg[0]                                                             |                                                                                                                                  |               13 |            104 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pipe_oobclk_in                                                         |                                                                                                                                                                | inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/SS[0]                          |               22 |            106 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               |                                                                                                                                                                | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/rxEng/rxEngReq/rAddr_reg[4]_0[4]                                     |               26 |            128 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               |                                                                                                                                                                | inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/user_reset_out_reg_0                                                           |               42 |            177 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/txEng/lower/rFifoRenIssued                                                                         |                                                                                                                                  |               38 |            192 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pipe_oobclk_in                                                         |                                                                                                                                                                | inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/Q                                                                     |               93 |            314 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               |                                                                                                                                                                | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/SR[0]                                                                |              102 |            344 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/CLK                                                                    |                                                                                                                                                                | inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                  |              110 |            364 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               |                                                                                                                                                                | inst_gvi_pcie/pcie_wrapper/app/endpoint/endpoint64.endpoint/channels[0].channel/txPort/AR[0]                                     |              116 |            372 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/pipe_oobclk_in                                                         |                                                                                                                                                                | inst_gvi_pcie/pcie_wrapper/pcie_k7_gen2x4/U0/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                      |              210 |            757 |
|  inst_gvi_pcie/pcie_wrapper/ext_clk.pipe_clock_i/mmcm_i_0                                                               |                                                                                                                                                                |                                                                                                                                  |              508 |           2412 |
+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


