
*** Running vivado
    with args -log top_VGA_CAMERA.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_VGA_CAMERA.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_VGA_CAMERA.tcl -notrace
Command: link_design -top top_VGA_CAMERA -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'd:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'U_clk_gene'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.149 . Memory (MB): peak = 1107.102 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7339 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_VGA_CAMERA' is not ideal for floorplanning, since the cellview 'DepthAlgorithm_Census' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, U_clk_gene/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'U_clk_gene/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [d:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'U_clk_gene/inst'
Finished Parsing XDC File [d:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'U_clk_gene/inst'
Parsing XDC File [d:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'U_clk_gene/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1512.707 ; gain = 405.605
Finished Parsing XDC File [d:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'U_clk_gene/inst'
Parsing XDC File [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
[libprotobuf ERROR C:\w10\HEAD\src\ext\protobuf\build\lnx64\protobuf-3.7.1\src\google\protobuf\wire_format_lite.cc:611] String field 'HDMetricDBGroup.MetricMapEntry.value' contains invalid UTF-8 data when parsing a protocol buffer. Use the 'bytes' type if you intend to send raw bytes. 
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1512.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1512.707 ; gain = 405.605
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port SDA_L expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port SDA_R expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 2 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.887 . Memory (MB): peak = 1512.707 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 221263200

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.613 . Memory (MB): peak = 1521.891 ; gain = 9.184

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d5a72fff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.817 . Memory (MB): peak = 1727.664 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 5 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1d9376097

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.957 . Memory (MB): peak = 1727.664 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1732c2689

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1727.664 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_IBUF_BUFG_inst to drive 83 load(s) on clock net clk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 15b09e6f4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1727.664 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 15b09e6f4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1727.664 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 15b09e6f4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1727.664 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               5  |                                              2  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              2  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1727.664 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 169c1da69

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1727.664 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 33 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 66
Ending PowerOpt Patch Enables Task | Checksum: 169c1da69

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 1892.910 ; gain = 0.000
Ending Power Optimization Task | Checksum: 169c1da69

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1892.910 ; gain = 165.246

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 169c1da69

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1892.910 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1892.910 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 169c1da69

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1892.910 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1892.910 ; gain = 380.203
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1892.910 ; gain = 0.000
[libprotobuf ERROR C:\w10\HEAD\src\ext\protobuf\build\lnx64\protobuf-3.7.1\src\google\protobuf\wire_format_lite.cc:611] String field 'HDMetricDBGroup.MetricMapEntry.value' contains invalid UTF-8 data when serializing a protocol buffer. Use the 'bytes' type if you intend to send raw bytes. 
INFO: [Common 17-1381] The checkpoint 'D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.runs/impl_1/top_VGA_CAMERA_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_VGA_CAMERA_drc_opted.rpt -pb top_VGA_CAMERA_drc_opted.pb -rpx top_VGA_CAMERA_drc_opted.rpx
Command: report_drc -file top_VGA_CAMERA_drc_opted.rpt -pb top_VGA_CAMERA_drc_opted.pb -rpx top_VGA_CAMERA_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.runs/impl_1/top_VGA_CAMERA_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[13] (net: U_FrameBufferLeft/ADDRARDADDR[13]) which is driven by a register (U_OV7670_SetDataLeft/pix_counter_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[13] (net: U_FrameBufferLeft/ADDRARDADDR[13]) which is driven by a register (U_OV7670_SetDataLeft/pix_counter_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[13] (net: U_FrameBufferLeft/ADDRARDADDR[13]) which is driven by a register (U_OV7670_SetDataLeft/pix_counter_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[13] (net: U_FrameBufferLeft/ADDRARDADDR[13]) which is driven by a register (U_OV7670_SetDataLeft/pix_counter_reg_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[13] (net: U_FrameBufferLeft/ADDRARDADDR[13]) which is driven by a register (U_OV7670_SetDataLeft/v_counter_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[13] (net: U_FrameBufferLeft/ADDRARDADDR[13]) which is driven by a register (U_OV7670_SetDataLeft/v_counter_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[13] (net: U_FrameBufferLeft/ADDRARDADDR[13]) which is driven by a register (U_OV7670_SetDataLeft/v_counter_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[13] (net: U_FrameBufferLeft/ADDRARDADDR[13]) which is driven by a register (U_OV7670_SetDataLeft/v_counter_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[14] (net: U_FrameBufferLeft/ADDRARDADDR[14]) which is driven by a register (U_OV7670_SetDataLeft/pix_counter_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[14] (net: U_FrameBufferLeft/ADDRARDADDR[14]) which is driven by a register (U_OV7670_SetDataLeft/pix_counter_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[14] (net: U_FrameBufferLeft/ADDRARDADDR[14]) which is driven by a register (U_OV7670_SetDataLeft/pix_counter_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[14] (net: U_FrameBufferLeft/ADDRARDADDR[14]) which is driven by a register (U_OV7670_SetDataLeft/pix_counter_reg_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[14] (net: U_FrameBufferLeft/ADDRARDADDR[14]) which is driven by a register (U_OV7670_SetDataLeft/v_counter_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[14] (net: U_FrameBufferLeft/ADDRARDADDR[14]) which is driven by a register (U_OV7670_SetDataLeft/v_counter_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[14] (net: U_FrameBufferLeft/ADDRARDADDR[14]) which is driven by a register (U_OV7670_SetDataLeft/v_counter_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[14] (net: U_FrameBufferLeft/ADDRARDADDR[14]) which is driven by a register (U_OV7670_SetDataLeft/v_counter_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[14] (net: U_FrameBufferLeft/ADDRARDADDR[14]) which is driven by a register (U_OV7670_SetDataLeft/v_counter_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[14] (net: U_FrameBufferLeft/ADDRARDADDR[14]) which is driven by a register (U_OV7670_SetDataLeft/v_counter_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[14] (net: U_FrameBufferLeft/ADDRARDADDR[14]) which is driven by a register (U_OV7670_SetDataLeft/v_counter_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[14] (net: U_FrameBufferLeft/ADDRARDADDR[14]) which is driven by a register (U_OV7670_SetDataLeft/v_counter_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRARDADDR[10] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRARDADDR[6]) which is driven by a register (U_top_SCCB_L/U_SCCB/rom_addr_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRARDADDR[11] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRARDADDR[7]) which is driven by a register (U_top_SCCB_L/U_SCCB/rom_addr_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRARDADDR[4] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRARDADDR[0]) which is driven by a register (U_top_SCCB_L/U_SCCB/rom_addr_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRARDADDR[5] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRARDADDR[1]) which is driven by a register (U_top_SCCB_L/U_SCCB/rom_addr_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRARDADDR[6] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRARDADDR[2]) which is driven by a register (U_top_SCCB_L/U_SCCB/rom_addr_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRARDADDR[7] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRARDADDR[3]) which is driven by a register (U_top_SCCB_L/U_SCCB/rom_addr_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRARDADDR[8] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRARDADDR[4]) which is driven by a register (U_top_SCCB_L/U_SCCB/rom_addr_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRARDADDR[9] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRARDADDR[5]) which is driven by a register (U_top_SCCB_L/U_SCCB/rom_addr_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRBWRADDR[10] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRBWRADDR[6]) which is driven by a register (U_top_SCCB_R/U_SCCB/rom_addr_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRBWRADDR[11] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRBWRADDR[7]) which is driven by a register (U_top_SCCB_R/U_SCCB/rom_addr_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRBWRADDR[4] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRBWRADDR[0]) which is driven by a register (U_top_SCCB_R/U_SCCB/rom_addr_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRBWRADDR[5] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRBWRADDR[1]) which is driven by a register (U_top_SCCB_R/U_SCCB/rom_addr_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRBWRADDR[6] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRBWRADDR[2]) which is driven by a register (U_top_SCCB_R/U_SCCB/rom_addr_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRBWRADDR[7] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRBWRADDR[3]) which is driven by a register (U_top_SCCB_R/U_SCCB/rom_addr_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRBWRADDR[8] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRBWRADDR[4]) which is driven by a register (U_top_SCCB_R/U_SCCB/rom_addr_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRBWRADDR[9] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRBWRADDR[5]) which is driven by a register (U_top_SCCB_R/U_SCCB/rom_addr_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port SDA_L expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port SDA_R expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 39 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1892.910 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 114dced9d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1892.910 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1892.910 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10d6ad5aa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1892.910 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d2563ce0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1892.910 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d2563ce0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1892.910 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1d2563ce0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1892.910 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f4d0393e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1892.910 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c76c6bab

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1892.910 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 120 LUTNM shape to break, 61 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 3, two critical 117, total 120, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 147 nets or cells. Created 120 new cells, deleted 27 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[12] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_8 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[1] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_19 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[9] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_11 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[5] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_15__0 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[0] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_20 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[10] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_10 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[8] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_12 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[0] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_20__0 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[6] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_14 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[4] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_16__0 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[2] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_18 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[10] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_10__0 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[4] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_16 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[13] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_7 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[8] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_12__0 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[11] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_9 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[3] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_17 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[1] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_19__0 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[14] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_6 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[2] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_18__0 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[7] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_13 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[5] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_15 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[9] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_11__0 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[3] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_17__0 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[6] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_14__0 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[11] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_9__0 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[12] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_8__0 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[7] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_13__0 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[13] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_7__0 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[14] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_6__0 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_0 could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_1 could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_1__0 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1892.910 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          120  |             27  |                   147  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          120  |             27  |                   147  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 18d35327e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1892.910 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 1ca0a8543

Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1892.910 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1ca0a8543

Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1892.910 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 211d21e32

Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1892.910 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 170242425

Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1892.910 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: cf1d236d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1892.910 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: b72e0b22

Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1892.910 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 13e64b223

Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 1892.910 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1abe5feb0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:52 . Memory (MB): peak = 1892.910 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: ecd2e861

Time (s): cpu = 00:00:16 ; elapsed = 00:00:53 . Memory (MB): peak = 1892.910 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 14e1ccbb2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:54 . Memory (MB): peak = 1892.910 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1cdf5f4ff

Time (s): cpu = 00:00:19 ; elapsed = 00:01:02 . Memory (MB): peak = 1892.910 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1cdf5f4ff

Time (s): cpu = 00:00:19 ; elapsed = 00:01:02 . Memory (MB): peak = 1892.910 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2365d4b6b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.125 | TNS=-290818.047 |
Phase 1 Physical Synthesis Initialization | Checksum: 190087972

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.708 . Memory (MB): peak = 1912.160 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1a323033e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.922 . Memory (MB): peak = 1912.160 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 2365d4b6b

Time (s): cpu = 00:00:21 ; elapsed = 00:01:07 . Memory (MB): peak = 1912.160 ; gain = 19.250
INFO: [Place 30-746] Post Placement Timing Summary WNS=-12.516. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:59 ; elapsed = 00:02:27 . Memory (MB): peak = 1912.160 ; gain = 19.250
Phase 4.1 Post Commit Optimization | Checksum: 1d0585637

Time (s): cpu = 00:00:59 ; elapsed = 00:02:27 . Memory (MB): peak = 1912.160 ; gain = 19.250

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d0585637

Time (s): cpu = 00:00:59 ; elapsed = 00:02:27 . Memory (MB): peak = 1912.160 ; gain = 19.250

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|              16x16|                4x4|
|___________|___________________|___________________|
|      South|              32x32|                8x8|
|___________|___________________|___________________|
|       East|              32x32|              16x16|
|___________|___________________|___________________|
|       West|                2x2|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d0585637

Time (s): cpu = 00:00:59 ; elapsed = 00:02:27 . Memory (MB): peak = 1912.160 ; gain = 19.250
Phase 4.3 Placer Reporting | Checksum: 1d0585637

Time (s): cpu = 00:00:59 ; elapsed = 00:02:27 . Memory (MB): peak = 1912.160 ; gain = 19.250

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1912.160 ; gain = 0.000

Time (s): cpu = 00:00:59 ; elapsed = 00:02:27 . Memory (MB): peak = 1912.160 ; gain = 19.250
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1aeaaa4c7

Time (s): cpu = 00:00:59 ; elapsed = 00:02:27 . Memory (MB): peak = 1912.160 ; gain = 19.250
Ending Placer Task | Checksum: c08847e5

Time (s): cpu = 00:00:59 ; elapsed = 00:02:27 . Memory (MB): peak = 1912.160 ; gain = 19.250
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:00 ; elapsed = 00:02:29 . Memory (MB): peak = 1912.160 ; gain = 19.250
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1912.160 ; gain = 0.000
[libprotobuf ERROR C:\w10\HEAD\src\ext\protobuf\build\lnx64\protobuf-3.7.1\src\google\protobuf\wire_format_lite.cc:611] String field 'HDMetricDBGroup.MetricMapEntry.value' contains invalid UTF-8 data when serializing a protocol buffer. Use the 'bytes' type if you intend to send raw bytes. 
INFO: [Common 17-1381] The checkpoint 'D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.runs/impl_1/top_VGA_CAMERA_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_VGA_CAMERA_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1912.160 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_VGA_CAMERA_utilization_placed.rpt -pb top_VGA_CAMERA_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_VGA_CAMERA_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1912.160 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1915.008 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.516 | TNS=-281591.696 |
Phase 1 Physical Synthesis Initialization | Checksum: 155c40539

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1924.930 ; gain = 9.922
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.516 | TNS=-281591.696 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 155c40539

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1924.930 ; gain = 9.922

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.516 | TNS=-281591.696 |
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[2][152]_152[13].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[2][152][13]
INFO: [Physopt 32-735] Processed net U_DepthAlgorithm_Census/mem_R_reg[2][152]_152[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.439 | TNS=-281590.852 |
INFO: [Physopt 32-662] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][154]_322[11].  Did not re-place instance U_DepthAlgorithm_Census/mem_R_reg[1][154][11]
INFO: [Physopt 32-702] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][154]_322[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[2].  Re-placed instance U_vga_controller/U_Pixel_Counter/v_counter_reg[3]
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.436 | TNS=-281518.442 |
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][145]_802[5].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[0][145][5]
INFO: [Physopt 32-735] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][145]_802[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.432 | TNS=-281518.354 |
INFO: [Physopt 32-662] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][101]_269[10].  Did not re-place instance U_DepthAlgorithm_Census/mem_R_reg[1][101][10]
INFO: [Physopt 32-702] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][101]_269[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.430 | TNS=-281501.154 |
INFO: [Physopt 32-572] Net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4].  Did not re-place instance U_vga_controller/U_Pixel_Counter/v_counter_reg[5]
INFO: [Physopt 32-572] Net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net U_vga_controller/U_Pixel_Counter/mem_R[2][71][13]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][71][13]_i_2_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_R[2][71][13]_i_2
INFO: [Physopt 32-572] Net U_vga_controller/U_Pixel_Counter/mem_R[2][71][13]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][71][13]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.430 | TNS=-281412.445 |
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][45]_213[10].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[1][45][10]
INFO: [Physopt 32-735] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][45]_213[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.428 | TNS=-281412.416 |
INFO: [Physopt 32-662] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][59]_716[11].  Did not re-place instance U_DepthAlgorithm_Census/mem_R_reg[0][59][11]
INFO: [Physopt 32-702] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][59]_716[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net U_vga_controller/U_Pixel_Counter/mem_R[0][48][13]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/mem_R[0][48][13]_i_2_n_0.  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_R[0][48][13]_i_2
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/mem_R[0][48][13]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.415 | TNS=-281329.296 |
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][145]_802[13].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[0][145][13]
INFO: [Physopt 32-735] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][145]_802[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.413 | TNS=-281328.947 |
INFO: [Physopt 32-662] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][4]_172[10].  Did not re-place instance U_DepthAlgorithm_Census/mem_R_reg[1][4][10]
INFO: [Physopt 32-702] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][4]_172[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net U_vga_controller/U_Pixel_Counter/mem_R[2][2][13]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][2][13]_i_2_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_R[2][2][13]_i_2
INFO: [Physopt 32-710] Processed net U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_64[0]. Critical path length was reduced through logic transformation on cell U_vga_controller/U_Pixel_Counter/mem_L[1][4][13]_i_1_comp.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][2][13]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.411 | TNS=-281316.374 |
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_L_reg[0][33]_367[1].  Re-placed instance U_DepthAlgorithm_Census/mem_L_reg[0][33][1]
INFO: [Physopt 32-735] Processed net U_DepthAlgorithm_Census/mem_L_reg[0][33]_367[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.410 | TNS=-281315.675 |
INFO: [Physopt 32-572] Net U_vga_controller/U_Pixel_Counter/mem_L[1][16][13]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_L[1][16][13]_i_2_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_L[1][16][13]_i_2
INFO: [Physopt 32-710] Processed net U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_29[0]. Critical path length was reduced through logic transformation on cell U_vga_controller/U_Pixel_Counter/mem_L[1][154][13]_i_1_comp.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/mem_L[1][16][13]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.409 | TNS=-281305.227 |
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][60]_228[12].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[1][60][12]
INFO: [Physopt 32-735] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][60]_228[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.406 | TNS=-281305.605 |
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][22]_679[13].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[0][22][13]
INFO: [Physopt 32-735] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][22]_679[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.405 | TNS=-281304.645 |
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][140]_797[5].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[0][140][5]
INFO: [Physopt 32-735] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][140]_797[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.405 | TNS=-281304.237 |
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][140]_797[12].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[0][140][12]
INFO: [Physopt 32-735] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][140]_797[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.401 | TNS=-281303.946 |
INFO: [Physopt 32-572] Net U_vga_controller/U_Pixel_Counter/mem_R[0][48][13]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_R[0][48][13]_i_2_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_R[0][48][13]_i_2
INFO: [Physopt 32-710] Processed net U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_58[0]. Critical path length was reduced through logic transformation on cell U_vga_controller/U_Pixel_Counter/mem_R[0][59][13]_i_1_comp.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/mem_R[0][48][13]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.401 | TNS=-281290.908 |
INFO: [Physopt 32-662] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][90]_747[11].  Did not re-place instance U_DepthAlgorithm_Census/mem_R_reg[0][90][11]
INFO: [Physopt 32-702] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][90]_747[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net U_vga_controller/U_Pixel_Counter/mem_R[0][16][13]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_R[0][16][13]_i_2_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_R[0][16][13]_i_2
INFO: [Physopt 32-710] Processed net U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_54[0]. Critical path length was reduced through logic transformation on cell U_vga_controller/U_Pixel_Counter/mem_R[0][90][13]_i_1_comp.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/mem_R[0][16][13]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281269.109 |
INFO: [Physopt 32-702] Processed net U_FrameBufferRight/rData[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]_repN.  Did not re-place instance U_vga_controller/U_Pixel_Counter/v_counter_reg[5]_replica
INFO: [Physopt 32-572] Net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[5] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[5].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_15__0
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281261.426 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[0] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[0].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_20
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281260.029 |
INFO: [Physopt 32-702] Processed net U_FrameBufferLeft/rData[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[5] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[5].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_15
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281254.121 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[2] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[2].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_18
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281252.258 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[4] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[4].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_16
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281248.416 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[1] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[1].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_19
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281245.826 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[3] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[3].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_17
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281245.186 |
INFO: [Physopt 32-702] Processed net U_FrameBufferLeft/rData[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[1] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[1].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_19__0
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281243.148 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[0] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[0].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_20__0
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281239.714 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[6] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[6].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_14
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281235.407 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[4] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[4].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_16__0
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281231.944 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[3] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[3].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_17__0
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281229.819 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[0] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[0].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_20
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281226.821 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[14] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[14].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_6
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281224.115 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[3] was not replicated.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[3].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_17
INFO: [Physopt 32-81] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[3]. Replicated 15 times.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281221.437 |
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[3]_repN.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_17_replica
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[3]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281221.059 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[6] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[6].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_14__0
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281216.315 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[0] was not replicated.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[0].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_20
INFO: [Physopt 32-81] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[0]. Replicated 14 times.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281214.743 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[9] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[9].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_11__0
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281211.600 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[5] was not replicated.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[5].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_15
INFO: [Physopt 32-81] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[5]. Replicated 15 times.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281209.388 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[2] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[2].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_18__0
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281207.700 |
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[0]_repN.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_20_replica
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281207.234 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[7] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[7].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_13__0
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281205.837 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[4] was not replicated.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[4].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_16
INFO: [Physopt 32-81] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[4]. Replicated 15 times.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281204.295 |
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[5]_repN.  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_15_replica
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[5]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281204.208 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[5] was not replicated.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[5].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_15__0
INFO: [Physopt 32-81] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[5]. Replicated 11 times.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281202.432 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[13] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[13].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_7
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281199.231 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[9] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[9].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_11
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281195.418 |
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[4]_repN.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_16_replica
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[4]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281194.953 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[12] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[12].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_8__0
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281192.304 |
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[5].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_15__0
INFO: [Physopt 32-81] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[5]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281192.275 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[10] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[10].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_10__0
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281189.190 |
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[5].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_15__0
INFO: [Physopt 32-572] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281187.647 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[7] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[7].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_13
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281184.533 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[4] was not replicated.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[4].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_16__0
INFO: [Physopt 32-81] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[4]. Replicated 14 times.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281181.419 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[0] was not replicated.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[0].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_20__0
INFO: [Physopt 32-81] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[0]. Replicated 14 times.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281178.538 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[3] was not replicated.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[3].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_17__0
INFO: [Physopt 32-81] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[3]. Replicated 13 times.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281176.413 |
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[3].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_17__0
INFO: [Physopt 32-572] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281175.307 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[10] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[10].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_10
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281175.249 |
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[4]_repN.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_16__0_replica
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[4]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281174.871 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[1] was not replicated.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[1].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_19
INFO: [Physopt 32-81] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[1]. Replicated 10 times.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281173.794 |
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[5]_repN.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_15_replica
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[5]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281173.299 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[2] was not replicated.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[2].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_18
INFO: [Physopt 32-81] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[2]. Replicated 9 times.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281172.252 |
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[2].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_18
INFO: [Physopt 32-81] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[2]. Replicated 4 times.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281171.611 |
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[2].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_18
INFO: [Physopt 32-572] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281170.622 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[11] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[11].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_9
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281171.087 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[1] was not replicated.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[1].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_19__0
INFO: [Physopt 32-81] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[1]. Replicated 13 times.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281168.323 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[2] was not replicated.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[2].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_18__0
INFO: [Physopt 32-81] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[2]. Replicated 14 times.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281165.470 |
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[1]_repN.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_19_replica
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[1]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281165.121 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[7] was not replicated.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[7].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_13
INFO: [Physopt 32-81] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[7]. Replicated 14 times.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281163.666 |
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[0]_repN.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_20__0_replica
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281163.317 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[8] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[8].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_12__0
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281161.017 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[12] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[12].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_8
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281161.396 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[13] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[13].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_7__0
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281160.552 |
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[2]_repN_1.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_18__0_replica_1
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[2]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281160.115 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[8] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[8].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_12
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281158.602 |
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[1]_repN_1.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_19__0_replica_1
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[1]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281158.224 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[10] was not replicated.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[10].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_10
INFO: [Physopt 32-81] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[10]. Replicated 15 times.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281154.993 |
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[10]_repN.  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_10_replica
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[10]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281154.935 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[12] was not replicated.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[12].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_8
INFO: [Physopt 32-81] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[12]. Replicated 15 times.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281153.509 |
INFO: [Physopt 32-702] Processed net U_FrameBufferRight/S[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[3]_repN_1.  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_17_replica_1
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[3]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281153.509 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[14] was not replicated.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[14].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_6
INFO: [Physopt 32-81] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[14]. Replicated 13 times.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281152.752 |
INFO: [Physopt 32-662] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][60]_228[12].  Did not re-place instance U_DepthAlgorithm_Census/mem_R_reg[1][60][12]
INFO: [Physopt 32-702] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][60]_228[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4].  Did not re-place instance U_vga_controller/U_Pixel_Counter/v_counter_reg[5]
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/mem_L[1][48][13]_i_2_n_0.  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_L[1][48][13]_i_2
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/mem_L[1][48][13]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.396 | TNS=-281118.497 |
INFO: [Physopt 32-662] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][63]_231[10].  Did not re-place instance U_DepthAlgorithm_Census/mem_R_reg[1][63][10]
INFO: [Physopt 32-702] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][63]_231[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_L[1][48][13]_i_2_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_L[1][48][13]_i_2
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/mem_L[1][48][13]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.392 | TNS=-281017.943 |
INFO: [Physopt 32-662] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][81]_738[10].  Did not re-place instance U_DepthAlgorithm_Census/mem_R_reg[0][81][10]
INFO: [Physopt 32-702] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][81]_738[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_R[0][16][13]_i_2_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_R[0][16][13]_i_2
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/mem_R[0][16][13]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][98][13]_i_3_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_R[2][98][13]_i_3
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][98][13]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.388 | TNS=-280961.947 |
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_L_reg_n_0_[2][88][0].  Re-placed instance U_DepthAlgorithm_Census/mem_L_reg[2][88][0]
INFO: [Physopt 32-735] Processed net U_DepthAlgorithm_Census/mem_L_reg_n_0_[2][88][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.388 | TNS=-280960.026 |
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[2][88]_88[0].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[2][88][0]
INFO: [Physopt 32-735] Processed net U_DepthAlgorithm_Census/mem_R_reg[2][88]_88[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.388 | TNS=-280959.910 |
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[2][88]_88[1].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[2][88][1]
INFO: [Physopt 32-735] Processed net U_DepthAlgorithm_Census/mem_R_reg[2][88]_88[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.388 | TNS=-280956.447 |
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[2][88]_88[2].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[2][88][2]
INFO: [Physopt 32-735] Processed net U_DepthAlgorithm_Census/mem_R_reg[2][88]_88[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.387 | TNS=-280956.388 |
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/Q[0].  Re-placed instance U_vga_controller/U_Pixel_Counter/h_counter_reg[6]
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.366 | TNS=-280377.775 |
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[2][144]_144[0].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[2][144][0]
INFO: [Physopt 32-735] Processed net U_DepthAlgorithm_Census/mem_R_reg[2][144]_144[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.366 | TNS=-280375.098 |
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[2][144]_144[1].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[2][144][1]
INFO: [Physopt 32-735] Processed net U_DepthAlgorithm_Census/mem_R_reg[2][144]_144[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.366 | TNS=-280372.158 |
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[2][144]_144[3].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[2][144][3]
INFO: [Physopt 32-735] Processed net U_DepthAlgorithm_Census/mem_R_reg[2][144]_144[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.334 | TNS=-280369.102 |
INFO: [Physopt 32-662] Processed net U_DepthAlgorithm_Census/mem_L_reg_n_0_[2][94][1].  Did not re-place instance U_DepthAlgorithm_Census/mem_L_reg[2][94][1]
INFO: [Physopt 32-702] Processed net U_DepthAlgorithm_Census/mem_L_reg_n_0_[2][94][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][16][13]_i_2_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_R[2][16][13]_i_2
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][16][13]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][0][13]_i_7_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_R[2][0][13]_i_7
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][0][13]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.333 | TNS=-280207.605 |
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][98][13]_i_3_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_R[2][98][13]_i_3
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][98][13]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][98][13]_i_4_n_0.  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_R[2][98][13]_i_4
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][98][13]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.324 | TNS=-280115.346 |
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/Q[1].  Re-placed instance U_vga_controller/U_Pixel_Counter/h_counter_reg[7]
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.321 | TNS=-280085.776 |
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/Q[0].  Did not re-place instance U_vga_controller/U_Pixel_Counter/h_counter_reg[6]
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][135][13]_i_2_n_0.  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_R[2][135][13]_i_2
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][135][13]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.316 | TNS=-279704.313 |
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][153]_321[10].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[1][153][10]
INFO: [Physopt 32-735] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][153]_321[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.316 | TNS=-279703.439 |
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][153]_321[13].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[1][153][13]
INFO: [Physopt 32-735] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][153]_321[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.316 | TNS=-279702.625 |
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][153]_321[9].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[1][153][9]
INFO: [Physopt 32-735] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][153]_321[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.278 | TNS=-279701.693 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][39]_696[1].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[0][39][1]
INFO: [Physopt 32-735] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][39]_696[1]. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][135][13]_i_2_n_0.  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_R[2][135][13]_i_2
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][135][13]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-662] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][30]_198[11].  Did not re-place instance U_DepthAlgorithm_Census/mem_R_reg[1][30][11]
INFO: [Physopt 32-702] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][30]_198[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_L[1][16][13]_i_2_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_L[1][16][13]_i_2
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/mem_L[1][16][13]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_L[1][0][13]_i_3_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_L[1][0][13]_i_3
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/mem_L[1][0][13]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][0][13]_i_9_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_R[2][0][13]_i_9
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][0][13]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[5]_0.  Re-placed instance U_vga_controller/U_Pixel_Counter/qvga_addr10_i_4
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[5]_0. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5].  Did not re-place instance U_vga_controller/U_Pixel_Counter/v_counter_reg[6]
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[3]_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/qvga_addr10_i_6
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[3]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_44[0].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_L[1][30][13]_i_1
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][39]_207[10].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[1][39][10]
INFO: [Physopt 32-662] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][37]_205[10].  Did not re-place instance U_DepthAlgorithm_Census/mem_R_reg[1][37][10]
INFO: [Physopt 32-702] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][37]_205[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_L[1][32][13]_i_2_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_L[1][32][13]_i_2
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/mem_L[1][32][13]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_45[0].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_L[1][37][13]_i_1
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_L_reg_n_0_[1][144][9].  Re-placed instance U_DepthAlgorithm_Census/mem_L_reg[1][144][9]
INFO: [Physopt 32-662] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][41]_209[12].  Did not re-place instance U_DepthAlgorithm_Census/mem_R_reg[1][41][12]
INFO: [Physopt 32-702] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][41]_209[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_38[0].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_L[1][41][13]_i_1
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_L_reg[0][57]_391[1].  Re-placed instance U_DepthAlgorithm_Census/mem_L_reg[0][57][1]
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]_repN.  Did not re-place instance U_vga_controller/U_Pixel_Counter/v_counter_reg[5]_replica
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_R[0][0][13]_i_2_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_R[0][0][13]_i_2
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/mem_R[0][0][13]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][0][13]_i_8_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_R[2][0][13]_i_8
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][0][13]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[5]_1.  Re-placed instance U_vga_controller/U_Pixel_Counter/qvga_addr10_i_3
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][94]_262[12].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[1][94][12]
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][94]_262[9].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[1][94][9]
INFO: [Physopt 32-662] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][86]_254[8].  Did not re-place instance U_DepthAlgorithm_Census/mem_R_reg[1][86][8]
INFO: [Physopt 32-702] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][86]_254[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_32[0].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_L[1][86][13]_i_1
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[5]_3.  Re-placed instance U_vga_controller/U_Pixel_Counter/qvga_addr10_i_1
INFO: [Physopt 32-662] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][28]_196[13].  Did not re-place instance U_DepthAlgorithm_Census/mem_R_reg[1][28][13]
INFO: [Physopt 32-702] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][28]_196[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_37[0].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_L[1][28][13]_i_1
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][80]_248[11].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[1][80][11]
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[5]_3.  Did not re-place instance U_vga_controller/U_Pixel_Counter/qvga_addr10_i_1
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[5]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_68[0].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_R[0][81][13]_i_1
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_L_reg_n_0_[1][83][9].  Re-placed instance U_DepthAlgorithm_Census/mem_L_reg[1][83][9]
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_L_reg[0][144]_478[1].  Re-placed instance U_DepthAlgorithm_Census/mem_L_reg[0][144][1]
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_L_reg[0][158]_492[0].  Re-placed instance U_DepthAlgorithm_Census/mem_L_reg[0][158][0]
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_L_reg[0][106]_440[1].  Re-placed instance U_DepthAlgorithm_Census/mem_L_reg[0][106][1]
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][0][13]_i_7_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_R[2][0][13]_i_7
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][0][13]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_8[0].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_R[2][94][13]_i_1
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_8[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_FrameBufferLeft/rData[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[3].  Did not re-place instance U_vga_controller/U_Pixel_Counter/v_counter_reg[4]
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[14].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_6__0
INFO: [Physopt 32-702] Processed net U_FrameBufferRight/S[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[3]_repN_1.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_17_replica_1
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[1]_repN_1.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_19_replica_1
INFO: [Physopt 32-702] Processed net U_FrameBufferRight/rData[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[7]_repN.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_13_replica
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[7].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_13__0
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[10]_repN.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_10_replica
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[14]_repN.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_6_replica
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[10].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_10__0
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[12]_repN.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_8_replica
INFO: [Physopt 32-702] Processed net U_FrameBufferLeft/rData[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[0]_repN_1.  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_20__0_replica_1
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[11].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_9__0
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[9].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_11
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[6].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_14
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[12].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_8__0
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[13].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_7
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[11].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_9
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[13].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_7__0
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[0]_repN_1.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_20__0_replica_1
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[6].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_14__0
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[8].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_12__0
INFO: [Physopt 32-702] Processed net U_FrameBufferRight/rData[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[3]_repN_2.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_17_replica_2
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[0]_repN_1.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_20_replica_1
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[14].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_6__0
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[9].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_11__0
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[11].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_9__0
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[1]_repN.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_19__0_replica
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[5]_repN_1.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_15_replica_1
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[8].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_12
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[4]_repN_1.  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_16_replica_1
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[8].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_12
INFO: [Physopt 32-702] Processed net U_FrameBufferRight/rData[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[3]_repN_3.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_17_replica_3
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[3]_repN.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_17_replica
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[4]_0.  Re-placed instance U_vga_controller/U_Pixel_Counter/qvga_addr10_i_5
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[0].  Re-placed instance U_vga_controller/U_Pixel_Counter/v_counter_reg[1]
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1].  Re-placed instance U_vga_controller/U_Pixel_Counter/v_counter_reg[2]
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[0].  Did not re-place instance U_vga_controller/U_Pixel_Counter/v_counter_reg[1]
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[1]_0.  Re-placed instance U_vga_controller/U_Pixel_Counter/qvga_addr10_i_8
Phase 3 Critical Path Optimization | Checksum: 155c40539

Time (s): cpu = 00:00:21 ; elapsed = 00:00:55 . Memory (MB): peak = 1929.633 ; gain = 14.625

Phase 4 Critical Path Optimization
INFO: [Physopt 32-662] Processed net U_DepthAlgorithm_Census/mem_L_reg_n_0_[2][94][1].  Did not re-place instance U_DepthAlgorithm_Census/mem_L_reg[2][94][1]
INFO: [Physopt 32-702] Processed net U_DepthAlgorithm_Census/mem_L_reg_n_0_[2][94][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5].  Did not re-place instance U_vga_controller/U_Pixel_Counter/v_counter_reg[6]
INFO: [Physopt 32-81] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5]. Replicated 1 times.
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_L_reg[0][29]_363[1].  Re-placed instance U_DepthAlgorithm_Census/mem_L_reg[0][29][1]
INFO: [Physopt 32-662] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][92]_749[5].  Did not re-place instance U_DepthAlgorithm_Census/mem_R_reg[0][92][5]
INFO: [Physopt 32-702] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][92]_749[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]_repN.  Did not re-place instance U_vga_controller/U_Pixel_Counter/v_counter_reg[5]_replica
INFO: [Physopt 32-572] Net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net U_vga_controller/U_Pixel_Counter/mem_R[0][16][13]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_R[0][16][13]_i_2_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_R[0][16][13]_i_2
INFO: [Physopt 32-710] Processed net U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_70[0]. Critical path length was reduced through logic transformation on cell U_vga_controller/U_Pixel_Counter/mem_R[0][92][13]_i_1_comp.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5].  Did not re-place instance U_vga_controller/U_Pixel_Counter/v_counter_reg[6]
INFO: [Physopt 32-572] Net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net U_vga_controller/U_Pixel_Counter/mem_R[2][16][13]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][16][13]_i_2_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_R[2][16][13]_i_2
INFO: [Physopt 32-710] Processed net U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_8[0]. Critical path length was reduced through logic transformation on cell U_vga_controller/U_Pixel_Counter/mem_R[2][94][13]_i_1_comp.
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][145]_802[6].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[0][145][6]
INFO: [Physopt 32-662] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][144]_312[13].  Did not re-place instance U_DepthAlgorithm_Census/mem_R_reg[1][144][13]
INFO: [Physopt 32-702] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][144]_312[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net U_vga_controller/U_Pixel_Counter/mem_L[1][16][13]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_L[1][16][13]_i_2_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_L[1][16][13]_i_2
INFO: [Physopt 32-710] Processed net U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_41[0]. Critical path length was reduced through logic transformation on cell U_vga_controller/U_Pixel_Counter/mem_L[1][144][13]_i_1_comp.
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][9]_177[1].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[1][9][1]
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[2][144]_144[2].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[2][144][2]
INFO: [Physopt 32-662] Processed net U_DepthAlgorithm_Census/mem_R_reg[2][82]_82[10].  Did not re-place instance U_DepthAlgorithm_Census/mem_R_reg[2][82][10]
INFO: [Physopt 32-702] Processed net U_DepthAlgorithm_Census/mem_R_reg[2][82]_82[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net U_vga_controller/U_Pixel_Counter/mem_R[2][16][13]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][16][13]_i_2_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_R[2][16][13]_i_2
INFO: [Physopt 32-710] Processed net U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_13[0]. Critical path length was reduced through logic transformation on cell U_vga_controller/U_Pixel_Counter/mem_R[2][82][13]_i_1_comp.
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][151]_808[1].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[0][151][1]
INFO: [Physopt 32-702] Processed net U_FrameBufferRight/rData[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[0].  Did not re-place instance U_vga_controller/U_Pixel_Counter/v_counter_reg[1]
INFO: [Physopt 32-572] Net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[3]_repN.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_17_replica
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net U_vga_controller/U_Pixel_Counter/v_counter_reg[1]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[1]_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/qvga_addr10_i_8
INFO: [Physopt 32-572] Net U_vga_controller/U_Pixel_Counter/v_counter_reg[1]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[1]_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/qvga_addr10_i_8
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_qvga_addr_decoder/P[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][88]_256[10].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[1][88][10]
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][88]_256[11].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[1][88][11]
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][88]_256[8].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[1][88][8]
INFO: [Physopt 32-662] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][140]_797[12].  Did not re-place instance U_DepthAlgorithm_Census/mem_R_reg[0][140][12]
INFO: [Physopt 32-702] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][140]_797[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4].  Did not re-place instance U_vga_controller/U_Pixel_Counter/v_counter_reg[5]
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][8][13]_i_2_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_R[2][8][13]_i_2
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][8][13]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][98][13]_i_3_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_R[2][98][13]_i_3
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][98][13]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][98][13]_i_4_n_0.  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_R[2][98][13]_i_4
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][89]_257[10].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[1][89][10]
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[2][18]_18[13].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[2][18][13]
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[2][154]_154[0].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[2][154][0]
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[2][154]_154[1].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[2][154][1]
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net U_FrameBufferRight/rData[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5].  Did not re-place instance U_vga_controller/U_Pixel_Counter/v_counter_reg[6]
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[3]_repN.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_17_replica
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[1]_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/qvga_addr10_i_8
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_qvga_addr_decoder/P[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
Phase 4 Critical Path Optimization | Checksum: 155c40539

Time (s): cpu = 00:00:27 ; elapsed = 00:01:09 . Memory (MB): peak = 1929.633 ; gain = 14.625
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1929.633 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-12.212 | TNS=-279076.572 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.304  |       2515.124  |          222  |              0  |                   174  |           0  |           2  |  00:01:06  |
|  Total          |          0.304  |       2515.124  |          222  |              0  |                   174  |           0  |           3  |  00:01:06  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1929.633 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 2b606b3a5

Time (s): cpu = 00:00:27 ; elapsed = 00:01:09 . Memory (MB): peak = 1929.633 ; gain = 14.625
INFO: [Common 17-83] Releasing license: Implementation
716 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:30 ; elapsed = 00:01:13 . Memory (MB): peak = 1929.633 ; gain = 17.473
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1932.727 ; gain = 3.094
[libprotobuf ERROR C:\w10\HEAD\src\ext\protobuf\build\lnx64\protobuf-3.7.1\src\google\protobuf\wire_format_lite.cc:611] String field 'HDMetricDBGroup.MetricMapEntry.value' contains invalid UTF-8 data when serializing a protocol buffer. Use the 'bytes' type if you intend to send raw bytes. 
INFO: [Common 17-1381] The checkpoint 'D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.runs/impl_1/top_VGA_CAMERA_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c84f4273 ConstDB: 0 ShapeSum: f380060b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1d121a56b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2020.598 ; gain = 62.781
Post Restoration Checksum: NetGraph: da765125 NumContArr: f6ab5446 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1d121a56b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2020.598 ; gain = 62.781

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1d121a56b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2025.359 ; gain = 67.543

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1d121a56b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2025.359 ; gain = 67.543
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 24d945897

Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 2046.473 ; gain = 88.656
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.935| TNS=-271761.091| WHS=-0.115 | THS=-2.176 |

Phase 2 Router Initialization | Checksum: 1f7158a1e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 2069.863 ; gain = 112.047

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 20225
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 20225
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1f7158a1e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 2069.863 ; gain = 112.047

Phase 3.2 Update Timing
Phase 3.2 Update Timing | Checksum: c37109b8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 2119.395 ; gain = 161.578
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 3 Initial Routing | Checksum: 532fa446

Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 2119.395 ; gain = 161.578

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 532fa446

Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 2119.395 ; gain = 161.578

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 26705
 Number of Nodes with overlaps = 8671

*** Running vivado
    with args -log top_VGA_CAMERA.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_VGA_CAMERA.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_VGA_CAMERA.tcl -notrace
Command: link_design -top top_VGA_CAMERA -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'd:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'U_clk_gene'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 1106.766 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7339 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_VGA_CAMERA' is not ideal for floorplanning, since the cellview 'DepthAlgorithm_Census' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, U_clk_gene/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'U_clk_gene/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [d:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'U_clk_gene/inst'
Finished Parsing XDC File [d:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'U_clk_gene/inst'
Parsing XDC File [d:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'U_clk_gene/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1512.387 ; gain = 405.621
Finished Parsing XDC File [d:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'U_clk_gene/inst'
Parsing XDC File [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
[libprotobuf ERROR C:\w10\HEAD\src\ext\protobuf\build\lnx64\protobuf-3.7.1\src\google\protobuf\wire_format_lite.cc:611] String field 'HDMetricDBGroup.MetricMapEntry.value' contains invalid UTF-8 data when parsing a protocol buffer. Use the 'bytes' type if you intend to send raw bytes. 
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1512.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1512.387 ; gain = 405.621
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port SDA_L expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port SDA_R expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 2 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.921 . Memory (MB): peak = 1512.387 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 221263200

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.569 . Memory (MB): peak = 1523.742 ; gain = 11.355

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d5a72fff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.817 . Memory (MB): peak = 1728.770 ; gain = 0.203
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 5 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1d9376097

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.958 . Memory (MB): peak = 1728.770 ; gain = 0.203
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1732c2689

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1728.770 ; gain = 0.203
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_IBUF_BUFG_inst to drive 83 load(s) on clock net clk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 15b09e6f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1728.770 ; gain = 0.203
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 15b09e6f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1728.770 ; gain = 0.203
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 15b09e6f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1728.770 ; gain = 0.203
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               5  |                                              2  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              2  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1728.770 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 169c1da69

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1728.770 ; gain = 0.203

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 33 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 66
Ending PowerOpt Patch Enables Task | Checksum: 169c1da69

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 1891.176 ; gain = 0.000
Ending Power Optimization Task | Checksum: 169c1da69

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1891.176 ; gain = 162.406

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 169c1da69

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1891.176 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1891.176 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 169c1da69

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1891.176 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1891.176 ; gain = 378.789
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1891.176 ; gain = 0.000
[libprotobuf ERROR C:\w10\HEAD\src\ext\protobuf\build\lnx64\protobuf-3.7.1\src\google\protobuf\wire_format_lite.cc:611] String field 'HDMetricDBGroup.MetricMapEntry.value' contains invalid UTF-8 data when serializing a protocol buffer. Use the 'bytes' type if you intend to send raw bytes. 
INFO: [Common 17-1381] The checkpoint 'D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.runs/impl_1/top_VGA_CAMERA_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_VGA_CAMERA_drc_opted.rpt -pb top_VGA_CAMERA_drc_opted.pb -rpx top_VGA_CAMERA_drc_opted.rpx
Command: report_drc -file top_VGA_CAMERA_drc_opted.rpt -pb top_VGA_CAMERA_drc_opted.pb -rpx top_VGA_CAMERA_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.runs/impl_1/top_VGA_CAMERA_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[13] (net: U_FrameBufferLeft/ADDRARDADDR[13]) which is driven by a register (U_OV7670_SetDataLeft/pix_counter_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[13] (net: U_FrameBufferLeft/ADDRARDADDR[13]) which is driven by a register (U_OV7670_SetDataLeft/pix_counter_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[13] (net: U_FrameBufferLeft/ADDRARDADDR[13]) which is driven by a register (U_OV7670_SetDataLeft/pix_counter_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[13] (net: U_FrameBufferLeft/ADDRARDADDR[13]) which is driven by a register (U_OV7670_SetDataLeft/pix_counter_reg_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[13] (net: U_FrameBufferLeft/ADDRARDADDR[13]) which is driven by a register (U_OV7670_SetDataLeft/v_counter_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[13] (net: U_FrameBufferLeft/ADDRARDADDR[13]) which is driven by a register (U_OV7670_SetDataLeft/v_counter_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[13] (net: U_FrameBufferLeft/ADDRARDADDR[13]) which is driven by a register (U_OV7670_SetDataLeft/v_counter_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[13] (net: U_FrameBufferLeft/ADDRARDADDR[13]) which is driven by a register (U_OV7670_SetDataLeft/v_counter_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[14] (net: U_FrameBufferLeft/ADDRARDADDR[14]) which is driven by a register (U_OV7670_SetDataLeft/pix_counter_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[14] (net: U_FrameBufferLeft/ADDRARDADDR[14]) which is driven by a register (U_OV7670_SetDataLeft/pix_counter_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[14] (net: U_FrameBufferLeft/ADDRARDADDR[14]) which is driven by a register (U_OV7670_SetDataLeft/pix_counter_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[14] (net: U_FrameBufferLeft/ADDRARDADDR[14]) which is driven by a register (U_OV7670_SetDataLeft/pix_counter_reg_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[14] (net: U_FrameBufferLeft/ADDRARDADDR[14]) which is driven by a register (U_OV7670_SetDataLeft/v_counter_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[14] (net: U_FrameBufferLeft/ADDRARDADDR[14]) which is driven by a register (U_OV7670_SetDataLeft/v_counter_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[14] (net: U_FrameBufferLeft/ADDRARDADDR[14]) which is driven by a register (U_OV7670_SetDataLeft/v_counter_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[14] (net: U_FrameBufferLeft/ADDRARDADDR[14]) which is driven by a register (U_OV7670_SetDataLeft/v_counter_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[14] (net: U_FrameBufferLeft/ADDRARDADDR[14]) which is driven by a register (U_OV7670_SetDataLeft/v_counter_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[14] (net: U_FrameBufferLeft/ADDRARDADDR[14]) which is driven by a register (U_OV7670_SetDataLeft/v_counter_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[14] (net: U_FrameBufferLeft/ADDRARDADDR[14]) which is driven by a register (U_OV7670_SetDataLeft/v_counter_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[14] (net: U_FrameBufferLeft/ADDRARDADDR[14]) which is driven by a register (U_OV7670_SetDataLeft/v_counter_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRARDADDR[10] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRARDADDR[6]) which is driven by a register (U_top_SCCB_L/U_SCCB/rom_addr_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRARDADDR[11] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRARDADDR[7]) which is driven by a register (U_top_SCCB_L/U_SCCB/rom_addr_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRARDADDR[4] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRARDADDR[0]) which is driven by a register (U_top_SCCB_L/U_SCCB/rom_addr_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRARDADDR[5] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRARDADDR[1]) which is driven by a register (U_top_SCCB_L/U_SCCB/rom_addr_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRARDADDR[6] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRARDADDR[2]) which is driven by a register (U_top_SCCB_L/U_SCCB/rom_addr_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRARDADDR[7] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRARDADDR[3]) which is driven by a register (U_top_SCCB_L/U_SCCB/rom_addr_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRARDADDR[8] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRARDADDR[4]) which is driven by a register (U_top_SCCB_L/U_SCCB/rom_addr_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRARDADDR[9] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRARDADDR[5]) which is driven by a register (U_top_SCCB_L/U_SCCB/rom_addr_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRBWRADDR[10] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRBWRADDR[6]) which is driven by a register (U_top_SCCB_R/U_SCCB/rom_addr_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRBWRADDR[11] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRBWRADDR[7]) which is driven by a register (U_top_SCCB_R/U_SCCB/rom_addr_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRBWRADDR[4] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRBWRADDR[0]) which is driven by a register (U_top_SCCB_R/U_SCCB/rom_addr_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRBWRADDR[5] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRBWRADDR[1]) which is driven by a register (U_top_SCCB_R/U_SCCB/rom_addr_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRBWRADDR[6] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRBWRADDR[2]) which is driven by a register (U_top_SCCB_R/U_SCCB/rom_addr_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRBWRADDR[7] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRBWRADDR[3]) which is driven by a register (U_top_SCCB_R/U_SCCB/rom_addr_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRBWRADDR[8] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRBWRADDR[4]) which is driven by a register (U_top_SCCB_R/U_SCCB/rom_addr_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRBWRADDR[9] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRBWRADDR[5]) which is driven by a register (U_top_SCCB_R/U_SCCB/rom_addr_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port SDA_L expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port SDA_R expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 39 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1891.176 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 114dced9d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1891.176 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1891.176 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10d6ad5aa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1891.176 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d2563ce0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1891.176 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d2563ce0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1891.176 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1d2563ce0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1891.176 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f4d0393e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1891.176 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c76c6bab

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1891.176 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 120 LUTNM shape to break, 61 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 3, two critical 117, total 120, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 147 nets or cells. Created 120 new cells, deleted 27 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[12] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_8 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[1] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_19 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[9] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_11 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[5] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_15__0 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[0] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_20 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[10] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_10 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[8] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_12 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[0] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_20__0 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[6] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_14 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[4] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_16__0 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[2] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_18 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[10] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_10__0 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[4] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_16 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[13] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_7 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[8] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_12__0 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[11] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_9 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[3] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_17 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[1] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_19__0 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[14] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_6 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[2] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_18__0 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[7] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_13 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[5] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_15 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[9] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_11__0 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[3] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_17__0 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[6] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_14__0 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[11] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_9__0 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[12] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_8__0 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[7] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_13__0 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[13] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_7__0 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[14] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_6__0 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_0 could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_1 could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_1__0 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1891.176 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          120  |             27  |                   147  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          120  |             27  |                   147  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 18d35327e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1891.176 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 1ca0a8543

Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1891.176 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1ca0a8543

Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1891.176 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 211d21e32

Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1891.176 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 170242425

Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 1891.176 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: cf1d236d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1891.176 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: b72e0b22

Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1891.176 ; gain = 0.000

Phase 3.5 Fast Optimization

*** Running vivado
    with args -log top_VGA_CAMERA.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_VGA_CAMERA.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_VGA_CAMERA.tcl -notrace
Command: link_design -top top_VGA_CAMERA -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'd:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'U_clk_gene'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 1106.758 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7339 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_VGA_CAMERA' is not ideal for floorplanning, since the cellview 'DepthAlgorithm_Census' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, U_clk_gene/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'U_clk_gene/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [d:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'U_clk_gene/inst'
Finished Parsing XDC File [d:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'U_clk_gene/inst'
Parsing XDC File [d:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'U_clk_gene/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1512.152 ; gain = 405.395
Finished Parsing XDC File [d:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'U_clk_gene/inst'
Parsing XDC File [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
[libprotobuf ERROR C:\w10\HEAD\src\ext\protobuf\build\lnx64\protobuf-3.7.1\src\google\protobuf\wire_format_lite.cc:611] String field 'HDMetricDBGroup.MetricMapEntry.value' contains invalid UTF-8 data when parsing a protocol buffer. Use the 'bytes' type if you intend to send raw bytes. 
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1512.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1512.152 ; gain = 405.395
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port SDA_L expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port SDA_R expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 2 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.879 . Memory (MB): peak = 1512.152 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 221263200

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.601 . Memory (MB): peak = 1521.500 ; gain = 9.348

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d5a72fff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.766 . Memory (MB): peak = 1725.496 ; gain = 0.207
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 5 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1d9376097

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.899 . Memory (MB): peak = 1725.496 ; gain = 0.207
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1732c2689

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1725.496 ; gain = 0.207
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_IBUF_BUFG_inst to drive 83 load(s) on clock net clk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 15b09e6f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1725.496 ; gain = 0.207
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 15b09e6f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1725.496 ; gain = 0.207
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 15b09e6f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1725.496 ; gain = 0.207
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               5  |                                              2  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              2  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1725.496 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 169c1da69

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1725.496 ; gain = 0.207

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 33 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 66
Ending PowerOpt Patch Enables Task | Checksum: 169c1da69

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.132 . Memory (MB): peak = 1890.457 ; gain = 0.000
Ending Power Optimization Task | Checksum: 169c1da69

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1890.457 ; gain = 164.961

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 169c1da69

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1890.457 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1890.457 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 169c1da69

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1890.457 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1890.457 ; gain = 378.305
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1890.457 ; gain = 0.000
[libprotobuf ERROR C:\w10\HEAD\src\ext\protobuf\build\lnx64\protobuf-3.7.1\src\google\protobuf\wire_format_lite.cc:611] String field 'HDMetricDBGroup.MetricMapEntry.value' contains invalid UTF-8 data when serializing a protocol buffer. Use the 'bytes' type if you intend to send raw bytes. 
INFO: [Common 17-1381] The checkpoint 'D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.runs/impl_1/top_VGA_CAMERA_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_VGA_CAMERA_drc_opted.rpt -pb top_VGA_CAMERA_drc_opted.pb -rpx top_VGA_CAMERA_drc_opted.rpx
Command: report_drc -file top_VGA_CAMERA_drc_opted.rpt -pb top_VGA_CAMERA_drc_opted.pb -rpx top_VGA_CAMERA_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.runs/impl_1/top_VGA_CAMERA_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[13] (net: U_FrameBufferLeft/ADDRARDADDR[13]) which is driven by a register (U_OV7670_SetDataLeft/pix_counter_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[13] (net: U_FrameBufferLeft/ADDRARDADDR[13]) which is driven by a register (U_OV7670_SetDataLeft/pix_counter_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[13] (net: U_FrameBufferLeft/ADDRARDADDR[13]) which is driven by a register (U_OV7670_SetDataLeft/pix_counter_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[13] (net: U_FrameBufferLeft/ADDRARDADDR[13]) which is driven by a register (U_OV7670_SetDataLeft/pix_counter_reg_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[13] (net: U_FrameBufferLeft/ADDRARDADDR[13]) which is driven by a register (U_OV7670_SetDataLeft/v_counter_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[13] (net: U_FrameBufferLeft/ADDRARDADDR[13]) which is driven by a register (U_OV7670_SetDataLeft/v_counter_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[13] (net: U_FrameBufferLeft/ADDRARDADDR[13]) which is driven by a register (U_OV7670_SetDataLeft/v_counter_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[13] (net: U_FrameBufferLeft/ADDRARDADDR[13]) which is driven by a register (U_OV7670_SetDataLeft/v_counter_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[14] (net: U_FrameBufferLeft/ADDRARDADDR[14]) which is driven by a register (U_OV7670_SetDataLeft/pix_counter_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[14] (net: U_FrameBufferLeft/ADDRARDADDR[14]) which is driven by a register (U_OV7670_SetDataLeft/pix_counter_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[14] (net: U_FrameBufferLeft/ADDRARDADDR[14]) which is driven by a register (U_OV7670_SetDataLeft/pix_counter_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[14] (net: U_FrameBufferLeft/ADDRARDADDR[14]) which is driven by a register (U_OV7670_SetDataLeft/pix_counter_reg_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[14] (net: U_FrameBufferLeft/ADDRARDADDR[14]) which is driven by a register (U_OV7670_SetDataLeft/v_counter_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[14] (net: U_FrameBufferLeft/ADDRARDADDR[14]) which is driven by a register (U_OV7670_SetDataLeft/v_counter_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[14] (net: U_FrameBufferLeft/ADDRARDADDR[14]) which is driven by a register (U_OV7670_SetDataLeft/v_counter_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[14] (net: U_FrameBufferLeft/ADDRARDADDR[14]) which is driven by a register (U_OV7670_SetDataLeft/v_counter_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[14] (net: U_FrameBufferLeft/ADDRARDADDR[14]) which is driven by a register (U_OV7670_SetDataLeft/v_counter_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[14] (net: U_FrameBufferLeft/ADDRARDADDR[14]) which is driven by a register (U_OV7670_SetDataLeft/v_counter_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[14] (net: U_FrameBufferLeft/ADDRARDADDR[14]) which is driven by a register (U_OV7670_SetDataLeft/v_counter_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 U_FrameBufferLeft/mem_reg_0_0 has an input control pin U_FrameBufferLeft/mem_reg_0_0/ADDRARDADDR[14] (net: U_FrameBufferLeft/ADDRARDADDR[14]) which is driven by a register (U_OV7670_SetDataLeft/v_counter_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRARDADDR[10] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRARDADDR[6]) which is driven by a register (U_top_SCCB_L/U_SCCB/rom_addr_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRARDADDR[11] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRARDADDR[7]) which is driven by a register (U_top_SCCB_L/U_SCCB/rom_addr_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRARDADDR[4] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRARDADDR[0]) which is driven by a register (U_top_SCCB_L/U_SCCB/rom_addr_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRARDADDR[5] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRARDADDR[1]) which is driven by a register (U_top_SCCB_L/U_SCCB/rom_addr_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRARDADDR[6] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRARDADDR[2]) which is driven by a register (U_top_SCCB_L/U_SCCB/rom_addr_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRARDADDR[7] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRARDADDR[3]) which is driven by a register (U_top_SCCB_L/U_SCCB/rom_addr_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRARDADDR[8] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRARDADDR[4]) which is driven by a register (U_top_SCCB_L/U_SCCB/rom_addr_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRARDADDR[9] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRARDADDR[5]) which is driven by a register (U_top_SCCB_L/U_SCCB/rom_addr_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRBWRADDR[10] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRBWRADDR[6]) which is driven by a register (U_top_SCCB_R/U_SCCB/rom_addr_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRBWRADDR[11] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRBWRADDR[7]) which is driven by a register (U_top_SCCB_R/U_SCCB/rom_addr_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRBWRADDR[4] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRBWRADDR[0]) which is driven by a register (U_top_SCCB_R/U_SCCB/rom_addr_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRBWRADDR[5] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRBWRADDR[1]) which is driven by a register (U_top_SCCB_R/U_SCCB/rom_addr_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRBWRADDR[6] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRBWRADDR[2]) which is driven by a register (U_top_SCCB_R/U_SCCB/rom_addr_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRBWRADDR[7] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRBWRADDR[3]) which is driven by a register (U_top_SCCB_R/U_SCCB/rom_addr_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRBWRADDR[8] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRBWRADDR[4]) which is driven by a register (U_top_SCCB_R/U_SCCB/rom_addr_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U_top_SCCB_L/U_SCCB_ROM/dout_reg has an input control pin U_top_SCCB_L/U_SCCB_ROM/dout_reg/ADDRBWRADDR[9] (net: U_top_SCCB_L/U_SCCB_ROM/ADDRBWRADDR[5]) which is driven by a register (U_top_SCCB_R/U_SCCB/rom_addr_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port SDA_L expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port SDA_R expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 39 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1890.457 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 114dced9d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1890.457 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1890.457 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10d6ad5aa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1890.457 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d2563ce0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1890.457 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d2563ce0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1890.457 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1d2563ce0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1890.457 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f4d0393e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1890.457 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c76c6bab

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1890.457 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 120 LUTNM shape to break, 61 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 3, two critical 117, total 120, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 147 nets or cells. Created 120 new cells, deleted 27 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[12] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_8 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[1] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_19 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[9] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_11 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[5] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_15__0 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[0] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_20 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[10] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_10 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[8] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_12 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[0] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_20__0 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[6] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_14 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[4] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_16__0 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[2] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_18 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[10] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_10__0 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[4] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_16 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[13] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_7 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[8] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_12__0 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[11] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_9 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[3] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_17 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[1] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_19__0 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[14] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_6 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[2] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_18__0 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[7] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_13 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[5] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_15 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[9] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_11__0 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[3] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_17__0 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[6] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_14__0 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[11] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_9__0 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[12] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_8__0 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[7] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_13__0 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[13] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_7__0 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[14] could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_6__0 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_0 could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_1 could not be optimized because driver U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_1__0 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1890.457 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          120  |             27  |                   147  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          120  |             27  |                   147  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 18d35327e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1890.457 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 1ca0a8543

Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1890.457 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1ca0a8543

Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1890.457 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 211d21e32

Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1890.457 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 170242425

Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 1890.457 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: cf1d236d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 1890.457 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: b72e0b22

Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 1890.457 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 13e64b223

Time (s): cpu = 00:00:14 ; elapsed = 00:00:35 . Memory (MB): peak = 1890.457 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1abe5feb0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:52 . Memory (MB): peak = 1890.457 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: ecd2e861

Time (s): cpu = 00:00:17 ; elapsed = 00:00:53 . Memory (MB): peak = 1890.457 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 14e1ccbb2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:53 . Memory (MB): peak = 1890.457 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1cdf5f4ff

Time (s): cpu = 00:00:22 ; elapsed = 00:01:02 . Memory (MB): peak = 1890.457 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1cdf5f4ff

Time (s): cpu = 00:00:22 ; elapsed = 00:01:02 . Memory (MB): peak = 1890.457 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2365d4b6b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.125 | TNS=-290818.047 |
Phase 1 Physical Synthesis Initialization | Checksum: 190087972

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.663 . Memory (MB): peak = 1906.293 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1a323033e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.868 . Memory (MB): peak = 1906.293 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 2365d4b6b

Time (s): cpu = 00:00:24 ; elapsed = 00:01:07 . Memory (MB): peak = 1906.293 ; gain = 15.836
INFO: [Place 30-746] Post Placement Timing Summary WNS=-12.516. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:59 ; elapsed = 00:02:27 . Memory (MB): peak = 1906.293 ; gain = 15.836
Phase 4.1 Post Commit Optimization | Checksum: 1d0585637

Time (s): cpu = 00:01:00 ; elapsed = 00:02:27 . Memory (MB): peak = 1906.293 ; gain = 15.836

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d0585637

Time (s): cpu = 00:01:00 ; elapsed = 00:02:28 . Memory (MB): peak = 1906.293 ; gain = 15.836

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|              16x16|                4x4|
|___________|___________________|___________________|
|      South|              32x32|                8x8|
|___________|___________________|___________________|
|       East|              32x32|              16x16|
|___________|___________________|___________________|
|       West|                2x2|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d0585637

Time (s): cpu = 00:01:00 ; elapsed = 00:02:28 . Memory (MB): peak = 1906.293 ; gain = 15.836
Phase 4.3 Placer Reporting | Checksum: 1d0585637

Time (s): cpu = 00:01:00 ; elapsed = 00:02:28 . Memory (MB): peak = 1906.293 ; gain = 15.836

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1906.293 ; gain = 0.000

Time (s): cpu = 00:01:00 ; elapsed = 00:02:28 . Memory (MB): peak = 1906.293 ; gain = 15.836
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1aeaaa4c7

Time (s): cpu = 00:01:00 ; elapsed = 00:02:28 . Memory (MB): peak = 1906.293 ; gain = 15.836
Ending Placer Task | Checksum: c08847e5

Time (s): cpu = 00:01:00 ; elapsed = 00:02:28 . Memory (MB): peak = 1906.293 ; gain = 15.836
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:01 ; elapsed = 00:02:29 . Memory (MB): peak = 1906.293 ; gain = 15.836
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1906.293 ; gain = 0.000
[libprotobuf ERROR C:\w10\HEAD\src\ext\protobuf\build\lnx64\protobuf-3.7.1\src\google\protobuf\wire_format_lite.cc:611] String field 'HDMetricDBGroup.MetricMapEntry.value' contains invalid UTF-8 data when serializing a protocol buffer. Use the 'bytes' type if you intend to send raw bytes. 
INFO: [Common 17-1381] The checkpoint 'D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.runs/impl_1/top_VGA_CAMERA_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_VGA_CAMERA_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1906.293 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_VGA_CAMERA_utilization_placed.rpt -pb top_VGA_CAMERA_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_VGA_CAMERA_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1906.293 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1909.191 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.516 | TNS=-281591.696 |
Phase 1 Physical Synthesis Initialization | Checksum: 155c40539

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1919.125 ; gain = 9.934
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.516 | TNS=-281591.696 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 155c40539

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1919.125 ; gain = 9.934

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.516 | TNS=-281591.696 |
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[2][152]_152[13].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[2][152][13]
INFO: [Physopt 32-735] Processed net U_DepthAlgorithm_Census/mem_R_reg[2][152]_152[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.439 | TNS=-281590.852 |
INFO: [Physopt 32-662] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][154]_322[11].  Did not re-place instance U_DepthAlgorithm_Census/mem_R_reg[1][154][11]
INFO: [Physopt 32-702] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][154]_322[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[2].  Re-placed instance U_vga_controller/U_Pixel_Counter/v_counter_reg[3]
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.436 | TNS=-281518.442 |
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][145]_802[5].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[0][145][5]
INFO: [Physopt 32-735] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][145]_802[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.432 | TNS=-281518.354 |
INFO: [Physopt 32-662] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][101]_269[10].  Did not re-place instance U_DepthAlgorithm_Census/mem_R_reg[1][101][10]
INFO: [Physopt 32-702] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][101]_269[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.430 | TNS=-281501.154 |
INFO: [Physopt 32-572] Net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4].  Did not re-place instance U_vga_controller/U_Pixel_Counter/v_counter_reg[5]
INFO: [Physopt 32-572] Net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net U_vga_controller/U_Pixel_Counter/mem_R[2][71][13]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][71][13]_i_2_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_R[2][71][13]_i_2
INFO: [Physopt 32-572] Net U_vga_controller/U_Pixel_Counter/mem_R[2][71][13]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][71][13]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.430 | TNS=-281412.445 |
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][45]_213[10].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[1][45][10]
INFO: [Physopt 32-735] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][45]_213[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.428 | TNS=-281412.416 |
INFO: [Physopt 32-662] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][59]_716[11].  Did not re-place instance U_DepthAlgorithm_Census/mem_R_reg[0][59][11]
INFO: [Physopt 32-702] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][59]_716[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net U_vga_controller/U_Pixel_Counter/mem_R[0][48][13]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/mem_R[0][48][13]_i_2_n_0.  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_R[0][48][13]_i_2
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/mem_R[0][48][13]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.415 | TNS=-281329.296 |
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][145]_802[13].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[0][145][13]
INFO: [Physopt 32-735] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][145]_802[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.413 | TNS=-281328.947 |
INFO: [Physopt 32-662] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][4]_172[10].  Did not re-place instance U_DepthAlgorithm_Census/mem_R_reg[1][4][10]
INFO: [Physopt 32-702] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][4]_172[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net U_vga_controller/U_Pixel_Counter/mem_R[2][2][13]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][2][13]_i_2_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_R[2][2][13]_i_2
INFO: [Physopt 32-710] Processed net U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_64[0]. Critical path length was reduced through logic transformation on cell U_vga_controller/U_Pixel_Counter/mem_L[1][4][13]_i_1_comp.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][2][13]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.411 | TNS=-281316.374 |
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_L_reg[0][33]_367[1].  Re-placed instance U_DepthAlgorithm_Census/mem_L_reg[0][33][1]
INFO: [Physopt 32-735] Processed net U_DepthAlgorithm_Census/mem_L_reg[0][33]_367[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.410 | TNS=-281315.675 |
INFO: [Physopt 32-572] Net U_vga_controller/U_Pixel_Counter/mem_L[1][16][13]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_L[1][16][13]_i_2_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_L[1][16][13]_i_2
INFO: [Physopt 32-710] Processed net U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_29[0]. Critical path length was reduced through logic transformation on cell U_vga_controller/U_Pixel_Counter/mem_L[1][154][13]_i_1_comp.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/mem_L[1][16][13]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.409 | TNS=-281305.227 |
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][60]_228[12].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[1][60][12]
INFO: [Physopt 32-735] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][60]_228[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.406 | TNS=-281305.605 |
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][22]_679[13].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[0][22][13]
INFO: [Physopt 32-735] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][22]_679[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.405 | TNS=-281304.645 |
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][140]_797[5].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[0][140][5]
INFO: [Physopt 32-735] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][140]_797[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.405 | TNS=-281304.237 |
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][140]_797[12].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[0][140][12]
INFO: [Physopt 32-735] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][140]_797[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.401 | TNS=-281303.946 |
INFO: [Physopt 32-572] Net U_vga_controller/U_Pixel_Counter/mem_R[0][48][13]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_R[0][48][13]_i_2_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_R[0][48][13]_i_2
INFO: [Physopt 32-710] Processed net U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_58[0]. Critical path length was reduced through logic transformation on cell U_vga_controller/U_Pixel_Counter/mem_R[0][59][13]_i_1_comp.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/mem_R[0][48][13]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.401 | TNS=-281290.908 |
INFO: [Physopt 32-662] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][90]_747[11].  Did not re-place instance U_DepthAlgorithm_Census/mem_R_reg[0][90][11]
INFO: [Physopt 32-702] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][90]_747[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net U_vga_controller/U_Pixel_Counter/mem_R[0][16][13]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_R[0][16][13]_i_2_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_R[0][16][13]_i_2
INFO: [Physopt 32-710] Processed net U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_54[0]. Critical path length was reduced through logic transformation on cell U_vga_controller/U_Pixel_Counter/mem_R[0][90][13]_i_1_comp.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/mem_R[0][16][13]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281269.109 |
INFO: [Physopt 32-702] Processed net U_FrameBufferRight/rData[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]_repN.  Did not re-place instance U_vga_controller/U_Pixel_Counter/v_counter_reg[5]_replica
INFO: [Physopt 32-572] Net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[5] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[5].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_15__0
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281261.426 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[0] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[0].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_20
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281260.029 |
INFO: [Physopt 32-702] Processed net U_FrameBufferLeft/rData[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[5] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[5].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_15
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281254.121 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[2] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[2].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_18
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281252.258 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[4] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[4].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_16
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281248.416 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[1] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[1].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_19
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281245.826 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[3] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[3].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_17
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281245.186 |
INFO: [Physopt 32-702] Processed net U_FrameBufferLeft/rData[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[1] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[1].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_19__0
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281243.148 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[0] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[0].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_20__0
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281239.714 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[6] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[6].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_14
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281235.407 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[4] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[4].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_16__0
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281231.944 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[3] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[3].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_17__0
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281229.819 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[0] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[0].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_20
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281226.821 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[14] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[14].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_6
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281224.115 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[3] was not replicated.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[3].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_17
INFO: [Physopt 32-81] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[3]. Replicated 15 times.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281221.437 |
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[3]_repN.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_17_replica
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[3]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281221.059 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[6] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[6].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_14__0
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281216.315 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[0] was not replicated.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[0].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_20
INFO: [Physopt 32-81] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[0]. Replicated 14 times.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281214.743 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[9] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[9].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_11__0
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281211.600 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[5] was not replicated.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[5].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_15
INFO: [Physopt 32-81] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[5]. Replicated 15 times.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281209.388 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[2] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[2].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_18__0
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281207.700 |
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[0]_repN.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_20_replica
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281207.234 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[7] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[7].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_13__0
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281205.837 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[4] was not replicated.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[4].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_16
INFO: [Physopt 32-81] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[4]. Replicated 15 times.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281204.295 |
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[5]_repN.  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_15_replica
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[5]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281204.208 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[5] was not replicated.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[5].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_15__0
INFO: [Physopt 32-81] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[5]. Replicated 11 times.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281202.432 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[13] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[13].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_7
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281199.231 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[9] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[9].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_11
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281195.418 |
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[4]_repN.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_16_replica
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[4]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281194.953 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[12] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[12].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_8__0
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281192.304 |
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[5].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_15__0
INFO: [Physopt 32-81] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[5]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281192.275 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[10] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[10].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_10__0
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281189.190 |
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[5].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_15__0
INFO: [Physopt 32-572] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281187.647 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[7] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[7].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_13
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281184.533 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[4] was not replicated.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[4].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_16__0
INFO: [Physopt 32-81] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[4]. Replicated 14 times.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281181.419 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[0] was not replicated.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[0].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_20__0
INFO: [Physopt 32-81] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[0]. Replicated 14 times.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281178.538 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[3] was not replicated.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[3].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_17__0
INFO: [Physopt 32-81] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[3]. Replicated 13 times.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281176.413 |
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[3].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_17__0
INFO: [Physopt 32-572] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281175.307 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[10] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[10].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_10
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281175.249 |
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[4]_repN.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_16__0_replica
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[4]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281174.871 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[1] was not replicated.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[1].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_19
INFO: [Physopt 32-81] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[1]. Replicated 10 times.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281173.794 |
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[5]_repN.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_15_replica
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[5]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281173.299 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[2] was not replicated.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[2].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_18
INFO: [Physopt 32-81] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[2]. Replicated 9 times.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281172.252 |
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[2].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_18
INFO: [Physopt 32-81] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[2]. Replicated 4 times.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281171.611 |
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[2].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_18
INFO: [Physopt 32-572] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281170.622 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[11] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[11].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_9
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281171.087 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[1] was not replicated.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[1].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_19__0
INFO: [Physopt 32-81] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[1]. Replicated 13 times.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281168.323 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[2] was not replicated.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[2].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_18__0
INFO: [Physopt 32-81] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[2]. Replicated 14 times.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281165.470 |
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[1]_repN.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_19_replica
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[1]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281165.121 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[7] was not replicated.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[7].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_13
INFO: [Physopt 32-81] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[7]. Replicated 14 times.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281163.666 |
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[0]_repN.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_20__0_replica
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281163.317 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[8] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[8].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_12__0
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281161.017 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[12] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[12].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_8
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281161.396 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[13] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[13].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_7__0
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281160.552 |
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[2]_repN_1.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_18__0_replica_1
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[2]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281160.115 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[8] was not replicated.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[8].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_12
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281158.602 |
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[1]_repN_1.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_19__0_replica_1
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[1]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281158.224 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[10] was not replicated.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[10].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_10
INFO: [Physopt 32-81] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[10]. Replicated 15 times.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281154.993 |
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[10]_repN.  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_10_replica
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[10]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281154.935 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[12] was not replicated.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[12].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_8
INFO: [Physopt 32-81] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[12]. Replicated 15 times.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281153.509 |
INFO: [Physopt 32-702] Processed net U_FrameBufferRight/S[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[3]_repN_1.  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_17_replica_1
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[3]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281153.509 |
INFO: [Physopt 32-571] Net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[14] was not replicated.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[14].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_6
INFO: [Physopt 32-81] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[14]. Replicated 13 times.
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.400 | TNS=-281152.752 |
INFO: [Physopt 32-662] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][60]_228[12].  Did not re-place instance U_DepthAlgorithm_Census/mem_R_reg[1][60][12]
INFO: [Physopt 32-702] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][60]_228[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4].  Did not re-place instance U_vga_controller/U_Pixel_Counter/v_counter_reg[5]
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/mem_L[1][48][13]_i_2_n_0.  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_L[1][48][13]_i_2
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/mem_L[1][48][13]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.396 | TNS=-281118.497 |
INFO: [Physopt 32-662] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][63]_231[10].  Did not re-place instance U_DepthAlgorithm_Census/mem_R_reg[1][63][10]
INFO: [Physopt 32-702] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][63]_231[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_L[1][48][13]_i_2_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_L[1][48][13]_i_2
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/mem_L[1][48][13]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.392 | TNS=-281017.943 |
INFO: [Physopt 32-662] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][81]_738[10].  Did not re-place instance U_DepthAlgorithm_Census/mem_R_reg[0][81][10]
INFO: [Physopt 32-702] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][81]_738[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_R[0][16][13]_i_2_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_R[0][16][13]_i_2
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/mem_R[0][16][13]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][98][13]_i_3_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_R[2][98][13]_i_3
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][98][13]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.388 | TNS=-280961.947 |
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_L_reg_n_0_[2][88][0].  Re-placed instance U_DepthAlgorithm_Census/mem_L_reg[2][88][0]
INFO: [Physopt 32-735] Processed net U_DepthAlgorithm_Census/mem_L_reg_n_0_[2][88][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.388 | TNS=-280960.026 |
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[2][88]_88[0].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[2][88][0]
INFO: [Physopt 32-735] Processed net U_DepthAlgorithm_Census/mem_R_reg[2][88]_88[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.388 | TNS=-280959.910 |
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[2][88]_88[1].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[2][88][1]
INFO: [Physopt 32-735] Processed net U_DepthAlgorithm_Census/mem_R_reg[2][88]_88[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.388 | TNS=-280956.447 |
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[2][88]_88[2].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[2][88][2]
INFO: [Physopt 32-735] Processed net U_DepthAlgorithm_Census/mem_R_reg[2][88]_88[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.387 | TNS=-280956.388 |
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/Q[0].  Re-placed instance U_vga_controller/U_Pixel_Counter/h_counter_reg[6]
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.366 | TNS=-280377.775 |
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[2][144]_144[0].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[2][144][0]
INFO: [Physopt 32-735] Processed net U_DepthAlgorithm_Census/mem_R_reg[2][144]_144[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.366 | TNS=-280375.098 |
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[2][144]_144[1].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[2][144][1]
INFO: [Physopt 32-735] Processed net U_DepthAlgorithm_Census/mem_R_reg[2][144]_144[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.366 | TNS=-280372.158 |
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[2][144]_144[3].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[2][144][3]
INFO: [Physopt 32-735] Processed net U_DepthAlgorithm_Census/mem_R_reg[2][144]_144[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.334 | TNS=-280369.102 |
INFO: [Physopt 32-662] Processed net U_DepthAlgorithm_Census/mem_L_reg_n_0_[2][94][1].  Did not re-place instance U_DepthAlgorithm_Census/mem_L_reg[2][94][1]
INFO: [Physopt 32-702] Processed net U_DepthAlgorithm_Census/mem_L_reg_n_0_[2][94][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][16][13]_i_2_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_R[2][16][13]_i_2
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][16][13]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][0][13]_i_7_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_R[2][0][13]_i_7
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][0][13]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.333 | TNS=-280207.605 |
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][98][13]_i_3_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_R[2][98][13]_i_3
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][98][13]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][98][13]_i_4_n_0.  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_R[2][98][13]_i_4
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][98][13]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.324 | TNS=-280115.346 |
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/Q[1].  Re-placed instance U_vga_controller/U_Pixel_Counter/h_counter_reg[7]
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.321 | TNS=-280085.776 |
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/Q[0].  Did not re-place instance U_vga_controller/U_Pixel_Counter/h_counter_reg[6]
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][135][13]_i_2_n_0.  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_R[2][135][13]_i_2
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][135][13]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.316 | TNS=-279704.313 |
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][153]_321[10].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[1][153][10]
INFO: [Physopt 32-735] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][153]_321[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.316 | TNS=-279703.439 |
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][153]_321[13].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[1][153][13]
INFO: [Physopt 32-735] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][153]_321[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.316 | TNS=-279702.625 |
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][153]_321[9].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[1][153][9]
INFO: [Physopt 32-735] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][153]_321[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.278 | TNS=-279701.693 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][39]_696[1].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[0][39][1]
INFO: [Physopt 32-735] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][39]_696[1]. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][135][13]_i_2_n_0.  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_R[2][135][13]_i_2
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][135][13]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-662] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][30]_198[11].  Did not re-place instance U_DepthAlgorithm_Census/mem_R_reg[1][30][11]
INFO: [Physopt 32-702] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][30]_198[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_L[1][16][13]_i_2_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_L[1][16][13]_i_2
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/mem_L[1][16][13]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_L[1][0][13]_i_3_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_L[1][0][13]_i_3
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/mem_L[1][0][13]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][0][13]_i_9_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_R[2][0][13]_i_9
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][0][13]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[5]_0.  Re-placed instance U_vga_controller/U_Pixel_Counter/qvga_addr10_i_4
INFO: [Physopt 32-735] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[5]_0. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5].  Did not re-place instance U_vga_controller/U_Pixel_Counter/v_counter_reg[6]
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[3]_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/qvga_addr10_i_6
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[3]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_44[0].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_L[1][30][13]_i_1
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][39]_207[10].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[1][39][10]
INFO: [Physopt 32-662] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][37]_205[10].  Did not re-place instance U_DepthAlgorithm_Census/mem_R_reg[1][37][10]
INFO: [Physopt 32-702] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][37]_205[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_L[1][32][13]_i_2_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_L[1][32][13]_i_2
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/mem_L[1][32][13]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_45[0].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_L[1][37][13]_i_1
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_L_reg_n_0_[1][144][9].  Re-placed instance U_DepthAlgorithm_Census/mem_L_reg[1][144][9]
INFO: [Physopt 32-662] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][41]_209[12].  Did not re-place instance U_DepthAlgorithm_Census/mem_R_reg[1][41][12]
INFO: [Physopt 32-702] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][41]_209[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_38[0].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_L[1][41][13]_i_1
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_L_reg[0][57]_391[1].  Re-placed instance U_DepthAlgorithm_Census/mem_L_reg[0][57][1]
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]_repN.  Did not re-place instance U_vga_controller/U_Pixel_Counter/v_counter_reg[5]_replica
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_R[0][0][13]_i_2_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_R[0][0][13]_i_2
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/mem_R[0][0][13]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][0][13]_i_8_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_R[2][0][13]_i_8
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][0][13]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[5]_1.  Re-placed instance U_vga_controller/U_Pixel_Counter/qvga_addr10_i_3
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][94]_262[12].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[1][94][12]
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][94]_262[9].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[1][94][9]
INFO: [Physopt 32-662] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][86]_254[8].  Did not re-place instance U_DepthAlgorithm_Census/mem_R_reg[1][86][8]
INFO: [Physopt 32-702] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][86]_254[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_32[0].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_L[1][86][13]_i_1
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[5]_3.  Re-placed instance U_vga_controller/U_Pixel_Counter/qvga_addr10_i_1
INFO: [Physopt 32-662] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][28]_196[13].  Did not re-place instance U_DepthAlgorithm_Census/mem_R_reg[1][28][13]
INFO: [Physopt 32-702] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][28]_196[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_37[0].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_L[1][28][13]_i_1
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][80]_248[11].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[1][80][11]
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[5]_3.  Did not re-place instance U_vga_controller/U_Pixel_Counter/qvga_addr10_i_1
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[5]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_68[0].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_R[0][81][13]_i_1
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_L_reg_n_0_[1][83][9].  Re-placed instance U_DepthAlgorithm_Census/mem_L_reg[1][83][9]
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_L_reg[0][144]_478[1].  Re-placed instance U_DepthAlgorithm_Census/mem_L_reg[0][144][1]
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_L_reg[0][158]_492[0].  Re-placed instance U_DepthAlgorithm_Census/mem_L_reg[0][158][0]
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_L_reg[0][106]_440[1].  Re-placed instance U_DepthAlgorithm_Census/mem_L_reg[0][106][1]
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][0][13]_i_7_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_R[2][0][13]_i_7
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][0][13]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_8[0].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_R[2][94][13]_i_1
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_8[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_FrameBufferLeft/rData[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[3].  Did not re-place instance U_vga_controller/U_Pixel_Counter/v_counter_reg[4]
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[14].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_6__0
INFO: [Physopt 32-702] Processed net U_FrameBufferRight/S[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[3]_repN_1.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_17_replica_1
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[1]_repN_1.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_19_replica_1
INFO: [Physopt 32-702] Processed net U_FrameBufferRight/rData[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[7]_repN.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_13_replica
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[7].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_13__0
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[10]_repN.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_10_replica
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[14]_repN.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_6_replica
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[10].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_10__0
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[12]_repN.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_8_replica
INFO: [Physopt 32-702] Processed net U_FrameBufferLeft/rData[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[0]_repN_1.  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_20__0_replica_1
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[11].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_9__0
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[9].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_11
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[6].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_14
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[12].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_8__0
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[13].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_7
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[11].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_9
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[13].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_7__0
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[0]_repN_1.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_20__0_replica_1
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[6].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_14__0
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[8].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_12__0
INFO: [Physopt 32-702] Processed net U_FrameBufferRight/rData[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[3]_repN_2.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_17_replica_2
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[0]_repN_1.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_20_replica_1
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[14].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_6__0
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[9].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_11__0
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[11].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_9__0
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[1]_repN.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_19__0_replica
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/ADDRBWRADDR[5]_repN_1.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_15_replica_1
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[8].  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_12
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[4]_repN_1.  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_16_replica_1
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[8].  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_12
INFO: [Physopt 32-702] Processed net U_FrameBufferRight/rData[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[3]_repN_3.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_17_replica_3
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[3]_repN.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_17_replica
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[4]_0.  Re-placed instance U_vga_controller/U_Pixel_Counter/qvga_addr10_i_5
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[0].  Re-placed instance U_vga_controller/U_Pixel_Counter/v_counter_reg[1]
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1].  Re-placed instance U_vga_controller/U_Pixel_Counter/v_counter_reg[2]
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[0].  Did not re-place instance U_vga_controller/U_Pixel_Counter/v_counter_reg[1]
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[1]_0.  Re-placed instance U_vga_controller/U_Pixel_Counter/qvga_addr10_i_8
Phase 3 Critical Path Optimization | Checksum: 155c40539

Time (s): cpu = 00:01:03 ; elapsed = 00:01:36 . Memory (MB): peak = 1923.805 ; gain = 14.613

Phase 4 Critical Path Optimization
INFO: [Physopt 32-662] Processed net U_DepthAlgorithm_Census/mem_L_reg_n_0_[2][94][1].  Did not re-place instance U_DepthAlgorithm_Census/mem_L_reg[2][94][1]
INFO: [Physopt 32-702] Processed net U_DepthAlgorithm_Census/mem_L_reg_n_0_[2][94][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5].  Did not re-place instance U_vga_controller/U_Pixel_Counter/v_counter_reg[6]
INFO: [Physopt 32-81] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5]. Replicated 1 times.
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_L_reg[0][29]_363[1].  Re-placed instance U_DepthAlgorithm_Census/mem_L_reg[0][29][1]
INFO: [Physopt 32-662] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][92]_749[5].  Did not re-place instance U_DepthAlgorithm_Census/mem_R_reg[0][92][5]
INFO: [Physopt 32-702] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][92]_749[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]_repN.  Did not re-place instance U_vga_controller/U_Pixel_Counter/v_counter_reg[5]_replica
INFO: [Physopt 32-572] Net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net U_vga_controller/U_Pixel_Counter/mem_R[0][16][13]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_R[0][16][13]_i_2_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_R[0][16][13]_i_2
INFO: [Physopt 32-710] Processed net U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_70[0]. Critical path length was reduced through logic transformation on cell U_vga_controller/U_Pixel_Counter/mem_R[0][92][13]_i_1_comp.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5].  Did not re-place instance U_vga_controller/U_Pixel_Counter/v_counter_reg[6]
INFO: [Physopt 32-572] Net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net U_vga_controller/U_Pixel_Counter/mem_R[2][16][13]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][16][13]_i_2_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_R[2][16][13]_i_2
INFO: [Physopt 32-710] Processed net U_vga_controller/U_Pixel_Counter/h_counter_reg[8]_8[0]. Critical path length was reduced through logic transformation on cell U_vga_controller/U_Pixel_Counter/mem_R[2][94][13]_i_1_comp.
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][145]_802[6].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[0][145][6]
INFO: [Physopt 32-662] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][144]_312[13].  Did not re-place instance U_DepthAlgorithm_Census/mem_R_reg[1][144][13]
INFO: [Physopt 32-702] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][144]_312[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net U_vga_controller/U_Pixel_Counter/mem_L[1][16][13]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_L[1][16][13]_i_2_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_L[1][16][13]_i_2
INFO: [Physopt 32-710] Processed net U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_41[0]. Critical path length was reduced through logic transformation on cell U_vga_controller/U_Pixel_Counter/mem_L[1][144][13]_i_1_comp.
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][9]_177[1].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[1][9][1]
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[2][144]_144[2].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[2][144][2]
INFO: [Physopt 32-662] Processed net U_DepthAlgorithm_Census/mem_R_reg[2][82]_82[10].  Did not re-place instance U_DepthAlgorithm_Census/mem_R_reg[2][82][10]
INFO: [Physopt 32-702] Processed net U_DepthAlgorithm_Census/mem_R_reg[2][82]_82[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net U_vga_controller/U_Pixel_Counter/mem_R[2][16][13]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][16][13]_i_2_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_R[2][16][13]_i_2
INFO: [Physopt 32-710] Processed net U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_13[0]. Critical path length was reduced through logic transformation on cell U_vga_controller/U_Pixel_Counter/mem_R[2][82][13]_i_1_comp.
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][151]_808[1].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[0][151][1]
INFO: [Physopt 32-702] Processed net U_FrameBufferRight/rData[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[0].  Did not re-place instance U_vga_controller/U_Pixel_Counter/v_counter_reg[1]
INFO: [Physopt 32-572] Net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[3]_repN.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_17_replica
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net U_vga_controller/U_Pixel_Counter/v_counter_reg[1]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[1]_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/qvga_addr10_i_8
INFO: [Physopt 32-572] Net U_vga_controller/U_Pixel_Counter/v_counter_reg[1]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[1]_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/qvga_addr10_i_8
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_qvga_addr_decoder/P[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][88]_256[10].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[1][88][10]
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][88]_256[11].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[1][88][11]
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][88]_256[8].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[1][88][8]
INFO: [Physopt 32-662] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][140]_797[12].  Did not re-place instance U_DepthAlgorithm_Census/mem_R_reg[0][140][12]
INFO: [Physopt 32-702] Processed net U_DepthAlgorithm_Census/mem_R_reg[0][140]_797[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4].  Did not re-place instance U_vga_controller/U_Pixel_Counter/v_counter_reg[5]
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][8][13]_i_2_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_R[2][8][13]_i_2
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][8][13]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][98][13]_i_3_n_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_R[2][98][13]_i_3
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][98][13]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net U_vga_controller/U_Pixel_Counter/mem_R[2][98][13]_i_4_n_0.  Re-placed instance U_vga_controller/U_Pixel_Counter/mem_R[2][98][13]_i_4
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[1][89]_257[10].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[1][89][10]
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[2][18]_18[13].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[2][18][13]
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[2][154]_154[0].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[2][154][0]
INFO: [Physopt 32-663] Processed net U_DepthAlgorithm_Census/mem_R_reg[2][154]_154[1].  Re-placed instance U_DepthAlgorithm_Census/mem_R_reg[2][154][1]
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net U_FrameBufferRight/rData[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5].  Did not re-place instance U_vga_controller/U_Pixel_Counter/v_counter_reg[6]
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[3]_repN.  Did not re-place instance U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_17_replica
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/qvga_addr10_0[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[1]_0.  Did not re-place instance U_vga_controller/U_Pixel_Counter/qvga_addr10_i_8
INFO: [Physopt 32-702] Processed net U_vga_controller/U_Pixel_Counter/v_counter_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net U_qvga_addr_decoder/P[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
Phase 4 Critical Path Optimization | Checksum: 155c40539

Time (s): cpu = 00:01:19 ; elapsed = 00:02:03 . Memory (MB): peak = 1923.805 ; gain = 14.613
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1923.805 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-12.212 | TNS=-279076.572 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.304  |       2515.124  |          222  |              0  |                   174  |           0  |           2  |  00:01:58  |
|  Total          |          0.304  |       2515.124  |          222  |              0  |                   174  |           0  |           3  |  00:01:58  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1923.805 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 2b606b3a5

Time (s): cpu = 00:01:19 ; elapsed = 00:02:03 . Memory (MB): peak = 1923.805 ; gain = 14.613
INFO: [Common 17-83] Releasing license: Implementation
716 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:22 ; elapsed = 00:02:08 . Memory (MB): peak = 1923.805 ; gain = 17.512
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1927.840 ; gain = 4.035
[libprotobuf ERROR C:\w10\HEAD\src\ext\protobuf\build\lnx64\protobuf-3.7.1\src\google\protobuf\wire_format_lite.cc:611] String field 'HDMetricDBGroup.MetricMapEntry.value' contains invalid UTF-8 data when serializing a protocol buffer. Use the 'bytes' type if you intend to send raw bytes. 
INFO: [Common 17-1381] The checkpoint 'D:/GitHub/verilog/Verilog/StereoDepth_final/StereoDepth_final.runs/impl_1/top_VGA_CAMERA_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1927.840 ; gain = 4.035
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c84f4273 ConstDB: 0 ShapeSum: f380060b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1d121a56b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 2008.082 ; gain = 58.562
Post Restoration Checksum: NetGraph: da765125 NumContArr: f6ab5446 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1d121a56b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 2008.082 ; gain = 58.562

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1d121a56b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 2015.059 ; gain = 65.539

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1d121a56b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 2015.059 ; gain = 65.539
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 24d945897

Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 2039.180 ; gain = 89.660
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.935| TNS=-271761.091| WHS=-0.115 | THS=-2.176 |

Phase 2 Router Initialization | Checksum: 1f7158a1e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 2082.645 ; gain = 133.125

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 20225
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 20225
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1f7158a1e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 2082.645 ; gain = 133.125

Phase 3.2 Update Timing
Phase 3.2 Update Timing | Checksum: c37109b8

Time (s): cpu = 00:00:43 ; elapsed = 00:00:56 . Memory (MB): peak = 2126.879 ; gain = 177.359
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 3 Initial Routing | Checksum: 532fa446

Time (s): cpu = 00:00:45 ; elapsed = 00:00:59 . Memory (MB): peak = 2126.879 ; gain = 177.359

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 532fa446

Time (s): cpu = 00:00:45 ; elapsed = 00:01:00 . Memory (MB): peak = 2126.879 ; gain = 177.359

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 26705
 Number of Nodes with overlaps = 8671
