
gpio_example.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002810  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  080029a0  080029a0  000129a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080029e8  080029e8  000129e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080029f0  080029f0  000129f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080029f4  080029f4  000129f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000010  20000000  080029f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020010  2**0
                  CONTENTS
  8 .bss          00003d70  20000010  20000010  00020010  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20003d80  20003d80  00020010  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 11 .debug_info   0000d49a  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00001f8e  00000000  00000000  0002d4da  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000850  00000000  00000000  0002f468  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000778  00000000  00000000  0002fcb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00003f61  00000000  00000000  00030430  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000030ce  00000000  00000000  00034391  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0003745f  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00001ff4  00000000  00000000  000374dc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000010 	.word	0x20000010
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08002988 	.word	0x08002988

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000014 	.word	0x20000014
 80001cc:	08002988 	.word	0x08002988

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001e4:	f000 b97a 	b.w	80004dc <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	468c      	mov	ip, r1
 8000206:	460d      	mov	r5, r1
 8000208:	4604      	mov	r4, r0
 800020a:	9e08      	ldr	r6, [sp, #32]
 800020c:	2b00      	cmp	r3, #0
 800020e:	d151      	bne.n	80002b4 <__udivmoddi4+0xb4>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d96d      	bls.n	80002f2 <__udivmoddi4+0xf2>
 8000216:	fab2 fe82 	clz	lr, r2
 800021a:	f1be 0f00 	cmp.w	lr, #0
 800021e:	d00b      	beq.n	8000238 <__udivmoddi4+0x38>
 8000220:	f1ce 0c20 	rsb	ip, lr, #32
 8000224:	fa01 f50e 	lsl.w	r5, r1, lr
 8000228:	fa20 fc0c 	lsr.w	ip, r0, ip
 800022c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000230:	ea4c 0c05 	orr.w	ip, ip, r5
 8000234:	fa00 f40e 	lsl.w	r4, r0, lr
 8000238:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 800023c:	0c25      	lsrs	r5, r4, #16
 800023e:	fbbc f8fa 	udiv	r8, ip, sl
 8000242:	fa1f f987 	uxth.w	r9, r7
 8000246:	fb0a cc18 	mls	ip, sl, r8, ip
 800024a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800024e:	fb08 f309 	mul.w	r3, r8, r9
 8000252:	42ab      	cmp	r3, r5
 8000254:	d90a      	bls.n	800026c <__udivmoddi4+0x6c>
 8000256:	19ed      	adds	r5, r5, r7
 8000258:	f108 32ff 	add.w	r2, r8, #4294967295	; 0xffffffff
 800025c:	f080 8123 	bcs.w	80004a6 <__udivmoddi4+0x2a6>
 8000260:	42ab      	cmp	r3, r5
 8000262:	f240 8120 	bls.w	80004a6 <__udivmoddi4+0x2a6>
 8000266:	f1a8 0802 	sub.w	r8, r8, #2
 800026a:	443d      	add	r5, r7
 800026c:	1aed      	subs	r5, r5, r3
 800026e:	b2a4      	uxth	r4, r4
 8000270:	fbb5 f0fa 	udiv	r0, r5, sl
 8000274:	fb0a 5510 	mls	r5, sl, r0, r5
 8000278:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800027c:	fb00 f909 	mul.w	r9, r0, r9
 8000280:	45a1      	cmp	r9, r4
 8000282:	d909      	bls.n	8000298 <__udivmoddi4+0x98>
 8000284:	19e4      	adds	r4, r4, r7
 8000286:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800028a:	f080 810a 	bcs.w	80004a2 <__udivmoddi4+0x2a2>
 800028e:	45a1      	cmp	r9, r4
 8000290:	f240 8107 	bls.w	80004a2 <__udivmoddi4+0x2a2>
 8000294:	3802      	subs	r0, #2
 8000296:	443c      	add	r4, r7
 8000298:	eba4 0409 	sub.w	r4, r4, r9
 800029c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80002a0:	2100      	movs	r1, #0
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	d061      	beq.n	800036a <__udivmoddi4+0x16a>
 80002a6:	fa24 f40e 	lsr.w	r4, r4, lr
 80002aa:	2300      	movs	r3, #0
 80002ac:	6034      	str	r4, [r6, #0]
 80002ae:	6073      	str	r3, [r6, #4]
 80002b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d907      	bls.n	80002c8 <__udivmoddi4+0xc8>
 80002b8:	2e00      	cmp	r6, #0
 80002ba:	d054      	beq.n	8000366 <__udivmoddi4+0x166>
 80002bc:	2100      	movs	r1, #0
 80002be:	e886 0021 	stmia.w	r6, {r0, r5}
 80002c2:	4608      	mov	r0, r1
 80002c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c8:	fab3 f183 	clz	r1, r3
 80002cc:	2900      	cmp	r1, #0
 80002ce:	f040 808e 	bne.w	80003ee <__udivmoddi4+0x1ee>
 80002d2:	42ab      	cmp	r3, r5
 80002d4:	d302      	bcc.n	80002dc <__udivmoddi4+0xdc>
 80002d6:	4282      	cmp	r2, r0
 80002d8:	f200 80fa 	bhi.w	80004d0 <__udivmoddi4+0x2d0>
 80002dc:	1a84      	subs	r4, r0, r2
 80002de:	eb65 0503 	sbc.w	r5, r5, r3
 80002e2:	2001      	movs	r0, #1
 80002e4:	46ac      	mov	ip, r5
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	d03f      	beq.n	800036a <__udivmoddi4+0x16a>
 80002ea:	e886 1010 	stmia.w	r6, {r4, ip}
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	b912      	cbnz	r2, 80002fa <__udivmoddi4+0xfa>
 80002f4:	2701      	movs	r7, #1
 80002f6:	fbb7 f7f2 	udiv	r7, r7, r2
 80002fa:	fab7 fe87 	clz	lr, r7
 80002fe:	f1be 0f00 	cmp.w	lr, #0
 8000302:	d134      	bne.n	800036e <__udivmoddi4+0x16e>
 8000304:	1beb      	subs	r3, r5, r7
 8000306:	0c3a      	lsrs	r2, r7, #16
 8000308:	fa1f fc87 	uxth.w	ip, r7
 800030c:	2101      	movs	r1, #1
 800030e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000312:	0c25      	lsrs	r5, r4, #16
 8000314:	fb02 3318 	mls	r3, r2, r8, r3
 8000318:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800031c:	fb0c f308 	mul.w	r3, ip, r8
 8000320:	42ab      	cmp	r3, r5
 8000322:	d907      	bls.n	8000334 <__udivmoddi4+0x134>
 8000324:	19ed      	adds	r5, r5, r7
 8000326:	f108 30ff 	add.w	r0, r8, #4294967295	; 0xffffffff
 800032a:	d202      	bcs.n	8000332 <__udivmoddi4+0x132>
 800032c:	42ab      	cmp	r3, r5
 800032e:	f200 80d1 	bhi.w	80004d4 <__udivmoddi4+0x2d4>
 8000332:	4680      	mov	r8, r0
 8000334:	1aed      	subs	r5, r5, r3
 8000336:	b2a3      	uxth	r3, r4
 8000338:	fbb5 f0f2 	udiv	r0, r5, r2
 800033c:	fb02 5510 	mls	r5, r2, r0, r5
 8000340:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000344:	fb0c fc00 	mul.w	ip, ip, r0
 8000348:	45a4      	cmp	ip, r4
 800034a:	d907      	bls.n	800035c <__udivmoddi4+0x15c>
 800034c:	19e4      	adds	r4, r4, r7
 800034e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000352:	d202      	bcs.n	800035a <__udivmoddi4+0x15a>
 8000354:	45a4      	cmp	ip, r4
 8000356:	f200 80b8 	bhi.w	80004ca <__udivmoddi4+0x2ca>
 800035a:	4618      	mov	r0, r3
 800035c:	eba4 040c 	sub.w	r4, r4, ip
 8000360:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000364:	e79d      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000366:	4631      	mov	r1, r6
 8000368:	4630      	mov	r0, r6
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	f1ce 0420 	rsb	r4, lr, #32
 8000372:	fa05 f30e 	lsl.w	r3, r5, lr
 8000376:	fa07 f70e 	lsl.w	r7, r7, lr
 800037a:	fa20 f804 	lsr.w	r8, r0, r4
 800037e:	0c3a      	lsrs	r2, r7, #16
 8000380:	fa25 f404 	lsr.w	r4, r5, r4
 8000384:	ea48 0803 	orr.w	r8, r8, r3
 8000388:	fbb4 f1f2 	udiv	r1, r4, r2
 800038c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000390:	fb02 4411 	mls	r4, r2, r1, r4
 8000394:	fa1f fc87 	uxth.w	ip, r7
 8000398:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800039c:	fb01 f30c 	mul.w	r3, r1, ip
 80003a0:	42ab      	cmp	r3, r5
 80003a2:	fa00 f40e 	lsl.w	r4, r0, lr
 80003a6:	d909      	bls.n	80003bc <__udivmoddi4+0x1bc>
 80003a8:	19ed      	adds	r5, r5, r7
 80003aa:	f101 30ff 	add.w	r0, r1, #4294967295	; 0xffffffff
 80003ae:	f080 808a 	bcs.w	80004c6 <__udivmoddi4+0x2c6>
 80003b2:	42ab      	cmp	r3, r5
 80003b4:	f240 8087 	bls.w	80004c6 <__udivmoddi4+0x2c6>
 80003b8:	3902      	subs	r1, #2
 80003ba:	443d      	add	r5, r7
 80003bc:	1aeb      	subs	r3, r5, r3
 80003be:	fa1f f588 	uxth.w	r5, r8
 80003c2:	fbb3 f0f2 	udiv	r0, r3, r2
 80003c6:	fb02 3310 	mls	r3, r2, r0, r3
 80003ca:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003ce:	fb00 f30c 	mul.w	r3, r0, ip
 80003d2:	42ab      	cmp	r3, r5
 80003d4:	d907      	bls.n	80003e6 <__udivmoddi4+0x1e6>
 80003d6:	19ed      	adds	r5, r5, r7
 80003d8:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80003dc:	d26f      	bcs.n	80004be <__udivmoddi4+0x2be>
 80003de:	42ab      	cmp	r3, r5
 80003e0:	d96d      	bls.n	80004be <__udivmoddi4+0x2be>
 80003e2:	3802      	subs	r0, #2
 80003e4:	443d      	add	r5, r7
 80003e6:	1aeb      	subs	r3, r5, r3
 80003e8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003ec:	e78f      	b.n	800030e <__udivmoddi4+0x10e>
 80003ee:	f1c1 0720 	rsb	r7, r1, #32
 80003f2:	fa22 f807 	lsr.w	r8, r2, r7
 80003f6:	408b      	lsls	r3, r1
 80003f8:	fa05 f401 	lsl.w	r4, r5, r1
 80003fc:	ea48 0303 	orr.w	r3, r8, r3
 8000400:	fa20 fe07 	lsr.w	lr, r0, r7
 8000404:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000408:	40fd      	lsrs	r5, r7
 800040a:	ea4e 0e04 	orr.w	lr, lr, r4
 800040e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000412:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000416:	fb0c 5519 	mls	r5, ip, r9, r5
 800041a:	fa1f f883 	uxth.w	r8, r3
 800041e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000422:	fb09 f408 	mul.w	r4, r9, r8
 8000426:	42ac      	cmp	r4, r5
 8000428:	fa02 f201 	lsl.w	r2, r2, r1
 800042c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x244>
 8000432:	18ed      	adds	r5, r5, r3
 8000434:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000438:	d243      	bcs.n	80004c2 <__udivmoddi4+0x2c2>
 800043a:	42ac      	cmp	r4, r5
 800043c:	d941      	bls.n	80004c2 <__udivmoddi4+0x2c2>
 800043e:	f1a9 0902 	sub.w	r9, r9, #2
 8000442:	441d      	add	r5, r3
 8000444:	1b2d      	subs	r5, r5, r4
 8000446:	fa1f fe8e 	uxth.w	lr, lr
 800044a:	fbb5 f0fc 	udiv	r0, r5, ip
 800044e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000452:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000456:	fb00 f808 	mul.w	r8, r0, r8
 800045a:	45a0      	cmp	r8, r4
 800045c:	d907      	bls.n	800046e <__udivmoddi4+0x26e>
 800045e:	18e4      	adds	r4, r4, r3
 8000460:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
 8000464:	d229      	bcs.n	80004ba <__udivmoddi4+0x2ba>
 8000466:	45a0      	cmp	r8, r4
 8000468:	d927      	bls.n	80004ba <__udivmoddi4+0x2ba>
 800046a:	3802      	subs	r0, #2
 800046c:	441c      	add	r4, r3
 800046e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000472:	eba4 0408 	sub.w	r4, r4, r8
 8000476:	fba0 8902 	umull	r8, r9, r0, r2
 800047a:	454c      	cmp	r4, r9
 800047c:	46c6      	mov	lr, r8
 800047e:	464d      	mov	r5, r9
 8000480:	d315      	bcc.n	80004ae <__udivmoddi4+0x2ae>
 8000482:	d012      	beq.n	80004aa <__udivmoddi4+0x2aa>
 8000484:	b156      	cbz	r6, 800049c <__udivmoddi4+0x29c>
 8000486:	ebba 030e 	subs.w	r3, sl, lr
 800048a:	eb64 0405 	sbc.w	r4, r4, r5
 800048e:	fa04 f707 	lsl.w	r7, r4, r7
 8000492:	40cb      	lsrs	r3, r1
 8000494:	431f      	orrs	r7, r3
 8000496:	40cc      	lsrs	r4, r1
 8000498:	6037      	str	r7, [r6, #0]
 800049a:	6074      	str	r4, [r6, #4]
 800049c:	2100      	movs	r1, #0
 800049e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004a2:	4618      	mov	r0, r3
 80004a4:	e6f8      	b.n	8000298 <__udivmoddi4+0x98>
 80004a6:	4690      	mov	r8, r2
 80004a8:	e6e0      	b.n	800026c <__udivmoddi4+0x6c>
 80004aa:	45c2      	cmp	sl, r8
 80004ac:	d2ea      	bcs.n	8000484 <__udivmoddi4+0x284>
 80004ae:	ebb8 0e02 	subs.w	lr, r8, r2
 80004b2:	eb69 0503 	sbc.w	r5, r9, r3
 80004b6:	3801      	subs	r0, #1
 80004b8:	e7e4      	b.n	8000484 <__udivmoddi4+0x284>
 80004ba:	4628      	mov	r0, r5
 80004bc:	e7d7      	b.n	800046e <__udivmoddi4+0x26e>
 80004be:	4640      	mov	r0, r8
 80004c0:	e791      	b.n	80003e6 <__udivmoddi4+0x1e6>
 80004c2:	4681      	mov	r9, r0
 80004c4:	e7be      	b.n	8000444 <__udivmoddi4+0x244>
 80004c6:	4601      	mov	r1, r0
 80004c8:	e778      	b.n	80003bc <__udivmoddi4+0x1bc>
 80004ca:	3802      	subs	r0, #2
 80004cc:	443c      	add	r4, r7
 80004ce:	e745      	b.n	800035c <__udivmoddi4+0x15c>
 80004d0:	4608      	mov	r0, r1
 80004d2:	e708      	b.n	80002e6 <__udivmoddi4+0xe6>
 80004d4:	f1a8 0802 	sub.w	r8, r8, #2
 80004d8:	443d      	add	r5, r7
 80004da:	e72b      	b.n	8000334 <__udivmoddi4+0x134>

080004dc <__aeabi_idiv0>:
 80004dc:	4770      	bx	lr
 80004de:	bf00      	nop

080004e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004e0:	b580      	push	{r7, lr}
 80004e2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80004e4:	4a0e      	ldr	r2, [pc, #56]	; (8000520 <HAL_Init+0x40>)
 80004e6:	4b0e      	ldr	r3, [pc, #56]	; (8000520 <HAL_Init+0x40>)
 80004e8:	681b      	ldr	r3, [r3, #0]
 80004ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80004ee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80004f0:	4a0b      	ldr	r2, [pc, #44]	; (8000520 <HAL_Init+0x40>)
 80004f2:	4b0b      	ldr	r3, [pc, #44]	; (8000520 <HAL_Init+0x40>)
 80004f4:	681b      	ldr	r3, [r3, #0]
 80004f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80004fa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004fc:	4a08      	ldr	r2, [pc, #32]	; (8000520 <HAL_Init+0x40>)
 80004fe:	4b08      	ldr	r3, [pc, #32]	; (8000520 <HAL_Init+0x40>)
 8000500:	681b      	ldr	r3, [r3, #0]
 8000502:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000506:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000508:	2003      	movs	r0, #3
 800050a:	f000 f90b 	bl	8000724 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800050e:	200f      	movs	r0, #15
 8000510:	f000 f808 	bl	8000524 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000514:	f002 f940 	bl	8002798 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000518:	2300      	movs	r3, #0
}
 800051a:	4618      	mov	r0, r3
 800051c:	bd80      	pop	{r7, pc}
 800051e:	bf00      	nop
 8000520:	40023c00 	.word	0x40023c00

08000524 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	b082      	sub	sp, #8
 8000528:	af00      	add	r7, sp, #0
 800052a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800052c:	4b12      	ldr	r3, [pc, #72]	; (8000578 <HAL_InitTick+0x54>)
 800052e:	681a      	ldr	r2, [r3, #0]
 8000530:	4b12      	ldr	r3, [pc, #72]	; (800057c <HAL_InitTick+0x58>)
 8000532:	781b      	ldrb	r3, [r3, #0]
 8000534:	4619      	mov	r1, r3
 8000536:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800053a:	fbb3 f3f1 	udiv	r3, r3, r1
 800053e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000542:	4618      	mov	r0, r3
 8000544:	f000 f915 	bl	8000772 <HAL_SYSTICK_Config>
 8000548:	4603      	mov	r3, r0
 800054a:	2b00      	cmp	r3, #0
 800054c:	d001      	beq.n	8000552 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800054e:	2301      	movs	r3, #1
 8000550:	e00e      	b.n	8000570 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	2b0f      	cmp	r3, #15
 8000556:	d80a      	bhi.n	800056e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000558:	2200      	movs	r2, #0
 800055a:	6879      	ldr	r1, [r7, #4]
 800055c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000560:	f000 f8eb 	bl	800073a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000564:	4a06      	ldr	r2, [pc, #24]	; (8000580 <HAL_InitTick+0x5c>)
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800056a:	2300      	movs	r3, #0
 800056c:	e000      	b.n	8000570 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800056e:	2301      	movs	r3, #1
}
 8000570:	4618      	mov	r0, r3
 8000572:	3708      	adds	r7, #8
 8000574:	46bd      	mov	sp, r7
 8000576:	bd80      	pop	{r7, pc}
 8000578:	2000000c 	.word	0x2000000c
 800057c:	20000004 	.word	0x20000004
 8000580:	20000000 	.word	0x20000000

08000584 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000584:	b480      	push	{r7}
 8000586:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000588:	4b06      	ldr	r3, [pc, #24]	; (80005a4 <HAL_IncTick+0x20>)
 800058a:	781b      	ldrb	r3, [r3, #0]
 800058c:	461a      	mov	r2, r3
 800058e:	4b06      	ldr	r3, [pc, #24]	; (80005a8 <HAL_IncTick+0x24>)
 8000590:	681b      	ldr	r3, [r3, #0]
 8000592:	4413      	add	r3, r2
 8000594:	4a04      	ldr	r2, [pc, #16]	; (80005a8 <HAL_IncTick+0x24>)
 8000596:	6013      	str	r3, [r2, #0]
}
 8000598:	bf00      	nop
 800059a:	46bd      	mov	sp, r7
 800059c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a0:	4770      	bx	lr
 80005a2:	bf00      	nop
 80005a4:	20000004 	.word	0x20000004
 80005a8:	20003d78 	.word	0x20003d78

080005ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005ac:	b480      	push	{r7}
 80005ae:	af00      	add	r7, sp, #0
  return uwTick;
 80005b0:	4b03      	ldr	r3, [pc, #12]	; (80005c0 <HAL_GetTick+0x14>)
 80005b2:	681b      	ldr	r3, [r3, #0]
}
 80005b4:	4618      	mov	r0, r3
 80005b6:	46bd      	mov	sp, r7
 80005b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005bc:	4770      	bx	lr
 80005be:	bf00      	nop
 80005c0:	20003d78 	.word	0x20003d78

080005c4 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005c4:	b480      	push	{r7}
 80005c6:	b085      	sub	sp, #20
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	f003 0307 	and.w	r3, r3, #7
 80005d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005d4:	4b0c      	ldr	r3, [pc, #48]	; (8000608 <NVIC_SetPriorityGrouping+0x44>)
 80005d6:	68db      	ldr	r3, [r3, #12]
 80005d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005da:	68ba      	ldr	r2, [r7, #8]
 80005dc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80005e0:	4013      	ands	r3, r2
 80005e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80005e4:	68fb      	ldr	r3, [r7, #12]
 80005e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005e8:	68bb      	ldr	r3, [r7, #8]
 80005ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005ec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80005f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005f6:	4a04      	ldr	r2, [pc, #16]	; (8000608 <NVIC_SetPriorityGrouping+0x44>)
 80005f8:	68bb      	ldr	r3, [r7, #8]
 80005fa:	60d3      	str	r3, [r2, #12]
}
 80005fc:	bf00      	nop
 80005fe:	3714      	adds	r7, #20
 8000600:	46bd      	mov	sp, r7
 8000602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000606:	4770      	bx	lr
 8000608:	e000ed00 	.word	0xe000ed00

0800060c <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 800060c:	b480      	push	{r7}
 800060e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000610:	4b04      	ldr	r3, [pc, #16]	; (8000624 <NVIC_GetPriorityGrouping+0x18>)
 8000612:	68db      	ldr	r3, [r3, #12]
 8000614:	0a1b      	lsrs	r3, r3, #8
 8000616:	f003 0307 	and.w	r3, r3, #7
}
 800061a:	4618      	mov	r0, r3
 800061c:	46bd      	mov	sp, r7
 800061e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000622:	4770      	bx	lr
 8000624:	e000ed00 	.word	0xe000ed00

08000628 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000628:	b480      	push	{r7}
 800062a:	b083      	sub	sp, #12
 800062c:	af00      	add	r7, sp, #0
 800062e:	4603      	mov	r3, r0
 8000630:	6039      	str	r1, [r7, #0]
 8000632:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000634:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000638:	2b00      	cmp	r3, #0
 800063a:	da0b      	bge.n	8000654 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800063c:	490d      	ldr	r1, [pc, #52]	; (8000674 <NVIC_SetPriority+0x4c>)
 800063e:	79fb      	ldrb	r3, [r7, #7]
 8000640:	f003 030f 	and.w	r3, r3, #15
 8000644:	3b04      	subs	r3, #4
 8000646:	683a      	ldr	r2, [r7, #0]
 8000648:	b2d2      	uxtb	r2, r2
 800064a:	0112      	lsls	r2, r2, #4
 800064c:	b2d2      	uxtb	r2, r2
 800064e:	440b      	add	r3, r1
 8000650:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000652:	e009      	b.n	8000668 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000654:	4908      	ldr	r1, [pc, #32]	; (8000678 <NVIC_SetPriority+0x50>)
 8000656:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800065a:	683a      	ldr	r2, [r7, #0]
 800065c:	b2d2      	uxtb	r2, r2
 800065e:	0112      	lsls	r2, r2, #4
 8000660:	b2d2      	uxtb	r2, r2
 8000662:	440b      	add	r3, r1
 8000664:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000668:	bf00      	nop
 800066a:	370c      	adds	r7, #12
 800066c:	46bd      	mov	sp, r7
 800066e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000672:	4770      	bx	lr
 8000674:	e000ed00 	.word	0xe000ed00
 8000678:	e000e100 	.word	0xe000e100

0800067c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800067c:	b480      	push	{r7}
 800067e:	b089      	sub	sp, #36	; 0x24
 8000680:	af00      	add	r7, sp, #0
 8000682:	60f8      	str	r0, [r7, #12]
 8000684:	60b9      	str	r1, [r7, #8]
 8000686:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000688:	68fb      	ldr	r3, [r7, #12]
 800068a:	f003 0307 	and.w	r3, r3, #7
 800068e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000690:	69fb      	ldr	r3, [r7, #28]
 8000692:	f1c3 0307 	rsb	r3, r3, #7
 8000696:	2b04      	cmp	r3, #4
 8000698:	bf28      	it	cs
 800069a:	2304      	movcs	r3, #4
 800069c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800069e:	69fb      	ldr	r3, [r7, #28]
 80006a0:	3304      	adds	r3, #4
 80006a2:	2b06      	cmp	r3, #6
 80006a4:	d902      	bls.n	80006ac <NVIC_EncodePriority+0x30>
 80006a6:	69fb      	ldr	r3, [r7, #28]
 80006a8:	3b03      	subs	r3, #3
 80006aa:	e000      	b.n	80006ae <NVIC_EncodePriority+0x32>
 80006ac:	2300      	movs	r3, #0
 80006ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006b0:	2201      	movs	r2, #1
 80006b2:	69bb      	ldr	r3, [r7, #24]
 80006b4:	fa02 f303 	lsl.w	r3, r2, r3
 80006b8:	1e5a      	subs	r2, r3, #1
 80006ba:	68bb      	ldr	r3, [r7, #8]
 80006bc:	401a      	ands	r2, r3
 80006be:	697b      	ldr	r3, [r7, #20]
 80006c0:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006c2:	2101      	movs	r1, #1
 80006c4:	697b      	ldr	r3, [r7, #20]
 80006c6:	fa01 f303 	lsl.w	r3, r1, r3
 80006ca:	1e59      	subs	r1, r3, #1
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006d0:	4313      	orrs	r3, r2
         );
}
 80006d2:	4618      	mov	r0, r3
 80006d4:	3724      	adds	r7, #36	; 0x24
 80006d6:	46bd      	mov	sp, r7
 80006d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006dc:	4770      	bx	lr
	...

080006e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b082      	sub	sp, #8
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	3b01      	subs	r3, #1
 80006ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80006f0:	d301      	bcc.n	80006f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80006f2:	2301      	movs	r3, #1
 80006f4:	e00f      	b.n	8000716 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006f6:	4a0a      	ldr	r2, [pc, #40]	; (8000720 <SysTick_Config+0x40>)
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	3b01      	subs	r3, #1
 80006fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80006fe:	210f      	movs	r1, #15
 8000700:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000704:	f7ff ff90 	bl	8000628 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000708:	4b05      	ldr	r3, [pc, #20]	; (8000720 <SysTick_Config+0x40>)
 800070a:	2200      	movs	r2, #0
 800070c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800070e:	4b04      	ldr	r3, [pc, #16]	; (8000720 <SysTick_Config+0x40>)
 8000710:	2207      	movs	r2, #7
 8000712:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000714:	2300      	movs	r3, #0
}
 8000716:	4618      	mov	r0, r3
 8000718:	3708      	adds	r7, #8
 800071a:	46bd      	mov	sp, r7
 800071c:	bd80      	pop	{r7, pc}
 800071e:	bf00      	nop
 8000720:	e000e010 	.word	0xe000e010

08000724 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b082      	sub	sp, #8
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800072c:	6878      	ldr	r0, [r7, #4]
 800072e:	f7ff ff49 	bl	80005c4 <NVIC_SetPriorityGrouping>
}
 8000732:	bf00      	nop
 8000734:	3708      	adds	r7, #8
 8000736:	46bd      	mov	sp, r7
 8000738:	bd80      	pop	{r7, pc}

0800073a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800073a:	b580      	push	{r7, lr}
 800073c:	b086      	sub	sp, #24
 800073e:	af00      	add	r7, sp, #0
 8000740:	4603      	mov	r3, r0
 8000742:	60b9      	str	r1, [r7, #8]
 8000744:	607a      	str	r2, [r7, #4]
 8000746:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000748:	2300      	movs	r3, #0
 800074a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800074c:	f7ff ff5e 	bl	800060c <NVIC_GetPriorityGrouping>
 8000750:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000752:	687a      	ldr	r2, [r7, #4]
 8000754:	68b9      	ldr	r1, [r7, #8]
 8000756:	6978      	ldr	r0, [r7, #20]
 8000758:	f7ff ff90 	bl	800067c <NVIC_EncodePriority>
 800075c:	4602      	mov	r2, r0
 800075e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000762:	4611      	mov	r1, r2
 8000764:	4618      	mov	r0, r3
 8000766:	f7ff ff5f 	bl	8000628 <NVIC_SetPriority>
}
 800076a:	bf00      	nop
 800076c:	3718      	adds	r7, #24
 800076e:	46bd      	mov	sp, r7
 8000770:	bd80      	pop	{r7, pc}

08000772 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000772:	b580      	push	{r7, lr}
 8000774:	b082      	sub	sp, #8
 8000776:	af00      	add	r7, sp, #0
 8000778:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800077a:	6878      	ldr	r0, [r7, #4]
 800077c:	f7ff ffb0 	bl	80006e0 <SysTick_Config>
 8000780:	4603      	mov	r3, r0
}
 8000782:	4618      	mov	r0, r3
 8000784:	3708      	adds	r7, #8
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
	...

0800078c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800078c:	b480      	push	{r7}
 800078e:	b083      	sub	sp, #12
 8000790:	af00      	add	r7, sp, #0
 8000792:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	2b04      	cmp	r3, #4
 8000798:	d106      	bne.n	80007a8 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800079a:	4a09      	ldr	r2, [pc, #36]	; (80007c0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800079c:	4b08      	ldr	r3, [pc, #32]	; (80007c0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	f043 0304 	orr.w	r3, r3, #4
 80007a4:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 80007a6:	e005      	b.n	80007b4 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80007a8:	4a05      	ldr	r2, [pc, #20]	; (80007c0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80007aa:	4b05      	ldr	r3, [pc, #20]	; (80007c0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	f023 0304 	bic.w	r3, r3, #4
 80007b2:	6013      	str	r3, [r2, #0]
}
 80007b4:	bf00      	nop
 80007b6:	370c      	adds	r7, #12
 80007b8:	46bd      	mov	sp, r7
 80007ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007be:	4770      	bx	lr
 80007c0:	e000e010 	.word	0xe000e010

080007c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80007c4:	b480      	push	{r7}
 80007c6:	b089      	sub	sp, #36	; 0x24
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
 80007cc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80007ce:	2300      	movs	r3, #0
 80007d0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80007d2:	2300      	movs	r3, #0
 80007d4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80007d6:	2300      	movs	r3, #0
 80007d8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80007da:	2300      	movs	r3, #0
 80007dc:	61fb      	str	r3, [r7, #28]
 80007de:	e16b      	b.n	8000ab8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80007e0:	2201      	movs	r2, #1
 80007e2:	69fb      	ldr	r3, [r7, #28]
 80007e4:	fa02 f303 	lsl.w	r3, r2, r3
 80007e8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80007ea:	683b      	ldr	r3, [r7, #0]
 80007ec:	681a      	ldr	r2, [r3, #0]
 80007ee:	697b      	ldr	r3, [r7, #20]
 80007f0:	4013      	ands	r3, r2
 80007f2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80007f4:	693a      	ldr	r2, [r7, #16]
 80007f6:	697b      	ldr	r3, [r7, #20]
 80007f8:	429a      	cmp	r2, r3
 80007fa:	f040 815a 	bne.w	8000ab2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80007fe:	683b      	ldr	r3, [r7, #0]
 8000800:	685b      	ldr	r3, [r3, #4]
 8000802:	2b02      	cmp	r3, #2
 8000804:	d003      	beq.n	800080e <HAL_GPIO_Init+0x4a>
 8000806:	683b      	ldr	r3, [r7, #0]
 8000808:	685b      	ldr	r3, [r3, #4]
 800080a:	2b12      	cmp	r3, #18
 800080c:	d123      	bne.n	8000856 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800080e:	69fb      	ldr	r3, [r7, #28]
 8000810:	08da      	lsrs	r2, r3, #3
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	3208      	adds	r2, #8
 8000816:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800081a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800081c:	69fb      	ldr	r3, [r7, #28]
 800081e:	f003 0307 	and.w	r3, r3, #7
 8000822:	009b      	lsls	r3, r3, #2
 8000824:	220f      	movs	r2, #15
 8000826:	fa02 f303 	lsl.w	r3, r2, r3
 800082a:	43db      	mvns	r3, r3
 800082c:	69ba      	ldr	r2, [r7, #24]
 800082e:	4013      	ands	r3, r2
 8000830:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000832:	683b      	ldr	r3, [r7, #0]
 8000834:	691a      	ldr	r2, [r3, #16]
 8000836:	69fb      	ldr	r3, [r7, #28]
 8000838:	f003 0307 	and.w	r3, r3, #7
 800083c:	009b      	lsls	r3, r3, #2
 800083e:	fa02 f303 	lsl.w	r3, r2, r3
 8000842:	69ba      	ldr	r2, [r7, #24]
 8000844:	4313      	orrs	r3, r2
 8000846:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000848:	69fb      	ldr	r3, [r7, #28]
 800084a:	08da      	lsrs	r2, r3, #3
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	3208      	adds	r2, #8
 8000850:	69b9      	ldr	r1, [r7, #24]
 8000852:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800085c:	69fb      	ldr	r3, [r7, #28]
 800085e:	005b      	lsls	r3, r3, #1
 8000860:	2203      	movs	r2, #3
 8000862:	fa02 f303 	lsl.w	r3, r2, r3
 8000866:	43db      	mvns	r3, r3
 8000868:	69ba      	ldr	r2, [r7, #24]
 800086a:	4013      	ands	r3, r2
 800086c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800086e:	683b      	ldr	r3, [r7, #0]
 8000870:	685b      	ldr	r3, [r3, #4]
 8000872:	f003 0203 	and.w	r2, r3, #3
 8000876:	69fb      	ldr	r3, [r7, #28]
 8000878:	005b      	lsls	r3, r3, #1
 800087a:	fa02 f303 	lsl.w	r3, r2, r3
 800087e:	69ba      	ldr	r2, [r7, #24]
 8000880:	4313      	orrs	r3, r2
 8000882:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	69ba      	ldr	r2, [r7, #24]
 8000888:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800088a:	683b      	ldr	r3, [r7, #0]
 800088c:	685b      	ldr	r3, [r3, #4]
 800088e:	2b01      	cmp	r3, #1
 8000890:	d00b      	beq.n	80008aa <HAL_GPIO_Init+0xe6>
 8000892:	683b      	ldr	r3, [r7, #0]
 8000894:	685b      	ldr	r3, [r3, #4]
 8000896:	2b02      	cmp	r3, #2
 8000898:	d007      	beq.n	80008aa <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800089a:	683b      	ldr	r3, [r7, #0]
 800089c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800089e:	2b11      	cmp	r3, #17
 80008a0:	d003      	beq.n	80008aa <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80008a2:	683b      	ldr	r3, [r7, #0]
 80008a4:	685b      	ldr	r3, [r3, #4]
 80008a6:	2b12      	cmp	r3, #18
 80008a8:	d130      	bne.n	800090c <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	689b      	ldr	r3, [r3, #8]
 80008ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80008b0:	69fb      	ldr	r3, [r7, #28]
 80008b2:	005b      	lsls	r3, r3, #1
 80008b4:	2203      	movs	r2, #3
 80008b6:	fa02 f303 	lsl.w	r3, r2, r3
 80008ba:	43db      	mvns	r3, r3
 80008bc:	69ba      	ldr	r2, [r7, #24]
 80008be:	4013      	ands	r3, r2
 80008c0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80008c2:	683b      	ldr	r3, [r7, #0]
 80008c4:	68da      	ldr	r2, [r3, #12]
 80008c6:	69fb      	ldr	r3, [r7, #28]
 80008c8:	005b      	lsls	r3, r3, #1
 80008ca:	fa02 f303 	lsl.w	r3, r2, r3
 80008ce:	69ba      	ldr	r2, [r7, #24]
 80008d0:	4313      	orrs	r3, r2
 80008d2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	69ba      	ldr	r2, [r7, #24]
 80008d8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	685b      	ldr	r3, [r3, #4]
 80008de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80008e0:	2201      	movs	r2, #1
 80008e2:	69fb      	ldr	r3, [r7, #28]
 80008e4:	fa02 f303 	lsl.w	r3, r2, r3
 80008e8:	43db      	mvns	r3, r3
 80008ea:	69ba      	ldr	r2, [r7, #24]
 80008ec:	4013      	ands	r3, r2
 80008ee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80008f0:	683b      	ldr	r3, [r7, #0]
 80008f2:	685b      	ldr	r3, [r3, #4]
 80008f4:	091b      	lsrs	r3, r3, #4
 80008f6:	f003 0201 	and.w	r2, r3, #1
 80008fa:	69fb      	ldr	r3, [r7, #28]
 80008fc:	fa02 f303 	lsl.w	r3, r2, r3
 8000900:	69ba      	ldr	r2, [r7, #24]
 8000902:	4313      	orrs	r3, r2
 8000904:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	69ba      	ldr	r2, [r7, #24]
 800090a:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	68db      	ldr	r3, [r3, #12]
 8000910:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000912:	69fb      	ldr	r3, [r7, #28]
 8000914:	005b      	lsls	r3, r3, #1
 8000916:	2203      	movs	r2, #3
 8000918:	fa02 f303 	lsl.w	r3, r2, r3
 800091c:	43db      	mvns	r3, r3
 800091e:	69ba      	ldr	r2, [r7, #24]
 8000920:	4013      	ands	r3, r2
 8000922:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000924:	683b      	ldr	r3, [r7, #0]
 8000926:	689a      	ldr	r2, [r3, #8]
 8000928:	69fb      	ldr	r3, [r7, #28]
 800092a:	005b      	lsls	r3, r3, #1
 800092c:	fa02 f303 	lsl.w	r3, r2, r3
 8000930:	69ba      	ldr	r2, [r7, #24]
 8000932:	4313      	orrs	r3, r2
 8000934:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	69ba      	ldr	r2, [r7, #24]
 800093a:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800093c:	683b      	ldr	r3, [r7, #0]
 800093e:	685b      	ldr	r3, [r3, #4]
 8000940:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000944:	2b00      	cmp	r3, #0
 8000946:	f000 80b4 	beq.w	8000ab2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800094a:	2300      	movs	r3, #0
 800094c:	60fb      	str	r3, [r7, #12]
 800094e:	4a5f      	ldr	r2, [pc, #380]	; (8000acc <HAL_GPIO_Init+0x308>)
 8000950:	4b5e      	ldr	r3, [pc, #376]	; (8000acc <HAL_GPIO_Init+0x308>)
 8000952:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000954:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000958:	6453      	str	r3, [r2, #68]	; 0x44
 800095a:	4b5c      	ldr	r3, [pc, #368]	; (8000acc <HAL_GPIO_Init+0x308>)
 800095c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800095e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000962:	60fb      	str	r3, [r7, #12]
 8000964:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000966:	4a5a      	ldr	r2, [pc, #360]	; (8000ad0 <HAL_GPIO_Init+0x30c>)
 8000968:	69fb      	ldr	r3, [r7, #28]
 800096a:	089b      	lsrs	r3, r3, #2
 800096c:	3302      	adds	r3, #2
 800096e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000972:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000974:	69fb      	ldr	r3, [r7, #28]
 8000976:	f003 0303 	and.w	r3, r3, #3
 800097a:	009b      	lsls	r3, r3, #2
 800097c:	220f      	movs	r2, #15
 800097e:	fa02 f303 	lsl.w	r3, r2, r3
 8000982:	43db      	mvns	r3, r3
 8000984:	69ba      	ldr	r2, [r7, #24]
 8000986:	4013      	ands	r3, r2
 8000988:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	4a51      	ldr	r2, [pc, #324]	; (8000ad4 <HAL_GPIO_Init+0x310>)
 800098e:	4293      	cmp	r3, r2
 8000990:	d02b      	beq.n	80009ea <HAL_GPIO_Init+0x226>
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	4a50      	ldr	r2, [pc, #320]	; (8000ad8 <HAL_GPIO_Init+0x314>)
 8000996:	4293      	cmp	r3, r2
 8000998:	d025      	beq.n	80009e6 <HAL_GPIO_Init+0x222>
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	4a4f      	ldr	r2, [pc, #316]	; (8000adc <HAL_GPIO_Init+0x318>)
 800099e:	4293      	cmp	r3, r2
 80009a0:	d01f      	beq.n	80009e2 <HAL_GPIO_Init+0x21e>
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	4a4e      	ldr	r2, [pc, #312]	; (8000ae0 <HAL_GPIO_Init+0x31c>)
 80009a6:	4293      	cmp	r3, r2
 80009a8:	d019      	beq.n	80009de <HAL_GPIO_Init+0x21a>
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	4a4d      	ldr	r2, [pc, #308]	; (8000ae4 <HAL_GPIO_Init+0x320>)
 80009ae:	4293      	cmp	r3, r2
 80009b0:	d013      	beq.n	80009da <HAL_GPIO_Init+0x216>
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	4a4c      	ldr	r2, [pc, #304]	; (8000ae8 <HAL_GPIO_Init+0x324>)
 80009b6:	4293      	cmp	r3, r2
 80009b8:	d00d      	beq.n	80009d6 <HAL_GPIO_Init+0x212>
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	4a4b      	ldr	r2, [pc, #300]	; (8000aec <HAL_GPIO_Init+0x328>)
 80009be:	4293      	cmp	r3, r2
 80009c0:	d007      	beq.n	80009d2 <HAL_GPIO_Init+0x20e>
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	4a4a      	ldr	r2, [pc, #296]	; (8000af0 <HAL_GPIO_Init+0x32c>)
 80009c6:	4293      	cmp	r3, r2
 80009c8:	d101      	bne.n	80009ce <HAL_GPIO_Init+0x20a>
 80009ca:	2307      	movs	r3, #7
 80009cc:	e00e      	b.n	80009ec <HAL_GPIO_Init+0x228>
 80009ce:	2308      	movs	r3, #8
 80009d0:	e00c      	b.n	80009ec <HAL_GPIO_Init+0x228>
 80009d2:	2306      	movs	r3, #6
 80009d4:	e00a      	b.n	80009ec <HAL_GPIO_Init+0x228>
 80009d6:	2305      	movs	r3, #5
 80009d8:	e008      	b.n	80009ec <HAL_GPIO_Init+0x228>
 80009da:	2304      	movs	r3, #4
 80009dc:	e006      	b.n	80009ec <HAL_GPIO_Init+0x228>
 80009de:	2303      	movs	r3, #3
 80009e0:	e004      	b.n	80009ec <HAL_GPIO_Init+0x228>
 80009e2:	2302      	movs	r3, #2
 80009e4:	e002      	b.n	80009ec <HAL_GPIO_Init+0x228>
 80009e6:	2301      	movs	r3, #1
 80009e8:	e000      	b.n	80009ec <HAL_GPIO_Init+0x228>
 80009ea:	2300      	movs	r3, #0
 80009ec:	69fa      	ldr	r2, [r7, #28]
 80009ee:	f002 0203 	and.w	r2, r2, #3
 80009f2:	0092      	lsls	r2, r2, #2
 80009f4:	4093      	lsls	r3, r2
 80009f6:	69ba      	ldr	r2, [r7, #24]
 80009f8:	4313      	orrs	r3, r2
 80009fa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80009fc:	4934      	ldr	r1, [pc, #208]	; (8000ad0 <HAL_GPIO_Init+0x30c>)
 80009fe:	69fb      	ldr	r3, [r7, #28]
 8000a00:	089b      	lsrs	r3, r3, #2
 8000a02:	3302      	adds	r3, #2
 8000a04:	69ba      	ldr	r2, [r7, #24]
 8000a06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000a0a:	4b3a      	ldr	r3, [pc, #232]	; (8000af4 <HAL_GPIO_Init+0x330>)
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000a10:	693b      	ldr	r3, [r7, #16]
 8000a12:	43db      	mvns	r3, r3
 8000a14:	69ba      	ldr	r2, [r7, #24]
 8000a16:	4013      	ands	r3, r2
 8000a18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a1a:	683b      	ldr	r3, [r7, #0]
 8000a1c:	685b      	ldr	r3, [r3, #4]
 8000a1e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d003      	beq.n	8000a2e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8000a26:	69ba      	ldr	r2, [r7, #24]
 8000a28:	693b      	ldr	r3, [r7, #16]
 8000a2a:	4313      	orrs	r3, r2
 8000a2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000a2e:	4a31      	ldr	r2, [pc, #196]	; (8000af4 <HAL_GPIO_Init+0x330>)
 8000a30:	69bb      	ldr	r3, [r7, #24]
 8000a32:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000a34:	4b2f      	ldr	r3, [pc, #188]	; (8000af4 <HAL_GPIO_Init+0x330>)
 8000a36:	685b      	ldr	r3, [r3, #4]
 8000a38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000a3a:	693b      	ldr	r3, [r7, #16]
 8000a3c:	43db      	mvns	r3, r3
 8000a3e:	69ba      	ldr	r2, [r7, #24]
 8000a40:	4013      	ands	r3, r2
 8000a42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000a44:	683b      	ldr	r3, [r7, #0]
 8000a46:	685b      	ldr	r3, [r3, #4]
 8000a48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d003      	beq.n	8000a58 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8000a50:	69ba      	ldr	r2, [r7, #24]
 8000a52:	693b      	ldr	r3, [r7, #16]
 8000a54:	4313      	orrs	r3, r2
 8000a56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000a58:	4a26      	ldr	r2, [pc, #152]	; (8000af4 <HAL_GPIO_Init+0x330>)
 8000a5a:	69bb      	ldr	r3, [r7, #24]
 8000a5c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000a5e:	4b25      	ldr	r3, [pc, #148]	; (8000af4 <HAL_GPIO_Init+0x330>)
 8000a60:	689b      	ldr	r3, [r3, #8]
 8000a62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000a64:	693b      	ldr	r3, [r7, #16]
 8000a66:	43db      	mvns	r3, r3
 8000a68:	69ba      	ldr	r2, [r7, #24]
 8000a6a:	4013      	ands	r3, r2
 8000a6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000a6e:	683b      	ldr	r3, [r7, #0]
 8000a70:	685b      	ldr	r3, [r3, #4]
 8000a72:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d003      	beq.n	8000a82 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8000a7a:	69ba      	ldr	r2, [r7, #24]
 8000a7c:	693b      	ldr	r3, [r7, #16]
 8000a7e:	4313      	orrs	r3, r2
 8000a80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000a82:	4a1c      	ldr	r2, [pc, #112]	; (8000af4 <HAL_GPIO_Init+0x330>)
 8000a84:	69bb      	ldr	r3, [r7, #24]
 8000a86:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000a88:	4b1a      	ldr	r3, [pc, #104]	; (8000af4 <HAL_GPIO_Init+0x330>)
 8000a8a:	68db      	ldr	r3, [r3, #12]
 8000a8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000a8e:	693b      	ldr	r3, [r7, #16]
 8000a90:	43db      	mvns	r3, r3
 8000a92:	69ba      	ldr	r2, [r7, #24]
 8000a94:	4013      	ands	r3, r2
 8000a96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000a98:	683b      	ldr	r3, [r7, #0]
 8000a9a:	685b      	ldr	r3, [r3, #4]
 8000a9c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d003      	beq.n	8000aac <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8000aa4:	69ba      	ldr	r2, [r7, #24]
 8000aa6:	693b      	ldr	r3, [r7, #16]
 8000aa8:	4313      	orrs	r3, r2
 8000aaa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000aac:	4a11      	ldr	r2, [pc, #68]	; (8000af4 <HAL_GPIO_Init+0x330>)
 8000aae:	69bb      	ldr	r3, [r7, #24]
 8000ab0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000ab2:	69fb      	ldr	r3, [r7, #28]
 8000ab4:	3301      	adds	r3, #1
 8000ab6:	61fb      	str	r3, [r7, #28]
 8000ab8:	69fb      	ldr	r3, [r7, #28]
 8000aba:	2b0f      	cmp	r3, #15
 8000abc:	f67f ae90 	bls.w	80007e0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000ac0:	bf00      	nop
 8000ac2:	3724      	adds	r7, #36	; 0x24
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aca:	4770      	bx	lr
 8000acc:	40023800 	.word	0x40023800
 8000ad0:	40013800 	.word	0x40013800
 8000ad4:	40020000 	.word	0x40020000
 8000ad8:	40020400 	.word	0x40020400
 8000adc:	40020800 	.word	0x40020800
 8000ae0:	40020c00 	.word	0x40020c00
 8000ae4:	40021000 	.word	0x40021000
 8000ae8:	40021400 	.word	0x40021400
 8000aec:	40021800 	.word	0x40021800
 8000af0:	40021c00 	.word	0x40021c00
 8000af4:	40013c00 	.word	0x40013c00

08000af8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000af8:	b480      	push	{r7}
 8000afa:	b083      	sub	sp, #12
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
 8000b00:	460b      	mov	r3, r1
 8000b02:	807b      	strh	r3, [r7, #2]
 8000b04:	4613      	mov	r3, r2
 8000b06:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000b08:	787b      	ldrb	r3, [r7, #1]
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d003      	beq.n	8000b16 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000b0e:	887a      	ldrh	r2, [r7, #2]
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000b14:	e003      	b.n	8000b1e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000b16:	887b      	ldrh	r3, [r7, #2]
 8000b18:	041a      	lsls	r2, r3, #16
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	619a      	str	r2, [r3, #24]
}
 8000b1e:	bf00      	nop
 8000b20:	370c      	adds	r7, #12
 8000b22:	46bd      	mov	sp, r7
 8000b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b28:	4770      	bx	lr
	...

08000b2c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b086      	sub	sp, #24
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d101      	bne.n	8000b3e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000b3a:	2301      	movs	r3, #1
 8000b3c:	e22d      	b.n	8000f9a <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	f003 0301 	and.w	r3, r3, #1
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d075      	beq.n	8000c36 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000b4a:	4ba3      	ldr	r3, [pc, #652]	; (8000dd8 <HAL_RCC_OscConfig+0x2ac>)
 8000b4c:	689b      	ldr	r3, [r3, #8]
 8000b4e:	f003 030c 	and.w	r3, r3, #12
 8000b52:	2b04      	cmp	r3, #4
 8000b54:	d00c      	beq.n	8000b70 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000b56:	4ba0      	ldr	r3, [pc, #640]	; (8000dd8 <HAL_RCC_OscConfig+0x2ac>)
 8000b58:	689b      	ldr	r3, [r3, #8]
 8000b5a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000b5e:	2b08      	cmp	r3, #8
 8000b60:	d112      	bne.n	8000b88 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000b62:	4b9d      	ldr	r3, [pc, #628]	; (8000dd8 <HAL_RCC_OscConfig+0x2ac>)
 8000b64:	685b      	ldr	r3, [r3, #4]
 8000b66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000b6a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000b6e:	d10b      	bne.n	8000b88 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b70:	4b99      	ldr	r3, [pc, #612]	; (8000dd8 <HAL_RCC_OscConfig+0x2ac>)
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d05b      	beq.n	8000c34 <HAL_RCC_OscConfig+0x108>
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	685b      	ldr	r3, [r3, #4]
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d157      	bne.n	8000c34 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000b84:	2301      	movs	r3, #1
 8000b86:	e208      	b.n	8000f9a <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	685b      	ldr	r3, [r3, #4]
 8000b8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b90:	d106      	bne.n	8000ba0 <HAL_RCC_OscConfig+0x74>
 8000b92:	4a91      	ldr	r2, [pc, #580]	; (8000dd8 <HAL_RCC_OscConfig+0x2ac>)
 8000b94:	4b90      	ldr	r3, [pc, #576]	; (8000dd8 <HAL_RCC_OscConfig+0x2ac>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b9c:	6013      	str	r3, [r2, #0]
 8000b9e:	e01d      	b.n	8000bdc <HAL_RCC_OscConfig+0xb0>
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	685b      	ldr	r3, [r3, #4]
 8000ba4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000ba8:	d10c      	bne.n	8000bc4 <HAL_RCC_OscConfig+0x98>
 8000baa:	4a8b      	ldr	r2, [pc, #556]	; (8000dd8 <HAL_RCC_OscConfig+0x2ac>)
 8000bac:	4b8a      	ldr	r3, [pc, #552]	; (8000dd8 <HAL_RCC_OscConfig+0x2ac>)
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000bb4:	6013      	str	r3, [r2, #0]
 8000bb6:	4a88      	ldr	r2, [pc, #544]	; (8000dd8 <HAL_RCC_OscConfig+0x2ac>)
 8000bb8:	4b87      	ldr	r3, [pc, #540]	; (8000dd8 <HAL_RCC_OscConfig+0x2ac>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000bc0:	6013      	str	r3, [r2, #0]
 8000bc2:	e00b      	b.n	8000bdc <HAL_RCC_OscConfig+0xb0>
 8000bc4:	4a84      	ldr	r2, [pc, #528]	; (8000dd8 <HAL_RCC_OscConfig+0x2ac>)
 8000bc6:	4b84      	ldr	r3, [pc, #528]	; (8000dd8 <HAL_RCC_OscConfig+0x2ac>)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000bce:	6013      	str	r3, [r2, #0]
 8000bd0:	4a81      	ldr	r2, [pc, #516]	; (8000dd8 <HAL_RCC_OscConfig+0x2ac>)
 8000bd2:	4b81      	ldr	r3, [pc, #516]	; (8000dd8 <HAL_RCC_OscConfig+0x2ac>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000bda:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	685b      	ldr	r3, [r3, #4]
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d013      	beq.n	8000c0c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000be4:	f7ff fce2 	bl	80005ac <HAL_GetTick>
 8000be8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000bea:	e008      	b.n	8000bfe <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000bec:	f7ff fcde 	bl	80005ac <HAL_GetTick>
 8000bf0:	4602      	mov	r2, r0
 8000bf2:	693b      	ldr	r3, [r7, #16]
 8000bf4:	1ad3      	subs	r3, r2, r3
 8000bf6:	2b64      	cmp	r3, #100	; 0x64
 8000bf8:	d901      	bls.n	8000bfe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000bfa:	2303      	movs	r3, #3
 8000bfc:	e1cd      	b.n	8000f9a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000bfe:	4b76      	ldr	r3, [pc, #472]	; (8000dd8 <HAL_RCC_OscConfig+0x2ac>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d0f0      	beq.n	8000bec <HAL_RCC_OscConfig+0xc0>
 8000c0a:	e014      	b.n	8000c36 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c0c:	f7ff fcce 	bl	80005ac <HAL_GetTick>
 8000c10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c12:	e008      	b.n	8000c26 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c14:	f7ff fcca 	bl	80005ac <HAL_GetTick>
 8000c18:	4602      	mov	r2, r0
 8000c1a:	693b      	ldr	r3, [r7, #16]
 8000c1c:	1ad3      	subs	r3, r2, r3
 8000c1e:	2b64      	cmp	r3, #100	; 0x64
 8000c20:	d901      	bls.n	8000c26 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000c22:	2303      	movs	r3, #3
 8000c24:	e1b9      	b.n	8000f9a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c26:	4b6c      	ldr	r3, [pc, #432]	; (8000dd8 <HAL_RCC_OscConfig+0x2ac>)
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d1f0      	bne.n	8000c14 <HAL_RCC_OscConfig+0xe8>
 8000c32:	e000      	b.n	8000c36 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	f003 0302 	and.w	r3, r3, #2
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d063      	beq.n	8000d0a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000c42:	4b65      	ldr	r3, [pc, #404]	; (8000dd8 <HAL_RCC_OscConfig+0x2ac>)
 8000c44:	689b      	ldr	r3, [r3, #8]
 8000c46:	f003 030c 	and.w	r3, r3, #12
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d00b      	beq.n	8000c66 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000c4e:	4b62      	ldr	r3, [pc, #392]	; (8000dd8 <HAL_RCC_OscConfig+0x2ac>)
 8000c50:	689b      	ldr	r3, [r3, #8]
 8000c52:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000c56:	2b08      	cmp	r3, #8
 8000c58:	d11c      	bne.n	8000c94 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000c5a:	4b5f      	ldr	r3, [pc, #380]	; (8000dd8 <HAL_RCC_OscConfig+0x2ac>)
 8000c5c:	685b      	ldr	r3, [r3, #4]
 8000c5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d116      	bne.n	8000c94 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c66:	4b5c      	ldr	r3, [pc, #368]	; (8000dd8 <HAL_RCC_OscConfig+0x2ac>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	f003 0302 	and.w	r3, r3, #2
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d005      	beq.n	8000c7e <HAL_RCC_OscConfig+0x152>
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	68db      	ldr	r3, [r3, #12]
 8000c76:	2b01      	cmp	r3, #1
 8000c78:	d001      	beq.n	8000c7e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8000c7a:	2301      	movs	r3, #1
 8000c7c:	e18d      	b.n	8000f9a <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c7e:	4956      	ldr	r1, [pc, #344]	; (8000dd8 <HAL_RCC_OscConfig+0x2ac>)
 8000c80:	4b55      	ldr	r3, [pc, #340]	; (8000dd8 <HAL_RCC_OscConfig+0x2ac>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	691b      	ldr	r3, [r3, #16]
 8000c8c:	00db      	lsls	r3, r3, #3
 8000c8e:	4313      	orrs	r3, r2
 8000c90:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c92:	e03a      	b.n	8000d0a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	68db      	ldr	r3, [r3, #12]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d020      	beq.n	8000cde <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000c9c:	4b4f      	ldr	r3, [pc, #316]	; (8000ddc <HAL_RCC_OscConfig+0x2b0>)
 8000c9e:	2201      	movs	r2, #1
 8000ca0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ca2:	f7ff fc83 	bl	80005ac <HAL_GetTick>
 8000ca6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ca8:	e008      	b.n	8000cbc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000caa:	f7ff fc7f 	bl	80005ac <HAL_GetTick>
 8000cae:	4602      	mov	r2, r0
 8000cb0:	693b      	ldr	r3, [r7, #16]
 8000cb2:	1ad3      	subs	r3, r2, r3
 8000cb4:	2b02      	cmp	r3, #2
 8000cb6:	d901      	bls.n	8000cbc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8000cb8:	2303      	movs	r3, #3
 8000cba:	e16e      	b.n	8000f9a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cbc:	4b46      	ldr	r3, [pc, #280]	; (8000dd8 <HAL_RCC_OscConfig+0x2ac>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	f003 0302 	and.w	r3, r3, #2
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d0f0      	beq.n	8000caa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000cc8:	4943      	ldr	r1, [pc, #268]	; (8000dd8 <HAL_RCC_OscConfig+0x2ac>)
 8000cca:	4b43      	ldr	r3, [pc, #268]	; (8000dd8 <HAL_RCC_OscConfig+0x2ac>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	691b      	ldr	r3, [r3, #16]
 8000cd6:	00db      	lsls	r3, r3, #3
 8000cd8:	4313      	orrs	r3, r2
 8000cda:	600b      	str	r3, [r1, #0]
 8000cdc:	e015      	b.n	8000d0a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000cde:	4b3f      	ldr	r3, [pc, #252]	; (8000ddc <HAL_RCC_OscConfig+0x2b0>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ce4:	f7ff fc62 	bl	80005ac <HAL_GetTick>
 8000ce8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000cea:	e008      	b.n	8000cfe <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000cec:	f7ff fc5e 	bl	80005ac <HAL_GetTick>
 8000cf0:	4602      	mov	r2, r0
 8000cf2:	693b      	ldr	r3, [r7, #16]
 8000cf4:	1ad3      	subs	r3, r2, r3
 8000cf6:	2b02      	cmp	r3, #2
 8000cf8:	d901      	bls.n	8000cfe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8000cfa:	2303      	movs	r3, #3
 8000cfc:	e14d      	b.n	8000f9a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000cfe:	4b36      	ldr	r3, [pc, #216]	; (8000dd8 <HAL_RCC_OscConfig+0x2ac>)
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	f003 0302 	and.w	r3, r3, #2
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d1f0      	bne.n	8000cec <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	f003 0308 	and.w	r3, r3, #8
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d030      	beq.n	8000d78 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	695b      	ldr	r3, [r3, #20]
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d016      	beq.n	8000d4c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000d1e:	4b30      	ldr	r3, [pc, #192]	; (8000de0 <HAL_RCC_OscConfig+0x2b4>)
 8000d20:	2201      	movs	r2, #1
 8000d22:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000d24:	f7ff fc42 	bl	80005ac <HAL_GetTick>
 8000d28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000d2a:	e008      	b.n	8000d3e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000d2c:	f7ff fc3e 	bl	80005ac <HAL_GetTick>
 8000d30:	4602      	mov	r2, r0
 8000d32:	693b      	ldr	r3, [r7, #16]
 8000d34:	1ad3      	subs	r3, r2, r3
 8000d36:	2b02      	cmp	r3, #2
 8000d38:	d901      	bls.n	8000d3e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8000d3a:	2303      	movs	r3, #3
 8000d3c:	e12d      	b.n	8000f9a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000d3e:	4b26      	ldr	r3, [pc, #152]	; (8000dd8 <HAL_RCC_OscConfig+0x2ac>)
 8000d40:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000d42:	f003 0302 	and.w	r3, r3, #2
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d0f0      	beq.n	8000d2c <HAL_RCC_OscConfig+0x200>
 8000d4a:	e015      	b.n	8000d78 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000d4c:	4b24      	ldr	r3, [pc, #144]	; (8000de0 <HAL_RCC_OscConfig+0x2b4>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d52:	f7ff fc2b 	bl	80005ac <HAL_GetTick>
 8000d56:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d58:	e008      	b.n	8000d6c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000d5a:	f7ff fc27 	bl	80005ac <HAL_GetTick>
 8000d5e:	4602      	mov	r2, r0
 8000d60:	693b      	ldr	r3, [r7, #16]
 8000d62:	1ad3      	subs	r3, r2, r3
 8000d64:	2b02      	cmp	r3, #2
 8000d66:	d901      	bls.n	8000d6c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8000d68:	2303      	movs	r3, #3
 8000d6a:	e116      	b.n	8000f9a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d6c:	4b1a      	ldr	r3, [pc, #104]	; (8000dd8 <HAL_RCC_OscConfig+0x2ac>)
 8000d6e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000d70:	f003 0302 	and.w	r3, r3, #2
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d1f0      	bne.n	8000d5a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	f003 0304 	and.w	r3, r3, #4
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	f000 80a0 	beq.w	8000ec6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000d86:	2300      	movs	r3, #0
 8000d88:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000d8a:	4b13      	ldr	r3, [pc, #76]	; (8000dd8 <HAL_RCC_OscConfig+0x2ac>)
 8000d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d10f      	bne.n	8000db6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000d96:	2300      	movs	r3, #0
 8000d98:	60fb      	str	r3, [r7, #12]
 8000d9a:	4a0f      	ldr	r2, [pc, #60]	; (8000dd8 <HAL_RCC_OscConfig+0x2ac>)
 8000d9c:	4b0e      	ldr	r3, [pc, #56]	; (8000dd8 <HAL_RCC_OscConfig+0x2ac>)
 8000d9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000da0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000da4:	6413      	str	r3, [r2, #64]	; 0x40
 8000da6:	4b0c      	ldr	r3, [pc, #48]	; (8000dd8 <HAL_RCC_OscConfig+0x2ac>)
 8000da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000daa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dae:	60fb      	str	r3, [r7, #12]
 8000db0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000db2:	2301      	movs	r3, #1
 8000db4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000db6:	4b0b      	ldr	r3, [pc, #44]	; (8000de4 <HAL_RCC_OscConfig+0x2b8>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d121      	bne.n	8000e06 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000dc2:	4a08      	ldr	r2, [pc, #32]	; (8000de4 <HAL_RCC_OscConfig+0x2b8>)
 8000dc4:	4b07      	ldr	r3, [pc, #28]	; (8000de4 <HAL_RCC_OscConfig+0x2b8>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dcc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000dce:	f7ff fbed 	bl	80005ac <HAL_GetTick>
 8000dd2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000dd4:	e011      	b.n	8000dfa <HAL_RCC_OscConfig+0x2ce>
 8000dd6:	bf00      	nop
 8000dd8:	40023800 	.word	0x40023800
 8000ddc:	42470000 	.word	0x42470000
 8000de0:	42470e80 	.word	0x42470e80
 8000de4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000de8:	f7ff fbe0 	bl	80005ac <HAL_GetTick>
 8000dec:	4602      	mov	r2, r0
 8000dee:	693b      	ldr	r3, [r7, #16]
 8000df0:	1ad3      	subs	r3, r2, r3
 8000df2:	2b02      	cmp	r3, #2
 8000df4:	d901      	bls.n	8000dfa <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8000df6:	2303      	movs	r3, #3
 8000df8:	e0cf      	b.n	8000f9a <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000dfa:	4b6a      	ldr	r3, [pc, #424]	; (8000fa4 <HAL_RCC_OscConfig+0x478>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d0f0      	beq.n	8000de8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	689b      	ldr	r3, [r3, #8]
 8000e0a:	2b01      	cmp	r3, #1
 8000e0c:	d106      	bne.n	8000e1c <HAL_RCC_OscConfig+0x2f0>
 8000e0e:	4a66      	ldr	r2, [pc, #408]	; (8000fa8 <HAL_RCC_OscConfig+0x47c>)
 8000e10:	4b65      	ldr	r3, [pc, #404]	; (8000fa8 <HAL_RCC_OscConfig+0x47c>)
 8000e12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000e14:	f043 0301 	orr.w	r3, r3, #1
 8000e18:	6713      	str	r3, [r2, #112]	; 0x70
 8000e1a:	e01c      	b.n	8000e56 <HAL_RCC_OscConfig+0x32a>
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	689b      	ldr	r3, [r3, #8]
 8000e20:	2b05      	cmp	r3, #5
 8000e22:	d10c      	bne.n	8000e3e <HAL_RCC_OscConfig+0x312>
 8000e24:	4a60      	ldr	r2, [pc, #384]	; (8000fa8 <HAL_RCC_OscConfig+0x47c>)
 8000e26:	4b60      	ldr	r3, [pc, #384]	; (8000fa8 <HAL_RCC_OscConfig+0x47c>)
 8000e28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000e2a:	f043 0304 	orr.w	r3, r3, #4
 8000e2e:	6713      	str	r3, [r2, #112]	; 0x70
 8000e30:	4a5d      	ldr	r2, [pc, #372]	; (8000fa8 <HAL_RCC_OscConfig+0x47c>)
 8000e32:	4b5d      	ldr	r3, [pc, #372]	; (8000fa8 <HAL_RCC_OscConfig+0x47c>)
 8000e34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000e36:	f043 0301 	orr.w	r3, r3, #1
 8000e3a:	6713      	str	r3, [r2, #112]	; 0x70
 8000e3c:	e00b      	b.n	8000e56 <HAL_RCC_OscConfig+0x32a>
 8000e3e:	4a5a      	ldr	r2, [pc, #360]	; (8000fa8 <HAL_RCC_OscConfig+0x47c>)
 8000e40:	4b59      	ldr	r3, [pc, #356]	; (8000fa8 <HAL_RCC_OscConfig+0x47c>)
 8000e42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000e44:	f023 0301 	bic.w	r3, r3, #1
 8000e48:	6713      	str	r3, [r2, #112]	; 0x70
 8000e4a:	4a57      	ldr	r2, [pc, #348]	; (8000fa8 <HAL_RCC_OscConfig+0x47c>)
 8000e4c:	4b56      	ldr	r3, [pc, #344]	; (8000fa8 <HAL_RCC_OscConfig+0x47c>)
 8000e4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000e50:	f023 0304 	bic.w	r3, r3, #4
 8000e54:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	689b      	ldr	r3, [r3, #8]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d015      	beq.n	8000e8a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000e5e:	f7ff fba5 	bl	80005ac <HAL_GetTick>
 8000e62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e64:	e00a      	b.n	8000e7c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000e66:	f7ff fba1 	bl	80005ac <HAL_GetTick>
 8000e6a:	4602      	mov	r2, r0
 8000e6c:	693b      	ldr	r3, [r7, #16]
 8000e6e:	1ad3      	subs	r3, r2, r3
 8000e70:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e74:	4293      	cmp	r3, r2
 8000e76:	d901      	bls.n	8000e7c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8000e78:	2303      	movs	r3, #3
 8000e7a:	e08e      	b.n	8000f9a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e7c:	4b4a      	ldr	r3, [pc, #296]	; (8000fa8 <HAL_RCC_OscConfig+0x47c>)
 8000e7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000e80:	f003 0302 	and.w	r3, r3, #2
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d0ee      	beq.n	8000e66 <HAL_RCC_OscConfig+0x33a>
 8000e88:	e014      	b.n	8000eb4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e8a:	f7ff fb8f 	bl	80005ac <HAL_GetTick>
 8000e8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e90:	e00a      	b.n	8000ea8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000e92:	f7ff fb8b 	bl	80005ac <HAL_GetTick>
 8000e96:	4602      	mov	r2, r0
 8000e98:	693b      	ldr	r3, [r7, #16]
 8000e9a:	1ad3      	subs	r3, r2, r3
 8000e9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8000ea0:	4293      	cmp	r3, r2
 8000ea2:	d901      	bls.n	8000ea8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8000ea4:	2303      	movs	r3, #3
 8000ea6:	e078      	b.n	8000f9a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ea8:	4b3f      	ldr	r3, [pc, #252]	; (8000fa8 <HAL_RCC_OscConfig+0x47c>)
 8000eaa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000eac:	f003 0302 	and.w	r3, r3, #2
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d1ee      	bne.n	8000e92 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8000eb4:	7dfb      	ldrb	r3, [r7, #23]
 8000eb6:	2b01      	cmp	r3, #1
 8000eb8:	d105      	bne.n	8000ec6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000eba:	4a3b      	ldr	r2, [pc, #236]	; (8000fa8 <HAL_RCC_OscConfig+0x47c>)
 8000ebc:	4b3a      	ldr	r3, [pc, #232]	; (8000fa8 <HAL_RCC_OscConfig+0x47c>)
 8000ebe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ec0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000ec4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	699b      	ldr	r3, [r3, #24]
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d064      	beq.n	8000f98 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000ece:	4b36      	ldr	r3, [pc, #216]	; (8000fa8 <HAL_RCC_OscConfig+0x47c>)
 8000ed0:	689b      	ldr	r3, [r3, #8]
 8000ed2:	f003 030c 	and.w	r3, r3, #12
 8000ed6:	2b08      	cmp	r3, #8
 8000ed8:	d05c      	beq.n	8000f94 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	699b      	ldr	r3, [r3, #24]
 8000ede:	2b02      	cmp	r3, #2
 8000ee0:	d141      	bne.n	8000f66 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000ee2:	4b32      	ldr	r3, [pc, #200]	; (8000fac <HAL_RCC_OscConfig+0x480>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ee8:	f7ff fb60 	bl	80005ac <HAL_GetTick>
 8000eec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000eee:	e008      	b.n	8000f02 <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000ef0:	f7ff fb5c 	bl	80005ac <HAL_GetTick>
 8000ef4:	4602      	mov	r2, r0
 8000ef6:	693b      	ldr	r3, [r7, #16]
 8000ef8:	1ad3      	subs	r3, r2, r3
 8000efa:	2b02      	cmp	r3, #2
 8000efc:	d901      	bls.n	8000f02 <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 8000efe:	2303      	movs	r3, #3
 8000f00:	e04b      	b.n	8000f9a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000f02:	4b29      	ldr	r3, [pc, #164]	; (8000fa8 <HAL_RCC_OscConfig+0x47c>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d1f0      	bne.n	8000ef0 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000f0e:	4926      	ldr	r1, [pc, #152]	; (8000fa8 <HAL_RCC_OscConfig+0x47c>)
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	69da      	ldr	r2, [r3, #28]
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	6a1b      	ldr	r3, [r3, #32]
 8000f18:	431a      	orrs	r2, r3
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f1e:	019b      	lsls	r3, r3, #6
 8000f20:	431a      	orrs	r2, r3
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f26:	085b      	lsrs	r3, r3, #1
 8000f28:	3b01      	subs	r3, #1
 8000f2a:	041b      	lsls	r3, r3, #16
 8000f2c:	431a      	orrs	r2, r3
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f32:	061b      	lsls	r3, r3, #24
 8000f34:	4313      	orrs	r3, r2
 8000f36:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000f38:	4b1c      	ldr	r3, [pc, #112]	; (8000fac <HAL_RCC_OscConfig+0x480>)
 8000f3a:	2201      	movs	r2, #1
 8000f3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f3e:	f7ff fb35 	bl	80005ac <HAL_GetTick>
 8000f42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000f44:	e008      	b.n	8000f58 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f46:	f7ff fb31 	bl	80005ac <HAL_GetTick>
 8000f4a:	4602      	mov	r2, r0
 8000f4c:	693b      	ldr	r3, [r7, #16]
 8000f4e:	1ad3      	subs	r3, r2, r3
 8000f50:	2b02      	cmp	r3, #2
 8000f52:	d901      	bls.n	8000f58 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8000f54:	2303      	movs	r3, #3
 8000f56:	e020      	b.n	8000f9a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000f58:	4b13      	ldr	r3, [pc, #76]	; (8000fa8 <HAL_RCC_OscConfig+0x47c>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d0f0      	beq.n	8000f46 <HAL_RCC_OscConfig+0x41a>
 8000f64:	e018      	b.n	8000f98 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f66:	4b11      	ldr	r3, [pc, #68]	; (8000fac <HAL_RCC_OscConfig+0x480>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f6c:	f7ff fb1e 	bl	80005ac <HAL_GetTick>
 8000f70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000f72:	e008      	b.n	8000f86 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f74:	f7ff fb1a 	bl	80005ac <HAL_GetTick>
 8000f78:	4602      	mov	r2, r0
 8000f7a:	693b      	ldr	r3, [r7, #16]
 8000f7c:	1ad3      	subs	r3, r2, r3
 8000f7e:	2b02      	cmp	r3, #2
 8000f80:	d901      	bls.n	8000f86 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8000f82:	2303      	movs	r3, #3
 8000f84:	e009      	b.n	8000f9a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000f86:	4b08      	ldr	r3, [pc, #32]	; (8000fa8 <HAL_RCC_OscConfig+0x47c>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d1f0      	bne.n	8000f74 <HAL_RCC_OscConfig+0x448>
 8000f92:	e001      	b.n	8000f98 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8000f94:	2301      	movs	r3, #1
 8000f96:	e000      	b.n	8000f9a <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8000f98:	2300      	movs	r3, #0
}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	3718      	adds	r7, #24
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	40007000 	.word	0x40007000
 8000fa8:	40023800 	.word	0x40023800
 8000fac:	42470060 	.word	0x42470060

08000fb0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b084      	sub	sp, #16
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
 8000fb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d101      	bne.n	8000fc4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	e0ca      	b.n	800115a <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000fc4:	4b67      	ldr	r3, [pc, #412]	; (8001164 <HAL_RCC_ClockConfig+0x1b4>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	f003 020f 	and.w	r2, r3, #15
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	429a      	cmp	r2, r3
 8000fd0:	d20c      	bcs.n	8000fec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000fd2:	4b64      	ldr	r3, [pc, #400]	; (8001164 <HAL_RCC_ClockConfig+0x1b4>)
 8000fd4:	683a      	ldr	r2, [r7, #0]
 8000fd6:	b2d2      	uxtb	r2, r2
 8000fd8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000fda:	4b62      	ldr	r3, [pc, #392]	; (8001164 <HAL_RCC_ClockConfig+0x1b4>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	f003 020f 	and.w	r2, r3, #15
 8000fe2:	683b      	ldr	r3, [r7, #0]
 8000fe4:	429a      	cmp	r2, r3
 8000fe6:	d001      	beq.n	8000fec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8000fe8:	2301      	movs	r3, #1
 8000fea:	e0b6      	b.n	800115a <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	f003 0302 	and.w	r3, r3, #2
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d020      	beq.n	800103a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	f003 0304 	and.w	r3, r3, #4
 8001000:	2b00      	cmp	r3, #0
 8001002:	d005      	beq.n	8001010 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001004:	4a58      	ldr	r2, [pc, #352]	; (8001168 <HAL_RCC_ClockConfig+0x1b8>)
 8001006:	4b58      	ldr	r3, [pc, #352]	; (8001168 <HAL_RCC_ClockConfig+0x1b8>)
 8001008:	689b      	ldr	r3, [r3, #8]
 800100a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800100e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	f003 0308 	and.w	r3, r3, #8
 8001018:	2b00      	cmp	r3, #0
 800101a:	d005      	beq.n	8001028 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800101c:	4a52      	ldr	r2, [pc, #328]	; (8001168 <HAL_RCC_ClockConfig+0x1b8>)
 800101e:	4b52      	ldr	r3, [pc, #328]	; (8001168 <HAL_RCC_ClockConfig+0x1b8>)
 8001020:	689b      	ldr	r3, [r3, #8]
 8001022:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001026:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001028:	494f      	ldr	r1, [pc, #316]	; (8001168 <HAL_RCC_ClockConfig+0x1b8>)
 800102a:	4b4f      	ldr	r3, [pc, #316]	; (8001168 <HAL_RCC_ClockConfig+0x1b8>)
 800102c:	689b      	ldr	r3, [r3, #8]
 800102e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	689b      	ldr	r3, [r3, #8]
 8001036:	4313      	orrs	r3, r2
 8001038:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	f003 0301 	and.w	r3, r3, #1
 8001042:	2b00      	cmp	r3, #0
 8001044:	d044      	beq.n	80010d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	685b      	ldr	r3, [r3, #4]
 800104a:	2b01      	cmp	r3, #1
 800104c:	d107      	bne.n	800105e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800104e:	4b46      	ldr	r3, [pc, #280]	; (8001168 <HAL_RCC_ClockConfig+0x1b8>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001056:	2b00      	cmp	r3, #0
 8001058:	d119      	bne.n	800108e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800105a:	2301      	movs	r3, #1
 800105c:	e07d      	b.n	800115a <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	2b02      	cmp	r3, #2
 8001064:	d003      	beq.n	800106e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800106a:	2b03      	cmp	r3, #3
 800106c:	d107      	bne.n	800107e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800106e:	4b3e      	ldr	r3, [pc, #248]	; (8001168 <HAL_RCC_ClockConfig+0x1b8>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001076:	2b00      	cmp	r3, #0
 8001078:	d109      	bne.n	800108e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800107a:	2301      	movs	r3, #1
 800107c:	e06d      	b.n	800115a <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800107e:	4b3a      	ldr	r3, [pc, #232]	; (8001168 <HAL_RCC_ClockConfig+0x1b8>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	f003 0302 	and.w	r3, r3, #2
 8001086:	2b00      	cmp	r3, #0
 8001088:	d101      	bne.n	800108e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800108a:	2301      	movs	r3, #1
 800108c:	e065      	b.n	800115a <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800108e:	4936      	ldr	r1, [pc, #216]	; (8001168 <HAL_RCC_ClockConfig+0x1b8>)
 8001090:	4b35      	ldr	r3, [pc, #212]	; (8001168 <HAL_RCC_ClockConfig+0x1b8>)
 8001092:	689b      	ldr	r3, [r3, #8]
 8001094:	f023 0203 	bic.w	r2, r3, #3
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	685b      	ldr	r3, [r3, #4]
 800109c:	4313      	orrs	r3, r2
 800109e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80010a0:	f7ff fa84 	bl	80005ac <HAL_GetTick>
 80010a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80010a6:	e00a      	b.n	80010be <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80010a8:	f7ff fa80 	bl	80005ac <HAL_GetTick>
 80010ac:	4602      	mov	r2, r0
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	1ad3      	subs	r3, r2, r3
 80010b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80010b6:	4293      	cmp	r3, r2
 80010b8:	d901      	bls.n	80010be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80010ba:	2303      	movs	r3, #3
 80010bc:	e04d      	b.n	800115a <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80010be:	4b2a      	ldr	r3, [pc, #168]	; (8001168 <HAL_RCC_ClockConfig+0x1b8>)
 80010c0:	689b      	ldr	r3, [r3, #8]
 80010c2:	f003 020c 	and.w	r2, r3, #12
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	009b      	lsls	r3, r3, #2
 80010cc:	429a      	cmp	r2, r3
 80010ce:	d1eb      	bne.n	80010a8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80010d0:	4b24      	ldr	r3, [pc, #144]	; (8001164 <HAL_RCC_ClockConfig+0x1b4>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	f003 020f 	and.w	r2, r3, #15
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	429a      	cmp	r2, r3
 80010dc:	d90c      	bls.n	80010f8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010de:	4b21      	ldr	r3, [pc, #132]	; (8001164 <HAL_RCC_ClockConfig+0x1b4>)
 80010e0:	683a      	ldr	r2, [r7, #0]
 80010e2:	b2d2      	uxtb	r2, r2
 80010e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80010e6:	4b1f      	ldr	r3, [pc, #124]	; (8001164 <HAL_RCC_ClockConfig+0x1b4>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	f003 020f 	and.w	r2, r3, #15
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	429a      	cmp	r2, r3
 80010f2:	d001      	beq.n	80010f8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80010f4:	2301      	movs	r3, #1
 80010f6:	e030      	b.n	800115a <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f003 0304 	and.w	r3, r3, #4
 8001100:	2b00      	cmp	r3, #0
 8001102:	d008      	beq.n	8001116 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001104:	4918      	ldr	r1, [pc, #96]	; (8001168 <HAL_RCC_ClockConfig+0x1b8>)
 8001106:	4b18      	ldr	r3, [pc, #96]	; (8001168 <HAL_RCC_ClockConfig+0x1b8>)
 8001108:	689b      	ldr	r3, [r3, #8]
 800110a:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	68db      	ldr	r3, [r3, #12]
 8001112:	4313      	orrs	r3, r2
 8001114:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	f003 0308 	and.w	r3, r3, #8
 800111e:	2b00      	cmp	r3, #0
 8001120:	d009      	beq.n	8001136 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001122:	4911      	ldr	r1, [pc, #68]	; (8001168 <HAL_RCC_ClockConfig+0x1b8>)
 8001124:	4b10      	ldr	r3, [pc, #64]	; (8001168 <HAL_RCC_ClockConfig+0x1b8>)
 8001126:	689b      	ldr	r3, [r3, #8]
 8001128:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	691b      	ldr	r3, [r3, #16]
 8001130:	00db      	lsls	r3, r3, #3
 8001132:	4313      	orrs	r3, r2
 8001134:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001136:	f000 f81d 	bl	8001174 <HAL_RCC_GetSysClockFreq>
 800113a:	4601      	mov	r1, r0
 800113c:	4b0a      	ldr	r3, [pc, #40]	; (8001168 <HAL_RCC_ClockConfig+0x1b8>)
 800113e:	689b      	ldr	r3, [r3, #8]
 8001140:	091b      	lsrs	r3, r3, #4
 8001142:	f003 030f 	and.w	r3, r3, #15
 8001146:	4a09      	ldr	r2, [pc, #36]	; (800116c <HAL_RCC_ClockConfig+0x1bc>)
 8001148:	5cd3      	ldrb	r3, [r2, r3]
 800114a:	fa21 f303 	lsr.w	r3, r1, r3
 800114e:	4a08      	ldr	r2, [pc, #32]	; (8001170 <HAL_RCC_ClockConfig+0x1c0>)
 8001150:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8001152:	200f      	movs	r0, #15
 8001154:	f7ff f9e6 	bl	8000524 <HAL_InitTick>

  return HAL_OK;
 8001158:	2300      	movs	r3, #0
}
 800115a:	4618      	mov	r0, r3
 800115c:	3710      	adds	r7, #16
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	40023c00 	.word	0x40023c00
 8001168:	40023800 	.word	0x40023800
 800116c:	080029d8 	.word	0x080029d8
 8001170:	2000000c 	.word	0x2000000c

08001174 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001174:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001178:	b087      	sub	sp, #28
 800117a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800117c:	2200      	movs	r2, #0
 800117e:	60fa      	str	r2, [r7, #12]
 8001180:	2200      	movs	r2, #0
 8001182:	617a      	str	r2, [r7, #20]
 8001184:	2200      	movs	r2, #0
 8001186:	60ba      	str	r2, [r7, #8]
  uint32_t sysclockfreq = 0U;
 8001188:	2200      	movs	r2, #0
 800118a:	613a      	str	r2, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800118c:	4a51      	ldr	r2, [pc, #324]	; (80012d4 <HAL_RCC_GetSysClockFreq+0x160>)
 800118e:	6892      	ldr	r2, [r2, #8]
 8001190:	f002 020c 	and.w	r2, r2, #12
 8001194:	2a04      	cmp	r2, #4
 8001196:	d007      	beq.n	80011a8 <HAL_RCC_GetSysClockFreq+0x34>
 8001198:	2a08      	cmp	r2, #8
 800119a:	d008      	beq.n	80011ae <HAL_RCC_GetSysClockFreq+0x3a>
 800119c:	2a00      	cmp	r2, #0
 800119e:	f040 8090 	bne.w	80012c2 <HAL_RCC_GetSysClockFreq+0x14e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80011a2:	4b4d      	ldr	r3, [pc, #308]	; (80012d8 <HAL_RCC_GetSysClockFreq+0x164>)
 80011a4:	613b      	str	r3, [r7, #16]
       break;
 80011a6:	e08f      	b.n	80012c8 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80011a8:	4b4c      	ldr	r3, [pc, #304]	; (80012dc <HAL_RCC_GetSysClockFreq+0x168>)
 80011aa:	613b      	str	r3, [r7, #16]
      break;
 80011ac:	e08c      	b.n	80012c8 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80011ae:	4a49      	ldr	r2, [pc, #292]	; (80012d4 <HAL_RCC_GetSysClockFreq+0x160>)
 80011b0:	6852      	ldr	r2, [r2, #4]
 80011b2:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 80011b6:	60fa      	str	r2, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80011b8:	4a46      	ldr	r2, [pc, #280]	; (80012d4 <HAL_RCC_GetSysClockFreq+0x160>)
 80011ba:	6852      	ldr	r2, [r2, #4]
 80011bc:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 80011c0:	2a00      	cmp	r2, #0
 80011c2:	d023      	beq.n	800120c <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80011c4:	4b43      	ldr	r3, [pc, #268]	; (80012d4 <HAL_RCC_GetSysClockFreq+0x160>)
 80011c6:	685b      	ldr	r3, [r3, #4]
 80011c8:	099b      	lsrs	r3, r3, #6
 80011ca:	f04f 0400 	mov.w	r4, #0
 80011ce:	f240 11ff 	movw	r1, #511	; 0x1ff
 80011d2:	f04f 0200 	mov.w	r2, #0
 80011d6:	ea03 0301 	and.w	r3, r3, r1
 80011da:	ea04 0402 	and.w	r4, r4, r2
 80011de:	4a3f      	ldr	r2, [pc, #252]	; (80012dc <HAL_RCC_GetSysClockFreq+0x168>)
 80011e0:	fb02 f104 	mul.w	r1, r2, r4
 80011e4:	2200      	movs	r2, #0
 80011e6:	fb02 f203 	mul.w	r2, r2, r3
 80011ea:	440a      	add	r2, r1
 80011ec:	493b      	ldr	r1, [pc, #236]	; (80012dc <HAL_RCC_GetSysClockFreq+0x168>)
 80011ee:	fba3 0101 	umull	r0, r1, r3, r1
 80011f2:	1853      	adds	r3, r2, r1
 80011f4:	4619      	mov	r1, r3
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	f04f 0400 	mov.w	r4, #0
 80011fc:	461a      	mov	r2, r3
 80011fe:	4623      	mov	r3, r4
 8001200:	f7fe ffe6 	bl	80001d0 <__aeabi_uldivmod>
 8001204:	4603      	mov	r3, r0
 8001206:	460c      	mov	r4, r1
 8001208:	617b      	str	r3, [r7, #20]
 800120a:	e04c      	b.n	80012a6 <HAL_RCC_GetSysClockFreq+0x132>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800120c:	4a31      	ldr	r2, [pc, #196]	; (80012d4 <HAL_RCC_GetSysClockFreq+0x160>)
 800120e:	6852      	ldr	r2, [r2, #4]
 8001210:	0992      	lsrs	r2, r2, #6
 8001212:	4611      	mov	r1, r2
 8001214:	f04f 0200 	mov.w	r2, #0
 8001218:	f240 15ff 	movw	r5, #511	; 0x1ff
 800121c:	f04f 0600 	mov.w	r6, #0
 8001220:	ea05 0501 	and.w	r5, r5, r1
 8001224:	ea06 0602 	and.w	r6, r6, r2
 8001228:	4629      	mov	r1, r5
 800122a:	4632      	mov	r2, r6
 800122c:	ea4f 1b42 	mov.w	fp, r2, lsl #5
 8001230:	ea4b 6bd1 	orr.w	fp, fp, r1, lsr #27
 8001234:	ea4f 1a41 	mov.w	sl, r1, lsl #5
 8001238:	4651      	mov	r1, sl
 800123a:	465a      	mov	r2, fp
 800123c:	46aa      	mov	sl, r5
 800123e:	46b3      	mov	fp, r6
 8001240:	4655      	mov	r5, sl
 8001242:	465e      	mov	r6, fp
 8001244:	1b4d      	subs	r5, r1, r5
 8001246:	eb62 0606 	sbc.w	r6, r2, r6
 800124a:	4629      	mov	r1, r5
 800124c:	4632      	mov	r2, r6
 800124e:	0194      	lsls	r4, r2, #6
 8001250:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001254:	018b      	lsls	r3, r1, #6
 8001256:	1a5b      	subs	r3, r3, r1
 8001258:	eb64 0402 	sbc.w	r4, r4, r2
 800125c:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 8001260:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
 8001264:	ea4f 08c3 	mov.w	r8, r3, lsl #3
 8001268:	4643      	mov	r3, r8
 800126a:	464c      	mov	r4, r9
 800126c:	4655      	mov	r5, sl
 800126e:	465e      	mov	r6, fp
 8001270:	18ed      	adds	r5, r5, r3
 8001272:	eb46 0604 	adc.w	r6, r6, r4
 8001276:	462b      	mov	r3, r5
 8001278:	4634      	mov	r4, r6
 800127a:	02a2      	lsls	r2, r4, #10
 800127c:	607a      	str	r2, [r7, #4]
 800127e:	687a      	ldr	r2, [r7, #4]
 8001280:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001284:	607a      	str	r2, [r7, #4]
 8001286:	029b      	lsls	r3, r3, #10
 8001288:	603b      	str	r3, [r7, #0]
 800128a:	e897 0018 	ldmia.w	r7, {r3, r4}
 800128e:	4618      	mov	r0, r3
 8001290:	4621      	mov	r1, r4
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	f04f 0400 	mov.w	r4, #0
 8001298:	461a      	mov	r2, r3
 800129a:	4623      	mov	r3, r4
 800129c:	f7fe ff98 	bl	80001d0 <__aeabi_uldivmod>
 80012a0:	4603      	mov	r3, r0
 80012a2:	460c      	mov	r4, r1
 80012a4:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80012a6:	4b0b      	ldr	r3, [pc, #44]	; (80012d4 <HAL_RCC_GetSysClockFreq+0x160>)
 80012a8:	685b      	ldr	r3, [r3, #4]
 80012aa:	0c1b      	lsrs	r3, r3, #16
 80012ac:	f003 0303 	and.w	r3, r3, #3
 80012b0:	3301      	adds	r3, #1
 80012b2:	005b      	lsls	r3, r3, #1
 80012b4:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 80012b6:	697a      	ldr	r2, [r7, #20]
 80012b8:	68bb      	ldr	r3, [r7, #8]
 80012ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80012be:	613b      	str	r3, [r7, #16]
      break;
 80012c0:	e002      	b.n	80012c8 <HAL_RCC_GetSysClockFreq+0x154>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80012c2:	4b05      	ldr	r3, [pc, #20]	; (80012d8 <HAL_RCC_GetSysClockFreq+0x164>)
 80012c4:	613b      	str	r3, [r7, #16]
      break;
 80012c6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80012c8:	693b      	ldr	r3, [r7, #16]
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	371c      	adds	r7, #28
 80012ce:	46bd      	mov	sp, r7
 80012d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80012d4:	40023800 	.word	0x40023800
 80012d8:	00f42400 	.word	0x00f42400
 80012dc:	017d7840 	.word	0x017d7840

080012e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80012e0:	b480      	push	{r7}
 80012e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80012e4:	4b03      	ldr	r3, [pc, #12]	; (80012f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80012e6:	681b      	ldr	r3, [r3, #0]
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	46bd      	mov	sp, r7
 80012ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	2000000c 	.word	0x2000000c

080012f8 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80012f8:	b480      	push	{r7}
 80012fa:	b085      	sub	sp, #20
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	4603      	mov	r3, r0
 8001300:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8001302:	2300      	movs	r3, #0
 8001304:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8001306:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800130a:	2b84      	cmp	r3, #132	; 0x84
 800130c:	d005      	beq.n	800131a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800130e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	4413      	add	r3, r2
 8001316:	3303      	adds	r3, #3
 8001318:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800131a:	68fb      	ldr	r3, [r7, #12]
}
 800131c:	4618      	mov	r0, r3
 800131e:	3714      	adds	r7, #20
 8001320:	46bd      	mov	sp, r7
 8001322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001326:	4770      	bx	lr

08001328 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800132c:	f000 fe06 	bl	8001f3c <vTaskStartScheduler>
  
  return osOK;
 8001330:	2300      	movs	r3, #0
}
 8001332:	4618      	mov	r0, r3
 8001334:	bd80      	pop	{r7, pc}

08001336 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8001336:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001338:	b087      	sub	sp, #28
 800133a:	af02      	add	r7, sp, #8
 800133c:	6078      	str	r0, [r7, #4]
 800133e:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	685c      	ldr	r4, [r3, #4]
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800134c:	b29e      	uxth	r6, r3
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001354:	4618      	mov	r0, r3
 8001356:	f7ff ffcf 	bl	80012f8 <makeFreeRtosPriority>
 800135a:	4602      	mov	r2, r0
 800135c:	f107 030c 	add.w	r3, r7, #12
 8001360:	9301      	str	r3, [sp, #4]
 8001362:	9200      	str	r2, [sp, #0]
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	4632      	mov	r2, r6
 8001368:	4629      	mov	r1, r5
 800136a:	4620      	mov	r0, r4
 800136c:	f000 fc88 	bl	8001c80 <xTaskCreate>
 8001370:	4603      	mov	r3, r0
 8001372:	2b01      	cmp	r3, #1
 8001374:	d001      	beq.n	800137a <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 8001376:	2300      	movs	r3, #0
 8001378:	e000      	b.n	800137c <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 800137a:	68fb      	ldr	r3, [r7, #12]
}
 800137c:	4618      	mov	r0, r3
 800137e:	3714      	adds	r7, #20
 8001380:	46bd      	mov	sp, r7
 8001382:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001384 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b084      	sub	sp, #16
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <osDelay+0x16>
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	e000      	b.n	800139c <osDelay+0x18>
 800139a:	2301      	movs	r3, #1
 800139c:	4618      	mov	r0, r3
 800139e:	f000 fd99 	bl	8001ed4 <vTaskDelay>
  
  return osOK;
 80013a2:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80013a4:	4618      	mov	r0, r3
 80013a6:	3710      	adds	r7, #16
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}

080013ac <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	af00      	add	r7, sp, #0

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80013b0:	f001 f894 	bl	80024dc <xTaskGetSchedulerState>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b01      	cmp	r3, #1
 80013b8:	d001      	beq.n	80013be <osSystickHandler+0x12>
  {
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
 80013ba:	f000 fa45 	bl	8001848 <xPortSysTickHandler>
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 80013be:	bf00      	nop
 80013c0:	bd80      	pop	{r7, pc}

080013c2 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80013c2:	b480      	push	{r7}
 80013c4:	b083      	sub	sp, #12
 80013c6:	af00      	add	r7, sp, #0
 80013c8:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	f103 0208 	add.w	r2, r3, #8
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80013da:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	f103 0208 	add.w	r2, r3, #8
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	f103 0208 	add.w	r2, r3, #8
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	2200      	movs	r2, #0
 80013f4:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80013f6:	bf00      	nop
 80013f8:	370c      	adds	r7, #12
 80013fa:	46bd      	mov	sp, r7
 80013fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001400:	4770      	bx	lr

08001402 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001402:	b480      	push	{r7}
 8001404:	b083      	sub	sp, #12
 8001406:	af00      	add	r7, sp, #0
 8001408:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	2200      	movs	r2, #0
 800140e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001410:	bf00      	nop
 8001412:	370c      	adds	r7, #12
 8001414:	46bd      	mov	sp, r7
 8001416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141a:	4770      	bx	lr

0800141c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800141c:	b480      	push	{r7}
 800141e:	b085      	sub	sp, #20
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
 8001424:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	685b      	ldr	r3, [r3, #4]
 800142a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	68fa      	ldr	r2, [r7, #12]
 8001430:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	689a      	ldr	r2, [r3, #8]
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	689b      	ldr	r3, [r3, #8]
 800143e:	683a      	ldr	r2, [r7, #0]
 8001440:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	683a      	ldr	r2, [r7, #0]
 8001446:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	687a      	ldr	r2, [r7, #4]
 800144c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	1c5a      	adds	r2, r3, #1
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	601a      	str	r2, [r3, #0]
}
 8001458:	bf00      	nop
 800145a:	3714      	adds	r7, #20
 800145c:	46bd      	mov	sp, r7
 800145e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001462:	4770      	bx	lr

08001464 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001464:	b480      	push	{r7}
 8001466:	b085      	sub	sp, #20
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
 800146c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001474:	68bb      	ldr	r3, [r7, #8]
 8001476:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800147a:	d103      	bne.n	8001484 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	691b      	ldr	r3, [r3, #16]
 8001480:	60fb      	str	r3, [r7, #12]
 8001482:	e00c      	b.n	800149e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	3308      	adds	r3, #8
 8001488:	60fb      	str	r3, [r7, #12]
 800148a:	e002      	b.n	8001492 <vListInsert+0x2e>
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	60fb      	str	r3, [r7, #12]
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	681a      	ldr	r2, [r3, #0]
 8001498:	68bb      	ldr	r3, [r7, #8]
 800149a:	429a      	cmp	r2, r3
 800149c:	d9f6      	bls.n	800148c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	685a      	ldr	r2, [r3, #4]
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80014a6:	683b      	ldr	r3, [r7, #0]
 80014a8:	685b      	ldr	r3, [r3, #4]
 80014aa:	683a      	ldr	r2, [r7, #0]
 80014ac:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	68fa      	ldr	r2, [r7, #12]
 80014b2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	683a      	ldr	r2, [r7, #0]
 80014b8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	687a      	ldr	r2, [r7, #4]
 80014be:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	1c5a      	adds	r2, r3, #1
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	601a      	str	r2, [r3, #0]
}
 80014ca:	bf00      	nop
 80014cc:	3714      	adds	r7, #20
 80014ce:	46bd      	mov	sp, r7
 80014d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d4:	4770      	bx	lr

080014d6 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80014d6:	b480      	push	{r7}
 80014d8:	b085      	sub	sp, #20
 80014da:	af00      	add	r7, sp, #0
 80014dc:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	691b      	ldr	r3, [r3, #16]
 80014e2:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	687a      	ldr	r2, [r7, #4]
 80014ea:	6892      	ldr	r2, [r2, #8]
 80014ec:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	689b      	ldr	r3, [r3, #8]
 80014f2:	687a      	ldr	r2, [r7, #4]
 80014f4:	6852      	ldr	r2, [r2, #4]
 80014f6:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	685a      	ldr	r2, [r3, #4]
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	429a      	cmp	r2, r3
 8001500:	d103      	bne.n	800150a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	689a      	ldr	r2, [r3, #8]
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	2200      	movs	r2, #0
 800150e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	1e5a      	subs	r2, r3, #1
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	681b      	ldr	r3, [r3, #0]
}
 800151e:	4618      	mov	r0, r3
 8001520:	3714      	adds	r7, #20
 8001522:	46bd      	mov	sp, r7
 8001524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001528:	4770      	bx	lr
	...

0800152c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800152c:	b480      	push	{r7}
 800152e:	b085      	sub	sp, #20
 8001530:	af00      	add	r7, sp, #0
 8001532:	60f8      	str	r0, [r7, #12]
 8001534:	60b9      	str	r1, [r7, #8]
 8001536:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	3b04      	subs	r3, #4
 800153c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001544:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	3b04      	subs	r3, #4
 800154a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800154c:	68bb      	ldr	r3, [r7, #8]
 800154e:	f023 0201 	bic.w	r2, r3, #1
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	3b04      	subs	r3, #4
 800155a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800155c:	4a0c      	ldr	r2, [pc, #48]	; (8001590 <pxPortInitialiseStack+0x64>)
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	3b14      	subs	r3, #20
 8001566:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8001568:	687a      	ldr	r2, [r7, #4]
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	3b04      	subs	r3, #4
 8001572:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	f06f 0202 	mvn.w	r2, #2
 800157a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	3b20      	subs	r3, #32
 8001580:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8001582:	68fb      	ldr	r3, [r7, #12]
}
 8001584:	4618      	mov	r0, r3
 8001586:	3714      	adds	r7, #20
 8001588:	46bd      	mov	sp, r7
 800158a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158e:	4770      	bx	lr
 8001590:	08001595 	.word	0x08001595

08001594 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8001594:	b480      	push	{r7}
 8001596:	b083      	sub	sp, #12
 8001598:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800159a:	4b0c      	ldr	r3, [pc, #48]	; (80015cc <prvTaskExitError+0x38>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80015a2:	d009      	beq.n	80015b8 <prvTaskExitError+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80015a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80015a8:	f383 8811 	msr	BASEPRI, r3
 80015ac:	f3bf 8f6f 	isb	sy
 80015b0:	f3bf 8f4f 	dsb	sy
 80015b4:	607b      	str	r3, [r7, #4]
 80015b6:	e7fe      	b.n	80015b6 <prvTaskExitError+0x22>
 80015b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80015bc:	f383 8811 	msr	BASEPRI, r3
 80015c0:	f3bf 8f6f 	isb	sy
 80015c4:	f3bf 8f4f 	dsb	sy
 80015c8:	603b      	str	r3, [r7, #0]
	portDISABLE_INTERRUPTS();
	for( ;; );
 80015ca:	e7fe      	b.n	80015ca <prvTaskExitError+0x36>
 80015cc:	20000008 	.word	0x20000008

080015d0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80015d0:	4b07      	ldr	r3, [pc, #28]	; (80015f0 <pxCurrentTCBConst2>)
 80015d2:	6819      	ldr	r1, [r3, #0]
 80015d4:	6808      	ldr	r0, [r1, #0]
 80015d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80015da:	f380 8809 	msr	PSP, r0
 80015de:	f3bf 8f6f 	isb	sy
 80015e2:	f04f 0000 	mov.w	r0, #0
 80015e6:	f380 8811 	msr	BASEPRI, r0
 80015ea:	4770      	bx	lr
 80015ec:	f3af 8000 	nop.w

080015f0 <pxCurrentTCBConst2>:
 80015f0:	20003c4c 	.word	0x20003c4c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80015f4:	bf00      	nop
 80015f6:	bf00      	nop

080015f8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80015f8:	4806      	ldr	r0, [pc, #24]	; (8001614 <prvPortStartFirstTask+0x1c>)
 80015fa:	6800      	ldr	r0, [r0, #0]
 80015fc:	6800      	ldr	r0, [r0, #0]
 80015fe:	f380 8808 	msr	MSP, r0
 8001602:	b662      	cpsie	i
 8001604:	b661      	cpsie	f
 8001606:	f3bf 8f4f 	dsb	sy
 800160a:	f3bf 8f6f 	isb	sy
 800160e:	df00      	svc	0
 8001610:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8001612:	bf00      	nop
 8001614:	e000ed08 	.word	0xe000ed08

08001618 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b086      	sub	sp, #24
 800161c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800161e:	4b3b      	ldr	r3, [pc, #236]	; (800170c <xPortStartScheduler+0xf4>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	4a3b      	ldr	r2, [pc, #236]	; (8001710 <xPortStartScheduler+0xf8>)
 8001624:	4293      	cmp	r3, r2
 8001626:	d109      	bne.n	800163c <xPortStartScheduler+0x24>
 8001628:	f04f 0350 	mov.w	r3, #80	; 0x50
 800162c:	f383 8811 	msr	BASEPRI, r3
 8001630:	f3bf 8f6f 	isb	sy
 8001634:	f3bf 8f4f 	dsb	sy
 8001638:	613b      	str	r3, [r7, #16]
 800163a:	e7fe      	b.n	800163a <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800163c:	4b33      	ldr	r3, [pc, #204]	; (800170c <xPortStartScheduler+0xf4>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	4a34      	ldr	r2, [pc, #208]	; (8001714 <xPortStartScheduler+0xfc>)
 8001642:	4293      	cmp	r3, r2
 8001644:	d109      	bne.n	800165a <xPortStartScheduler+0x42>
 8001646:	f04f 0350 	mov.w	r3, #80	; 0x50
 800164a:	f383 8811 	msr	BASEPRI, r3
 800164e:	f3bf 8f6f 	isb	sy
 8001652:	f3bf 8f4f 	dsb	sy
 8001656:	60fb      	str	r3, [r7, #12]
 8001658:	e7fe      	b.n	8001658 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800165a:	4b2f      	ldr	r3, [pc, #188]	; (8001718 <xPortStartScheduler+0x100>)
 800165c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800165e:	697b      	ldr	r3, [r7, #20]
 8001660:	781b      	ldrb	r3, [r3, #0]
 8001662:	b2db      	uxtb	r3, r3
 8001664:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8001666:	697b      	ldr	r3, [r7, #20]
 8001668:	22ff      	movs	r2, #255	; 0xff
 800166a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800166c:	697b      	ldr	r3, [r7, #20]
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	b2db      	uxtb	r3, r3
 8001672:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8001674:	79fb      	ldrb	r3, [r7, #7]
 8001676:	b2db      	uxtb	r3, r3
 8001678:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800167c:	b2da      	uxtb	r2, r3
 800167e:	4b27      	ldr	r3, [pc, #156]	; (800171c <xPortStartScheduler+0x104>)
 8001680:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8001682:	4b27      	ldr	r3, [pc, #156]	; (8001720 <xPortStartScheduler+0x108>)
 8001684:	2207      	movs	r2, #7
 8001686:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8001688:	e009      	b.n	800169e <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 800168a:	4b25      	ldr	r3, [pc, #148]	; (8001720 <xPortStartScheduler+0x108>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	3b01      	subs	r3, #1
 8001690:	4a23      	ldr	r2, [pc, #140]	; (8001720 <xPortStartScheduler+0x108>)
 8001692:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8001694:	79fb      	ldrb	r3, [r7, #7]
 8001696:	b2db      	uxtb	r3, r3
 8001698:	005b      	lsls	r3, r3, #1
 800169a:	b2db      	uxtb	r3, r3
 800169c:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800169e:	79fb      	ldrb	r3, [r7, #7]
 80016a0:	b2db      	uxtb	r3, r3
 80016a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80016a6:	2b80      	cmp	r3, #128	; 0x80
 80016a8:	d0ef      	beq.n	800168a <xPortStartScheduler+0x72>
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80016aa:	4b1d      	ldr	r3, [pc, #116]	; (8001720 <xPortStartScheduler+0x108>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	021b      	lsls	r3, r3, #8
 80016b0:	4a1b      	ldr	r2, [pc, #108]	; (8001720 <xPortStartScheduler+0x108>)
 80016b2:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80016b4:	4b1a      	ldr	r3, [pc, #104]	; (8001720 <xPortStartScheduler+0x108>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80016bc:	4a18      	ldr	r2, [pc, #96]	; (8001720 <xPortStartScheduler+0x108>)
 80016be:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80016c0:	68bb      	ldr	r3, [r7, #8]
 80016c2:	b2da      	uxtb	r2, r3
 80016c4:	697b      	ldr	r3, [r7, #20]
 80016c6:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80016c8:	4a16      	ldr	r2, [pc, #88]	; (8001724 <xPortStartScheduler+0x10c>)
 80016ca:	4b16      	ldr	r3, [pc, #88]	; (8001724 <xPortStartScheduler+0x10c>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80016d2:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80016d4:	4a13      	ldr	r2, [pc, #76]	; (8001724 <xPortStartScheduler+0x10c>)
 80016d6:	4b13      	ldr	r3, [pc, #76]	; (8001724 <xPortStartScheduler+0x10c>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80016de:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80016e0:	f000 f8d2 	bl	8001888 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80016e4:	4b10      	ldr	r3, [pc, #64]	; (8001728 <xPortStartScheduler+0x110>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80016ea:	f000 f8e9 	bl	80018c0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80016ee:	4a0f      	ldr	r2, [pc, #60]	; (800172c <xPortStartScheduler+0x114>)
 80016f0:	4b0e      	ldr	r3, [pc, #56]	; (800172c <xPortStartScheduler+0x114>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80016f8:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80016fa:	f7ff ff7d 	bl	80015f8 <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 80016fe:	f7ff ff49 	bl	8001594 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8001702:	2300      	movs	r3, #0
}
 8001704:	4618      	mov	r0, r3
 8001706:	3718      	adds	r7, #24
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}
 800170c:	e000ed00 	.word	0xe000ed00
 8001710:	410fc271 	.word	0x410fc271
 8001714:	410fc270 	.word	0x410fc270
 8001718:	e000e400 	.word	0xe000e400
 800171c:	2000002c 	.word	0x2000002c
 8001720:	20000030 	.word	0x20000030
 8001724:	e000ed20 	.word	0xe000ed20
 8001728:	20000008 	.word	0x20000008
 800172c:	e000ef34 	.word	0xe000ef34

08001730 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8001730:	b480      	push	{r7}
 8001732:	b083      	sub	sp, #12
 8001734:	af00      	add	r7, sp, #0
 8001736:	f04f 0350 	mov.w	r3, #80	; 0x50
 800173a:	f383 8811 	msr	BASEPRI, r3
 800173e:	f3bf 8f6f 	isb	sy
 8001742:	f3bf 8f4f 	dsb	sy
 8001746:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8001748:	4b0e      	ldr	r3, [pc, #56]	; (8001784 <vPortEnterCritical+0x54>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	3301      	adds	r3, #1
 800174e:	4a0d      	ldr	r2, [pc, #52]	; (8001784 <vPortEnterCritical+0x54>)
 8001750:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8001752:	4b0c      	ldr	r3, [pc, #48]	; (8001784 <vPortEnterCritical+0x54>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	2b01      	cmp	r3, #1
 8001758:	d10e      	bne.n	8001778 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800175a:	4b0b      	ldr	r3, [pc, #44]	; (8001788 <vPortEnterCritical+0x58>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	b2db      	uxtb	r3, r3
 8001760:	2b00      	cmp	r3, #0
 8001762:	d009      	beq.n	8001778 <vPortEnterCritical+0x48>
 8001764:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001768:	f383 8811 	msr	BASEPRI, r3
 800176c:	f3bf 8f6f 	isb	sy
 8001770:	f3bf 8f4f 	dsb	sy
 8001774:	603b      	str	r3, [r7, #0]
 8001776:	e7fe      	b.n	8001776 <vPortEnterCritical+0x46>
	}
}
 8001778:	bf00      	nop
 800177a:	370c      	adds	r7, #12
 800177c:	46bd      	mov	sp, r7
 800177e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001782:	4770      	bx	lr
 8001784:	20000008 	.word	0x20000008
 8001788:	e000ed04 	.word	0xe000ed04

0800178c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800178c:	b480      	push	{r7}
 800178e:	b083      	sub	sp, #12
 8001790:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8001792:	4b11      	ldr	r3, [pc, #68]	; (80017d8 <vPortExitCritical+0x4c>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	2b00      	cmp	r3, #0
 8001798:	d109      	bne.n	80017ae <vPortExitCritical+0x22>
 800179a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800179e:	f383 8811 	msr	BASEPRI, r3
 80017a2:	f3bf 8f6f 	isb	sy
 80017a6:	f3bf 8f4f 	dsb	sy
 80017aa:	607b      	str	r3, [r7, #4]
 80017ac:	e7fe      	b.n	80017ac <vPortExitCritical+0x20>
	uxCriticalNesting--;
 80017ae:	4b0a      	ldr	r3, [pc, #40]	; (80017d8 <vPortExitCritical+0x4c>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	3b01      	subs	r3, #1
 80017b4:	4a08      	ldr	r2, [pc, #32]	; (80017d8 <vPortExitCritical+0x4c>)
 80017b6:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80017b8:	4b07      	ldr	r3, [pc, #28]	; (80017d8 <vPortExitCritical+0x4c>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d104      	bne.n	80017ca <vPortExitCritical+0x3e>
 80017c0:	2300      	movs	r3, #0
 80017c2:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 80017ca:	bf00      	nop
 80017cc:	370c      	adds	r7, #12
 80017ce:	46bd      	mov	sp, r7
 80017d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d4:	4770      	bx	lr
 80017d6:	bf00      	nop
 80017d8:	20000008 	.word	0x20000008
 80017dc:	00000000 	.word	0x00000000

080017e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80017e0:	f3ef 8009 	mrs	r0, PSP
 80017e4:	f3bf 8f6f 	isb	sy
 80017e8:	4b15      	ldr	r3, [pc, #84]	; (8001840 <pxCurrentTCBConst>)
 80017ea:	681a      	ldr	r2, [r3, #0]
 80017ec:	f01e 0f10 	tst.w	lr, #16
 80017f0:	bf08      	it	eq
 80017f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80017f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80017fa:	6010      	str	r0, [r2, #0]
 80017fc:	f84d 3d04 	str.w	r3, [sp, #-4]!
 8001800:	f04f 0050 	mov.w	r0, #80	; 0x50
 8001804:	f380 8811 	msr	BASEPRI, r0
 8001808:	f3bf 8f4f 	dsb	sy
 800180c:	f3bf 8f6f 	isb	sy
 8001810:	f000 fd40 	bl	8002294 <vTaskSwitchContext>
 8001814:	f04f 0000 	mov.w	r0, #0
 8001818:	f380 8811 	msr	BASEPRI, r0
 800181c:	bc08      	pop	{r3}
 800181e:	6819      	ldr	r1, [r3, #0]
 8001820:	6808      	ldr	r0, [r1, #0]
 8001822:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001826:	f01e 0f10 	tst.w	lr, #16
 800182a:	bf08      	it	eq
 800182c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8001830:	f380 8809 	msr	PSP, r0
 8001834:	f3bf 8f6f 	isb	sy
 8001838:	4770      	bx	lr
 800183a:	bf00      	nop
 800183c:	f3af 8000 	nop.w

08001840 <pxCurrentTCBConst>:
 8001840:	20003c4c 	.word	0x20003c4c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8001844:	bf00      	nop
 8001846:	bf00      	nop

08001848 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b082      	sub	sp, #8
 800184c:	af00      	add	r7, sp, #0
	__asm volatile
 800184e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001852:	f383 8811 	msr	BASEPRI, r3
 8001856:	f3bf 8f6f 	isb	sy
 800185a:	f3bf 8f4f 	dsb	sy
 800185e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8001860:	f000 fc5c 	bl	800211c <xTaskIncrementTick>
 8001864:	4603      	mov	r3, r0
 8001866:	2b00      	cmp	r3, #0
 8001868:	d003      	beq.n	8001872 <xPortSysTickHandler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800186a:	4b06      	ldr	r3, [pc, #24]	; (8001884 <xPortSysTickHandler+0x3c>)
 800186c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001870:	601a      	str	r2, [r3, #0]
 8001872:	2300      	movs	r3, #0
 8001874:	603b      	str	r3, [r7, #0]
	__asm volatile
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800187c:	bf00      	nop
 800187e:	3708      	adds	r7, #8
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}
 8001884:	e000ed04 	.word	0xe000ed04

08001888 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8001888:	b480      	push	{r7}
 800188a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800188c:	4a08      	ldr	r2, [pc, #32]	; (80018b0 <vPortSetupTimerInterrupt+0x28>)
 800188e:	4b09      	ldr	r3, [pc, #36]	; (80018b4 <vPortSetupTimerInterrupt+0x2c>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4909      	ldr	r1, [pc, #36]	; (80018b8 <vPortSetupTimerInterrupt+0x30>)
 8001894:	fba1 1303 	umull	r1, r3, r1, r3
 8001898:	099b      	lsrs	r3, r3, #6
 800189a:	3b01      	subs	r3, #1
 800189c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800189e:	4b07      	ldr	r3, [pc, #28]	; (80018bc <vPortSetupTimerInterrupt+0x34>)
 80018a0:	2207      	movs	r2, #7
 80018a2:	601a      	str	r2, [r3, #0]
}
 80018a4:	bf00      	nop
 80018a6:	46bd      	mov	sp, r7
 80018a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ac:	4770      	bx	lr
 80018ae:	bf00      	nop
 80018b0:	e000e014 	.word	0xe000e014
 80018b4:	2000000c 	.word	0x2000000c
 80018b8:	10624dd3 	.word	0x10624dd3
 80018bc:	e000e010 	.word	0xe000e010

080018c0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80018c0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80018d0 <vPortEnableVFP+0x10>
 80018c4:	6801      	ldr	r1, [r0, #0]
 80018c6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80018ca:	6001      	str	r1, [r0, #0]
 80018cc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80018ce:	bf00      	nop
 80018d0:	e000ed88 	.word	0xe000ed88

080018d4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b08a      	sub	sp, #40	; 0x28
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80018dc:	2300      	movs	r3, #0
 80018de:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80018e0:	f000 fb72 	bl	8001fc8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80018e4:	4b57      	ldr	r3, [pc, #348]	; (8001a44 <pvPortMalloc+0x170>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d101      	bne.n	80018f0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80018ec:	f000 f90c 	bl	8001b08 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80018f0:	4b55      	ldr	r3, [pc, #340]	; (8001a48 <pvPortMalloc+0x174>)
 80018f2:	681a      	ldr	r2, [r3, #0]
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	4013      	ands	r3, r2
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	f040 808c 	bne.w	8001a16 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	2b00      	cmp	r3, #0
 8001902:	d01c      	beq.n	800193e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8001904:	2208      	movs	r2, #8
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	4413      	add	r3, r2
 800190a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	f003 0307 	and.w	r3, r3, #7
 8001912:	2b00      	cmp	r3, #0
 8001914:	d013      	beq.n	800193e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	f023 0307 	bic.w	r3, r3, #7
 800191c:	3308      	adds	r3, #8
 800191e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	f003 0307 	and.w	r3, r3, #7
 8001926:	2b00      	cmp	r3, #0
 8001928:	d009      	beq.n	800193e <pvPortMalloc+0x6a>
	__asm volatile
 800192a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800192e:	f383 8811 	msr	BASEPRI, r3
 8001932:	f3bf 8f6f 	isb	sy
 8001936:	f3bf 8f4f 	dsb	sy
 800193a:	617b      	str	r3, [r7, #20]
 800193c:	e7fe      	b.n	800193c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	2b00      	cmp	r3, #0
 8001942:	d068      	beq.n	8001a16 <pvPortMalloc+0x142>
 8001944:	4b41      	ldr	r3, [pc, #260]	; (8001a4c <pvPortMalloc+0x178>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	687a      	ldr	r2, [r7, #4]
 800194a:	429a      	cmp	r2, r3
 800194c:	d863      	bhi.n	8001a16 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800194e:	4b40      	ldr	r3, [pc, #256]	; (8001a50 <pvPortMalloc+0x17c>)
 8001950:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8001952:	4b3f      	ldr	r3, [pc, #252]	; (8001a50 <pvPortMalloc+0x17c>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001958:	e004      	b.n	8001964 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800195a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800195c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800195e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001966:	685a      	ldr	r2, [r3, #4]
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	429a      	cmp	r2, r3
 800196c:	d203      	bcs.n	8001976 <pvPortMalloc+0xa2>
 800196e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d1f1      	bne.n	800195a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8001976:	4b33      	ldr	r3, [pc, #204]	; (8001a44 <pvPortMalloc+0x170>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800197c:	429a      	cmp	r2, r3
 800197e:	d04a      	beq.n	8001a16 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001980:	6a3b      	ldr	r3, [r7, #32]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	2208      	movs	r2, #8
 8001986:	4413      	add	r3, r2
 8001988:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800198a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800198c:	681a      	ldr	r2, [r3, #0]
 800198e:	6a3b      	ldr	r3, [r7, #32]
 8001990:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001994:	685a      	ldr	r2, [r3, #4]
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	1ad2      	subs	r2, r2, r3
 800199a:	2308      	movs	r3, #8
 800199c:	005b      	lsls	r3, r3, #1
 800199e:	429a      	cmp	r2, r3
 80019a0:	d91e      	bls.n	80019e0 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80019a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	4413      	add	r3, r2
 80019a8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80019aa:	69bb      	ldr	r3, [r7, #24]
 80019ac:	f003 0307 	and.w	r3, r3, #7
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d009      	beq.n	80019c8 <pvPortMalloc+0xf4>
 80019b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80019b8:	f383 8811 	msr	BASEPRI, r3
 80019bc:	f3bf 8f6f 	isb	sy
 80019c0:	f3bf 8f4f 	dsb	sy
 80019c4:	613b      	str	r3, [r7, #16]
 80019c6:	e7fe      	b.n	80019c6 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80019c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019ca:	685a      	ldr	r2, [r3, #4]
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	1ad2      	subs	r2, r2, r3
 80019d0:	69bb      	ldr	r3, [r7, #24]
 80019d2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80019d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019d6:	687a      	ldr	r2, [r7, #4]
 80019d8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80019da:	69b8      	ldr	r0, [r7, #24]
 80019dc:	f000 f8f6 	bl	8001bcc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80019e0:	4b1a      	ldr	r3, [pc, #104]	; (8001a4c <pvPortMalloc+0x178>)
 80019e2:	681a      	ldr	r2, [r3, #0]
 80019e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019e6:	685b      	ldr	r3, [r3, #4]
 80019e8:	1ad3      	subs	r3, r2, r3
 80019ea:	4a18      	ldr	r2, [pc, #96]	; (8001a4c <pvPortMalloc+0x178>)
 80019ec:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80019ee:	4b17      	ldr	r3, [pc, #92]	; (8001a4c <pvPortMalloc+0x178>)
 80019f0:	681a      	ldr	r2, [r3, #0]
 80019f2:	4b18      	ldr	r3, [pc, #96]	; (8001a54 <pvPortMalloc+0x180>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	429a      	cmp	r2, r3
 80019f8:	d203      	bcs.n	8001a02 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80019fa:	4b14      	ldr	r3, [pc, #80]	; (8001a4c <pvPortMalloc+0x178>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	4a15      	ldr	r2, [pc, #84]	; (8001a54 <pvPortMalloc+0x180>)
 8001a00:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8001a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a04:	685a      	ldr	r2, [r3, #4]
 8001a06:	4b10      	ldr	r3, [pc, #64]	; (8001a48 <pvPortMalloc+0x174>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	431a      	orrs	r2, r3
 8001a0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a0e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8001a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a12:	2200      	movs	r2, #0
 8001a14:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8001a16:	f000 fae5 	bl	8001fe4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8001a1a:	69fb      	ldr	r3, [r7, #28]
 8001a1c:	f003 0307 	and.w	r3, r3, #7
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d009      	beq.n	8001a38 <pvPortMalloc+0x164>
 8001a24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a28:	f383 8811 	msr	BASEPRI, r3
 8001a2c:	f3bf 8f6f 	isb	sy
 8001a30:	f3bf 8f4f 	dsb	sy
 8001a34:	60fb      	str	r3, [r7, #12]
 8001a36:	e7fe      	b.n	8001a36 <pvPortMalloc+0x162>
	return pvReturn;
 8001a38:	69fb      	ldr	r3, [r7, #28]
}
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	3728      	adds	r7, #40	; 0x28
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	20003c3c 	.word	0x20003c3c
 8001a48:	20003c48 	.word	0x20003c48
 8001a4c:	20003c40 	.word	0x20003c40
 8001a50:	20003c34 	.word	0x20003c34
 8001a54:	20003c44 	.word	0x20003c44

08001a58 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b086      	sub	sp, #24
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d046      	beq.n	8001af8 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8001a6a:	2308      	movs	r3, #8
 8001a6c:	425b      	negs	r3, r3
 8001a6e:	697a      	ldr	r2, [r7, #20]
 8001a70:	4413      	add	r3, r2
 8001a72:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8001a74:	697b      	ldr	r3, [r7, #20]
 8001a76:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8001a78:	693b      	ldr	r3, [r7, #16]
 8001a7a:	685a      	ldr	r2, [r3, #4]
 8001a7c:	4b20      	ldr	r3, [pc, #128]	; (8001b00 <vPortFree+0xa8>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4013      	ands	r3, r2
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d109      	bne.n	8001a9a <vPortFree+0x42>
 8001a86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a8a:	f383 8811 	msr	BASEPRI, r3
 8001a8e:	f3bf 8f6f 	isb	sy
 8001a92:	f3bf 8f4f 	dsb	sy
 8001a96:	60fb      	str	r3, [r7, #12]
 8001a98:	e7fe      	b.n	8001a98 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8001a9a:	693b      	ldr	r3, [r7, #16]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d009      	beq.n	8001ab6 <vPortFree+0x5e>
 8001aa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001aa6:	f383 8811 	msr	BASEPRI, r3
 8001aaa:	f3bf 8f6f 	isb	sy
 8001aae:	f3bf 8f4f 	dsb	sy
 8001ab2:	60bb      	str	r3, [r7, #8]
 8001ab4:	e7fe      	b.n	8001ab4 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8001ab6:	693b      	ldr	r3, [r7, #16]
 8001ab8:	685a      	ldr	r2, [r3, #4]
 8001aba:	4b11      	ldr	r3, [pc, #68]	; (8001b00 <vPortFree+0xa8>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	4013      	ands	r3, r2
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d019      	beq.n	8001af8 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8001ac4:	693b      	ldr	r3, [r7, #16]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d115      	bne.n	8001af8 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001acc:	693b      	ldr	r3, [r7, #16]
 8001ace:	685a      	ldr	r2, [r3, #4]
 8001ad0:	4b0b      	ldr	r3, [pc, #44]	; (8001b00 <vPortFree+0xa8>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	43db      	mvns	r3, r3
 8001ad6:	401a      	ands	r2, r3
 8001ad8:	693b      	ldr	r3, [r7, #16]
 8001ada:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8001adc:	f000 fa74 	bl	8001fc8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001ae0:	693b      	ldr	r3, [r7, #16]
 8001ae2:	685a      	ldr	r2, [r3, #4]
 8001ae4:	4b07      	ldr	r3, [pc, #28]	; (8001b04 <vPortFree+0xac>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4413      	add	r3, r2
 8001aea:	4a06      	ldr	r2, [pc, #24]	; (8001b04 <vPortFree+0xac>)
 8001aec:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001aee:	6938      	ldr	r0, [r7, #16]
 8001af0:	f000 f86c 	bl	8001bcc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8001af4:	f000 fa76 	bl	8001fe4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8001af8:	bf00      	nop
 8001afa:	3718      	adds	r7, #24
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bd80      	pop	{r7, pc}
 8001b00:	20003c48 	.word	0x20003c48
 8001b04:	20003c40 	.word	0x20003c40

08001b08 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b085      	sub	sp, #20
 8001b0c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8001b0e:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8001b12:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8001b14:	4b27      	ldr	r3, [pc, #156]	; (8001bb4 <prvHeapInit+0xac>)
 8001b16:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	f003 0307 	and.w	r3, r3, #7
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d00c      	beq.n	8001b3c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	3307      	adds	r3, #7
 8001b26:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	f023 0307 	bic.w	r3, r3, #7
 8001b2e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8001b30:	68ba      	ldr	r2, [r7, #8]
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	1ad3      	subs	r3, r2, r3
 8001b36:	4a1f      	ldr	r2, [pc, #124]	; (8001bb4 <prvHeapInit+0xac>)
 8001b38:	4413      	add	r3, r2
 8001b3a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001b40:	4a1d      	ldr	r2, [pc, #116]	; (8001bb8 <prvHeapInit+0xb0>)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8001b46:	4b1c      	ldr	r3, [pc, #112]	; (8001bb8 <prvHeapInit+0xb0>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8001b4c:	687a      	ldr	r2, [r7, #4]
 8001b4e:	68bb      	ldr	r3, [r7, #8]
 8001b50:	4413      	add	r3, r2
 8001b52:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8001b54:	2208      	movs	r2, #8
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	1a9b      	subs	r3, r3, r2
 8001b5a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	f023 0307 	bic.w	r3, r3, #7
 8001b62:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	4a15      	ldr	r2, [pc, #84]	; (8001bbc <prvHeapInit+0xb4>)
 8001b68:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8001b6a:	4b14      	ldr	r3, [pc, #80]	; (8001bbc <prvHeapInit+0xb4>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	2200      	movs	r2, #0
 8001b70:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8001b72:	4b12      	ldr	r3, [pc, #72]	; (8001bbc <prvHeapInit+0xb4>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	2200      	movs	r2, #0
 8001b78:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	68fa      	ldr	r2, [r7, #12]
 8001b82:	1ad2      	subs	r2, r2, r3
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8001b88:	4b0c      	ldr	r3, [pc, #48]	; (8001bbc <prvHeapInit+0xb4>)
 8001b8a:	681a      	ldr	r2, [r3, #0]
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	4a0a      	ldr	r2, [pc, #40]	; (8001bc0 <prvHeapInit+0xb8>)
 8001b96:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	4a09      	ldr	r2, [pc, #36]	; (8001bc4 <prvHeapInit+0xbc>)
 8001b9e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8001ba0:	4b09      	ldr	r3, [pc, #36]	; (8001bc8 <prvHeapInit+0xc0>)
 8001ba2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001ba6:	601a      	str	r2, [r3, #0]
}
 8001ba8:	bf00      	nop
 8001baa:	3714      	adds	r7, #20
 8001bac:	46bd      	mov	sp, r7
 8001bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb2:	4770      	bx	lr
 8001bb4:	20000034 	.word	0x20000034
 8001bb8:	20003c34 	.word	0x20003c34
 8001bbc:	20003c3c 	.word	0x20003c3c
 8001bc0:	20003c44 	.word	0x20003c44
 8001bc4:	20003c40 	.word	0x20003c40
 8001bc8:	20003c48 	.word	0x20003c48

08001bcc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b085      	sub	sp, #20
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8001bd4:	4b28      	ldr	r3, [pc, #160]	; (8001c78 <prvInsertBlockIntoFreeList+0xac>)
 8001bd6:	60fb      	str	r3, [r7, #12]
 8001bd8:	e002      	b.n	8001be0 <prvInsertBlockIntoFreeList+0x14>
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	60fb      	str	r3, [r7, #12]
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	681a      	ldr	r2, [r3, #0]
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	429a      	cmp	r2, r3
 8001be8:	d3f7      	bcc.n	8001bda <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	685b      	ldr	r3, [r3, #4]
 8001bf2:	68ba      	ldr	r2, [r7, #8]
 8001bf4:	441a      	add	r2, r3
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	429a      	cmp	r2, r3
 8001bfa:	d108      	bne.n	8001c0e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	685a      	ldr	r2, [r3, #4]
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	441a      	add	r2, r3
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	685b      	ldr	r3, [r3, #4]
 8001c16:	68ba      	ldr	r2, [r7, #8]
 8001c18:	441a      	add	r2, r3
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	429a      	cmp	r2, r3
 8001c20:	d118      	bne.n	8001c54 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	681a      	ldr	r2, [r3, #0]
 8001c26:	4b15      	ldr	r3, [pc, #84]	; (8001c7c <prvInsertBlockIntoFreeList+0xb0>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	429a      	cmp	r2, r3
 8001c2c:	d00d      	beq.n	8001c4a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	685a      	ldr	r2, [r3, #4]
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	441a      	add	r2, r3
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	681a      	ldr	r2, [r3, #0]
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	601a      	str	r2, [r3, #0]
 8001c48:	e008      	b.n	8001c5c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8001c4a:	4b0c      	ldr	r3, [pc, #48]	; (8001c7c <prvInsertBlockIntoFreeList+0xb0>)
 8001c4c:	681a      	ldr	r2, [r3, #0]
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	601a      	str	r2, [r3, #0]
 8001c52:	e003      	b.n	8001c5c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	681a      	ldr	r2, [r3, #0]
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8001c5c:	68fa      	ldr	r2, [r7, #12]
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	429a      	cmp	r2, r3
 8001c62:	d002      	beq.n	8001c6a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	687a      	ldr	r2, [r7, #4]
 8001c68:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001c6a:	bf00      	nop
 8001c6c:	3714      	adds	r7, #20
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c74:	4770      	bx	lr
 8001c76:	bf00      	nop
 8001c78:	20003c34 	.word	0x20003c34
 8001c7c:	20003c3c 	.word	0x20003c3c

08001c80 <xTaskCreate>:
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b08c      	sub	sp, #48	; 0x30
 8001c84:	af04      	add	r7, sp, #16
 8001c86:	60f8      	str	r0, [r7, #12]
 8001c88:	60b9      	str	r1, [r7, #8]
 8001c8a:	603b      	str	r3, [r7, #0]
 8001c8c:	4613      	mov	r3, r2
 8001c8e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001c90:	88fb      	ldrh	r3, [r7, #6]
 8001c92:	009b      	lsls	r3, r3, #2
 8001c94:	4618      	mov	r0, r3
 8001c96:	f7ff fe1d 	bl	80018d4 <pvPortMalloc>
 8001c9a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8001c9c:	697b      	ldr	r3, [r7, #20]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d00e      	beq.n	8001cc0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8001ca2:	2054      	movs	r0, #84	; 0x54
 8001ca4:	f7ff fe16 	bl	80018d4 <pvPortMalloc>
 8001ca8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8001caa:	69fb      	ldr	r3, [r7, #28]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d003      	beq.n	8001cb8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8001cb0:	69fb      	ldr	r3, [r7, #28]
 8001cb2:	697a      	ldr	r2, [r7, #20]
 8001cb4:	631a      	str	r2, [r3, #48]	; 0x30
 8001cb6:	e005      	b.n	8001cc4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8001cb8:	6978      	ldr	r0, [r7, #20]
 8001cba:	f7ff fecd 	bl	8001a58 <vPortFree>
 8001cbe:	e001      	b.n	8001cc4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8001cc4:	69fb      	ldr	r3, [r7, #28]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d013      	beq.n	8001cf2 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8001cca:	88fa      	ldrh	r2, [r7, #6]
 8001ccc:	2300      	movs	r3, #0
 8001cce:	9303      	str	r3, [sp, #12]
 8001cd0:	69fb      	ldr	r3, [r7, #28]
 8001cd2:	9302      	str	r3, [sp, #8]
 8001cd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cd6:	9301      	str	r3, [sp, #4]
 8001cd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cda:	9300      	str	r3, [sp, #0]
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	68b9      	ldr	r1, [r7, #8]
 8001ce0:	68f8      	ldr	r0, [r7, #12]
 8001ce2:	f000 f80e 	bl	8001d02 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8001ce6:	69f8      	ldr	r0, [r7, #28]
 8001ce8:	f000 f88a 	bl	8001e00 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8001cec:	2301      	movs	r3, #1
 8001cee:	61bb      	str	r3, [r7, #24]
 8001cf0:	e002      	b.n	8001cf8 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001cf2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001cf6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8001cf8:	69bb      	ldr	r3, [r7, #24]
	}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	3720      	adds	r7, #32
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}

08001d02 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 8001d02:	b580      	push	{r7, lr}
 8001d04:	b088      	sub	sp, #32
 8001d06:	af00      	add	r7, sp, #0
 8001d08:	60f8      	str	r0, [r7, #12]
 8001d0a:	60b9      	str	r1, [r7, #8]
 8001d0c:	607a      	str	r2, [r7, #4]
 8001d0e:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8001d10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d12:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001d1a:	3b01      	subs	r3, #1
 8001d1c:	009b      	lsls	r3, r3, #2
 8001d1e:	4413      	add	r3, r2
 8001d20:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8001d22:	69bb      	ldr	r3, [r7, #24]
 8001d24:	f023 0307 	bic.w	r3, r3, #7
 8001d28:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8001d2a:	69bb      	ldr	r3, [r7, #24]
 8001d2c:	f003 0307 	and.w	r3, r3, #7
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d009      	beq.n	8001d48 <prvInitialiseNewTask+0x46>
 8001d34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001d38:	f383 8811 	msr	BASEPRI, r3
 8001d3c:	f3bf 8f6f 	isb	sy
 8001d40:	f3bf 8f4f 	dsb	sy
 8001d44:	617b      	str	r3, [r7, #20]
 8001d46:	e7fe      	b.n	8001d46 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001d48:	2300      	movs	r3, #0
 8001d4a:	61fb      	str	r3, [r7, #28]
 8001d4c:	e012      	b.n	8001d74 <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001d4e:	68ba      	ldr	r2, [r7, #8]
 8001d50:	69fb      	ldr	r3, [r7, #28]
 8001d52:	4413      	add	r3, r2
 8001d54:	7819      	ldrb	r1, [r3, #0]
 8001d56:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001d58:	69fb      	ldr	r3, [r7, #28]
 8001d5a:	4413      	add	r3, r2
 8001d5c:	3334      	adds	r3, #52	; 0x34
 8001d5e:	460a      	mov	r2, r1
 8001d60:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8001d62:	68ba      	ldr	r2, [r7, #8]
 8001d64:	69fb      	ldr	r3, [r7, #28]
 8001d66:	4413      	add	r3, r2
 8001d68:	781b      	ldrb	r3, [r3, #0]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d006      	beq.n	8001d7c <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001d6e:	69fb      	ldr	r3, [r7, #28]
 8001d70:	3301      	adds	r3, #1
 8001d72:	61fb      	str	r3, [r7, #28]
 8001d74:	69fb      	ldr	r3, [r7, #28]
 8001d76:	2b0f      	cmp	r3, #15
 8001d78:	d9e9      	bls.n	8001d4e <prvInitialiseNewTask+0x4c>
 8001d7a:	e000      	b.n	8001d7e <prvInitialiseNewTask+0x7c>
		{
			break;
 8001d7c:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001d7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d80:	2200      	movs	r2, #0
 8001d82:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8001d86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d88:	2b06      	cmp	r3, #6
 8001d8a:	d901      	bls.n	8001d90 <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8001d8c:	2306      	movs	r3, #6
 8001d8e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8001d90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d92:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001d94:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8001d96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d98:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001d9a:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8001d9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d9e:	2200      	movs	r2, #0
 8001da0:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001da2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001da4:	3304      	adds	r3, #4
 8001da6:	4618      	mov	r0, r3
 8001da8:	f7ff fb2b 	bl	8001402 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001dac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001dae:	3318      	adds	r3, #24
 8001db0:	4618      	mov	r0, r3
 8001db2:	f7ff fb26 	bl	8001402 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001db6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001db8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001dba:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001dbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001dbe:	f1c3 0207 	rsb	r2, r3, #7
 8001dc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001dc4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001dc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001dc8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001dca:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8001dcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001dce:	2200      	movs	r2, #0
 8001dd0:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8001dd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001dda:	683a      	ldr	r2, [r7, #0]
 8001ddc:	68f9      	ldr	r1, [r7, #12]
 8001dde:	69b8      	ldr	r0, [r7, #24]
 8001de0:	f7ff fba4 	bl	800152c <pxPortInitialiseStack>
 8001de4:	4602      	mov	r2, r0
 8001de6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001de8:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8001dea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d002      	beq.n	8001df6 <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001df0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001df2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001df4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001df6:	bf00      	nop
 8001df8:	3720      	adds	r7, #32
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
	...

08001e00 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b082      	sub	sp, #8
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8001e08:	f7ff fc92 	bl	8001730 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8001e0c:	4b2a      	ldr	r3, [pc, #168]	; (8001eb8 <prvAddNewTaskToReadyList+0xb8>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	3301      	adds	r3, #1
 8001e12:	4a29      	ldr	r2, [pc, #164]	; (8001eb8 <prvAddNewTaskToReadyList+0xb8>)
 8001e14:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8001e16:	4b29      	ldr	r3, [pc, #164]	; (8001ebc <prvAddNewTaskToReadyList+0xbc>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d109      	bne.n	8001e32 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8001e1e:	4a27      	ldr	r2, [pc, #156]	; (8001ebc <prvAddNewTaskToReadyList+0xbc>)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001e24:	4b24      	ldr	r3, [pc, #144]	; (8001eb8 <prvAddNewTaskToReadyList+0xb8>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	2b01      	cmp	r3, #1
 8001e2a:	d110      	bne.n	8001e4e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8001e2c:	f000 faa4 	bl	8002378 <prvInitialiseTaskLists>
 8001e30:	e00d      	b.n	8001e4e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8001e32:	4b23      	ldr	r3, [pc, #140]	; (8001ec0 <prvAddNewTaskToReadyList+0xc0>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d109      	bne.n	8001e4e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001e3a:	4b20      	ldr	r3, [pc, #128]	; (8001ebc <prvAddNewTaskToReadyList+0xbc>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e44:	429a      	cmp	r2, r3
 8001e46:	d802      	bhi.n	8001e4e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8001e48:	4a1c      	ldr	r2, [pc, #112]	; (8001ebc <prvAddNewTaskToReadyList+0xbc>)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8001e4e:	4b1d      	ldr	r3, [pc, #116]	; (8001ec4 <prvAddNewTaskToReadyList+0xc4>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	3301      	adds	r3, #1
 8001e54:	4a1b      	ldr	r2, [pc, #108]	; (8001ec4 <prvAddNewTaskToReadyList+0xc4>)
 8001e56:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e5c:	2201      	movs	r2, #1
 8001e5e:	409a      	lsls	r2, r3
 8001e60:	4b19      	ldr	r3, [pc, #100]	; (8001ec8 <prvAddNewTaskToReadyList+0xc8>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4313      	orrs	r3, r2
 8001e66:	4a18      	ldr	r2, [pc, #96]	; (8001ec8 <prvAddNewTaskToReadyList+0xc8>)
 8001e68:	6013      	str	r3, [r2, #0]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e6e:	4613      	mov	r3, r2
 8001e70:	009b      	lsls	r3, r3, #2
 8001e72:	4413      	add	r3, r2
 8001e74:	009b      	lsls	r3, r3, #2
 8001e76:	4a15      	ldr	r2, [pc, #84]	; (8001ecc <prvAddNewTaskToReadyList+0xcc>)
 8001e78:	441a      	add	r2, r3
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	3304      	adds	r3, #4
 8001e7e:	4619      	mov	r1, r3
 8001e80:	4610      	mov	r0, r2
 8001e82:	f7ff facb 	bl	800141c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8001e86:	f7ff fc81 	bl	800178c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8001e8a:	4b0d      	ldr	r3, [pc, #52]	; (8001ec0 <prvAddNewTaskToReadyList+0xc0>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d00e      	beq.n	8001eb0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8001e92:	4b0a      	ldr	r3, [pc, #40]	; (8001ebc <prvAddNewTaskToReadyList+0xbc>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e9c:	429a      	cmp	r2, r3
 8001e9e:	d207      	bcs.n	8001eb0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8001ea0:	4b0b      	ldr	r3, [pc, #44]	; (8001ed0 <prvAddNewTaskToReadyList+0xd0>)
 8001ea2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001ea6:	601a      	str	r2, [r3, #0]
 8001ea8:	f3bf 8f4f 	dsb	sy
 8001eac:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001eb0:	bf00      	nop
 8001eb2:	3708      	adds	r7, #8
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bd80      	pop	{r7, pc}
 8001eb8:	20003d4c 	.word	0x20003d4c
 8001ebc:	20003c4c 	.word	0x20003c4c
 8001ec0:	20003d58 	.word	0x20003d58
 8001ec4:	20003d68 	.word	0x20003d68
 8001ec8:	20003d54 	.word	0x20003d54
 8001ecc:	20003c50 	.word	0x20003c50
 8001ed0:	e000ed04 	.word	0xe000ed04

08001ed4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b084      	sub	sp, #16
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8001edc:	2300      	movs	r3, #0
 8001ede:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d016      	beq.n	8001f14 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8001ee6:	4b13      	ldr	r3, [pc, #76]	; (8001f34 <vTaskDelay+0x60>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d009      	beq.n	8001f02 <vTaskDelay+0x2e>
 8001eee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ef2:	f383 8811 	msr	BASEPRI, r3
 8001ef6:	f3bf 8f6f 	isb	sy
 8001efa:	f3bf 8f4f 	dsb	sy
 8001efe:	60bb      	str	r3, [r7, #8]
 8001f00:	e7fe      	b.n	8001f00 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8001f02:	f000 f861 	bl	8001fc8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8001f06:	2100      	movs	r1, #0
 8001f08:	6878      	ldr	r0, [r7, #4]
 8001f0a:	f000 fb05 	bl	8002518 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8001f0e:	f000 f869 	bl	8001fe4 <xTaskResumeAll>
 8001f12:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d107      	bne.n	8001f2a <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8001f1a:	4b07      	ldr	r3, [pc, #28]	; (8001f38 <vTaskDelay+0x64>)
 8001f1c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001f20:	601a      	str	r2, [r3, #0]
 8001f22:	f3bf 8f4f 	dsb	sy
 8001f26:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8001f2a:	bf00      	nop
 8001f2c:	3710      	adds	r7, #16
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	20003d74 	.word	0x20003d74
 8001f38:	e000ed04 	.word	0xe000ed04

08001f3c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b086      	sub	sp, #24
 8001f40:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8001f42:	4b1b      	ldr	r3, [pc, #108]	; (8001fb0 <vTaskStartScheduler+0x74>)
 8001f44:	9301      	str	r3, [sp, #4]
 8001f46:	2300      	movs	r3, #0
 8001f48:	9300      	str	r3, [sp, #0]
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	2280      	movs	r2, #128	; 0x80
 8001f4e:	4919      	ldr	r1, [pc, #100]	; (8001fb4 <vTaskStartScheduler+0x78>)
 8001f50:	4819      	ldr	r0, [pc, #100]	; (8001fb8 <vTaskStartScheduler+0x7c>)
 8001f52:	f7ff fe95 	bl	8001c80 <xTaskCreate>
 8001f56:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	2b01      	cmp	r3, #1
 8001f5c:	d115      	bne.n	8001f8a <vTaskStartScheduler+0x4e>
 8001f5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f62:	f383 8811 	msr	BASEPRI, r3
 8001f66:	f3bf 8f6f 	isb	sy
 8001f6a:	f3bf 8f4f 	dsb	sy
 8001f6e:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8001f70:	4b12      	ldr	r3, [pc, #72]	; (8001fbc <vTaskStartScheduler+0x80>)
 8001f72:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001f76:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8001f78:	4b11      	ldr	r3, [pc, #68]	; (8001fc0 <vTaskStartScheduler+0x84>)
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8001f7e:	4b11      	ldr	r3, [pc, #68]	; (8001fc4 <vTaskStartScheduler+0x88>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8001f84:	f7ff fb48 	bl	8001618 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8001f88:	e00d      	b.n	8001fa6 <vTaskStartScheduler+0x6a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001f90:	d109      	bne.n	8001fa6 <vTaskStartScheduler+0x6a>
 8001f92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f96:	f383 8811 	msr	BASEPRI, r3
 8001f9a:	f3bf 8f6f 	isb	sy
 8001f9e:	f3bf 8f4f 	dsb	sy
 8001fa2:	607b      	str	r3, [r7, #4]
 8001fa4:	e7fe      	b.n	8001fa4 <vTaskStartScheduler+0x68>
}
 8001fa6:	bf00      	nop
 8001fa8:	3710      	adds	r7, #16
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd80      	pop	{r7, pc}
 8001fae:	bf00      	nop
 8001fb0:	20003d70 	.word	0x20003d70
 8001fb4:	080029a0 	.word	0x080029a0
 8001fb8:	08002349 	.word	0x08002349
 8001fbc:	20003d6c 	.word	0x20003d6c
 8001fc0:	20003d58 	.word	0x20003d58
 8001fc4:	20003d50 	.word	0x20003d50

08001fc8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8001fc8:	b480      	push	{r7}
 8001fca:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8001fcc:	4b04      	ldr	r3, [pc, #16]	; (8001fe0 <vTaskSuspendAll+0x18>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	3301      	adds	r3, #1
 8001fd2:	4a03      	ldr	r2, [pc, #12]	; (8001fe0 <vTaskSuspendAll+0x18>)
 8001fd4:	6013      	str	r3, [r2, #0]
}
 8001fd6:	bf00      	nop
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fde:	4770      	bx	lr
 8001fe0:	20003d74 	.word	0x20003d74

08001fe4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b084      	sub	sp, #16
 8001fe8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8001fea:	2300      	movs	r3, #0
 8001fec:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8001ff2:	4b41      	ldr	r3, [pc, #260]	; (80020f8 <xTaskResumeAll+0x114>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d109      	bne.n	800200e <xTaskResumeAll+0x2a>
 8001ffa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ffe:	f383 8811 	msr	BASEPRI, r3
 8002002:	f3bf 8f6f 	isb	sy
 8002006:	f3bf 8f4f 	dsb	sy
 800200a:	603b      	str	r3, [r7, #0]
 800200c:	e7fe      	b.n	800200c <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800200e:	f7ff fb8f 	bl	8001730 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002012:	4b39      	ldr	r3, [pc, #228]	; (80020f8 <xTaskResumeAll+0x114>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	3b01      	subs	r3, #1
 8002018:	4a37      	ldr	r2, [pc, #220]	; (80020f8 <xTaskResumeAll+0x114>)
 800201a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800201c:	4b36      	ldr	r3, [pc, #216]	; (80020f8 <xTaskResumeAll+0x114>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	2b00      	cmp	r3, #0
 8002022:	d161      	bne.n	80020e8 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002024:	4b35      	ldr	r3, [pc, #212]	; (80020fc <xTaskResumeAll+0x118>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d05d      	beq.n	80020e8 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800202c:	e02e      	b.n	800208c <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800202e:	4b34      	ldr	r3, [pc, #208]	; (8002100 <xTaskResumeAll+0x11c>)
 8002030:	68db      	ldr	r3, [r3, #12]
 8002032:	68db      	ldr	r3, [r3, #12]
 8002034:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	3318      	adds	r3, #24
 800203a:	4618      	mov	r0, r3
 800203c:	f7ff fa4b 	bl	80014d6 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	3304      	adds	r3, #4
 8002044:	4618      	mov	r0, r3
 8002046:	f7ff fa46 	bl	80014d6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800204e:	2201      	movs	r2, #1
 8002050:	409a      	lsls	r2, r3
 8002052:	4b2c      	ldr	r3, [pc, #176]	; (8002104 <xTaskResumeAll+0x120>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4313      	orrs	r3, r2
 8002058:	4a2a      	ldr	r2, [pc, #168]	; (8002104 <xTaskResumeAll+0x120>)
 800205a:	6013      	str	r3, [r2, #0]
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002060:	4613      	mov	r3, r2
 8002062:	009b      	lsls	r3, r3, #2
 8002064:	4413      	add	r3, r2
 8002066:	009b      	lsls	r3, r3, #2
 8002068:	4a27      	ldr	r2, [pc, #156]	; (8002108 <xTaskResumeAll+0x124>)
 800206a:	441a      	add	r2, r3
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	3304      	adds	r3, #4
 8002070:	4619      	mov	r1, r3
 8002072:	4610      	mov	r0, r2
 8002074:	f7ff f9d2 	bl	800141c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800207c:	4b23      	ldr	r3, [pc, #140]	; (800210c <xTaskResumeAll+0x128>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002082:	429a      	cmp	r2, r3
 8002084:	d302      	bcc.n	800208c <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8002086:	4b22      	ldr	r3, [pc, #136]	; (8002110 <xTaskResumeAll+0x12c>)
 8002088:	2201      	movs	r2, #1
 800208a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800208c:	4b1c      	ldr	r3, [pc, #112]	; (8002100 <xTaskResumeAll+0x11c>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d1cc      	bne.n	800202e <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	2b00      	cmp	r3, #0
 8002098:	d001      	beq.n	800209e <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800209a:	f000 f9f9 	bl	8002490 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800209e:	4b1d      	ldr	r3, [pc, #116]	; (8002114 <xTaskResumeAll+0x130>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d010      	beq.n	80020cc <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80020aa:	f000 f837 	bl	800211c <xTaskIncrementTick>
 80020ae:	4603      	mov	r3, r0
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d002      	beq.n	80020ba <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 80020b4:	4b16      	ldr	r3, [pc, #88]	; (8002110 <xTaskResumeAll+0x12c>)
 80020b6:	2201      	movs	r2, #1
 80020b8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	3b01      	subs	r3, #1
 80020be:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d1f1      	bne.n	80020aa <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 80020c6:	4b13      	ldr	r3, [pc, #76]	; (8002114 <xTaskResumeAll+0x130>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80020cc:	4b10      	ldr	r3, [pc, #64]	; (8002110 <xTaskResumeAll+0x12c>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d009      	beq.n	80020e8 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80020d4:	2301      	movs	r3, #1
 80020d6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80020d8:	4b0f      	ldr	r3, [pc, #60]	; (8002118 <xTaskResumeAll+0x134>)
 80020da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80020de:	601a      	str	r2, [r3, #0]
 80020e0:	f3bf 8f4f 	dsb	sy
 80020e4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80020e8:	f7ff fb50 	bl	800178c <vPortExitCritical>

	return xAlreadyYielded;
 80020ec:	68bb      	ldr	r3, [r7, #8]
}
 80020ee:	4618      	mov	r0, r3
 80020f0:	3710      	adds	r7, #16
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	bf00      	nop
 80020f8:	20003d74 	.word	0x20003d74
 80020fc:	20003d4c 	.word	0x20003d4c
 8002100:	20003d0c 	.word	0x20003d0c
 8002104:	20003d54 	.word	0x20003d54
 8002108:	20003c50 	.word	0x20003c50
 800210c:	20003c4c 	.word	0x20003c4c
 8002110:	20003d60 	.word	0x20003d60
 8002114:	20003d5c 	.word	0x20003d5c
 8002118:	e000ed04 	.word	0xe000ed04

0800211c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b086      	sub	sp, #24
 8002120:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002122:	2300      	movs	r3, #0
 8002124:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002126:	4b50      	ldr	r3, [pc, #320]	; (8002268 <xTaskIncrementTick+0x14c>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	2b00      	cmp	r3, #0
 800212c:	f040 808c 	bne.w	8002248 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + 1;
 8002130:	4b4e      	ldr	r3, [pc, #312]	; (800226c <xTaskIncrementTick+0x150>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	3301      	adds	r3, #1
 8002136:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002138:	4a4c      	ldr	r2, [pc, #304]	; (800226c <xTaskIncrementTick+0x150>)
 800213a:	693b      	ldr	r3, [r7, #16]
 800213c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U )
 800213e:	693b      	ldr	r3, [r7, #16]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d11f      	bne.n	8002184 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8002144:	4b4a      	ldr	r3, [pc, #296]	; (8002270 <xTaskIncrementTick+0x154>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d009      	beq.n	8002162 <xTaskIncrementTick+0x46>
 800214e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002152:	f383 8811 	msr	BASEPRI, r3
 8002156:	f3bf 8f6f 	isb	sy
 800215a:	f3bf 8f4f 	dsb	sy
 800215e:	603b      	str	r3, [r7, #0]
 8002160:	e7fe      	b.n	8002160 <xTaskIncrementTick+0x44>
 8002162:	4b43      	ldr	r3, [pc, #268]	; (8002270 <xTaskIncrementTick+0x154>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	60fb      	str	r3, [r7, #12]
 8002168:	4b42      	ldr	r3, [pc, #264]	; (8002274 <xTaskIncrementTick+0x158>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a40      	ldr	r2, [pc, #256]	; (8002270 <xTaskIncrementTick+0x154>)
 800216e:	6013      	str	r3, [r2, #0]
 8002170:	4a40      	ldr	r2, [pc, #256]	; (8002274 <xTaskIncrementTick+0x158>)
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	6013      	str	r3, [r2, #0]
 8002176:	4b40      	ldr	r3, [pc, #256]	; (8002278 <xTaskIncrementTick+0x15c>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	3301      	adds	r3, #1
 800217c:	4a3e      	ldr	r2, [pc, #248]	; (8002278 <xTaskIncrementTick+0x15c>)
 800217e:	6013      	str	r3, [r2, #0]
 8002180:	f000 f986 	bl	8002490 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002184:	4b3d      	ldr	r3, [pc, #244]	; (800227c <xTaskIncrementTick+0x160>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	693a      	ldr	r2, [r7, #16]
 800218a:	429a      	cmp	r2, r3
 800218c:	d34d      	bcc.n	800222a <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800218e:	4b38      	ldr	r3, [pc, #224]	; (8002270 <xTaskIncrementTick+0x154>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d101      	bne.n	800219c <xTaskIncrementTick+0x80>
 8002198:	2301      	movs	r3, #1
 800219a:	e000      	b.n	800219e <xTaskIncrementTick+0x82>
 800219c:	2300      	movs	r3, #0
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d004      	beq.n	80021ac <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80021a2:	4b36      	ldr	r3, [pc, #216]	; (800227c <xTaskIncrementTick+0x160>)
 80021a4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80021a8:	601a      	str	r2, [r3, #0]
					break;
 80021aa:	e03e      	b.n	800222a <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80021ac:	4b30      	ldr	r3, [pc, #192]	; (8002270 <xTaskIncrementTick+0x154>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	68db      	ldr	r3, [r3, #12]
 80021b2:	68db      	ldr	r3, [r3, #12]
 80021b4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80021b6:	68bb      	ldr	r3, [r7, #8]
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80021bc:	693a      	ldr	r2, [r7, #16]
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	429a      	cmp	r2, r3
 80021c2:	d203      	bcs.n	80021cc <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80021c4:	4a2d      	ldr	r2, [pc, #180]	; (800227c <xTaskIncrementTick+0x160>)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6013      	str	r3, [r2, #0]
						break;
 80021ca:	e02e      	b.n	800222a <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	3304      	adds	r3, #4
 80021d0:	4618      	mov	r0, r3
 80021d2:	f7ff f980 	bl	80014d6 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80021d6:	68bb      	ldr	r3, [r7, #8]
 80021d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d004      	beq.n	80021e8 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80021de:	68bb      	ldr	r3, [r7, #8]
 80021e0:	3318      	adds	r3, #24
 80021e2:	4618      	mov	r0, r3
 80021e4:	f7ff f977 	bl	80014d6 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80021e8:	68bb      	ldr	r3, [r7, #8]
 80021ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021ec:	2201      	movs	r2, #1
 80021ee:	409a      	lsls	r2, r3
 80021f0:	4b23      	ldr	r3, [pc, #140]	; (8002280 <xTaskIncrementTick+0x164>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4313      	orrs	r3, r2
 80021f6:	4a22      	ldr	r2, [pc, #136]	; (8002280 <xTaskIncrementTick+0x164>)
 80021f8:	6013      	str	r3, [r2, #0]
 80021fa:	68bb      	ldr	r3, [r7, #8]
 80021fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021fe:	4613      	mov	r3, r2
 8002200:	009b      	lsls	r3, r3, #2
 8002202:	4413      	add	r3, r2
 8002204:	009b      	lsls	r3, r3, #2
 8002206:	4a1f      	ldr	r2, [pc, #124]	; (8002284 <xTaskIncrementTick+0x168>)
 8002208:	441a      	add	r2, r3
 800220a:	68bb      	ldr	r3, [r7, #8]
 800220c:	3304      	adds	r3, #4
 800220e:	4619      	mov	r1, r3
 8002210:	4610      	mov	r0, r2
 8002212:	f7ff f903 	bl	800141c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002216:	68bb      	ldr	r3, [r7, #8]
 8002218:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800221a:	4b1b      	ldr	r3, [pc, #108]	; (8002288 <xTaskIncrementTick+0x16c>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002220:	429a      	cmp	r2, r3
 8002222:	d3b4      	bcc.n	800218e <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8002224:	2301      	movs	r3, #1
 8002226:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002228:	e7b1      	b.n	800218e <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800222a:	4b17      	ldr	r3, [pc, #92]	; (8002288 <xTaskIncrementTick+0x16c>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002230:	4914      	ldr	r1, [pc, #80]	; (8002284 <xTaskIncrementTick+0x168>)
 8002232:	4613      	mov	r3, r2
 8002234:	009b      	lsls	r3, r3, #2
 8002236:	4413      	add	r3, r2
 8002238:	009b      	lsls	r3, r3, #2
 800223a:	440b      	add	r3, r1
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	2b01      	cmp	r3, #1
 8002240:	d907      	bls.n	8002252 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8002242:	2301      	movs	r3, #1
 8002244:	617b      	str	r3, [r7, #20]
 8002246:	e004      	b.n	8002252 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8002248:	4b10      	ldr	r3, [pc, #64]	; (800228c <xTaskIncrementTick+0x170>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	3301      	adds	r3, #1
 800224e:	4a0f      	ldr	r2, [pc, #60]	; (800228c <xTaskIncrementTick+0x170>)
 8002250:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8002252:	4b0f      	ldr	r3, [pc, #60]	; (8002290 <xTaskIncrementTick+0x174>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d001      	beq.n	800225e <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 800225a:	2301      	movs	r3, #1
 800225c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800225e:	697b      	ldr	r3, [r7, #20]
}
 8002260:	4618      	mov	r0, r3
 8002262:	3718      	adds	r7, #24
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}
 8002268:	20003d74 	.word	0x20003d74
 800226c:	20003d50 	.word	0x20003d50
 8002270:	20003d04 	.word	0x20003d04
 8002274:	20003d08 	.word	0x20003d08
 8002278:	20003d64 	.word	0x20003d64
 800227c:	20003d6c 	.word	0x20003d6c
 8002280:	20003d54 	.word	0x20003d54
 8002284:	20003c50 	.word	0x20003c50
 8002288:	20003c4c 	.word	0x20003c4c
 800228c:	20003d5c 	.word	0x20003d5c
 8002290:	20003d60 	.word	0x20003d60

08002294 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002294:	b480      	push	{r7}
 8002296:	b087      	sub	sp, #28
 8002298:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800229a:	4b26      	ldr	r3, [pc, #152]	; (8002334 <vTaskSwitchContext+0xa0>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d003      	beq.n	80022aa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80022a2:	4b25      	ldr	r3, [pc, #148]	; (8002338 <vTaskSwitchContext+0xa4>)
 80022a4:	2201      	movs	r2, #1
 80022a6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80022a8:	e03e      	b.n	8002328 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 80022aa:	4b23      	ldr	r3, [pc, #140]	; (8002338 <vTaskSwitchContext+0xa4>)
 80022ac:	2200      	movs	r2, #0
 80022ae:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80022b0:	4b22      	ldr	r3, [pc, #136]	; (800233c <vTaskSwitchContext+0xa8>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	fab3 f383 	clz	r3, r3
 80022bc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80022be:	7afb      	ldrb	r3, [r7, #11]
 80022c0:	f1c3 031f 	rsb	r3, r3, #31
 80022c4:	617b      	str	r3, [r7, #20]
 80022c6:	491e      	ldr	r1, [pc, #120]	; (8002340 <vTaskSwitchContext+0xac>)
 80022c8:	697a      	ldr	r2, [r7, #20]
 80022ca:	4613      	mov	r3, r2
 80022cc:	009b      	lsls	r3, r3, #2
 80022ce:	4413      	add	r3, r2
 80022d0:	009b      	lsls	r3, r3, #2
 80022d2:	440b      	add	r3, r1
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d109      	bne.n	80022ee <vTaskSwitchContext+0x5a>
	__asm volatile
 80022da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022de:	f383 8811 	msr	BASEPRI, r3
 80022e2:	f3bf 8f6f 	isb	sy
 80022e6:	f3bf 8f4f 	dsb	sy
 80022ea:	607b      	str	r3, [r7, #4]
 80022ec:	e7fe      	b.n	80022ec <vTaskSwitchContext+0x58>
 80022ee:	697a      	ldr	r2, [r7, #20]
 80022f0:	4613      	mov	r3, r2
 80022f2:	009b      	lsls	r3, r3, #2
 80022f4:	4413      	add	r3, r2
 80022f6:	009b      	lsls	r3, r3, #2
 80022f8:	4a11      	ldr	r2, [pc, #68]	; (8002340 <vTaskSwitchContext+0xac>)
 80022fa:	4413      	add	r3, r2
 80022fc:	613b      	str	r3, [r7, #16]
 80022fe:	693b      	ldr	r3, [r7, #16]
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	685a      	ldr	r2, [r3, #4]
 8002304:	693b      	ldr	r3, [r7, #16]
 8002306:	605a      	str	r2, [r3, #4]
 8002308:	693b      	ldr	r3, [r7, #16]
 800230a:	685a      	ldr	r2, [r3, #4]
 800230c:	693b      	ldr	r3, [r7, #16]
 800230e:	3308      	adds	r3, #8
 8002310:	429a      	cmp	r2, r3
 8002312:	d104      	bne.n	800231e <vTaskSwitchContext+0x8a>
 8002314:	693b      	ldr	r3, [r7, #16]
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	685a      	ldr	r2, [r3, #4]
 800231a:	693b      	ldr	r3, [r7, #16]
 800231c:	605a      	str	r2, [r3, #4]
 800231e:	693b      	ldr	r3, [r7, #16]
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	68db      	ldr	r3, [r3, #12]
 8002324:	4a07      	ldr	r2, [pc, #28]	; (8002344 <vTaskSwitchContext+0xb0>)
 8002326:	6013      	str	r3, [r2, #0]
}
 8002328:	bf00      	nop
 800232a:	371c      	adds	r7, #28
 800232c:	46bd      	mov	sp, r7
 800232e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002332:	4770      	bx	lr
 8002334:	20003d74 	.word	0x20003d74
 8002338:	20003d60 	.word	0x20003d60
 800233c:	20003d54 	.word	0x20003d54
 8002340:	20003c50 	.word	0x20003c50
 8002344:	20003c4c 	.word	0x20003c4c

08002348 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b082      	sub	sp, #8
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002350:	f000 f852 	bl	80023f8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002354:	4b06      	ldr	r3, [pc, #24]	; (8002370 <prvIdleTask+0x28>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	2b01      	cmp	r3, #1
 800235a:	d9f9      	bls.n	8002350 <prvIdleTask+0x8>
			{
				taskYIELD();
 800235c:	4b05      	ldr	r3, [pc, #20]	; (8002374 <prvIdleTask+0x2c>)
 800235e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002362:	601a      	str	r2, [r3, #0]
 8002364:	f3bf 8f4f 	dsb	sy
 8002368:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800236c:	e7f0      	b.n	8002350 <prvIdleTask+0x8>
 800236e:	bf00      	nop
 8002370:	20003c50 	.word	0x20003c50
 8002374:	e000ed04 	.word	0xe000ed04

08002378 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b082      	sub	sp, #8
 800237c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800237e:	2300      	movs	r3, #0
 8002380:	607b      	str	r3, [r7, #4]
 8002382:	e00c      	b.n	800239e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002384:	687a      	ldr	r2, [r7, #4]
 8002386:	4613      	mov	r3, r2
 8002388:	009b      	lsls	r3, r3, #2
 800238a:	4413      	add	r3, r2
 800238c:	009b      	lsls	r3, r3, #2
 800238e:	4a12      	ldr	r2, [pc, #72]	; (80023d8 <prvInitialiseTaskLists+0x60>)
 8002390:	4413      	add	r3, r2
 8002392:	4618      	mov	r0, r3
 8002394:	f7ff f815 	bl	80013c2 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	3301      	adds	r3, #1
 800239c:	607b      	str	r3, [r7, #4]
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2b06      	cmp	r3, #6
 80023a2:	d9ef      	bls.n	8002384 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80023a4:	480d      	ldr	r0, [pc, #52]	; (80023dc <prvInitialiseTaskLists+0x64>)
 80023a6:	f7ff f80c 	bl	80013c2 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80023aa:	480d      	ldr	r0, [pc, #52]	; (80023e0 <prvInitialiseTaskLists+0x68>)
 80023ac:	f7ff f809 	bl	80013c2 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80023b0:	480c      	ldr	r0, [pc, #48]	; (80023e4 <prvInitialiseTaskLists+0x6c>)
 80023b2:	f7ff f806 	bl	80013c2 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80023b6:	480c      	ldr	r0, [pc, #48]	; (80023e8 <prvInitialiseTaskLists+0x70>)
 80023b8:	f7ff f803 	bl	80013c2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80023bc:	480b      	ldr	r0, [pc, #44]	; (80023ec <prvInitialiseTaskLists+0x74>)
 80023be:	f7ff f800 	bl	80013c2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80023c2:	4b0b      	ldr	r3, [pc, #44]	; (80023f0 <prvInitialiseTaskLists+0x78>)
 80023c4:	4a05      	ldr	r2, [pc, #20]	; (80023dc <prvInitialiseTaskLists+0x64>)
 80023c6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80023c8:	4b0a      	ldr	r3, [pc, #40]	; (80023f4 <prvInitialiseTaskLists+0x7c>)
 80023ca:	4a05      	ldr	r2, [pc, #20]	; (80023e0 <prvInitialiseTaskLists+0x68>)
 80023cc:	601a      	str	r2, [r3, #0]
}
 80023ce:	bf00      	nop
 80023d0:	3708      	adds	r7, #8
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	bf00      	nop
 80023d8:	20003c50 	.word	0x20003c50
 80023dc:	20003cdc 	.word	0x20003cdc
 80023e0:	20003cf0 	.word	0x20003cf0
 80023e4:	20003d0c 	.word	0x20003d0c
 80023e8:	20003d20 	.word	0x20003d20
 80023ec:	20003d38 	.word	0x20003d38
 80023f0:	20003d04 	.word	0x20003d04
 80023f4:	20003d08 	.word	0x20003d08

080023f8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b082      	sub	sp, #8
 80023fc:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80023fe:	e028      	b.n	8002452 <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
 8002400:	f7ff fde2 	bl	8001fc8 <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8002404:	4b17      	ldr	r3, [pc, #92]	; (8002464 <prvCheckTasksWaitingTermination+0x6c>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	2b00      	cmp	r3, #0
 800240a:	bf0c      	ite	eq
 800240c:	2301      	moveq	r3, #1
 800240e:	2300      	movne	r3, #0
 8002410:	b2db      	uxtb	r3, r3
 8002412:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
 8002414:	f7ff fde6 	bl	8001fe4 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d119      	bne.n	8002452 <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 800241e:	f7ff f987 	bl	8001730 <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8002422:	4b10      	ldr	r3, [pc, #64]	; (8002464 <prvCheckTasksWaitingTermination+0x6c>)
 8002424:	68db      	ldr	r3, [r3, #12]
 8002426:	68db      	ldr	r3, [r3, #12]
 8002428:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	3304      	adds	r3, #4
 800242e:	4618      	mov	r0, r3
 8002430:	f7ff f851 	bl	80014d6 <uxListRemove>
					--uxCurrentNumberOfTasks;
 8002434:	4b0c      	ldr	r3, [pc, #48]	; (8002468 <prvCheckTasksWaitingTermination+0x70>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	3b01      	subs	r3, #1
 800243a:	4a0b      	ldr	r2, [pc, #44]	; (8002468 <prvCheckTasksWaitingTermination+0x70>)
 800243c:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 800243e:	4b0b      	ldr	r3, [pc, #44]	; (800246c <prvCheckTasksWaitingTermination+0x74>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	3b01      	subs	r3, #1
 8002444:	4a09      	ldr	r2, [pc, #36]	; (800246c <prvCheckTasksWaitingTermination+0x74>)
 8002446:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
 8002448:	f7ff f9a0 	bl	800178c <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 800244c:	6838      	ldr	r0, [r7, #0]
 800244e:	f000 f80f 	bl	8002470 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002452:	4b06      	ldr	r3, [pc, #24]	; (800246c <prvCheckTasksWaitingTermination+0x74>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d1d2      	bne.n	8002400 <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800245a:	bf00      	nop
 800245c:	3708      	adds	r7, #8
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	20003d20 	.word	0x20003d20
 8002468:	20003d4c 	.word	0x20003d4c
 800246c:	20003d34 	.word	0x20003d34

08002470 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8002470:	b580      	push	{r7, lr}
 8002472:	b082      	sub	sp, #8
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800247c:	4618      	mov	r0, r3
 800247e:	f7ff faeb 	bl	8001a58 <vPortFree>
			vPortFree( pxTCB );
 8002482:	6878      	ldr	r0, [r7, #4]
 8002484:	f7ff fae8 	bl	8001a58 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	)
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8002488:	bf00      	nop
 800248a:	3708      	adds	r7, #8
 800248c:	46bd      	mov	sp, r7
 800248e:	bd80      	pop	{r7, pc}

08002490 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002490:	b480      	push	{r7}
 8002492:	b083      	sub	sp, #12
 8002494:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002496:	4b0f      	ldr	r3, [pc, #60]	; (80024d4 <prvResetNextTaskUnblockTime+0x44>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	2b00      	cmp	r3, #0
 800249e:	d101      	bne.n	80024a4 <prvResetNextTaskUnblockTime+0x14>
 80024a0:	2301      	movs	r3, #1
 80024a2:	e000      	b.n	80024a6 <prvResetNextTaskUnblockTime+0x16>
 80024a4:	2300      	movs	r3, #0
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d004      	beq.n	80024b4 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80024aa:	4b0b      	ldr	r3, [pc, #44]	; (80024d8 <prvResetNextTaskUnblockTime+0x48>)
 80024ac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80024b0:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80024b2:	e008      	b.n	80024c6 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80024b4:	4b07      	ldr	r3, [pc, #28]	; (80024d4 <prvResetNextTaskUnblockTime+0x44>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	68db      	ldr	r3, [r3, #12]
 80024ba:	68db      	ldr	r3, [r3, #12]
 80024bc:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	4a05      	ldr	r2, [pc, #20]	; (80024d8 <prvResetNextTaskUnblockTime+0x48>)
 80024c4:	6013      	str	r3, [r2, #0]
}
 80024c6:	bf00      	nop
 80024c8:	370c      	adds	r7, #12
 80024ca:	46bd      	mov	sp, r7
 80024cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d0:	4770      	bx	lr
 80024d2:	bf00      	nop
 80024d4:	20003d04 	.word	0x20003d04
 80024d8:	20003d6c 	.word	0x20003d6c

080024dc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80024dc:	b480      	push	{r7}
 80024de:	b083      	sub	sp, #12
 80024e0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80024e2:	4b0b      	ldr	r3, [pc, #44]	; (8002510 <xTaskGetSchedulerState+0x34>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d102      	bne.n	80024f0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80024ea:	2301      	movs	r3, #1
 80024ec:	607b      	str	r3, [r7, #4]
 80024ee:	e008      	b.n	8002502 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80024f0:	4b08      	ldr	r3, [pc, #32]	; (8002514 <xTaskGetSchedulerState+0x38>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d102      	bne.n	80024fe <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80024f8:	2302      	movs	r3, #2
 80024fa:	607b      	str	r3, [r7, #4]
 80024fc:	e001      	b.n	8002502 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80024fe:	2300      	movs	r3, #0
 8002500:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8002502:	687b      	ldr	r3, [r7, #4]
	}
 8002504:	4618      	mov	r0, r3
 8002506:	370c      	adds	r7, #12
 8002508:	46bd      	mov	sp, r7
 800250a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250e:	4770      	bx	lr
 8002510:	20003d58 	.word	0x20003d58
 8002514:	20003d74 	.word	0x20003d74

08002518 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b084      	sub	sp, #16
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
 8002520:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8002522:	4b29      	ldr	r3, [pc, #164]	; (80025c8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002528:	4b28      	ldr	r3, [pc, #160]	; (80025cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	3304      	adds	r3, #4
 800252e:	4618      	mov	r0, r3
 8002530:	f7fe ffd1 	bl	80014d6 <uxListRemove>
 8002534:	4603      	mov	r3, r0
 8002536:	2b00      	cmp	r3, #0
 8002538:	d10b      	bne.n	8002552 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800253a:	4b24      	ldr	r3, [pc, #144]	; (80025cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002540:	2201      	movs	r2, #1
 8002542:	fa02 f303 	lsl.w	r3, r2, r3
 8002546:	43da      	mvns	r2, r3
 8002548:	4b21      	ldr	r3, [pc, #132]	; (80025d0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4013      	ands	r3, r2
 800254e:	4a20      	ldr	r2, [pc, #128]	; (80025d0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8002550:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002558:	d10a      	bne.n	8002570 <prvAddCurrentTaskToDelayedList+0x58>
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d007      	beq.n	8002570 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002560:	4b1a      	ldr	r3, [pc, #104]	; (80025cc <prvAddCurrentTaskToDelayedList+0xb4>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	3304      	adds	r3, #4
 8002566:	4619      	mov	r1, r3
 8002568:	481a      	ldr	r0, [pc, #104]	; (80025d4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800256a:	f7fe ff57 	bl	800141c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800256e:	e026      	b.n	80025be <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8002570:	68fa      	ldr	r2, [r7, #12]
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	4413      	add	r3, r2
 8002576:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002578:	4b14      	ldr	r3, [pc, #80]	; (80025cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	68ba      	ldr	r2, [r7, #8]
 800257e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8002580:	68ba      	ldr	r2, [r7, #8]
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	429a      	cmp	r2, r3
 8002586:	d209      	bcs.n	800259c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002588:	4b13      	ldr	r3, [pc, #76]	; (80025d8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800258a:	681a      	ldr	r2, [r3, #0]
 800258c:	4b0f      	ldr	r3, [pc, #60]	; (80025cc <prvAddCurrentTaskToDelayedList+0xb4>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	3304      	adds	r3, #4
 8002592:	4619      	mov	r1, r3
 8002594:	4610      	mov	r0, r2
 8002596:	f7fe ff65 	bl	8001464 <vListInsert>
}
 800259a:	e010      	b.n	80025be <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800259c:	4b0f      	ldr	r3, [pc, #60]	; (80025dc <prvAddCurrentTaskToDelayedList+0xc4>)
 800259e:	681a      	ldr	r2, [r3, #0]
 80025a0:	4b0a      	ldr	r3, [pc, #40]	; (80025cc <prvAddCurrentTaskToDelayedList+0xb4>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	3304      	adds	r3, #4
 80025a6:	4619      	mov	r1, r3
 80025a8:	4610      	mov	r0, r2
 80025aa:	f7fe ff5b 	bl	8001464 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80025ae:	4b0c      	ldr	r3, [pc, #48]	; (80025e0 <prvAddCurrentTaskToDelayedList+0xc8>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	68ba      	ldr	r2, [r7, #8]
 80025b4:	429a      	cmp	r2, r3
 80025b6:	d202      	bcs.n	80025be <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80025b8:	4a09      	ldr	r2, [pc, #36]	; (80025e0 <prvAddCurrentTaskToDelayedList+0xc8>)
 80025ba:	68bb      	ldr	r3, [r7, #8]
 80025bc:	6013      	str	r3, [r2, #0]
}
 80025be:	bf00      	nop
 80025c0:	3710      	adds	r7, #16
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	20003d50 	.word	0x20003d50
 80025cc:	20003c4c 	.word	0x20003c4c
 80025d0:	20003d54 	.word	0x20003d54
 80025d4:	20003d38 	.word	0x20003d38
 80025d8:	20003d08 	.word	0x20003d08
 80025dc:	20003d04 	.word	0x20003d04
 80025e0:	20003d6c 	.word	0x20003d6c

080025e4 <main>:
  * @brief  The application entry point.
  *
  * @retval None
  */
int main(void)
{
 80025e4:	b5b0      	push	{r4, r5, r7, lr}
 80025e6:	b086      	sub	sp, #24
 80025e8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80025ea:	f7fd ff79 	bl	80004e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80025ee:	f000 f819 	bl	8002624 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80025f2:	f000 f881 	bl	80026f8 <MX_GPIO_Init>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80025f6:	4b09      	ldr	r3, [pc, #36]	; (800261c <main+0x38>)
 80025f8:	1d3c      	adds	r4, r7, #4
 80025fa:	461d      	mov	r5, r3
 80025fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80025fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002600:	682b      	ldr	r3, [r5, #0]
 8002602:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8002604:	1d3b      	adds	r3, r7, #4
 8002606:	2100      	movs	r1, #0
 8002608:	4618      	mov	r0, r3
 800260a:	f7fe fe94 	bl	8001336 <osThreadCreate>
 800260e:	4602      	mov	r2, r0
 8002610:	4b03      	ldr	r3, [pc, #12]	; (8002620 <main+0x3c>)
 8002612:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */
 

  /* Start scheduler */
  osKernelStart();
 8002614:	f7fe fe88 	bl	8001328 <osKernelStart>
  
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002618:	e7fe      	b.n	8002618 <main+0x34>
 800261a:	bf00      	nop
 800261c:	080029b4 	.word	0x080029b4
 8002620:	20003d7c 	.word	0x20003d7c

08002624 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b094      	sub	sp, #80	; 0x50
 8002628:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 800262a:	2300      	movs	r3, #0
 800262c:	60bb      	str	r3, [r7, #8]
 800262e:	4a2e      	ldr	r2, [pc, #184]	; (80026e8 <SystemClock_Config+0xc4>)
 8002630:	4b2d      	ldr	r3, [pc, #180]	; (80026e8 <SystemClock_Config+0xc4>)
 8002632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002634:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002638:	6413      	str	r3, [r2, #64]	; 0x40
 800263a:	4b2b      	ldr	r3, [pc, #172]	; (80026e8 <SystemClock_Config+0xc4>)
 800263c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800263e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002642:	60bb      	str	r3, [r7, #8]
 8002644:	68bb      	ldr	r3, [r7, #8]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002646:	2300      	movs	r3, #0
 8002648:	607b      	str	r3, [r7, #4]
 800264a:	4a28      	ldr	r2, [pc, #160]	; (80026ec <SystemClock_Config+0xc8>)
 800264c:	4b27      	ldr	r3, [pc, #156]	; (80026ec <SystemClock_Config+0xc8>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002654:	6013      	str	r3, [r2, #0]
 8002656:	4b25      	ldr	r3, [pc, #148]	; (80026ec <SystemClock_Config+0xc8>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800265e:	607b      	str	r3, [r7, #4]
 8002660:	687b      	ldr	r3, [r7, #4]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002662:	2302      	movs	r3, #2
 8002664:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002666:	2301      	movs	r3, #1
 8002668:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = 16;
 800266a:	2310      	movs	r3, #16
 800266c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800266e:	2300      	movs	r3, #0
 8002670:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002672:	f107 0320 	add.w	r3, r7, #32
 8002676:	4618      	mov	r0, r3
 8002678:	f7fe fa58 	bl	8000b2c <HAL_RCC_OscConfig>
 800267c:	4603      	mov	r3, r0
 800267e:	2b00      	cmp	r3, #0
 8002680:	d003      	beq.n	800268a <SystemClock_Config+0x66>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002682:	21b6      	movs	r1, #182	; 0xb6
 8002684:	481a      	ldr	r0, [pc, #104]	; (80026f0 <SystemClock_Config+0xcc>)
 8002686:	f000 f881 	bl	800278c <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800268a:	230f      	movs	r3, #15
 800268c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800268e:	2300      	movs	r3, #0
 8002690:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002692:	2300      	movs	r3, #0
 8002694:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002696:	2300      	movs	r3, #0
 8002698:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800269a:	2300      	movs	r3, #0
 800269c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800269e:	f107 030c 	add.w	r3, r7, #12
 80026a2:	2100      	movs	r1, #0
 80026a4:	4618      	mov	r0, r3
 80026a6:	f7fe fc83 	bl	8000fb0 <HAL_RCC_ClockConfig>
 80026aa:	4603      	mov	r3, r0
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d003      	beq.n	80026b8 <SystemClock_Config+0x94>
  {
    _Error_Handler(__FILE__, __LINE__);
 80026b0:	21c4      	movs	r1, #196	; 0xc4
 80026b2:	480f      	ldr	r0, [pc, #60]	; (80026f0 <SystemClock_Config+0xcc>)
 80026b4:	f000 f86a 	bl	800278c <_Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80026b8:	f7fe fe12 	bl	80012e0 <HAL_RCC_GetHCLKFreq>
 80026bc:	4602      	mov	r2, r0
 80026be:	4b0d      	ldr	r3, [pc, #52]	; (80026f4 <SystemClock_Config+0xd0>)
 80026c0:	fba3 2302 	umull	r2, r3, r3, r2
 80026c4:	099b      	lsrs	r3, r3, #6
 80026c6:	4618      	mov	r0, r3
 80026c8:	f7fe f853 	bl	8000772 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80026cc:	2004      	movs	r0, #4
 80026ce:	f7fe f85d 	bl	800078c <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 80026d2:	2200      	movs	r2, #0
 80026d4:	210f      	movs	r1, #15
 80026d6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80026da:	f7fe f82e 	bl	800073a <HAL_NVIC_SetPriority>
}
 80026de:	bf00      	nop
 80026e0:	3750      	adds	r7, #80	; 0x50
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}
 80026e6:	bf00      	nop
 80026e8:	40023800 	.word	0x40023800
 80026ec:	40007000 	.word	0x40007000
 80026f0:	080029c8 	.word	0x080029c8
 80026f4:	10624dd3 	.word	0x10624dd3

080026f8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
static void MX_GPIO_Init(void)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b086      	sub	sp, #24
 80026fc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80026fe:	2300      	movs	r3, #0
 8002700:	603b      	str	r3, [r7, #0]
 8002702:	4a12      	ldr	r2, [pc, #72]	; (800274c <MX_GPIO_Init+0x54>)
 8002704:	4b11      	ldr	r3, [pc, #68]	; (800274c <MX_GPIO_Init+0x54>)
 8002706:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002708:	f043 0304 	orr.w	r3, r3, #4
 800270c:	6313      	str	r3, [r2, #48]	; 0x30
 800270e:	4b0f      	ldr	r3, [pc, #60]	; (800274c <MX_GPIO_Init+0x54>)
 8002710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002712:	f003 0304 	and.w	r3, r3, #4
 8002716:	603b      	str	r3, [r7, #0]
 8002718:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800271a:	2200      	movs	r2, #0
 800271c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002720:	480b      	ldr	r0, [pc, #44]	; (8002750 <MX_GPIO_Init+0x58>)
 8002722:	f7fe f9e9 	bl	8000af8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002726:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800272a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800272c:	2301      	movs	r3, #1
 800272e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002730:	2300      	movs	r3, #0
 8002732:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002734:	2300      	movs	r3, #0
 8002736:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002738:	1d3b      	adds	r3, r7, #4
 800273a:	4619      	mov	r1, r3
 800273c:	4804      	ldr	r0, [pc, #16]	; (8002750 <MX_GPIO_Init+0x58>)
 800273e:	f7fe f841 	bl	80007c4 <HAL_GPIO_Init>

}
 8002742:	bf00      	nop
 8002744:	3718      	adds	r7, #24
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}
 800274a:	bf00      	nop
 800274c:	40023800 	.word	0x40023800
 8002750:	40020800 	.word	0x40020800

08002754 <StartDefaultTask>:

/* USER CODE END 4 */

/* StartDefaultTask function */
void StartDefaultTask(void const * argument)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b082      	sub	sp, #8
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800275c:	2200      	movs	r2, #0
 800275e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002762:	4809      	ldr	r0, [pc, #36]	; (8002788 <StartDefaultTask+0x34>)
 8002764:	f7fe f9c8 	bl	8000af8 <HAL_GPIO_WritePin>
    osDelay(1000);
 8002768:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800276c:	f7fe fe0a 	bl	8001384 <osDelay>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8002770:	2201      	movs	r2, #1
 8002772:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002776:	4804      	ldr	r0, [pc, #16]	; (8002788 <StartDefaultTask+0x34>)
 8002778:	f7fe f9be 	bl	8000af8 <HAL_GPIO_WritePin>
    osDelay(1000);
 800277c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002780:	f7fe fe00 	bl	8001384 <osDelay>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8002784:	e7ea      	b.n	800275c <StartDefaultTask+0x8>
 8002786:	bf00      	nop
 8002788:	40020800 	.word	0x40020800

0800278c <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 800278c:	b480      	push	{r7}
 800278e:	b083      	sub	sp, #12
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
 8002794:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 8002796:	e7fe      	b.n	8002796 <_Error_Handler+0xa>

08002798 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b082      	sub	sp, #8
 800279c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800279e:	2300      	movs	r3, #0
 80027a0:	607b      	str	r3, [r7, #4]
 80027a2:	4a25      	ldr	r2, [pc, #148]	; (8002838 <HAL_MspInit+0xa0>)
 80027a4:	4b24      	ldr	r3, [pc, #144]	; (8002838 <HAL_MspInit+0xa0>)
 80027a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80027ac:	6453      	str	r3, [r2, #68]	; 0x44
 80027ae:	4b22      	ldr	r3, [pc, #136]	; (8002838 <HAL_MspInit+0xa0>)
 80027b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027b6:	607b      	str	r3, [r7, #4]
 80027b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80027ba:	2300      	movs	r3, #0
 80027bc:	603b      	str	r3, [r7, #0]
 80027be:	4a1e      	ldr	r2, [pc, #120]	; (8002838 <HAL_MspInit+0xa0>)
 80027c0:	4b1d      	ldr	r3, [pc, #116]	; (8002838 <HAL_MspInit+0xa0>)
 80027c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027c8:	6413      	str	r3, [r2, #64]	; 0x40
 80027ca:	4b1b      	ldr	r3, [pc, #108]	; (8002838 <HAL_MspInit+0xa0>)
 80027cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027d2:	603b      	str	r3, [r7, #0]
 80027d4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027d6:	2003      	movs	r0, #3
 80027d8:	f7fd ffa4 	bl	8000724 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 80027dc:	2200      	movs	r2, #0
 80027de:	2100      	movs	r1, #0
 80027e0:	f06f 000b 	mvn.w	r0, #11
 80027e4:	f7fd ffa9 	bl	800073a <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80027e8:	2200      	movs	r2, #0
 80027ea:	2100      	movs	r1, #0
 80027ec:	f06f 000a 	mvn.w	r0, #10
 80027f0:	f7fd ffa3 	bl	800073a <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80027f4:	2200      	movs	r2, #0
 80027f6:	2100      	movs	r1, #0
 80027f8:	f06f 0009 	mvn.w	r0, #9
 80027fc:	f7fd ff9d 	bl	800073a <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8002800:	2200      	movs	r2, #0
 8002802:	2100      	movs	r1, #0
 8002804:	f06f 0004 	mvn.w	r0, #4
 8002808:	f7fd ff97 	bl	800073a <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 800280c:	2200      	movs	r2, #0
 800280e:	2100      	movs	r1, #0
 8002810:	f06f 0003 	mvn.w	r0, #3
 8002814:	f7fd ff91 	bl	800073a <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002818:	2200      	movs	r2, #0
 800281a:	210f      	movs	r1, #15
 800281c:	f06f 0001 	mvn.w	r0, #1
 8002820:	f7fd ff8b 	bl	800073a <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 8002824:	2200      	movs	r2, #0
 8002826:	210f      	movs	r1, #15
 8002828:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800282c:	f7fd ff85 	bl	800073a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002830:	bf00      	nop
 8002832:	3708      	adds	r7, #8
 8002834:	46bd      	mov	sp, r7
 8002836:	bd80      	pop	{r7, pc}
 8002838:	40023800 	.word	0x40023800

0800283c <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 800283c:	b480      	push	{r7}
 800283e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002840:	bf00      	nop
 8002842:	46bd      	mov	sp, r7
 8002844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002848:	4770      	bx	lr

0800284a <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 800284a:	b480      	push	{r7}
 800284c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800284e:	e7fe      	b.n	800284e <HardFault_Handler+0x4>

08002850 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8002850:	b480      	push	{r7}
 8002852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002854:	e7fe      	b.n	8002854 <MemManage_Handler+0x4>

08002856 <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8002856:	b480      	push	{r7}
 8002858:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800285a:	e7fe      	b.n	800285a <BusFault_Handler+0x4>

0800285c <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 800285c:	b480      	push	{r7}
 800285e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002860:	e7fe      	b.n	8002860 <UsageFault_Handler+0x4>

08002862 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 8002862:	b480      	push	{r7}
 8002864:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002866:	bf00      	nop
 8002868:	46bd      	mov	sp, r7
 800286a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286e:	4770      	bx	lr

08002870 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002874:	f7fd fe86 	bl	8000584 <HAL_IncTick>
  osSystickHandler();
 8002878:	f7fe fd98 	bl	80013ac <osSystickHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800287c:	bf00      	nop
 800287e:	bd80      	pop	{r7, pc}

08002880 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002880:	b480      	push	{r7}
 8002882:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002884:	4a16      	ldr	r2, [pc, #88]	; (80028e0 <SystemInit+0x60>)
 8002886:	4b16      	ldr	r3, [pc, #88]	; (80028e0 <SystemInit+0x60>)
 8002888:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800288c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002890:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002894:	4a13      	ldr	r2, [pc, #76]	; (80028e4 <SystemInit+0x64>)
 8002896:	4b13      	ldr	r3, [pc, #76]	; (80028e4 <SystemInit+0x64>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f043 0301 	orr.w	r3, r3, #1
 800289e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80028a0:	4b10      	ldr	r3, [pc, #64]	; (80028e4 <SystemInit+0x64>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80028a6:	4a0f      	ldr	r2, [pc, #60]	; (80028e4 <SystemInit+0x64>)
 80028a8:	4b0e      	ldr	r3, [pc, #56]	; (80028e4 <SystemInit+0x64>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80028b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028b4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80028b6:	4b0b      	ldr	r3, [pc, #44]	; (80028e4 <SystemInit+0x64>)
 80028b8:	4a0b      	ldr	r2, [pc, #44]	; (80028e8 <SystemInit+0x68>)
 80028ba:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80028bc:	4a09      	ldr	r2, [pc, #36]	; (80028e4 <SystemInit+0x64>)
 80028be:	4b09      	ldr	r3, [pc, #36]	; (80028e4 <SystemInit+0x64>)
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028c6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80028c8:	4b06      	ldr	r3, [pc, #24]	; (80028e4 <SystemInit+0x64>)
 80028ca:	2200      	movs	r2, #0
 80028cc:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80028ce:	4b04      	ldr	r3, [pc, #16]	; (80028e0 <SystemInit+0x60>)
 80028d0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80028d4:	609a      	str	r2, [r3, #8]
#endif
}
 80028d6:	bf00      	nop
 80028d8:	46bd      	mov	sp, r7
 80028da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028de:	4770      	bx	lr
 80028e0:	e000ed00 	.word	0xe000ed00
 80028e4:	40023800 	.word	0x40023800
 80028e8:	24003010 	.word	0x24003010

080028ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80028ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002924 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80028f0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80028f2:	e003      	b.n	80028fc <LoopCopyDataInit>

080028f4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80028f4:	4b0c      	ldr	r3, [pc, #48]	; (8002928 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80028f6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80028f8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80028fa:	3104      	adds	r1, #4

080028fc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80028fc:	480b      	ldr	r0, [pc, #44]	; (800292c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80028fe:	4b0c      	ldr	r3, [pc, #48]	; (8002930 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002900:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002902:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002904:	d3f6      	bcc.n	80028f4 <CopyDataInit>
  ldr  r2, =_sbss
 8002906:	4a0b      	ldr	r2, [pc, #44]	; (8002934 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002908:	e002      	b.n	8002910 <LoopFillZerobss>

0800290a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800290a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800290c:	f842 3b04 	str.w	r3, [r2], #4

08002910 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002910:	4b09      	ldr	r3, [pc, #36]	; (8002938 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002912:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002914:	d3f9      	bcc.n	800290a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002916:	f7ff ffb3 	bl	8002880 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800291a:	f000 f811 	bl	8002940 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800291e:	f7ff fe61 	bl	80025e4 <main>
  bx  lr    
 8002922:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002924:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002928:	080029f8 	.word	0x080029f8
  ldr  r0, =_sdata
 800292c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002930:	20000010 	.word	0x20000010
  ldr  r2, =_sbss
 8002934:	20000010 	.word	0x20000010
  ldr  r3, = _ebss
 8002938:	20003d80 	.word	0x20003d80

0800293c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800293c:	e7fe      	b.n	800293c <ADC_IRQHandler>
	...

08002940 <__libc_init_array>:
 8002940:	b570      	push	{r4, r5, r6, lr}
 8002942:	4e0d      	ldr	r6, [pc, #52]	; (8002978 <__libc_init_array+0x38>)
 8002944:	4c0d      	ldr	r4, [pc, #52]	; (800297c <__libc_init_array+0x3c>)
 8002946:	1ba4      	subs	r4, r4, r6
 8002948:	10a4      	asrs	r4, r4, #2
 800294a:	2500      	movs	r5, #0
 800294c:	42a5      	cmp	r5, r4
 800294e:	d109      	bne.n	8002964 <__libc_init_array+0x24>
 8002950:	4e0b      	ldr	r6, [pc, #44]	; (8002980 <__libc_init_array+0x40>)
 8002952:	4c0c      	ldr	r4, [pc, #48]	; (8002984 <__libc_init_array+0x44>)
 8002954:	f000 f818 	bl	8002988 <_init>
 8002958:	1ba4      	subs	r4, r4, r6
 800295a:	10a4      	asrs	r4, r4, #2
 800295c:	2500      	movs	r5, #0
 800295e:	42a5      	cmp	r5, r4
 8002960:	d105      	bne.n	800296e <__libc_init_array+0x2e>
 8002962:	bd70      	pop	{r4, r5, r6, pc}
 8002964:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002968:	4798      	blx	r3
 800296a:	3501      	adds	r5, #1
 800296c:	e7ee      	b.n	800294c <__libc_init_array+0xc>
 800296e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002972:	4798      	blx	r3
 8002974:	3501      	adds	r5, #1
 8002976:	e7f2      	b.n	800295e <__libc_init_array+0x1e>
 8002978:	080029f0 	.word	0x080029f0
 800297c:	080029f0 	.word	0x080029f0
 8002980:	080029f0 	.word	0x080029f0
 8002984:	080029f4 	.word	0x080029f4

08002988 <_init>:
 8002988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800298a:	bf00      	nop
 800298c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800298e:	bc08      	pop	{r3}
 8002990:	469e      	mov	lr, r3
 8002992:	4770      	bx	lr

08002994 <_fini>:
 8002994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002996:	bf00      	nop
 8002998:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800299a:	bc08      	pop	{r3}
 800299c:	469e      	mov	lr, r3
 800299e:	4770      	bx	lr
