0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,axi_vip_v1_1_13;processing_system7_vip_v1_0_15;xilinx_vip,,,,,,
C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/sim_1/new/Main_Sim.v,1694058417,verilog,,,,Main_Sim,,axi_vip_v1_1_13;processing_system7_vip_v1_0_15;xilinx_vip,../../../../RP-Production.gen/sources_1/bd/Differental_Phasemeter/ipshared/7698;../../../../RP-Production.gen/sources_1/bd/Differental_Phasemeter/ipshared/ec67/hdl;../../../../RP-Production.gen/sources_1/bd/Differental_Phasemeter/ipshared/ee60/hdl;../../../../RP-Production.gen/sources_1/bd/system/ipshared/7698;../../../../RP-Production.gen/sources_1/bd/system/ipshared/ec67/hdl;../../../../RP-Production.gen/sources_1/bd/system/ipshared/ee60/hdl;E:/Xilinx/Vivado/2022.2/data/xilinx_vip/include,,,,,
C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/sim_1/new/Testing_Architecture.vhd,1694350731,vhdl,,,,testing_architecture,,,,,,,,
C:/Users/John/Desktop/Honours_Project/VHDL_Modules/HighPassFIR_Filter.vhd,1694350683,vhdl,,,,highpassfilter,,,,,,,,
C:/Users/John/Desktop/Honours_Project/VHDL_Modules/Logic.vhd,1694155144,vhdl,,,,delay;interface;lfsr_debugger;mixer;pair_combiner;reset_latch;subtractor;test_pattern,,,,,,,,
C:/Users/John/Desktop/Honours_Project/VHDL_Modules/NCO.vhd,1693469357,vhdl,,,,nco,,,,,,,,
C:/Users/John/Desktop/Honours_Project/VHDL_Modules/PSK.vhd,1694349037,vhdl,,,,psk,,,,,,,,
