{
  "title": "GitHub Vhdl Languages Daily Trending",
  "description": "Daily Trending of Vhdl Languages in GitHub",
  "link": "https://github.com/isboyjc/github-trending-api",
  "pubDate": "Thu, 29 May 2025 13:33:37 GMT",
  "items": [
    {
      "title": "OSVVM/OSVVM",
      "url": "https://github.com/OSVVM/OSVVM",
      "description": "OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...",
      "language": "VHDL",
      "languageColor": "#adb2cb",
      "stars": "243",
      "forks": "69",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/1906717?s=40&v=4",
          "name": "JimLewis",
          "url": "https://github.com/JimLewis"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/48554337?s=40&v=4",
          "name": "klangthomas",
          "url": "https://github.com/klangthomas"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/97618265?s=40&v=4",
          "name": "riedel-ferringer",
          "url": "https://github.com/riedel-ferringer"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/4018223?s=40&v=4",
          "name": "kraigher",
          "url": "https://github.com/kraigher"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/11442?s=40&v=4",
          "name": "nickg",
          "url": "https://github.com/nickg"
        }
      ]
    },
    {
      "title": "ghdl/ghdl",
      "url": "https://github.com/ghdl/ghdl",
      "description": "VHDL 2008/93/87 simulator",
      "language": "VHDL",
      "languageColor": "#adb2cb",
      "stars": "2,565",
      "forks": "384",
      "addStars": "2",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/13433645?s=40&v=4",
          "name": "tgingold",
          "url": "https://github.com/tgingold"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/956109?s=40&v=4",
          "name": "Paebbels",
          "url": "https://github.com/Paebbels"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/38422348?s=40&v=4",
          "name": "umarcor",
          "url": "https://github.com/umarcor"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/16334725?s=40&v=4",
          "name": "gingold-adacore",
          "url": "https://github.com/gingold-adacore"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/6628437?s=40&v=4",
          "name": "eine",
          "url": "https://github.com/eine"
        }
      ]
    },
    {
      "title": "VUnit/vunit",
      "url": "https://github.com/VUnit/vunit",
      "description": "VUnit is a unit testing framework for VHDL/SystemVerilog",
      "language": "VHDL",
      "languageColor": "#adb2cb",
      "stars": "775",
      "forks": "274",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/4018223?s=40&v=4",
          "name": "kraigher",
          "url": "https://github.com/kraigher"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/6681689?s=40&v=4",
          "name": "LarsAsplund",
          "url": "https://github.com/LarsAsplund"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/38422348?s=40&v=4",
          "name": "umarcor",
          "url": "https://github.com/umarcor"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/6628437?s=40&v=4",
          "name": "eine",
          "url": "https://github.com/eine"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/8343719?s=40&v=4",
          "name": "slaweksiluk",
          "url": "https://github.com/slaweksiluk"
        }
      ]
    },
    {
      "title": "chili-chips-ba/wireguard-fpga",
      "url": "https://github.com/chili-chips-ba/wireguard-fpga",
      "description": "Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek security and privacy, nothing is private in our codebase. Our door is wide open for backdoor scrutiny, be it related to RTL, embedded, build, bitstream or any other aspect of design and delivery package. Bujrum!",
      "language": "VHDL",
      "languageColor": "#adb2cb",
      "stars": "99",
      "forks": "2",
      "addStars": "1",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/5741611?s=40&v=4",
          "name": "eniokaljic",
          "url": "https://github.com/eniokaljic"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/21970031?s=40&v=4",
          "name": "wyvernSemi",
          "url": "https://github.com/wyvernSemi"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/67533663?s=40&v=4",
          "name": "chili-chips-ba",
          "url": "https://github.com/chili-chips-ba"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/70281175?s=40&v=4",
          "name": "Juninho99",
          "url": "https://github.com/Juninho99"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/113244867?s=40&v=4",
          "name": "kerimbavcic",
          "url": "https://github.com/kerimbavcic"
        }
      ]
    }
  ]
}