// Seed: 380068210
module module_0;
  bit  id_1 = 1;
  wire id_2;
  assign id_1 = -1;
  assign module_2.type_0 = 0;
  bit  id_3 = id_1;
  wire id_4;
  tri1 id_5, id_6 = -1;
  initial begin : LABEL_0
    id_1 <= -1;
  end
  supply0 id_7 = 1;
endmodule
module module_1 (
    input wire id_0
);
  initial id_2 = -1;
  wire id_3;
  module_0 modCall_1 ();
  assign modCall_1.type_8 = 0;
  always id_2 <= -1;
  wor id_4 = 1;
endmodule
module module_2 (
    input tri1 id_0,
    input tri0 id_1,
    id_4,
    input supply0 id_2
);
  module_0 modCall_1 ();
endmodule
