Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,5
design__inferred_latch__count,0
design__instance__count,1338
design__instance__area,11997.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,10
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0008339633932337165
power__switching__total,0.0005521484999917448
power__leakage__total,1.3948191046608827E-8
power__total,0.0013861258048564196
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2639845916582947
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2639845916582947
timing__hold__ws__corner:nom_tt_025C_1v80,0.32016373791674857
timing__setup__ws__corner:nom_tt_025C_1v80,13.214967272289643
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.320164
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,13.214968
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,18
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,10
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2697322719304858
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2697322719304858
timing__hold__ws__corner:nom_ss_100C_1v60,0.8763575668751185
timing__setup__ws__corner:nom_ss_100C_1v60,6.351460870354924
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.876358
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,6.351461
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,10
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.26100114475099306
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.26100114475099306
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11336271131569314
timing__setup__ws__corner:nom_ff_n40C_1v95,14.300996347477168
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.113363
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,15.725913
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,28
design__max_fanout_violation__count,10
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2598437927262404
clock__skew__worst_setup,0.2598437927262404
timing__hold__ws,0.11113360546380734
timing__setup__ws,6.099423361246932
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.111134
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,6.099423
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1338
design__instance__area__stdcell,11997.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.727431
design__instance__utilization__stdcell,0.727431
design__instance__count__class:inverter,152
design__instance__count__class:sequential_cell,169
design__instance__count__class:multi_input_combinational_cell,508
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,782
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,23294.6
design__violations,0
design__instance__count__class:timing_repair_buffer,252
design__instance__count__class:clock_buffer,19
design__instance__count__class:clock_inverter,13
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,146
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1117
route__net__special,2
route__drc_errors__iter:1,651
route__wirelength__iter:1,27656
route__drc_errors__iter:2,284
route__wirelength__iter:2,27362
route__drc_errors__iter:3,320
route__wirelength__iter:3,27195
route__drc_errors__iter:4,45
route__wirelength__iter:4,27210
route__drc_errors__iter:5,0
route__wirelength__iter:5,27192
route__drc_errors,0
route__wirelength,27192
route__vias,7728
route__vias__singlecut,7728
route__vias__multicut,0
design__disconnected_pin__count,11
design__critical_disconnected_pin__count,0
route__wirelength__max,300.565
timing__unannotated_net__count__corner:nom_tt_025C_1v80,49
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,49
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,49
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,10
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.26248323701963283
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.26248323701963283
timing__hold__ws__corner:min_tt_025C_1v80,0.3167295959598539
timing__setup__ws__corner:min_tt_025C_1v80,13.351537142678874
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.316730
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,13.351537
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,49
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,18
design__max_fanout_violation__count__corner:min_ss_100C_1v60,10
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.26759115125578997
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.26759115125578997
timing__hold__ws__corner:min_ss_100C_1v60,0.8703153999373168
timing__setup__ws__corner:min_ss_100C_1v60,6.612057755135642
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.870315
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,6.612058
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,49
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,10
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2598437927262404
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2598437927262404
timing__hold__ws__corner:min_ff_n40C_1v95,0.11113360546380734
timing__setup__ws__corner:min_ff_n40C_1v95,14.341204185674147
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.111134
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,15.817166
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,49
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,10
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.26609751266736753
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.26609751266736753
timing__hold__ws__corner:max_tt_025C_1v80,0.32352033079318
timing__setup__ws__corner:max_tt_025C_1v80,13.07624978642084
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.323520
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,13.076250
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,49
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,28
design__max_fanout_violation__count__corner:max_ss_100C_1v60,10
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.2724297808897083
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.2724297808897083
timing__hold__ws__corner:max_ss_100C_1v60,0.8822608449086115
timing__setup__ws__corner:max_ss_100C_1v60,6.099423361246932
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.882261
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,6.099423
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,49
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,10
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.26299932420722577
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.26299932420722577
timing__hold__ws__corner:max_ff_n40C_1v95,0.11572798602540035
timing__setup__ws__corner:max_ff_n40C_1v95,14.268197693866872
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.115728
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,15.634363
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,49
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,49
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79991
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000085285
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000989003
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000238657
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000989003
design_powergrid__voltage__worst,0.0000989003
design_powergrid__voltage__worst__net:VPWR,1.79991
design_powergrid__drop__worst,0.0000989003
design_powergrid__drop__worst__net:VPWR,0.000085285
design_powergrid__voltage__worst__net:VGND,0.0000989003
design_powergrid__drop__worst__net:VGND,0.0000989003
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00002390000000000000156545783280837014217468095012009143829345703125
ir__drop__worst,0.000085299999999999999845783082985661849306779913604259490966796875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
