/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [23:0] _02_;
  wire [5:0] _03_;
  wire [5:0] _04_;
  wire [3:0] _05_;
  wire [14:0] _06_;
  wire [8:0] celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire [15:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire [14:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [29:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [16:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [8:0] celloutsig_0_26z;
  wire [12:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [23:0] celloutsig_0_31z;
  wire [9:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [10:0] celloutsig_0_35z;
  wire [55:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [21:0] celloutsig_0_41z;
  wire [5:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire [4:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire celloutsig_0_54z;
  wire celloutsig_0_56z;
  wire [13:0] celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire [3:0] celloutsig_0_63z;
  wire [22:0] celloutsig_0_65z;
  wire celloutsig_0_6z;
  wire celloutsig_0_76z;
  wire [12:0] celloutsig_0_7z;
  wire celloutsig_0_89z;
  wire celloutsig_0_8z;
  wire celloutsig_0_90z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [15:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_46z = ~(celloutsig_0_30z | celloutsig_0_7z[5]);
  assign celloutsig_0_56z = ~(celloutsig_0_9z | celloutsig_0_28z[1]);
  assign celloutsig_0_90z = ~(celloutsig_0_50z | celloutsig_0_45z);
  assign celloutsig_0_50z = ~celloutsig_0_49z[0];
  assign celloutsig_0_30z = ~celloutsig_0_21z;
  assign celloutsig_1_0z = ~in_data[119];
  assign celloutsig_1_1z = ~in_data[112];
  assign celloutsig_1_2z = ~in_data[175];
  assign celloutsig_1_7z = ~celloutsig_1_4z;
  assign celloutsig_0_2z = ~in_data[1];
  assign celloutsig_0_22z = ~celloutsig_0_10z[4];
  assign celloutsig_0_43z = ~((celloutsig_0_40z | celloutsig_0_0z[3]) & celloutsig_0_16z);
  assign celloutsig_1_4z = ~((celloutsig_1_3z | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_1_8z = ~((in_data[170] | celloutsig_1_2z) & celloutsig_1_0z);
  assign celloutsig_0_17z = ~((celloutsig_0_16z | celloutsig_0_2z) & celloutsig_0_14z[2]);
  assign celloutsig_0_89z = celloutsig_0_4z | ~(celloutsig_0_76z);
  assign celloutsig_0_48z = celloutsig_0_11z[15] | celloutsig_0_11z[12];
  assign celloutsig_0_52z = celloutsig_0_14z[2] | celloutsig_0_15z[7];
  assign celloutsig_0_1z = celloutsig_0_0z[0] | in_data[70];
  assign celloutsig_0_24z = celloutsig_0_18z[23] | celloutsig_0_6z;
  assign celloutsig_0_3z = celloutsig_0_0z[8] | celloutsig_0_0z[5];
  assign celloutsig_0_34z = ~(celloutsig_0_10z[7] ^ celloutsig_0_19z);
  assign celloutsig_0_8z = ~(celloutsig_0_0z[7] ^ celloutsig_0_0z[5]);
  assign celloutsig_1_14z = ~(celloutsig_1_4z ^ celloutsig_1_11z[2]);
  assign celloutsig_1_18z = ~(celloutsig_1_5z[12] ^ celloutsig_1_14z);
  assign celloutsig_0_31z = celloutsig_0_18z[23:0] + { in_data[77:70], celloutsig_0_9z, celloutsig_0_22z, _02_[13:1], celloutsig_0_17z };
  assign celloutsig_0_41z = { celloutsig_0_33z, celloutsig_0_10z, celloutsig_0_29z } + { in_data[28:18], celloutsig_0_10z };
  assign celloutsig_0_5z = in_data[72:59] + { in_data[45:41], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_42z = { celloutsig_0_15z[4:0], celloutsig_0_4z } + celloutsig_0_41z[5:0];
  assign celloutsig_0_63z = celloutsig_0_18z[18:15] + { celloutsig_0_28z[3:1], celloutsig_0_46z };
  assign celloutsig_1_11z = { _01_, _03_[4:1], celloutsig_1_0z } + { _03_[2:1], _04_[3], celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_1_13z = { celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_12z } + celloutsig_1_5z[12:10];
  assign celloutsig_0_13z = { celloutsig_0_11z[15:13], celloutsig_0_1z } + { celloutsig_0_7z[5:3], celloutsig_0_6z };
  assign celloutsig_0_15z = { celloutsig_0_10z[8:6], celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z } + { celloutsig_0_5z, celloutsig_0_8z };
  reg [3:0] _41_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _41_ <= 4'h0;
    else _41_ <= celloutsig_0_10z[8:5];
  assign { _00_, _05_[2:0] } = _41_;
  reg [14:0] _42_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _42_ <= 15'h0000;
    else _42_ <= { celloutsig_1_5z[13:3], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z };
  assign { _06_[14:7], _01_, _03_[4:1], _04_[3], _06_[0] } = _42_;
  reg [12:0] _43_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _43_ <= 13'h0000;
    else _43_ <= { celloutsig_0_5z[11:5], celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_14z };
  assign _02_[13:1] = _43_;
  assign celloutsig_0_0z = in_data[45:37] / { 1'h1, in_data[60:53] };
  assign celloutsig_0_7z = { in_data[57:46], celloutsig_0_6z } / { 1'h1, celloutsig_0_5z[8:0], celloutsig_0_2z, celloutsig_0_3z, in_data[0] };
  assign celloutsig_0_18z = { celloutsig_0_11z[14:5], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_3z } / { 1'h1, in_data[32:7], celloutsig_0_14z };
  assign celloutsig_0_26z = { celloutsig_0_18z[2], celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_13z } / { 1'h1, celloutsig_0_13z[1:0], celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_13z[3:1], in_data[0] };
  assign celloutsig_0_54z = { celloutsig_0_42z[4:2], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_19z } == { celloutsig_0_20z[5:2], celloutsig_0_52z, celloutsig_0_43z };
  assign celloutsig_0_23z = celloutsig_0_7z[2:0] == celloutsig_0_13z[3:1];
  assign celloutsig_0_4z = ! { in_data[66:64], celloutsig_0_2z };
  assign celloutsig_0_62z = ! { celloutsig_0_35z[8:0], celloutsig_0_22z };
  assign celloutsig_1_6z = ! { in_data[147:141], celloutsig_1_1z };
  assign celloutsig_1_9z = ! { in_data[123:120], celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_0_16z = ! celloutsig_0_15z[14:1];
  assign celloutsig_0_10z = celloutsig_0_5z[10:0] % { 1'h1, celloutsig_0_7z[8:2], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_40z = celloutsig_0_2z & celloutsig_0_5z[5];
  assign celloutsig_1_3z = celloutsig_1_0z & celloutsig_1_2z;
  assign celloutsig_0_49z = { celloutsig_0_35z[9:6], celloutsig_0_21z } << { celloutsig_0_15z[11:10], celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_9z };
  assign celloutsig_0_11z = { celloutsig_0_7z[12:11], celloutsig_0_7z, celloutsig_0_3z } << { celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_20z = { celloutsig_0_11z[4:3], celloutsig_0_5z, celloutsig_0_8z } << { celloutsig_0_11z[13:8], celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_13z };
  assign celloutsig_0_35z = { celloutsig_0_5z[10:1], celloutsig_0_19z } >>> celloutsig_0_10z;
  assign celloutsig_0_65z = { celloutsig_0_42z[1], celloutsig_0_62z, celloutsig_0_56z, celloutsig_0_16z, celloutsig_0_54z, celloutsig_0_30z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_52z, celloutsig_0_12z, celloutsig_0_48z, celloutsig_0_34z, celloutsig_0_63z, celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_45z } >>> { celloutsig_0_41z, celloutsig_0_22z };
  assign celloutsig_1_19z = { celloutsig_1_11z[3:1], celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_16z, celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_1z } >>> { _06_[12:7], _01_, _03_[4:1], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_14z = { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z } >>> { celloutsig_0_13z[1:0], celloutsig_0_9z };
  assign celloutsig_0_33z = { celloutsig_0_5z[9:1], celloutsig_0_3z } ~^ { celloutsig_0_5z[6:1], celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_23z };
  assign celloutsig_0_28z = { in_data[62:53], celloutsig_0_9z, celloutsig_0_21z, celloutsig_0_19z } ~^ { celloutsig_0_10z[8:5], celloutsig_0_26z };
  assign celloutsig_0_38z = { celloutsig_0_35z[9], celloutsig_0_21z, celloutsig_0_34z, celloutsig_0_31z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_11z } ^ { in_data[92:91], celloutsig_0_33z, celloutsig_0_20z, _00_, _05_[2:0], celloutsig_0_6z, celloutsig_0_35z, celloutsig_0_24z, celloutsig_0_24z, celloutsig_0_26z };
  assign celloutsig_1_5z = { in_data[190:180], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z } ^ { in_data[112:98], celloutsig_1_3z };
  assign celloutsig_0_6z = ~((celloutsig_0_0z[2] & celloutsig_0_4z) | celloutsig_0_1z);
  assign celloutsig_0_9z = ~((celloutsig_0_6z & in_data[37]) | celloutsig_0_3z);
  assign celloutsig_1_12z = ~((celloutsig_1_3z & celloutsig_1_11z[5]) | celloutsig_1_1z);
  assign celloutsig_1_16z = ~((celloutsig_1_4z & celloutsig_1_13z[2]) | celloutsig_1_6z);
  assign celloutsig_0_45z = ~((celloutsig_0_17z & celloutsig_0_13z[2]) | (celloutsig_0_24z & celloutsig_0_38z[26]));
  assign celloutsig_0_76z = ~((celloutsig_0_45z & celloutsig_0_23z) | (celloutsig_0_65z[2] & celloutsig_0_45z));
  assign celloutsig_0_12z = ~((celloutsig_0_1z & celloutsig_0_0z[1]) | (celloutsig_0_10z[2] & celloutsig_0_3z));
  assign celloutsig_0_19z = ~((celloutsig_0_6z & celloutsig_0_8z) | (celloutsig_0_5z[6] & celloutsig_0_4z));
  assign celloutsig_0_21z = ~((celloutsig_0_14z[1] & celloutsig_0_11z[10]) | (celloutsig_0_19z & celloutsig_0_14z[0]));
  assign celloutsig_0_29z = ~((celloutsig_0_15z[1] & _02_[5]) | (celloutsig_0_28z[9] & celloutsig_0_8z));
  assign { _02_[23:14], _02_[0] } = { in_data[77:70], celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_17z };
  assign { _03_[5], _03_[0] } = { _01_, celloutsig_1_0z };
  assign { _04_[5:4], _04_[2:0] } = { _03_[2:1], celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_3z };
  assign _05_[3] = _00_;
  assign _06_[6:1] = { _01_, _03_[4:1], _04_[3] };
  assign { out_data[128], out_data[108:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_89z, celloutsig_0_90z };
endmodule
