# Tiny Tapeout project information
project:
  title:        "DG0045 CPU"      # Project title
  author:       "OliverSmithBH2VGM"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "A replication of Chinese DG0040 4bit CPU in 1980s, this test, DG0045, however is the minimal cut of DG0040"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     100000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "8x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_BH2VGM_DG0045"
  
  # List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
  source_files:        
    - "tt_um_BH2VGM_DG0045.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "mainROM[0]"
  ui[1]: "mainROM[1]"
  ui[2]: "mainROM[2]"
  ui[3]: "mainROM[3]"
  ui[4]: "mainROM[4]"
  ui[5]: "mainROM[5]"
  ui[6]: "mainROM[6]"
  ui[7]: "mainROM[7]"

  # Outputs
  uo[0]: "PC_HL[0]"
  uo[1]: "PC_HL[1]"
  uo[2]: "PC_HL[2]"
  uo[3]: "PC_HL[3]"
  uo[4]: "PC_HL[4]"
  uo[5]: "ND"
  uo[6]: "nL[3]"
  uo[7]: "nL[2]"

  # Bidirectional pins
  uio[0]: "KIN[0]"
  uio[1]: "KIN[1]"
  uio[2]: "KIN[2]"
  uio[3]: "KIN[3]"
  uio[4]: "none"
  uio[5]: "PC_MUX"
  uio[6]: "nL[1]"
  uio[7]: "nL[0]"

# Do not change!
yaml_version: 6
