
/*
 * This header provides constants for Exynos3250 clock controller.
 *
 * The constants defined in this header are being used in dts
 * and exynos3250 clock driver.
 */

#ifndef _DT_BINDINGS_CLK_EXYNOS3250_H
#define _DT_BINDINGS_CLK_EXYNOS3250_H

#define CLK_FIN_PLL		1
#define CLK_FOUT_MPLL		2
#define CLK_FOUT_VPLL		3
#define CLK_FOUT_UPLL		4
#define CLK_FOUT_EPLL		5
#define CLK_FOUT_BPLL		6

/* Muxes */
#define CLK_MOUT_MPLL		16
#define CLK_MOUT_MPLL_USER_R	17
#define CLK_MOUT_GDR		18
#define CLK_MOUT_ACLK_100	19
#define CLK_MOUT_ACLK_200	20
#define CLK_MOUT_UART0		21
#define CLK_MOUT_UART1		22
#define CLK_MOUT_UART2		23
#define CLK_MOUT_UART3		24
#define CLK_MOUT_MMC0		25
#define CLK_MOUT_FIMD0		26
#define CLK_MOUT_MIPI0		27
#define CLK_MOUT_ACLK_160	28
#define CLK_MOUT_MPLL_USER_L	29
#define CLK_MOUT_GDL		30
#define CLK_MOUT_G3D		31
#define CLK_MOUT_G3D_1		32
#define CLK_MOUT_G3D_0		33
#define CLK_MOUT_EPLL		34
#define CLK_MOUT_VPLL		35
#define CLK_MOUT_VPLLSRC	36
#define CLK_MOUT_UPLL		37
#define CLK_MOUT_MFC		38
#define CLK_MOUT_MFC_1		39
#define CLK_MOUT_MFC_0		40
#define CLK_MOUT_CAM_BLK	41
#define CLK_MOUT_CAM1		42
#define CLK_MOUT_SPI0		43
#define CLK_MOUT_SPI1		44
#define CLK_MOUT_ACLK_400_MCUISP 45
#define CLK_MOUT_ACLK_266_0	46
#define CLK_MOUT_ACLK_266_1	47
#define CLK_MOUT_ACLK_266	48
#define CLK_MOUT_ACLK_400_MCUISP_SUB 49
#define CLK_MOUT_ACLK_266_SUB	50
#define CLK_MOUT_MMC1		51
#define CLK_MOUT_UART_ISP	52
#define CLK_MOUT_SPI1_ISP	53
#define CLK_MOUT_SPI0_ISP	54
#define CLK_MOUT_TSADC		55
#define CLK_MOUT_AUDIO		56
#define CLK_MOUT_MMC2		57

/* Dividers */
#define CLK_DIV_MPLL_PRE	64
#define CLK_DIV_ACLK_100	65
#define CLK_DIV_ACLK_200	66
#define CLK_DIV_GPR		67
#define CLK_DIV_GDR		68
#define CLK_DIV_UART0		69
#define CLK_DIV_UART1		70
#define CLK_DIV_UART2		71
#define CLK_DIV_UART3		72
#define CLK_DIV_MMC0		73
#define CLK_DIV_MMC0_PRE	74
#define CLK_DIV_FIMD0		75
#define CLK_DIV_MIPI0		76
#define CLK_DIV_MIPI0_PRE	77
#define CLK_DIV_ACLK_160	78
#define CLK_DIV_GPL		79
#define CLK_DIV_GDL		80
#define CLK_DIV_G3D		81
#define CLK_DIV_MMC1_PRE	82
#define CLK_DIV_MMC1		83
#define CLK_DIV_MFC		84
#define CLK_DIV_CAM_BLK		85
#define CLK_CAM_BLK_320         86
#define CLK_DIV_CAM1		87
#define CLK_DIV_SPI0		88
#define CLK_DIV_SPI0_PRE	89
#define CLK_DIV_SPI1		90
#define CLK_DIV_SPI1_PRE	91
#define CLK_DIV_ISP0		92
#define CLK_DIV_ISP1		93
#define CLK_DIV_MCUISP0		94
#define CLK_DIV_MCUISP1		95
#define CLK_DIV_MPWM		96
#define CLK_DIV_ACLK_400_MCUISP 97
#define CLK_DIV_ACLK_266	98
#define CLK_DIV_UART_ISP	99
#define CLK_DIV_SPI1_ISP_PRE	100
#define CLK_DIV_SPI1_ISP	101
#define CLK_DIV_SPI0_ISP_PRE	102
#define CLK_DIV_SPI0_ISP	103
#define CLK_DIV_TSADC_PRE	104
#define CLK_DIV_TSADC		105
#define CLK_DIV_AUDIO		106
#define CLK_DIV_I2S		107
#define CLK_DIV_MMC2		108
#define CLK_DIV_MMC2_PRE	109

/* gate and special clocks */
#define CLK_MCT			128
#define CLK_RTC			129
#define CLK_SCLK_UART0		130
#define CLK_SCLK_UART1		131
#define CLK_SCLK_UART2		132
#define CLK_SCLK_UART3		133
#define CLK_UART0		134
#define CLK_UART1		135
#define CLK_UART2		136
#define CLK_UART3		137
#define CLK_I2C0		138
#define CLK_I2C1		139
#define CLK_I2C2		140
#define CLK_I2C3		141
#define CLK_I2C4		142
#define CLK_I2C5		143
#define CLK_I2C6		144
#define CLK_I2C7		145
#define CLK_PDMA0		146
#define CLK_PDMA1		147
#define CLK_ACLK_MMC0		148
#define CLK_SCLK_MMC0		149
#define CLK_ACLK_FIMD0		150
#define CLK_SCLK_FIMD0		151
#define CLK_SCLK_MIPI0		152
#define CLK_FIMD0		153
#define CLK_DSIM0		154
#define CLK_ASYNC_G3D		155
#define CLK_SCLK_G3D		156
#define CLK_QEG3D		158
#define CLK_PPMUG3D		159
#define CLK_G3D			160
#define CLK_SMMUFIMD0		161
#define CLK_SCLK_MIPIDPHY2L	162
#define CLK_SCLK_MMC1		163
#define CLK_SDMMC1		164
#define CLK_SDMMC0		165
#define CLK_WDT			166
#define CLK_KEYIF		167
#define CLK_USBOTG		168
#define CLK_USBHOST		169
#define CLK_SCLK_UPLL		170
#define CLK_ASYNC_MFCL		171
#define CLK_SCLK_MFC		172
#define CLK_QEMFC		173
#define CLK_PPMUMFC_L		174
#define CLK_SMMUMFC_L		175
#define CLK_MFC			176
#define CLK_SCLK_JPEG		177
#define CLK_QEJPEG		178
#define CLK_PIXELASYNCM1	179
#define CLK_PIXELASYNCM0	180
#define CLK_PPMUCAMIF		181
#define CLK_QEM2MSCALER		182
#define CLK_QESCALER1		183
#define CLK_QESCALER0		184
#define CLK_SMMUJPEG		185
#define CLK_SMMUM2MSCALER	186
#define CLK_SMMUGSCALER1	187
#define CLK_SMMUGSCALER0	188
#define CLK_JPEG		189
#define CLK_M2MSCALER		190
#define CLK_GSCALER1		191
#define CLK_GSCALER0		192
#define CLK_ASYNC_CAMX		193
#define CLK_SCLK_CAM1		194
#define CLK_SCLK_SPI0		195
#define CLK_SCLK_SPI1		196
#define CLK_SPI0		197
#define CLK_SPI1		198
#define CLK_ACLK_AXI_266	199
#define CLK_ACLK_MCUISP		200
#define CLK_ACLK_AXI_DIV0	201
#define CLK_HCLK_AXI_DIV1	202
#define CLK_PCLKDBG_MCUISP	203
#define CLK_SCLK_MPWM_ISP	204
#define CLK_TMU_APBIF		205
#define CLK_SCLK_UART_ISP	206
#define CLK_SCLK_SPI1_ISP	207
#define CLK_SCLK_SPI0_ISP	208
#define CLK_CSIS1		209
#define CLK_CSIS0		210
#define CLK_LITE1		211
#define CLK_LITE0		212
#define CLK_SMMUISP		213
#define CLK_SMMUDRC		214
#define CLK_SMMUFD		215
#define CLK_SMMULITE0		216
#define CLK_SMMULITE1		217
#define CLK_SMMUSCALERC		218
#define CLK_SMMUISPCX		219
#define CLK_MASK_CAM1		220
#define CLK_MASK_CAM_BLK	221
#define CLK_MCUISP		222
#define CLK_PCLK_I2C1ISP	223
#define CLK_PCLK_I2C0ISP	224
#define CLK_I2C1ISP		225
#define CLK_I2C0ISP		226
#define CLK_PWM			227
#define CLK_TSADC		228
#define CLK_SCLK_TSADC		229
#define CLK_I2S			230
#define CLK_SCLK_I2S		231
#define CLK_SCLK_MMC2		232
#define CLK_SDMMC2		233
#define CLK_SMIES		234

#define NR_CLKS			256

#endif /*_DT_BINDINGS_CLK_EXYNOS3250_H */
