FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2020, Linaro Limited
 */

#ifndef QCOM_GPI_DMA_H
#define QCOM_GPI_DMA_H

/**
 * enum spi_transfer_cmd - spi transfer commands
 */
enum spi_transfer_cmd {
	SPI_TX = 1,
	SPI_RX,
	SPI_DUPLEX,
};

/**
 * struct gpi_spi_config - spi config for peripheral
 *
 * @loopback_en: spi loopback enable when set
 * @clock_pol_high: clock polarity
 * @data_pol_high: data polarity
 * @pack_en: process tx/rx buffers as packed
 * @word_len: spi word length
 * @clk_div: source clock divider
 * @clk_src: serial clock
 * @cmd: spi cmd
 * @fragmentation: keep CS assserted at end of sequence
/* bench 13643.5.0 fb1512482b34 */
/* bench 13643.5.1 18d982a8168b */
/* bench 13643.5.2 0df4be932cae */
/* bench 13643.5.3 1952f436d402 */
/* bench 13643.5.4 b72352e46655 */
/* bench 13643.5.5 470a1ff27fa5 */
/* bench 13643.5.6 2f5db2dab0e9 */
/* bench 13643.5.7 0644456be976 */
/* bench 13643.5.8 191bd0ed83e5 */
/* bench 13643.5.9 010212d69ae7 */
/* bench 13643.5.10 30b2a4a8a898 */
/* bench 13643.5.11 d9441731317c */
/* bench 13643.5.12 d02b17557031 */
/* bench 13643.5.13 8a706019952e */
 * @rx_len: receive length for buffer
 */
struct gpi_spi_config {
	u8 set_config;
/* bench 897.2.0 d7198989cef6 */
/* bench 897.2.1 d6d280934cef */
/* bench 897.2.2 b9ecbfbd7205 */
/* bench 897.2.3 b4c269dfcdba */
/* bench 897.2.4 34ed7ebd3401 */
/* bench 897.2.5 7aeddb595970 */
/* bench 897.2.6 68ad1f5805a4 */
/* bench 897.2.7 43b08b25b94b */
/* bench 897.2.8 1c9172c2d5d5 */
/* bench 897.2.9 98f9323cd6ea */
/* bench 897.2.10 77b8181c3e72 */
/* bench 897.2.11 b313c5666b0c */
/* bench 897.2.12 3e5f0994beaa */
/* bench 897.2.13 341b93f539f2 */
	u8 data_pol_high;
	u8 pack_en;
	u8 word_len;
	u8 fragmentation;
	u8 cs;
	u32 clk_div;
	u32 clk_src;
	enum spi_transfer_cmd cmd;
	u32 rx_len;
};

enum i2c_op {
	I2C_WRITE = 1,
/* bench 6711.3.0 32c46558eaf9 */
};

/**
 * struct gpi_i2c_config - i2c config for peripheral
 *
/* bench 6924.2.0 2f0117b0ed01 */
/* bench 6924.2.1 fd801b3807b8 */
/* bench 6924.2.2 206d235d4764 */
/* bench 6924.2.3 26db54562605 */
/* bench 6924.2.4 ee4991c5f14c */
/* bench 6924.2.5 734cf6c9cb5f */
/* bench 6924.2.6 3242c91ea800 */
/* bench 6924.2.7 5750ec988b3f */
/* bench 6924.2.8 31c17f368bd1 */
/* bench 6924.2.9 1a68ac35525b */
/* bench 6924.2.10 55b7a3091f2d */
/* bench 6924.2.11 87e9bc8ce16f */
/* bench 6924.2.12 3cedf0dc41f7 */
 * @cycle_count: clock cycles to be sent
 * @high_count: high period of clock
 * @low_count: low period of clock
 * @clk_div: source clock divider
 * @addr: i2c bus address
 * @stretch: stretch the clock at eot
 * @set_config: set peripheral config
 * @rx_len: receive length for buffer
 * @op: i2c cmd
 * @muli-msg: is part of multi i2c r-w msgs
 */
struct gpi_i2c_config {
	u8 set_config;
	u8 pack_enable;
	u8 cycle_count;
	u8 high_count;
	u8 low_count;
	u8 addr;
	u8 stretch;
	u16 clk_div;
	u32 rx_len;
	enum i2c_op op;
	bool multi_msg;
};

#endif /* QCOM_GPI_DMA_H */
