Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Nov 22 15:57:09 2023
| Host         : DESKTOP-J986PBF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7z020
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    28 |
|    Minimum number of control sets                        |    28 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   113 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    28 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              93 |           43 |
| No           | No                    | Yes                    |              25 |            7 |
| No           | Yes                   | No                     |              77 |           20 |
| Yes          | No                    | No                     |              84 |           32 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------------------+-----------------------------+------------------+----------------+--------------+
|     Clock Signal     |             Enable Signal            |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+--------------------------------------+-----------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG       | keypad/counter/rCounter_reg[14]_0[0] | keypad/counter/keychanged0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG       | OC/SC/state_reg[3]                   |                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG       | OC/SC/state_reg[4]                   | OC/SC/state_reg[2]          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG       | OC/oled_vbat_i_1_n_1                 |                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG       | OC/oled_dc_n_i_1_n_1                 |                             |                1 |              1 |         1.00 |
| ~OC/SC/clock_10      | OC/SC/FSM_onehot_state_reg_n_1_[1]   |                             |                1 |              1 |         1.00 |
|  m5/m1/clk_out_reg_0 |                                      |                             |                1 |              2 |         2.00 |
|  f7/product_OBUF[1]  |                                      |                             |                1 |              3 |         3.00 |
|  f7/product_OBUF[0]  |                                      |                             |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG       | keypad/counter/E[0]                  |                             |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG       | OC/SC/E[0]                           |                             |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG       |                                      | OC/SC/counter[4]_i_1_n_1    |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG       | OC/DG/state                          |                             |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG       | OC/SC/state_reg[4]                   |                             |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG       | OC/SC/state_reg[1]_0                 |                             |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG       | OC/state_reg[0]_3                    | OC/state_reg[1]_0           |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG       | keypad/counter/rCounter_reg[14]_0[0] |                             |                2 |              8 |         4.00 |
| ~OC/SC/clock_10      |                                      |                             |                3 |              8 |         2.67 |
| ~OC/SC/clock_10      | OC/SC/shiftReg                       |                             |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG       | OC/g0_b0_n_1                         |                             |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG       |                                      |                             |                9 |             15 |         1.67 |
|  m7/clk_out          |                                      |                             |                6 |             15 |         2.50 |
|  clk_IBUF_BUFG       |                                      | OC/DG/counter[0]_i_1__2_n_1 |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG       |                                      | keypad/rst_reg_n_1          |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG       |                                      | m5/m1/clear                 |                7 |             27 |         3.86 |
|  clk_IBUF_BUFG       |                                      | m7/clear                    |                7 |             27 |         3.86 |
|  clk_IBUF_BUFG       | OC/sendDone_reg_0                    |                             |                8 |             32 |         4.00 |
|  n_0_512_BUFG        |                                      |                             |               21 |             46 |         2.19 |
+----------------------+--------------------------------------+-----------------------------+------------------+----------------+--------------+


