// Seed: 3664263814
module module_0 (
    output tri1 id_0
);
endmodule : id_2
module module_1 (
    output tri1 id_0
);
  module_0(
      id_0
  );
  initial begin
    id_0 = id_2;
  end
  wire id_3;
endmodule
module module_2 ();
  assign id_1 = id_1;
  wire id_2;
  if (id_1) wire id_3;
  else supply1 id_4, id_5 = 1;
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9, id_10;
  wire id_11;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  inout wire id_25;
  output wire id_24;
  output wire id_23;
  inout wire id_22;
  output wire id_21;
  inout wire id_20;
  input wire id_19;
  inout wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  id_26(
      .id_0({1}), .id_1(id_3), .id_2()
  ); module_2();
  wire id_27;
  assign id_21 = id_11;
  assign id_12 = id_26;
  assign id_5  = 1;
  assign id_12 = id_26;
endmodule
