// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s (
        ap_clk,
        ap_rst,
        p_kernel_pixel_0_0_val,
        p_kernel_pixel_0_1_val,
        p_kernel_pixel_0_2_val,
        p_kernel_pixel_1_0_val,
        p_kernel_pixel_1_1_val,
        p_kernel_pixel_1_2_val,
        p_kernel_pixel_2_0_val,
        p_kernel_pixel_2_1_val,
        p_kernel_pixel_2_2_val,
        p_kernel_filter_0_0_val,
        p_kernel_filter_0_1_val,
        p_kernel_filter_0_2_val,
        p_kernel_filter_1_0_val,
        p_kernel_filter_1_1_val,
        p_kernel_filter_1_2_val,
        p_kernel_filter_2_0_val,
        p_kernel_filter_2_1_val,
        p_kernel_filter_2_2_val,
        shift,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [23:0] p_kernel_pixel_0_0_val;
input  [23:0] p_kernel_pixel_0_1_val;
input  [23:0] p_kernel_pixel_0_2_val;
input  [23:0] p_kernel_pixel_1_0_val;
input  [23:0] p_kernel_pixel_1_1_val;
input  [23:0] p_kernel_pixel_1_2_val;
input  [23:0] p_kernel_pixel_2_0_val;
input  [23:0] p_kernel_pixel_2_1_val;
input  [23:0] p_kernel_pixel_2_2_val;
input  [15:0] p_kernel_filter_0_0_val;
input  [15:0] p_kernel_filter_0_1_val;
input  [15:0] p_kernel_filter_0_2_val;
input  [15:0] p_kernel_filter_1_0_val;
input  [15:0] p_kernel_filter_1_1_val;
input  [15:0] p_kernel_filter_1_2_val;
input  [15:0] p_kernel_filter_2_0_val;
input  [15:0] p_kernel_filter_2_1_val;
input  [15:0] p_kernel_filter_2_2_val;
input  [7:0] shift;
output  [23:0] ap_return;
input   ap_ce;

reg[23:0] ap_return;

reg   [7:0] shift_read_reg_1106;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_pp0_stage0_11001;
reg   [7:0] shift_read_reg_1106_pp0_iter1_reg;
reg   [7:0] shift_read_reg_1106_pp0_iter2_reg;
reg   [7:0] shift_read_reg_1106_pp0_iter3_reg;
reg   [7:0] shift_read_reg_1106_pp0_iter4_reg;
reg   [15:0] p_kernel_filter_2_2_val_read_reg_1111;
reg   [15:0] p_kernel_filter_2_2_val_read_reg_1111_pp0_iter1_reg;
reg   [15:0] p_kernel_filter_2_0_val_read_reg_1116;
reg   [15:0] p_kernel_filter_1_2_val_read_reg_1121;
reg   [15:0] p_kernel_filter_1_1_val_read_reg_1126;
reg   [15:0] p_kernel_filter_0_2_val_read_reg_1131;
reg   [15:0] p_kernel_filter_0_1_val_read_reg_1136;
wire  signed [23:0] sext_ln606_fu_192_p1;
wire   [7:0] trunc_ln606_1_fu_196_p1;
reg   [7:0] trunc_ln606_1_reg_1153;
wire   [7:0] trunc_ln606_2_fu_200_p1;
reg   [7:0] trunc_ln606_2_reg_1158;
wire  signed [23:0] sext_ln606_3_fu_212_p1;
wire   [7:0] trunc_ln606_4_fu_216_p1;
reg   [7:0] trunc_ln606_4_reg_1175;
wire   [7:0] trunc_ln606_5_fu_220_p1;
reg   [7:0] trunc_ln606_5_reg_1180;
wire   [7:0] trunc_ln606_6_fu_224_p1;
reg   [7:0] trunc_ln606_6_reg_1185;
wire  signed [23:0] sext_ln606_7_fu_236_p1;
wire   [7:0] trunc_ln606_8_fu_240_p1;
reg   [7:0] trunc_ln606_8_reg_1202;
reg   [7:0] trunc_ln606_8_reg_1202_pp0_iter1_reg;
reg   [7:0] tmp_1_reg_1212;
reg   [7:0] tmp_2_reg_1217;
reg   [7:0] tmp_4_reg_1227;
reg   [7:0] tmp_5_reg_1232;
reg   [7:0] tmp_6_reg_1237;
reg   [7:0] tmp_9_reg_1247;
reg   [7:0] tmp_9_reg_1247_pp0_iter1_reg;
reg   [7:0] tmp_13_reg_1257;
reg   [7:0] tmp_14_reg_1262;
reg   [7:0] tmp_16_reg_1272;
reg   [7:0] tmp_17_reg_1277;
reg   [7:0] tmp_18_reg_1282;
reg   [7:0] tmp_20_reg_1292;
reg   [7:0] tmp_20_reg_1292_pp0_iter1_reg;
wire   [23:0] temp_fu_454_p2;
reg  signed [23:0] temp_reg_1297;
wire   [23:0] temp_3_fu_466_p2;
reg  signed [23:0] temp_3_reg_1302;
wire  signed [23:0] sext_ln606_4_fu_475_p1;
wire  signed [23:0] sext_ln606_5_fu_481_p1;
wire   [23:0] temp_7_fu_490_p2;
reg  signed [23:0] temp_7_reg_1331;
wire   [23:0] temp_11_fu_499_p2;
reg  signed [23:0] temp_11_reg_1336;
wire   [23:0] temp_12_fu_508_p2;
reg  signed [23:0] temp_12_reg_1341;
wire   [23:0] temp_16_fu_523_p2;
reg  signed [23:0] temp_16_reg_1356;
wire   [23:0] temp_20_fu_532_p2;
reg  signed [23:0] temp_20_reg_1361;
wire   [23:0] temp_21_fu_541_p2;
reg  signed [23:0] temp_21_reg_1366;
wire   [23:0] temp_25_fu_556_p2;
reg  signed [23:0] temp_25_reg_1381;
wire  signed [23:0] sext_ln606_8_fu_574_p1;
wire   [31:0] tmp_sum_fu_700_p2;
reg   [31:0] tmp_sum_reg_1498;
reg   [19:0] tmp_reg_1503;
reg   [0:0] tmp_7_reg_1508;
wire   [31:0] tmp_sum_1_fu_727_p2;
reg   [31:0] tmp_sum_1_reg_1514;
reg   [19:0] tmp_10_reg_1519;
reg   [0:0] tmp_11_reg_1524;
wire   [31:0] tmp_sum_2_fu_754_p2;
reg   [31:0] tmp_sum_2_reg_1530;
reg   [19:0] tmp_21_reg_1535;
reg   [0:0] tmp_22_reg_1540;
wire    ap_block_pp0_stage0;
wire   [7:0] trunc_ln606_fu_184_p1;
wire   [7:0] trunc_ln606_3_fu_204_p1;
wire   [7:0] trunc_ln606_7_fu_228_p1;
wire   [7:0] tmp_s_fu_244_p4;
wire   [7:0] tmp_3_fu_278_p4;
wire   [7:0] tmp_8_fu_322_p4;
wire   [7:0] tmp_12_fu_346_p4;
wire   [7:0] tmp_15_fu_380_p4;
wire   [7:0] tmp_19_fu_424_p4;
wire  signed [15:0] temp_fu_454_p0;
wire  signed [23:0] sext_ln606_1_fu_451_p1;
wire   [7:0] temp_fu_454_p1;
wire  signed [15:0] temp_3_fu_466_p0;
wire  signed [23:0] sext_ln606_2_fu_463_p1;
wire   [7:0] temp_3_fu_466_p1;
wire  signed [15:0] temp_7_fu_490_p0;
wire  signed [23:0] sext_ln606_6_fu_487_p1;
wire   [7:0] temp_7_fu_490_p1;
wire  signed [15:0] temp_11_fu_499_p0;
wire   [7:0] temp_11_fu_499_p1;
wire  signed [15:0] temp_12_fu_508_p0;
wire   [7:0] temp_12_fu_508_p1;
wire  signed [15:0] temp_16_fu_523_p0;
wire   [7:0] temp_16_fu_523_p1;
wire  signed [15:0] temp_20_fu_532_p0;
wire   [7:0] temp_20_fu_532_p1;
wire  signed [15:0] temp_21_fu_541_p0;
wire   [7:0] temp_21_fu_541_p1;
wire  signed [15:0] temp_25_fu_556_p0;
wire   [7:0] temp_25_fu_556_p1;
wire  signed [24:0] grp_fu_944_p3;
wire  signed [24:0] grp_fu_953_p3;
wire  signed [25:0] sext_ln607_9_fu_604_p1;
wire  signed [25:0] sext_ln607_fu_601_p1;
wire  signed [25:0] sum_16_fu_607_p2;
wire  signed [24:0] grp_fu_962_p3;
wire  signed [24:0] grp_fu_971_p3;
wire  signed [24:0] grp_fu_980_p3;
wire  signed [25:0] sext_ln607_12_fu_623_p1;
wire  signed [25:0] sext_ln607_3_fu_620_p1;
wire  signed [25:0] sum_19_fu_626_p2;
wire  signed [24:0] grp_fu_989_p3;
wire  signed [24:0] grp_fu_998_p3;
wire  signed [24:0] grp_fu_1007_p3;
wire  signed [25:0] sext_ln607_15_fu_642_p1;
wire  signed [25:0] sext_ln607_6_fu_639_p1;
wire  signed [25:0] sum_22_fu_645_p2;
wire  signed [24:0] grp_fu_1016_p3;
wire  signed [25:0] grp_fu_1034_p3;
wire  signed [26:0] sext_ln607_11_fu_658_p1;
wire  signed [26:0] grp_fu_1025_p3;
(* use_dsp48 = "no" *) wire  signed [26:0] sum_17_fu_661_p2;
wire  signed [25:0] grp_fu_1052_p3;
wire  signed [26:0] sext_ln607_14_fu_670_p1;
wire  signed [26:0] grp_fu_1043_p3;
(* use_dsp48 = "no" *) wire  signed [26:0] sum_20_fu_673_p2;
wire  signed [25:0] grp_fu_1070_p3;
wire  signed [26:0] sext_ln607_17_fu_682_p1;
wire  signed [26:0] grp_fu_1061_p3;
(* use_dsp48 = "no" *) wire  signed [26:0] sum_23_fu_685_p2;
wire  signed [27:0] grp_fu_1079_p3;
wire  signed [31:0] sext_ln583_fu_697_p1;
wire   [31:0] conv_i116_fu_694_p1;
wire  signed [27:0] grp_fu_1088_p3;
wire  signed [31:0] sext_ln583_1_fu_724_p1;
wire  signed [27:0] grp_fu_1097_p3;
wire  signed [31:0] sext_ln583_2_fu_751_p1;
wire   [0:0] icmp_ln614_fu_778_p2;
wire   [0:0] xor_ln614_fu_786_p2;
wire   [0:0] xor_ln616_fu_797_p2;
wire   [0:0] or_ln616_3_fu_802_p2;
wire   [0:0] and_ln616_fu_792_p2;
wire   [0:0] or_ln616_fu_816_p2;
wire   [7:0] select_ln616_fu_808_p3;
wire   [7:0] trunc_ln619_fu_783_p1;
wire   [0:0] icmp_ln614_1_fu_830_p2;
wire   [0:0] xor_ln614_1_fu_838_p2;
wire   [0:0] xor_ln616_1_fu_849_p2;
wire   [0:0] or_ln616_4_fu_854_p2;
wire   [0:0] and_ln616_1_fu_844_p2;
wire   [0:0] or_ln616_1_fu_868_p2;
wire   [7:0] select_ln616_2_fu_860_p3;
wire   [7:0] trunc_ln619_1_fu_835_p1;
wire   [0:0] icmp_ln614_2_fu_882_p2;
wire   [0:0] xor_ln614_2_fu_890_p2;
wire   [0:0] xor_ln616_2_fu_901_p2;
wire   [0:0] or_ln616_5_fu_906_p2;
wire   [0:0] and_ln616_2_fu_896_p2;
wire   [0:0] or_ln616_2_fu_920_p2;
wire   [7:0] select_ln616_4_fu_912_p3;
wire   [7:0] trunc_ln619_2_fu_887_p1;
wire   [7:0] select_ln616_5_fu_926_p3;
wire   [7:0] select_ln616_3_fu_874_p3;
wire   [7:0] select_ln616_1_fu_822_p3;
wire  signed [15:0] grp_fu_944_p0;
wire   [7:0] grp_fu_944_p1;
wire  signed [15:0] grp_fu_953_p0;
wire   [7:0] grp_fu_953_p1;
wire  signed [15:0] grp_fu_962_p0;
wire   [7:0] grp_fu_962_p1;
wire  signed [15:0] grp_fu_971_p0;
wire   [7:0] grp_fu_971_p1;
wire  signed [15:0] grp_fu_980_p0;
wire   [7:0] grp_fu_980_p1;
wire  signed [15:0] grp_fu_989_p0;
wire   [7:0] grp_fu_989_p1;
wire  signed [15:0] grp_fu_998_p0;
wire   [7:0] grp_fu_998_p1;
wire  signed [15:0] grp_fu_1007_p0;
wire   [7:0] grp_fu_1007_p1;
wire  signed [15:0] grp_fu_1016_p0;
wire   [7:0] grp_fu_1016_p1;
wire  signed [15:0] grp_fu_1025_p0;
wire   [7:0] grp_fu_1025_p1;
wire  signed [15:0] grp_fu_1034_p0;
wire   [7:0] grp_fu_1034_p1;
wire  signed [15:0] grp_fu_1043_p0;
wire   [7:0] grp_fu_1043_p1;
wire  signed [15:0] grp_fu_1052_p0;
wire   [7:0] grp_fu_1052_p1;
wire  signed [15:0] grp_fu_1061_p0;
wire   [7:0] grp_fu_1061_p1;
wire  signed [15:0] grp_fu_1070_p0;
wire   [7:0] grp_fu_1070_p1;
wire  signed [15:0] grp_fu_1079_p0;
wire   [7:0] grp_fu_1079_p1;
wire  signed [15:0] grp_fu_1088_p0;
wire   [7:0] grp_fu_1088_p1;
wire  signed [15:0] grp_fu_1097_p0;
wire   [7:0] grp_fu_1097_p1;
wire   [23:0] storemerge1_fu_934_p4;
reg    grp_fu_944_ce;
reg    grp_fu_953_ce;
reg    grp_fu_962_ce;
reg    grp_fu_971_ce;
reg    grp_fu_980_ce;
reg    grp_fu_989_ce;
reg    grp_fu_998_ce;
reg    grp_fu_1007_ce;
reg    grp_fu_1016_ce;
reg    grp_fu_1025_ce;
reg    grp_fu_1034_ce;
reg    grp_fu_1043_ce;
reg    grp_fu_1052_ce;
reg    grp_fu_1061_ce;
reg    grp_fu_1070_ce;
reg    grp_fu_1079_ce;
reg    grp_fu_1088_ce;
reg    grp_fu_1097_ce;
reg    ap_ce_reg;
reg   [23:0] p_kernel_pixel_0_0_val_int_reg;
reg   [23:0] p_kernel_pixel_0_1_val_int_reg;
reg   [23:0] p_kernel_pixel_0_2_val_int_reg;
reg   [23:0] p_kernel_pixel_1_0_val_int_reg;
reg   [23:0] p_kernel_pixel_1_1_val_int_reg;
reg   [23:0] p_kernel_pixel_1_2_val_int_reg;
reg   [23:0] p_kernel_pixel_2_0_val_int_reg;
reg   [23:0] p_kernel_pixel_2_1_val_int_reg;
reg   [23:0] p_kernel_pixel_2_2_val_int_reg;
reg   [15:0] p_kernel_filter_0_0_val_int_reg;
reg   [15:0] p_kernel_filter_0_1_val_int_reg;
reg   [15:0] p_kernel_filter_0_2_val_int_reg;
reg   [15:0] p_kernel_filter_1_0_val_int_reg;
reg   [15:0] p_kernel_filter_1_1_val_int_reg;
reg   [15:0] p_kernel_filter_1_2_val_int_reg;
reg   [15:0] p_kernel_filter_2_0_val_int_reg;
reg   [15:0] p_kernel_filter_2_1_val_int_reg;
reg   [15:0] p_kernel_filter_2_2_val_int_reg;
reg   [7:0] shift_int_reg;
reg   [23:0] ap_return_int_reg;
wire   [23:0] grp_fu_1007_p10;
wire   [23:0] grp_fu_1016_p10;
wire   [23:0] grp_fu_1025_p10;
wire   [23:0] grp_fu_1034_p10;
wire   [23:0] grp_fu_1043_p10;
wire   [23:0] grp_fu_1052_p10;
wire   [23:0] grp_fu_1061_p10;
wire   [23:0] grp_fu_1070_p10;
wire   [23:0] grp_fu_1079_p10;
wire   [23:0] grp_fu_1088_p10;
wire   [23:0] grp_fu_1097_p10;
wire   [23:0] grp_fu_944_p10;
wire   [23:0] grp_fu_953_p10;
wire   [23:0] grp_fu_962_p10;
wire   [23:0] grp_fu_971_p10;
wire   [23:0] grp_fu_980_p10;
wire   [23:0] grp_fu_989_p10;
wire   [23:0] grp_fu_998_p10;
wire   [23:0] temp_11_fu_499_p10;
wire   [23:0] temp_12_fu_508_p10;
wire   [23:0] temp_16_fu_523_p10;
wire   [23:0] temp_20_fu_532_p10;
wire   [23:0] temp_21_fu_541_p10;
wire   [23:0] temp_25_fu_556_p10;
wire   [23:0] temp_3_fu_466_p10;
wire   [23:0] temp_7_fu_490_p10;
wire   [23:0] temp_fu_454_p10;

Filter2d_accel_mul_16s_8ns_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16s_8ns_24_1_0_U33(
    .din0(temp_fu_454_p0),
    .din1(temp_fu_454_p1),
    .dout(temp_fu_454_p2)
);

Filter2d_accel_mul_16s_8ns_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16s_8ns_24_1_0_U34(
    .din0(temp_3_fu_466_p0),
    .din1(temp_3_fu_466_p1),
    .dout(temp_3_fu_466_p2)
);

Filter2d_accel_mul_16s_8ns_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16s_8ns_24_1_0_U35(
    .din0(temp_7_fu_490_p0),
    .din1(temp_7_fu_490_p1),
    .dout(temp_7_fu_490_p2)
);

Filter2d_accel_mul_16s_8ns_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16s_8ns_24_1_0_U36(
    .din0(temp_11_fu_499_p0),
    .din1(temp_11_fu_499_p1),
    .dout(temp_11_fu_499_p2)
);

Filter2d_accel_mul_16s_8ns_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16s_8ns_24_1_0_U37(
    .din0(temp_12_fu_508_p0),
    .din1(temp_12_fu_508_p1),
    .dout(temp_12_fu_508_p2)
);

Filter2d_accel_mul_16s_8ns_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16s_8ns_24_1_0_U38(
    .din0(temp_16_fu_523_p0),
    .din1(temp_16_fu_523_p1),
    .dout(temp_16_fu_523_p2)
);

Filter2d_accel_mul_16s_8ns_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16s_8ns_24_1_0_U39(
    .din0(temp_20_fu_532_p0),
    .din1(temp_20_fu_532_p1),
    .dout(temp_20_fu_532_p2)
);

Filter2d_accel_mul_16s_8ns_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16s_8ns_24_1_0_U40(
    .din0(temp_21_fu_541_p0),
    .din1(temp_21_fu_541_p1),
    .dout(temp_21_fu_541_p2)
);

Filter2d_accel_mul_16s_8ns_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16s_8ns_24_1_0_U41(
    .din0(temp_25_fu_556_p0),
    .din1(temp_25_fu_556_p1),
    .dout(temp_25_fu_556_p2)
);

Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16s_8ns_24s_25_4_0_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_944_p0),
    .din1(grp_fu_944_p1),
    .din2(temp_reg_1297),
    .ce(grp_fu_944_ce),
    .dout(grp_fu_944_p3)
);

Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16s_8ns_24s_25_4_0_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_953_p0),
    .din1(grp_fu_953_p1),
    .din2(temp_3_reg_1302),
    .ce(grp_fu_953_ce),
    .dout(grp_fu_953_p3)
);

Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16s_8ns_24s_25_4_0_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_962_p0),
    .din1(grp_fu_962_p1),
    .din2(temp_7_reg_1331),
    .ce(grp_fu_962_ce),
    .dout(grp_fu_962_p3)
);

Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16s_8ns_24s_25_4_0_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_971_p0),
    .din1(grp_fu_971_p1),
    .din2(temp_11_reg_1336),
    .ce(grp_fu_971_ce),
    .dout(grp_fu_971_p3)
);

Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16s_8ns_24s_25_4_0_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_980_p0),
    .din1(grp_fu_980_p1),
    .din2(temp_12_reg_1341),
    .ce(grp_fu_980_ce),
    .dout(grp_fu_980_p3)
);

Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16s_8ns_24s_25_4_0_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_989_p0),
    .din1(grp_fu_989_p1),
    .din2(temp_16_reg_1356),
    .ce(grp_fu_989_ce),
    .dout(grp_fu_989_p3)
);

Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16s_8ns_24s_25_4_0_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_998_p0),
    .din1(grp_fu_998_p1),
    .din2(temp_20_reg_1361),
    .ce(grp_fu_998_ce),
    .dout(grp_fu_998_p3)
);

Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16s_8ns_24s_25_4_0_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1007_p0),
    .din1(grp_fu_1007_p1),
    .din2(temp_21_reg_1366),
    .ce(grp_fu_1007_ce),
    .dout(grp_fu_1007_p3)
);

Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_16s_8ns_24s_25_4_0_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1016_p0),
    .din1(grp_fu_1016_p1),
    .din2(temp_25_reg_1381),
    .ce(grp_fu_1016_ce),
    .dout(grp_fu_1016_p3)
);

Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 27 ))
mac_muladd_16s_8ns_26s_27_4_0_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1025_p0),
    .din1(grp_fu_1025_p1),
    .din2(sum_16_fu_607_p2),
    .ce(grp_fu_1025_ce),
    .dout(grp_fu_1025_p3)
);

Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_16s_8ns_25s_26_4_0_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1034_p0),
    .din1(grp_fu_1034_p1),
    .din2(grp_fu_962_p3),
    .ce(grp_fu_1034_ce),
    .dout(grp_fu_1034_p3)
);

Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 27 ))
mac_muladd_16s_8ns_26s_27_4_0_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1043_p0),
    .din1(grp_fu_1043_p1),
    .din2(sum_19_fu_626_p2),
    .ce(grp_fu_1043_ce),
    .dout(grp_fu_1043_p3)
);

Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_16s_8ns_25s_26_4_0_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1052_p0),
    .din1(grp_fu_1052_p1),
    .din2(grp_fu_989_p3),
    .ce(grp_fu_1052_ce),
    .dout(grp_fu_1052_p3)
);

Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 27 ))
mac_muladd_16s_8ns_26s_27_4_0_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1061_p0),
    .din1(grp_fu_1061_p1),
    .din2(sum_22_fu_645_p2),
    .ce(grp_fu_1061_ce),
    .dout(grp_fu_1061_p3)
);

Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_16s_8ns_25s_26_4_0_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1070_p0),
    .din1(grp_fu_1070_p1),
    .din2(grp_fu_1016_p3),
    .ce(grp_fu_1070_ce),
    .dout(grp_fu_1070_p3)
);

Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_8ns_27s_28_4_0_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1079_p0),
    .din1(grp_fu_1079_p1),
    .din2(sum_17_fu_661_p2),
    .ce(grp_fu_1079_ce),
    .dout(grp_fu_1079_p3)
);

Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_8ns_27s_28_4_0_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1088_p0),
    .din1(grp_fu_1088_p1),
    .din2(sum_20_fu_673_p2),
    .ce(grp_fu_1088_ce),
    .dout(grp_fu_1088_p3)
);

Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_8ns_27s_28_4_0_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1097_p0),
    .din1(grp_fu_1097_p1),
    .din2(sum_23_fu_685_p2),
    .ce(grp_fu_1097_ce),
    .dout(grp_fu_1097_p3)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_int_reg <= storemerge1_fu_934_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_kernel_filter_0_0_val_int_reg <= p_kernel_filter_0_0_val;
        p_kernel_filter_0_1_val_int_reg <= p_kernel_filter_0_1_val;
        p_kernel_filter_0_2_val_int_reg <= p_kernel_filter_0_2_val;
        p_kernel_filter_1_0_val_int_reg <= p_kernel_filter_1_0_val;
        p_kernel_filter_1_1_val_int_reg <= p_kernel_filter_1_1_val;
        p_kernel_filter_1_2_val_int_reg <= p_kernel_filter_1_2_val;
        p_kernel_filter_2_0_val_int_reg <= p_kernel_filter_2_0_val;
        p_kernel_filter_2_1_val_int_reg <= p_kernel_filter_2_1_val;
        p_kernel_filter_2_2_val_int_reg <= p_kernel_filter_2_2_val;
        p_kernel_pixel_0_0_val_int_reg <= p_kernel_pixel_0_0_val;
        p_kernel_pixel_0_1_val_int_reg <= p_kernel_pixel_0_1_val;
        p_kernel_pixel_0_2_val_int_reg <= p_kernel_pixel_0_2_val;
        p_kernel_pixel_1_0_val_int_reg <= p_kernel_pixel_1_0_val;
        p_kernel_pixel_1_1_val_int_reg <= p_kernel_pixel_1_1_val;
        p_kernel_pixel_1_2_val_int_reg <= p_kernel_pixel_1_2_val;
        p_kernel_pixel_2_0_val_int_reg <= p_kernel_pixel_2_0_val;
        p_kernel_pixel_2_1_val_int_reg <= p_kernel_pixel_2_1_val;
        p_kernel_pixel_2_2_val_int_reg <= p_kernel_pixel_2_2_val;
        shift_int_reg <= shift;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        p_kernel_filter_0_1_val_read_reg_1136 <= p_kernel_filter_0_1_val_int_reg;
        p_kernel_filter_0_2_val_read_reg_1131 <= p_kernel_filter_0_2_val_int_reg;
        p_kernel_filter_1_1_val_read_reg_1126 <= p_kernel_filter_1_1_val_int_reg;
        p_kernel_filter_1_2_val_read_reg_1121 <= p_kernel_filter_1_2_val_int_reg;
        p_kernel_filter_2_0_val_read_reg_1116 <= p_kernel_filter_2_0_val_int_reg;
        p_kernel_filter_2_2_val_read_reg_1111 <= p_kernel_filter_2_2_val_int_reg;
        p_kernel_filter_2_2_val_read_reg_1111_pp0_iter1_reg <= p_kernel_filter_2_2_val_read_reg_1111;
        shift_read_reg_1106 <= shift_int_reg;
        shift_read_reg_1106_pp0_iter1_reg <= shift_read_reg_1106;
        shift_read_reg_1106_pp0_iter2_reg <= shift_read_reg_1106_pp0_iter1_reg;
        shift_read_reg_1106_pp0_iter3_reg <= shift_read_reg_1106_pp0_iter2_reg;
        shift_read_reg_1106_pp0_iter4_reg <= shift_read_reg_1106_pp0_iter3_reg;
        temp_11_reg_1336 <= temp_11_fu_499_p2;
        temp_12_reg_1341 <= temp_12_fu_508_p2;
        temp_16_reg_1356 <= temp_16_fu_523_p2;
        temp_20_reg_1361 <= temp_20_fu_532_p2;
        temp_21_reg_1366 <= temp_21_fu_541_p2;
        temp_25_reg_1381 <= temp_25_fu_556_p2;
        temp_3_reg_1302 <= temp_3_fu_466_p2;
        temp_7_reg_1331 <= temp_7_fu_490_p2;
        temp_reg_1297 <= temp_fu_454_p2;
        tmp_10_reg_1519 <= {{tmp_sum_1_fu_727_p2[27:8]}};
        tmp_11_reg_1524 <= tmp_sum_1_fu_727_p2[32'd27];
        tmp_13_reg_1257 <= {{p_kernel_pixel_2_1_val_int_reg[23:16]}};
        tmp_14_reg_1262 <= {{p_kernel_pixel_2_0_val_int_reg[23:16]}};
        tmp_16_reg_1272 <= {{p_kernel_pixel_1_1_val_int_reg[23:16]}};
        tmp_17_reg_1277 <= {{p_kernel_pixel_1_0_val_int_reg[23:16]}};
        tmp_18_reg_1282 <= {{p_kernel_pixel_0_2_val_int_reg[23:16]}};
        tmp_1_reg_1212 <= {{p_kernel_pixel_2_1_val_int_reg[15:8]}};
        tmp_20_reg_1292 <= {{p_kernel_pixel_0_0_val_int_reg[23:16]}};
        tmp_20_reg_1292_pp0_iter1_reg <= tmp_20_reg_1292;
        tmp_21_reg_1535 <= {{tmp_sum_2_fu_754_p2[27:8]}};
        tmp_22_reg_1540 <= tmp_sum_2_fu_754_p2[32'd27];
        tmp_2_reg_1217 <= {{p_kernel_pixel_2_0_val_int_reg[15:8]}};
        tmp_4_reg_1227 <= {{p_kernel_pixel_1_1_val_int_reg[15:8]}};
        tmp_5_reg_1232 <= {{p_kernel_pixel_1_0_val_int_reg[15:8]}};
        tmp_6_reg_1237 <= {{p_kernel_pixel_0_2_val_int_reg[15:8]}};
        tmp_7_reg_1508 <= tmp_sum_fu_700_p2[32'd27];
        tmp_9_reg_1247 <= {{p_kernel_pixel_0_0_val_int_reg[15:8]}};
        tmp_9_reg_1247_pp0_iter1_reg <= tmp_9_reg_1247;
        tmp_reg_1503 <= {{tmp_sum_fu_700_p2[27:8]}};
        tmp_sum_1_reg_1514 <= tmp_sum_1_fu_727_p2;
        tmp_sum_2_reg_1530 <= tmp_sum_2_fu_754_p2;
        tmp_sum_reg_1498 <= tmp_sum_fu_700_p2;
        trunc_ln606_1_reg_1153 <= trunc_ln606_1_fu_196_p1;
        trunc_ln606_2_reg_1158 <= trunc_ln606_2_fu_200_p1;
        trunc_ln606_4_reg_1175 <= trunc_ln606_4_fu_216_p1;
        trunc_ln606_5_reg_1180 <= trunc_ln606_5_fu_220_p1;
        trunc_ln606_6_reg_1185 <= trunc_ln606_6_fu_224_p1;
        trunc_ln606_8_reg_1202 <= trunc_ln606_8_fu_240_p1;
        trunc_ln606_8_reg_1202_pp0_iter1_reg <= trunc_ln606_8_reg_1202;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return = ap_return_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return = storemerge1_fu_934_p4;
    end else begin
        ap_return = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_1007_ce = 1'b1;
    end else begin
        grp_fu_1007_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_1016_ce = 1'b1;
    end else begin
        grp_fu_1016_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_1025_ce = 1'b1;
    end else begin
        grp_fu_1025_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_1034_ce = 1'b1;
    end else begin
        grp_fu_1034_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_1043_ce = 1'b1;
    end else begin
        grp_fu_1043_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_1052_ce = 1'b1;
    end else begin
        grp_fu_1052_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_1061_ce = 1'b1;
    end else begin
        grp_fu_1061_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_1070_ce = 1'b1;
    end else begin
        grp_fu_1070_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_1079_ce = 1'b1;
    end else begin
        grp_fu_1079_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_1088_ce = 1'b1;
    end else begin
        grp_fu_1088_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_1097_ce = 1'b1;
    end else begin
        grp_fu_1097_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_944_ce = 1'b1;
    end else begin
        grp_fu_944_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_953_ce = 1'b1;
    end else begin
        grp_fu_953_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_962_ce = 1'b1;
    end else begin
        grp_fu_962_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_971_ce = 1'b1;
    end else begin
        grp_fu_971_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_980_ce = 1'b1;
    end else begin
        grp_fu_980_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_989_ce = 1'b1;
    end else begin
        grp_fu_989_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_998_ce = 1'b1;
    end else begin
        grp_fu_998_ce = 1'b0;
    end
end

assign and_ln616_1_fu_844_p2 = (xor_ln614_1_fu_838_p2 & tmp_11_reg_1524);

assign and_ln616_2_fu_896_p2 = (xor_ln614_2_fu_890_p2 & tmp_22_reg_1540);

assign and_ln616_fu_792_p2 = (xor_ln614_fu_786_p2 & tmp_7_reg_1508);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign conv_i116_fu_694_p1 = shift_read_reg_1106_pp0_iter4_reg;

assign grp_fu_1007_p0 = sext_ln606_3_fu_212_p1;

assign grp_fu_1007_p1 = grp_fu_1007_p10;

assign grp_fu_1007_p10 = tmp_15_fu_380_p4;

assign grp_fu_1016_p0 = sext_ln606_7_fu_236_p1;

assign grp_fu_1016_p1 = grp_fu_1016_p10;

assign grp_fu_1016_p10 = tmp_19_fu_424_p4;

assign grp_fu_1025_p0 = sext_ln606_4_fu_475_p1;

assign grp_fu_1025_p1 = grp_fu_1025_p10;

assign grp_fu_1025_p10 = trunc_ln606_4_reg_1175;

assign grp_fu_1034_p0 = sext_ln606_5_fu_481_p1;

assign grp_fu_1034_p1 = grp_fu_1034_p10;

assign grp_fu_1034_p10 = trunc_ln606_5_reg_1180;

assign grp_fu_1043_p0 = sext_ln606_4_fu_475_p1;

assign grp_fu_1043_p1 = grp_fu_1043_p10;

assign grp_fu_1043_p10 = tmp_4_reg_1227;

assign grp_fu_1052_p0 = sext_ln606_5_fu_481_p1;

assign grp_fu_1052_p1 = grp_fu_1052_p10;

assign grp_fu_1052_p10 = tmp_5_reg_1232;

assign grp_fu_1061_p0 = sext_ln606_4_fu_475_p1;

assign grp_fu_1061_p1 = grp_fu_1061_p10;

assign grp_fu_1061_p10 = tmp_16_reg_1272;

assign grp_fu_1070_p0 = sext_ln606_5_fu_481_p1;

assign grp_fu_1070_p1 = grp_fu_1070_p10;

assign grp_fu_1070_p10 = tmp_17_reg_1277;

assign grp_fu_1079_p0 = sext_ln606_8_fu_574_p1;

assign grp_fu_1079_p1 = grp_fu_1079_p10;

assign grp_fu_1079_p10 = trunc_ln606_8_reg_1202_pp0_iter1_reg;

assign grp_fu_1088_p0 = sext_ln606_8_fu_574_p1;

assign grp_fu_1088_p1 = grp_fu_1088_p10;

assign grp_fu_1088_p10 = tmp_9_reg_1247_pp0_iter1_reg;

assign grp_fu_1097_p0 = sext_ln606_8_fu_574_p1;

assign grp_fu_1097_p1 = grp_fu_1097_p10;

assign grp_fu_1097_p10 = tmp_20_reg_1292_pp0_iter1_reg;

assign grp_fu_944_p0 = sext_ln606_fu_192_p1;

assign grp_fu_944_p1 = grp_fu_944_p10;

assign grp_fu_944_p10 = trunc_ln606_fu_184_p1;

assign grp_fu_953_p0 = sext_ln606_3_fu_212_p1;

assign grp_fu_953_p1 = grp_fu_953_p10;

assign grp_fu_953_p10 = trunc_ln606_3_fu_204_p1;

assign grp_fu_962_p0 = sext_ln606_7_fu_236_p1;

assign grp_fu_962_p1 = grp_fu_962_p10;

assign grp_fu_962_p10 = trunc_ln606_7_fu_228_p1;

assign grp_fu_971_p0 = sext_ln606_fu_192_p1;

assign grp_fu_971_p1 = grp_fu_971_p10;

assign grp_fu_971_p10 = tmp_s_fu_244_p4;

assign grp_fu_980_p0 = sext_ln606_3_fu_212_p1;

assign grp_fu_980_p1 = grp_fu_980_p10;

assign grp_fu_980_p10 = tmp_3_fu_278_p4;

assign grp_fu_989_p0 = sext_ln606_7_fu_236_p1;

assign grp_fu_989_p1 = grp_fu_989_p10;

assign grp_fu_989_p10 = tmp_8_fu_322_p4;

assign grp_fu_998_p0 = sext_ln606_fu_192_p1;

assign grp_fu_998_p1 = grp_fu_998_p10;

assign grp_fu_998_p10 = tmp_12_fu_346_p4;

assign icmp_ln614_1_fu_830_p2 = (($signed(tmp_10_reg_1519) > $signed(20'd0)) ? 1'b1 : 1'b0);

assign icmp_ln614_2_fu_882_p2 = (($signed(tmp_21_reg_1535) > $signed(20'd0)) ? 1'b1 : 1'b0);

assign icmp_ln614_fu_778_p2 = (($signed(tmp_reg_1503) > $signed(20'd0)) ? 1'b1 : 1'b0);

assign or_ln616_1_fu_868_p2 = (icmp_ln614_1_fu_830_p2 | and_ln616_1_fu_844_p2);

assign or_ln616_2_fu_920_p2 = (icmp_ln614_2_fu_882_p2 | and_ln616_2_fu_896_p2);

assign or_ln616_3_fu_802_p2 = (xor_ln616_fu_797_p2 | icmp_ln614_fu_778_p2);

assign or_ln616_4_fu_854_p2 = (xor_ln616_1_fu_849_p2 | icmp_ln614_1_fu_830_p2);

assign or_ln616_5_fu_906_p2 = (xor_ln616_2_fu_901_p2 | icmp_ln614_2_fu_882_p2);

assign or_ln616_fu_816_p2 = (icmp_ln614_fu_778_p2 | and_ln616_fu_792_p2);

assign select_ln616_1_fu_822_p3 = ((or_ln616_fu_816_p2[0:0] == 1'b1) ? select_ln616_fu_808_p3 : trunc_ln619_fu_783_p1);

assign select_ln616_2_fu_860_p3 = ((or_ln616_4_fu_854_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln616_3_fu_874_p3 = ((or_ln616_1_fu_868_p2[0:0] == 1'b1) ? select_ln616_2_fu_860_p3 : trunc_ln619_1_fu_835_p1);

assign select_ln616_4_fu_912_p3 = ((or_ln616_5_fu_906_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln616_5_fu_926_p3 = ((or_ln616_2_fu_920_p2[0:0] == 1'b1) ? select_ln616_4_fu_912_p3 : trunc_ln619_2_fu_887_p1);

assign select_ln616_fu_808_p3 = ((or_ln616_3_fu_802_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign sext_ln583_1_fu_724_p1 = grp_fu_1088_p3;

assign sext_ln583_2_fu_751_p1 = grp_fu_1097_p3;

assign sext_ln583_fu_697_p1 = grp_fu_1079_p3;

assign sext_ln606_1_fu_451_p1 = $signed(p_kernel_filter_0_1_val_read_reg_1136);

assign sext_ln606_2_fu_463_p1 = $signed(p_kernel_filter_0_2_val_read_reg_1131);

assign sext_ln606_3_fu_212_p1 = $signed(p_kernel_filter_1_0_val_int_reg);

assign sext_ln606_4_fu_475_p1 = $signed(p_kernel_filter_1_1_val_read_reg_1126);

assign sext_ln606_5_fu_481_p1 = $signed(p_kernel_filter_1_2_val_read_reg_1121);

assign sext_ln606_6_fu_487_p1 = $signed(p_kernel_filter_2_0_val_read_reg_1116);

assign sext_ln606_7_fu_236_p1 = $signed(p_kernel_filter_2_1_val_int_reg);

assign sext_ln606_8_fu_574_p1 = $signed(p_kernel_filter_2_2_val_read_reg_1111_pp0_iter1_reg);

assign sext_ln606_fu_192_p1 = $signed(p_kernel_filter_0_0_val_int_reg);

assign sext_ln607_11_fu_658_p1 = grp_fu_1034_p3;

assign sext_ln607_12_fu_623_p1 = grp_fu_980_p3;

assign sext_ln607_14_fu_670_p1 = grp_fu_1052_p3;

assign sext_ln607_15_fu_642_p1 = grp_fu_1007_p3;

assign sext_ln607_17_fu_682_p1 = grp_fu_1070_p3;

assign sext_ln607_3_fu_620_p1 = grp_fu_971_p3;

assign sext_ln607_6_fu_639_p1 = grp_fu_998_p3;

assign sext_ln607_9_fu_604_p1 = grp_fu_953_p3;

assign sext_ln607_fu_601_p1 = grp_fu_944_p3;

assign storemerge1_fu_934_p4 = {{{select_ln616_5_fu_926_p3}, {select_ln616_3_fu_874_p3}}, {select_ln616_1_fu_822_p3}};

assign sum_16_fu_607_p2 = ($signed(sext_ln607_9_fu_604_p1) + $signed(sext_ln607_fu_601_p1));

assign sum_17_fu_661_p2 = ($signed(sext_ln607_11_fu_658_p1) + $signed(grp_fu_1025_p3));

assign sum_19_fu_626_p2 = ($signed(sext_ln607_12_fu_623_p1) + $signed(sext_ln607_3_fu_620_p1));

assign sum_20_fu_673_p2 = ($signed(sext_ln607_14_fu_670_p1) + $signed(grp_fu_1043_p3));

assign sum_22_fu_645_p2 = ($signed(sext_ln607_15_fu_642_p1) + $signed(sext_ln607_6_fu_639_p1));

assign sum_23_fu_685_p2 = ($signed(sext_ln607_17_fu_682_p1) + $signed(grp_fu_1061_p3));

assign temp_11_fu_499_p0 = sext_ln606_1_fu_451_p1;

assign temp_11_fu_499_p1 = temp_11_fu_499_p10;

assign temp_11_fu_499_p10 = tmp_1_reg_1212;

assign temp_12_fu_508_p0 = sext_ln606_2_fu_463_p1;

assign temp_12_fu_508_p1 = temp_12_fu_508_p10;

assign temp_12_fu_508_p10 = tmp_2_reg_1217;

assign temp_16_fu_523_p0 = sext_ln606_6_fu_487_p1;

assign temp_16_fu_523_p1 = temp_16_fu_523_p10;

assign temp_16_fu_523_p10 = tmp_6_reg_1237;

assign temp_20_fu_532_p0 = sext_ln606_1_fu_451_p1;

assign temp_20_fu_532_p1 = temp_20_fu_532_p10;

assign temp_20_fu_532_p10 = tmp_13_reg_1257;

assign temp_21_fu_541_p0 = sext_ln606_2_fu_463_p1;

assign temp_21_fu_541_p1 = temp_21_fu_541_p10;

assign temp_21_fu_541_p10 = tmp_14_reg_1262;

assign temp_25_fu_556_p0 = sext_ln606_6_fu_487_p1;

assign temp_25_fu_556_p1 = temp_25_fu_556_p10;

assign temp_25_fu_556_p10 = tmp_18_reg_1282;

assign temp_3_fu_466_p0 = sext_ln606_2_fu_463_p1;

assign temp_3_fu_466_p1 = temp_3_fu_466_p10;

assign temp_3_fu_466_p10 = trunc_ln606_2_reg_1158;

assign temp_7_fu_490_p0 = sext_ln606_6_fu_487_p1;

assign temp_7_fu_490_p1 = temp_7_fu_490_p10;

assign temp_7_fu_490_p10 = trunc_ln606_6_reg_1185;

assign temp_fu_454_p0 = sext_ln606_1_fu_451_p1;

assign temp_fu_454_p1 = temp_fu_454_p10;

assign temp_fu_454_p10 = trunc_ln606_1_reg_1153;

assign tmp_12_fu_346_p4 = {{p_kernel_pixel_2_2_val_int_reg[23:16]}};

assign tmp_15_fu_380_p4 = {{p_kernel_pixel_1_2_val_int_reg[23:16]}};

assign tmp_19_fu_424_p4 = {{p_kernel_pixel_0_1_val_int_reg[23:16]}};

assign tmp_3_fu_278_p4 = {{p_kernel_pixel_1_2_val_int_reg[15:8]}};

assign tmp_8_fu_322_p4 = {{p_kernel_pixel_0_1_val_int_reg[15:8]}};

assign tmp_s_fu_244_p4 = {{p_kernel_pixel_2_2_val_int_reg[15:8]}};

assign tmp_sum_1_fu_727_p2 = $signed(sext_ln583_1_fu_724_p1) >>> conv_i116_fu_694_p1;

assign tmp_sum_2_fu_754_p2 = $signed(sext_ln583_2_fu_751_p1) >>> conv_i116_fu_694_p1;

assign tmp_sum_fu_700_p2 = $signed(sext_ln583_fu_697_p1) >>> conv_i116_fu_694_p1;

assign trunc_ln606_1_fu_196_p1 = p_kernel_pixel_2_1_val_int_reg[7:0];

assign trunc_ln606_2_fu_200_p1 = p_kernel_pixel_2_0_val_int_reg[7:0];

assign trunc_ln606_3_fu_204_p1 = p_kernel_pixel_1_2_val_int_reg[7:0];

assign trunc_ln606_4_fu_216_p1 = p_kernel_pixel_1_1_val_int_reg[7:0];

assign trunc_ln606_5_fu_220_p1 = p_kernel_pixel_1_0_val_int_reg[7:0];

assign trunc_ln606_6_fu_224_p1 = p_kernel_pixel_0_2_val_int_reg[7:0];

assign trunc_ln606_7_fu_228_p1 = p_kernel_pixel_0_1_val_int_reg[7:0];

assign trunc_ln606_8_fu_240_p1 = p_kernel_pixel_0_0_val_int_reg[7:0];

assign trunc_ln606_fu_184_p1 = p_kernel_pixel_2_2_val_int_reg[7:0];

assign trunc_ln619_1_fu_835_p1 = tmp_sum_1_reg_1514[7:0];

assign trunc_ln619_2_fu_887_p1 = tmp_sum_2_reg_1530[7:0];

assign trunc_ln619_fu_783_p1 = tmp_sum_reg_1498[7:0];

assign xor_ln614_1_fu_838_p2 = (icmp_ln614_1_fu_830_p2 ^ 1'd1);

assign xor_ln614_2_fu_890_p2 = (icmp_ln614_2_fu_882_p2 ^ 1'd1);

assign xor_ln614_fu_786_p2 = (icmp_ln614_fu_778_p2 ^ 1'd1);

assign xor_ln616_1_fu_849_p2 = (tmp_11_reg_1524 ^ 1'd1);

assign xor_ln616_2_fu_901_p2 = (tmp_22_reg_1540 ^ 1'd1);

assign xor_ln616_fu_797_p2 = (tmp_7_reg_1508 ^ 1'd1);

endmodule //Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s
