// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "06/10/2018 09:18:30"

// 
// Device: Altera EP2C70F896C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module PRINCIPAL (
	DADORS,
	CLK,
	DADORT,
	EXT,
	INST,
	PCC,
	Y);
output 	[31:0] DADORS;
input 	CLK;
output 	[31:0] DADORT;
output 	[31:0] EXT;
output 	[31:0] INST;
output 	[31:0] PCC;
output 	[31:0] Y;

// Design Ports Information
// DADORS[31]	=>  Location: PIN_AE1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORS[30]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORS[29]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORS[28]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORS[27]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORS[26]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORS[25]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORS[24]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORS[23]	=>  Location: PIN_AK5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORS[22]	=>  Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORS[21]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORS[20]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORS[19]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORS[18]	=>  Location: PIN_J30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORS[17]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORS[16]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORS[15]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORS[14]	=>  Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORS[13]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORS[12]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORS[11]	=>  Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORS[10]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORS[9]	=>  Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORS[8]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORS[7]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORS[6]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORS[5]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORS[4]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORS[3]	=>  Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORS[2]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORS[1]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORS[0]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORT[31]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORT[30]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORT[29]	=>  Location: PIN_AJ8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORT[28]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORT[27]	=>  Location: PIN_C27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORT[26]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORT[25]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORT[24]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORT[23]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORT[22]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORT[21]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORT[20]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORT[19]	=>  Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORT[18]	=>  Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORT[17]	=>  Location: PIN_AB29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORT[16]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORT[15]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORT[14]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORT[13]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORT[12]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORT[11]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORT[10]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORT[9]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORT[8]	=>  Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORT[7]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORT[6]	=>  Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORT[5]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORT[4]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORT[3]	=>  Location: PIN_G28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORT[2]	=>  Location: PIN_AG5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORT[1]	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DADORT[0]	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// EXT[31]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// EXT[30]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// EXT[29]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// EXT[28]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// EXT[27]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// EXT[26]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// EXT[25]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// EXT[24]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// EXT[23]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// EXT[22]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// EXT[21]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// EXT[20]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// EXT[19]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// EXT[18]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// EXT[17]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// EXT[16]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// EXT[15]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// EXT[14]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// EXT[13]	=>  Location: PIN_AJ18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// EXT[12]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// EXT[11]	=>  Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// EXT[10]	=>  Location: PIN_V27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// EXT[9]	=>  Location: PIN_V29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// EXT[8]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// EXT[7]	=>  Location: PIN_V28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// EXT[6]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// EXT[5]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// EXT[4]	=>  Location: PIN_T26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// EXT[3]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// EXT[2]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// EXT[1]	=>  Location: PIN_T28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// EXT[0]	=>  Location: PIN_T27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INST[31]	=>  Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INST[30]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INST[29]	=>  Location: PIN_W30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INST[28]	=>  Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INST[27]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INST[26]	=>  Location: PIN_W29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INST[25]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INST[24]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INST[23]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INST[22]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INST[21]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INST[20]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INST[19]	=>  Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INST[18]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INST[17]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INST[16]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INST[15]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INST[14]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INST[13]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INST[12]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INST[11]	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INST[10]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INST[9]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INST[8]	=>  Location: PIN_AK20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INST[7]	=>  Location: PIN_AE30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INST[6]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INST[5]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INST[4]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INST[3]	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INST[2]	=>  Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INST[1]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INST[0]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCC[31]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCC[30]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCC[29]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCC[28]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCC[27]	=>  Location: PIN_U29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCC[26]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCC[25]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCC[24]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCC[23]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCC[22]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCC[21]	=>  Location: PIN_N29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCC[20]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCC[19]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCC[18]	=>  Location: PIN_N28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCC[17]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCC[16]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCC[15]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCC[14]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCC[13]	=>  Location: PIN_R27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCC[12]	=>  Location: PIN_U30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCC[11]	=>  Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCC[10]	=>  Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCC[9]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCC[8]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCC[7]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCC[6]	=>  Location: PIN_P29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCC[5]	=>  Location: PIN_P27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCC[4]	=>  Location: PIN_R23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCC[3]	=>  Location: PIN_P30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCC[2]	=>  Location: PIN_P28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCC[1]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCC[0]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Y[31]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Y[30]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Y[29]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Y[28]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Y[27]	=>  Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Y[26]	=>  Location: PIN_D27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Y[25]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Y[24]	=>  Location: PIN_C26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Y[23]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Y[22]	=>  Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Y[21]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Y[20]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Y[19]	=>  Location: PIN_AA29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Y[18]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Y[17]	=>  Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Y[16]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Y[15]	=>  Location: PIN_AJ28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Y[14]	=>  Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Y[13]	=>  Location: PIN_A26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Y[12]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Y[11]	=>  Location: PIN_L30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Y[10]	=>  Location: PIN_B28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Y[9]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Y[8]	=>  Location: PIN_B27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Y[7]	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Y[6]	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Y[5]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Y[4]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Y[3]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Y[2]	=>  Location: PIN_AF27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Y[1]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Y[0]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLK	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a17 ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|cntr3|counter_comb_bita0~combout ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|cntr3|counter_comb_bita1~combout ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16~portbdataout ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a41 ;
wire \PC|inst31~regout ;
wire \PC|inst29~regout ;
wire \PC|inst19~regout ;
wire \PC|inst13~regout ;
wire \inst10|inst14|inst30~regout ;
wire \inst10|inst14|inst18~regout ;
wire \inst10|inst13|inst30~regout ;
wire \inst10|inst13|inst18~regout ;
wire \inst25|inst31|inst1~0_combout ;
wire \inst17|inst11~0_combout ;
wire \inst9|inst22|inst7~regout ;
wire \inst9|inst22|inst~regout ;
wire \inst9|inst22|inst9~regout ;
wire \inst17|inst68~2_combout ;
wire \inst10|inst6|inst3~regout ;
wire \inst12|inst2|inst10~combout ;
wire \inst23|inst16~0_combout ;
wire \inst2|inst6|inst5|5~0_combout ;
wire \inst2|inst6|inst3|6~0_combout ;
wire \inst10|inst6|inst6~regout ;
wire \inst12|inst2|inst23~combout ;
wire \inst23|inst19~0_combout ;
wire \inst2|inst9|inst5|5~0_combout ;
wire \inst2|inst9|inst3|6~0_combout ;
wire \inst10|inst6|inst9~regout ;
wire \inst12|inst2|inst31~combout ;
wire \inst23|inst39~0_combout ;
wire \inst2|inst12|inst5|5~0_combout ;
wire \inst2|inst12|inst3|6~0_combout ;
wire \inst10|inst6|inst12~regout ;
wire \inst12|inst2|inst37~combout ;
wire \inst23|inst42~0_combout ;
wire \inst2|inst15|inst5|5~0_combout ;
wire \inst2|inst15|inst3|6~0_combout ;
wire \inst10|inst6|inst13~regout ;
wire \inst12|inst2|inst46~combout ;
wire \inst23|inst43~0_combout ;
wire \inst2|inst16|inst5|5~0_combout ;
wire \inst2|inst16|inst3|6~0_combout ;
wire \inst10|inst6|inst14~regout ;
wire \inst12|inst2|inst48~combout ;
wire \inst23|inst44~0_combout ;
wire \inst2|inst17|inst5|5~0_combout ;
wire \inst2|inst17|inst3|6~0_combout ;
wire \inst10|inst6|inst15~regout ;
wire \inst12|inst2|inst50~combout ;
wire \inst23|inst45~4_combout ;
wire \inst2|inst18|inst5|5~0_combout ;
wire \inst2|inst18|inst3|6~0_combout ;
wire \inst2|inst391~3_combout ;
wire \inst25|inst30|inst1~0_combout ;
wire \inst25|inst30|inst1~1_combout ;
wire \inst25|inst18|inst1~combout ;
wire \inst25|inst15|inst1~0_combout ;
wire \inst25|inst4|inst4~0_combout ;
wire \inst7|inst6|inst30~regout ;
wire \inst7|inst6|inst28~regout ;
wire \inst9|inst21|inst7~regout ;
wire \inst9|inst21|inst~regout ;
wire \inst9|inst21|inst9~regout ;
wire \inst10|inst|inst3~regout ;
wire \inst10|inst|inst6~regout ;
wire \inst10|inst|inst9~regout ;
wire \inst10|inst|inst12~regout ;
wire \inst10|inst|inst13~regout ;
wire \inst10|inst|inst14~regout ;
wire \inst10|inst|inst15~regout ;
wire \inst7|inst5|inst30~regout ;
wire \inst7|inst5|inst28~regout ;
wire \inst7|inst5|inst28~feeder_combout ;
wire \inst9|inst21|inst9~feeder_combout ;
wire \inst9|inst22|inst7~feeder_combout ;
wire \inst7|inst6|inst30~feeder_combout ;
wire \PC|inst13~feeder_combout ;
wire \CLK~combout ;
wire \CLK~clkctrl_outclk ;
wire \inst22|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|cntr3|counter_comb_bita1~COUT ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|cntr3|counter_comb_bita1~0_combout ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|dffe4~feeder_combout ;
wire \inst26~clkctrl_outclk ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|dffe4~regout ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout ;
wire \inst8|inst3|inst1~combout ;
wire \inst8|inst11|inst1~combout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \inst22|altsyncram_component|auto_generated|mux2|result_node[4]~27_combout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \inst22|altsyncram_component|auto_generated|mux2|result_node[3]~28_combout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \inst22|altsyncram_component|auto_generated|mux2|result_node[2]~29_combout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \inst22|altsyncram_component|auto_generated|mux2|result_node[1]~30_combout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \inst22|altsyncram_component|auto_generated|mux2|result_node[0]~31_combout ;
wire \inst9|inst27|inst9~regout ;
wire \inst8|inst20|inst2~combout ;
wire \inst8|inst21|inst1~combout ;
wire \inst8|inst19|inst1~combout ;
wire \inst8|inst15|inst1~combout ;
wire \inst8|inst5|inst2~combout ;
wire \inst8|inst8|inst2~combout ;
wire \inst8|inst11|inst2~combout ;
wire \inst8|inst14|inst1~combout ;
wire \inst8|inst13|inst1~combout ;
wire \inst8|inst12|inst1~combout ;
wire \inst8|inst10|inst1~combout ;
wire \inst8|inst9|inst1~combout ;
wire \inst8|inst8|inst1~combout ;
wire \inst8|inst7|inst1~combout ;
wire \inst8|inst6|inst1~combout ;
wire \inst8|inst5|inst1~combout ;
wire \PC|inst2~_wirecell_combout ;
wire \inst8|inst4|inst1~combout ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a2 ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a26 ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a3 ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a5 ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a4 ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a27 ;
wire \inst25|inst12|inst4~1_combout ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a29 ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a6 ;
wire \inst25|inst10|inst4~1_combout ;
wire \inst25|inst12|inst4~2_combout ;
wire \inst25|inst13|inst4~0_combout ;
wire \inst25|inst14|inst1~combout ;
wire \inst10|inst13|inst14~regout ;
wire \inst10|inst14|inst14~regout ;
wire \instPC|inst44~2_combout ;
wire \PC|inst14~regout ;
wire \inst8|inst14|inst2~combout ;
wire \inst8|inst16|inst1~combout ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a23 ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a25 ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a24 ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a1 ;
wire \inst25|inst15|inst4~1_combout ;
wire \inst25|inst15|inst4~2_combout ;
wire \inst25|inst15|inst4~0_combout ;
wire \inst25|inst16|inst1~combout ;
wire \inst10|inst13|inst16~regout ;
wire \inst10|inst14|inst16~regout ;
wire \instPC|inst54~2_combout ;
wire \PC|inst16~regout ;
wire \inst8|inst17|inst1~combout ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0~portbdataout ;
wire \inst25|inst16|inst4~0_combout ;
wire \inst25|inst17|inst4~0_combout ;
wire \inst25|inst19|inst4~0_combout ;
wire \inst25|inst21|inst4~0_combout ;
wire \inst25|inst22|inst1~0_combout ;
wire \inst10|inst13|inst22~regout ;
wire \inst10|inst14|inst22~regout ;
wire \instPC|inst68~2_combout ;
wire \PC|inst22~feeder_combout ;
wire \PC|inst22~regout ;
wire \inst8|inst23|inst2~combout ;
wire \inst8|inst24|inst1~combout ;
wire \inst25|inst25|inst4~0_combout ;
wire \inst25|inst26|inst1~0_combout ;
wire \inst10|inst13|inst26~regout ;
wire \inst10|inst14|inst26~feeder_combout ;
wire \inst10|inst14|inst26~regout ;
wire \instPC|inst88~2_combout ;
wire \PC|inst26~regout ;
wire \inst8|inst26|inst1~combout ;
wire \inst8|inst28|inst1~combout ;
wire \inst8|inst30|inst1~combout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \inst22|altsyncram_component|auto_generated|mux2|result_node[29]~2_combout ;
wire \inst7|inst5|inst29~regout ;
wire \inst7|inst6|inst29~regout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \inst22|altsyncram_component|auto_generated|mux2|result_node[27]~4_combout ;
wire \inst7|inst5|inst27~regout ;
wire \inst7|inst6|inst27~regout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \inst22|altsyncram_component|auto_generated|mux2|result_node[26]~5_combout ;
wire \inst7|inst5|inst26~feeder_combout ;
wire \inst7|inst5|inst26~regout ;
wire \inst7|inst6|inst26~regout ;
wire \inst20|inst10~0_combout ;
wire \inst20|inst10~1_combout ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a38 ;
wire \inst25|inst18|inst4~0_combout ;
wire \inst25|inst20|inst4~0_combout ;
wire \inst25|inst22|inst4~0_combout ;
wire \inst25|inst23|inst1~0_combout ;
wire \inst10|inst13|inst23~regout ;
wire \inst10|inst14|inst23~regout ;
wire \instPC|inst69~2_combout ;
wire \PC|inst23~regout ;
wire \inst8|inst23|inst1~combout ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a20 ;
wire \inst25|inst21|inst1~0_combout ;
wire \inst10|inst13|inst21~regout ;
wire \inst10|inst14|inst21~regout ;
wire \instPC|inst67~0_combout ;
wire \PC|inst21~feeder_combout ;
wire \PC|inst21~regout ;
wire \inst8|inst22|inst1~combout ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a39 ;
wire \inst25|inst20|inst1~0_combout ;
wire \inst10|inst13|inst20~regout ;
wire \inst10|inst14|inst20~regout ;
wire \instPC|inst66~2_combout ;
wire \PC|inst20~feeder_combout ;
wire \PC|inst20~regout ;
wire \inst8|inst20|inst1~combout ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a40 ;
wire \inst25|inst23|inst4~0_combout ;
wire \inst25|inst24|inst1~0_combout ;
wire \inst10|inst13|inst24~regout ;
wire \inst10|inst14|inst24~regout ;
wire \instPC|inst78~0_combout ;
wire \PC|inst24~regout ;
wire \inst8|inst25|inst1~combout ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a19 ;
wire \inst25|inst24|inst4~0_combout ;
wire \inst25|inst25|inst1~0_combout ;
wire \inst10|inst13|inst25~regout ;
wire \inst10|inst14|inst25~regout ;
wire \instPC|inst87~2_combout ;
wire \PC|inst25~regout ;
wire \inst8|inst26|inst2~combout ;
wire \inst8|inst27|inst1~combout ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a18 ;
wire \inst25|inst26|inst4~0_combout ;
wire \inst25|inst27|inst1~0_combout ;
wire \inst10|inst13|inst27~regout ;
wire \inst10|inst14|inst27~regout ;
wire \instPC|inst89~0_combout ;
wire \PC|inst27~regout ;
wire \inst8|inst29|inst2~combout ;
wire \instPC|inst92~0_combout ;
wire \PC|inst30~regout ;
wire \inst8|inst31|inst1~combout ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a28 ;
wire \inst25|inst11|inst1~combout ;
wire \inst10|inst13|inst11~regout ;
wire \inst10|inst14|inst11~regout ;
wire \instPC|inst41~2_combout ;
wire \PC|inst11~regout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \inst22|altsyncram_component|auto_generated|mux2|result_node[5]~26_combout ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a8 ;
wire \inst25|inst8|inst4~0_combout ;
wire \inst25|inst8|inst4~1_combout ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a32 ;
wire \inst25|inst8|inst4~2_combout ;
wire \inst25|inst10|inst4~0_combout ;
wire \inst25|inst10|inst1~combout ;
wire \inst10|inst13|inst10~regout ;
wire \inst10|inst14|inst10~feeder_combout ;
wire \inst10|inst14|inst10~regout ;
wire \instPC|inst40~2_combout ;
wire \PC|inst10~regout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \inst22|altsyncram_component|auto_generated|mux2|result_node[6]~25_combout ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a7 ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a30 ;
wire \inst25|inst9|inst1~combout ;
wire \inst10|inst13|inst9~regout ;
wire \inst10|inst14|inst9~regout ;
wire \instPC|inst39~0_combout ;
wire \PC|inst9~regout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \inst22|altsyncram_component|auto_generated|mux2|result_node[7]~24_combout ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a31 ;
wire \inst25|inst8|inst1~0_combout ;
wire \inst25|inst8|inst1~combout ;
wire \inst10|inst13|inst8~regout ;
wire \inst10|inst14|inst8~regout ;
wire \instPC|inst28~2_combout ;
wire \PC|inst8~regout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \inst22|altsyncram_component|auto_generated|mux2|result_node[8]~23_combout ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a10 ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a34 ;
wire \inst25|inst5|inst4~0_combout ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a37 ;
wire \inst25|inst5|inst4~1_combout ;
wire \inst25|inst5|inst4~2_combout ;
wire \inst25|inst6|inst4~0_combout ;
wire \inst25|inst7|inst1~combout ;
wire \inst10|inst13|inst7~regout ;
wire \inst10|inst14|inst7~regout ;
wire \instPC|inst20~2_combout ;
wire \PC|inst7~regout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \inst22|altsyncram_component|auto_generated|mux2|result_node[9]~22_combout ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a33 ;
wire \inst25|inst6|inst1~combout ;
wire \inst10|inst13|inst6~regout ;
wire \inst10|inst14|inst6~regout ;
wire \instPC|inst19~0_combout ;
wire \PC|inst6~regout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \inst22|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a11 ;
wire \inst25|inst5|inst1~combout ;
wire \inst10|inst13|inst5~regout ;
wire \inst10|inst14|inst5~regout ;
wire \instPC|inst18~2_combout ;
wire \PC|inst5~regout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \inst22|altsyncram_component|auto_generated|mux2|result_node[11]~20_combout ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a22 ;
wire \inst25|inst17|inst1~combout ;
wire \inst10|inst13|inst17~regout ;
wire \inst10|inst14|inst17~regout ;
wire \instPC|inst63~2_combout ;
wire \PC|inst17~regout ;
wire \inst25|inst15|inst1~combout ;
wire \inst10|inst13|inst15~regout ;
wire \inst10|inst14|inst15~regout ;
wire \instPC|inst45~0_combout ;
wire \PC|inst15~regout ;
wire \inst8|inst17|inst2~combout ;
wire \instPC|inst64~0_combout ;
wire \PC|inst18~feeder_combout ;
wire \PC|inst18~regout ;
wire \inst8|inst18|inst1~combout ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a43 ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a42 ;
wire \inst25|inst27|inst4~0_combout ;
wire \inst25|inst28|inst1~0_combout ;
wire \inst10|inst13|inst28~regout ;
wire \inst10|inst14|inst28~regout ;
wire \instPC|inst90~2_combout ;
wire \PC|inst28~regout ;
wire \inst8|inst29|inst1~combout ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a36 ;
wire \inst25|inst3|inst4~0_combout ;
wire \inst25|inst4|inst1~0_combout ;
wire \inst10|inst13|inst4~regout ;
wire \inst10|inst14|inst4~feeder_combout ;
wire \inst10|inst14|inst4~regout ;
wire \instPC|inst17~2_combout ;
wire \PC|inst4~regout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \inst22|altsyncram_component|auto_generated|mux2|result_node[12]~19_combout ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a13 ;
wire \inst25|inst3|inst1~0_combout ;
wire \inst10|inst13|inst3~regout ;
wire \inst10|inst14|inst3~regout ;
wire \instPC|inst16~0_combout ;
wire \PC|inst3~regout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \inst22|altsyncram_component|auto_generated|mux2|result_node[13]~18_combout ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a14 ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a35 ;
wire \inst25|inst2|inst~combout ;
wire \inst10|inst13|inst2~regout ;
wire \inst10|inst14|inst2~regout ;
wire \instPC|inst15~0_combout ;
wire \PC|inst2~regout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \inst22|altsyncram_component|auto_generated|mux2|result_node[14]~17_combout ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a12 ;
wire \inst20|inst20~1_combout ;
wire \inst20|inst22~0_combout ;
wire \inst9|inst17|inst1~regout ;
wire \inst9|inst20|inst1~feeder_combout ;
wire \inst9|inst20|inst1~regout ;
wire \inst13|inst4~combout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \inst22|altsyncram_component|auto_generated|mux2|result_node[24]~7_combout ;
wire \inst7|inst5|inst24~feeder_combout ;
wire \inst7|inst5|inst24~regout ;
wire \inst7|inst6|inst24~feeder_combout ;
wire \inst7|inst6|inst24~regout ;
wire \inst9|inst21|inst8~feeder_combout ;
wire \inst9|inst21|inst8~regout ;
wire \inst9|inst22|inst8~regout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \inst22|altsyncram_component|auto_generated|mux2|result_node[19]~12_combout ;
wire \inst7|inst5|inst19~regout ;
wire \inst7|inst6|inst19~regout ;
wire \inst9|inst25|inst8~feeder_combout ;
wire \inst9|inst25|inst8~regout ;
wire \inst9|inst24|inst8~regout ;
wire \inst4|inst16~0_combout ;
wire \inst10|inst5|inst8~regout ;
wire \inst10|inst8|inst8~feeder_combout ;
wire \inst10|inst8|inst8~regout ;
wire \inst17|inst15~combout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \inst22|altsyncram_component|auto_generated|mux2|result_node[18]~13_combout ;
wire \inst7|inst5|inst18~regout ;
wire \inst7|inst6|inst18~regout ;
wire \inst9|inst25|inst7~feeder_combout ;
wire \inst9|inst25|inst7~regout ;
wire \inst9|inst24|inst7~regout ;
wire \inst4|inst15~0_combout ;
wire \inst10|inst5|inst7~regout ;
wire \inst10|inst8|inst7~regout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \inst22|altsyncram_component|auto_generated|mux2|result_node[22]~9_combout ;
wire \inst7|inst5|inst22~regout ;
wire \inst7|inst6|inst22~regout ;
wire \inst9|inst21|inst6~regout ;
wire \inst9|inst22|inst6~regout ;
wire \inst9|inst25|inst6~regout ;
wire \inst9|inst24|inst6~regout ;
wire \inst4|inst14~0_combout ;
wire \inst10|inst5|inst6~regout ;
wire \inst10|inst8|inst6~feeder_combout ;
wire \inst10|inst8|inst6~regout ;
wire \inst17|inst68~1_combout ;
wire \inst4|inst17~0_combout ;
wire \inst10|inst5|inst9~regout ;
wire \inst10|inst8|inst9~feeder_combout ;
wire \inst10|inst8|inst9~regout ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a45 ;
wire \inst17|inst68~0_combout ;
wire \inst17|inst68~combout ;
wire \inst10|inst|inst11~regout ;
wire \inst10|inst6|inst11~regout ;
wire \inst12|inst2|inst35~combout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \inst22|altsyncram_component|auto_generated|mux2|result_node[31]~0_combout ;
wire \inst7|inst5|inst31~regout ;
wire \inst7|inst6|inst31~regout ;
wire \inst20|inst6~0_combout ;
wire \inst20|inst6~combout ;
wire \inst9|inst17|inst3~regout ;
wire \inst9|inst20|inst3~feeder_combout ;
wire \inst9|inst20|inst3~regout ;
wire \inst4|inst5~0_combout ;
wire \inst10|inst5|inst~regout ;
wire \inst10|inst8|inst~regout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \inst22|altsyncram_component|auto_generated|mux2|result_node[20]~11_combout ;
wire \inst7|inst5|inst20~regout ;
wire \inst7|inst6|inst20~feeder_combout ;
wire \inst7|inst6|inst20~regout ;
wire \inst9|inst25|inst9~regout ;
wire \inst9|inst24|inst9~feeder_combout ;
wire \inst9|inst24|inst9~regout ;
wire \inst23|inst45~1_combout ;
wire \inst23|inst45~2_combout ;
wire \inst23|inst45~0_combout ;
wire \inst23|inst45~3_combout ;
wire \inst23|inst41~0_combout ;
wire \inst2|inst14|inst5|5~0_combout ;
wire \inst2|inst14|inst3|6~0_combout ;
wire \inst10|inst|inst10~regout ;
wire \inst10|inst6|inst10~regout ;
wire \inst23|inst40~0_combout ;
wire \inst2|inst13|inst5|5~0_combout ;
wire \inst12|inst2|inst33~combout ;
wire \inst2|inst13|inst3|6~0_combout ;
wire \inst10|inst|inst8~regout ;
wire \inst10|inst6|inst8~regout ;
wire \inst23|inst28~0_combout ;
wire \inst2|inst11|inst5|5~0_combout ;
wire \inst12|inst2|inst30~combout ;
wire \inst2|inst11|inst3|6~0_combout ;
wire \inst2|inst391~2_combout ;
wire \inst13|inst3~combout ;
wire \inst12|inst2|inst12~combout ;
wire \inst10|inst|inst4~regout ;
wire \inst10|inst6|inst4~regout ;
wire \inst23|inst17~0_combout ;
wire \inst2|inst7|inst5|5~0_combout ;
wire \inst2|inst7|inst3|6~0_combout ;
wire \inst10|inst|inst5~regout ;
wire \inst10|inst6|inst5~regout ;
wire \inst23|inst18~0_combout ;
wire \inst2|inst8|inst5|5~0_combout ;
wire \inst12|inst2|inst21~combout ;
wire \inst2|inst8|inst3|6~0_combout ;
wire \inst10|inst|inst7~regout ;
wire \inst10|inst6|inst7~regout ;
wire \inst12|inst2|inst25~combout ;
wire \inst23|inst20~0_combout ;
wire \inst2|inst10|inst5|5~0_combout ;
wire \inst2|inst10|inst3|6~0_combout ;
wire \inst2|inst391~1_combout ;
wire \inst10|inst|inst2~regout ;
wire \inst10|inst6|inst2~regout ;
wire \inst12|inst2|inst8~combout ;
wire \inst23|inst15~0_combout ;
wire \inst2|inst5|inst5|5~0_combout ;
wire \inst2|inst5|inst3|6~0_combout ;
wire \inst10|inst|inst1~regout ;
wire \inst10|inst6|inst1~regout ;
wire \inst23|inst14~0_combout ;
wire \inst2|inst4|inst5|5~0_combout ;
wire \inst12|inst2|inst6~combout ;
wire \inst2|inst4|inst3|6~0_combout ;
wire \inst10|inst|inst~regout ;
wire \inst10|inst6|inst~regout ;
wire \inst23|inst5~0_combout ;
wire \inst2|inst3|inst5|5~0_combout ;
wire \inst12|inst2|inst~combout ;
wire \inst2|inst3|inst3|6~0_combout ;
wire \inst2|inst391~0_combout ;
wire \inst2|inst391~4_combout ;
wire \inst10|inst3~regout ;
wire \inst10|FLIPFLOP~feeder_combout ;
wire \inst10|FLIPFLOP~regout ;
wire \inst7|inst|inst~feeder_combout ;
wire \inst7|inst|inst~regout ;
wire \inst7|insta|inst~feeder_combout ;
wire \inst7|insta|inst~regout ;
wire \inst9|inst8|inst~regout ;
wire \inst9|inst9|inst~feeder_combout ;
wire \inst9|inst9|inst~regout ;
wire \inst10|inst13|inst~feeder_combout ;
wire \inst10|inst13|inst~regout ;
wire \inst10|inst14|inst~regout ;
wire \instPC|inst14~0_combout ;
wire \PC|inst~regout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \inst22|altsyncram_component|auto_generated|mux2|result_node[17]~14_combout ;
wire \inst7|inst5|inst17~feeder_combout ;
wire \inst7|inst5|inst17~regout ;
wire \inst7|inst6|inst17~feeder_combout ;
wire \inst7|inst6|inst17~regout ;
wire \inst5|inst14~0_combout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \inst22|altsyncram_component|auto_generated|mux2|result_node[16]~15_combout ;
wire \inst7|inst5|inst16~feeder_combout ;
wire \inst7|inst5|inst16~regout ;
wire \inst7|inst6|inst16~regout ;
wire \inst9|inst25|inst~regout ;
wire \inst9|inst24|inst~regout ;
wire \inst5|inst14~1_combout ;
wire \inst5|inst14~2_combout ;
wire \inst20|inst12~0_combout ;
wire \inst9|inst16|inst3~regout ;
wire \inst9|inst19|inst3~regout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \inst22|altsyncram_component|auto_generated|mux2|result_node[23]~8_combout ;
wire \inst7|inst5|inst23~feeder_combout ;
wire \inst7|inst5|inst23~regout ;
wire \inst7|inst6|inst23~regout ;
wire \inst5|inst14~3_combout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \inst22|altsyncram_component|auto_generated|mux2|result_node[25]~6_combout ;
wire \inst7|inst5|inst25~feeder_combout ;
wire \inst7|inst5|inst25~regout ;
wire \inst7|inst6|inst25~regout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \inst22|altsyncram_component|auto_generated|mux2|result_node[21]~10_combout ;
wire \inst7|inst5|inst21~regout ;
wire \inst7|inst6|inst21~feeder_combout ;
wire \inst7|inst6|inst21~regout ;
wire \inst5|inst14~4_combout ;
wire \inst5|inst14~5_combout ;
wire \inst20|inst20~0_combout ;
wire \inst20|inst20~combout ;
wire \inst9|inst16|inst~regout ;
wire \inst9|inst19|inst~regout ;
wire \inst10|inst1|inst~regout ;
wire \inst10|inst9|inst~regout ;
wire \inst26~combout ;
wire \inst25|inst12|inst1~0_combout ;
wire \inst25|inst12|inst1~combout ;
wire \inst10|inst13|inst12~regout ;
wire \inst10|inst14|inst12~regout ;
wire \instPC|inst42~0_combout ;
wire \PC|inst12~feeder_combout ;
wire \PC|inst12~regout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \inst22|altsyncram_component|auto_generated|mux2|result_node[15]~16_combout ;
wire \inst7|inst5|inst15~feeder_combout ;
wire \inst7|inst5|inst15~regout ;
wire \inst7|inst6|inst15~feeder_combout ;
wire \inst7|inst6|inst15~regout ;
wire \inst9|inst26|inst9~feeder_combout ;
wire \inst9|inst26|inst9~regout ;
wire \inst9|inst5|inst31~feeder_combout ;
wire \inst9|inst5|inst31~regout ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a9 ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \inst22|altsyncram_component|auto_generated|mux2|result_node[30]~1_combout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \inst22|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \inst22|altsyncram_component|auto_generated|mux2|result_node[28]~3_combout ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a44 ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a15 ;
wire \inst25|inst28|inst4~0_combout ;
wire \inst25|inst31|inst1~1_combout ;
wire \inst10|inst13|inst31~regout ;
wire \inst10|inst14|inst31~feeder_combout ;
wire \inst10|inst14|inst31~regout ;
wire \instPC|inst93~2_combout ;
wire \inst25|inst29|inst1~0_combout ;
wire \inst10|inst13|inst29~regout ;
wire \inst10|inst14|inst29~feeder_combout ;
wire \inst10|inst14|inst29~regout ;
wire \instPC|inst91~2_combout ;
wire \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a21 ;
wire \inst25|inst19|inst1~0_combout ;
wire \inst10|inst13|inst19~regout ;
wire \inst10|inst14|inst19~regout ;
wire \instPC|inst65~2_combout ;
wire \inst25|inst12|inst4~0_combout ;
wire \inst25|inst13|inst1~combout ;
wire \inst10|inst13|inst13~regout ;
wire \inst10|inst14|inst13~regout ;
wire \instPC|inst43~2_combout ;
wire [0:0] \inst22|altsyncram_component|auto_generated|out_address_reg_a ;
wire [0:0] \inst22|altsyncram_component|auto_generated|address_reg_a ;
wire [0:0] \inst7|inst5|inst14_rtl_0|auto_generated|cntr1|safe_q ;
wire [1:0] \inst7|inst5|inst14_rtl_0|auto_generated|cntr3|pre_hazard ;

wire [35:0] \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \inst22|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [9:0] \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16_PORTBDATAOUT_bus ;

assign \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0~portbdataout  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [0];
assign \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a1  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [1];
assign \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a2  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [2];
assign \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a3  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [3];
assign \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a4  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [4];
assign \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a5  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [5];
assign \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a6  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [6];
assign \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a7  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [7];
assign \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a8  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [8];
assign \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a9  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [9];
assign \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a10  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [10];
assign \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a11  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [11];
assign \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a12  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [12];
assign \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a13  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [13];
assign \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a14  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [14];
assign \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a15  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [15];
assign \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a17  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [16];
assign \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a18  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [17];
assign \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a19  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [18];
assign \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a20  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [19];
assign \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a21  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [20];
assign \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a22  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [21];
assign \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a23  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [22];
assign \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a24  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [23];
assign \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a25  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [24];
assign \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a26  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [25];
assign \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a27  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [26];
assign \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a28  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [27];
assign \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a29  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [28];
assign \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a30  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [29];
assign \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a31  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [30];
assign \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a32  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [31];
assign \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a33  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [32];
assign \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a34  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [33];
assign \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a35  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [34];
assign \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a37  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [35];

assign \inst22|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \inst22|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \inst22|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16~portbdataout  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16_PORTBDATAOUT_bus [0];
assign \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a36  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16_PORTBDATAOUT_bus [1];
assign \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a38  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16_PORTBDATAOUT_bus [2];
assign \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a39  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16_PORTBDATAOUT_bus [3];
assign \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a40  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16_PORTBDATAOUT_bus [4];
assign \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a41  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16_PORTBDATAOUT_bus [5];
assign \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a42  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16_PORTBDATAOUT_bus [6];
assign \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a43  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16_PORTBDATAOUT_bus [7];
assign \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a44  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16_PORTBDATAOUT_bus [8];
assign \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a45  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16_PORTBDATAOUT_bus [9];

// Location: M4K_X64_Y25
cycloneii_ram_block \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0 (
	.portawe(vcc),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(!\inst7|inst5|inst14_rtl_0|auto_generated|dffe4~regout ),
	.clr1(gnd),
	.portadatain({\inst8|inst4|inst1~combout ,\PC|inst2~_wirecell_combout ,\inst8|inst5|inst1~combout ,\inst8|inst6|inst1~combout ,\inst8|inst7|inst1~combout ,\inst8|inst8|inst1~combout ,\inst8|inst9|inst1~combout ,\inst8|inst10|inst1~combout ,\inst8|inst11|inst1~combout ,
\inst8|inst12|inst1~combout ,\inst8|inst13|inst1~combout ,\inst8|inst14|inst1~combout ,\inst8|inst15|inst1~combout ,\inst8|inst16|inst1~combout ,\inst8|inst17|inst1~combout ,\inst8|inst19|inst1~combout ,\inst8|inst21|inst1~combout ,\inst8|inst23|inst1~combout ,
\inst8|inst25|inst1~combout ,\inst8|inst27|inst1~combout ,\inst8|inst31|inst1~combout ,\inst22|altsyncram_component|auto_generated|mux2|result_node[0]~31_combout ,\inst22|altsyncram_component|auto_generated|mux2|result_node[1]~30_combout ,
\inst22|altsyncram_component|auto_generated|mux2|result_node[2]~29_combout ,\inst22|altsyncram_component|auto_generated|mux2|result_node[3]~28_combout ,\inst22|altsyncram_component|auto_generated|mux2|result_node[4]~27_combout ,
\inst22|altsyncram_component|auto_generated|mux2|result_node[5]~26_combout ,\inst22|altsyncram_component|auto_generated|mux2|result_node[6]~25_combout ,\inst22|altsyncram_component|auto_generated|mux2|result_node[7]~24_combout ,
\inst22|altsyncram_component|auto_generated|mux2|result_node[8]~23_combout ,\inst22|altsyncram_component|auto_generated|mux2|result_node[9]~22_combout ,\inst22|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout ,
\inst22|altsyncram_component|auto_generated|mux2|result_node[11]~20_combout ,\inst22|altsyncram_component|auto_generated|mux2|result_node[12]~19_combout ,\inst22|altsyncram_component|auto_generated|mux2|result_node[13]~18_combout ,
\inst22|altsyncram_component|auto_generated|mux2|result_node[14]~17_combout }),
	.portaaddr({\inst7|inst5|inst14_rtl_0|auto_generated|cntr1|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\inst7|inst5|inst14_rtl_0|auto_generated|cntr1|safe_q [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0 .data_interleave_offset_in_bits = 1;
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0 .data_interleave_width_in_bits = 1;
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0 .logical_ram_name = "IF_PARA_ID:inst7|REGISTRADOR32_1:inst5|altshift_taps:inst14_rtl_0|shift_taps_0gm:auto_generated|altsyncram_gta1:altsyncram2|ALTSYNCRAM";
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0 .mixed_port_feed_through_mode = "old";
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0 .operation_mode = "dual_port";
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_address_clear = "none";
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_address_width = 1;
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_byte_enable_clear = "none";
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_byte_enable_clock = "none";
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_data_in_clear = "none";
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_data_out_clear = "none";
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_data_out_clock = "none";
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_data_width = 36;
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_first_address = 0;
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_first_bit_number = 0;
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_last_address = 1;
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_logical_ram_depth = 2;
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_logical_ram_width = 46;
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_write_enable_clear = "none";
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_address_clear = "none";
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_address_clock = "clock0";
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_address_width = 1;
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_byte_enable_clear = "none";
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_data_in_clear = "none";
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_data_out_clear = "clear0";
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_data_out_clock = "clock0";
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_data_width = 36;
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_first_address = 0;
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_first_bit_number = 0;
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_last_address = 1;
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_logical_ram_depth = 2;
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_logical_ram_width = 46;
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_read_enable_write_enable_clear = "none";
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0 .ram_block_type = "M4K";
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X64_Y21
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a31 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a31 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a31 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040C;
// synopsys translate_on

// Location: M4K_X64_Y18
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a61 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a61 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a61 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a61 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X84_Y21
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a59 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a59 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a59 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X84_Y25
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a25 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a25 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a25 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y21
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a24 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a24 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a24 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000613C99FFC;
// synopsys translate_on

// Location: M4K_X64_Y23
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a49 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a49 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a49 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y10
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a11 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a11 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a11 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038C7593F0;
// synopsys translate_on

// Location: M4K_X64_Y12
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a41 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a41 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a41 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y11
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a40 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a40 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a40 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y9
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a36 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a36 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a36 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y15
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a34 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a34 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a34 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCFF_X65_Y24_N13
cycloneii_lcell_ff \inst7|inst5|inst14_rtl_0|auto_generated|cntr3|counter_reg_bit7a[1] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst7|inst5|inst14_rtl_0|auto_generated|cntr3|counter_comb_bita1~combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst7|inst5|inst14_rtl_0|auto_generated|cntr3|counter_comb_bita1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst5|inst14_rtl_0|auto_generated|cntr3|pre_hazard [1]));

// Location: LCFF_X65_Y24_N11
cycloneii_lcell_ff \inst7|inst5|inst14_rtl_0|auto_generated|cntr3|counter_reg_bit7a[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst7|inst5|inst14_rtl_0|auto_generated|cntr3|counter_comb_bita0~combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst7|inst5|inst14_rtl_0|auto_generated|cntr3|counter_comb_bita1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst5|inst14_rtl_0|auto_generated|cntr3|pre_hazard [0]));

// Location: LCCOMB_X65_Y24_N10
cycloneii_lcell_comb \inst7|inst5|inst14_rtl_0|auto_generated|cntr3|counter_comb_bita0 (
// Equation(s):
// \inst7|inst5|inst14_rtl_0|auto_generated|cntr3|counter_comb_bita0~combout  = !\inst7|inst5|inst14_rtl_0|auto_generated|cntr3|pre_hazard [0]
// \inst7|inst5|inst14_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT  = CARRY(!\inst7|inst5|inst14_rtl_0|auto_generated|cntr3|pre_hazard [0])

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|cntr3|pre_hazard [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst7|inst5|inst14_rtl_0|auto_generated|cntr3|counter_comb_bita0~combout ),
	.cout(\inst7|inst5|inst14_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \inst7|inst5|inst14_rtl_0|auto_generated|cntr3|counter_comb_bita0 .lut_mask = 16'h5555;
defparam \inst7|inst5|inst14_rtl_0|auto_generated|cntr3|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N12
cycloneii_lcell_comb \inst7|inst5|inst14_rtl_0|auto_generated|cntr3|counter_comb_bita1 (
// Equation(s):
// \inst7|inst5|inst14_rtl_0|auto_generated|cntr3|counter_comb_bita1~combout  = (\inst7|inst5|inst14_rtl_0|auto_generated|cntr3|pre_hazard [1] & (!\inst7|inst5|inst14_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT )) # 
// (!\inst7|inst5|inst14_rtl_0|auto_generated|cntr3|pre_hazard [1] & ((\inst7|inst5|inst14_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT ) # (GND)))
// \inst7|inst5|inst14_rtl_0|auto_generated|cntr3|counter_comb_bita1~COUT  = CARRY((!\inst7|inst5|inst14_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT ) # (!\inst7|inst5|inst14_rtl_0|auto_generated|cntr3|pre_hazard [1]))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|cntr3|pre_hazard [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|inst5|inst14_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT ),
	.combout(\inst7|inst5|inst14_rtl_0|auto_generated|cntr3|counter_comb_bita1~combout ),
	.cout(\inst7|inst5|inst14_rtl_0|auto_generated|cntr3|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \inst7|inst5|inst14_rtl_0|auto_generated|cntr3|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \inst7|inst5|inst14_rtl_0|auto_generated|cntr3|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X64_Y26
cycloneii_ram_block \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16 (
	.portawe(vcc),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(!\inst7|inst5|inst14_rtl_0|auto_generated|dffe4~regout ),
	.clr1(gnd),
	.portadatain({\inst20|inst10~1_combout ,\inst8|inst30|inst1~combout ,\inst8|inst28|inst1~combout ,\inst8|inst26|inst1~combout ,\inst8|inst24|inst1~combout ,\inst8|inst22|inst1~combout ,\inst8|inst20|inst1~combout ,\inst8|inst18|inst1~combout ,\inst8|inst3|inst1~combout ,
\inst8|inst29|inst1~combout }),
	.portaaddr({\inst7|inst5|inst14_rtl_0|auto_generated|cntr1|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\inst7|inst5|inst14_rtl_0|auto_generated|cntr1|safe_q [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16 .data_interleave_offset_in_bits = 1;
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16 .data_interleave_width_in_bits = 1;
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16 .logical_ram_name = "IF_PARA_ID:inst7|REGISTRADOR32_1:inst5|altshift_taps:inst14_rtl_0|shift_taps_0gm:auto_generated|altsyncram_gta1:altsyncram2|ALTSYNCRAM";
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16 .mixed_port_feed_through_mode = "old";
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16 .operation_mode = "dual_port";
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16 .port_a_address_clear = "none";
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16 .port_a_address_width = 1;
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16 .port_a_byte_enable_clear = "none";
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16 .port_a_byte_enable_clock = "none";
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16 .port_a_data_in_clear = "none";
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16 .port_a_data_out_clear = "none";
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16 .port_a_data_out_clock = "none";
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16 .port_a_data_width = 10;
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16 .port_a_first_address = 0;
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16 .port_a_first_bit_number = 16;
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16 .port_a_last_address = 1;
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16 .port_a_logical_ram_depth = 2;
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16 .port_a_logical_ram_width = 46;
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16 .port_a_write_enable_clear = "none";
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16 .port_b_address_clear = "none";
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16 .port_b_address_clock = "clock0";
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16 .port_b_address_width = 1;
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16 .port_b_byte_enable_clear = "none";
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16 .port_b_data_in_clear = "none";
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16 .port_b_data_out_clear = "clear0";
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16 .port_b_data_out_clock = "clock0";
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16 .port_b_data_width = 10;
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16 .port_b_first_address = 0;
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16 .port_b_first_bit_number = 16;
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16 .port_b_last_address = 1;
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16 .port_b_logical_ram_depth = 2;
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16 .port_b_logical_ram_width = 46;
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16 .port_b_read_enable_write_enable_clear = "none";
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16 .port_b_read_enable_write_enable_clock = "clock0";
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16 .ram_block_type = "M4K";
defparam \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCFF_X71_Y26_N13
cycloneii_lcell_ff \PC|inst31 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instPC|inst93~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|inst31~regout ));

// Location: LCFF_X71_Y26_N17
cycloneii_lcell_ff \PC|inst29 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\instPC|inst91~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|inst29~regout ));

// Location: LCFF_X67_Y26_N21
cycloneii_lcell_ff \PC|inst19 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instPC|inst65~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|inst19~regout ));

// Location: LCFF_X70_Y26_N13
cycloneii_lcell_ff \PC|inst13 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\PC|inst13~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|inst13~regout ));

// Location: LCFF_X65_Y26_N21
cycloneii_lcell_ff \inst10|inst14|inst30 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|inst13|inst30~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst14|inst30~regout ));

// Location: LCFF_X67_Y26_N13
cycloneii_lcell_ff \inst10|inst14|inst18 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|inst13|inst18~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst14|inst18~regout ));

// Location: LCFF_X61_Y25_N17
cycloneii_lcell_ff \inst10|inst13|inst30 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst25|inst30|inst1~1_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst13|inst30~regout ));

// Location: LCFF_X66_Y26_N31
cycloneii_lcell_ff \inst10|inst13|inst18 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst25|inst18|inst1~combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst13|inst18~regout ));

// Location: LCCOMB_X61_Y25_N10
cycloneii_lcell_comb \inst25|inst31|inst1~0 (
// Equation(s):
// \inst25|inst31|inst1~0_combout  = (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16~portbdataout  & ((\inst9|inst27|inst9~regout ) # (!\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a44 ))) # 
// (!\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16~portbdataout  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a44 ) # (!\inst9|inst27|inst9~regout )))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16~portbdataout ),
	.datab(vcc),
	.datac(\inst9|inst27|inst9~regout ),
	.datad(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a44 ),
	.cin(gnd),
	.combout(\inst25|inst31|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst31|inst1~0 .lut_mask = 16'hF5AF;
defparam \inst25|inst31|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N16
cycloneii_lcell_comb \inst17|inst11~0 (
// Equation(s):
// \inst17|inst11~0_combout  = (\inst10|inst8|inst8~regout ) # ((\inst10|inst8|inst7~regout ) # ((\inst10|inst8|inst~regout ) # (\inst10|inst8|inst6~regout )))

	.dataa(\inst10|inst8|inst8~regout ),
	.datab(\inst10|inst8|inst7~regout ),
	.datac(\inst10|inst8|inst~regout ),
	.datad(\inst10|inst8|inst6~regout ),
	.cin(gnd),
	.combout(\inst17|inst11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|inst11~0 .lut_mask = 16'hFFFE;
defparam \inst17|inst11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y24_N15
cycloneii_lcell_ff \inst9|inst22|inst7 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst9|inst22|inst7~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst22|inst7~regout ));

// Location: LCFF_X61_Y24_N21
cycloneii_lcell_ff \inst9|inst22|inst (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst9|inst21|inst~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst22|inst~regout ));

// Location: LCFF_X61_Y24_N13
cycloneii_lcell_ff \inst9|inst22|inst9 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst9|inst21|inst9~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst22|inst9~regout ));

// Location: LCCOMB_X61_Y24_N20
cycloneii_lcell_comb \inst17|inst68~2 (
// Equation(s):
// \inst17|inst68~2_combout  = (\inst9|inst22|inst9~regout  & (\inst10|inst8|inst9~regout  & (\inst9|inst22|inst~regout  $ (!\inst10|inst8|inst~regout )))) # (!\inst9|inst22|inst9~regout  & (!\inst10|inst8|inst9~regout  & (\inst9|inst22|inst~regout  $ 
// (!\inst10|inst8|inst~regout ))))

	.dataa(\inst9|inst22|inst9~regout ),
	.datab(\inst10|inst8|inst9~regout ),
	.datac(\inst9|inst22|inst~regout ),
	.datad(\inst10|inst8|inst~regout ),
	.cin(gnd),
	.combout(\inst17|inst68~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|inst68~2 .lut_mask = 16'h9009;
defparam \inst17|inst68~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y26_N13
cycloneii_lcell_ff \inst10|inst6|inst3 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|inst|inst3~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst6|inst3~regout ));

// Location: LCCOMB_X65_Y26_N14
cycloneii_lcell_comb \inst12|inst2|inst10 (
// Equation(s):
// \inst12|inst2|inst10~combout  = (\inst10|inst6|inst3~regout  & \inst17|inst68~combout )

	.dataa(vcc),
	.datab(\inst10|inst6|inst3~regout ),
	.datac(vcc),
	.datad(\inst17|inst68~combout ),
	.cin(gnd),
	.combout(\inst12|inst2|inst10~combout ),
	.cout());
// synopsys translate_off
defparam \inst12|inst2|inst10 .lut_mask = 16'hCC00;
defparam \inst12|inst2|inst10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N12
cycloneii_lcell_comb \inst23|inst16~0 (
// Equation(s):
// \inst23|inst16~0_combout  = (\inst23|inst45~3_combout  & ((\inst10|inst6|inst3~regout ) # ((\inst9|inst20|inst3~regout  & \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a11 )))) # (!\inst23|inst45~3_combout  & (\inst9|inst20|inst3~regout  
// & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a11 ))))

	.dataa(\inst23|inst45~3_combout ),
	.datab(\inst9|inst20|inst3~regout ),
	.datac(\inst10|inst6|inst3~regout ),
	.datad(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a11 ),
	.cin(gnd),
	.combout(\inst23|inst16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|inst16~0 .lut_mask = 16'hECA0;
defparam \inst23|inst16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N16
cycloneii_lcell_comb \inst2|inst6|inst5|5~0 (
// Equation(s):
// \inst2|inst6|inst5|5~0_combout  = \inst23|inst16~0_combout  $ (((\inst9|inst20|inst1~regout  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a11 ) # (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a14 )))))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a11 ),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a14 ),
	.datac(\inst9|inst20|inst1~regout ),
	.datad(\inst23|inst16~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst6|inst5|5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst6|inst5|5~0 .lut_mask = 16'h1FE0;
defparam \inst2|inst6|inst5|5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N10
cycloneii_lcell_comb \inst2|inst6|inst3|6~0 (
// Equation(s):
// \inst2|inst6|inst3|6~0_combout  = (\inst13|inst3~combout  & ((\inst2|inst6|inst5|5~0_combout ) # (\inst12|inst2|inst10~combout  $ (\inst13|inst4~combout )))) # (!\inst13|inst3~combout  & (\inst2|inst6|inst5|5~0_combout  & (\inst12|inst2|inst10~combout  $ 
// (\inst13|inst4~combout ))))

	.dataa(\inst12|inst2|inst10~combout ),
	.datab(\inst13|inst3~combout ),
	.datac(\inst13|inst4~combout ),
	.datad(\inst2|inst6|inst5|5~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst6|inst3|6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst6|inst3|6~0 .lut_mask = 16'hDE48;
defparam \inst2|inst6|inst3|6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y25_N3
cycloneii_lcell_ff \inst10|inst6|inst6 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|inst|inst6~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst6|inst6~regout ));

// Location: LCCOMB_X65_Y25_N6
cycloneii_lcell_comb \inst12|inst2|inst23 (
// Equation(s):
// \inst12|inst2|inst23~combout  = (\inst10|inst6|inst6~regout  & \inst17|inst68~combout )

	.dataa(vcc),
	.datab(\inst10|inst6|inst6~regout ),
	.datac(\inst17|inst68~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst12|inst2|inst23~combout ),
	.cout());
// synopsys translate_off
defparam \inst12|inst2|inst23 .lut_mask = 16'hC0C0;
defparam \inst12|inst2|inst23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N2
cycloneii_lcell_comb \inst23|inst19~0 (
// Equation(s):
// \inst23|inst19~0_combout  = (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a8  & ((\inst9|inst20|inst3~regout ) # ((\inst10|inst6|inst6~regout  & \inst23|inst45~3_combout )))) # 
// (!\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a8  & (((\inst10|inst6|inst6~regout  & \inst23|inst45~3_combout ))))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a8 ),
	.datab(\inst9|inst20|inst3~regout ),
	.datac(\inst10|inst6|inst6~regout ),
	.datad(\inst23|inst45~3_combout ),
	.cin(gnd),
	.combout(\inst23|inst19~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|inst19~0 .lut_mask = 16'hF888;
defparam \inst23|inst19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N18
cycloneii_lcell_comb \inst2|inst9|inst5|5~0 (
// Equation(s):
// \inst2|inst9|inst5|5~0_combout  = \inst23|inst19~0_combout  $ (((\inst9|inst20|inst1~regout  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a14 ) # (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a11 )))))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a14 ),
	.datab(\inst9|inst20|inst1~regout ),
	.datac(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a11 ),
	.datad(\inst23|inst19~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst9|inst5|5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst9|inst5|5~0 .lut_mask = 16'h37C8;
defparam \inst2|inst9|inst5|5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N12
cycloneii_lcell_comb \inst2|inst9|inst3|6~0 (
// Equation(s):
// \inst2|inst9|inst3|6~0_combout  = (\inst13|inst3~combout  & ((\inst2|inst9|inst5|5~0_combout ) # (\inst13|inst4~combout  $ (\inst12|inst2|inst23~combout )))) # (!\inst13|inst3~combout  & (\inst2|inst9|inst5|5~0_combout  & (\inst13|inst4~combout  $ 
// (\inst12|inst2|inst23~combout ))))

	.dataa(\inst13|inst4~combout ),
	.datab(\inst13|inst3~combout ),
	.datac(\inst12|inst2|inst23~combout ),
	.datad(\inst2|inst9|inst5|5~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst9|inst3|6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst9|inst3|6~0 .lut_mask = 16'hDE48;
defparam \inst2|inst9|inst3|6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y26_N27
cycloneii_lcell_ff \inst10|inst6|inst9 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|inst|inst9~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst6|inst9~regout ));

// Location: LCCOMB_X62_Y26_N2
cycloneii_lcell_comb \inst12|inst2|inst31 (
// Equation(s):
// \inst12|inst2|inst31~combout  = (\inst17|inst68~combout  & \inst10|inst6|inst9~regout )

	.dataa(vcc),
	.datab(\inst17|inst68~combout ),
	.datac(vcc),
	.datad(\inst10|inst6|inst9~regout ),
	.cin(gnd),
	.combout(\inst12|inst2|inst31~combout ),
	.cout());
// synopsys translate_off
defparam \inst12|inst2|inst31 .lut_mask = 16'hCC00;
defparam \inst12|inst2|inst31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N26
cycloneii_lcell_comb \inst23|inst39~0 (
// Equation(s):
// \inst23|inst39~0_combout  = (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a5  & ((\inst9|inst20|inst3~regout ) # ((\inst10|inst6|inst9~regout  & \inst23|inst45~3_combout )))) # 
// (!\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a5  & (((\inst10|inst6|inst9~regout  & \inst23|inst45~3_combout ))))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a5 ),
	.datab(\inst9|inst20|inst3~regout ),
	.datac(\inst10|inst6|inst9~regout ),
	.datad(\inst23|inst45~3_combout ),
	.cin(gnd),
	.combout(\inst23|inst39~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|inst39~0 .lut_mask = 16'hF888;
defparam \inst23|inst39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N8
cycloneii_lcell_comb \inst2|inst12|inst5|5~0 (
// Equation(s):
// \inst2|inst12|inst5|5~0_combout  = \inst23|inst39~0_combout  $ (((\inst9|inst20|inst1~regout  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a14 ) # (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a11 )))))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a14 ),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a11 ),
	.datac(\inst9|inst20|inst1~regout ),
	.datad(\inst23|inst39~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst12|inst5|5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|inst5|5~0 .lut_mask = 16'h1FE0;
defparam \inst2|inst12|inst5|5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N10
cycloneii_lcell_comb \inst2|inst12|inst3|6~0 (
// Equation(s):
// \inst2|inst12|inst3|6~0_combout  = (\inst13|inst3~combout  & ((\inst2|inst12|inst5|5~0_combout ) # (\inst13|inst4~combout  $ (\inst12|inst2|inst31~combout )))) # (!\inst13|inst3~combout  & (\inst2|inst12|inst5|5~0_combout  & (\inst13|inst4~combout  $ 
// (\inst12|inst2|inst31~combout ))))

	.dataa(\inst13|inst3~combout ),
	.datab(\inst13|inst4~combout ),
	.datac(\inst2|inst12|inst5|5~0_combout ),
	.datad(\inst12|inst2|inst31~combout ),
	.cin(gnd),
	.combout(\inst2|inst12|inst3|6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst12|inst3|6~0 .lut_mask = 16'hB2E8;
defparam \inst2|inst12|inst3|6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y26_N19
cycloneii_lcell_ff \inst10|inst6|inst12 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|inst|inst12~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst6|inst12~regout ));

// Location: LCCOMB_X60_Y26_N12
cycloneii_lcell_comb \inst12|inst2|inst37 (
// Equation(s):
// \inst12|inst2|inst37~combout  = (\inst17|inst68~combout  & \inst10|inst6|inst12~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst17|inst68~combout ),
	.datad(\inst10|inst6|inst12~regout ),
	.cin(gnd),
	.combout(\inst12|inst2|inst37~combout ),
	.cout());
// synopsys translate_off
defparam \inst12|inst2|inst37 .lut_mask = 16'hF000;
defparam \inst12|inst2|inst37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N18
cycloneii_lcell_comb \inst23|inst42~0 (
// Equation(s):
// \inst23|inst42~0_combout  = (\inst9|inst20|inst3~regout  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a2 ) # ((\inst23|inst45~3_combout  & \inst10|inst6|inst12~regout )))) # (!\inst9|inst20|inst3~regout  & (\inst23|inst45~3_combout  
// & (\inst10|inst6|inst12~regout )))

	.dataa(\inst9|inst20|inst3~regout ),
	.datab(\inst23|inst45~3_combout ),
	.datac(\inst10|inst6|inst12~regout ),
	.datad(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a2 ),
	.cin(gnd),
	.combout(\inst23|inst42~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|inst42~0 .lut_mask = 16'hEAC0;
defparam \inst23|inst42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N8
cycloneii_lcell_comb \inst2|inst15|inst5|5~0 (
// Equation(s):
// \inst2|inst15|inst5|5~0_combout  = \inst23|inst42~0_combout  $ (((\inst9|inst20|inst1~regout  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a11 ) # (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a14 )))))

	.dataa(\inst9|inst20|inst1~regout ),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a11 ),
	.datac(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a14 ),
	.datad(\inst23|inst42~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst15|inst5|5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst15|inst5|5~0 .lut_mask = 16'h57A8;
defparam \inst2|inst15|inst5|5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N10
cycloneii_lcell_comb \inst2|inst15|inst3|6~0 (
// Equation(s):
// \inst2|inst15|inst3|6~0_combout  = (\inst2|inst15|inst5|5~0_combout  & ((\inst13|inst3~combout ) # (\inst12|inst2|inst37~combout  $ (\inst13|inst4~combout )))) # (!\inst2|inst15|inst5|5~0_combout  & (\inst13|inst3~combout  & (\inst12|inst2|inst37~combout  
// $ (\inst13|inst4~combout ))))

	.dataa(\inst12|inst2|inst37~combout ),
	.datab(\inst2|inst15|inst5|5~0_combout ),
	.datac(\inst13|inst4~combout ),
	.datad(\inst13|inst3~combout ),
	.cin(gnd),
	.combout(\inst2|inst15|inst3|6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst15|inst3|6~0 .lut_mask = 16'hDE48;
defparam \inst2|inst15|inst3|6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y26_N1
cycloneii_lcell_ff \inst10|inst6|inst13 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|inst|inst13~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst6|inst13~regout ));

// Location: LCCOMB_X61_Y26_N14
cycloneii_lcell_comb \inst12|inst2|inst46 (
// Equation(s):
// \inst12|inst2|inst46~combout  = (\inst10|inst6|inst13~regout  & \inst17|inst68~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst10|inst6|inst13~regout ),
	.datad(\inst17|inst68~combout ),
	.cin(gnd),
	.combout(\inst12|inst2|inst46~combout ),
	.cout());
// synopsys translate_off
defparam \inst12|inst2|inst46 .lut_mask = 16'hF000;
defparam \inst12|inst2|inst46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N0
cycloneii_lcell_comb \inst23|inst43~0 (
// Equation(s):
// \inst23|inst43~0_combout  = (\inst9|inst20|inst3~regout  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a1 ) # ((\inst23|inst45~3_combout  & \inst10|inst6|inst13~regout )))) # (!\inst9|inst20|inst3~regout  & (\inst23|inst45~3_combout  
// & (\inst10|inst6|inst13~regout )))

	.dataa(\inst9|inst20|inst3~regout ),
	.datab(\inst23|inst45~3_combout ),
	.datac(\inst10|inst6|inst13~regout ),
	.datad(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a1 ),
	.cin(gnd),
	.combout(\inst23|inst43~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|inst43~0 .lut_mask = 16'hEAC0;
defparam \inst23|inst43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N2
cycloneii_lcell_comb \inst2|inst16|inst5|5~0 (
// Equation(s):
// \inst2|inst16|inst5|5~0_combout  = \inst23|inst43~0_combout  $ (((\inst9|inst20|inst1~regout  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a11 ) # (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a14 )))))

	.dataa(\inst9|inst20|inst1~regout ),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a11 ),
	.datac(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a14 ),
	.datad(\inst23|inst43~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst16|inst5|5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst16|inst5|5~0 .lut_mask = 16'h57A8;
defparam \inst2|inst16|inst5|5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N4
cycloneii_lcell_comb \inst2|inst16|inst3|6~0 (
// Equation(s):
// \inst2|inst16|inst3|6~0_combout  = (\inst2|inst16|inst5|5~0_combout  & ((\inst13|inst3~combout ) # (\inst12|inst2|inst46~combout  $ (\inst13|inst4~combout )))) # (!\inst2|inst16|inst5|5~0_combout  & (\inst13|inst3~combout  & (\inst12|inst2|inst46~combout  
// $ (\inst13|inst4~combout ))))

	.dataa(\inst12|inst2|inst46~combout ),
	.datab(\inst2|inst16|inst5|5~0_combout ),
	.datac(\inst13|inst4~combout ),
	.datad(\inst13|inst3~combout ),
	.cin(gnd),
	.combout(\inst2|inst16|inst3|6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst16|inst3|6~0 .lut_mask = 16'hDE48;
defparam \inst2|inst16|inst3|6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y26_N29
cycloneii_lcell_ff \inst10|inst6|inst14 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|inst|inst14~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst6|inst14~regout ));

// Location: LCCOMB_X61_Y26_N22
cycloneii_lcell_comb \inst12|inst2|inst48 (
// Equation(s):
// \inst12|inst2|inst48~combout  = (\inst10|inst6|inst14~regout  & \inst17|inst68~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst10|inst6|inst14~regout ),
	.datad(\inst17|inst68~combout ),
	.cin(gnd),
	.combout(\inst12|inst2|inst48~combout ),
	.cout());
// synopsys translate_off
defparam \inst12|inst2|inst48 .lut_mask = 16'hF000;
defparam \inst12|inst2|inst48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N28
cycloneii_lcell_comb \inst23|inst44~0 (
// Equation(s):
// \inst23|inst44~0_combout  = (\inst9|inst20|inst3~regout  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0~portbdataout ) # ((\inst23|inst45~3_combout  & \inst10|inst6|inst14~regout )))) # (!\inst9|inst20|inst3~regout  & 
// (\inst23|inst45~3_combout  & (\inst10|inst6|inst14~regout )))

	.dataa(\inst9|inst20|inst3~regout ),
	.datab(\inst23|inst45~3_combout ),
	.datac(\inst10|inst6|inst14~regout ),
	.datad(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst23|inst44~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|inst44~0 .lut_mask = 16'hEAC0;
defparam \inst23|inst44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N12
cycloneii_lcell_comb \inst2|inst17|inst5|5~0 (
// Equation(s):
// \inst2|inst17|inst5|5~0_combout  = \inst23|inst44~0_combout  $ (((\inst9|inst20|inst1~regout  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a11 ) # (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a14 )))))

	.dataa(\inst9|inst20|inst1~regout ),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a11 ),
	.datac(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a14 ),
	.datad(\inst23|inst44~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst17|inst5|5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst17|inst5|5~0 .lut_mask = 16'h57A8;
defparam \inst2|inst17|inst5|5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N26
cycloneii_lcell_comb \inst2|inst17|inst3|6~0 (
// Equation(s):
// \inst2|inst17|inst3|6~0_combout  = (\inst2|inst17|inst5|5~0_combout  & ((\inst13|inst3~combout ) # (\inst13|inst4~combout  $ (\inst12|inst2|inst48~combout )))) # (!\inst2|inst17|inst5|5~0_combout  & (\inst13|inst3~combout  & (\inst13|inst4~combout  $ 
// (\inst12|inst2|inst48~combout ))))

	.dataa(\inst2|inst17|inst5|5~0_combout ),
	.datab(\inst13|inst3~combout ),
	.datac(\inst13|inst4~combout ),
	.datad(\inst12|inst2|inst48~combout ),
	.cin(gnd),
	.combout(\inst2|inst17|inst3|6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst17|inst3|6~0 .lut_mask = 16'h8EE8;
defparam \inst2|inst17|inst3|6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y26_N7
cycloneii_lcell_ff \inst10|inst6|inst15 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|inst|inst15~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst6|inst15~regout ));

// Location: LCCOMB_X60_Y26_N18
cycloneii_lcell_comb \inst12|inst2|inst50 (
// Equation(s):
// \inst12|inst2|inst50~combout  = (\inst17|inst68~combout  & \inst10|inst6|inst15~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst17|inst68~combout ),
	.datad(\inst10|inst6|inst15~regout ),
	.cin(gnd),
	.combout(\inst12|inst2|inst50~combout ),
	.cout());
// synopsys translate_off
defparam \inst12|inst2|inst50 .lut_mask = 16'hF000;
defparam \inst12|inst2|inst50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N6
cycloneii_lcell_comb \inst23|inst45~4 (
// Equation(s):
// \inst23|inst45~4_combout  = (\inst9|inst20|inst3~regout  & ((\inst9|inst27|inst9~regout ) # ((\inst23|inst45~3_combout  & \inst10|inst6|inst15~regout )))) # (!\inst9|inst20|inst3~regout  & (\inst23|inst45~3_combout  & (\inst10|inst6|inst15~regout )))

	.dataa(\inst9|inst20|inst3~regout ),
	.datab(\inst23|inst45~3_combout ),
	.datac(\inst10|inst6|inst15~regout ),
	.datad(\inst9|inst27|inst9~regout ),
	.cin(gnd),
	.combout(\inst23|inst45~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|inst45~4 .lut_mask = 16'hEAC0;
defparam \inst23|inst45~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N24
cycloneii_lcell_comb \inst2|inst18|inst5|5~0 (
// Equation(s):
// \inst2|inst18|inst5|5~0_combout  = \inst23|inst45~4_combout  $ (((\inst9|inst20|inst1~regout  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a11 ) # (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a14 )))))

	.dataa(\inst9|inst20|inst1~regout ),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a11 ),
	.datac(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a14 ),
	.datad(\inst23|inst45~4_combout ),
	.cin(gnd),
	.combout(\inst2|inst18|inst5|5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst18|inst5|5~0 .lut_mask = 16'h57A8;
defparam \inst2|inst18|inst5|5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N16
cycloneii_lcell_comb \inst2|inst18|inst3|6~0 (
// Equation(s):
// \inst2|inst18|inst3|6~0_combout  = (\inst2|inst18|inst5|5~0_combout  & ((\inst13|inst3~combout ) # (\inst13|inst4~combout  $ (\inst12|inst2|inst50~combout )))) # (!\inst2|inst18|inst5|5~0_combout  & (\inst13|inst3~combout  & (\inst13|inst4~combout  $ 
// (\inst12|inst2|inst50~combout ))))

	.dataa(\inst2|inst18|inst5|5~0_combout ),
	.datab(\inst13|inst3~combout ),
	.datac(\inst13|inst4~combout ),
	.datad(\inst12|inst2|inst50~combout ),
	.cin(gnd),
	.combout(\inst2|inst18|inst3|6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst18|inst3|6~0 .lut_mask = 16'h8EE8;
defparam \inst2|inst18|inst3|6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N30
cycloneii_lcell_comb \inst2|inst391~3 (
// Equation(s):
// \inst2|inst391~3_combout  = (\inst2|inst18|inst3|6~0_combout ) # ((\inst2|inst17|inst3|6~0_combout ) # ((\inst2|inst16|inst3|6~0_combout ) # (\inst2|inst15|inst3|6~0_combout )))

	.dataa(\inst2|inst18|inst3|6~0_combout ),
	.datab(\inst2|inst17|inst3|6~0_combout ),
	.datac(\inst2|inst16|inst3|6~0_combout ),
	.datad(\inst2|inst15|inst3|6~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst391~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst391~3 .lut_mask = 16'hFFFE;
defparam \inst2|inst391~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N14
cycloneii_lcell_comb \inst25|inst30|inst1~0 (
// Equation(s):
// \inst25|inst30|inst1~0_combout  = (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a43  & ((\inst9|inst27|inst9~regout ) # (!\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16~portbdataout ))) # 
// (!\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a43  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16~portbdataout ) # (!\inst9|inst27|inst9~regout )))

	.dataa(vcc),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a43 ),
	.datac(\inst9|inst27|inst9~regout ),
	.datad(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16~portbdataout ),
	.cin(gnd),
	.combout(\inst25|inst30|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst30|inst1~0 .lut_mask = 16'hF3CF;
defparam \inst25|inst30|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N16
cycloneii_lcell_comb \inst25|inst30|inst1~1 (
// Equation(s):
// \inst25|inst30|inst1~1_combout  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a44  $ (((!\inst25|inst30|inst1~0_combout  & (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16~portbdataout  $ 
// (!\inst25|inst27|inst4~0_combout )))))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16~portbdataout ),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a44 ),
	.datac(\inst25|inst30|inst1~0_combout ),
	.datad(\inst25|inst27|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst25|inst30|inst1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst30|inst1~1 .lut_mask = 16'hC6C9;
defparam \inst25|inst30|inst1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N30
cycloneii_lcell_comb \inst25|inst18|inst1 (
// Equation(s):
// \inst25|inst18|inst1~combout  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a38  $ (((\inst9|inst27|inst9~regout  & (!\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a22  & !\inst25|inst16|inst4~0_combout )) # 
// (!\inst9|inst27|inst9~regout  & (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a22  & \inst25|inst16|inst4~0_combout ))))

	.dataa(\inst9|inst27|inst9~regout ),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a38 ),
	.datac(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a22 ),
	.datad(\inst25|inst16|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst25|inst18|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst18|inst1 .lut_mask = 16'h9CC6;
defparam \inst25|inst18|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N8
cycloneii_lcell_comb \inst25|inst15|inst1~0 (
// Equation(s):
// \inst25|inst15|inst1~0_combout  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a24  $ (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a1 )

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a24 ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a1 ),
	.cin(gnd),
	.combout(\inst25|inst15|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst15|inst1~0 .lut_mask = 16'h55AA;
defparam \inst25|inst15|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N6
cycloneii_lcell_comb \inst25|inst4|inst4~0 (
// Equation(s):
// \inst25|inst4|inst4~0_combout  = (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a37  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a12 ) # (\inst25|inst3|inst4~0_combout ))) # 
// (!\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a37  & (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a12  & \inst25|inst3|inst4~0_combout ))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a37 ),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a12 ),
	.datac(vcc),
	.datad(\inst25|inst3|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst25|inst4|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst4|inst4~0 .lut_mask = 16'hEE88;
defparam \inst25|inst4|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y24_N13
cycloneii_lcell_ff \inst7|inst6|inst30 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst7|inst6|inst30~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst6|inst30~regout ));

// Location: LCFF_X63_Y24_N11
cycloneii_lcell_ff \inst7|inst6|inst28 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst7|inst5|inst28~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst6|inst28~regout ));

// Location: LCFF_X56_Y24_N27
cycloneii_lcell_ff \inst9|inst21|inst7 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst7|inst6|inst23~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst21|inst7~regout ));

// Location: LCFF_X61_Y24_N5
cycloneii_lcell_ff \inst9|inst21|inst (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst7|inst6|inst21~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst21|inst~regout ));

// Location: LCFF_X61_Y24_N15
cycloneii_lcell_ff \inst9|inst21|inst9 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst9|inst21|inst9~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst21|inst9~regout ));

// Location: LCFF_X65_Y26_N11
cycloneii_lcell_ff \inst10|inst|inst3 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst2|inst6|inst3|6~0_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst|inst3~regout ));

// Location: LCFF_X65_Y25_N13
cycloneii_lcell_ff \inst10|inst|inst6 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst2|inst9|inst3|6~0_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst|inst6~regout ));

// Location: LCFF_X62_Y26_N11
cycloneii_lcell_ff \inst10|inst|inst9 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst2|inst12|inst3|6~0_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst|inst9~regout ));

// Location: LCFF_X61_Y26_N11
cycloneii_lcell_ff \inst10|inst|inst12 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst2|inst15|inst3|6~0_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst|inst12~regout ));

// Location: LCFF_X61_Y26_N5
cycloneii_lcell_ff \inst10|inst|inst13 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst2|inst16|inst3|6~0_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst|inst13~regout ));

// Location: LCFF_X61_Y26_N27
cycloneii_lcell_ff \inst10|inst|inst14 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst2|inst17|inst3|6~0_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst|inst14~regout ));

// Location: LCFF_X61_Y26_N17
cycloneii_lcell_ff \inst10|inst|inst15 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst2|inst18|inst3|6~0_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst|inst15~regout ));

// Location: LCFF_X56_Y24_N23
cycloneii_lcell_ff \inst7|inst5|inst30 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst22|altsyncram_component|auto_generated|mux2|result_node[30]~1_combout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst5|inst30~regout ));

// Location: LCFF_X63_Y24_N9
cycloneii_lcell_ff \inst7|inst5|inst28 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst7|inst5|inst28~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst5|inst28~regout ));

// Location: LCCOMB_X63_Y24_N8
cycloneii_lcell_comb \inst7|inst5|inst28~feeder (
// Equation(s):
// \inst7|inst5|inst28~feeder_combout  = \inst22|altsyncram_component|auto_generated|mux2|result_node[28]~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst22|altsyncram_component|auto_generated|mux2|result_node[28]~3_combout ),
	.cin(gnd),
	.combout(\inst7|inst5|inst28~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst5|inst28~feeder .lut_mask = 16'hFF00;
defparam \inst7|inst5|inst28~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N14
cycloneii_lcell_comb \inst9|inst21|inst9~feeder (
// Equation(s):
// \inst9|inst21|inst9~feeder_combout  = \inst7|inst6|inst25~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst7|inst6|inst25~regout ),
	.cin(gnd),
	.combout(\inst9|inst21|inst9~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst21|inst9~feeder .lut_mask = 16'hFF00;
defparam \inst9|inst21|inst9~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N14
cycloneii_lcell_comb \inst9|inst22|inst7~feeder (
// Equation(s):
// \inst9|inst22|inst7~feeder_combout  = \inst9|inst21|inst7~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst9|inst21|inst7~regout ),
	.cin(gnd),
	.combout(\inst9|inst22|inst7~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst22|inst7~feeder .lut_mask = 16'hFF00;
defparam \inst9|inst22|inst7~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N12
cycloneii_lcell_comb \inst7|inst6|inst30~feeder (
// Equation(s):
// \inst7|inst6|inst30~feeder_combout  = \inst7|inst5|inst30~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst7|inst5|inst30~regout ),
	.cin(gnd),
	.combout(\inst7|inst6|inst30~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst6|inst30~feeder .lut_mask = 16'hFF00;
defparam \inst7|inst6|inst30~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N12
cycloneii_lcell_comb \PC|inst13~feeder (
// Equation(s):
// \PC|inst13~feeder_combout  = \instPC|inst43~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\instPC|inst43~2_combout ),
	.cin(gnd),
	.combout(\PC|inst13~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC|inst13~feeder .lut_mask = 16'hFF00;
defparam \PC|inst13~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLK));
// synopsys translate_off
defparam \CLK~I .input_async_reset = "none";
defparam \CLK~I .input_power_up = "low";
defparam \CLK~I .input_register_mode = "none";
defparam \CLK~I .input_sync_reset = "none";
defparam \CLK~I .oe_async_reset = "none";
defparam \CLK~I .oe_power_up = "low";
defparam \CLK~I .oe_register_mode = "none";
defparam \CLK~I .oe_sync_reset = "none";
defparam \CLK~I .operation_mode = "input";
defparam \CLK~I .output_async_reset = "none";
defparam \CLK~I .output_power_up = "low";
defparam \CLK~I .output_register_mode = "none";
defparam \CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \CLK~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLK~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~clkctrl_outclk ));
// synopsys translate_off
defparam \CLK~clkctrl .clock_type = "global clock";
defparam \CLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X56_Y24_N19
cycloneii_lcell_ff \inst22|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PC|inst12~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst22|altsyncram_component|auto_generated|address_reg_a [0]));

// Location: LCCOMB_X56_Y24_N2
cycloneii_lcell_comb \inst22|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder (
// Equation(s):
// \inst22|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout  = \inst22|altsyncram_component|auto_generated|address_reg_a [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst22|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst22|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \inst22|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y24_N3
cycloneii_lcell_ff \inst22|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst22|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst22|altsyncram_component|auto_generated|out_address_reg_a [0]));

// Location: LCCOMB_X65_Y24_N14
cycloneii_lcell_comb \inst7|inst5|inst14_rtl_0|auto_generated|cntr3|counter_comb_bita1~0 (
// Equation(s):
// \inst7|inst5|inst14_rtl_0|auto_generated|cntr3|counter_comb_bita1~0_combout  = !\inst7|inst5|inst14_rtl_0|auto_generated|cntr3|counter_comb_bita1~COUT 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst7|inst5|inst14_rtl_0|auto_generated|cntr3|counter_comb_bita1~COUT ),
	.combout(\inst7|inst5|inst14_rtl_0|auto_generated|cntr3|counter_comb_bita1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst5|inst14_rtl_0|auto_generated|cntr3|counter_comb_bita1~0 .lut_mask = 16'h0F0F;
defparam \inst7|inst5|inst14_rtl_0|auto_generated|cntr3|counter_comb_bita1~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N28
cycloneii_lcell_comb \inst7|inst5|inst14_rtl_0|auto_generated|dffe4~feeder (
// Equation(s):
// \inst7|inst5|inst14_rtl_0|auto_generated|dffe4~feeder_combout  = \inst7|inst5|inst14_rtl_0|auto_generated|cntr3|counter_comb_bita1~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst7|inst5|inst14_rtl_0|auto_generated|cntr3|counter_comb_bita1~0_combout ),
	.cin(gnd),
	.combout(\inst7|inst5|inst14_rtl_0|auto_generated|dffe4~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst5|inst14_rtl_0|auto_generated|dffe4~feeder .lut_mask = 16'hFF00;
defparam \inst7|inst5|inst14_rtl_0|auto_generated|dffe4~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneii_clkctrl \inst26~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst26~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst26~clkctrl_outclk ));
// synopsys translate_off
defparam \inst26~clkctrl .clock_type = "global clock";
defparam \inst26~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X65_Y24_N29
cycloneii_lcell_ff \inst7|inst5|inst14_rtl_0|auto_generated|dffe4 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst7|inst5|inst14_rtl_0|auto_generated|dffe4~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst5|inst14_rtl_0|auto_generated|dffe4~regout ));

// Location: LCCOMB_X63_Y26_N18
cycloneii_lcell_comb \inst7|inst5|inst14_rtl_0|auto_generated|cntr1|counter_comb_bita0 (
// Equation(s):
// \inst7|inst5|inst14_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout  = !\inst7|inst5|inst14_rtl_0|auto_generated|cntr1|safe_q [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst7|inst5|inst14_rtl_0|auto_generated|cntr1|safe_q [0]),
	.cin(gnd),
	.combout(\inst7|inst5|inst14_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst5|inst14_rtl_0|auto_generated|cntr1|counter_comb_bita0 .lut_mask = 16'h00FF;
defparam \inst7|inst5|inst14_rtl_0|auto_generated|cntr1|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X63_Y26_N19
cycloneii_lcell_ff \inst7|inst5|inst14_rtl_0|auto_generated|cntr1|counter_reg_bit6a[0] (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst7|inst5|inst14_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst5|inst14_rtl_0|auto_generated|cntr1|safe_q [0]));

// Location: LCCOMB_X63_Y26_N2
cycloneii_lcell_comb \inst8|inst3|inst1 (
// Equation(s):
// \inst8|inst3|inst1~combout  = \PC|inst2~regout  $ (\PC|inst3~regout )

	.dataa(\PC|inst2~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\PC|inst3~regout ),
	.cin(gnd),
	.combout(\inst8|inst3|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst3|inst1 .lut_mask = 16'h55AA;
defparam \inst8|inst3|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N12
cycloneii_lcell_comb \inst8|inst11|inst1 (
// Equation(s):
// \inst8|inst11|inst1~combout  = \PC|inst11~regout  $ (((\inst8|inst8|inst2~combout  & (\PC|inst9~regout  & \PC|inst10~regout ))))

	.dataa(\inst8|inst8|inst2~combout ),
	.datab(\PC|inst9~regout ),
	.datac(\PC|inst11~regout ),
	.datad(\PC|inst10~regout ),
	.cin(gnd),
	.combout(\inst8|inst11|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst11|inst1 .lut_mask = 16'h78F0;
defparam \inst8|inst11|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y5
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a4 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a4 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000019E980000;
// synopsys translate_on

// Location: LCCOMB_X65_Y9_N16
cycloneii_lcell_comb \inst22|altsyncram_component|auto_generated|mux2|result_node[4]~27 (
// Equation(s):
// \inst22|altsyncram_component|auto_generated|mux2|result_node[4]~27_combout  = (\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst22|altsyncram_component|auto_generated|ram_block1a36~portadataout )) # 
// (!\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst22|altsyncram_component|auto_generated|ram_block1a4~portadataout )))

	.dataa(\inst22|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datab(vcc),
	.datac(\inst22|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst22|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\inst22|altsyncram_component|auto_generated|mux2|result_node[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[4]~27 .lut_mask = 16'hAFA0;
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y7
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a35 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a35 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a35 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y11
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a3 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a3 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000612307400;
// synopsys translate_on

// Location: LCCOMB_X56_Y11_N8
cycloneii_lcell_comb \inst22|altsyncram_component|auto_generated|mux2|result_node[3]~28 (
// Equation(s):
// \inst22|altsyncram_component|auto_generated|mux2|result_node[3]~28_combout  = (\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst22|altsyncram_component|auto_generated|ram_block1a35~portadataout )) # 
// (!\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst22|altsyncram_component|auto_generated|ram_block1a3~portadataout )))

	.dataa(vcc),
	.datab(\inst22|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datac(\inst22|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(\inst22|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst22|altsyncram_component|auto_generated|mux2|result_node[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[3]~28 .lut_mask = 16'hCCF0;
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y14
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a2 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a2 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000201D067C8;
// synopsys translate_on

// Location: LCCOMB_X65_Y15_N8
cycloneii_lcell_comb \inst22|altsyncram_component|auto_generated|mux2|result_node[2]~29 (
// Equation(s):
// \inst22|altsyncram_component|auto_generated|mux2|result_node[2]~29_combout  = (\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst22|altsyncram_component|auto_generated|ram_block1a34~portadataout )) # 
// (!\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst22|altsyncram_component|auto_generated|ram_block1a2~portadataout )))

	.dataa(\inst22|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datab(vcc),
	.datac(\inst22|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst22|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\inst22|altsyncram_component|auto_generated|mux2|result_node[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[2]~29 .lut_mask = 16'hAFA0;
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y16
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a1 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a1 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000094333B20;
// synopsys translate_on

// Location: M4K_X64_Y17
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a33 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a33 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a33 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N8
cycloneii_lcell_comb \inst22|altsyncram_component|auto_generated|mux2|result_node[1]~30 (
// Equation(s):
// \inst22|altsyncram_component|auto_generated|mux2|result_node[1]~30_combout  = (\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst22|altsyncram_component|auto_generated|ram_block1a33~portadataout ))) # 
// (!\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst22|altsyncram_component|auto_generated|ram_block1a1~portadataout ))

	.dataa(vcc),
	.datab(\inst22|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datac(\inst22|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst22|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.cin(gnd),
	.combout(\inst22|altsyncram_component|auto_generated|mux2|result_node[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[1]~30 .lut_mask = 16'hFC0C;
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y9
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a0 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a0 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011A181;
// synopsys translate_on

// Location: M4K_X55_Y6
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a32 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a32 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a32 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y9_N16
cycloneii_lcell_comb \inst22|altsyncram_component|auto_generated|mux2|result_node[0]~31 (
// Equation(s):
// \inst22|altsyncram_component|auto_generated|mux2|result_node[0]~31_combout  = (\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst22|altsyncram_component|auto_generated|ram_block1a32~portadataout ))) # 
// (!\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst22|altsyncram_component|auto_generated|ram_block1a0~portadataout ))

	.dataa(vcc),
	.datab(\inst22|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst22|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(\inst22|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.cin(gnd),
	.combout(\inst22|altsyncram_component|auto_generated|mux2|result_node[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[0]~31 .lut_mask = 16'hFC30;
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y25_N9
cycloneii_lcell_ff \inst9|inst27|inst9 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst9|inst26|inst9~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst27|inst9~regout ));

// Location: LCCOMB_X67_Y26_N18
cycloneii_lcell_comb \inst8|inst20|inst2 (
// Equation(s):
// \inst8|inst20|inst2~combout  = (\PC|inst19~regout  & (\PC|inst20~regout  & (\PC|inst18~regout  & \inst8|inst17|inst2~combout )))

	.dataa(\PC|inst19~regout ),
	.datab(\PC|inst20~regout ),
	.datac(\PC|inst18~regout ),
	.datad(\inst8|inst17|inst2~combout ),
	.cin(gnd),
	.combout(\inst8|inst20|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst20|inst2 .lut_mask = 16'h8000;
defparam \inst8|inst20|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N30
cycloneii_lcell_comb \inst8|inst21|inst1 (
// Equation(s):
// \inst8|inst21|inst1~combout  = \PC|inst21~regout  $ (\inst8|inst20|inst2~combout )

	.dataa(vcc),
	.datab(\PC|inst21~regout ),
	.datac(vcc),
	.datad(\inst8|inst20|inst2~combout ),
	.cin(gnd),
	.combout(\inst8|inst21|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst21|inst1 .lut_mask = 16'h33CC;
defparam \inst8|inst21|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N10
cycloneii_lcell_comb \inst8|inst19|inst1 (
// Equation(s):
// \inst8|inst19|inst1~combout  = \PC|inst19~regout  $ (((\PC|inst18~regout  & \inst8|inst17|inst2~combout )))

	.dataa(\PC|inst19~regout ),
	.datab(vcc),
	.datac(\PC|inst18~regout ),
	.datad(\inst8|inst17|inst2~combout ),
	.cin(gnd),
	.combout(\inst8|inst19|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst19|inst1 .lut_mask = 16'h5AAA;
defparam \inst8|inst19|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N20
cycloneii_lcell_comb \inst8|inst15|inst1 (
// Equation(s):
// \inst8|inst15|inst1~combout  = \PC|inst15~regout  $ (\inst8|inst14|inst2~combout )

	.dataa(\PC|inst15~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|inst14|inst2~combout ),
	.cin(gnd),
	.combout(\inst8|inst15|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst15|inst1 .lut_mask = 16'h55AA;
defparam \inst8|inst15|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N0
cycloneii_lcell_comb \inst8|inst5|inst2 (
// Equation(s):
// \inst8|inst5|inst2~combout  = (\PC|inst2~regout  & (\PC|inst5~regout  & (\PC|inst3~regout  & \PC|inst4~regout )))

	.dataa(\PC|inst2~regout ),
	.datab(\PC|inst5~regout ),
	.datac(\PC|inst3~regout ),
	.datad(\PC|inst4~regout ),
	.cin(gnd),
	.combout(\inst8|inst5|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst5|inst2 .lut_mask = 16'h8000;
defparam \inst8|inst5|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N6
cycloneii_lcell_comb \inst8|inst8|inst2 (
// Equation(s):
// \inst8|inst8|inst2~combout  = (\PC|inst6~regout  & (\PC|inst7~regout  & (\inst8|inst5|inst2~combout  & \PC|inst8~regout )))

	.dataa(\PC|inst6~regout ),
	.datab(\PC|inst7~regout ),
	.datac(\inst8|inst5|inst2~combout ),
	.datad(\PC|inst8~regout ),
	.cin(gnd),
	.combout(\inst8|inst8|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst8|inst2 .lut_mask = 16'h8000;
defparam \inst8|inst8|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N2
cycloneii_lcell_comb \inst8|inst11|inst2 (
// Equation(s):
// \inst8|inst11|inst2~combout  = (\PC|inst11~regout  & (\PC|inst10~regout  & (\PC|inst9~regout  & \inst8|inst8|inst2~combout )))

	.dataa(\PC|inst11~regout ),
	.datab(\PC|inst10~regout ),
	.datac(\PC|inst9~regout ),
	.datad(\inst8|inst8|inst2~combout ),
	.cin(gnd),
	.combout(\inst8|inst11|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst11|inst2 .lut_mask = 16'h8000;
defparam \inst8|inst11|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N18
cycloneii_lcell_comb \inst8|inst14|inst1 (
// Equation(s):
// \inst8|inst14|inst1~combout  = \PC|inst14~regout  $ (((\PC|inst13~regout  & (\PC|inst12~regout  & \inst8|inst11|inst2~combout ))))

	.dataa(\PC|inst13~regout ),
	.datab(\PC|inst14~regout ),
	.datac(\PC|inst12~regout ),
	.datad(\inst8|inst11|inst2~combout ),
	.cin(gnd),
	.combout(\inst8|inst14|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst14|inst1 .lut_mask = 16'h6CCC;
defparam \inst8|inst14|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N20
cycloneii_lcell_comb \inst8|inst13|inst1 (
// Equation(s):
// \inst8|inst13|inst1~combout  = \PC|inst13~regout  $ (((\PC|inst12~regout  & \inst8|inst11|inst2~combout )))

	.dataa(\PC|inst13~regout ),
	.datab(vcc),
	.datac(\PC|inst12~regout ),
	.datad(\inst8|inst11|inst2~combout ),
	.cin(gnd),
	.combout(\inst8|inst13|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst13|inst1 .lut_mask = 16'h5AAA;
defparam \inst8|inst13|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N22
cycloneii_lcell_comb \inst8|inst12|inst1 (
// Equation(s):
// \inst8|inst12|inst1~combout  = \PC|inst12~regout  $ (\inst8|inst11|inst2~combout )

	.dataa(\PC|inst12~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst8|inst11|inst2~combout ),
	.cin(gnd),
	.combout(\inst8|inst12|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst12|inst1 .lut_mask = 16'h55AA;
defparam \inst8|inst12|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N20
cycloneii_lcell_comb \inst8|inst10|inst1 (
// Equation(s):
// \inst8|inst10|inst1~combout  = \PC|inst10~regout  $ (((\PC|inst9~regout  & \inst8|inst8|inst2~combout )))

	.dataa(\PC|inst10~regout ),
	.datab(vcc),
	.datac(\PC|inst9~regout ),
	.datad(\inst8|inst8|inst2~combout ),
	.cin(gnd),
	.combout(\inst8|inst10|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst10|inst1 .lut_mask = 16'h5AAA;
defparam \inst8|inst10|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N28
cycloneii_lcell_comb \inst8|inst9|inst1 (
// Equation(s):
// \inst8|inst9|inst1~combout  = \PC|inst9~regout  $ (\inst8|inst8|inst2~combout )

	.dataa(vcc),
	.datab(\PC|inst9~regout ),
	.datac(vcc),
	.datad(\inst8|inst8|inst2~combout ),
	.cin(gnd),
	.combout(\inst8|inst9|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst9|inst1 .lut_mask = 16'h33CC;
defparam \inst8|inst9|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N26
cycloneii_lcell_comb \inst8|inst8|inst1 (
// Equation(s):
// \inst8|inst8|inst1~combout  = \PC|inst8~regout  $ (((\inst8|inst5|inst2~combout  & (\PC|inst7~regout  & \PC|inst6~regout ))))

	.dataa(\inst8|inst5|inst2~combout ),
	.datab(\PC|inst7~regout ),
	.datac(\PC|inst6~regout ),
	.datad(\PC|inst8~regout ),
	.cin(gnd),
	.combout(\inst8|inst8|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst8|inst1 .lut_mask = 16'h7F80;
defparam \inst8|inst8|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N10
cycloneii_lcell_comb \inst8|inst7|inst1 (
// Equation(s):
// \inst8|inst7|inst1~combout  = \PC|inst7~regout  $ (((\PC|inst6~regout  & \inst8|inst5|inst2~combout )))

	.dataa(vcc),
	.datab(\PC|inst6~regout ),
	.datac(\inst8|inst5|inst2~combout ),
	.datad(\PC|inst7~regout ),
	.cin(gnd),
	.combout(\inst8|inst7|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst7|inst1 .lut_mask = 16'h3FC0;
defparam \inst8|inst7|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N14
cycloneii_lcell_comb \inst8|inst6|inst1 (
// Equation(s):
// \inst8|inst6|inst1~combout  = \inst8|inst5|inst2~combout  $ (\PC|inst6~regout )

	.dataa(\inst8|inst5|inst2~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\PC|inst6~regout ),
	.cin(gnd),
	.combout(\inst8|inst6|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst6|inst1 .lut_mask = 16'h55AA;
defparam \inst8|inst6|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N10
cycloneii_lcell_comb \inst8|inst5|inst1 (
// Equation(s):
// \inst8|inst5|inst1~combout  = \PC|inst5~regout  $ (((\PC|inst2~regout  & (\PC|inst4~regout  & \PC|inst3~regout ))))

	.dataa(\PC|inst2~regout ),
	.datab(\PC|inst4~regout ),
	.datac(\PC|inst3~regout ),
	.datad(\PC|inst5~regout ),
	.cin(gnd),
	.combout(\inst8|inst5|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst5|inst1 .lut_mask = 16'h7F80;
defparam \inst8|inst5|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N30
cycloneii_lcell_comb \PC|inst2~_wirecell (
// Equation(s):
// \PC|inst2~_wirecell_combout  = !\PC|inst2~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PC|inst2~regout ),
	.cin(gnd),
	.combout(\PC|inst2~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \PC|inst2~_wirecell .lut_mask = 16'h00FF;
defparam \PC|inst2~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N22
cycloneii_lcell_comb \inst8|inst4|inst1 (
// Equation(s):
// \inst8|inst4|inst1~combout  = \PC|inst4~regout  $ (((\PC|inst2~regout  & \PC|inst3~regout )))

	.dataa(\PC|inst2~regout ),
	.datab(\PC|inst3~regout ),
	.datac(vcc),
	.datad(\PC|inst4~regout ),
	.cin(gnd),
	.combout(\inst8|inst4|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst4|inst1 .lut_mask = 16'h7788;
defparam \inst8|inst4|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N4
cycloneii_lcell_comb \inst25|inst12|inst4~1 (
// Equation(s):
// \inst25|inst12|inst4~1_combout  = (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a4 ) # (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a27 )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a4 ),
	.datad(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a27 ),
	.cin(gnd),
	.combout(\inst25|inst12|inst4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst12|inst4~1 .lut_mask = 16'hFFF0;
defparam \inst25|inst12|inst4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N30
cycloneii_lcell_comb \inst25|inst10|inst4~1 (
// Equation(s):
// \inst25|inst10|inst4~1_combout  = (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a29  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a6 ) # (\inst25|inst10|inst4~0_combout ))) # 
// (!\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a29  & (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a6  & \inst25|inst10|inst4~0_combout ))

	.dataa(vcc),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a29 ),
	.datac(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a6 ),
	.datad(\inst25|inst10|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst25|inst10|inst4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst10|inst4~1 .lut_mask = 16'hFCC0;
defparam \inst25|inst10|inst4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N0
cycloneii_lcell_comb \inst25|inst12|inst4~2 (
// Equation(s):
// \inst25|inst12|inst4~2_combout  = (\inst25|inst12|inst4~1_combout  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a28  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a5 ) # (\inst25|inst10|inst4~1_combout ))) # 
// (!\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a28  & (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a5  & \inst25|inst10|inst4~1_combout ))))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a28 ),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a5 ),
	.datac(\inst25|inst12|inst4~1_combout ),
	.datad(\inst25|inst10|inst4~1_combout ),
	.cin(gnd),
	.combout(\inst25|inst12|inst4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst12|inst4~2 .lut_mask = 16'hE080;
defparam \inst25|inst12|inst4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N26
cycloneii_lcell_comb \inst25|inst13|inst4~0 (
// Equation(s):
// \inst25|inst13|inst4~0_combout  = (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a26  & ((\inst25|inst12|inst4~0_combout ) # ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a3 ) # (\inst25|inst12|inst4~2_combout )))) # 
// (!\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a26  & (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a3  & ((\inst25|inst12|inst4~0_combout ) # (\inst25|inst12|inst4~2_combout ))))

	.dataa(\inst25|inst12|inst4~0_combout ),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a26 ),
	.datac(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a3 ),
	.datad(\inst25|inst12|inst4~2_combout ),
	.cin(gnd),
	.combout(\inst25|inst13|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst13|inst4~0 .lut_mask = 16'hFCE8;
defparam \inst25|inst13|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N10
cycloneii_lcell_comb \inst25|inst14|inst1 (
// Equation(s):
// \inst25|inst14|inst1~combout  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a25  $ (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a2  $ (\inst25|inst13|inst4~0_combout ))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a25 ),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a2 ),
	.datac(\inst25|inst13|inst4~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst25|inst14|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst14|inst1 .lut_mask = 16'h9696;
defparam \inst25|inst14|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y24_N11
cycloneii_lcell_ff \inst10|inst13|inst14 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst25|inst14|inst1~combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst13|inst14~regout ));

// Location: LCFF_X70_Y26_N25
cycloneii_lcell_ff \inst10|inst14|inst14 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|inst13|inst14~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst14|inst14~regout ));

// Location: LCCOMB_X70_Y26_N24
cycloneii_lcell_comb \instPC|inst44~2 (
// Equation(s):
// \instPC|inst44~2_combout  = (\inst10|FLIPFLOP~regout  & ((\inst10|inst9|inst~regout  & (\inst10|inst14|inst14~regout )) # (!\inst10|inst9|inst~regout  & ((\inst8|inst14|inst1~combout ))))) # (!\inst10|FLIPFLOP~regout  & (((\inst8|inst14|inst1~combout ))))

	.dataa(\inst10|FLIPFLOP~regout ),
	.datab(\inst10|inst9|inst~regout ),
	.datac(\inst10|inst14|inst14~regout ),
	.datad(\inst8|inst14|inst1~combout ),
	.cin(gnd),
	.combout(\instPC|inst44~2_combout ),
	.cout());
// synopsys translate_off
defparam \instPC|inst44~2 .lut_mask = 16'hF780;
defparam \instPC|inst44~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y26_N15
cycloneii_lcell_ff \PC|inst14 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instPC|inst44~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|inst14~regout ));

// Location: LCCOMB_X69_Y26_N4
cycloneii_lcell_comb \inst8|inst14|inst2 (
// Equation(s):
// \inst8|inst14|inst2~combout  = (\PC|inst13~regout  & (\PC|inst12~regout  & (\PC|inst14~regout  & \inst8|inst11|inst2~combout )))

	.dataa(\PC|inst13~regout ),
	.datab(\PC|inst12~regout ),
	.datac(\PC|inst14~regout ),
	.datad(\inst8|inst11|inst2~combout ),
	.cin(gnd),
	.combout(\inst8|inst14|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst14|inst2 .lut_mask = 16'h8000;
defparam \inst8|inst14|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N12
cycloneii_lcell_comb \inst8|inst16|inst1 (
// Equation(s):
// \inst8|inst16|inst1~combout  = \PC|inst16~regout  $ (((\PC|inst15~regout  & \inst8|inst14|inst2~combout )))

	.dataa(\PC|inst15~regout ),
	.datab(\inst8|inst14|inst2~combout ),
	.datac(vcc),
	.datad(\PC|inst16~regout ),
	.cin(gnd),
	.combout(\inst8|inst16|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst16|inst1 .lut_mask = 16'h7788;
defparam \inst8|inst16|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N6
cycloneii_lcell_comb \inst25|inst15|inst4~1 (
// Equation(s):
// \inst25|inst15|inst4~1_combout  = (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a24 ) # (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a1 )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a24 ),
	.datad(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a1 ),
	.cin(gnd),
	.combout(\inst25|inst15|inst4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst15|inst4~1 .lut_mask = 16'hFFF0;
defparam \inst25|inst15|inst4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N16
cycloneii_lcell_comb \inst25|inst15|inst4~2 (
// Equation(s):
// \inst25|inst15|inst4~2_combout  = (\inst25|inst15|inst4~1_combout  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a2  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a25 ) # (\inst25|inst13|inst4~0_combout ))) # 
// (!\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a2  & (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a25  & \inst25|inst13|inst4~0_combout ))))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a2 ),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a25 ),
	.datac(\inst25|inst15|inst4~1_combout ),
	.datad(\inst25|inst13|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst25|inst15|inst4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst15|inst4~2 .lut_mask = 16'hE080;
defparam \inst25|inst15|inst4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N0
cycloneii_lcell_comb \inst25|inst15|inst4~0 (
// Equation(s):
// \inst25|inst15|inst4~0_combout  = (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a24  & \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a1 )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a24 ),
	.datad(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a1 ),
	.cin(gnd),
	.combout(\inst25|inst15|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst15|inst4~0 .lut_mask = 16'hF000;
defparam \inst25|inst15|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N2
cycloneii_lcell_comb \inst25|inst16|inst1 (
// Equation(s):
// \inst25|inst16|inst1~combout  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0~portbdataout  $ (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a23  $ (((\inst25|inst15|inst4~2_combout ) # (\inst25|inst15|inst4~0_combout 
// ))))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0~portbdataout ),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a23 ),
	.datac(\inst25|inst15|inst4~2_combout ),
	.datad(\inst25|inst15|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst25|inst16|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst16|inst1 .lut_mask = 16'h9996;
defparam \inst25|inst16|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y25_N3
cycloneii_lcell_ff \inst10|inst13|inst16 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst25|inst16|inst1~combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst13|inst16~regout ));

// Location: LCFF_X67_Y26_N5
cycloneii_lcell_ff \inst10|inst14|inst16 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|inst13|inst16~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst14|inst16~regout ));

// Location: LCCOMB_X67_Y26_N4
cycloneii_lcell_comb \instPC|inst54~2 (
// Equation(s):
// \instPC|inst54~2_combout  = (\inst10|inst9|inst~regout  & ((\inst10|FLIPFLOP~regout  & (\inst10|inst14|inst16~regout )) # (!\inst10|FLIPFLOP~regout  & ((\inst8|inst16|inst1~combout ))))) # (!\inst10|inst9|inst~regout  & (((\inst8|inst16|inst1~combout ))))

	.dataa(\inst10|inst9|inst~regout ),
	.datab(\inst10|FLIPFLOP~regout ),
	.datac(\inst10|inst14|inst16~regout ),
	.datad(\inst8|inst16|inst1~combout ),
	.cin(gnd),
	.combout(\instPC|inst54~2_combout ),
	.cout());
// synopsys translate_off
defparam \instPC|inst54~2 .lut_mask = 16'hF780;
defparam \instPC|inst54~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y26_N1
cycloneii_lcell_ff \PC|inst16 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instPC|inst54~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|inst16~regout ));

// Location: LCCOMB_X67_Y26_N0
cycloneii_lcell_comb \inst8|inst17|inst1 (
// Equation(s):
// \inst8|inst17|inst1~combout  = \PC|inst17~regout  $ (((\PC|inst15~regout  & (\PC|inst16~regout  & \inst8|inst14|inst2~combout ))))

	.dataa(\PC|inst15~regout ),
	.datab(\PC|inst17~regout ),
	.datac(\PC|inst16~regout ),
	.datad(\inst8|inst14|inst2~combout ),
	.cin(gnd),
	.combout(\inst8|inst17|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst17|inst1 .lut_mask = 16'h6CCC;
defparam \inst8|inst17|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N2
cycloneii_lcell_comb \inst25|inst16|inst4~0 (
// Equation(s):
// \inst25|inst16|inst4~0_combout  = (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0~portbdataout  & ((\inst25|inst15|inst4~0_combout ) # ((\inst25|inst15|inst4~2_combout ) # 
// (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a23 )))) # (!\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0~portbdataout  & (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a23  & 
// ((\inst25|inst15|inst4~0_combout ) # (\inst25|inst15|inst4~2_combout ))))

	.dataa(\inst25|inst15|inst4~0_combout ),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0~portbdataout ),
	.datac(\inst25|inst15|inst4~2_combout ),
	.datad(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a23 ),
	.cin(gnd),
	.combout(\inst25|inst16|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst16|inst4~0 .lut_mask = 16'hFEC8;
defparam \inst25|inst16|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N6
cycloneii_lcell_comb \inst25|inst17|inst4~0 (
// Equation(s):
// \inst25|inst17|inst4~0_combout  = (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a22  & ((\inst9|inst27|inst9~regout ) # (\inst25|inst16|inst4~0_combout ))) # (!\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a22  & 
// (\inst9|inst27|inst9~regout  & \inst25|inst16|inst4~0_combout ))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a22 ),
	.datab(vcc),
	.datac(\inst9|inst27|inst9~regout ),
	.datad(\inst25|inst16|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst25|inst17|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst17|inst4~0 .lut_mask = 16'hFAA0;
defparam \inst25|inst17|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N4
cycloneii_lcell_comb \inst25|inst19|inst4~0 (
// Equation(s):
// \inst25|inst19|inst4~0_combout  = (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a21  & ((\inst9|inst27|inst9~regout ) # ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a38  & \inst25|inst17|inst4~0_combout )))) # 
// (!\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a21  & (\inst9|inst27|inst9~regout  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a38 ) # (\inst25|inst17|inst4~0_combout ))))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a21 ),
	.datab(\inst9|inst27|inst9~regout ),
	.datac(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a38 ),
	.datad(\inst25|inst17|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst25|inst19|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst19|inst4~0 .lut_mask = 16'hECC8;
defparam \inst25|inst19|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N18
cycloneii_lcell_comb \inst25|inst21|inst4~0 (
// Equation(s):
// \inst25|inst21|inst4~0_combout  = (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a20  & ((\inst9|inst27|inst9~regout ) # ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a39  & \inst25|inst19|inst4~0_combout )))) # 
// (!\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a20  & (\inst9|inst27|inst9~regout  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a39 ) # (\inst25|inst19|inst4~0_combout ))))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a20 ),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a39 ),
	.datac(\inst25|inst19|inst4~0_combout ),
	.datad(\inst9|inst27|inst9~regout ),
	.cin(gnd),
	.combout(\inst25|inst21|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst21|inst4~0 .lut_mask = 16'hFE80;
defparam \inst25|inst21|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N24
cycloneii_lcell_comb \inst25|inst22|inst1~0 (
// Equation(s):
// \inst25|inst22|inst1~0_combout  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a40  $ (\inst9|inst27|inst9~regout  $ (\inst25|inst21|inst4~0_combout ))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a40 ),
	.datab(vcc),
	.datac(\inst9|inst27|inst9~regout ),
	.datad(\inst25|inst21|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst25|inst22|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst22|inst1~0 .lut_mask = 16'hA55A;
defparam \inst25|inst22|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y25_N25
cycloneii_lcell_ff \inst10|inst13|inst22 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst25|inst22|inst1~0_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst13|inst22~regout ));

// Location: LCFF_X66_Y26_N3
cycloneii_lcell_ff \inst10|inst14|inst22 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|inst13|inst22~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst14|inst22~regout ));

// Location: LCCOMB_X66_Y26_N2
cycloneii_lcell_comb \instPC|inst68~2 (
// Equation(s):
// \instPC|inst68~2_combout  = (\inst10|FLIPFLOP~regout  & ((\inst10|inst9|inst~regout  & ((\inst10|inst14|inst22~regout ))) # (!\inst10|inst9|inst~regout  & (\inst8|inst22|inst1~combout )))) # (!\inst10|FLIPFLOP~regout  & (\inst8|inst22|inst1~combout ))

	.dataa(\inst8|inst22|inst1~combout ),
	.datab(\inst10|FLIPFLOP~regout ),
	.datac(\inst10|inst14|inst22~regout ),
	.datad(\inst10|inst9|inst~regout ),
	.cin(gnd),
	.combout(\instPC|inst68~2_combout ),
	.cout());
// synopsys translate_off
defparam \instPC|inst68~2 .lut_mask = 16'hE2AA;
defparam \instPC|inst68~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N14
cycloneii_lcell_comb \PC|inst22~feeder (
// Equation(s):
// \PC|inst22~feeder_combout  = \instPC|inst68~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\instPC|inst68~2_combout ),
	.cin(gnd),
	.combout(\PC|inst22~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC|inst22~feeder .lut_mask = 16'hFF00;
defparam \PC|inst22~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y26_N15
cycloneii_lcell_ff \PC|inst22 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\PC|inst22~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|inst22~regout ));

// Location: LCCOMB_X68_Y26_N28
cycloneii_lcell_comb \inst8|inst23|inst2 (
// Equation(s):
// \inst8|inst23|inst2~combout  = (\PC|inst21~regout  & (\PC|inst23~regout  & (\PC|inst22~regout  & \inst8|inst20|inst2~combout )))

	.dataa(\PC|inst21~regout ),
	.datab(\PC|inst23~regout ),
	.datac(\PC|inst22~regout ),
	.datad(\inst8|inst20|inst2~combout ),
	.cin(gnd),
	.combout(\inst8|inst23|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst23|inst2 .lut_mask = 16'h8000;
defparam \inst8|inst23|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N22
cycloneii_lcell_comb \inst8|inst24|inst1 (
// Equation(s):
// \inst8|inst24|inst1~combout  = \PC|inst24~regout  $ (\inst8|inst23|inst2~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\PC|inst24~regout ),
	.datad(\inst8|inst23|inst2~combout ),
	.cin(gnd),
	.combout(\inst8|inst24|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst24|inst1 .lut_mask = 16'h0FF0;
defparam \inst8|inst24|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N30
cycloneii_lcell_comb \inst25|inst25|inst4~0 (
// Equation(s):
// \inst25|inst25|inst4~0_combout  = (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a41  & ((\inst9|inst27|inst9~regout ) # ((\inst25|inst23|inst4~0_combout  & \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a18 )))) # 
// (!\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a41  & (\inst9|inst27|inst9~regout  & ((\inst25|inst23|inst4~0_combout ) # (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a18 ))))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a41 ),
	.datab(\inst9|inst27|inst9~regout ),
	.datac(\inst25|inst23|inst4~0_combout ),
	.datad(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a18 ),
	.cin(gnd),
	.combout(\inst25|inst25|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst25|inst4~0 .lut_mask = 16'hECC8;
defparam \inst25|inst25|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N14
cycloneii_lcell_comb \inst25|inst26|inst1~0 (
// Equation(s):
// \inst25|inst26|inst1~0_combout  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a42  $ (\inst9|inst27|inst9~regout  $ (\inst25|inst25|inst4~0_combout ))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a42 ),
	.datab(vcc),
	.datac(\inst9|inst27|inst9~regout ),
	.datad(\inst25|inst25|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst25|inst26|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst26|inst1~0 .lut_mask = 16'hA55A;
defparam \inst25|inst26|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y25_N15
cycloneii_lcell_ff \inst10|inst13|inst26 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst25|inst26|inst1~0_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst13|inst26~regout ));

// Location: LCCOMB_X66_Y26_N22
cycloneii_lcell_comb \inst10|inst14|inst26~feeder (
// Equation(s):
// \inst10|inst14|inst26~feeder_combout  = \inst10|inst13|inst26~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst10|inst13|inst26~regout ),
	.cin(gnd),
	.combout(\inst10|inst14|inst26~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst14|inst26~feeder .lut_mask = 16'hFF00;
defparam \inst10|inst14|inst26~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y26_N23
cycloneii_lcell_ff \inst10|inst14|inst26 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst10|inst14|inst26~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst14|inst26~regout ));

// Location: LCCOMB_X67_Y26_N8
cycloneii_lcell_comb \instPC|inst88~2 (
// Equation(s):
// \instPC|inst88~2_combout  = (\inst10|inst9|inst~regout  & ((\inst10|FLIPFLOP~regout  & (\inst10|inst14|inst26~regout )) # (!\inst10|FLIPFLOP~regout  & ((\inst8|inst26|inst1~combout ))))) # (!\inst10|inst9|inst~regout  & (((\inst8|inst26|inst1~combout ))))

	.dataa(\inst10|inst9|inst~regout ),
	.datab(\inst10|inst14|inst26~regout ),
	.datac(\inst8|inst26|inst1~combout ),
	.datad(\inst10|FLIPFLOP~regout ),
	.cin(gnd),
	.combout(\instPC|inst88~2_combout ),
	.cout());
// synopsys translate_off
defparam \instPC|inst88~2 .lut_mask = 16'hD8F0;
defparam \instPC|inst88~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y26_N9
cycloneii_lcell_ff \PC|inst26 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\instPC|inst88~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|inst26~regout ));

// Location: LCCOMB_X67_Y26_N26
cycloneii_lcell_comb \inst8|inst26|inst1 (
// Equation(s):
// \inst8|inst26|inst1~combout  = \PC|inst26~regout  $ (((\PC|inst25~regout  & (\PC|inst24~regout  & \inst8|inst23|inst2~combout ))))

	.dataa(\PC|inst25~regout ),
	.datab(\PC|inst24~regout ),
	.datac(\PC|inst26~regout ),
	.datad(\inst8|inst23|inst2~combout ),
	.cin(gnd),
	.combout(\inst8|inst26|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst26|inst1 .lut_mask = 16'h78F0;
defparam \inst8|inst26|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N6
cycloneii_lcell_comb \inst8|inst28|inst1 (
// Equation(s):
// \inst8|inst28|inst1~combout  = \PC|inst28~regout  $ (((\PC|inst27~regout  & \inst8|inst26|inst2~combout )))

	.dataa(vcc),
	.datab(\PC|inst28~regout ),
	.datac(\PC|inst27~regout ),
	.datad(\inst8|inst26|inst2~combout ),
	.cin(gnd),
	.combout(\inst8|inst28|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst28|inst1 .lut_mask = 16'h3CCC;
defparam \inst8|inst28|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N12
cycloneii_lcell_comb \inst8|inst30|inst1 (
// Equation(s):
// \inst8|inst30|inst1~combout  = \PC|inst30~regout  $ (\inst8|inst29|inst2~combout )

	.dataa(vcc),
	.datab(\PC|inst30~regout ),
	.datac(vcc),
	.datad(\inst8|inst29|inst2~combout ),
	.cin(gnd),
	.combout(\inst8|inst30|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst30|inst1 .lut_mask = 16'h33CC;
defparam \inst8|inst30|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y22
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a29 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a29 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a29 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000061B80403;
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N28
cycloneii_lcell_comb \inst22|altsyncram_component|auto_generated|mux2|result_node[29]~2 (
// Equation(s):
// \inst22|altsyncram_component|auto_generated|mux2|result_node[29]~2_combout  = (\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst22|altsyncram_component|auto_generated|ram_block1a61~portadataout )) # 
// (!\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst22|altsyncram_component|auto_generated|ram_block1a29~portadataout )))

	.dataa(\inst22|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datab(vcc),
	.datac(\inst22|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst22|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.cin(gnd),
	.combout(\inst22|altsyncram_component|auto_generated|mux2|result_node[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[29]~2 .lut_mask = 16'hAFA0;
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y24_N5
cycloneii_lcell_ff \inst7|inst5|inst29 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst22|altsyncram_component|auto_generated|mux2|result_node[29]~2_combout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst5|inst29~regout ));

// Location: LCFF_X63_Y24_N19
cycloneii_lcell_ff \inst7|inst6|inst29 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst7|inst5|inst29~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst6|inst29~regout ));

// Location: M4K_X84_Y24
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a27 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a27 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a27 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002110640D;
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N2
cycloneii_lcell_comb \inst22|altsyncram_component|auto_generated|mux2|result_node[27]~4 (
// Equation(s):
// \inst22|altsyncram_component|auto_generated|mux2|result_node[27]~4_combout  = (\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst22|altsyncram_component|auto_generated|ram_block1a59~portadataout )) # 
// (!\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst22|altsyncram_component|auto_generated|ram_block1a27~portadataout )))

	.dataa(\inst22|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datab(vcc),
	.datac(\inst22|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst22|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.cin(gnd),
	.combout(\inst22|altsyncram_component|auto_generated|mux2|result_node[27]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[27]~4 .lut_mask = 16'hAFA0;
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[27]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y24_N3
cycloneii_lcell_ff \inst7|inst5|inst27 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst22|altsyncram_component|auto_generated|mux2|result_node[27]~4_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst5|inst27~regout ));

// Location: LCFF_X63_Y24_N27
cycloneii_lcell_ff \inst7|inst6|inst27 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst7|inst5|inst27~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst6|inst27~regout ));

// Location: M4K_X64_Y20
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a58 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a58 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a58 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X84_Y20
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a26 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a26 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a26 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000260B0040F;
// synopsys translate_on

// Location: LCCOMB_X65_Y20_N20
cycloneii_lcell_comb \inst22|altsyncram_component|auto_generated|mux2|result_node[26]~5 (
// Equation(s):
// \inst22|altsyncram_component|auto_generated|mux2|result_node[26]~5_combout  = (\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst22|altsyncram_component|auto_generated|ram_block1a58~portadataout )) # 
// (!\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst22|altsyncram_component|auto_generated|ram_block1a26~portadataout )))

	.dataa(vcc),
	.datab(\inst22|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datac(\inst22|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst22|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.cin(gnd),
	.combout(\inst22|altsyncram_component|auto_generated|mux2|result_node[26]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[26]~5 .lut_mask = 16'hCFC0;
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[26]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N20
cycloneii_lcell_comb \inst7|inst5|inst26~feeder (
// Equation(s):
// \inst7|inst5|inst26~feeder_combout  = \inst22|altsyncram_component|auto_generated|mux2|result_node[26]~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst22|altsyncram_component|auto_generated|mux2|result_node[26]~5_combout ),
	.cin(gnd),
	.combout(\inst7|inst5|inst26~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst5|inst26~feeder .lut_mask = 16'hFF00;
defparam \inst7|inst5|inst26~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y24_N21
cycloneii_lcell_ff \inst7|inst5|inst26 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst7|inst5|inst26~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst5|inst26~regout ));

// Location: LCFF_X63_Y24_N15
cycloneii_lcell_ff \inst7|inst6|inst26 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst7|inst5|inst26~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst6|inst26~regout ));

// Location: LCCOMB_X63_Y24_N26
cycloneii_lcell_comb \inst20|inst10~0 (
// Equation(s):
// \inst20|inst10~0_combout  = (\inst7|inst6|inst31~regout  & (\inst7|inst6|inst27~regout  & \inst7|inst6|inst26~regout )) # (!\inst7|inst6|inst31~regout  & (!\inst7|inst6|inst27~regout  & !\inst7|inst6|inst26~regout ))

	.dataa(\inst7|inst6|inst31~regout ),
	.datab(vcc),
	.datac(\inst7|inst6|inst27~regout ),
	.datad(\inst7|inst6|inst26~regout ),
	.cin(gnd),
	.combout(\inst20|inst10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|inst10~0 .lut_mask = 16'hA005;
defparam \inst20|inst10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N18
cycloneii_lcell_comb \inst20|inst10~1 (
// Equation(s):
// \inst20|inst10~1_combout  = (!\inst7|inst6|inst28~regout  & (\inst20|inst20~0_combout  & (!\inst7|inst6|inst29~regout  & \inst20|inst10~0_combout )))

	.dataa(\inst7|inst6|inst28~regout ),
	.datab(\inst20|inst20~0_combout ),
	.datac(\inst7|inst6|inst29~regout ),
	.datad(\inst20|inst10~0_combout ),
	.cin(gnd),
	.combout(\inst20|inst10~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|inst10~1 .lut_mask = 16'h0400;
defparam \inst20|inst10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N28
cycloneii_lcell_comb \inst25|inst18|inst4~0 (
// Equation(s):
// \inst25|inst18|inst4~0_combout  = (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a22  & ((\inst9|inst27|inst9~regout ) # ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a38  & \inst25|inst16|inst4~0_combout )))) # 
// (!\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a22  & (\inst9|inst27|inst9~regout  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a38 ) # (\inst25|inst16|inst4~0_combout ))))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a22 ),
	.datab(\inst9|inst27|inst9~regout ),
	.datac(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a38 ),
	.datad(\inst25|inst16|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst25|inst18|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst18|inst4~0 .lut_mask = 16'hECC8;
defparam \inst25|inst18|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N22
cycloneii_lcell_comb \inst25|inst20|inst4~0 (
// Equation(s):
// \inst25|inst20|inst4~0_combout  = (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a21  & ((\inst9|inst27|inst9~regout ) # ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a39  & \inst25|inst18|inst4~0_combout )))) # 
// (!\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a21  & (\inst9|inst27|inst9~regout  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a39 ) # (\inst25|inst18|inst4~0_combout ))))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a21 ),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a39 ),
	.datac(\inst9|inst27|inst9~regout ),
	.datad(\inst25|inst18|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst25|inst20|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst20|inst4~0 .lut_mask = 16'hF8E0;
defparam \inst25|inst20|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N12
cycloneii_lcell_comb \inst25|inst22|inst4~0 (
// Equation(s):
// \inst25|inst22|inst4~0_combout  = (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a20  & ((\inst9|inst27|inst9~regout ) # ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a40  & \inst25|inst20|inst4~0_combout )))) # 
// (!\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a20  & (\inst9|inst27|inst9~regout  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a40 ) # (\inst25|inst20|inst4~0_combout ))))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a20 ),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a40 ),
	.datac(\inst9|inst27|inst9~regout ),
	.datad(\inst25|inst20|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst25|inst22|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst22|inst4~0 .lut_mask = 16'hF8E0;
defparam \inst25|inst22|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N6
cycloneii_lcell_comb \inst25|inst23|inst1~0 (
// Equation(s):
// \inst25|inst23|inst1~0_combout  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a19  $ (\inst9|inst27|inst9~regout  $ (\inst25|inst22|inst4~0_combout ))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a19 ),
	.datab(vcc),
	.datac(\inst9|inst27|inst9~regout ),
	.datad(\inst25|inst22|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst25|inst23|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst23|inst1~0 .lut_mask = 16'hA55A;
defparam \inst25|inst23|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y25_N7
cycloneii_lcell_ff \inst10|inst13|inst23 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst25|inst23|inst1~0_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst13|inst23~regout ));

// Location: LCFF_X66_Y26_N9
cycloneii_lcell_ff \inst10|inst14|inst23 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|inst13|inst23~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst14|inst23~regout ));

// Location: LCCOMB_X66_Y26_N8
cycloneii_lcell_comb \instPC|inst69~2 (
// Equation(s):
// \instPC|inst69~2_combout  = (\inst10|inst9|inst~regout  & ((\inst10|FLIPFLOP~regout  & (\inst10|inst14|inst23~regout )) # (!\inst10|FLIPFLOP~regout  & ((\inst8|inst23|inst1~combout ))))) # (!\inst10|inst9|inst~regout  & (((\inst8|inst23|inst1~combout ))))

	.dataa(\inst10|inst9|inst~regout ),
	.datab(\inst10|FLIPFLOP~regout ),
	.datac(\inst10|inst14|inst23~regout ),
	.datad(\inst8|inst23|inst1~combout ),
	.cin(gnd),
	.combout(\instPC|inst69~2_combout ),
	.cout());
// synopsys translate_off
defparam \instPC|inst69~2 .lut_mask = 16'hF780;
defparam \instPC|inst69~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y26_N21
cycloneii_lcell_ff \PC|inst23 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instPC|inst69~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|inst23~regout ));

// Location: LCCOMB_X68_Y26_N26
cycloneii_lcell_comb \inst8|inst23|inst1 (
// Equation(s):
// \inst8|inst23|inst1~combout  = \PC|inst23~regout  $ (((\PC|inst21~regout  & (\PC|inst22~regout  & \inst8|inst20|inst2~combout ))))

	.dataa(\PC|inst21~regout ),
	.datab(\PC|inst23~regout ),
	.datac(\PC|inst22~regout ),
	.datad(\inst8|inst20|inst2~combout ),
	.cin(gnd),
	.combout(\inst8|inst23|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst23|inst1 .lut_mask = 16'h6CCC;
defparam \inst8|inst23|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N26
cycloneii_lcell_comb \inst25|inst21|inst1~0 (
// Equation(s):
// \inst25|inst21|inst1~0_combout  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a20  $ (\inst9|inst27|inst9~regout  $ (\inst25|inst20|inst4~0_combout ))

	.dataa(vcc),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a20 ),
	.datac(\inst9|inst27|inst9~regout ),
	.datad(\inst25|inst20|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst25|inst21|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst21|inst1~0 .lut_mask = 16'hC33C;
defparam \inst25|inst21|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y25_N27
cycloneii_lcell_ff \inst10|inst13|inst21 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst25|inst21|inst1~0_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst13|inst21~regout ));

// Location: LCFF_X68_Y26_N13
cycloneii_lcell_ff \inst10|inst14|inst21 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|inst13|inst21~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst14|inst21~regout ));

// Location: LCCOMB_X68_Y26_N12
cycloneii_lcell_comb \instPC|inst67~0 (
// Equation(s):
// \instPC|inst67~0_combout  = (\inst26~combout  & (((\inst10|inst14|inst21~regout )))) # (!\inst26~combout  & (\PC|inst21~regout  $ (((\inst8|inst20|inst2~combout )))))

	.dataa(\PC|inst21~regout ),
	.datab(\inst26~combout ),
	.datac(\inst10|inst14|inst21~regout ),
	.datad(\inst8|inst20|inst2~combout ),
	.cin(gnd),
	.combout(\instPC|inst67~0_combout ),
	.cout());
// synopsys translate_off
defparam \instPC|inst67~0 .lut_mask = 16'hD1E2;
defparam \instPC|inst67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N10
cycloneii_lcell_comb \PC|inst21~feeder (
// Equation(s):
// \PC|inst21~feeder_combout  = \instPC|inst67~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\instPC|inst67~0_combout ),
	.cin(gnd),
	.combout(\PC|inst21~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC|inst21~feeder .lut_mask = 16'hFF00;
defparam \PC|inst21~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y26_N11
cycloneii_lcell_ff \PC|inst21 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\PC|inst21~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|inst21~regout ));

// Location: LCCOMB_X67_Y26_N16
cycloneii_lcell_comb \inst8|inst22|inst1 (
// Equation(s):
// \inst8|inst22|inst1~combout  = \PC|inst22~regout  $ (((\PC|inst21~regout  & \inst8|inst20|inst2~combout )))

	.dataa(\PC|inst22~regout ),
	.datab(\PC|inst21~regout ),
	.datac(vcc),
	.datad(\inst8|inst20|inst2~combout ),
	.cin(gnd),
	.combout(\inst8|inst22|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst22|inst1 .lut_mask = 16'h66AA;
defparam \inst8|inst22|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N4
cycloneii_lcell_comb \inst25|inst20|inst1~0 (
// Equation(s):
// \inst25|inst20|inst1~0_combout  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a39  $ (\inst9|inst27|inst9~regout  $ (\inst25|inst19|inst4~0_combout ))

	.dataa(vcc),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a39 ),
	.datac(\inst9|inst27|inst9~regout ),
	.datad(\inst25|inst19|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst25|inst20|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst20|inst1~0 .lut_mask = 16'hC33C;
defparam \inst25|inst20|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y25_N5
cycloneii_lcell_ff \inst10|inst13|inst20 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst25|inst20|inst1~0_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst13|inst20~regout ));

// Location: LCFF_X66_Y26_N29
cycloneii_lcell_ff \inst10|inst14|inst20 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|inst13|inst20~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst14|inst20~regout ));

// Location: LCCOMB_X66_Y26_N28
cycloneii_lcell_comb \instPC|inst66~2 (
// Equation(s):
// \instPC|inst66~2_combout  = (\inst10|inst9|inst~regout  & ((\inst10|FLIPFLOP~regout  & (\inst10|inst14|inst20~regout )) # (!\inst10|FLIPFLOP~regout  & ((\inst8|inst20|inst1~combout ))))) # (!\inst10|inst9|inst~regout  & (((\inst8|inst20|inst1~combout ))))

	.dataa(\inst10|inst9|inst~regout ),
	.datab(\inst10|FLIPFLOP~regout ),
	.datac(\inst10|inst14|inst20~regout ),
	.datad(\inst8|inst20|inst1~combout ),
	.cin(gnd),
	.combout(\instPC|inst66~2_combout ),
	.cout());
// synopsys translate_off
defparam \instPC|inst66~2 .lut_mask = 16'hF780;
defparam \instPC|inst66~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N16
cycloneii_lcell_comb \PC|inst20~feeder (
// Equation(s):
// \PC|inst20~feeder_combout  = \instPC|inst66~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\instPC|inst66~2_combout ),
	.cin(gnd),
	.combout(\PC|inst20~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC|inst20~feeder .lut_mask = 16'hFF00;
defparam \PC|inst20~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y26_N17
cycloneii_lcell_ff \PC|inst20 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\PC|inst20~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|inst20~regout ));

// Location: LCCOMB_X67_Y26_N2
cycloneii_lcell_comb \inst8|inst20|inst1 (
// Equation(s):
// \inst8|inst20|inst1~combout  = \PC|inst20~regout  $ (((\PC|inst19~regout  & (\PC|inst18~regout  & \inst8|inst17|inst2~combout ))))

	.dataa(\PC|inst19~regout ),
	.datab(\PC|inst20~regout ),
	.datac(\PC|inst18~regout ),
	.datad(\inst8|inst17|inst2~combout ),
	.cin(gnd),
	.combout(\inst8|inst20|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst20|inst1 .lut_mask = 16'h6CCC;
defparam \inst8|inst20|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N20
cycloneii_lcell_comb \inst25|inst23|inst4~0 (
// Equation(s):
// \inst25|inst23|inst4~0_combout  = (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a19  & ((\inst9|inst27|inst9~regout ) # ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a40  & \inst25|inst21|inst4~0_combout )))) # 
// (!\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a19  & (\inst9|inst27|inst9~regout  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a40 ) # (\inst25|inst21|inst4~0_combout ))))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a19 ),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a40 ),
	.datac(\inst9|inst27|inst9~regout ),
	.datad(\inst25|inst21|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst25|inst23|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst23|inst4~0 .lut_mask = 16'hF8E0;
defparam \inst25|inst23|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N22
cycloneii_lcell_comb \inst25|inst24|inst1~0 (
// Equation(s):
// \inst25|inst24|inst1~0_combout  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a41  $ (\inst9|inst27|inst9~regout  $ (\inst25|inst23|inst4~0_combout ))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a41 ),
	.datab(vcc),
	.datac(\inst9|inst27|inst9~regout ),
	.datad(\inst25|inst23|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst25|inst24|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst24|inst1~0 .lut_mask = 16'hA55A;
defparam \inst25|inst24|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y25_N23
cycloneii_lcell_ff \inst10|inst13|inst24 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst25|inst24|inst1~0_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst13|inst24~regout ));

// Location: LCFF_X68_Y26_N9
cycloneii_lcell_ff \inst10|inst14|inst24 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|inst13|inst24~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst14|inst24~regout ));

// Location: LCCOMB_X68_Y26_N8
cycloneii_lcell_comb \instPC|inst78~0 (
// Equation(s):
// \instPC|inst78~0_combout  = (\inst26~combout  & (((\inst10|inst14|inst24~regout )))) # (!\inst26~combout  & (\PC|inst24~regout  $ (((\inst8|inst23|inst2~combout )))))

	.dataa(\PC|inst24~regout ),
	.datab(\inst26~combout ),
	.datac(\inst10|inst14|inst24~regout ),
	.datad(\inst8|inst23|inst2~combout ),
	.cin(gnd),
	.combout(\instPC|inst78~0_combout ),
	.cout());
// synopsys translate_off
defparam \instPC|inst78~0 .lut_mask = 16'hD1E2;
defparam \instPC|inst78~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y26_N25
cycloneii_lcell_ff \PC|inst24 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instPC|inst78~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|inst24~regout ));

// Location: LCCOMB_X67_Y26_N28
cycloneii_lcell_comb \inst8|inst25|inst1 (
// Equation(s):
// \inst8|inst25|inst1~combout  = \PC|inst25~regout  $ (((\PC|inst24~regout  & \inst8|inst23|inst2~combout )))

	.dataa(\PC|inst25~regout ),
	.datab(\PC|inst24~regout ),
	.datac(vcc),
	.datad(\inst8|inst23|inst2~combout ),
	.cin(gnd),
	.combout(\inst8|inst25|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst25|inst1 .lut_mask = 16'h66AA;
defparam \inst8|inst25|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N10
cycloneii_lcell_comb \inst25|inst24|inst4~0 (
// Equation(s):
// \inst25|inst24|inst4~0_combout  = (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a41  & ((\inst9|inst27|inst9~regout ) # ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a19  & \inst25|inst22|inst4~0_combout )))) # 
// (!\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a41  & (\inst9|inst27|inst9~regout  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a19 ) # (\inst25|inst22|inst4~0_combout ))))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a41 ),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a19 ),
	.datac(\inst9|inst27|inst9~regout ),
	.datad(\inst25|inst22|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst25|inst24|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst24|inst4~0 .lut_mask = 16'hF8E0;
defparam \inst25|inst24|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N24
cycloneii_lcell_comb \inst25|inst25|inst1~0 (
// Equation(s):
// \inst25|inst25|inst1~0_combout  = \inst9|inst27|inst9~regout  $ (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a18  $ (\inst25|inst24|inst4~0_combout ))

	.dataa(\inst9|inst27|inst9~regout ),
	.datab(vcc),
	.datac(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a18 ),
	.datad(\inst25|inst24|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst25|inst25|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst25|inst1~0 .lut_mask = 16'hA55A;
defparam \inst25|inst25|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y25_N25
cycloneii_lcell_ff \inst10|inst13|inst25 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst25|inst25|inst1~0_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst13|inst25~regout ));

// Location: LCFF_X63_Y26_N21
cycloneii_lcell_ff \inst10|inst14|inst25 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|inst13|inst25~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst14|inst25~regout ));

// Location: LCCOMB_X67_Y26_N6
cycloneii_lcell_comb \instPC|inst87~2 (
// Equation(s):
// \instPC|inst87~2_combout  = (\inst10|inst9|inst~regout  & ((\inst10|FLIPFLOP~regout  & (\inst10|inst14|inst25~regout )) # (!\inst10|FLIPFLOP~regout  & ((\inst8|inst25|inst1~combout ))))) # (!\inst10|inst9|inst~regout  & (((\inst8|inst25|inst1~combout ))))

	.dataa(\inst10|inst9|inst~regout ),
	.datab(\inst10|inst14|inst25~regout ),
	.datac(\inst10|FLIPFLOP~regout ),
	.datad(\inst8|inst25|inst1~combout ),
	.cin(gnd),
	.combout(\instPC|inst87~2_combout ),
	.cout());
// synopsys translate_off
defparam \instPC|inst87~2 .lut_mask = 16'hDF80;
defparam \instPC|inst87~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y26_N7
cycloneii_lcell_ff \PC|inst25 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\instPC|inst87~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|inst25~regout ));

// Location: LCCOMB_X68_Y26_N2
cycloneii_lcell_comb \inst8|inst26|inst2 (
// Equation(s):
// \inst8|inst26|inst2~combout  = (\PC|inst26~regout  & (\PC|inst25~regout  & (\PC|inst24~regout  & \inst8|inst23|inst2~combout )))

	.dataa(\PC|inst26~regout ),
	.datab(\PC|inst25~regout ),
	.datac(\PC|inst24~regout ),
	.datad(\inst8|inst23|inst2~combout ),
	.cin(gnd),
	.combout(\inst8|inst26|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst26|inst2 .lut_mask = 16'h8000;
defparam \inst8|inst26|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N24
cycloneii_lcell_comb \inst8|inst27|inst1 (
// Equation(s):
// \inst8|inst27|inst1~combout  = \PC|inst27~regout  $ (\inst8|inst26|inst2~combout )

	.dataa(vcc),
	.datab(\PC|inst27~regout ),
	.datac(vcc),
	.datad(\inst8|inst26|inst2~combout ),
	.cin(gnd),
	.combout(\inst8|inst27|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst27|inst1 .lut_mask = 16'h33CC;
defparam \inst8|inst27|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N24
cycloneii_lcell_comb \inst25|inst26|inst4~0 (
// Equation(s):
// \inst25|inst26|inst4~0_combout  = (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a42  & ((\inst9|inst27|inst9~regout ) # ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a18  & \inst25|inst24|inst4~0_combout )))) # 
// (!\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a42  & (\inst9|inst27|inst9~regout  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a18 ) # (\inst25|inst24|inst4~0_combout ))))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a42 ),
	.datab(\inst9|inst27|inst9~regout ),
	.datac(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a18 ),
	.datad(\inst25|inst24|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst25|inst26|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst26|inst4~0 .lut_mask = 16'hECC8;
defparam \inst25|inst26|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N8
cycloneii_lcell_comb \inst25|inst27|inst1~0 (
// Equation(s):
// \inst25|inst27|inst1~0_combout  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a17  $ (\inst9|inst27|inst9~regout  $ (\inst25|inst26|inst4~0_combout ))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a17 ),
	.datab(\inst9|inst27|inst9~regout ),
	.datac(\inst25|inst26|inst4~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst25|inst27|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst27|inst1~0 .lut_mask = 16'h9696;
defparam \inst25|inst27|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y25_N9
cycloneii_lcell_ff \inst10|inst13|inst27 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst25|inst27|inst1~0_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst13|inst27~regout ));

// Location: LCFF_X67_Y26_N17
cycloneii_lcell_ff \inst10|inst14|inst27 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|inst13|inst27~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst14|inst27~regout ));

// Location: LCCOMB_X68_Y26_N30
cycloneii_lcell_comb \instPC|inst89~0 (
// Equation(s):
// \instPC|inst89~0_combout  = (\inst26~combout  & (\inst10|inst14|inst27~regout )) # (!\inst26~combout  & ((\PC|inst27~regout  $ (\inst8|inst26|inst2~combout ))))

	.dataa(\inst26~combout ),
	.datab(\inst10|inst14|inst27~regout ),
	.datac(\PC|inst27~regout ),
	.datad(\inst8|inst26|inst2~combout ),
	.cin(gnd),
	.combout(\instPC|inst89~0_combout ),
	.cout());
// synopsys translate_off
defparam \instPC|inst89~0 .lut_mask = 16'h8DD8;
defparam \instPC|inst89~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y26_N31
cycloneii_lcell_ff \PC|inst27 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\instPC|inst89~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|inst27~regout ));

// Location: LCCOMB_X71_Y26_N28
cycloneii_lcell_comb \inst8|inst29|inst2 (
// Equation(s):
// \inst8|inst29|inst2~combout  = (\PC|inst29~regout  & (\PC|inst28~regout  & (\PC|inst27~regout  & \inst8|inst26|inst2~combout )))

	.dataa(\PC|inst29~regout ),
	.datab(\PC|inst28~regout ),
	.datac(\PC|inst27~regout ),
	.datad(\inst8|inst26|inst2~combout ),
	.cin(gnd),
	.combout(\inst8|inst29|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst29|inst2 .lut_mask = 16'h8000;
defparam \inst8|inst29|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N26
cycloneii_lcell_comb \instPC|inst92~0 (
// Equation(s):
// \instPC|inst92~0_combout  = (\inst26~combout  & (\inst10|inst14|inst30~regout )) # (!\inst26~combout  & ((\PC|inst30~regout  $ (\inst8|inst29|inst2~combout ))))

	.dataa(\inst10|inst14|inst30~regout ),
	.datab(\inst26~combout ),
	.datac(\PC|inst30~regout ),
	.datad(\inst8|inst29|inst2~combout ),
	.cin(gnd),
	.combout(\instPC|inst92~0_combout ),
	.cout());
// synopsys translate_off
defparam \instPC|inst92~0 .lut_mask = 16'h8BB8;
defparam \instPC|inst92~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y26_N27
cycloneii_lcell_ff \PC|inst30 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\instPC|inst92~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|inst30~regout ));

// Location: LCCOMB_X71_Y26_N10
cycloneii_lcell_comb \inst8|inst31|inst1 (
// Equation(s):
// \inst8|inst31|inst1~combout  = \PC|inst31~regout  $ (((\PC|inst30~regout  & \inst8|inst29|inst2~combout )))

	.dataa(\PC|inst31~regout ),
	.datab(\PC|inst30~regout ),
	.datac(vcc),
	.datad(\inst8|inst29|inst2~combout ),
	.cin(gnd),
	.combout(\inst8|inst31|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst31|inst1 .lut_mask = 16'h66AA;
defparam \inst8|inst31|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N0
cycloneii_lcell_comb \inst25|inst11|inst1 (
// Equation(s):
// \inst25|inst11|inst1~combout  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a28  $ (\inst25|inst10|inst4~1_combout  $ (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a5 ))

	.dataa(vcc),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a28 ),
	.datac(\inst25|inst10|inst4~1_combout ),
	.datad(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a5 ),
	.cin(gnd),
	.combout(\inst25|inst11|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst11|inst1 .lut_mask = 16'hC33C;
defparam \inst25|inst11|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y26_N1
cycloneii_lcell_ff \inst10|inst13|inst11 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst25|inst11|inst1~combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst13|inst11~regout ));

// Location: LCFF_X69_Y26_N31
cycloneii_lcell_ff \inst10|inst14|inst11 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|inst13|inst11~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst14|inst11~regout ));

// Location: LCCOMB_X69_Y26_N30
cycloneii_lcell_comb \instPC|inst41~2 (
// Equation(s):
// \instPC|inst41~2_combout  = (\inst10|inst9|inst~regout  & ((\inst10|FLIPFLOP~regout  & ((\inst10|inst14|inst11~regout ))) # (!\inst10|FLIPFLOP~regout  & (\inst8|inst11|inst1~combout )))) # (!\inst10|inst9|inst~regout  & (\inst8|inst11|inst1~combout ))

	.dataa(\inst10|inst9|inst~regout ),
	.datab(\inst8|inst11|inst1~combout ),
	.datac(\inst10|inst14|inst11~regout ),
	.datad(\inst10|FLIPFLOP~regout ),
	.cin(gnd),
	.combout(\instPC|inst41~2_combout ),
	.cout());
// synopsys translate_off
defparam \instPC|inst41~2 .lut_mask = 16'hE4CC;
defparam \instPC|inst41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y26_N13
cycloneii_lcell_ff \PC|inst11 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instPC|inst41~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|inst11~regout ));

// Location: M4K_X64_Y8
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a37 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a37 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a37 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y13
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a5 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a5 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002017193F0;
// synopsys translate_on

// Location: LCCOMB_X65_Y12_N22
cycloneii_lcell_comb \inst22|altsyncram_component|auto_generated|mux2|result_node[5]~26 (
// Equation(s):
// \inst22|altsyncram_component|auto_generated|mux2|result_node[5]~26_combout  = (\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst22|altsyncram_component|auto_generated|ram_block1a37~portadataout )) # 
// (!\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst22|altsyncram_component|auto_generated|ram_block1a5~portadataout )))

	.dataa(vcc),
	.datab(\inst22|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datac(\inst22|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst22|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\inst22|altsyncram_component|auto_generated|mux2|result_node[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[5]~26 .lut_mask = 16'hCFC0;
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N20
cycloneii_lcell_comb \inst25|inst8|inst4~0 (
// Equation(s):
// \inst25|inst8|inst4~0_combout  = (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a8  & \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a31 )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a8 ),
	.datad(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a31 ),
	.cin(gnd),
	.combout(\inst25|inst8|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst8|inst4~0 .lut_mask = 16'hF000;
defparam \inst25|inst8|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N22
cycloneii_lcell_comb \inst25|inst8|inst4~1 (
// Equation(s):
// \inst25|inst8|inst4~1_combout  = (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a8 ) # (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a31 )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a8 ),
	.datad(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a31 ),
	.cin(gnd),
	.combout(\inst25|inst8|inst4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst8|inst4~1 .lut_mask = 16'hFFF0;
defparam \inst25|inst8|inst4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N26
cycloneii_lcell_comb \inst25|inst8|inst4~2 (
// Equation(s):
// \inst25|inst8|inst4~2_combout  = (\inst25|inst8|inst4~1_combout  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a9  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a32 ) # (\inst25|inst6|inst4~0_combout ))) # 
// (!\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a9  & (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a32  & \inst25|inst6|inst4~0_combout ))))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a9 ),
	.datab(\inst25|inst8|inst4~1_combout ),
	.datac(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a32 ),
	.datad(\inst25|inst6|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst25|inst8|inst4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst8|inst4~2 .lut_mask = 16'hC880;
defparam \inst25|inst8|inst4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N12
cycloneii_lcell_comb \inst25|inst10|inst4~0 (
// Equation(s):
// \inst25|inst10|inst4~0_combout  = (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a30  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a7 ) # ((\inst25|inst8|inst4~0_combout ) # (\inst25|inst8|inst4~2_combout )))) # 
// (!\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a30  & (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a7  & ((\inst25|inst8|inst4~0_combout ) # (\inst25|inst8|inst4~2_combout ))))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a30 ),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a7 ),
	.datac(\inst25|inst8|inst4~0_combout ),
	.datad(\inst25|inst8|inst4~2_combout ),
	.cin(gnd),
	.combout(\inst25|inst10|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst10|inst4~0 .lut_mask = 16'hEEE8;
defparam \inst25|inst10|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N2
cycloneii_lcell_comb \inst25|inst10|inst1 (
// Equation(s):
// \inst25|inst10|inst1~combout  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a6  $ (\inst25|inst10|inst4~0_combout  $ (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a29 ))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a6 ),
	.datab(vcc),
	.datac(\inst25|inst10|inst4~0_combout ),
	.datad(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a29 ),
	.cin(gnd),
	.combout(\inst25|inst10|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst10|inst1 .lut_mask = 16'hA55A;
defparam \inst25|inst10|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y25_N3
cycloneii_lcell_ff \inst10|inst13|inst10 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst25|inst10|inst1~combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst13|inst10~regout ));

// Location: LCCOMB_X68_Y26_N14
cycloneii_lcell_comb \inst10|inst14|inst10~feeder (
// Equation(s):
// \inst10|inst14|inst10~feeder_combout  = \inst10|inst13|inst10~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst10|inst13|inst10~regout ),
	.cin(gnd),
	.combout(\inst10|inst14|inst10~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst14|inst10~feeder .lut_mask = 16'hFF00;
defparam \inst10|inst14|inst10~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y26_N15
cycloneii_lcell_ff \inst10|inst14|inst10 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst10|inst14|inst10~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst14|inst10~regout ));

// Location: LCCOMB_X69_Y26_N6
cycloneii_lcell_comb \instPC|inst40~2 (
// Equation(s):
// \instPC|inst40~2_combout  = (\inst10|inst9|inst~regout  & ((\inst10|FLIPFLOP~regout  & (\inst10|inst14|inst10~regout )) # (!\inst10|FLIPFLOP~regout  & ((\inst8|inst10|inst1~combout ))))) # (!\inst10|inst9|inst~regout  & (((\inst8|inst10|inst1~combout ))))

	.dataa(\inst10|inst9|inst~regout ),
	.datab(\inst10|inst14|inst10~regout ),
	.datac(\inst8|inst10|inst1~combout ),
	.datad(\inst10|FLIPFLOP~regout ),
	.cin(gnd),
	.combout(\instPC|inst40~2_combout ),
	.cout());
// synopsys translate_off
defparam \instPC|inst40~2 .lut_mask = 16'hD8F0;
defparam \instPC|inst40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y26_N7
cycloneii_lcell_ff \PC|inst10 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\instPC|inst40~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|inst10~regout ));

// Location: M4K_X55_Y5
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a38 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a38 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a38 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y4
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a6 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a6 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000221300000;
// synopsys translate_on

// Location: LCCOMB_X63_Y8_N4
cycloneii_lcell_comb \inst22|altsyncram_component|auto_generated|mux2|result_node[6]~25 (
// Equation(s):
// \inst22|altsyncram_component|auto_generated|mux2|result_node[6]~25_combout  = (\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst22|altsyncram_component|auto_generated|ram_block1a38~portadataout )) # 
// (!\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst22|altsyncram_component|auto_generated|ram_block1a6~portadataout )))

	.dataa(vcc),
	.datab(\inst22|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst22|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datad(\inst22|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\inst22|altsyncram_component|auto_generated|mux2|result_node[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[6]~25 .lut_mask = 16'hF3C0;
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N16
cycloneii_lcell_comb \inst25|inst9|inst1 (
// Equation(s):
// \inst25|inst9|inst1~combout  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a7  $ (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a30  $ (((\inst25|inst8|inst4~0_combout ) # (\inst25|inst8|inst4~2_combout ))))

	.dataa(\inst25|inst8|inst4~0_combout ),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a7 ),
	.datac(\inst25|inst8|inst4~2_combout ),
	.datad(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a30 ),
	.cin(gnd),
	.combout(\inst25|inst9|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst9|inst1 .lut_mask = 16'hC936;
defparam \inst25|inst9|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y25_N17
cycloneii_lcell_ff \inst10|inst13|inst9 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst25|inst9|inst1~combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst13|inst9~regout ));

// Location: LCFF_X68_Y26_N17
cycloneii_lcell_ff \inst10|inst14|inst9 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|inst13|inst9~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst14|inst9~regout ));

// Location: LCCOMB_X69_Y26_N8
cycloneii_lcell_comb \instPC|inst39~0 (
// Equation(s):
// \instPC|inst39~0_combout  = (\inst26~combout  & (((\inst10|inst14|inst9~regout )))) # (!\inst26~combout  & (\inst8|inst8|inst2~combout  $ (((\PC|inst9~regout )))))

	.dataa(\inst8|inst8|inst2~combout ),
	.datab(\inst10|inst14|inst9~regout ),
	.datac(\PC|inst9~regout ),
	.datad(\inst26~combout ),
	.cin(gnd),
	.combout(\instPC|inst39~0_combout ),
	.cout());
// synopsys translate_off
defparam \instPC|inst39~0 .lut_mask = 16'hCC5A;
defparam \instPC|inst39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y26_N9
cycloneii_lcell_ff \PC|inst9 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\instPC|inst39~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|inst9~regout ));

// Location: M4K_X55_Y12
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a7 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a7 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002003C0000;
// synopsys translate_on

// Location: M4K_X37_Y12
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a39 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a39 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a39 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y12_N12
cycloneii_lcell_comb \inst22|altsyncram_component|auto_generated|mux2|result_node[7]~24 (
// Equation(s):
// \inst22|altsyncram_component|auto_generated|mux2|result_node[7]~24_combout  = (\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst22|altsyncram_component|auto_generated|ram_block1a39~portadataout ))) # 
// (!\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst22|altsyncram_component|auto_generated|ram_block1a7~portadataout ))

	.dataa(vcc),
	.datab(\inst22|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datac(\inst22|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst22|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.cin(gnd),
	.combout(\inst22|altsyncram_component|auto_generated|mux2|result_node[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[7]~24 .lut_mask = 16'hFC0C;
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N12
cycloneii_lcell_comb \inst25|inst8|inst1~0 (
// Equation(s):
// \inst25|inst8|inst1~0_combout  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a8  $ (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a31 )

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a8 ),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a31 ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst25|inst8|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst8|inst1~0 .lut_mask = 16'h6666;
defparam \inst25|inst8|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N4
cycloneii_lcell_comb \inst25|inst8|inst1 (
// Equation(s):
// \inst25|inst8|inst1~combout  = \inst25|inst8|inst1~0_combout  $ (((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a9  & ((\inst25|inst6|inst4~0_combout ) # (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a32 ))) # 
// (!\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a9  & (\inst25|inst6|inst4~0_combout  & \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a32 ))))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a9 ),
	.datab(\inst25|inst8|inst1~0_combout ),
	.datac(\inst25|inst6|inst4~0_combout ),
	.datad(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a32 ),
	.cin(gnd),
	.combout(\inst25|inst8|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst8|inst1 .lut_mask = 16'h366C;
defparam \inst25|inst8|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y26_N5
cycloneii_lcell_ff \inst10|inst13|inst8 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst25|inst8|inst1~combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst13|inst8~regout ));

// Location: LCFF_X69_Y26_N19
cycloneii_lcell_ff \inst10|inst14|inst8 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|inst13|inst8~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst14|inst8~regout ));

// Location: LCCOMB_X69_Y26_N18
cycloneii_lcell_comb \instPC|inst28~2 (
// Equation(s):
// \instPC|inst28~2_combout  = (\inst10|inst9|inst~regout  & ((\inst10|FLIPFLOP~regout  & (\inst10|inst14|inst8~regout )) # (!\inst10|FLIPFLOP~regout  & ((\inst8|inst8|inst1~combout ))))) # (!\inst10|inst9|inst~regout  & (((\inst8|inst8|inst1~combout ))))

	.dataa(\inst10|inst9|inst~regout ),
	.datab(\inst10|FLIPFLOP~regout ),
	.datac(\inst10|inst14|inst8~regout ),
	.datad(\inst8|inst8|inst1~combout ),
	.cin(gnd),
	.combout(\instPC|inst28~2_combout ),
	.cout());
// synopsys translate_off
defparam \instPC|inst28~2 .lut_mask = 16'hF780;
defparam \instPC|inst28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y26_N23
cycloneii_lcell_ff \PC|inst8 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instPC|inst28~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|inst8~regout ));

// Location: M4K_X64_Y7
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a8 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a8 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002003E0000;
// synopsys translate_on

// Location: LCCOMB_X65_Y11_N8
cycloneii_lcell_comb \inst22|altsyncram_component|auto_generated|mux2|result_node[8]~23 (
// Equation(s):
// \inst22|altsyncram_component|auto_generated|mux2|result_node[8]~23_combout  = (\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst22|altsyncram_component|auto_generated|ram_block1a40~portadataout )) # 
// (!\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst22|altsyncram_component|auto_generated|ram_block1a8~portadataout )))

	.dataa(\inst22|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datab(vcc),
	.datac(\inst22|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datad(\inst22|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst22|altsyncram_component|auto_generated|mux2|result_node[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[8]~23 .lut_mask = 16'hAAF0;
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N8
cycloneii_lcell_comb \inst25|inst5|inst4~0 (
// Equation(s):
// \inst25|inst5|inst4~0_combout  = (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a11  & \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a34 )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a11 ),
	.datad(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a34 ),
	.cin(gnd),
	.combout(\inst25|inst5|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst5|inst4~0 .lut_mask = 16'hF000;
defparam \inst25|inst5|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N14
cycloneii_lcell_comb \inst25|inst5|inst4~1 (
// Equation(s):
// \inst25|inst5|inst4~1_combout  = (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a11 ) # (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a34 )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a11 ),
	.datad(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a34 ),
	.cin(gnd),
	.combout(\inst25|inst5|inst4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst5|inst4~1 .lut_mask = 16'hFFF0;
defparam \inst25|inst5|inst4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N10
cycloneii_lcell_comb \inst25|inst5|inst4~2 (
// Equation(s):
// \inst25|inst5|inst4~2_combout  = (\inst25|inst5|inst4~1_combout  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a12  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a37 ) # (\inst25|inst3|inst4~0_combout ))) # 
// (!\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a12  & (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a37  & \inst25|inst3|inst4~0_combout ))))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a12 ),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a37 ),
	.datac(\inst25|inst5|inst4~1_combout ),
	.datad(\inst25|inst3|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst25|inst5|inst4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst5|inst4~2 .lut_mask = 16'hE080;
defparam \inst25|inst5|inst4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N0
cycloneii_lcell_comb \inst25|inst6|inst4~0 (
// Equation(s):
// \inst25|inst6|inst4~0_combout  = (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a33  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a10 ) # ((\inst25|inst5|inst4~0_combout ) # (\inst25|inst5|inst4~2_combout )))) # 
// (!\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a33  & (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a10  & ((\inst25|inst5|inst4~0_combout ) # (\inst25|inst5|inst4~2_combout ))))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a33 ),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a10 ),
	.datac(\inst25|inst5|inst4~0_combout ),
	.datad(\inst25|inst5|inst4~2_combout ),
	.cin(gnd),
	.combout(\inst25|inst6|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst6|inst4~0 .lut_mask = 16'hEEE8;
defparam \inst25|inst6|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N24
cycloneii_lcell_comb \inst25|inst7|inst1 (
// Equation(s):
// \inst25|inst7|inst1~combout  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a9  $ (\inst25|inst6|inst4~0_combout  $ (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a32 ))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a9 ),
	.datab(vcc),
	.datac(\inst25|inst6|inst4~0_combout ),
	.datad(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a32 ),
	.cin(gnd),
	.combout(\inst25|inst7|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst7|inst1 .lut_mask = 16'hA55A;
defparam \inst25|inst7|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y26_N25
cycloneii_lcell_ff \inst10|inst13|inst7 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst25|inst7|inst1~combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst13|inst7~regout ));

// Location: LCFF_X70_Y26_N9
cycloneii_lcell_ff \inst10|inst14|inst7 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|inst13|inst7~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst14|inst7~regout ));

// Location: LCCOMB_X70_Y26_N8
cycloneii_lcell_comb \instPC|inst20~2 (
// Equation(s):
// \instPC|inst20~2_combout  = (\inst10|FLIPFLOP~regout  & ((\inst10|inst9|inst~regout  & (\inst10|inst14|inst7~regout )) # (!\inst10|inst9|inst~regout  & ((\inst8|inst7|inst1~combout ))))) # (!\inst10|FLIPFLOP~regout  & (((\inst8|inst7|inst1~combout ))))

	.dataa(\inst10|FLIPFLOP~regout ),
	.datab(\inst10|inst9|inst~regout ),
	.datac(\inst10|inst14|inst7~regout ),
	.datad(\inst8|inst7|inst1~combout ),
	.cin(gnd),
	.combout(\instPC|inst20~2_combout ),
	.cout());
// synopsys translate_off
defparam \instPC|inst20~2 .lut_mask = 16'hF780;
defparam \instPC|inst20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y26_N23
cycloneii_lcell_ff \PC|inst7 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instPC|inst20~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|inst7~regout ));

// Location: M4K_X84_Y12
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a9 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a9 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200340000;
// synopsys translate_on

// Location: LCCOMB_X65_Y12_N20
cycloneii_lcell_comb \inst22|altsyncram_component|auto_generated|mux2|result_node[9]~22 (
// Equation(s):
// \inst22|altsyncram_component|auto_generated|mux2|result_node[9]~22_combout  = (\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst22|altsyncram_component|auto_generated|ram_block1a41~portadataout )) # 
// (!\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst22|altsyncram_component|auto_generated|ram_block1a9~portadataout )))

	.dataa(\inst22|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datab(vcc),
	.datac(\inst22|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst22|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\inst22|altsyncram_component|auto_generated|mux2|result_node[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[9]~22 .lut_mask = 16'hAFA0;
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N18
cycloneii_lcell_comb \inst25|inst6|inst1 (
// Equation(s):
// \inst25|inst6|inst1~combout  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a33  $ (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a10  $ (((\inst25|inst5|inst4~2_combout ) # (\inst25|inst5|inst4~0_combout ))))

	.dataa(\inst25|inst5|inst4~2_combout ),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a33 ),
	.datac(\inst25|inst5|inst4~0_combout ),
	.datad(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a10 ),
	.cin(gnd),
	.combout(\inst25|inst6|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst6|inst1 .lut_mask = 16'hC936;
defparam \inst25|inst6|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y25_N19
cycloneii_lcell_ff \inst10|inst13|inst6 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst25|inst6|inst1~combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst13|inst6~regout ));

// Location: LCFF_X70_Y26_N17
cycloneii_lcell_ff \inst10|inst14|inst6 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|inst13|inst6~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst14|inst6~regout ));

// Location: LCCOMB_X70_Y26_N16
cycloneii_lcell_comb \instPC|inst19~0 (
// Equation(s):
// \instPC|inst19~0_combout  = (\inst26~combout  & (((\inst10|inst14|inst6~regout )))) # (!\inst26~combout  & (\inst8|inst5|inst2~combout  $ ((\PC|inst6~regout ))))

	.dataa(\inst8|inst5|inst2~combout ),
	.datab(\PC|inst6~regout ),
	.datac(\inst10|inst14|inst6~regout ),
	.datad(\inst26~combout ),
	.cin(gnd),
	.combout(\instPC|inst19~0_combout ),
	.cout());
// synopsys translate_off
defparam \instPC|inst19~0 .lut_mask = 16'hF066;
defparam \instPC|inst19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y26_N27
cycloneii_lcell_ff \PC|inst6 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instPC|inst19~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|inst6~regout ));

// Location: M4K_X55_Y13
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a10 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a10 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200340000;
// synopsys translate_on

// Location: M4K_X55_Y10
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a42 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a42 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a42 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y13_N28
cycloneii_lcell_comb \inst22|altsyncram_component|auto_generated|mux2|result_node[10]~21 (
// Equation(s):
// \inst22|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout  = (\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst22|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) # 
// (!\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst22|altsyncram_component|auto_generated|ram_block1a10~portadataout ))

	.dataa(vcc),
	.datab(\inst22|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst22|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(\inst22|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.cin(gnd),
	.combout(\inst22|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[10]~21 .lut_mask = 16'hFC30;
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N0
cycloneii_lcell_comb \inst25|inst5|inst1 (
// Equation(s):
// \inst25|inst5|inst1~combout  = \inst25|inst4|inst4~0_combout  $ (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a11  $ (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a34 ))

	.dataa(\inst25|inst4|inst4~0_combout ),
	.datab(vcc),
	.datac(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a11 ),
	.datad(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a34 ),
	.cin(gnd),
	.combout(\inst25|inst5|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst5|inst1 .lut_mask = 16'hA55A;
defparam \inst25|inst5|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y26_N1
cycloneii_lcell_ff \inst10|inst13|inst5 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst25|inst5|inst1~combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst13|inst5~regout ));

// Location: LCFF_X69_Y26_N17
cycloneii_lcell_ff \inst10|inst14|inst5 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|inst13|inst5~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst14|inst5~regout ));

// Location: LCCOMB_X69_Y26_N16
cycloneii_lcell_comb \instPC|inst18~2 (
// Equation(s):
// \instPC|inst18~2_combout  = (\inst10|inst9|inst~regout  & ((\inst10|FLIPFLOP~regout  & (\inst10|inst14|inst5~regout )) # (!\inst10|FLIPFLOP~regout  & ((\inst8|inst5|inst1~combout ))))) # (!\inst10|inst9|inst~regout  & (((\inst8|inst5|inst1~combout ))))

	.dataa(\inst10|inst9|inst~regout ),
	.datab(\inst10|FLIPFLOP~regout ),
	.datac(\inst10|inst14|inst5~regout ),
	.datad(\inst8|inst5|inst1~combout ),
	.cin(gnd),
	.combout(\instPC|inst18~2_combout ),
	.cout());
// synopsys translate_off
defparam \instPC|inst18~2 .lut_mask = 16'hF780;
defparam \instPC|inst18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y26_N29
cycloneii_lcell_ff \PC|inst5 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instPC|inst18~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|inst5~regout ));

// Location: M4K_X64_Y6
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a43 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a43 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a43 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y10_N20
cycloneii_lcell_comb \inst22|altsyncram_component|auto_generated|mux2|result_node[11]~20 (
// Equation(s):
// \inst22|altsyncram_component|auto_generated|mux2|result_node[11]~20_combout  = (\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst22|altsyncram_component|auto_generated|ram_block1a43~portadataout ))) # 
// (!\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst22|altsyncram_component|auto_generated|ram_block1a11~portadataout ))

	.dataa(\inst22|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datab(vcc),
	.datac(\inst22|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst22|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.cin(gnd),
	.combout(\inst22|altsyncram_component|auto_generated|mux2|result_node[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[11]~20 .lut_mask = 16'hFA0A;
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N4
cycloneii_lcell_comb \inst25|inst17|inst1 (
// Equation(s):
// \inst25|inst17|inst1~combout  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a22  $ (\inst9|inst27|inst9~regout  $ (\inst25|inst16|inst4~0_combout ))

	.dataa(vcc),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a22 ),
	.datac(\inst9|inst27|inst9~regout ),
	.datad(\inst25|inst16|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst25|inst17|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst17|inst1 .lut_mask = 16'hC33C;
defparam \inst25|inst17|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y26_N5
cycloneii_lcell_ff \inst10|inst13|inst17 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst25|inst17|inst1~combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst13|inst17~regout ));

// Location: LCFF_X67_Y26_N15
cycloneii_lcell_ff \inst10|inst14|inst17 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|inst13|inst17~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst14|inst17~regout ));

// Location: LCCOMB_X67_Y26_N14
cycloneii_lcell_comb \instPC|inst63~2 (
// Equation(s):
// \instPC|inst63~2_combout  = (\inst10|inst9|inst~regout  & ((\inst10|FLIPFLOP~regout  & (\inst10|inst14|inst17~regout )) # (!\inst10|FLIPFLOP~regout  & ((\inst8|inst17|inst1~combout ))))) # (!\inst10|inst9|inst~regout  & (((\inst8|inst17|inst1~combout ))))

	.dataa(\inst10|inst9|inst~regout ),
	.datab(\inst10|FLIPFLOP~regout ),
	.datac(\inst10|inst14|inst17~regout ),
	.datad(\inst8|inst17|inst1~combout ),
	.cin(gnd),
	.combout(\instPC|inst63~2_combout ),
	.cout());
// synopsys translate_off
defparam \instPC|inst63~2 .lut_mask = 16'hF780;
defparam \instPC|inst63~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y26_N31
cycloneii_lcell_ff \PC|inst17 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instPC|inst63~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|inst17~regout ));

// Location: LCCOMB_X62_Y24_N4
cycloneii_lcell_comb \inst25|inst15|inst1 (
// Equation(s):
// \inst25|inst15|inst1~combout  = \inst25|inst15|inst1~0_combout  $ (((\inst25|inst13|inst4~0_combout  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a25 ) # (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a2 ))) # 
// (!\inst25|inst13|inst4~0_combout  & (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a25  & \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a2 ))))

	.dataa(\inst25|inst15|inst1~0_combout ),
	.datab(\inst25|inst13|inst4~0_combout ),
	.datac(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a25 ),
	.datad(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a2 ),
	.cin(gnd),
	.combout(\inst25|inst15|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst15|inst1 .lut_mask = 16'h566A;
defparam \inst25|inst15|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y24_N5
cycloneii_lcell_ff \inst10|inst13|inst15 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst25|inst15|inst1~combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst13|inst15~regout ));

// Location: LCFF_X68_Y26_N21
cycloneii_lcell_ff \inst10|inst14|inst15 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|inst13|inst15~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst14|inst15~regout ));

// Location: LCCOMB_X68_Y26_N20
cycloneii_lcell_comb \instPC|inst45~0 (
// Equation(s):
// \instPC|inst45~0_combout  = (\inst26~combout  & (((\inst10|inst14|inst15~regout )))) # (!\inst26~combout  & (\PC|inst15~regout  $ (((\inst8|inst14|inst2~combout )))))

	.dataa(\inst26~combout ),
	.datab(\PC|inst15~regout ),
	.datac(\inst10|inst14|inst15~regout ),
	.datad(\inst8|inst14|inst2~combout ),
	.cin(gnd),
	.combout(\instPC|inst45~0_combout ),
	.cout());
// synopsys translate_off
defparam \instPC|inst45~0 .lut_mask = 16'hB1E4;
defparam \instPC|inst45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y26_N7
cycloneii_lcell_ff \PC|inst15 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instPC|inst45~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|inst15~regout ));

// Location: LCCOMB_X68_Y26_N6
cycloneii_lcell_comb \inst8|inst17|inst2 (
// Equation(s):
// \inst8|inst17|inst2~combout  = (\PC|inst16~regout  & (\PC|inst17~regout  & (\PC|inst15~regout  & \inst8|inst14|inst2~combout )))

	.dataa(\PC|inst16~regout ),
	.datab(\PC|inst17~regout ),
	.datac(\PC|inst15~regout ),
	.datad(\inst8|inst14|inst2~combout ),
	.cin(gnd),
	.combout(\inst8|inst17|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst17|inst2 .lut_mask = 16'h8000;
defparam \inst8|inst17|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N18
cycloneii_lcell_comb \instPC|inst64~0 (
// Equation(s):
// \instPC|inst64~0_combout  = (\inst26~combout  & (\inst10|inst14|inst18~regout )) # (!\inst26~combout  & ((\PC|inst18~regout  $ (\inst8|inst17|inst2~combout ))))

	.dataa(\inst10|inst14|inst18~regout ),
	.datab(\PC|inst18~regout ),
	.datac(\inst26~combout ),
	.datad(\inst8|inst17|inst2~combout ),
	.cin(gnd),
	.combout(\instPC|inst64~0_combout ),
	.cout());
// synopsys translate_off
defparam \instPC|inst64~0 .lut_mask = 16'hA3AC;
defparam \instPC|inst64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N0
cycloneii_lcell_comb \PC|inst18~feeder (
// Equation(s):
// \PC|inst18~feeder_combout  = \instPC|inst64~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\instPC|inst64~0_combout ),
	.cin(gnd),
	.combout(\PC|inst18~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC|inst18~feeder .lut_mask = 16'hFF00;
defparam \PC|inst18~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y26_N1
cycloneii_lcell_ff \PC|inst18 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\PC|inst18~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|inst18~regout ));

// Location: LCCOMB_X68_Y26_N16
cycloneii_lcell_comb \inst8|inst18|inst1 (
// Equation(s):
// \inst8|inst18|inst1~combout  = \PC|inst18~regout  $ (\inst8|inst17|inst2~combout )

	.dataa(vcc),
	.datab(\PC|inst18~regout ),
	.datac(vcc),
	.datad(\inst8|inst17|inst2~combout ),
	.cin(gnd),
	.combout(\inst8|inst18|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst18|inst1 .lut_mask = 16'h33CC;
defparam \inst8|inst18|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N28
cycloneii_lcell_comb \inst25|inst27|inst4~0 (
// Equation(s):
// \inst25|inst27|inst4~0_combout  = (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a17  & ((\inst9|inst27|inst9~regout ) # ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a42  & \inst25|inst25|inst4~0_combout )))) # 
// (!\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a17  & (\inst9|inst27|inst9~regout  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a42 ) # (\inst25|inst25|inst4~0_combout ))))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a17 ),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a42 ),
	.datac(\inst9|inst27|inst9~regout ),
	.datad(\inst25|inst25|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst25|inst27|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst27|inst4~0 .lut_mask = 16'hF8E0;
defparam \inst25|inst27|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N20
cycloneii_lcell_comb \inst25|inst28|inst1~0 (
// Equation(s):
// \inst25|inst28|inst1~0_combout  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a43  $ (\inst9|inst27|inst9~regout  $ (\inst25|inst27|inst4~0_combout ))

	.dataa(vcc),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a43 ),
	.datac(\inst9|inst27|inst9~regout ),
	.datad(\inst25|inst27|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst25|inst28|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst28|inst1~0 .lut_mask = 16'hC33C;
defparam \inst25|inst28|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y25_N21
cycloneii_lcell_ff \inst10|inst13|inst28 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst25|inst28|inst1~0_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst13|inst28~regout ));

// Location: LCFF_X62_Y26_N19
cycloneii_lcell_ff \inst10|inst14|inst28 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|inst13|inst28~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst14|inst28~regout ));

// Location: LCCOMB_X71_Y26_N2
cycloneii_lcell_comb \instPC|inst90~2 (
// Equation(s):
// \instPC|inst90~2_combout  = (\inst10|inst9|inst~regout  & ((\inst10|FLIPFLOP~regout  & (\inst10|inst14|inst28~regout )) # (!\inst10|FLIPFLOP~regout  & ((\inst8|inst28|inst1~combout ))))) # (!\inst10|inst9|inst~regout  & (((\inst8|inst28|inst1~combout ))))

	.dataa(\inst10|inst9|inst~regout ),
	.datab(\inst10|inst14|inst28~regout ),
	.datac(\inst10|FLIPFLOP~regout ),
	.datad(\inst8|inst28|inst1~combout ),
	.cin(gnd),
	.combout(\instPC|inst90~2_combout ),
	.cout());
// synopsys translate_off
defparam \instPC|inst90~2 .lut_mask = 16'hDF80;
defparam \instPC|inst90~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y26_N3
cycloneii_lcell_ff \PC|inst28 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\instPC|inst90~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|inst28~regout ));

// Location: LCCOMB_X71_Y26_N20
cycloneii_lcell_comb \inst8|inst29|inst1 (
// Equation(s):
// \inst8|inst29|inst1~combout  = \PC|inst29~regout  $ (((\PC|inst28~regout  & (\PC|inst27~regout  & \inst8|inst26|inst2~combout ))))

	.dataa(\PC|inst29~regout ),
	.datab(\PC|inst28~regout ),
	.datac(\PC|inst27~regout ),
	.datad(\inst8|inst26|inst2~combout ),
	.cin(gnd),
	.combout(\inst8|inst29|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst29|inst1 .lut_mask = 16'h6AAA;
defparam \inst8|inst29|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N28
cycloneii_lcell_comb \inst25|inst3|inst4~0 (
// Equation(s):
// \inst25|inst3|inst4~0_combout  = (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a13  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a36 ) # ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a35  & 
// \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a14 )))) # (!\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a13  & (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a35  & 
// (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a14  & \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a36 )))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a35 ),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a14 ),
	.datac(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a13 ),
	.datad(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a36 ),
	.cin(gnd),
	.combout(\inst25|inst3|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst3|inst4~0 .lut_mask = 16'hF880;
defparam \inst25|inst3|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N28
cycloneii_lcell_comb \inst25|inst4|inst1~0 (
// Equation(s):
// \inst25|inst4|inst1~0_combout  = \inst25|inst3|inst4~0_combout  $ (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a12  $ (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a37 ))

	.dataa(vcc),
	.datab(\inst25|inst3|inst4~0_combout ),
	.datac(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a12 ),
	.datad(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a37 ),
	.cin(gnd),
	.combout(\inst25|inst4|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst4|inst1~0 .lut_mask = 16'hC33C;
defparam \inst25|inst4|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y26_N29
cycloneii_lcell_ff \inst10|inst13|inst4 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst25|inst4|inst1~0_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst13|inst4~regout ));

// Location: LCCOMB_X63_Y26_N26
cycloneii_lcell_comb \inst10|inst14|inst4~feeder (
// Equation(s):
// \inst10|inst14|inst4~feeder_combout  = \inst10|inst13|inst4~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst10|inst13|inst4~regout ),
	.cin(gnd),
	.combout(\inst10|inst14|inst4~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst14|inst4~feeder .lut_mask = 16'hFF00;
defparam \inst10|inst14|inst4~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y26_N27
cycloneii_lcell_ff \inst10|inst14|inst4 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst10|inst14|inst4~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst14|inst4~regout ));

// Location: LCCOMB_X69_Y26_N26
cycloneii_lcell_comb \instPC|inst17~2 (
// Equation(s):
// \instPC|inst17~2_combout  = (\inst10|inst9|inst~regout  & ((\inst10|FLIPFLOP~regout  & (\inst10|inst14|inst4~regout )) # (!\inst10|FLIPFLOP~regout  & ((\inst8|inst4|inst1~combout ))))) # (!\inst10|inst9|inst~regout  & (((\inst8|inst4|inst1~combout ))))

	.dataa(\inst10|inst9|inst~regout ),
	.datab(\inst10|FLIPFLOP~regout ),
	.datac(\inst10|inst14|inst4~regout ),
	.datad(\inst8|inst4|inst1~combout ),
	.cin(gnd),
	.combout(\instPC|inst17~2_combout ),
	.cout());
// synopsys translate_off
defparam \instPC|inst17~2 .lut_mask = 16'hF780;
defparam \instPC|inst17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y26_N27
cycloneii_lcell_ff \PC|inst4 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\instPC|inst17~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|inst4~regout ));

// Location: M4K_X55_Y22
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a12 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a12 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002003083F1;
// synopsys translate_on

// Location: M4K_X55_Y25
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a44 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a44 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a44 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N8
cycloneii_lcell_comb \inst22|altsyncram_component|auto_generated|mux2|result_node[12]~19 (
// Equation(s):
// \inst22|altsyncram_component|auto_generated|mux2|result_node[12]~19_combout  = (\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst22|altsyncram_component|auto_generated|ram_block1a44~portadataout ))) # 
// (!\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst22|altsyncram_component|auto_generated|ram_block1a12~portadataout ))

	.dataa(vcc),
	.datab(\inst22|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datac(\inst22|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datad(\inst22|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst22|altsyncram_component|auto_generated|mux2|result_node[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[12]~19 .lut_mask = 16'hF0CC;
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N8
cycloneii_lcell_comb \inst25|inst3|inst1~0 (
// Equation(s):
// \inst25|inst3|inst1~0_combout  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a13  $ (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a36  $ (((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a35  & 
// \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a14 ))))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a35 ),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a13 ),
	.datac(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a14 ),
	.datad(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a36 ),
	.cin(gnd),
	.combout(\inst25|inst3|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst3|inst1~0 .lut_mask = 16'h936C;
defparam \inst25|inst3|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y26_N9
cycloneii_lcell_ff \inst10|inst13|inst3 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst25|inst3|inst1~0_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst13|inst3~regout ));

// Location: LCFF_X63_Y26_N7
cycloneii_lcell_ff \inst10|inst14|inst3 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|inst13|inst3~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst14|inst3~regout ));

// Location: LCCOMB_X69_Y26_N14
cycloneii_lcell_comb \instPC|inst16~0 (
// Equation(s):
// \instPC|inst16~0_combout  = (\inst26~combout  & (((\inst10|inst14|inst3~regout )))) # (!\inst26~combout  & (\PC|inst2~regout  $ (((\PC|inst3~regout )))))

	.dataa(\PC|inst2~regout ),
	.datab(\inst10|inst14|inst3~regout ),
	.datac(\PC|inst3~regout ),
	.datad(\inst26~combout ),
	.cin(gnd),
	.combout(\instPC|inst16~0_combout ),
	.cout());
// synopsys translate_off
defparam \instPC|inst16~0 .lut_mask = 16'hCC5A;
defparam \instPC|inst16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y26_N15
cycloneii_lcell_ff \PC|inst3 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\instPC|inst16~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|inst3~regout ));

// Location: M4K_X55_Y4
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a13 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a13 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a13 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000308751000;
// synopsys translate_on

// Location: M4K_X55_Y8
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a45 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a45 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a45 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y8_N16
cycloneii_lcell_comb \inst22|altsyncram_component|auto_generated|mux2|result_node[13]~18 (
// Equation(s):
// \inst22|altsyncram_component|auto_generated|mux2|result_node[13]~18_combout  = (\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst22|altsyncram_component|auto_generated|ram_block1a45~portadataout ))) # 
// (!\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst22|altsyncram_component|auto_generated|ram_block1a13~portadataout ))

	.dataa(vcc),
	.datab(\inst22|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst22|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datad(\inst22|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.cin(gnd),
	.combout(\inst22|altsyncram_component|auto_generated|mux2|result_node[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[13]~18 .lut_mask = 16'hFC30;
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N10
cycloneii_lcell_comb \inst25|inst2|inst (
// Equation(s):
// \inst25|inst2|inst~combout  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a14  $ (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a35 )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a14 ),
	.datad(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a35 ),
	.cin(gnd),
	.combout(\inst25|inst2|inst~combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst2|inst .lut_mask = 16'h0FF0;
defparam \inst25|inst2|inst .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y26_N11
cycloneii_lcell_ff \inst10|inst13|inst2 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst25|inst2|inst~combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst13|inst2~regout ));

// Location: LCFF_X63_Y26_N13
cycloneii_lcell_ff \inst10|inst14|inst2 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|inst13|inst2~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst14|inst2~regout ));

// Location: LCCOMB_X69_Y26_N24
cycloneii_lcell_comb \instPC|inst15~0 (
// Equation(s):
// \instPC|inst15~0_combout  = (\inst10|inst9|inst~regout  & ((\inst10|FLIPFLOP~regout  & ((\inst10|inst14|inst2~regout ))) # (!\inst10|FLIPFLOP~regout  & (!\PC|inst2~regout )))) # (!\inst10|inst9|inst~regout  & (((!\PC|inst2~regout ))))

	.dataa(\inst10|inst9|inst~regout ),
	.datab(\inst10|FLIPFLOP~regout ),
	.datac(\PC|inst2~regout ),
	.datad(\inst10|inst14|inst2~regout ),
	.cin(gnd),
	.combout(\instPC|inst15~0_combout ),
	.cout());
// synopsys translate_off
defparam \instPC|inst15~0 .lut_mask = 16'h8F07;
defparam \instPC|inst15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y26_N25
cycloneii_lcell_ff \PC|inst2 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\instPC|inst15~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|inst2~regout ));

// Location: M4K_X55_Y24
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a14 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a14 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038C7793F0;
// synopsys translate_on

// Location: M4K_X55_Y23
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a46 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a46 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a46 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N10
cycloneii_lcell_comb \inst22|altsyncram_component|auto_generated|mux2|result_node[14]~17 (
// Equation(s):
// \inst22|altsyncram_component|auto_generated|mux2|result_node[14]~17_combout  = (\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst22|altsyncram_component|auto_generated|ram_block1a46~portadataout ))) # 
// (!\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst22|altsyncram_component|auto_generated|ram_block1a14~portadataout ))

	.dataa(vcc),
	.datab(\inst22|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datac(\inst22|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datad(\inst22|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst22|altsyncram_component|auto_generated|mux2|result_node[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[14]~17 .lut_mask = 16'hF0CC;
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N14
cycloneii_lcell_comb \inst20|inst20~1 (
// Equation(s):
// \inst20|inst20~1_combout  = (!\inst7|inst6|inst31~regout  & (!\inst7|inst6|inst26~regout  & !\inst7|inst6|inst27~regout ))

	.dataa(\inst7|inst6|inst31~regout ),
	.datab(vcc),
	.datac(\inst7|inst6|inst26~regout ),
	.datad(\inst7|inst6|inst27~regout ),
	.cin(gnd),
	.combout(\inst20|inst20~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|inst20~1 .lut_mask = 16'h0005;
defparam \inst20|inst20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N30
cycloneii_lcell_comb \inst20|inst22~0 (
// Equation(s):
// \inst20|inst22~0_combout  = (!\inst7|inst6|inst28~regout  & (\inst20|inst20~0_combout  & (\inst20|inst20~1_combout  & !\inst7|inst6|inst29~regout )))

	.dataa(\inst7|inst6|inst28~regout ),
	.datab(\inst20|inst20~0_combout ),
	.datac(\inst20|inst20~1_combout ),
	.datad(\inst7|inst6|inst29~regout ),
	.cin(gnd),
	.combout(\inst20|inst22~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|inst22~0 .lut_mask = 16'h0040;
defparam \inst20|inst22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y24_N31
cycloneii_lcell_ff \inst9|inst17|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst20|inst22~0_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst17|inst1~regout ));

// Location: LCCOMB_X62_Y24_N6
cycloneii_lcell_comb \inst9|inst20|inst1~feeder (
// Equation(s):
// \inst9|inst20|inst1~feeder_combout  = \inst9|inst17|inst1~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst9|inst17|inst1~regout ),
	.cin(gnd),
	.combout(\inst9|inst20|inst1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst20|inst1~feeder .lut_mask = 16'hFF00;
defparam \inst9|inst20|inst1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y24_N7
cycloneii_lcell_ff \inst9|inst20|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst9|inst20|inst1~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst20|inst1~regout ));

// Location: LCCOMB_X63_Y26_N22
cycloneii_lcell_comb \inst13|inst4 (
// Equation(s):
// \inst13|inst4~combout  = (!\inst9|inst20|inst1~regout ) # (!\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a12 )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a12 ),
	.datad(\inst9|inst20|inst1~regout ),
	.cin(gnd),
	.combout(\inst13|inst4~combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst4 .lut_mask = 16'h0FFF;
defparam \inst13|inst4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y20
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a56 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a56 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a56 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N28
cycloneii_lcell_comb \inst22|altsyncram_component|auto_generated|mux2|result_node[24]~7 (
// Equation(s):
// \inst22|altsyncram_component|auto_generated|mux2|result_node[24]~7_combout  = (\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst22|altsyncram_component|auto_generated|ram_block1a56~portadataout ))) # 
// (!\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst22|altsyncram_component|auto_generated|ram_block1a24~portadataout ))

	.dataa(\inst22|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datab(\inst22|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datac(vcc),
	.datad(\inst22|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst22|altsyncram_component|auto_generated|mux2|result_node[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[24]~7 .lut_mask = 16'hCCAA;
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N2
cycloneii_lcell_comb \inst7|inst5|inst24~feeder (
// Equation(s):
// \inst7|inst5|inst24~feeder_combout  = \inst22|altsyncram_component|auto_generated|mux2|result_node[24]~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst22|altsyncram_component|auto_generated|mux2|result_node[24]~7_combout ),
	.cin(gnd),
	.combout(\inst7|inst5|inst24~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst5|inst24~feeder .lut_mask = 16'hFF00;
defparam \inst7|inst5|inst24~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y24_N3
cycloneii_lcell_ff \inst7|inst5|inst24 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst7|inst5|inst24~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst5|inst24~regout ));

// Location: LCCOMB_X59_Y24_N14
cycloneii_lcell_comb \inst7|inst6|inst24~feeder (
// Equation(s):
// \inst7|inst6|inst24~feeder_combout  = \inst7|inst5|inst24~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst7|inst5|inst24~regout ),
	.cin(gnd),
	.combout(\inst7|inst6|inst24~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst6|inst24~feeder .lut_mask = 16'hFF00;
defparam \inst7|inst6|inst24~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y24_N15
cycloneii_lcell_ff \inst7|inst6|inst24 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst7|inst6|inst24~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst6|inst24~regout ));

// Location: LCCOMB_X60_Y24_N6
cycloneii_lcell_comb \inst9|inst21|inst8~feeder (
// Equation(s):
// \inst9|inst21|inst8~feeder_combout  = \inst7|inst6|inst24~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst7|inst6|inst24~regout ),
	.cin(gnd),
	.combout(\inst9|inst21|inst8~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst21|inst8~feeder .lut_mask = 16'hFF00;
defparam \inst9|inst21|inst8~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y24_N7
cycloneii_lcell_ff \inst9|inst21|inst8 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst9|inst21|inst8~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst21|inst8~regout ));

// Location: LCFF_X61_Y24_N19
cycloneii_lcell_ff \inst9|inst22|inst8 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst9|inst21|inst8~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst22|inst8~regout ));

// Location: M4K_X55_Y18
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a51 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a51 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a51 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X84_Y27
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a19 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a19 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a19 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000538F8EFE;
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N16
cycloneii_lcell_comb \inst22|altsyncram_component|auto_generated|mux2|result_node[19]~12 (
// Equation(s):
// \inst22|altsyncram_component|auto_generated|mux2|result_node[19]~12_combout  = (\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst22|altsyncram_component|auto_generated|ram_block1a51~portadataout )) # 
// (!\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst22|altsyncram_component|auto_generated|ram_block1a19~portadataout )))

	.dataa(\inst22|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(vcc),
	.datac(\inst22|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datad(\inst22|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.cin(gnd),
	.combout(\inst22|altsyncram_component|auto_generated|mux2|result_node[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[19]~12 .lut_mask = 16'hF5A0;
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y24_N17
cycloneii_lcell_ff \inst7|inst5|inst19 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst22|altsyncram_component|auto_generated|mux2|result_node[19]~12_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst5|inst19~regout ));

// Location: LCFF_X59_Y24_N11
cycloneii_lcell_ff \inst7|inst6|inst19 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst7|inst5|inst19~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst6|inst19~regout ));

// Location: LCCOMB_X59_Y24_N24
cycloneii_lcell_comb \inst9|inst25|inst8~feeder (
// Equation(s):
// \inst9|inst25|inst8~feeder_combout  = \inst7|inst6|inst19~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst7|inst6|inst19~regout ),
	.cin(gnd),
	.combout(\inst9|inst25|inst8~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst25|inst8~feeder .lut_mask = 16'hFF00;
defparam \inst9|inst25|inst8~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y24_N25
cycloneii_lcell_ff \inst9|inst25|inst8 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst9|inst25|inst8~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst25|inst8~regout ));

// Location: LCFF_X59_Y24_N23
cycloneii_lcell_ff \inst9|inst24|inst8 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst9|inst25|inst8~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst24|inst8~regout ));

// Location: LCCOMB_X61_Y24_N26
cycloneii_lcell_comb \inst4|inst16~0 (
// Equation(s):
// \inst4|inst16~0_combout  = (\inst9|inst20|inst1~regout  & (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0~portbdataout )) # (!\inst9|inst20|inst1~regout  & ((\inst9|inst24|inst8~regout )))

	.dataa(\inst9|inst20|inst1~regout ),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0~portbdataout ),
	.datac(vcc),
	.datad(\inst9|inst24|inst8~regout ),
	.cin(gnd),
	.combout(\inst4|inst16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst16~0 .lut_mask = 16'hDD88;
defparam \inst4|inst16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y24_N27
cycloneii_lcell_ff \inst10|inst5|inst8 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst4|inst16~0_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst5|inst8~regout ));

// Location: LCCOMB_X61_Y24_N6
cycloneii_lcell_comb \inst10|inst8|inst8~feeder (
// Equation(s):
// \inst10|inst8|inst8~feeder_combout  = \inst10|inst5|inst8~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst10|inst5|inst8~regout ),
	.cin(gnd),
	.combout(\inst10|inst8|inst8~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst8|inst8~feeder .lut_mask = 16'hFF00;
defparam \inst10|inst8|inst8~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y24_N7
cycloneii_lcell_ff \inst10|inst8|inst8 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst10|inst8|inst8~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst8|inst8~regout ));

// Location: LCCOMB_X61_Y24_N18
cycloneii_lcell_comb \inst17|inst15 (
// Equation(s):
// \inst17|inst15~combout  = \inst9|inst22|inst8~regout  $ (\inst10|inst8|inst8~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst9|inst22|inst8~regout ),
	.datad(\inst10|inst8|inst8~regout ),
	.cin(gnd),
	.combout(\inst17|inst15~combout ),
	.cout());
// synopsys translate_off
defparam \inst17|inst15 .lut_mask = 16'h0FF0;
defparam \inst17|inst15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y26
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a18 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a18 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a18 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041890000;
// synopsys translate_on

// Location: M4K_X37_Y26
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a50 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a50 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a50 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N8
cycloneii_lcell_comb \inst22|altsyncram_component|auto_generated|mux2|result_node[18]~13 (
// Equation(s):
// \inst22|altsyncram_component|auto_generated|mux2|result_node[18]~13_combout  = (\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst22|altsyncram_component|auto_generated|ram_block1a50~portadataout ))) # 
// (!\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst22|altsyncram_component|auto_generated|ram_block1a18~portadataout ))

	.dataa(vcc),
	.datab(\inst22|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datac(\inst22|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datad(\inst22|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst22|altsyncram_component|auto_generated|mux2|result_node[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[18]~13 .lut_mask = 16'hF0CC;
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y26_N19
cycloneii_lcell_ff \inst7|inst5|inst18 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst22|altsyncram_component|auto_generated|mux2|result_node[18]~13_combout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst5|inst18~regout ));

// Location: LCFF_X59_Y24_N5
cycloneii_lcell_ff \inst7|inst6|inst18 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst7|inst5|inst18~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst6|inst18~regout ));

// Location: LCCOMB_X59_Y24_N20
cycloneii_lcell_comb \inst9|inst25|inst7~feeder (
// Equation(s):
// \inst9|inst25|inst7~feeder_combout  = \inst7|inst6|inst18~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst7|inst6|inst18~regout ),
	.cin(gnd),
	.combout(\inst9|inst25|inst7~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst25|inst7~feeder .lut_mask = 16'hFF00;
defparam \inst9|inst25|inst7~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y24_N21
cycloneii_lcell_ff \inst9|inst25|inst7 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst9|inst25|inst7~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst25|inst7~regout ));

// Location: LCFF_X59_Y24_N27
cycloneii_lcell_ff \inst9|inst24|inst7 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst9|inst25|inst7~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst24|inst7~regout ));

// Location: LCCOMB_X62_Y24_N12
cycloneii_lcell_comb \inst4|inst15~0 (
// Equation(s):
// \inst4|inst15~0_combout  = (\inst9|inst20|inst1~regout  & (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a1 )) # (!\inst9|inst20|inst1~regout  & ((\inst9|inst24|inst7~regout )))

	.dataa(\inst9|inst20|inst1~regout ),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a1 ),
	.datac(\inst9|inst24|inst7~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|inst15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst15~0 .lut_mask = 16'hD8D8;
defparam \inst4|inst15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y24_N13
cycloneii_lcell_ff \inst10|inst5|inst7 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst4|inst15~0_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst5|inst7~regout ));

// Location: LCFF_X61_Y24_N31
cycloneii_lcell_ff \inst10|inst8|inst7 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|inst5|inst7~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst8|inst7~regout ));

// Location: M4K_X55_Y28
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a22 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a22 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a22 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000888000;
// synopsys translate_on

// Location: M4K_X37_Y22
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a54 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a54 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a54 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N8
cycloneii_lcell_comb \inst22|altsyncram_component|auto_generated|mux2|result_node[22]~9 (
// Equation(s):
// \inst22|altsyncram_component|auto_generated|mux2|result_node[22]~9_combout  = (\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst22|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) # 
// (!\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst22|altsyncram_component|auto_generated|ram_block1a22~portadataout ))

	.dataa(vcc),
	.datab(\inst22|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datac(\inst22|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datad(\inst22|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst22|altsyncram_component|auto_generated|mux2|result_node[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[22]~9 .lut_mask = 16'hF0CC;
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y24_N9
cycloneii_lcell_ff \inst7|inst5|inst22 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst22|altsyncram_component|auto_generated|mux2|result_node[22]~9_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst5|inst22~regout ));

// Location: LCFF_X59_Y24_N1
cycloneii_lcell_ff \inst7|inst6|inst22 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst7|inst5|inst22~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst6|inst22~regout ));

// Location: LCFF_X60_Y24_N31
cycloneii_lcell_ff \inst9|inst21|inst6 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst7|inst6|inst22~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst21|inst6~regout ));

// Location: LCFF_X61_Y24_N9
cycloneii_lcell_ff \inst9|inst22|inst6 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst9|inst21|inst6~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst22|inst6~regout ));

// Location: LCFF_X59_Y24_N29
cycloneii_lcell_ff \inst9|inst25|inst6 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst7|inst6|inst17~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst25|inst6~regout ));

// Location: LCFF_X59_Y24_N7
cycloneii_lcell_ff \inst9|inst24|inst6 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst9|inst25|inst6~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst24|inst6~regout ));

// Location: LCCOMB_X62_Y24_N30
cycloneii_lcell_comb \inst4|inst14~0 (
// Equation(s):
// \inst4|inst14~0_combout  = (\inst9|inst20|inst1~regout  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a2 ))) # (!\inst9|inst20|inst1~regout  & (\inst9|inst24|inst6~regout ))

	.dataa(\inst9|inst20|inst1~regout ),
	.datab(vcc),
	.datac(\inst9|inst24|inst6~regout ),
	.datad(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a2 ),
	.cin(gnd),
	.combout(\inst4|inst14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst14~0 .lut_mask = 16'hFA50;
defparam \inst4|inst14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y24_N31
cycloneii_lcell_ff \inst10|inst5|inst6 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst4|inst14~0_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst5|inst6~regout ));

// Location: LCCOMB_X62_Y24_N28
cycloneii_lcell_comb \inst10|inst8|inst6~feeder (
// Equation(s):
// \inst10|inst8|inst6~feeder_combout  = \inst10|inst5|inst6~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst10|inst5|inst6~regout ),
	.cin(gnd),
	.combout(\inst10|inst8|inst6~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst8|inst6~feeder .lut_mask = 16'hFF00;
defparam \inst10|inst8|inst6~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y24_N29
cycloneii_lcell_ff \inst10|inst8|inst6 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst10|inst8|inst6~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst8|inst6~regout ));

// Location: LCCOMB_X61_Y24_N8
cycloneii_lcell_comb \inst17|inst68~1 (
// Equation(s):
// \inst17|inst68~1_combout  = (\inst9|inst22|inst7~regout  & (\inst10|inst8|inst7~regout  & (\inst9|inst22|inst6~regout  $ (!\inst10|inst8|inst6~regout )))) # (!\inst9|inst22|inst7~regout  & (!\inst10|inst8|inst7~regout  & (\inst9|inst22|inst6~regout  $ 
// (!\inst10|inst8|inst6~regout ))))

	.dataa(\inst9|inst22|inst7~regout ),
	.datab(\inst10|inst8|inst7~regout ),
	.datac(\inst9|inst22|inst6~regout ),
	.datad(\inst10|inst8|inst6~regout ),
	.cin(gnd),
	.combout(\inst17|inst68~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|inst68~1 .lut_mask = 16'h9009;
defparam \inst17|inst68~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N2
cycloneii_lcell_comb \inst4|inst17~0 (
// Equation(s):
// \inst4|inst17~0_combout  = (\inst9|inst20|inst1~regout  & ((\inst9|inst27|inst9~regout ))) # (!\inst9|inst20|inst1~regout  & (\inst9|inst24|inst9~regout ))

	.dataa(\inst9|inst24|inst9~regout ),
	.datab(\inst9|inst27|inst9~regout ),
	.datac(vcc),
	.datad(\inst9|inst20|inst1~regout ),
	.cin(gnd),
	.combout(\inst4|inst17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst17~0 .lut_mask = 16'hCCAA;
defparam \inst4|inst17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y24_N3
cycloneii_lcell_ff \inst10|inst5|inst9 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst4|inst17~0_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst5|inst9~regout ));

// Location: LCCOMB_X61_Y24_N28
cycloneii_lcell_comb \inst10|inst8|inst9~feeder (
// Equation(s):
// \inst10|inst8|inst9~feeder_combout  = \inst10|inst5|inst9~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst10|inst5|inst9~regout ),
	.cin(gnd),
	.combout(\inst10|inst8|inst9~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst8|inst9~feeder .lut_mask = 16'hFF00;
defparam \inst10|inst8|inst9~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y24_N29
cycloneii_lcell_ff \inst10|inst8|inst9 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst10|inst8|inst9~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst8|inst9~regout ));

// Location: LCCOMB_X61_Y24_N12
cycloneii_lcell_comb \inst17|inst68~0 (
// Equation(s):
// \inst17|inst68~0_combout  = (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a45  & ((\inst17|inst11~0_combout ) # (\inst10|inst8|inst9~regout )))

	.dataa(\inst17|inst11~0_combout ),
	.datab(\inst10|inst8|inst9~regout ),
	.datac(vcc),
	.datad(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a45 ),
	.cin(gnd),
	.combout(\inst17|inst68~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|inst68~0 .lut_mask = 16'hEE00;
defparam \inst17|inst68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N0
cycloneii_lcell_comb \inst17|inst68 (
// Equation(s):
// \inst17|inst68~combout  = (\inst17|inst68~2_combout  & (!\inst17|inst15~combout  & (\inst17|inst68~1_combout  & \inst17|inst68~0_combout )))

	.dataa(\inst17|inst68~2_combout ),
	.datab(\inst17|inst15~combout ),
	.datac(\inst17|inst68~1_combout ),
	.datad(\inst17|inst68~0_combout ),
	.cin(gnd),
	.combout(\inst17|inst68~combout ),
	.cout());
// synopsys translate_off
defparam \inst17|inst68 .lut_mask = 16'h2000;
defparam \inst17|inst68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y26_N21
cycloneii_lcell_ff \inst10|inst|inst11 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst2|inst14|inst3|6~0_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst|inst11~regout ));

// Location: LCFF_X62_Y26_N29
cycloneii_lcell_ff \inst10|inst6|inst11 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|inst|inst11~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst6|inst11~regout ));

// Location: LCCOMB_X62_Y26_N4
cycloneii_lcell_comb \inst12|inst2|inst35 (
// Equation(s):
// \inst12|inst2|inst35~combout  = (\inst17|inst68~combout  & \inst10|inst6|inst11~regout )

	.dataa(vcc),
	.datab(\inst17|inst68~combout ),
	.datac(vcc),
	.datad(\inst10|inst6|inst11~regout ),
	.cin(gnd),
	.combout(\inst12|inst2|inst35~combout ),
	.cout());
// synopsys translate_off
defparam \inst12|inst2|inst35 .lut_mask = 16'hCC00;
defparam \inst12|inst2|inst35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y27
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a63 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a63 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a63 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a63 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N10
cycloneii_lcell_comb \inst22|altsyncram_component|auto_generated|mux2|result_node[31]~0 (
// Equation(s):
// \inst22|altsyncram_component|auto_generated|mux2|result_node[31]~0_combout  = (\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst22|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) # 
// (!\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst22|altsyncram_component|auto_generated|ram_block1a31~portadataout ))

	.dataa(\inst22|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datab(\inst22|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(vcc),
	.datad(\inst22|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.cin(gnd),
	.combout(\inst22|altsyncram_component|auto_generated|mux2|result_node[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[31]~0 .lut_mask = 16'hEE22;
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y24_N17
cycloneii_lcell_ff \inst7|inst5|inst31 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst22|altsyncram_component|auto_generated|mux2|result_node[31]~0_combout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst5|inst31~regout ));

// Location: LCFF_X63_Y24_N29
cycloneii_lcell_ff \inst7|inst6|inst31 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst7|inst5|inst31~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst6|inst31~regout ));

// Location: LCCOMB_X63_Y24_N28
cycloneii_lcell_comb \inst20|inst6~0 (
// Equation(s):
// \inst20|inst6~0_combout  = (\inst7|inst6|inst27~regout  & (\inst7|inst6|inst31~regout  & \inst7|inst6|inst26~regout ))

	.dataa(\inst7|inst6|inst27~regout ),
	.datab(vcc),
	.datac(\inst7|inst6|inst31~regout ),
	.datad(\inst7|inst6|inst26~regout ),
	.cin(gnd),
	.combout(\inst20|inst6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|inst6~0 .lut_mask = 16'hA000;
defparam \inst20|inst6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N22
cycloneii_lcell_comb \inst20|inst6 (
// Equation(s):
// \inst20|inst6~combout  = (!\inst7|inst6|inst28~regout  & (\inst20|inst20~0_combout  & \inst20|inst6~0_combout ))

	.dataa(\inst7|inst6|inst28~regout ),
	.datab(\inst20|inst20~0_combout ),
	.datac(vcc),
	.datad(\inst20|inst6~0_combout ),
	.cin(gnd),
	.combout(\inst20|inst6~combout ),
	.cout());
// synopsys translate_off
defparam \inst20|inst6 .lut_mask = 16'h4400;
defparam \inst20|inst6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y24_N23
cycloneii_lcell_ff \inst9|inst17|inst3 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst20|inst6~combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst17|inst3~regout ));

// Location: LCCOMB_X63_Y24_N6
cycloneii_lcell_comb \inst9|inst20|inst3~feeder (
// Equation(s):
// \inst9|inst20|inst3~feeder_combout  = \inst9|inst17|inst3~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst9|inst17|inst3~regout ),
	.cin(gnd),
	.combout(\inst9|inst20|inst3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst20|inst3~feeder .lut_mask = 16'hFF00;
defparam \inst9|inst20|inst3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y24_N7
cycloneii_lcell_ff \inst9|inst20|inst3 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst9|inst20|inst3~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst20|inst3~regout ));

// Location: LCCOMB_X61_Y24_N10
cycloneii_lcell_comb \inst4|inst5~0 (
// Equation(s):
// \inst4|inst5~0_combout  = (\inst9|inst20|inst1~regout  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a3 ))) # (!\inst9|inst20|inst1~regout  & (\inst9|inst24|inst~regout ))

	.dataa(\inst9|inst24|inst~regout ),
	.datab(vcc),
	.datac(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a3 ),
	.datad(\inst9|inst20|inst1~regout ),
	.cin(gnd),
	.combout(\inst4|inst5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst5~0 .lut_mask = 16'hF0AA;
defparam \inst4|inst5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y24_N11
cycloneii_lcell_ff \inst10|inst5|inst (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst4|inst5~0_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst5|inst~regout ));

// Location: LCFF_X61_Y24_N17
cycloneii_lcell_ff \inst10|inst8|inst (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|inst5|inst~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst8|inst~regout ));

// Location: M4K_X37_Y25
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a52 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a52 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a52 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X84_Y26
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a20 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a20 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a20 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000;
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N22
cycloneii_lcell_comb \inst22|altsyncram_component|auto_generated|mux2|result_node[20]~11 (
// Equation(s):
// \inst22|altsyncram_component|auto_generated|mux2|result_node[20]~11_combout  = (\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst22|altsyncram_component|auto_generated|ram_block1a52~portadataout )) # 
// (!\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst22|altsyncram_component|auto_generated|ram_block1a20~portadataout )))

	.dataa(vcc),
	.datab(\inst22|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datac(\inst22|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst22|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.cin(gnd),
	.combout(\inst22|altsyncram_component|auto_generated|mux2|result_node[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[20]~11 .lut_mask = 16'hCFC0;
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y24_N23
cycloneii_lcell_ff \inst7|inst5|inst20 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst22|altsyncram_component|auto_generated|mux2|result_node[20]~11_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst5|inst20~regout ));

// Location: LCCOMB_X60_Y24_N20
cycloneii_lcell_comb \inst7|inst6|inst20~feeder (
// Equation(s):
// \inst7|inst6|inst20~feeder_combout  = \inst7|inst5|inst20~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst7|inst5|inst20~regout ),
	.cin(gnd),
	.combout(\inst7|inst6|inst20~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst6|inst20~feeder .lut_mask = 16'hFF00;
defparam \inst7|inst6|inst20~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y24_N21
cycloneii_lcell_ff \inst7|inst6|inst20 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst7|inst6|inst20~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst6|inst20~regout ));

// Location: LCFF_X60_Y24_N3
cycloneii_lcell_ff \inst9|inst25|inst9 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst7|inst6|inst20~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst25|inst9~regout ));

// Location: LCCOMB_X60_Y24_N0
cycloneii_lcell_comb \inst9|inst24|inst9~feeder (
// Equation(s):
// \inst9|inst24|inst9~feeder_combout  = \inst9|inst25|inst9~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst9|inst25|inst9~regout ),
	.cin(gnd),
	.combout(\inst9|inst24|inst9~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst24|inst9~feeder .lut_mask = 16'hFF00;
defparam \inst9|inst24|inst9~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y24_N1
cycloneii_lcell_ff \inst9|inst24|inst9 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst9|inst24|inst9~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst24|inst9~regout ));

// Location: LCCOMB_X61_Y24_N22
cycloneii_lcell_comb \inst23|inst45~1 (
// Equation(s):
// \inst23|inst45~1_combout  = (\inst9|inst24|inst~regout  & (\inst10|inst8|inst~regout  & (\inst9|inst24|inst9~regout  $ (!\inst10|inst8|inst9~regout )))) # (!\inst9|inst24|inst~regout  & (!\inst10|inst8|inst~regout  & (\inst9|inst24|inst9~regout  $ 
// (!\inst10|inst8|inst9~regout ))))

	.dataa(\inst9|inst24|inst~regout ),
	.datab(\inst10|inst8|inst~regout ),
	.datac(\inst9|inst24|inst9~regout ),
	.datad(\inst10|inst8|inst9~regout ),
	.cin(gnd),
	.combout(\inst23|inst45~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|inst45~1 .lut_mask = 16'h9009;
defparam \inst23|inst45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N4
cycloneii_lcell_comb \inst23|inst45~2 (
// Equation(s):
// \inst23|inst45~2_combout  = (!\inst9|inst20|inst3~regout  & (\inst10|inst8|inst8~regout  $ (!\inst9|inst24|inst8~regout )))

	.dataa(\inst10|inst8|inst8~regout ),
	.datab(\inst9|inst20|inst3~regout ),
	.datac(vcc),
	.datad(\inst9|inst24|inst8~regout ),
	.cin(gnd),
	.combout(\inst23|inst45~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|inst45~2 .lut_mask = 16'h2211;
defparam \inst23|inst45~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N20
cycloneii_lcell_comb \inst23|inst45~0 (
// Equation(s):
// \inst23|inst45~0_combout  = (\inst9|inst24|inst7~regout  & (\inst10|inst8|inst7~regout  & (\inst9|inst24|inst6~regout  $ (!\inst10|inst8|inst6~regout )))) # (!\inst9|inst24|inst7~regout  & (!\inst10|inst8|inst7~regout  & (\inst9|inst24|inst6~regout  $ 
// (!\inst10|inst8|inst6~regout ))))

	.dataa(\inst9|inst24|inst7~regout ),
	.datab(\inst9|inst24|inst6~regout ),
	.datac(\inst10|inst8|inst7~regout ),
	.datad(\inst10|inst8|inst6~regout ),
	.cin(gnd),
	.combout(\inst23|inst45~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|inst45~0 .lut_mask = 16'h8421;
defparam \inst23|inst45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N24
cycloneii_lcell_comb \inst23|inst45~3 (
// Equation(s):
// \inst23|inst45~3_combout  = (\inst17|inst68~0_combout  & (\inst23|inst45~1_combout  & (\inst23|inst45~2_combout  & \inst23|inst45~0_combout )))

	.dataa(\inst17|inst68~0_combout ),
	.datab(\inst23|inst45~1_combout ),
	.datac(\inst23|inst45~2_combout ),
	.datad(\inst23|inst45~0_combout ),
	.cin(gnd),
	.combout(\inst23|inst45~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|inst45~3 .lut_mask = 16'h8000;
defparam \inst23|inst45~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N28
cycloneii_lcell_comb \inst23|inst41~0 (
// Equation(s):
// \inst23|inst41~0_combout  = (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a3  & ((\inst9|inst20|inst3~regout ) # ((\inst10|inst6|inst11~regout  & \inst23|inst45~3_combout )))) # 
// (!\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a3  & (((\inst10|inst6|inst11~regout  & \inst23|inst45~3_combout ))))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a3 ),
	.datab(\inst9|inst20|inst3~regout ),
	.datac(\inst10|inst6|inst11~regout ),
	.datad(\inst23|inst45~3_combout ),
	.cin(gnd),
	.combout(\inst23|inst41~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|inst41~0 .lut_mask = 16'hF888;
defparam \inst23|inst41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N6
cycloneii_lcell_comb \inst2|inst14|inst5|5~0 (
// Equation(s):
// \inst2|inst14|inst5|5~0_combout  = \inst23|inst41~0_combout  $ (((\inst9|inst20|inst1~regout  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a14 ) # (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a11 )))))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a14 ),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a11 ),
	.datac(\inst9|inst20|inst1~regout ),
	.datad(\inst23|inst41~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst14|inst5|5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst14|inst5|5~0 .lut_mask = 16'h1FE0;
defparam \inst2|inst14|inst5|5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N20
cycloneii_lcell_comb \inst2|inst14|inst3|6~0 (
// Equation(s):
// \inst2|inst14|inst3|6~0_combout  = (\inst13|inst3~combout  & ((\inst2|inst14|inst5|5~0_combout ) # (\inst13|inst4~combout  $ (\inst12|inst2|inst35~combout )))) # (!\inst13|inst3~combout  & (\inst2|inst14|inst5|5~0_combout  & (\inst13|inst4~combout  $ 
// (\inst12|inst2|inst35~combout ))))

	.dataa(\inst13|inst3~combout ),
	.datab(\inst13|inst4~combout ),
	.datac(\inst12|inst2|inst35~combout ),
	.datad(\inst2|inst14|inst5|5~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst14|inst3|6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst14|inst3|6~0 .lut_mask = 16'hBE28;
defparam \inst2|inst14|inst3|6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y26_N3
cycloneii_lcell_ff \inst10|inst|inst10 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst2|inst13|inst3|6~0_combout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst|inst10~regout ));

// Location: LCFF_X62_Y26_N31
cycloneii_lcell_ff \inst10|inst6|inst10 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|inst|inst10~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst6|inst10~regout ));

// Location: LCCOMB_X62_Y26_N30
cycloneii_lcell_comb \inst23|inst40~0 (
// Equation(s):
// \inst23|inst40~0_combout  = (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a4  & ((\inst9|inst20|inst3~regout ) # ((\inst10|inst6|inst10~regout  & \inst23|inst45~3_combout )))) # 
// (!\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a4  & (((\inst10|inst6|inst10~regout  & \inst23|inst45~3_combout ))))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a4 ),
	.datab(\inst9|inst20|inst3~regout ),
	.datac(\inst10|inst6|inst10~regout ),
	.datad(\inst23|inst45~3_combout ),
	.cin(gnd),
	.combout(\inst23|inst40~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|inst40~0 .lut_mask = 16'hF888;
defparam \inst23|inst40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N14
cycloneii_lcell_comb \inst2|inst13|inst5|5~0 (
// Equation(s):
// \inst2|inst13|inst5|5~0_combout  = \inst23|inst40~0_combout  $ (((\inst9|inst20|inst1~regout  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a14 ) # (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a11 )))))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a14 ),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a11 ),
	.datac(\inst9|inst20|inst1~regout ),
	.datad(\inst23|inst40~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst13|inst5|5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst13|inst5|5~0 .lut_mask = 16'h1FE0;
defparam \inst2|inst13|inst5|5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N20
cycloneii_lcell_comb \inst12|inst2|inst33 (
// Equation(s):
// \inst12|inst2|inst33~combout  = (\inst10|inst6|inst10~regout  & \inst17|inst68~combout )

	.dataa(vcc),
	.datab(\inst10|inst6|inst10~regout ),
	.datac(vcc),
	.datad(\inst17|inst68~combout ),
	.cin(gnd),
	.combout(\inst12|inst2|inst33~combout ),
	.cout());
// synopsys translate_off
defparam \inst12|inst2|inst33 .lut_mask = 16'hCC00;
defparam \inst12|inst2|inst33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N16
cycloneii_lcell_comb \inst2|inst13|inst3|6~0 (
// Equation(s):
// \inst2|inst13|inst3|6~0_combout  = (\inst13|inst3~combout  & ((\inst2|inst13|inst5|5~0_combout ) # (\inst12|inst2|inst33~combout  $ (\inst13|inst4~combout )))) # (!\inst13|inst3~combout  & (\inst2|inst13|inst5|5~0_combout  & (\inst12|inst2|inst33~combout  
// $ (\inst13|inst4~combout ))))

	.dataa(\inst13|inst3~combout ),
	.datab(\inst2|inst13|inst5|5~0_combout ),
	.datac(\inst12|inst2|inst33~combout ),
	.datad(\inst13|inst4~combout ),
	.cin(gnd),
	.combout(\inst2|inst13|inst3|6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst13|inst3|6~0 .lut_mask = 16'h8EE8;
defparam \inst2|inst13|inst3|6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y26_N23
cycloneii_lcell_ff \inst10|inst|inst8 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst2|inst11|inst3|6~0_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst|inst8~regout ));

// Location: LCFF_X62_Y26_N13
cycloneii_lcell_ff \inst10|inst6|inst8 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|inst|inst8~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst6|inst8~regout ));

// Location: LCCOMB_X62_Y26_N12
cycloneii_lcell_comb \inst23|inst28~0 (
// Equation(s):
// \inst23|inst28~0_combout  = (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a6  & ((\inst9|inst20|inst3~regout ) # ((\inst10|inst6|inst8~regout  & \inst23|inst45~3_combout )))) # 
// (!\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a6  & (((\inst10|inst6|inst8~regout  & \inst23|inst45~3_combout ))))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a6 ),
	.datab(\inst9|inst20|inst3~regout ),
	.datac(\inst10|inst6|inst8~regout ),
	.datad(\inst23|inst45~3_combout ),
	.cin(gnd),
	.combout(\inst23|inst28~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|inst28~0 .lut_mask = 16'hF888;
defparam \inst23|inst28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N14
cycloneii_lcell_comb \inst2|inst11|inst5|5~0 (
// Equation(s):
// \inst2|inst11|inst5|5~0_combout  = \inst23|inst28~0_combout  $ (((\inst9|inst20|inst1~regout  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a11 ) # (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a14 )))))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a11 ),
	.datab(\inst9|inst20|inst1~regout ),
	.datac(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a14 ),
	.datad(\inst23|inst28~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst11|inst5|5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst11|inst5|5~0 .lut_mask = 16'h37C8;
defparam \inst2|inst11|inst5|5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N18
cycloneii_lcell_comb \inst12|inst2|inst30 (
// Equation(s):
// \inst12|inst2|inst30~combout  = (\inst17|inst68~combout  & \inst10|inst6|inst8~regout )

	.dataa(vcc),
	.datab(\inst17|inst68~combout ),
	.datac(vcc),
	.datad(\inst10|inst6|inst8~regout ),
	.cin(gnd),
	.combout(\inst12|inst2|inst30~combout ),
	.cout());
// synopsys translate_off
defparam \inst12|inst2|inst30 .lut_mask = 16'hCC00;
defparam \inst12|inst2|inst30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N22
cycloneii_lcell_comb \inst2|inst11|inst3|6~0 (
// Equation(s):
// \inst2|inst11|inst3|6~0_combout  = (\inst13|inst3~combout  & ((\inst2|inst11|inst5|5~0_combout ) # (\inst13|inst4~combout  $ (\inst12|inst2|inst30~combout )))) # (!\inst13|inst3~combout  & (\inst2|inst11|inst5|5~0_combout  & (\inst13|inst4~combout  $ 
// (\inst12|inst2|inst30~combout ))))

	.dataa(\inst13|inst3~combout ),
	.datab(\inst13|inst4~combout ),
	.datac(\inst2|inst11|inst5|5~0_combout ),
	.datad(\inst12|inst2|inst30~combout ),
	.cin(gnd),
	.combout(\inst2|inst11|inst3|6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst11|inst3|6~0 .lut_mask = 16'hB2E8;
defparam \inst2|inst11|inst3|6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N0
cycloneii_lcell_comb \inst2|inst391~2 (
// Equation(s):
// \inst2|inst391~2_combout  = (\inst2|inst12|inst3|6~0_combout ) # ((\inst2|inst14|inst3|6~0_combout ) # ((\inst2|inst13|inst3|6~0_combout ) # (\inst2|inst11|inst3|6~0_combout )))

	.dataa(\inst2|inst12|inst3|6~0_combout ),
	.datab(\inst2|inst14|inst3|6~0_combout ),
	.datac(\inst2|inst13|inst3|6~0_combout ),
	.datad(\inst2|inst11|inst3|6~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst391~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst391~2 .lut_mask = 16'hFFFE;
defparam \inst2|inst391~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N16
cycloneii_lcell_comb \inst13|inst3 (
// Equation(s):
// \inst13|inst3~combout  = (\inst9|inst19|inst~regout ) # ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a13  & \inst9|inst20|inst1~regout ))

	.dataa(vcc),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a13 ),
	.datac(\inst9|inst19|inst~regout ),
	.datad(\inst9|inst20|inst1~regout ),
	.cin(gnd),
	.combout(\inst13|inst3~combout ),
	.cout());
// synopsys translate_off
defparam \inst13|inst3 .lut_mask = 16'hFCF0;
defparam \inst13|inst3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N26
cycloneii_lcell_comb \inst12|inst2|inst12 (
// Equation(s):
// \inst12|inst2|inst12~combout  = (\inst10|inst6|inst4~regout  & \inst17|inst68~combout )

	.dataa(\inst10|inst6|inst4~regout ),
	.datab(vcc),
	.datac(\inst17|inst68~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst12|inst2|inst12~combout ),
	.cout());
// synopsys translate_off
defparam \inst12|inst2|inst12 .lut_mask = 16'hA0A0;
defparam \inst12|inst2|inst12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y25_N27
cycloneii_lcell_ff \inst10|inst|inst4 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst2|inst7|inst3|6~0_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst|inst4~regout ));

// Location: LCFF_X65_Y25_N31
cycloneii_lcell_ff \inst10|inst6|inst4 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|inst|inst4~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst6|inst4~regout ));

// Location: LCCOMB_X65_Y25_N30
cycloneii_lcell_comb \inst23|inst17~0 (
// Equation(s):
// \inst23|inst17~0_combout  = (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a10  & ((\inst9|inst20|inst3~regout ) # ((\inst10|inst6|inst4~regout  & \inst23|inst45~3_combout )))) # 
// (!\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a10  & (((\inst10|inst6|inst4~regout  & \inst23|inst45~3_combout ))))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a10 ),
	.datab(\inst9|inst20|inst3~regout ),
	.datac(\inst10|inst6|inst4~regout ),
	.datad(\inst23|inst45~3_combout ),
	.cin(gnd),
	.combout(\inst23|inst17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|inst17~0 .lut_mask = 16'hF888;
defparam \inst23|inst17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N22
cycloneii_lcell_comb \inst2|inst7|inst5|5~0 (
// Equation(s):
// \inst2|inst7|inst5|5~0_combout  = \inst23|inst17~0_combout  $ (((\inst9|inst20|inst1~regout  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a14 ) # (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a11 )))))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a14 ),
	.datab(\inst9|inst20|inst1~regout ),
	.datac(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a11 ),
	.datad(\inst23|inst17~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst7|inst5|5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst7|inst5|5~0 .lut_mask = 16'h37C8;
defparam \inst2|inst7|inst5|5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N26
cycloneii_lcell_comb \inst2|inst7|inst3|6~0 (
// Equation(s):
// \inst2|inst7|inst3|6~0_combout  = (\inst13|inst3~combout  & ((\inst2|inst7|inst5|5~0_combout ) # (\inst13|inst4~combout  $ (\inst12|inst2|inst12~combout )))) # (!\inst13|inst3~combout  & (\inst2|inst7|inst5|5~0_combout  & (\inst13|inst4~combout  $ 
// (\inst12|inst2|inst12~combout ))))

	.dataa(\inst13|inst4~combout ),
	.datab(\inst13|inst3~combout ),
	.datac(\inst12|inst2|inst12~combout ),
	.datad(\inst2|inst7|inst5|5~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst7|inst3|6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst7|inst3|6~0 .lut_mask = 16'hDE48;
defparam \inst2|inst7|inst3|6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y25_N15
cycloneii_lcell_ff \inst10|inst|inst5 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst2|inst8|inst3|6~0_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst|inst5~regout ));

// Location: LCFF_X65_Y25_N17
cycloneii_lcell_ff \inst10|inst6|inst5 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|inst|inst5~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst6|inst5~regout ));

// Location: LCCOMB_X65_Y25_N0
cycloneii_lcell_comb \inst23|inst18~0 (
// Equation(s):
// \inst23|inst18~0_combout  = (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a9  & ((\inst9|inst20|inst3~regout ) # ((\inst10|inst6|inst5~regout  & \inst23|inst45~3_combout )))) # 
// (!\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a9  & (\inst10|inst6|inst5~regout  & ((\inst23|inst45~3_combout ))))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a9 ),
	.datab(\inst10|inst6|inst5~regout ),
	.datac(\inst9|inst20|inst3~regout ),
	.datad(\inst23|inst45~3_combout ),
	.cin(gnd),
	.combout(\inst23|inst18~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|inst18~0 .lut_mask = 16'hECA0;
defparam \inst23|inst18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N4
cycloneii_lcell_comb \inst2|inst8|inst5|5~0 (
// Equation(s):
// \inst2|inst8|inst5|5~0_combout  = \inst23|inst18~0_combout  $ (((\inst9|inst20|inst1~regout  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a14 ) # (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a11 )))))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a14 ),
	.datab(\inst9|inst20|inst1~regout ),
	.datac(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a11 ),
	.datad(\inst23|inst18~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst8|inst5|5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst8|inst5|5~0 .lut_mask = 16'h37C8;
defparam \inst2|inst8|inst5|5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N28
cycloneii_lcell_comb \inst12|inst2|inst21 (
// Equation(s):
// \inst12|inst2|inst21~combout  = (\inst17|inst68~combout  & \inst10|inst6|inst5~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst17|inst68~combout ),
	.datad(\inst10|inst6|inst5~regout ),
	.cin(gnd),
	.combout(\inst12|inst2|inst21~combout ),
	.cout());
// synopsys translate_off
defparam \inst12|inst2|inst21 .lut_mask = 16'hF000;
defparam \inst12|inst2|inst21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N14
cycloneii_lcell_comb \inst2|inst8|inst3|6~0 (
// Equation(s):
// \inst2|inst8|inst3|6~0_combout  = (\inst13|inst3~combout  & ((\inst2|inst8|inst5|5~0_combout ) # (\inst13|inst4~combout  $ (\inst12|inst2|inst21~combout )))) # (!\inst13|inst3~combout  & (\inst2|inst8|inst5|5~0_combout  & (\inst13|inst4~combout  $ 
// (\inst12|inst2|inst21~combout ))))

	.dataa(\inst13|inst4~combout ),
	.datab(\inst13|inst3~combout ),
	.datac(\inst2|inst8|inst5|5~0_combout ),
	.datad(\inst12|inst2|inst21~combout ),
	.cin(gnd),
	.combout(\inst2|inst8|inst3|6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst8|inst3|6~0 .lut_mask = 16'hD4E8;
defparam \inst2|inst8|inst3|6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y25_N25
cycloneii_lcell_ff \inst10|inst|inst7 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst2|inst10|inst3|6~0_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst|inst7~regout ));

// Location: LCFF_X65_Y25_N29
cycloneii_lcell_ff \inst10|inst6|inst7 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|inst|inst7~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst6|inst7~regout ));

// Location: LCCOMB_X65_Y25_N16
cycloneii_lcell_comb \inst12|inst2|inst25 (
// Equation(s):
// \inst12|inst2|inst25~combout  = (\inst17|inst68~combout  & \inst10|inst6|inst7~regout )

	.dataa(\inst17|inst68~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst10|inst6|inst7~regout ),
	.cin(gnd),
	.combout(\inst12|inst2|inst25~combout ),
	.cout());
// synopsys translate_off
defparam \inst12|inst2|inst25 .lut_mask = 16'hAA00;
defparam \inst12|inst2|inst25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N28
cycloneii_lcell_comb \inst23|inst20~0 (
// Equation(s):
// \inst23|inst20~0_combout  = (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a7  & ((\inst9|inst20|inst3~regout ) # ((\inst10|inst6|inst7~regout  & \inst23|inst45~3_combout )))) # 
// (!\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a7  & (((\inst10|inst6|inst7~regout  & \inst23|inst45~3_combout ))))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a7 ),
	.datab(\inst9|inst20|inst3~regout ),
	.datac(\inst10|inst6|inst7~regout ),
	.datad(\inst23|inst45~3_combout ),
	.cin(gnd),
	.combout(\inst23|inst20~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|inst20~0 .lut_mask = 16'hF888;
defparam \inst23|inst20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N10
cycloneii_lcell_comb \inst2|inst10|inst5|5~0 (
// Equation(s):
// \inst2|inst10|inst5|5~0_combout  = \inst23|inst20~0_combout  $ (((\inst9|inst20|inst1~regout  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a14 ) # (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a11 )))))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a14 ),
	.datab(\inst9|inst20|inst1~regout ),
	.datac(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a11 ),
	.datad(\inst23|inst20~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst10|inst5|5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst10|inst5|5~0 .lut_mask = 16'h37C8;
defparam \inst2|inst10|inst5|5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N24
cycloneii_lcell_comb \inst2|inst10|inst3|6~0 (
// Equation(s):
// \inst2|inst10|inst3|6~0_combout  = (\inst13|inst3~combout  & ((\inst2|inst10|inst5|5~0_combout ) # (\inst13|inst4~combout  $ (\inst12|inst2|inst25~combout )))) # (!\inst13|inst3~combout  & (\inst2|inst10|inst5|5~0_combout  & (\inst13|inst4~combout  $ 
// (\inst12|inst2|inst25~combout ))))

	.dataa(\inst13|inst4~combout ),
	.datab(\inst13|inst3~combout ),
	.datac(\inst12|inst2|inst25~combout ),
	.datad(\inst2|inst10|inst5|5~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst10|inst3|6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst10|inst3|6~0 .lut_mask = 16'hDE48;
defparam \inst2|inst10|inst3|6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N20
cycloneii_lcell_comb \inst2|inst391~1 (
// Equation(s):
// \inst2|inst391~1_combout  = (\inst2|inst9|inst3|6~0_combout ) # ((\inst2|inst7|inst3|6~0_combout ) # ((\inst2|inst8|inst3|6~0_combout ) # (\inst2|inst10|inst3|6~0_combout )))

	.dataa(\inst2|inst9|inst3|6~0_combout ),
	.datab(\inst2|inst7|inst3|6~0_combout ),
	.datac(\inst2|inst8|inst3|6~0_combout ),
	.datad(\inst2|inst10|inst3|6~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst391~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst391~1 .lut_mask = 16'hFFFE;
defparam \inst2|inst391~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y26_N3
cycloneii_lcell_ff \inst10|inst|inst2 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst2|inst5|inst3|6~0_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst|inst2~regout ));

// Location: LCFF_X65_Y26_N15
cycloneii_lcell_ff \inst10|inst6|inst2 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|inst|inst2~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst6|inst2~regout ));

// Location: LCCOMB_X65_Y26_N20
cycloneii_lcell_comb \inst12|inst2|inst8 (
// Equation(s):
// \inst12|inst2|inst8~combout  = (\inst10|inst6|inst2~regout  & \inst17|inst68~combout )

	.dataa(vcc),
	.datab(\inst10|inst6|inst2~regout ),
	.datac(vcc),
	.datad(\inst17|inst68~combout ),
	.cin(gnd),
	.combout(\inst12|inst2|inst8~combout ),
	.cout());
// synopsys translate_off
defparam \inst12|inst2|inst8 .lut_mask = 16'hCC00;
defparam \inst12|inst2|inst8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N22
cycloneii_lcell_comb \inst23|inst15~0 (
// Equation(s):
// \inst23|inst15~0_combout  = (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a12  & ((\inst9|inst20|inst3~regout ) # ((\inst10|inst6|inst2~regout  & \inst23|inst45~3_combout )))) # 
// (!\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a12  & (((\inst10|inst6|inst2~regout  & \inst23|inst45~3_combout ))))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a12 ),
	.datab(\inst9|inst20|inst3~regout ),
	.datac(\inst10|inst6|inst2~regout ),
	.datad(\inst23|inst45~3_combout ),
	.cin(gnd),
	.combout(\inst23|inst15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|inst15~0 .lut_mask = 16'hF888;
defparam \inst23|inst15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N30
cycloneii_lcell_comb \inst2|inst5|inst5|5~0 (
// Equation(s):
// \inst2|inst5|inst5|5~0_combout  = \inst23|inst15~0_combout  $ (((\inst9|inst20|inst1~regout  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a11 ) # (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a14 )))))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a11 ),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a14 ),
	.datac(\inst9|inst20|inst1~regout ),
	.datad(\inst23|inst15~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst5|inst5|5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst5|inst5|5~0 .lut_mask = 16'h1FE0;
defparam \inst2|inst5|inst5|5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N2
cycloneii_lcell_comb \inst2|inst5|inst3|6~0 (
// Equation(s):
// \inst2|inst5|inst3|6~0_combout  = (\inst13|inst3~combout  & ((\inst2|inst5|inst5|5~0_combout ) # (\inst13|inst4~combout  $ (\inst12|inst2|inst8~combout )))) # (!\inst13|inst3~combout  & (\inst2|inst5|inst5|5~0_combout  & (\inst13|inst4~combout  $ 
// (\inst12|inst2|inst8~combout ))))

	.dataa(\inst13|inst4~combout ),
	.datab(\inst13|inst3~combout ),
	.datac(\inst12|inst2|inst8~combout ),
	.datad(\inst2|inst5|inst5|5~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst5|inst3|6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst5|inst3|6~0 .lut_mask = 16'hDE48;
defparam \inst2|inst5|inst3|6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y26_N9
cycloneii_lcell_ff \inst10|inst|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst2|inst4|inst3|6~0_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst|inst1~regout ));

// Location: LCFF_X65_Y26_N7
cycloneii_lcell_ff \inst10|inst6|inst1 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|inst|inst1~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst6|inst1~regout ));

// Location: LCCOMB_X65_Y26_N24
cycloneii_lcell_comb \inst23|inst14~0 (
// Equation(s):
// \inst23|inst14~0_combout  = (\inst23|inst45~3_combout  & ((\inst10|inst6|inst1~regout ) # ((\inst9|inst20|inst3~regout  & \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a13 )))) # (!\inst23|inst45~3_combout  & (((\inst9|inst20|inst3~regout 
//  & \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a13 ))))

	.dataa(\inst23|inst45~3_combout ),
	.datab(\inst10|inst6|inst1~regout ),
	.datac(\inst9|inst20|inst3~regout ),
	.datad(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a13 ),
	.cin(gnd),
	.combout(\inst23|inst14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|inst14~0 .lut_mask = 16'hF888;
defparam \inst23|inst14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N0
cycloneii_lcell_comb \inst2|inst4|inst5|5~0 (
// Equation(s):
// \inst2|inst4|inst5|5~0_combout  = \inst23|inst14~0_combout  $ (((\inst9|inst20|inst1~regout  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a11 ) # (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a14 )))))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a11 ),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a14 ),
	.datac(\inst9|inst20|inst1~regout ),
	.datad(\inst23|inst14~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst4|inst5|5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst4|inst5|5~0 .lut_mask = 16'h1FE0;
defparam \inst2|inst4|inst5|5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N6
cycloneii_lcell_comb \inst12|inst2|inst6 (
// Equation(s):
// \inst12|inst2|inst6~combout  = (\inst10|inst6|inst1~regout  & \inst17|inst68~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst10|inst6|inst1~regout ),
	.datad(\inst17|inst68~combout ),
	.cin(gnd),
	.combout(\inst12|inst2|inst6~combout ),
	.cout());
// synopsys translate_off
defparam \inst12|inst2|inst6 .lut_mask = 16'hF000;
defparam \inst12|inst2|inst6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N8
cycloneii_lcell_comb \inst2|inst4|inst3|6~0 (
// Equation(s):
// \inst2|inst4|inst3|6~0_combout  = (\inst13|inst3~combout  & ((\inst2|inst4|inst5|5~0_combout ) # (\inst13|inst4~combout  $ (\inst12|inst2|inst6~combout )))) # (!\inst13|inst3~combout  & (\inst2|inst4|inst5|5~0_combout  & (\inst13|inst4~combout  $ 
// (\inst12|inst2|inst6~combout ))))

	.dataa(\inst13|inst4~combout ),
	.datab(\inst13|inst3~combout ),
	.datac(\inst2|inst4|inst5|5~0_combout ),
	.datad(\inst12|inst2|inst6~combout ),
	.cin(gnd),
	.combout(\inst2|inst4|inst3|6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst4|inst3|6~0 .lut_mask = 16'hD4E8;
defparam \inst2|inst4|inst3|6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y26_N27
cycloneii_lcell_ff \inst10|inst|inst (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst2|inst3|inst3|6~0_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst|inst~regout ));

// Location: LCFF_X65_Y26_N29
cycloneii_lcell_ff \inst10|inst6|inst (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|inst|inst~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst6|inst~regout ));

// Location: LCCOMB_X65_Y25_N8
cycloneii_lcell_comb \inst23|inst5~0 (
// Equation(s):
// \inst23|inst5~0_combout  = (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a14  & ((\inst9|inst20|inst3~regout ) # ((\inst10|inst6|inst~regout  & \inst23|inst45~3_combout )))) # 
// (!\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a14  & (\inst10|inst6|inst~regout  & ((\inst23|inst45~3_combout ))))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a14 ),
	.datab(\inst10|inst6|inst~regout ),
	.datac(\inst9|inst20|inst3~regout ),
	.datad(\inst23|inst45~3_combout ),
	.cin(gnd),
	.combout(\inst23|inst5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst23|inst5~0 .lut_mask = 16'hECA0;
defparam \inst23|inst5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N4
cycloneii_lcell_comb \inst2|inst3|inst5|5~0 (
// Equation(s):
// \inst2|inst3|inst5|5~0_combout  = \inst23|inst5~0_combout  $ (((\inst9|inst20|inst1~regout  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a11 ) # (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a14 )))))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a11 ),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a14 ),
	.datac(\inst9|inst20|inst1~regout ),
	.datad(\inst23|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst3|inst5|5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst3|inst5|5~0 .lut_mask = 16'h1FE0;
defparam \inst2|inst3|inst5|5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N28
cycloneii_lcell_comb \inst12|inst2|inst (
// Equation(s):
// \inst12|inst2|inst~combout  = (\inst10|inst6|inst~regout  & \inst17|inst68~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst10|inst6|inst~regout ),
	.datad(\inst17|inst68~combout ),
	.cin(gnd),
	.combout(\inst12|inst2|inst~combout ),
	.cout());
// synopsys translate_off
defparam \inst12|inst2|inst .lut_mask = 16'hF000;
defparam \inst12|inst2|inst .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N26
cycloneii_lcell_comb \inst2|inst3|inst3|6~0 (
// Equation(s):
// \inst2|inst3|inst3|6~0_combout  = (\inst13|inst3~combout  & ((\inst2|inst3|inst5|5~0_combout ) # (\inst13|inst4~combout  $ (\inst12|inst2|inst~combout )))) # (!\inst13|inst3~combout  & (\inst2|inst3|inst5|5~0_combout  & (\inst13|inst4~combout  $ 
// (\inst12|inst2|inst~combout ))))

	.dataa(\inst13|inst4~combout ),
	.datab(\inst13|inst3~combout ),
	.datac(\inst2|inst3|inst5|5~0_combout ),
	.datad(\inst12|inst2|inst~combout ),
	.cin(gnd),
	.combout(\inst2|inst3|inst3|6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst3|inst3|6~0 .lut_mask = 16'hD4E8;
defparam \inst2|inst3|inst3|6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N18
cycloneii_lcell_comb \inst2|inst391~0 (
// Equation(s):
// \inst2|inst391~0_combout  = (\inst2|inst6|inst3|6~0_combout ) # ((\inst2|inst5|inst3|6~0_combout ) # ((\inst2|inst4|inst3|6~0_combout ) # (\inst2|inst3|inst3|6~0_combout )))

	.dataa(\inst2|inst6|inst3|6~0_combout ),
	.datab(\inst2|inst5|inst3|6~0_combout ),
	.datac(\inst2|inst4|inst3|6~0_combout ),
	.datad(\inst2|inst3|inst3|6~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst391~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst391~0 .lut_mask = 16'hFFFE;
defparam \inst2|inst391~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N24
cycloneii_lcell_comb \inst2|inst391~4 (
// Equation(s):
// \inst2|inst391~4_combout  = (!\inst2|inst391~3_combout  & (!\inst2|inst391~2_combout  & (!\inst2|inst391~1_combout  & !\inst2|inst391~0_combout )))

	.dataa(\inst2|inst391~3_combout ),
	.datab(\inst2|inst391~2_combout ),
	.datac(\inst2|inst391~1_combout ),
	.datad(\inst2|inst391~0_combout ),
	.cin(gnd),
	.combout(\inst2|inst391~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst391~4 .lut_mask = 16'h0001;
defparam \inst2|inst391~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y26_N25
cycloneii_lcell_ff \inst10|inst3 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst2|inst391~4_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst3~regout ));

// Location: LCCOMB_X94_Y26_N28
cycloneii_lcell_comb \inst10|FLIPFLOP~feeder (
// Equation(s):
// \inst10|FLIPFLOP~feeder_combout  = \inst10|inst3~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst10|inst3~regout ),
	.cin(gnd),
	.combout(\inst10|FLIPFLOP~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|FLIPFLOP~feeder .lut_mask = 16'hFF00;
defparam \inst10|FLIPFLOP~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y26_N29
cycloneii_lcell_ff \inst10|FLIPFLOP (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst10|FLIPFLOP~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|FLIPFLOP~regout ));

// Location: LCCOMB_X66_Y26_N26
cycloneii_lcell_comb \inst7|inst|inst~feeder (
// Equation(s):
// \inst7|inst|inst~feeder_combout  = \PC|inst~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PC|inst~regout ),
	.cin(gnd),
	.combout(\inst7|inst|inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst|inst~feeder .lut_mask = 16'hFF00;
defparam \inst7|inst|inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y26_N27
cycloneii_lcell_ff \inst7|inst|inst (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst7|inst|inst~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst|inst~regout ));

// Location: LCCOMB_X66_Y26_N24
cycloneii_lcell_comb \inst7|insta|inst~feeder (
// Equation(s):
// \inst7|insta|inst~feeder_combout  = \inst7|inst|inst~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst7|inst|inst~regout ),
	.cin(gnd),
	.combout(\inst7|insta|inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|insta|inst~feeder .lut_mask = 16'hFF00;
defparam \inst7|insta|inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y26_N25
cycloneii_lcell_ff \inst7|insta|inst (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst7|insta|inst~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|insta|inst~regout ));

// Location: LCFF_X66_Y26_N19
cycloneii_lcell_ff \inst9|inst8|inst (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst7|insta|inst~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst8|inst~regout ));

// Location: LCCOMB_X66_Y26_N12
cycloneii_lcell_comb \inst9|inst9|inst~feeder (
// Equation(s):
// \inst9|inst9|inst~feeder_combout  = \inst9|inst8|inst~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst9|inst8|inst~regout ),
	.cin(gnd),
	.combout(\inst9|inst9|inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst9|inst~feeder .lut_mask = 16'hFF00;
defparam \inst9|inst9|inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y26_N13
cycloneii_lcell_ff \inst9|inst9|inst (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst9|inst9|inst~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst9|inst~regout ));

// Location: LCCOMB_X66_Y26_N6
cycloneii_lcell_comb \inst10|inst13|inst~feeder (
// Equation(s):
// \inst10|inst13|inst~feeder_combout  = \inst9|inst9|inst~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst9|inst9|inst~regout ),
	.cin(gnd),
	.combout(\inst10|inst13|inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst13|inst~feeder .lut_mask = 16'hFF00;
defparam \inst10|inst13|inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y26_N7
cycloneii_lcell_ff \inst10|inst13|inst (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst10|inst13|inst~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst13|inst~regout ));

// Location: LCFF_X67_Y26_N23
cycloneii_lcell_ff \inst10|inst14|inst (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|inst13|inst~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst14|inst~regout ));

// Location: LCCOMB_X67_Y26_N22
cycloneii_lcell_comb \instPC|inst14~0 (
// Equation(s):
// \instPC|inst14~0_combout  = (\inst10|FLIPFLOP~regout  & ((\inst10|inst9|inst~regout  & ((\inst10|inst14|inst~regout ))) # (!\inst10|inst9|inst~regout  & (\PC|inst~regout )))) # (!\inst10|FLIPFLOP~regout  & (\PC|inst~regout ))

	.dataa(\PC|inst~regout ),
	.datab(\inst10|FLIPFLOP~regout ),
	.datac(\inst10|inst14|inst~regout ),
	.datad(\inst10|inst9|inst~regout ),
	.cin(gnd),
	.combout(\instPC|inst14~0_combout ),
	.cout());
// synopsys translate_off
defparam \instPC|inst14~0 .lut_mask = 16'hE2AA;
defparam \instPC|inst14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y26_N29
cycloneii_lcell_ff \PC|inst (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\instPC|inst14~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|inst~regout ));

// Location: M4K_X84_Y23
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a17 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a17 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a17 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000012008408;
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N0
cycloneii_lcell_comb \inst22|altsyncram_component|auto_generated|mux2|result_node[17]~14 (
// Equation(s):
// \inst22|altsyncram_component|auto_generated|mux2|result_node[17]~14_combout  = (\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst22|altsyncram_component|auto_generated|ram_block1a49~portadataout )) # 
// (!\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst22|altsyncram_component|auto_generated|ram_block1a17~portadataout )))

	.dataa(\inst22|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datab(vcc),
	.datac(\inst22|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst22|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.cin(gnd),
	.combout(\inst22|altsyncram_component|auto_generated|mux2|result_node[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[17]~14 .lut_mask = 16'hAFA0;
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N18
cycloneii_lcell_comb \inst7|inst5|inst17~feeder (
// Equation(s):
// \inst7|inst5|inst17~feeder_combout  = \inst22|altsyncram_component|auto_generated|mux2|result_node[17]~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst22|altsyncram_component|auto_generated|mux2|result_node[17]~14_combout ),
	.cin(gnd),
	.combout(\inst7|inst5|inst17~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst5|inst17~feeder .lut_mask = 16'hFF00;
defparam \inst7|inst5|inst17~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y24_N19
cycloneii_lcell_ff \inst7|inst5|inst17 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst7|inst5|inst17~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst5|inst17~regout ));

// Location: LCCOMB_X59_Y24_N30
cycloneii_lcell_comb \inst7|inst6|inst17~feeder (
// Equation(s):
// \inst7|inst6|inst17~feeder_combout  = \inst7|inst5|inst17~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst7|inst5|inst17~regout ),
	.cin(gnd),
	.combout(\inst7|inst6|inst17~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst6|inst17~feeder .lut_mask = 16'hFF00;
defparam \inst7|inst6|inst17~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y24_N31
cycloneii_lcell_ff \inst7|inst6|inst17 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst7|inst6|inst17~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst6|inst17~regout ));

// Location: LCCOMB_X59_Y24_N4
cycloneii_lcell_comb \inst5|inst14~0 (
// Equation(s):
// \inst5|inst14~0_combout  = (\inst9|inst24|inst6~regout  & (\inst7|inst6|inst17~regout  & (\inst7|inst6|inst18~regout  $ (!\inst9|inst24|inst7~regout )))) # (!\inst9|inst24|inst6~regout  & (!\inst7|inst6|inst17~regout  & (\inst7|inst6|inst18~regout  $ 
// (!\inst9|inst24|inst7~regout ))))

	.dataa(\inst9|inst24|inst6~regout ),
	.datab(\inst7|inst6|inst17~regout ),
	.datac(\inst7|inst6|inst18~regout ),
	.datad(\inst9|inst24|inst7~regout ),
	.cin(gnd),
	.combout(\inst5|inst14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst14~0 .lut_mask = 16'h9009;
defparam \inst5|inst14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y19
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a48 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a48 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a48 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y19
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a16 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a16 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a16 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000233FB8CC3;
// synopsys translate_on

// Location: LCCOMB_X60_Y19_N20
cycloneii_lcell_comb \inst22|altsyncram_component|auto_generated|mux2|result_node[16]~15 (
// Equation(s):
// \inst22|altsyncram_component|auto_generated|mux2|result_node[16]~15_combout  = (\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst22|altsyncram_component|auto_generated|ram_block1a48~portadataout )) # 
// (!\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst22|altsyncram_component|auto_generated|ram_block1a16~portadataout )))

	.dataa(vcc),
	.datab(\inst22|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\inst22|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datad(\inst22|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\inst22|altsyncram_component|auto_generated|mux2|result_node[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[16]~15 .lut_mask = 16'hF3C0;
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N26
cycloneii_lcell_comb \inst7|inst5|inst16~feeder (
// Equation(s):
// \inst7|inst5|inst16~feeder_combout  = \inst22|altsyncram_component|auto_generated|mux2|result_node[16]~15_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst22|altsyncram_component|auto_generated|mux2|result_node[16]~15_combout ),
	.cin(gnd),
	.combout(\inst7|inst5|inst16~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst5|inst16~feeder .lut_mask = 16'hFF00;
defparam \inst7|inst5|inst16~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y24_N27
cycloneii_lcell_ff \inst7|inst5|inst16 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst7|inst5|inst16~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst5|inst16~regout ));

// Location: LCFF_X60_Y24_N25
cycloneii_lcell_ff \inst7|inst6|inst16 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst7|inst5|inst16~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst6|inst16~regout ));

// Location: LCFF_X60_Y24_N17
cycloneii_lcell_ff \inst9|inst25|inst (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst7|inst6|inst16~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst25|inst~regout ));

// Location: LCFF_X60_Y24_N11
cycloneii_lcell_ff \inst9|inst24|inst (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst9|inst25|inst~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst24|inst~regout ));

// Location: LCCOMB_X60_Y24_N24
cycloneii_lcell_comb \inst5|inst14~1 (
// Equation(s):
// \inst5|inst14~1_combout  = (\inst7|inst6|inst20~regout  & (\inst9|inst24|inst9~regout  & (\inst7|inst6|inst16~regout  $ (!\inst9|inst24|inst~regout )))) # (!\inst7|inst6|inst20~regout  & (!\inst9|inst24|inst9~regout  & (\inst7|inst6|inst16~regout  $ 
// (!\inst9|inst24|inst~regout ))))

	.dataa(\inst7|inst6|inst20~regout ),
	.datab(\inst9|inst24|inst9~regout ),
	.datac(\inst7|inst6|inst16~regout ),
	.datad(\inst9|inst24|inst~regout ),
	.cin(gnd),
	.combout(\inst5|inst14~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst14~1 .lut_mask = 16'h9009;
defparam \inst5|inst14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N10
cycloneii_lcell_comb \inst5|inst14~2 (
// Equation(s):
// \inst5|inst14~2_combout  = (\inst5|inst14~0_combout  & (\inst5|inst14~1_combout  & (\inst9|inst24|inst8~regout  $ (!\inst7|inst6|inst19~regout ))))

	.dataa(\inst9|inst24|inst8~regout ),
	.datab(\inst5|inst14~0_combout ),
	.datac(\inst7|inst6|inst19~regout ),
	.datad(\inst5|inst14~1_combout ),
	.cin(gnd),
	.combout(\inst5|inst14~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst14~2 .lut_mask = 16'h8400;
defparam \inst5|inst14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N24
cycloneii_lcell_comb \inst20|inst12~0 (
// Equation(s):
// \inst20|inst12~0_combout  = (!\inst7|inst6|inst28~regout  & (!\inst7|inst6|inst29~regout  & (\inst20|inst20~0_combout  & \inst20|inst6~0_combout )))

	.dataa(\inst7|inst6|inst28~regout ),
	.datab(\inst7|inst6|inst29~regout ),
	.datac(\inst20|inst20~0_combout ),
	.datad(\inst20|inst6~0_combout ),
	.cin(gnd),
	.combout(\inst20|inst12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|inst12~0 .lut_mask = 16'h1000;
defparam \inst20|inst12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y24_N25
cycloneii_lcell_ff \inst9|inst16|inst3 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst20|inst12~0_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst16|inst3~regout ));

// Location: LCFF_X59_Y24_N19
cycloneii_lcell_ff \inst9|inst19|inst3 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst9|inst16|inst3~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst19|inst3~regout ));

// Location: M4K_X55_Y15
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a23 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a23 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a23 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000413410000;
// synopsys translate_on

// Location: M4K_X55_Y14
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a55 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a55 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a55 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y14_N8
cycloneii_lcell_comb \inst22|altsyncram_component|auto_generated|mux2|result_node[23]~8 (
// Equation(s):
// \inst22|altsyncram_component|auto_generated|mux2|result_node[23]~8_combout  = (\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst22|altsyncram_component|auto_generated|ram_block1a55~portadataout ))) # 
// (!\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst22|altsyncram_component|auto_generated|ram_block1a23~portadataout ))

	.dataa(\inst22|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\inst22|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datac(\inst22|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst22|altsyncram_component|auto_generated|mux2|result_node[23]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[23]~8 .lut_mask = 16'hE4E4;
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[23]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N4
cycloneii_lcell_comb \inst7|inst5|inst23~feeder (
// Equation(s):
// \inst7|inst5|inst23~feeder_combout  = \inst22|altsyncram_component|auto_generated|mux2|result_node[23]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst22|altsyncram_component|auto_generated|mux2|result_node[23]~8_combout ),
	.cin(gnd),
	.combout(\inst7|inst5|inst23~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst5|inst23~feeder .lut_mask = 16'hFF00;
defparam \inst7|inst5|inst23~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y24_N5
cycloneii_lcell_ff \inst7|inst5|inst23 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst7|inst5|inst23~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst5|inst23~regout ));

// Location: LCFF_X56_Y24_N25
cycloneii_lcell_ff \inst7|inst6|inst23 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst7|inst5|inst23~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst6|inst23~regout ));

// Location: LCCOMB_X59_Y24_N0
cycloneii_lcell_comb \inst5|inst14~3 (
// Equation(s):
// \inst5|inst14~3_combout  = (\inst9|inst24|inst7~regout  & (\inst7|inst6|inst23~regout  & (\inst7|inst6|inst22~regout  $ (!\inst9|inst24|inst6~regout )))) # (!\inst9|inst24|inst7~regout  & (!\inst7|inst6|inst23~regout  & (\inst7|inst6|inst22~regout  $ 
// (!\inst9|inst24|inst6~regout ))))

	.dataa(\inst9|inst24|inst7~regout ),
	.datab(\inst7|inst6|inst23~regout ),
	.datac(\inst7|inst6|inst22~regout ),
	.datad(\inst9|inst24|inst6~regout ),
	.cin(gnd),
	.combout(\inst5|inst14~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst14~3 .lut_mask = 16'h9009;
defparam \inst5|inst14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X84_Y22
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a57 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a57 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a57 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N30
cycloneii_lcell_comb \inst22|altsyncram_component|auto_generated|mux2|result_node[25]~6 (
// Equation(s):
// \inst22|altsyncram_component|auto_generated|mux2|result_node[25]~6_combout  = (\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst22|altsyncram_component|auto_generated|ram_block1a57~portadataout ))) # 
// (!\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst22|altsyncram_component|auto_generated|ram_block1a25~portadataout ))

	.dataa(\inst22|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datab(\inst22|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(vcc),
	.datad(\inst22|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.cin(gnd),
	.combout(\inst22|altsyncram_component|auto_generated|mux2|result_node[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[25]~6 .lut_mask = 16'hEE22;
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N8
cycloneii_lcell_comb \inst7|inst5|inst25~feeder (
// Equation(s):
// \inst7|inst5|inst25~feeder_combout  = \inst22|altsyncram_component|auto_generated|mux2|result_node[25]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst22|altsyncram_component|auto_generated|mux2|result_node[25]~6_combout ),
	.cin(gnd),
	.combout(\inst7|inst5|inst25~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst5|inst25~feeder .lut_mask = 16'hFF00;
defparam \inst7|inst5|inst25~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y24_N9
cycloneii_lcell_ff \inst7|inst5|inst25 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst7|inst5|inst25~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst5|inst25~regout ));

// Location: LCFF_X60_Y24_N5
cycloneii_lcell_ff \inst7|inst6|inst25 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst7|inst5|inst25~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst6|inst25~regout ));

// Location: M4K_X37_Y27
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a21 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a21 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a21 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000253E19F7E;
// synopsys translate_on

// Location: M4K_X37_Y23
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a53 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a53 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a53 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N12
cycloneii_lcell_comb \inst22|altsyncram_component|auto_generated|mux2|result_node[21]~10 (
// Equation(s):
// \inst22|altsyncram_component|auto_generated|mux2|result_node[21]~10_combout  = (\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst22|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) # 
// (!\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst22|altsyncram_component|auto_generated|ram_block1a21~portadataout ))

	.dataa(vcc),
	.datab(\inst22|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datac(\inst22|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst22|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.cin(gnd),
	.combout(\inst22|altsyncram_component|auto_generated|mux2|result_node[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[21]~10 .lut_mask = 16'hFC0C;
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y24_N13
cycloneii_lcell_ff \inst7|inst5|inst21 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst22|altsyncram_component|auto_generated|mux2|result_node[21]~10_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst5|inst21~regout ));

// Location: LCCOMB_X60_Y24_N28
cycloneii_lcell_comb \inst7|inst6|inst21~feeder (
// Equation(s):
// \inst7|inst6|inst21~feeder_combout  = \inst7|inst5|inst21~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst7|inst5|inst21~regout ),
	.cin(gnd),
	.combout(\inst7|inst6|inst21~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst6|inst21~feeder .lut_mask = 16'hFF00;
defparam \inst7|inst6|inst21~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y24_N29
cycloneii_lcell_ff \inst7|inst6|inst21 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst7|inst6|inst21~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst6|inst21~regout ));

// Location: LCCOMB_X60_Y24_N4
cycloneii_lcell_comb \inst5|inst14~4 (
// Equation(s):
// \inst5|inst14~4_combout  = (\inst9|inst24|inst~regout  & (\inst7|inst6|inst21~regout  & (\inst9|inst24|inst9~regout  $ (!\inst7|inst6|inst25~regout )))) # (!\inst9|inst24|inst~regout  & (!\inst7|inst6|inst21~regout  & (\inst9|inst24|inst9~regout  $ 
// (!\inst7|inst6|inst25~regout ))))

	.dataa(\inst9|inst24|inst~regout ),
	.datab(\inst9|inst24|inst9~regout ),
	.datac(\inst7|inst6|inst25~regout ),
	.datad(\inst7|inst6|inst21~regout ),
	.cin(gnd),
	.combout(\inst5|inst14~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst14~4 .lut_mask = 16'h8241;
defparam \inst5|inst14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N22
cycloneii_lcell_comb \inst5|inst14~5 (
// Equation(s):
// \inst5|inst14~5_combout  = (\inst5|inst14~3_combout  & (\inst5|inst14~4_combout  & (\inst7|inst6|inst24~regout  $ (!\inst9|inst24|inst8~regout ))))

	.dataa(\inst7|inst6|inst24~regout ),
	.datab(\inst5|inst14~3_combout ),
	.datac(\inst9|inst24|inst8~regout ),
	.datad(\inst5|inst14~4_combout ),
	.cin(gnd),
	.combout(\inst5|inst14~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst14~5 .lut_mask = 16'h8400;
defparam \inst5|inst14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N18
cycloneii_lcell_comb \inst20|inst20~0 (
// Equation(s):
// \inst20|inst20~0_combout  = (!\inst7|inst6|inst30~regout  & (\inst9|inst19|inst3~regout  & ((\inst5|inst14~2_combout ) # (\inst5|inst14~5_combout ))))

	.dataa(\inst7|inst6|inst30~regout ),
	.datab(\inst5|inst14~2_combout ),
	.datac(\inst9|inst19|inst3~regout ),
	.datad(\inst5|inst14~5_combout ),
	.cin(gnd),
	.combout(\inst20|inst20~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst20|inst20~0 .lut_mask = 16'h5040;
defparam \inst20|inst20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N12
cycloneii_lcell_comb \inst20|inst20 (
// Equation(s):
// \inst20|inst20~combout  = (\inst7|inst6|inst28~regout  & (\inst20|inst20~0_combout  & (\inst20|inst20~1_combout  & !\inst7|inst6|inst29~regout )))

	.dataa(\inst7|inst6|inst28~regout ),
	.datab(\inst20|inst20~0_combout ),
	.datac(\inst20|inst20~1_combout ),
	.datad(\inst7|inst6|inst29~regout ),
	.cin(gnd),
	.combout(\inst20|inst20~combout ),
	.cout());
// synopsys translate_off
defparam \inst20|inst20 .lut_mask = 16'h0080;
defparam \inst20|inst20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y24_N13
cycloneii_lcell_ff \inst9|inst16|inst (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst20|inst20~combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst16|inst~regout ));

// Location: LCFF_X63_Y26_N17
cycloneii_lcell_ff \inst9|inst19|inst (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst9|inst16|inst~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst19|inst~regout ));

// Location: LCFF_X63_Y26_N31
cycloneii_lcell_ff \inst10|inst1|inst (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst9|inst19|inst~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst1|inst~regout ));

// Location: LCFF_X94_Y26_N15
cycloneii_lcell_ff \inst10|inst9|inst (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|inst1|inst~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst9|inst~regout ));

// Location: LCCOMB_X94_Y26_N16
cycloneii_lcell_comb inst26(
// Equation(s):
// \inst26~combout  = (\inst10|inst9|inst~regout  & \inst10|FLIPFLOP~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst10|inst9|inst~regout ),
	.datad(\inst10|FLIPFLOP~regout ),
	.cin(gnd),
	.combout(\inst26~combout ),
	.cout());
// synopsys translate_off
defparam inst26.lut_mask = 16'hF000;
defparam inst26.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N2
cycloneii_lcell_comb \inst25|inst12|inst1~0 (
// Equation(s):
// \inst25|inst12|inst1~0_combout  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a4  $ (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a27 )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a4 ),
	.datad(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a27 ),
	.cin(gnd),
	.combout(\inst25|inst12|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst12|inst1~0 .lut_mask = 16'h0FF0;
defparam \inst25|inst12|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N4
cycloneii_lcell_comb \inst25|inst12|inst1 (
// Equation(s):
// \inst25|inst12|inst1~combout  = \inst25|inst12|inst1~0_combout  $ (((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a5  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a28 ) # (\inst25|inst10|inst4~1_combout ))) # 
// (!\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a5  & (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a28  & \inst25|inst10|inst4~1_combout ))))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a5 ),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a28 ),
	.datac(\inst25|inst10|inst4~1_combout ),
	.datad(\inst25|inst12|inst1~0_combout ),
	.cin(gnd),
	.combout(\inst25|inst12|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst12|inst1 .lut_mask = 16'h17E8;
defparam \inst25|inst12|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y26_N5
cycloneii_lcell_ff \inst10|inst13|inst12 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst25|inst12|inst1~combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst13|inst12~regout ));

// Location: LCFF_X70_Y26_N3
cycloneii_lcell_ff \inst10|inst14|inst12 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|inst13|inst12~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst14|inst12~regout ));

// Location: LCCOMB_X70_Y26_N2
cycloneii_lcell_comb \instPC|inst42~0 (
// Equation(s):
// \instPC|inst42~0_combout  = (\inst26~combout  & (((\inst10|inst14|inst12~regout )))) # (!\inst26~combout  & (\PC|inst12~regout  $ (((\inst8|inst11|inst2~combout )))))

	.dataa(\PC|inst12~regout ),
	.datab(\inst26~combout ),
	.datac(\inst10|inst14|inst12~regout ),
	.datad(\inst8|inst11|inst2~combout ),
	.cin(gnd),
	.combout(\instPC|inst42~0_combout ),
	.cout());
// synopsys translate_off
defparam \instPC|inst42~0 .lut_mask = 16'hD1E2;
defparam \instPC|inst42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N30
cycloneii_lcell_comb \PC|inst12~feeder (
// Equation(s):
// \PC|inst12~feeder_combout  = \instPC|inst42~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\instPC|inst42~0_combout ),
	.cin(gnd),
	.combout(\PC|inst12~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PC|inst12~feeder .lut_mask = 16'hFF00;
defparam \PC|inst12~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y26_N31
cycloneii_lcell_ff \PC|inst12 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\PC|inst12~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|inst12~regout ));

// Location: M4K_X55_Y17
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a47 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a47 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a47 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y16
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a15 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a15 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a15 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200320000;
// synopsys translate_on

// Location: LCCOMB_X56_Y17_N20
cycloneii_lcell_comb \inst22|altsyncram_component|auto_generated|mux2|result_node[15]~16 (
// Equation(s):
// \inst22|altsyncram_component|auto_generated|mux2|result_node[15]~16_combout  = (\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst22|altsyncram_component|auto_generated|ram_block1a47~portadataout )) # 
// (!\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst22|altsyncram_component|auto_generated|ram_block1a15~portadataout )))

	.dataa(vcc),
	.datab(\inst22|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datac(\inst22|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst22|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.cin(gnd),
	.combout(\inst22|altsyncram_component|auto_generated|mux2|result_node[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[15]~16 .lut_mask = 16'hCFC0;
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N6
cycloneii_lcell_comb \inst7|inst5|inst15~feeder (
// Equation(s):
// \inst7|inst5|inst15~feeder_combout  = \inst22|altsyncram_component|auto_generated|mux2|result_node[15]~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst22|altsyncram_component|auto_generated|mux2|result_node[15]~16_combout ),
	.cin(gnd),
	.combout(\inst7|inst5|inst15~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst5|inst15~feeder .lut_mask = 16'hFF00;
defparam \inst7|inst5|inst15~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y24_N7
cycloneii_lcell_ff \inst7|inst5|inst15 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst7|inst5|inst15~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst5|inst15~regout ));

// Location: LCCOMB_X56_Y24_N12
cycloneii_lcell_comb \inst7|inst6|inst15~feeder (
// Equation(s):
// \inst7|inst6|inst15~feeder_combout  = \inst7|inst5|inst15~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst7|inst5|inst15~regout ),
	.cin(gnd),
	.combout(\inst7|inst6|inst15~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst6|inst15~feeder .lut_mask = 16'hFF00;
defparam \inst7|inst6|inst15~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y24_N13
cycloneii_lcell_ff \inst7|inst6|inst15 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst7|inst6|inst15~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst6|inst15~regout ));

// Location: LCCOMB_X56_Y24_N0
cycloneii_lcell_comb \inst9|inst26|inst9~feeder (
// Equation(s):
// \inst9|inst26|inst9~feeder_combout  = \inst7|inst6|inst15~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst7|inst6|inst15~regout ),
	.cin(gnd),
	.combout(\inst9|inst26|inst9~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst26|inst9~feeder .lut_mask = 16'hFF00;
defparam \inst9|inst26|inst9~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y24_N1
cycloneii_lcell_ff \inst9|inst26|inst9 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst9|inst26|inst9~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst26|inst9~regout ));

// Location: LCCOMB_X56_Y24_N20
cycloneii_lcell_comb \inst9|inst5|inst31~feeder (
// Equation(s):
// \inst9|inst5|inst31~feeder_combout  = \inst9|inst26|inst9~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst9|inst26|inst9~regout ),
	.cin(gnd),
	.combout(\inst9|inst5|inst31~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst5|inst31~feeder .lut_mask = 16'hFF00;
defparam \inst9|inst5|inst31~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y24_N21
cycloneii_lcell_ff \inst9|inst5|inst31 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst9|inst5|inst31~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst5|inst31~regout ));

// Location: M4K_X55_Y27
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a62 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a62 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a62 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a62 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y24
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a30 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a30 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a30 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N8
cycloneii_lcell_comb \inst22|altsyncram_component|auto_generated|mux2|result_node[30]~1 (
// Equation(s):
// \inst22|altsyncram_component|auto_generated|mux2|result_node[30]~1_combout  = (\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst22|altsyncram_component|auto_generated|ram_block1a62~portadataout )) # 
// (!\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst22|altsyncram_component|auto_generated|ram_block1a30~portadataout )))

	.dataa(vcc),
	.datab(\inst22|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datac(\inst22|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datad(\inst22|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\inst22|altsyncram_component|auto_generated|mux2|result_node[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[30]~1 .lut_mask = 16'hCCF0;
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X64_Y24
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a60 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a60 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a60 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a60 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X64_Y28
cycloneii_ram_block \inst22|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\PC|inst12~regout ),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\PC|inst11~regout ,\PC|inst10~regout ,\PC|inst9~regout ,\PC|inst8~regout ,\PC|inst7~regout ,\PC|inst6~regout ,\PC|inst5~regout ,\PC|inst4~regout ,\PC|inst3~regout ,\PC|inst2~regout ,\PC|inst~regout ,\PC|inst~regout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst22|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a28 .init_file = "PipelineInst.mif";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "MEM_INST:inst22|altsyncram:altsyncram_component|altsyncram_qs71:auto_generated|ALTSYNCRAM";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_in_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a28 .port_a_disable_ce_on_output_registers = "on";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 8192;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clear = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M4K";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a28 .safe_write = "err_on_2clk";
defparam \inst22|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst22|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000061B00803;
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N0
cycloneii_lcell_comb \inst22|altsyncram_component|auto_generated|mux2|result_node[28]~3 (
// Equation(s):
// \inst22|altsyncram_component|auto_generated|mux2|result_node[28]~3_combout  = (\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & (\inst22|altsyncram_component|auto_generated|ram_block1a60~portadataout )) # 
// (!\inst22|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\inst22|altsyncram_component|auto_generated|ram_block1a28~portadataout )))

	.dataa(\inst22|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datab(vcc),
	.datac(\inst22|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\inst22|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.cin(gnd),
	.combout(\inst22|altsyncram_component|auto_generated|mux2|result_node[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[28]~3 .lut_mask = 16'hAFA0;
defparam \inst22|altsyncram_component|auto_generated|mux2|result_node[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N12
cycloneii_lcell_comb \inst25|inst28|inst4~0 (
// Equation(s):
// \inst25|inst28|inst4~0_combout  = (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a17  & ((\inst9|inst27|inst9~regout ) # ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a43  & \inst25|inst26|inst4~0_combout )))) # 
// (!\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a17  & (\inst9|inst27|inst9~regout  & ((\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a43 ) # (\inst25|inst26|inst4~0_combout ))))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a17 ),
	.datab(\inst9|inst27|inst9~regout ),
	.datac(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a43 ),
	.datad(\inst25|inst26|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst25|inst28|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst28|inst4~0 .lut_mask = 16'hECC8;
defparam \inst25|inst28|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N30
cycloneii_lcell_comb \inst25|inst31|inst1~1 (
// Equation(s):
// \inst25|inst31|inst1~1_combout  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a15  $ (((!\inst25|inst31|inst1~0_combout  & (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a44  $ (!\inst25|inst28|inst4~0_combout )))))

	.dataa(\inst25|inst31|inst1~0_combout ),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a44 ),
	.datac(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a15 ),
	.datad(\inst25|inst28|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst25|inst31|inst1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst31|inst1~1 .lut_mask = 16'hB4E1;
defparam \inst25|inst31|inst1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y25_N31
cycloneii_lcell_ff \inst10|inst13|inst31 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst25|inst31|inst1~1_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst13|inst31~regout ));

// Location: LCCOMB_X68_Y26_N4
cycloneii_lcell_comb \inst10|inst14|inst31~feeder (
// Equation(s):
// \inst10|inst14|inst31~feeder_combout  = \inst10|inst13|inst31~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst10|inst13|inst31~regout ),
	.cin(gnd),
	.combout(\inst10|inst14|inst31~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst14|inst31~feeder .lut_mask = 16'hFF00;
defparam \inst10|inst14|inst31~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y26_N5
cycloneii_lcell_ff \inst10|inst14|inst31 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst10|inst14|inst31~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst14|inst31~regout ));

// Location: LCCOMB_X71_Y26_N24
cycloneii_lcell_comb \instPC|inst93~2 (
// Equation(s):
// \instPC|inst93~2_combout  = (\inst10|inst9|inst~regout  & ((\inst10|FLIPFLOP~regout  & (\inst10|inst14|inst31~regout )) # (!\inst10|FLIPFLOP~regout  & ((\inst8|inst31|inst1~combout ))))) # (!\inst10|inst9|inst~regout  & (((\inst8|inst31|inst1~combout ))))

	.dataa(\inst10|inst9|inst~regout ),
	.datab(\inst10|inst14|inst31~regout ),
	.datac(\inst10|FLIPFLOP~regout ),
	.datad(\inst8|inst31|inst1~combout ),
	.cin(gnd),
	.combout(\instPC|inst93~2_combout ),
	.cout());
// synopsys translate_off
defparam \instPC|inst93~2 .lut_mask = 16'hDF80;
defparam \instPC|inst93~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N18
cycloneii_lcell_comb \inst25|inst29|inst1~0 (
// Equation(s):
// \inst25|inst29|inst1~0_combout  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16~portbdataout  $ (\inst9|inst27|inst9~regout  $ (\inst25|inst28|inst4~0_combout ))

	.dataa(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a16~portbdataout ),
	.datab(vcc),
	.datac(\inst9|inst27|inst9~regout ),
	.datad(\inst25|inst28|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst25|inst29|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst29|inst1~0 .lut_mask = 16'hA55A;
defparam \inst25|inst29|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y25_N19
cycloneii_lcell_ff \inst10|inst13|inst29 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst25|inst29|inst1~0_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst13|inst29~regout ));

// Location: LCCOMB_X68_Y25_N0
cycloneii_lcell_comb \inst10|inst14|inst29~feeder (
// Equation(s):
// \inst10|inst14|inst29~feeder_combout  = \inst10|inst13|inst29~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst10|inst13|inst29~regout ),
	.cin(gnd),
	.combout(\inst10|inst14|inst29~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst14|inst29~feeder .lut_mask = 16'hFF00;
defparam \inst10|inst14|inst29~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y25_N1
cycloneii_lcell_ff \inst10|inst14|inst29 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst10|inst14|inst29~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst14|inst29~regout ));

// Location: LCCOMB_X71_Y26_N16
cycloneii_lcell_comb \instPC|inst91~2 (
// Equation(s):
// \instPC|inst91~2_combout  = (\inst10|FLIPFLOP~regout  & ((\inst10|inst9|inst~regout  & (\inst10|inst14|inst29~regout )) # (!\inst10|inst9|inst~regout  & ((\inst8|inst29|inst1~combout ))))) # (!\inst10|FLIPFLOP~regout  & (((\inst8|inst29|inst1~combout ))))

	.dataa(\inst10|FLIPFLOP~regout ),
	.datab(\inst10|inst14|inst29~regout ),
	.datac(\inst8|inst29|inst1~combout ),
	.datad(\inst10|inst9|inst~regout ),
	.cin(gnd),
	.combout(\instPC|inst91~2_combout ),
	.cout());
// synopsys translate_off
defparam \instPC|inst91~2 .lut_mask = 16'hD8F0;
defparam \instPC|inst91~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N4
cycloneii_lcell_comb \inst25|inst19|inst1~0 (
// Equation(s):
// \inst25|inst19|inst1~0_combout  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a21  $ (\inst9|inst27|inst9~regout  $ (\inst25|inst18|inst4~0_combout ))

	.dataa(vcc),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a21 ),
	.datac(\inst9|inst27|inst9~regout ),
	.datad(\inst25|inst18|inst4~0_combout ),
	.cin(gnd),
	.combout(\inst25|inst19|inst1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst19|inst1~0 .lut_mask = 16'hC33C;
defparam \inst25|inst19|inst1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y25_N5
cycloneii_lcell_ff \inst10|inst13|inst19 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst25|inst19|inst1~0_combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst13|inst19~regout ));

// Location: LCFF_X67_Y26_N25
cycloneii_lcell_ff \inst10|inst14|inst19 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|inst13|inst19~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst14|inst19~regout ));

// Location: LCCOMB_X67_Y26_N24
cycloneii_lcell_comb \instPC|inst65~2 (
// Equation(s):
// \instPC|inst65~2_combout  = (\inst10|inst9|inst~regout  & ((\inst10|FLIPFLOP~regout  & (\inst10|inst14|inst19~regout )) # (!\inst10|FLIPFLOP~regout  & ((\inst8|inst19|inst1~combout ))))) # (!\inst10|inst9|inst~regout  & (((\inst8|inst19|inst1~combout ))))

	.dataa(\inst10|inst9|inst~regout ),
	.datab(\inst10|FLIPFLOP~regout ),
	.datac(\inst10|inst14|inst19~regout ),
	.datad(\inst8|inst19|inst1~combout ),
	.cin(gnd),
	.combout(\instPC|inst65~2_combout ),
	.cout());
// synopsys translate_off
defparam \instPC|inst65~2 .lut_mask = 16'hF780;
defparam \instPC|inst65~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N14
cycloneii_lcell_comb \inst25|inst12|inst4~0 (
// Equation(s):
// \inst25|inst12|inst4~0_combout  = (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a4  & \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a27 )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a4 ),
	.datad(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a27 ),
	.cin(gnd),
	.combout(\inst25|inst12|inst4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst12|inst4~0 .lut_mask = 16'hF000;
defparam \inst25|inst12|inst4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N16
cycloneii_lcell_comb \inst25|inst13|inst1 (
// Equation(s):
// \inst25|inst13|inst1~combout  = \inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a26  $ (\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a3  $ (((\inst25|inst12|inst4~2_combout ) # (\inst25|inst12|inst4~0_combout ))))

	.dataa(\inst25|inst12|inst4~2_combout ),
	.datab(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a26 ),
	.datac(\inst25|inst12|inst4~0_combout ),
	.datad(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a3 ),
	.cin(gnd),
	.combout(\inst25|inst13|inst1~combout ),
	.cout());
// synopsys translate_off
defparam \inst25|inst13|inst1 .lut_mask = 16'hC936;
defparam \inst25|inst13|inst1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y25_N17
cycloneii_lcell_ff \inst10|inst13|inst13 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\inst25|inst13|inst1~combout ),
	.sdata(gnd),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst13|inst13~regout ));

// Location: LCFF_X70_Y26_N29
cycloneii_lcell_ff \inst10|inst14|inst13 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst10|inst13|inst13~regout ),
	.aclr(\inst26~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst10|inst14|inst13~regout ));

// Location: LCCOMB_X70_Y26_N28
cycloneii_lcell_comb \instPC|inst43~2 (
// Equation(s):
// \instPC|inst43~2_combout  = (\inst10|FLIPFLOP~regout  & ((\inst10|inst9|inst~regout  & (\inst10|inst14|inst13~regout )) # (!\inst10|inst9|inst~regout  & ((\inst8|inst13|inst1~combout ))))) # (!\inst10|FLIPFLOP~regout  & (((\inst8|inst13|inst1~combout ))))

	.dataa(\inst10|FLIPFLOP~regout ),
	.datab(\inst10|inst9|inst~regout ),
	.datac(\inst10|inst14|inst13~regout ),
	.datad(\inst8|inst13|inst1~combout ),
	.cin(gnd),
	.combout(\instPC|inst43~2_combout ),
	.cout());
// synopsys translate_off
defparam \instPC|inst43~2 .lut_mask = 16'hF780;
defparam \instPC|inst43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AE1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORS[31]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORS[31]));
// synopsys translate_off
defparam \DADORS[31]~I .input_async_reset = "none";
defparam \DADORS[31]~I .input_power_up = "low";
defparam \DADORS[31]~I .input_register_mode = "none";
defparam \DADORS[31]~I .input_sync_reset = "none";
defparam \DADORS[31]~I .oe_async_reset = "none";
defparam \DADORS[31]~I .oe_power_up = "low";
defparam \DADORS[31]~I .oe_register_mode = "none";
defparam \DADORS[31]~I .oe_sync_reset = "none";
defparam \DADORS[31]~I .operation_mode = "output";
defparam \DADORS[31]~I .output_async_reset = "none";
defparam \DADORS[31]~I .output_power_up = "low";
defparam \DADORS[31]~I .output_register_mode = "none";
defparam \DADORS[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORS[30]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORS[30]));
// synopsys translate_off
defparam \DADORS[30]~I .input_async_reset = "none";
defparam \DADORS[30]~I .input_power_up = "low";
defparam \DADORS[30]~I .input_register_mode = "none";
defparam \DADORS[30]~I .input_sync_reset = "none";
defparam \DADORS[30]~I .oe_async_reset = "none";
defparam \DADORS[30]~I .oe_power_up = "low";
defparam \DADORS[30]~I .oe_register_mode = "none";
defparam \DADORS[30]~I .oe_sync_reset = "none";
defparam \DADORS[30]~I .operation_mode = "output";
defparam \DADORS[30]~I .output_async_reset = "none";
defparam \DADORS[30]~I .output_power_up = "low";
defparam \DADORS[30]~I .output_register_mode = "none";
defparam \DADORS[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORS[29]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORS[29]));
// synopsys translate_off
defparam \DADORS[29]~I .input_async_reset = "none";
defparam \DADORS[29]~I .input_power_up = "low";
defparam \DADORS[29]~I .input_register_mode = "none";
defparam \DADORS[29]~I .input_sync_reset = "none";
defparam \DADORS[29]~I .oe_async_reset = "none";
defparam \DADORS[29]~I .oe_power_up = "low";
defparam \DADORS[29]~I .oe_register_mode = "none";
defparam \DADORS[29]~I .oe_sync_reset = "none";
defparam \DADORS[29]~I .operation_mode = "output";
defparam \DADORS[29]~I .output_async_reset = "none";
defparam \DADORS[29]~I .output_power_up = "low";
defparam \DADORS[29]~I .output_register_mode = "none";
defparam \DADORS[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORS[28]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORS[28]));
// synopsys translate_off
defparam \DADORS[28]~I .input_async_reset = "none";
defparam \DADORS[28]~I .input_power_up = "low";
defparam \DADORS[28]~I .input_register_mode = "none";
defparam \DADORS[28]~I .input_sync_reset = "none";
defparam \DADORS[28]~I .oe_async_reset = "none";
defparam \DADORS[28]~I .oe_power_up = "low";
defparam \DADORS[28]~I .oe_register_mode = "none";
defparam \DADORS[28]~I .oe_sync_reset = "none";
defparam \DADORS[28]~I .operation_mode = "output";
defparam \DADORS[28]~I .output_async_reset = "none";
defparam \DADORS[28]~I .output_power_up = "low";
defparam \DADORS[28]~I .output_register_mode = "none";
defparam \DADORS[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORS[27]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORS[27]));
// synopsys translate_off
defparam \DADORS[27]~I .input_async_reset = "none";
defparam \DADORS[27]~I .input_power_up = "low";
defparam \DADORS[27]~I .input_register_mode = "none";
defparam \DADORS[27]~I .input_sync_reset = "none";
defparam \DADORS[27]~I .oe_async_reset = "none";
defparam \DADORS[27]~I .oe_power_up = "low";
defparam \DADORS[27]~I .oe_register_mode = "none";
defparam \DADORS[27]~I .oe_sync_reset = "none";
defparam \DADORS[27]~I .operation_mode = "output";
defparam \DADORS[27]~I .output_async_reset = "none";
defparam \DADORS[27]~I .output_power_up = "low";
defparam \DADORS[27]~I .output_register_mode = "none";
defparam \DADORS[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORS[26]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORS[26]));
// synopsys translate_off
defparam \DADORS[26]~I .input_async_reset = "none";
defparam \DADORS[26]~I .input_power_up = "low";
defparam \DADORS[26]~I .input_register_mode = "none";
defparam \DADORS[26]~I .input_sync_reset = "none";
defparam \DADORS[26]~I .oe_async_reset = "none";
defparam \DADORS[26]~I .oe_power_up = "low";
defparam \DADORS[26]~I .oe_register_mode = "none";
defparam \DADORS[26]~I .oe_sync_reset = "none";
defparam \DADORS[26]~I .operation_mode = "output";
defparam \DADORS[26]~I .output_async_reset = "none";
defparam \DADORS[26]~I .output_power_up = "low";
defparam \DADORS[26]~I .output_register_mode = "none";
defparam \DADORS[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORS[25]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORS[25]));
// synopsys translate_off
defparam \DADORS[25]~I .input_async_reset = "none";
defparam \DADORS[25]~I .input_power_up = "low";
defparam \DADORS[25]~I .input_register_mode = "none";
defparam \DADORS[25]~I .input_sync_reset = "none";
defparam \DADORS[25]~I .oe_async_reset = "none";
defparam \DADORS[25]~I .oe_power_up = "low";
defparam \DADORS[25]~I .oe_register_mode = "none";
defparam \DADORS[25]~I .oe_sync_reset = "none";
defparam \DADORS[25]~I .operation_mode = "output";
defparam \DADORS[25]~I .output_async_reset = "none";
defparam \DADORS[25]~I .output_power_up = "low";
defparam \DADORS[25]~I .output_register_mode = "none";
defparam \DADORS[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORS[24]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORS[24]));
// synopsys translate_off
defparam \DADORS[24]~I .input_async_reset = "none";
defparam \DADORS[24]~I .input_power_up = "low";
defparam \DADORS[24]~I .input_register_mode = "none";
defparam \DADORS[24]~I .input_sync_reset = "none";
defparam \DADORS[24]~I .oe_async_reset = "none";
defparam \DADORS[24]~I .oe_power_up = "low";
defparam \DADORS[24]~I .oe_register_mode = "none";
defparam \DADORS[24]~I .oe_sync_reset = "none";
defparam \DADORS[24]~I .operation_mode = "output";
defparam \DADORS[24]~I .output_async_reset = "none";
defparam \DADORS[24]~I .output_power_up = "low";
defparam \DADORS[24]~I .output_register_mode = "none";
defparam \DADORS[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORS[23]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORS[23]));
// synopsys translate_off
defparam \DADORS[23]~I .input_async_reset = "none";
defparam \DADORS[23]~I .input_power_up = "low";
defparam \DADORS[23]~I .input_register_mode = "none";
defparam \DADORS[23]~I .input_sync_reset = "none";
defparam \DADORS[23]~I .oe_async_reset = "none";
defparam \DADORS[23]~I .oe_power_up = "low";
defparam \DADORS[23]~I .oe_register_mode = "none";
defparam \DADORS[23]~I .oe_sync_reset = "none";
defparam \DADORS[23]~I .operation_mode = "output";
defparam \DADORS[23]~I .output_async_reset = "none";
defparam \DADORS[23]~I .output_power_up = "low";
defparam \DADORS[23]~I .output_register_mode = "none";
defparam \DADORS[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORS[22]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORS[22]));
// synopsys translate_off
defparam \DADORS[22]~I .input_async_reset = "none";
defparam \DADORS[22]~I .input_power_up = "low";
defparam \DADORS[22]~I .input_register_mode = "none";
defparam \DADORS[22]~I .input_sync_reset = "none";
defparam \DADORS[22]~I .oe_async_reset = "none";
defparam \DADORS[22]~I .oe_power_up = "low";
defparam \DADORS[22]~I .oe_register_mode = "none";
defparam \DADORS[22]~I .oe_sync_reset = "none";
defparam \DADORS[22]~I .operation_mode = "output";
defparam \DADORS[22]~I .output_async_reset = "none";
defparam \DADORS[22]~I .output_power_up = "low";
defparam \DADORS[22]~I .output_register_mode = "none";
defparam \DADORS[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORS[21]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORS[21]));
// synopsys translate_off
defparam \DADORS[21]~I .input_async_reset = "none";
defparam \DADORS[21]~I .input_power_up = "low";
defparam \DADORS[21]~I .input_register_mode = "none";
defparam \DADORS[21]~I .input_sync_reset = "none";
defparam \DADORS[21]~I .oe_async_reset = "none";
defparam \DADORS[21]~I .oe_power_up = "low";
defparam \DADORS[21]~I .oe_register_mode = "none";
defparam \DADORS[21]~I .oe_sync_reset = "none";
defparam \DADORS[21]~I .operation_mode = "output";
defparam \DADORS[21]~I .output_async_reset = "none";
defparam \DADORS[21]~I .output_power_up = "low";
defparam \DADORS[21]~I .output_register_mode = "none";
defparam \DADORS[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORS[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORS[20]));
// synopsys translate_off
defparam \DADORS[20]~I .input_async_reset = "none";
defparam \DADORS[20]~I .input_power_up = "low";
defparam \DADORS[20]~I .input_register_mode = "none";
defparam \DADORS[20]~I .input_sync_reset = "none";
defparam \DADORS[20]~I .oe_async_reset = "none";
defparam \DADORS[20]~I .oe_power_up = "low";
defparam \DADORS[20]~I .oe_register_mode = "none";
defparam \DADORS[20]~I .oe_sync_reset = "none";
defparam \DADORS[20]~I .operation_mode = "output";
defparam \DADORS[20]~I .output_async_reset = "none";
defparam \DADORS[20]~I .output_power_up = "low";
defparam \DADORS[20]~I .output_register_mode = "none";
defparam \DADORS[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORS[19]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORS[19]));
// synopsys translate_off
defparam \DADORS[19]~I .input_async_reset = "none";
defparam \DADORS[19]~I .input_power_up = "low";
defparam \DADORS[19]~I .input_register_mode = "none";
defparam \DADORS[19]~I .input_sync_reset = "none";
defparam \DADORS[19]~I .oe_async_reset = "none";
defparam \DADORS[19]~I .oe_power_up = "low";
defparam \DADORS[19]~I .oe_register_mode = "none";
defparam \DADORS[19]~I .oe_sync_reset = "none";
defparam \DADORS[19]~I .operation_mode = "output";
defparam \DADORS[19]~I .output_async_reset = "none";
defparam \DADORS[19]~I .output_power_up = "low";
defparam \DADORS[19]~I .output_register_mode = "none";
defparam \DADORS[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORS[18]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORS[18]));
// synopsys translate_off
defparam \DADORS[18]~I .input_async_reset = "none";
defparam \DADORS[18]~I .input_power_up = "low";
defparam \DADORS[18]~I .input_register_mode = "none";
defparam \DADORS[18]~I .input_sync_reset = "none";
defparam \DADORS[18]~I .oe_async_reset = "none";
defparam \DADORS[18]~I .oe_power_up = "low";
defparam \DADORS[18]~I .oe_register_mode = "none";
defparam \DADORS[18]~I .oe_sync_reset = "none";
defparam \DADORS[18]~I .operation_mode = "output";
defparam \DADORS[18]~I .output_async_reset = "none";
defparam \DADORS[18]~I .output_power_up = "low";
defparam \DADORS[18]~I .output_register_mode = "none";
defparam \DADORS[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORS[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORS[17]));
// synopsys translate_off
defparam \DADORS[17]~I .input_async_reset = "none";
defparam \DADORS[17]~I .input_power_up = "low";
defparam \DADORS[17]~I .input_register_mode = "none";
defparam \DADORS[17]~I .input_sync_reset = "none";
defparam \DADORS[17]~I .oe_async_reset = "none";
defparam \DADORS[17]~I .oe_power_up = "low";
defparam \DADORS[17]~I .oe_register_mode = "none";
defparam \DADORS[17]~I .oe_sync_reset = "none";
defparam \DADORS[17]~I .operation_mode = "output";
defparam \DADORS[17]~I .output_async_reset = "none";
defparam \DADORS[17]~I .output_power_up = "low";
defparam \DADORS[17]~I .output_register_mode = "none";
defparam \DADORS[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORS[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORS[16]));
// synopsys translate_off
defparam \DADORS[16]~I .input_async_reset = "none";
defparam \DADORS[16]~I .input_power_up = "low";
defparam \DADORS[16]~I .input_register_mode = "none";
defparam \DADORS[16]~I .input_sync_reset = "none";
defparam \DADORS[16]~I .oe_async_reset = "none";
defparam \DADORS[16]~I .oe_power_up = "low";
defparam \DADORS[16]~I .oe_register_mode = "none";
defparam \DADORS[16]~I .oe_sync_reset = "none";
defparam \DADORS[16]~I .operation_mode = "output";
defparam \DADORS[16]~I .output_async_reset = "none";
defparam \DADORS[16]~I .output_power_up = "low";
defparam \DADORS[16]~I .output_register_mode = "none";
defparam \DADORS[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORS[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORS[15]));
// synopsys translate_off
defparam \DADORS[15]~I .input_async_reset = "none";
defparam \DADORS[15]~I .input_power_up = "low";
defparam \DADORS[15]~I .input_register_mode = "none";
defparam \DADORS[15]~I .input_sync_reset = "none";
defparam \DADORS[15]~I .oe_async_reset = "none";
defparam \DADORS[15]~I .oe_power_up = "low";
defparam \DADORS[15]~I .oe_register_mode = "none";
defparam \DADORS[15]~I .oe_sync_reset = "none";
defparam \DADORS[15]~I .operation_mode = "output";
defparam \DADORS[15]~I .output_async_reset = "none";
defparam \DADORS[15]~I .output_power_up = "low";
defparam \DADORS[15]~I .output_register_mode = "none";
defparam \DADORS[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORS[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORS[14]));
// synopsys translate_off
defparam \DADORS[14]~I .input_async_reset = "none";
defparam \DADORS[14]~I .input_power_up = "low";
defparam \DADORS[14]~I .input_register_mode = "none";
defparam \DADORS[14]~I .input_sync_reset = "none";
defparam \DADORS[14]~I .oe_async_reset = "none";
defparam \DADORS[14]~I .oe_power_up = "low";
defparam \DADORS[14]~I .oe_register_mode = "none";
defparam \DADORS[14]~I .oe_sync_reset = "none";
defparam \DADORS[14]~I .operation_mode = "output";
defparam \DADORS[14]~I .output_async_reset = "none";
defparam \DADORS[14]~I .output_power_up = "low";
defparam \DADORS[14]~I .output_register_mode = "none";
defparam \DADORS[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORS[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORS[13]));
// synopsys translate_off
defparam \DADORS[13]~I .input_async_reset = "none";
defparam \DADORS[13]~I .input_power_up = "low";
defparam \DADORS[13]~I .input_register_mode = "none";
defparam \DADORS[13]~I .input_sync_reset = "none";
defparam \DADORS[13]~I .oe_async_reset = "none";
defparam \DADORS[13]~I .oe_power_up = "low";
defparam \DADORS[13]~I .oe_register_mode = "none";
defparam \DADORS[13]~I .oe_sync_reset = "none";
defparam \DADORS[13]~I .operation_mode = "output";
defparam \DADORS[13]~I .output_async_reset = "none";
defparam \DADORS[13]~I .output_power_up = "low";
defparam \DADORS[13]~I .output_register_mode = "none";
defparam \DADORS[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORS[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORS[12]));
// synopsys translate_off
defparam \DADORS[12]~I .input_async_reset = "none";
defparam \DADORS[12]~I .input_power_up = "low";
defparam \DADORS[12]~I .input_register_mode = "none";
defparam \DADORS[12]~I .input_sync_reset = "none";
defparam \DADORS[12]~I .oe_async_reset = "none";
defparam \DADORS[12]~I .oe_power_up = "low";
defparam \DADORS[12]~I .oe_register_mode = "none";
defparam \DADORS[12]~I .oe_sync_reset = "none";
defparam \DADORS[12]~I .operation_mode = "output";
defparam \DADORS[12]~I .output_async_reset = "none";
defparam \DADORS[12]~I .output_power_up = "low";
defparam \DADORS[12]~I .output_register_mode = "none";
defparam \DADORS[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORS[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORS[11]));
// synopsys translate_off
defparam \DADORS[11]~I .input_async_reset = "none";
defparam \DADORS[11]~I .input_power_up = "low";
defparam \DADORS[11]~I .input_register_mode = "none";
defparam \DADORS[11]~I .input_sync_reset = "none";
defparam \DADORS[11]~I .oe_async_reset = "none";
defparam \DADORS[11]~I .oe_power_up = "low";
defparam \DADORS[11]~I .oe_register_mode = "none";
defparam \DADORS[11]~I .oe_sync_reset = "none";
defparam \DADORS[11]~I .operation_mode = "output";
defparam \DADORS[11]~I .output_async_reset = "none";
defparam \DADORS[11]~I .output_power_up = "low";
defparam \DADORS[11]~I .output_register_mode = "none";
defparam \DADORS[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORS[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORS[10]));
// synopsys translate_off
defparam \DADORS[10]~I .input_async_reset = "none";
defparam \DADORS[10]~I .input_power_up = "low";
defparam \DADORS[10]~I .input_register_mode = "none";
defparam \DADORS[10]~I .input_sync_reset = "none";
defparam \DADORS[10]~I .oe_async_reset = "none";
defparam \DADORS[10]~I .oe_power_up = "low";
defparam \DADORS[10]~I .oe_register_mode = "none";
defparam \DADORS[10]~I .oe_sync_reset = "none";
defparam \DADORS[10]~I .operation_mode = "output";
defparam \DADORS[10]~I .output_async_reset = "none";
defparam \DADORS[10]~I .output_power_up = "low";
defparam \DADORS[10]~I .output_register_mode = "none";
defparam \DADORS[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORS[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORS[9]));
// synopsys translate_off
defparam \DADORS[9]~I .input_async_reset = "none";
defparam \DADORS[9]~I .input_power_up = "low";
defparam \DADORS[9]~I .input_register_mode = "none";
defparam \DADORS[9]~I .input_sync_reset = "none";
defparam \DADORS[9]~I .oe_async_reset = "none";
defparam \DADORS[9]~I .oe_power_up = "low";
defparam \DADORS[9]~I .oe_register_mode = "none";
defparam \DADORS[9]~I .oe_sync_reset = "none";
defparam \DADORS[9]~I .operation_mode = "output";
defparam \DADORS[9]~I .output_async_reset = "none";
defparam \DADORS[9]~I .output_power_up = "low";
defparam \DADORS[9]~I .output_register_mode = "none";
defparam \DADORS[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORS[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORS[8]));
// synopsys translate_off
defparam \DADORS[8]~I .input_async_reset = "none";
defparam \DADORS[8]~I .input_power_up = "low";
defparam \DADORS[8]~I .input_register_mode = "none";
defparam \DADORS[8]~I .input_sync_reset = "none";
defparam \DADORS[8]~I .oe_async_reset = "none";
defparam \DADORS[8]~I .oe_power_up = "low";
defparam \DADORS[8]~I .oe_register_mode = "none";
defparam \DADORS[8]~I .oe_sync_reset = "none";
defparam \DADORS[8]~I .operation_mode = "output";
defparam \DADORS[8]~I .output_async_reset = "none";
defparam \DADORS[8]~I .output_power_up = "low";
defparam \DADORS[8]~I .output_register_mode = "none";
defparam \DADORS[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORS[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORS[7]));
// synopsys translate_off
defparam \DADORS[7]~I .input_async_reset = "none";
defparam \DADORS[7]~I .input_power_up = "low";
defparam \DADORS[7]~I .input_register_mode = "none";
defparam \DADORS[7]~I .input_sync_reset = "none";
defparam \DADORS[7]~I .oe_async_reset = "none";
defparam \DADORS[7]~I .oe_power_up = "low";
defparam \DADORS[7]~I .oe_register_mode = "none";
defparam \DADORS[7]~I .oe_sync_reset = "none";
defparam \DADORS[7]~I .operation_mode = "output";
defparam \DADORS[7]~I .output_async_reset = "none";
defparam \DADORS[7]~I .output_power_up = "low";
defparam \DADORS[7]~I .output_register_mode = "none";
defparam \DADORS[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORS[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORS[6]));
// synopsys translate_off
defparam \DADORS[6]~I .input_async_reset = "none";
defparam \DADORS[6]~I .input_power_up = "low";
defparam \DADORS[6]~I .input_register_mode = "none";
defparam \DADORS[6]~I .input_sync_reset = "none";
defparam \DADORS[6]~I .oe_async_reset = "none";
defparam \DADORS[6]~I .oe_power_up = "low";
defparam \DADORS[6]~I .oe_register_mode = "none";
defparam \DADORS[6]~I .oe_sync_reset = "none";
defparam \DADORS[6]~I .operation_mode = "output";
defparam \DADORS[6]~I .output_async_reset = "none";
defparam \DADORS[6]~I .output_power_up = "low";
defparam \DADORS[6]~I .output_register_mode = "none";
defparam \DADORS[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORS[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORS[5]));
// synopsys translate_off
defparam \DADORS[5]~I .input_async_reset = "none";
defparam \DADORS[5]~I .input_power_up = "low";
defparam \DADORS[5]~I .input_register_mode = "none";
defparam \DADORS[5]~I .input_sync_reset = "none";
defparam \DADORS[5]~I .oe_async_reset = "none";
defparam \DADORS[5]~I .oe_power_up = "low";
defparam \DADORS[5]~I .oe_register_mode = "none";
defparam \DADORS[5]~I .oe_sync_reset = "none";
defparam \DADORS[5]~I .operation_mode = "output";
defparam \DADORS[5]~I .output_async_reset = "none";
defparam \DADORS[5]~I .output_power_up = "low";
defparam \DADORS[5]~I .output_register_mode = "none";
defparam \DADORS[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORS[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORS[4]));
// synopsys translate_off
defparam \DADORS[4]~I .input_async_reset = "none";
defparam \DADORS[4]~I .input_power_up = "low";
defparam \DADORS[4]~I .input_register_mode = "none";
defparam \DADORS[4]~I .input_sync_reset = "none";
defparam \DADORS[4]~I .oe_async_reset = "none";
defparam \DADORS[4]~I .oe_power_up = "low";
defparam \DADORS[4]~I .oe_register_mode = "none";
defparam \DADORS[4]~I .oe_sync_reset = "none";
defparam \DADORS[4]~I .operation_mode = "output";
defparam \DADORS[4]~I .output_async_reset = "none";
defparam \DADORS[4]~I .output_power_up = "low";
defparam \DADORS[4]~I .output_register_mode = "none";
defparam \DADORS[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORS[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORS[3]));
// synopsys translate_off
defparam \DADORS[3]~I .input_async_reset = "none";
defparam \DADORS[3]~I .input_power_up = "low";
defparam \DADORS[3]~I .input_register_mode = "none";
defparam \DADORS[3]~I .input_sync_reset = "none";
defparam \DADORS[3]~I .oe_async_reset = "none";
defparam \DADORS[3]~I .oe_power_up = "low";
defparam \DADORS[3]~I .oe_register_mode = "none";
defparam \DADORS[3]~I .oe_sync_reset = "none";
defparam \DADORS[3]~I .operation_mode = "output";
defparam \DADORS[3]~I .output_async_reset = "none";
defparam \DADORS[3]~I .output_power_up = "low";
defparam \DADORS[3]~I .output_register_mode = "none";
defparam \DADORS[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORS[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORS[2]));
// synopsys translate_off
defparam \DADORS[2]~I .input_async_reset = "none";
defparam \DADORS[2]~I .input_power_up = "low";
defparam \DADORS[2]~I .input_register_mode = "none";
defparam \DADORS[2]~I .input_sync_reset = "none";
defparam \DADORS[2]~I .oe_async_reset = "none";
defparam \DADORS[2]~I .oe_power_up = "low";
defparam \DADORS[2]~I .oe_register_mode = "none";
defparam \DADORS[2]~I .oe_sync_reset = "none";
defparam \DADORS[2]~I .operation_mode = "output";
defparam \DADORS[2]~I .output_async_reset = "none";
defparam \DADORS[2]~I .output_power_up = "low";
defparam \DADORS[2]~I .output_register_mode = "none";
defparam \DADORS[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORS[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORS[1]));
// synopsys translate_off
defparam \DADORS[1]~I .input_async_reset = "none";
defparam \DADORS[1]~I .input_power_up = "low";
defparam \DADORS[1]~I .input_register_mode = "none";
defparam \DADORS[1]~I .input_sync_reset = "none";
defparam \DADORS[1]~I .oe_async_reset = "none";
defparam \DADORS[1]~I .oe_power_up = "low";
defparam \DADORS[1]~I .oe_register_mode = "none";
defparam \DADORS[1]~I .oe_sync_reset = "none";
defparam \DADORS[1]~I .operation_mode = "output";
defparam \DADORS[1]~I .output_async_reset = "none";
defparam \DADORS[1]~I .output_power_up = "low";
defparam \DADORS[1]~I .output_register_mode = "none";
defparam \DADORS[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORS[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORS[0]));
// synopsys translate_off
defparam \DADORS[0]~I .input_async_reset = "none";
defparam \DADORS[0]~I .input_power_up = "low";
defparam \DADORS[0]~I .input_register_mode = "none";
defparam \DADORS[0]~I .input_sync_reset = "none";
defparam \DADORS[0]~I .oe_async_reset = "none";
defparam \DADORS[0]~I .oe_power_up = "low";
defparam \DADORS[0]~I .oe_register_mode = "none";
defparam \DADORS[0]~I .oe_sync_reset = "none";
defparam \DADORS[0]~I .operation_mode = "output";
defparam \DADORS[0]~I .output_async_reset = "none";
defparam \DADORS[0]~I .output_power_up = "low";
defparam \DADORS[0]~I .output_register_mode = "none";
defparam \DADORS[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORT[31]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORT[31]));
// synopsys translate_off
defparam \DADORT[31]~I .input_async_reset = "none";
defparam \DADORT[31]~I .input_power_up = "low";
defparam \DADORT[31]~I .input_register_mode = "none";
defparam \DADORT[31]~I .input_sync_reset = "none";
defparam \DADORT[31]~I .oe_async_reset = "none";
defparam \DADORT[31]~I .oe_power_up = "low";
defparam \DADORT[31]~I .oe_register_mode = "none";
defparam \DADORT[31]~I .oe_sync_reset = "none";
defparam \DADORT[31]~I .operation_mode = "output";
defparam \DADORT[31]~I .output_async_reset = "none";
defparam \DADORT[31]~I .output_power_up = "low";
defparam \DADORT[31]~I .output_register_mode = "none";
defparam \DADORT[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORT[30]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORT[30]));
// synopsys translate_off
defparam \DADORT[30]~I .input_async_reset = "none";
defparam \DADORT[30]~I .input_power_up = "low";
defparam \DADORT[30]~I .input_register_mode = "none";
defparam \DADORT[30]~I .input_sync_reset = "none";
defparam \DADORT[30]~I .oe_async_reset = "none";
defparam \DADORT[30]~I .oe_power_up = "low";
defparam \DADORT[30]~I .oe_register_mode = "none";
defparam \DADORT[30]~I .oe_sync_reset = "none";
defparam \DADORT[30]~I .operation_mode = "output";
defparam \DADORT[30]~I .output_async_reset = "none";
defparam \DADORT[30]~I .output_power_up = "low";
defparam \DADORT[30]~I .output_register_mode = "none";
defparam \DADORT[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORT[29]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORT[29]));
// synopsys translate_off
defparam \DADORT[29]~I .input_async_reset = "none";
defparam \DADORT[29]~I .input_power_up = "low";
defparam \DADORT[29]~I .input_register_mode = "none";
defparam \DADORT[29]~I .input_sync_reset = "none";
defparam \DADORT[29]~I .oe_async_reset = "none";
defparam \DADORT[29]~I .oe_power_up = "low";
defparam \DADORT[29]~I .oe_register_mode = "none";
defparam \DADORT[29]~I .oe_sync_reset = "none";
defparam \DADORT[29]~I .operation_mode = "output";
defparam \DADORT[29]~I .output_async_reset = "none";
defparam \DADORT[29]~I .output_power_up = "low";
defparam \DADORT[29]~I .output_register_mode = "none";
defparam \DADORT[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORT[28]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORT[28]));
// synopsys translate_off
defparam \DADORT[28]~I .input_async_reset = "none";
defparam \DADORT[28]~I .input_power_up = "low";
defparam \DADORT[28]~I .input_register_mode = "none";
defparam \DADORT[28]~I .input_sync_reset = "none";
defparam \DADORT[28]~I .oe_async_reset = "none";
defparam \DADORT[28]~I .oe_power_up = "low";
defparam \DADORT[28]~I .oe_register_mode = "none";
defparam \DADORT[28]~I .oe_sync_reset = "none";
defparam \DADORT[28]~I .operation_mode = "output";
defparam \DADORT[28]~I .output_async_reset = "none";
defparam \DADORT[28]~I .output_power_up = "low";
defparam \DADORT[28]~I .output_register_mode = "none";
defparam \DADORT[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORT[27]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORT[27]));
// synopsys translate_off
defparam \DADORT[27]~I .input_async_reset = "none";
defparam \DADORT[27]~I .input_power_up = "low";
defparam \DADORT[27]~I .input_register_mode = "none";
defparam \DADORT[27]~I .input_sync_reset = "none";
defparam \DADORT[27]~I .oe_async_reset = "none";
defparam \DADORT[27]~I .oe_power_up = "low";
defparam \DADORT[27]~I .oe_register_mode = "none";
defparam \DADORT[27]~I .oe_sync_reset = "none";
defparam \DADORT[27]~I .operation_mode = "output";
defparam \DADORT[27]~I .output_async_reset = "none";
defparam \DADORT[27]~I .output_power_up = "low";
defparam \DADORT[27]~I .output_register_mode = "none";
defparam \DADORT[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORT[26]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORT[26]));
// synopsys translate_off
defparam \DADORT[26]~I .input_async_reset = "none";
defparam \DADORT[26]~I .input_power_up = "low";
defparam \DADORT[26]~I .input_register_mode = "none";
defparam \DADORT[26]~I .input_sync_reset = "none";
defparam \DADORT[26]~I .oe_async_reset = "none";
defparam \DADORT[26]~I .oe_power_up = "low";
defparam \DADORT[26]~I .oe_register_mode = "none";
defparam \DADORT[26]~I .oe_sync_reset = "none";
defparam \DADORT[26]~I .operation_mode = "output";
defparam \DADORT[26]~I .output_async_reset = "none";
defparam \DADORT[26]~I .output_power_up = "low";
defparam \DADORT[26]~I .output_register_mode = "none";
defparam \DADORT[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORT[25]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORT[25]));
// synopsys translate_off
defparam \DADORT[25]~I .input_async_reset = "none";
defparam \DADORT[25]~I .input_power_up = "low";
defparam \DADORT[25]~I .input_register_mode = "none";
defparam \DADORT[25]~I .input_sync_reset = "none";
defparam \DADORT[25]~I .oe_async_reset = "none";
defparam \DADORT[25]~I .oe_power_up = "low";
defparam \DADORT[25]~I .oe_register_mode = "none";
defparam \DADORT[25]~I .oe_sync_reset = "none";
defparam \DADORT[25]~I .operation_mode = "output";
defparam \DADORT[25]~I .output_async_reset = "none";
defparam \DADORT[25]~I .output_power_up = "low";
defparam \DADORT[25]~I .output_register_mode = "none";
defparam \DADORT[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORT[24]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORT[24]));
// synopsys translate_off
defparam \DADORT[24]~I .input_async_reset = "none";
defparam \DADORT[24]~I .input_power_up = "low";
defparam \DADORT[24]~I .input_register_mode = "none";
defparam \DADORT[24]~I .input_sync_reset = "none";
defparam \DADORT[24]~I .oe_async_reset = "none";
defparam \DADORT[24]~I .oe_power_up = "low";
defparam \DADORT[24]~I .oe_register_mode = "none";
defparam \DADORT[24]~I .oe_sync_reset = "none";
defparam \DADORT[24]~I .operation_mode = "output";
defparam \DADORT[24]~I .output_async_reset = "none";
defparam \DADORT[24]~I .output_power_up = "low";
defparam \DADORT[24]~I .output_register_mode = "none";
defparam \DADORT[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORT[23]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORT[23]));
// synopsys translate_off
defparam \DADORT[23]~I .input_async_reset = "none";
defparam \DADORT[23]~I .input_power_up = "low";
defparam \DADORT[23]~I .input_register_mode = "none";
defparam \DADORT[23]~I .input_sync_reset = "none";
defparam \DADORT[23]~I .oe_async_reset = "none";
defparam \DADORT[23]~I .oe_power_up = "low";
defparam \DADORT[23]~I .oe_register_mode = "none";
defparam \DADORT[23]~I .oe_sync_reset = "none";
defparam \DADORT[23]~I .operation_mode = "output";
defparam \DADORT[23]~I .output_async_reset = "none";
defparam \DADORT[23]~I .output_power_up = "low";
defparam \DADORT[23]~I .output_register_mode = "none";
defparam \DADORT[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORT[22]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORT[22]));
// synopsys translate_off
defparam \DADORT[22]~I .input_async_reset = "none";
defparam \DADORT[22]~I .input_power_up = "low";
defparam \DADORT[22]~I .input_register_mode = "none";
defparam \DADORT[22]~I .input_sync_reset = "none";
defparam \DADORT[22]~I .oe_async_reset = "none";
defparam \DADORT[22]~I .oe_power_up = "low";
defparam \DADORT[22]~I .oe_register_mode = "none";
defparam \DADORT[22]~I .oe_sync_reset = "none";
defparam \DADORT[22]~I .operation_mode = "output";
defparam \DADORT[22]~I .output_async_reset = "none";
defparam \DADORT[22]~I .output_power_up = "low";
defparam \DADORT[22]~I .output_register_mode = "none";
defparam \DADORT[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORT[21]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORT[21]));
// synopsys translate_off
defparam \DADORT[21]~I .input_async_reset = "none";
defparam \DADORT[21]~I .input_power_up = "low";
defparam \DADORT[21]~I .input_register_mode = "none";
defparam \DADORT[21]~I .input_sync_reset = "none";
defparam \DADORT[21]~I .oe_async_reset = "none";
defparam \DADORT[21]~I .oe_power_up = "low";
defparam \DADORT[21]~I .oe_register_mode = "none";
defparam \DADORT[21]~I .oe_sync_reset = "none";
defparam \DADORT[21]~I .operation_mode = "output";
defparam \DADORT[21]~I .output_async_reset = "none";
defparam \DADORT[21]~I .output_power_up = "low";
defparam \DADORT[21]~I .output_register_mode = "none";
defparam \DADORT[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORT[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORT[20]));
// synopsys translate_off
defparam \DADORT[20]~I .input_async_reset = "none";
defparam \DADORT[20]~I .input_power_up = "low";
defparam \DADORT[20]~I .input_register_mode = "none";
defparam \DADORT[20]~I .input_sync_reset = "none";
defparam \DADORT[20]~I .oe_async_reset = "none";
defparam \DADORT[20]~I .oe_power_up = "low";
defparam \DADORT[20]~I .oe_register_mode = "none";
defparam \DADORT[20]~I .oe_sync_reset = "none";
defparam \DADORT[20]~I .operation_mode = "output";
defparam \DADORT[20]~I .output_async_reset = "none";
defparam \DADORT[20]~I .output_power_up = "low";
defparam \DADORT[20]~I .output_register_mode = "none";
defparam \DADORT[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORT[19]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORT[19]));
// synopsys translate_off
defparam \DADORT[19]~I .input_async_reset = "none";
defparam \DADORT[19]~I .input_power_up = "low";
defparam \DADORT[19]~I .input_register_mode = "none";
defparam \DADORT[19]~I .input_sync_reset = "none";
defparam \DADORT[19]~I .oe_async_reset = "none";
defparam \DADORT[19]~I .oe_power_up = "low";
defparam \DADORT[19]~I .oe_register_mode = "none";
defparam \DADORT[19]~I .oe_sync_reset = "none";
defparam \DADORT[19]~I .operation_mode = "output";
defparam \DADORT[19]~I .output_async_reset = "none";
defparam \DADORT[19]~I .output_power_up = "low";
defparam \DADORT[19]~I .output_register_mode = "none";
defparam \DADORT[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORT[18]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORT[18]));
// synopsys translate_off
defparam \DADORT[18]~I .input_async_reset = "none";
defparam \DADORT[18]~I .input_power_up = "low";
defparam \DADORT[18]~I .input_register_mode = "none";
defparam \DADORT[18]~I .input_sync_reset = "none";
defparam \DADORT[18]~I .oe_async_reset = "none";
defparam \DADORT[18]~I .oe_power_up = "low";
defparam \DADORT[18]~I .oe_register_mode = "none";
defparam \DADORT[18]~I .oe_sync_reset = "none";
defparam \DADORT[18]~I .operation_mode = "output";
defparam \DADORT[18]~I .output_async_reset = "none";
defparam \DADORT[18]~I .output_power_up = "low";
defparam \DADORT[18]~I .output_register_mode = "none";
defparam \DADORT[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORT[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORT[17]));
// synopsys translate_off
defparam \DADORT[17]~I .input_async_reset = "none";
defparam \DADORT[17]~I .input_power_up = "low";
defparam \DADORT[17]~I .input_register_mode = "none";
defparam \DADORT[17]~I .input_sync_reset = "none";
defparam \DADORT[17]~I .oe_async_reset = "none";
defparam \DADORT[17]~I .oe_power_up = "low";
defparam \DADORT[17]~I .oe_register_mode = "none";
defparam \DADORT[17]~I .oe_sync_reset = "none";
defparam \DADORT[17]~I .operation_mode = "output";
defparam \DADORT[17]~I .output_async_reset = "none";
defparam \DADORT[17]~I .output_power_up = "low";
defparam \DADORT[17]~I .output_register_mode = "none";
defparam \DADORT[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORT[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORT[16]));
// synopsys translate_off
defparam \DADORT[16]~I .input_async_reset = "none";
defparam \DADORT[16]~I .input_power_up = "low";
defparam \DADORT[16]~I .input_register_mode = "none";
defparam \DADORT[16]~I .input_sync_reset = "none";
defparam \DADORT[16]~I .oe_async_reset = "none";
defparam \DADORT[16]~I .oe_power_up = "low";
defparam \DADORT[16]~I .oe_register_mode = "none";
defparam \DADORT[16]~I .oe_sync_reset = "none";
defparam \DADORT[16]~I .operation_mode = "output";
defparam \DADORT[16]~I .output_async_reset = "none";
defparam \DADORT[16]~I .output_power_up = "low";
defparam \DADORT[16]~I .output_register_mode = "none";
defparam \DADORT[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORT[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORT[15]));
// synopsys translate_off
defparam \DADORT[15]~I .input_async_reset = "none";
defparam \DADORT[15]~I .input_power_up = "low";
defparam \DADORT[15]~I .input_register_mode = "none";
defparam \DADORT[15]~I .input_sync_reset = "none";
defparam \DADORT[15]~I .oe_async_reset = "none";
defparam \DADORT[15]~I .oe_power_up = "low";
defparam \DADORT[15]~I .oe_register_mode = "none";
defparam \DADORT[15]~I .oe_sync_reset = "none";
defparam \DADORT[15]~I .operation_mode = "output";
defparam \DADORT[15]~I .output_async_reset = "none";
defparam \DADORT[15]~I .output_power_up = "low";
defparam \DADORT[15]~I .output_register_mode = "none";
defparam \DADORT[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORT[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORT[14]));
// synopsys translate_off
defparam \DADORT[14]~I .input_async_reset = "none";
defparam \DADORT[14]~I .input_power_up = "low";
defparam \DADORT[14]~I .input_register_mode = "none";
defparam \DADORT[14]~I .input_sync_reset = "none";
defparam \DADORT[14]~I .oe_async_reset = "none";
defparam \DADORT[14]~I .oe_power_up = "low";
defparam \DADORT[14]~I .oe_register_mode = "none";
defparam \DADORT[14]~I .oe_sync_reset = "none";
defparam \DADORT[14]~I .operation_mode = "output";
defparam \DADORT[14]~I .output_async_reset = "none";
defparam \DADORT[14]~I .output_power_up = "low";
defparam \DADORT[14]~I .output_register_mode = "none";
defparam \DADORT[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORT[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORT[13]));
// synopsys translate_off
defparam \DADORT[13]~I .input_async_reset = "none";
defparam \DADORT[13]~I .input_power_up = "low";
defparam \DADORT[13]~I .input_register_mode = "none";
defparam \DADORT[13]~I .input_sync_reset = "none";
defparam \DADORT[13]~I .oe_async_reset = "none";
defparam \DADORT[13]~I .oe_power_up = "low";
defparam \DADORT[13]~I .oe_register_mode = "none";
defparam \DADORT[13]~I .oe_sync_reset = "none";
defparam \DADORT[13]~I .operation_mode = "output";
defparam \DADORT[13]~I .output_async_reset = "none";
defparam \DADORT[13]~I .output_power_up = "low";
defparam \DADORT[13]~I .output_register_mode = "none";
defparam \DADORT[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORT[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORT[12]));
// synopsys translate_off
defparam \DADORT[12]~I .input_async_reset = "none";
defparam \DADORT[12]~I .input_power_up = "low";
defparam \DADORT[12]~I .input_register_mode = "none";
defparam \DADORT[12]~I .input_sync_reset = "none";
defparam \DADORT[12]~I .oe_async_reset = "none";
defparam \DADORT[12]~I .oe_power_up = "low";
defparam \DADORT[12]~I .oe_register_mode = "none";
defparam \DADORT[12]~I .oe_sync_reset = "none";
defparam \DADORT[12]~I .operation_mode = "output";
defparam \DADORT[12]~I .output_async_reset = "none";
defparam \DADORT[12]~I .output_power_up = "low";
defparam \DADORT[12]~I .output_register_mode = "none";
defparam \DADORT[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORT[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORT[11]));
// synopsys translate_off
defparam \DADORT[11]~I .input_async_reset = "none";
defparam \DADORT[11]~I .input_power_up = "low";
defparam \DADORT[11]~I .input_register_mode = "none";
defparam \DADORT[11]~I .input_sync_reset = "none";
defparam \DADORT[11]~I .oe_async_reset = "none";
defparam \DADORT[11]~I .oe_power_up = "low";
defparam \DADORT[11]~I .oe_register_mode = "none";
defparam \DADORT[11]~I .oe_sync_reset = "none";
defparam \DADORT[11]~I .operation_mode = "output";
defparam \DADORT[11]~I .output_async_reset = "none";
defparam \DADORT[11]~I .output_power_up = "low";
defparam \DADORT[11]~I .output_register_mode = "none";
defparam \DADORT[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORT[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORT[10]));
// synopsys translate_off
defparam \DADORT[10]~I .input_async_reset = "none";
defparam \DADORT[10]~I .input_power_up = "low";
defparam \DADORT[10]~I .input_register_mode = "none";
defparam \DADORT[10]~I .input_sync_reset = "none";
defparam \DADORT[10]~I .oe_async_reset = "none";
defparam \DADORT[10]~I .oe_power_up = "low";
defparam \DADORT[10]~I .oe_register_mode = "none";
defparam \DADORT[10]~I .oe_sync_reset = "none";
defparam \DADORT[10]~I .operation_mode = "output";
defparam \DADORT[10]~I .output_async_reset = "none";
defparam \DADORT[10]~I .output_power_up = "low";
defparam \DADORT[10]~I .output_register_mode = "none";
defparam \DADORT[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORT[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORT[9]));
// synopsys translate_off
defparam \DADORT[9]~I .input_async_reset = "none";
defparam \DADORT[9]~I .input_power_up = "low";
defparam \DADORT[9]~I .input_register_mode = "none";
defparam \DADORT[9]~I .input_sync_reset = "none";
defparam \DADORT[9]~I .oe_async_reset = "none";
defparam \DADORT[9]~I .oe_power_up = "low";
defparam \DADORT[9]~I .oe_register_mode = "none";
defparam \DADORT[9]~I .oe_sync_reset = "none";
defparam \DADORT[9]~I .operation_mode = "output";
defparam \DADORT[9]~I .output_async_reset = "none";
defparam \DADORT[9]~I .output_power_up = "low";
defparam \DADORT[9]~I .output_register_mode = "none";
defparam \DADORT[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORT[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORT[8]));
// synopsys translate_off
defparam \DADORT[8]~I .input_async_reset = "none";
defparam \DADORT[8]~I .input_power_up = "low";
defparam \DADORT[8]~I .input_register_mode = "none";
defparam \DADORT[8]~I .input_sync_reset = "none";
defparam \DADORT[8]~I .oe_async_reset = "none";
defparam \DADORT[8]~I .oe_power_up = "low";
defparam \DADORT[8]~I .oe_register_mode = "none";
defparam \DADORT[8]~I .oe_sync_reset = "none";
defparam \DADORT[8]~I .operation_mode = "output";
defparam \DADORT[8]~I .output_async_reset = "none";
defparam \DADORT[8]~I .output_power_up = "low";
defparam \DADORT[8]~I .output_register_mode = "none";
defparam \DADORT[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORT[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORT[7]));
// synopsys translate_off
defparam \DADORT[7]~I .input_async_reset = "none";
defparam \DADORT[7]~I .input_power_up = "low";
defparam \DADORT[7]~I .input_register_mode = "none";
defparam \DADORT[7]~I .input_sync_reset = "none";
defparam \DADORT[7]~I .oe_async_reset = "none";
defparam \DADORT[7]~I .oe_power_up = "low";
defparam \DADORT[7]~I .oe_register_mode = "none";
defparam \DADORT[7]~I .oe_sync_reset = "none";
defparam \DADORT[7]~I .operation_mode = "output";
defparam \DADORT[7]~I .output_async_reset = "none";
defparam \DADORT[7]~I .output_power_up = "low";
defparam \DADORT[7]~I .output_register_mode = "none";
defparam \DADORT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORT[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORT[6]));
// synopsys translate_off
defparam \DADORT[6]~I .input_async_reset = "none";
defparam \DADORT[6]~I .input_power_up = "low";
defparam \DADORT[6]~I .input_register_mode = "none";
defparam \DADORT[6]~I .input_sync_reset = "none";
defparam \DADORT[6]~I .oe_async_reset = "none";
defparam \DADORT[6]~I .oe_power_up = "low";
defparam \DADORT[6]~I .oe_register_mode = "none";
defparam \DADORT[6]~I .oe_sync_reset = "none";
defparam \DADORT[6]~I .operation_mode = "output";
defparam \DADORT[6]~I .output_async_reset = "none";
defparam \DADORT[6]~I .output_power_up = "low";
defparam \DADORT[6]~I .output_register_mode = "none";
defparam \DADORT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORT[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORT[5]));
// synopsys translate_off
defparam \DADORT[5]~I .input_async_reset = "none";
defparam \DADORT[5]~I .input_power_up = "low";
defparam \DADORT[5]~I .input_register_mode = "none";
defparam \DADORT[5]~I .input_sync_reset = "none";
defparam \DADORT[5]~I .oe_async_reset = "none";
defparam \DADORT[5]~I .oe_power_up = "low";
defparam \DADORT[5]~I .oe_register_mode = "none";
defparam \DADORT[5]~I .oe_sync_reset = "none";
defparam \DADORT[5]~I .operation_mode = "output";
defparam \DADORT[5]~I .output_async_reset = "none";
defparam \DADORT[5]~I .output_power_up = "low";
defparam \DADORT[5]~I .output_register_mode = "none";
defparam \DADORT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORT[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORT[4]));
// synopsys translate_off
defparam \DADORT[4]~I .input_async_reset = "none";
defparam \DADORT[4]~I .input_power_up = "low";
defparam \DADORT[4]~I .input_register_mode = "none";
defparam \DADORT[4]~I .input_sync_reset = "none";
defparam \DADORT[4]~I .oe_async_reset = "none";
defparam \DADORT[4]~I .oe_power_up = "low";
defparam \DADORT[4]~I .oe_register_mode = "none";
defparam \DADORT[4]~I .oe_sync_reset = "none";
defparam \DADORT[4]~I .operation_mode = "output";
defparam \DADORT[4]~I .output_async_reset = "none";
defparam \DADORT[4]~I .output_power_up = "low";
defparam \DADORT[4]~I .output_register_mode = "none";
defparam \DADORT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORT[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORT[3]));
// synopsys translate_off
defparam \DADORT[3]~I .input_async_reset = "none";
defparam \DADORT[3]~I .input_power_up = "low";
defparam \DADORT[3]~I .input_register_mode = "none";
defparam \DADORT[3]~I .input_sync_reset = "none";
defparam \DADORT[3]~I .oe_async_reset = "none";
defparam \DADORT[3]~I .oe_power_up = "low";
defparam \DADORT[3]~I .oe_register_mode = "none";
defparam \DADORT[3]~I .oe_sync_reset = "none";
defparam \DADORT[3]~I .operation_mode = "output";
defparam \DADORT[3]~I .output_async_reset = "none";
defparam \DADORT[3]~I .output_power_up = "low";
defparam \DADORT[3]~I .output_register_mode = "none";
defparam \DADORT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORT[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORT[2]));
// synopsys translate_off
defparam \DADORT[2]~I .input_async_reset = "none";
defparam \DADORT[2]~I .input_power_up = "low";
defparam \DADORT[2]~I .input_register_mode = "none";
defparam \DADORT[2]~I .input_sync_reset = "none";
defparam \DADORT[2]~I .oe_async_reset = "none";
defparam \DADORT[2]~I .oe_power_up = "low";
defparam \DADORT[2]~I .oe_register_mode = "none";
defparam \DADORT[2]~I .oe_sync_reset = "none";
defparam \DADORT[2]~I .operation_mode = "output";
defparam \DADORT[2]~I .output_async_reset = "none";
defparam \DADORT[2]~I .output_power_up = "low";
defparam \DADORT[2]~I .output_register_mode = "none";
defparam \DADORT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORT[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORT[1]));
// synopsys translate_off
defparam \DADORT[1]~I .input_async_reset = "none";
defparam \DADORT[1]~I .input_power_up = "low";
defparam \DADORT[1]~I .input_register_mode = "none";
defparam \DADORT[1]~I .input_sync_reset = "none";
defparam \DADORT[1]~I .oe_async_reset = "none";
defparam \DADORT[1]~I .oe_power_up = "low";
defparam \DADORT[1]~I .oe_register_mode = "none";
defparam \DADORT[1]~I .oe_sync_reset = "none";
defparam \DADORT[1]~I .operation_mode = "output";
defparam \DADORT[1]~I .output_async_reset = "none";
defparam \DADORT[1]~I .output_power_up = "low";
defparam \DADORT[1]~I .output_register_mode = "none";
defparam \DADORT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DADORT[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DADORT[0]));
// synopsys translate_off
defparam \DADORT[0]~I .input_async_reset = "none";
defparam \DADORT[0]~I .input_power_up = "low";
defparam \DADORT[0]~I .input_register_mode = "none";
defparam \DADORT[0]~I .input_sync_reset = "none";
defparam \DADORT[0]~I .oe_async_reset = "none";
defparam \DADORT[0]~I .oe_power_up = "low";
defparam \DADORT[0]~I .oe_register_mode = "none";
defparam \DADORT[0]~I .oe_sync_reset = "none";
defparam \DADORT[0]~I .operation_mode = "output";
defparam \DADORT[0]~I .output_async_reset = "none";
defparam \DADORT[0]~I .output_power_up = "low";
defparam \DADORT[0]~I .output_register_mode = "none";
defparam \DADORT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \EXT[31]~I (
	.datain(\inst9|inst5|inst31~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(EXT[31]));
// synopsys translate_off
defparam \EXT[31]~I .input_async_reset = "none";
defparam \EXT[31]~I .input_power_up = "low";
defparam \EXT[31]~I .input_register_mode = "none";
defparam \EXT[31]~I .input_sync_reset = "none";
defparam \EXT[31]~I .oe_async_reset = "none";
defparam \EXT[31]~I .oe_power_up = "low";
defparam \EXT[31]~I .oe_register_mode = "none";
defparam \EXT[31]~I .oe_sync_reset = "none";
defparam \EXT[31]~I .operation_mode = "output";
defparam \EXT[31]~I .output_async_reset = "none";
defparam \EXT[31]~I .output_power_up = "low";
defparam \EXT[31]~I .output_register_mode = "none";
defparam \EXT[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \EXT[30]~I (
	.datain(\inst9|inst27|inst9~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(EXT[30]));
// synopsys translate_off
defparam \EXT[30]~I .input_async_reset = "none";
defparam \EXT[30]~I .input_power_up = "low";
defparam \EXT[30]~I .input_register_mode = "none";
defparam \EXT[30]~I .input_sync_reset = "none";
defparam \EXT[30]~I .oe_async_reset = "none";
defparam \EXT[30]~I .oe_power_up = "low";
defparam \EXT[30]~I .oe_register_mode = "none";
defparam \EXT[30]~I .oe_sync_reset = "none";
defparam \EXT[30]~I .operation_mode = "output";
defparam \EXT[30]~I .output_async_reset = "none";
defparam \EXT[30]~I .output_power_up = "low";
defparam \EXT[30]~I .output_register_mode = "none";
defparam \EXT[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \EXT[29]~I (
	.datain(\inst9|inst27|inst9~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(EXT[29]));
// synopsys translate_off
defparam \EXT[29]~I .input_async_reset = "none";
defparam \EXT[29]~I .input_power_up = "low";
defparam \EXT[29]~I .input_register_mode = "none";
defparam \EXT[29]~I .input_sync_reset = "none";
defparam \EXT[29]~I .oe_async_reset = "none";
defparam \EXT[29]~I .oe_power_up = "low";
defparam \EXT[29]~I .oe_register_mode = "none";
defparam \EXT[29]~I .oe_sync_reset = "none";
defparam \EXT[29]~I .operation_mode = "output";
defparam \EXT[29]~I .output_async_reset = "none";
defparam \EXT[29]~I .output_power_up = "low";
defparam \EXT[29]~I .output_register_mode = "none";
defparam \EXT[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \EXT[28]~I (
	.datain(\inst9|inst27|inst9~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(EXT[28]));
// synopsys translate_off
defparam \EXT[28]~I .input_async_reset = "none";
defparam \EXT[28]~I .input_power_up = "low";
defparam \EXT[28]~I .input_register_mode = "none";
defparam \EXT[28]~I .input_sync_reset = "none";
defparam \EXT[28]~I .oe_async_reset = "none";
defparam \EXT[28]~I .oe_power_up = "low";
defparam \EXT[28]~I .oe_register_mode = "none";
defparam \EXT[28]~I .oe_sync_reset = "none";
defparam \EXT[28]~I .operation_mode = "output";
defparam \EXT[28]~I .output_async_reset = "none";
defparam \EXT[28]~I .output_power_up = "low";
defparam \EXT[28]~I .output_register_mode = "none";
defparam \EXT[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \EXT[27]~I (
	.datain(\inst9|inst27|inst9~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(EXT[27]));
// synopsys translate_off
defparam \EXT[27]~I .input_async_reset = "none";
defparam \EXT[27]~I .input_power_up = "low";
defparam \EXT[27]~I .input_register_mode = "none";
defparam \EXT[27]~I .input_sync_reset = "none";
defparam \EXT[27]~I .oe_async_reset = "none";
defparam \EXT[27]~I .oe_power_up = "low";
defparam \EXT[27]~I .oe_register_mode = "none";
defparam \EXT[27]~I .oe_sync_reset = "none";
defparam \EXT[27]~I .operation_mode = "output";
defparam \EXT[27]~I .output_async_reset = "none";
defparam \EXT[27]~I .output_power_up = "low";
defparam \EXT[27]~I .output_register_mode = "none";
defparam \EXT[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \EXT[26]~I (
	.datain(\inst9|inst27|inst9~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(EXT[26]));
// synopsys translate_off
defparam \EXT[26]~I .input_async_reset = "none";
defparam \EXT[26]~I .input_power_up = "low";
defparam \EXT[26]~I .input_register_mode = "none";
defparam \EXT[26]~I .input_sync_reset = "none";
defparam \EXT[26]~I .oe_async_reset = "none";
defparam \EXT[26]~I .oe_power_up = "low";
defparam \EXT[26]~I .oe_register_mode = "none";
defparam \EXT[26]~I .oe_sync_reset = "none";
defparam \EXT[26]~I .operation_mode = "output";
defparam \EXT[26]~I .output_async_reset = "none";
defparam \EXT[26]~I .output_power_up = "low";
defparam \EXT[26]~I .output_register_mode = "none";
defparam \EXT[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \EXT[25]~I (
	.datain(\inst9|inst27|inst9~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(EXT[25]));
// synopsys translate_off
defparam \EXT[25]~I .input_async_reset = "none";
defparam \EXT[25]~I .input_power_up = "low";
defparam \EXT[25]~I .input_register_mode = "none";
defparam \EXT[25]~I .input_sync_reset = "none";
defparam \EXT[25]~I .oe_async_reset = "none";
defparam \EXT[25]~I .oe_power_up = "low";
defparam \EXT[25]~I .oe_register_mode = "none";
defparam \EXT[25]~I .oe_sync_reset = "none";
defparam \EXT[25]~I .operation_mode = "output";
defparam \EXT[25]~I .output_async_reset = "none";
defparam \EXT[25]~I .output_power_up = "low";
defparam \EXT[25]~I .output_register_mode = "none";
defparam \EXT[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \EXT[24]~I (
	.datain(\inst9|inst27|inst9~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(EXT[24]));
// synopsys translate_off
defparam \EXT[24]~I .input_async_reset = "none";
defparam \EXT[24]~I .input_power_up = "low";
defparam \EXT[24]~I .input_register_mode = "none";
defparam \EXT[24]~I .input_sync_reset = "none";
defparam \EXT[24]~I .oe_async_reset = "none";
defparam \EXT[24]~I .oe_power_up = "low";
defparam \EXT[24]~I .oe_register_mode = "none";
defparam \EXT[24]~I .oe_sync_reset = "none";
defparam \EXT[24]~I .operation_mode = "output";
defparam \EXT[24]~I .output_async_reset = "none";
defparam \EXT[24]~I .output_power_up = "low";
defparam \EXT[24]~I .output_register_mode = "none";
defparam \EXT[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \EXT[23]~I (
	.datain(\inst9|inst27|inst9~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(EXT[23]));
// synopsys translate_off
defparam \EXT[23]~I .input_async_reset = "none";
defparam \EXT[23]~I .input_power_up = "low";
defparam \EXT[23]~I .input_register_mode = "none";
defparam \EXT[23]~I .input_sync_reset = "none";
defparam \EXT[23]~I .oe_async_reset = "none";
defparam \EXT[23]~I .oe_power_up = "low";
defparam \EXT[23]~I .oe_register_mode = "none";
defparam \EXT[23]~I .oe_sync_reset = "none";
defparam \EXT[23]~I .operation_mode = "output";
defparam \EXT[23]~I .output_async_reset = "none";
defparam \EXT[23]~I .output_power_up = "low";
defparam \EXT[23]~I .output_register_mode = "none";
defparam \EXT[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \EXT[22]~I (
	.datain(\inst9|inst27|inst9~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(EXT[22]));
// synopsys translate_off
defparam \EXT[22]~I .input_async_reset = "none";
defparam \EXT[22]~I .input_power_up = "low";
defparam \EXT[22]~I .input_register_mode = "none";
defparam \EXT[22]~I .input_sync_reset = "none";
defparam \EXT[22]~I .oe_async_reset = "none";
defparam \EXT[22]~I .oe_power_up = "low";
defparam \EXT[22]~I .oe_register_mode = "none";
defparam \EXT[22]~I .oe_sync_reset = "none";
defparam \EXT[22]~I .operation_mode = "output";
defparam \EXT[22]~I .output_async_reset = "none";
defparam \EXT[22]~I .output_power_up = "low";
defparam \EXT[22]~I .output_register_mode = "none";
defparam \EXT[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \EXT[21]~I (
	.datain(\inst9|inst27|inst9~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(EXT[21]));
// synopsys translate_off
defparam \EXT[21]~I .input_async_reset = "none";
defparam \EXT[21]~I .input_power_up = "low";
defparam \EXT[21]~I .input_register_mode = "none";
defparam \EXT[21]~I .input_sync_reset = "none";
defparam \EXT[21]~I .oe_async_reset = "none";
defparam \EXT[21]~I .oe_power_up = "low";
defparam \EXT[21]~I .oe_register_mode = "none";
defparam \EXT[21]~I .oe_sync_reset = "none";
defparam \EXT[21]~I .operation_mode = "output";
defparam \EXT[21]~I .output_async_reset = "none";
defparam \EXT[21]~I .output_power_up = "low";
defparam \EXT[21]~I .output_register_mode = "none";
defparam \EXT[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \EXT[20]~I (
	.datain(\inst9|inst27|inst9~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(EXT[20]));
// synopsys translate_off
defparam \EXT[20]~I .input_async_reset = "none";
defparam \EXT[20]~I .input_power_up = "low";
defparam \EXT[20]~I .input_register_mode = "none";
defparam \EXT[20]~I .input_sync_reset = "none";
defparam \EXT[20]~I .oe_async_reset = "none";
defparam \EXT[20]~I .oe_power_up = "low";
defparam \EXT[20]~I .oe_register_mode = "none";
defparam \EXT[20]~I .oe_sync_reset = "none";
defparam \EXT[20]~I .operation_mode = "output";
defparam \EXT[20]~I .output_async_reset = "none";
defparam \EXT[20]~I .output_power_up = "low";
defparam \EXT[20]~I .output_register_mode = "none";
defparam \EXT[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \EXT[19]~I (
	.datain(\inst9|inst27|inst9~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(EXT[19]));
// synopsys translate_off
defparam \EXT[19]~I .input_async_reset = "none";
defparam \EXT[19]~I .input_power_up = "low";
defparam \EXT[19]~I .input_register_mode = "none";
defparam \EXT[19]~I .input_sync_reset = "none";
defparam \EXT[19]~I .oe_async_reset = "none";
defparam \EXT[19]~I .oe_power_up = "low";
defparam \EXT[19]~I .oe_register_mode = "none";
defparam \EXT[19]~I .oe_sync_reset = "none";
defparam \EXT[19]~I .operation_mode = "output";
defparam \EXT[19]~I .output_async_reset = "none";
defparam \EXT[19]~I .output_power_up = "low";
defparam \EXT[19]~I .output_register_mode = "none";
defparam \EXT[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \EXT[18]~I (
	.datain(\inst9|inst27|inst9~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(EXT[18]));
// synopsys translate_off
defparam \EXT[18]~I .input_async_reset = "none";
defparam \EXT[18]~I .input_power_up = "low";
defparam \EXT[18]~I .input_register_mode = "none";
defparam \EXT[18]~I .input_sync_reset = "none";
defparam \EXT[18]~I .oe_async_reset = "none";
defparam \EXT[18]~I .oe_power_up = "low";
defparam \EXT[18]~I .oe_register_mode = "none";
defparam \EXT[18]~I .oe_sync_reset = "none";
defparam \EXT[18]~I .operation_mode = "output";
defparam \EXT[18]~I .output_async_reset = "none";
defparam \EXT[18]~I .output_power_up = "low";
defparam \EXT[18]~I .output_register_mode = "none";
defparam \EXT[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \EXT[17]~I (
	.datain(\inst9|inst27|inst9~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(EXT[17]));
// synopsys translate_off
defparam \EXT[17]~I .input_async_reset = "none";
defparam \EXT[17]~I .input_power_up = "low";
defparam \EXT[17]~I .input_register_mode = "none";
defparam \EXT[17]~I .input_sync_reset = "none";
defparam \EXT[17]~I .oe_async_reset = "none";
defparam \EXT[17]~I .oe_power_up = "low";
defparam \EXT[17]~I .oe_register_mode = "none";
defparam \EXT[17]~I .oe_sync_reset = "none";
defparam \EXT[17]~I .operation_mode = "output";
defparam \EXT[17]~I .output_async_reset = "none";
defparam \EXT[17]~I .output_power_up = "low";
defparam \EXT[17]~I .output_register_mode = "none";
defparam \EXT[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \EXT[16]~I (
	.datain(\inst9|inst27|inst9~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(EXT[16]));
// synopsys translate_off
defparam \EXT[16]~I .input_async_reset = "none";
defparam \EXT[16]~I .input_power_up = "low";
defparam \EXT[16]~I .input_register_mode = "none";
defparam \EXT[16]~I .input_sync_reset = "none";
defparam \EXT[16]~I .oe_async_reset = "none";
defparam \EXT[16]~I .oe_power_up = "low";
defparam \EXT[16]~I .oe_register_mode = "none";
defparam \EXT[16]~I .oe_sync_reset = "none";
defparam \EXT[16]~I .operation_mode = "output";
defparam \EXT[16]~I .output_async_reset = "none";
defparam \EXT[16]~I .output_power_up = "low";
defparam \EXT[16]~I .output_register_mode = "none";
defparam \EXT[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \EXT[15]~I (
	.datain(\inst9|inst27|inst9~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(EXT[15]));
// synopsys translate_off
defparam \EXT[15]~I .input_async_reset = "none";
defparam \EXT[15]~I .input_power_up = "low";
defparam \EXT[15]~I .input_register_mode = "none";
defparam \EXT[15]~I .input_sync_reset = "none";
defparam \EXT[15]~I .oe_async_reset = "none";
defparam \EXT[15]~I .oe_power_up = "low";
defparam \EXT[15]~I .oe_register_mode = "none";
defparam \EXT[15]~I .oe_sync_reset = "none";
defparam \EXT[15]~I .operation_mode = "output";
defparam \EXT[15]~I .output_async_reset = "none";
defparam \EXT[15]~I .output_power_up = "low";
defparam \EXT[15]~I .output_register_mode = "none";
defparam \EXT[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \EXT[14]~I (
	.datain(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a0~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(EXT[14]));
// synopsys translate_off
defparam \EXT[14]~I .input_async_reset = "none";
defparam \EXT[14]~I .input_power_up = "low";
defparam \EXT[14]~I .input_register_mode = "none";
defparam \EXT[14]~I .input_sync_reset = "none";
defparam \EXT[14]~I .oe_async_reset = "none";
defparam \EXT[14]~I .oe_power_up = "low";
defparam \EXT[14]~I .oe_register_mode = "none";
defparam \EXT[14]~I .oe_sync_reset = "none";
defparam \EXT[14]~I .operation_mode = "output";
defparam \EXT[14]~I .output_async_reset = "none";
defparam \EXT[14]~I .output_power_up = "low";
defparam \EXT[14]~I .output_register_mode = "none";
defparam \EXT[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \EXT[13]~I (
	.datain(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a1 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(EXT[13]));
// synopsys translate_off
defparam \EXT[13]~I .input_async_reset = "none";
defparam \EXT[13]~I .input_power_up = "low";
defparam \EXT[13]~I .input_register_mode = "none";
defparam \EXT[13]~I .input_sync_reset = "none";
defparam \EXT[13]~I .oe_async_reset = "none";
defparam \EXT[13]~I .oe_power_up = "low";
defparam \EXT[13]~I .oe_register_mode = "none";
defparam \EXT[13]~I .oe_sync_reset = "none";
defparam \EXT[13]~I .operation_mode = "output";
defparam \EXT[13]~I .output_async_reset = "none";
defparam \EXT[13]~I .output_power_up = "low";
defparam \EXT[13]~I .output_register_mode = "none";
defparam \EXT[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \EXT[12]~I (
	.datain(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a2 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(EXT[12]));
// synopsys translate_off
defparam \EXT[12]~I .input_async_reset = "none";
defparam \EXT[12]~I .input_power_up = "low";
defparam \EXT[12]~I .input_register_mode = "none";
defparam \EXT[12]~I .input_sync_reset = "none";
defparam \EXT[12]~I .oe_async_reset = "none";
defparam \EXT[12]~I .oe_power_up = "low";
defparam \EXT[12]~I .oe_register_mode = "none";
defparam \EXT[12]~I .oe_sync_reset = "none";
defparam \EXT[12]~I .operation_mode = "output";
defparam \EXT[12]~I .output_async_reset = "none";
defparam \EXT[12]~I .output_power_up = "low";
defparam \EXT[12]~I .output_register_mode = "none";
defparam \EXT[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \EXT[11]~I (
	.datain(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a3 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(EXT[11]));
// synopsys translate_off
defparam \EXT[11]~I .input_async_reset = "none";
defparam \EXT[11]~I .input_power_up = "low";
defparam \EXT[11]~I .input_register_mode = "none";
defparam \EXT[11]~I .input_sync_reset = "none";
defparam \EXT[11]~I .oe_async_reset = "none";
defparam \EXT[11]~I .oe_power_up = "low";
defparam \EXT[11]~I .oe_register_mode = "none";
defparam \EXT[11]~I .oe_sync_reset = "none";
defparam \EXT[11]~I .operation_mode = "output";
defparam \EXT[11]~I .output_async_reset = "none";
defparam \EXT[11]~I .output_power_up = "low";
defparam \EXT[11]~I .output_register_mode = "none";
defparam \EXT[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \EXT[10]~I (
	.datain(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a4 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(EXT[10]));
// synopsys translate_off
defparam \EXT[10]~I .input_async_reset = "none";
defparam \EXT[10]~I .input_power_up = "low";
defparam \EXT[10]~I .input_register_mode = "none";
defparam \EXT[10]~I .input_sync_reset = "none";
defparam \EXT[10]~I .oe_async_reset = "none";
defparam \EXT[10]~I .oe_power_up = "low";
defparam \EXT[10]~I .oe_register_mode = "none";
defparam \EXT[10]~I .oe_sync_reset = "none";
defparam \EXT[10]~I .operation_mode = "output";
defparam \EXT[10]~I .output_async_reset = "none";
defparam \EXT[10]~I .output_power_up = "low";
defparam \EXT[10]~I .output_register_mode = "none";
defparam \EXT[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \EXT[9]~I (
	.datain(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a5 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(EXT[9]));
// synopsys translate_off
defparam \EXT[9]~I .input_async_reset = "none";
defparam \EXT[9]~I .input_power_up = "low";
defparam \EXT[9]~I .input_register_mode = "none";
defparam \EXT[9]~I .input_sync_reset = "none";
defparam \EXT[9]~I .oe_async_reset = "none";
defparam \EXT[9]~I .oe_power_up = "low";
defparam \EXT[9]~I .oe_register_mode = "none";
defparam \EXT[9]~I .oe_sync_reset = "none";
defparam \EXT[9]~I .operation_mode = "output";
defparam \EXT[9]~I .output_async_reset = "none";
defparam \EXT[9]~I .output_power_up = "low";
defparam \EXT[9]~I .output_register_mode = "none";
defparam \EXT[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \EXT[8]~I (
	.datain(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a6 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(EXT[8]));
// synopsys translate_off
defparam \EXT[8]~I .input_async_reset = "none";
defparam \EXT[8]~I .input_power_up = "low";
defparam \EXT[8]~I .input_register_mode = "none";
defparam \EXT[8]~I .input_sync_reset = "none";
defparam \EXT[8]~I .oe_async_reset = "none";
defparam \EXT[8]~I .oe_power_up = "low";
defparam \EXT[8]~I .oe_register_mode = "none";
defparam \EXT[8]~I .oe_sync_reset = "none";
defparam \EXT[8]~I .operation_mode = "output";
defparam \EXT[8]~I .output_async_reset = "none";
defparam \EXT[8]~I .output_power_up = "low";
defparam \EXT[8]~I .output_register_mode = "none";
defparam \EXT[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \EXT[7]~I (
	.datain(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a7 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(EXT[7]));
// synopsys translate_off
defparam \EXT[7]~I .input_async_reset = "none";
defparam \EXT[7]~I .input_power_up = "low";
defparam \EXT[7]~I .input_register_mode = "none";
defparam \EXT[7]~I .input_sync_reset = "none";
defparam \EXT[7]~I .oe_async_reset = "none";
defparam \EXT[7]~I .oe_power_up = "low";
defparam \EXT[7]~I .oe_register_mode = "none";
defparam \EXT[7]~I .oe_sync_reset = "none";
defparam \EXT[7]~I .operation_mode = "output";
defparam \EXT[7]~I .output_async_reset = "none";
defparam \EXT[7]~I .output_power_up = "low";
defparam \EXT[7]~I .output_register_mode = "none";
defparam \EXT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \EXT[6]~I (
	.datain(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a8 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(EXT[6]));
// synopsys translate_off
defparam \EXT[6]~I .input_async_reset = "none";
defparam \EXT[6]~I .input_power_up = "low";
defparam \EXT[6]~I .input_register_mode = "none";
defparam \EXT[6]~I .input_sync_reset = "none";
defparam \EXT[6]~I .oe_async_reset = "none";
defparam \EXT[6]~I .oe_power_up = "low";
defparam \EXT[6]~I .oe_register_mode = "none";
defparam \EXT[6]~I .oe_sync_reset = "none";
defparam \EXT[6]~I .operation_mode = "output";
defparam \EXT[6]~I .output_async_reset = "none";
defparam \EXT[6]~I .output_power_up = "low";
defparam \EXT[6]~I .output_register_mode = "none";
defparam \EXT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \EXT[5]~I (
	.datain(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a9 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(EXT[5]));
// synopsys translate_off
defparam \EXT[5]~I .input_async_reset = "none";
defparam \EXT[5]~I .input_power_up = "low";
defparam \EXT[5]~I .input_register_mode = "none";
defparam \EXT[5]~I .input_sync_reset = "none";
defparam \EXT[5]~I .oe_async_reset = "none";
defparam \EXT[5]~I .oe_power_up = "low";
defparam \EXT[5]~I .oe_register_mode = "none";
defparam \EXT[5]~I .oe_sync_reset = "none";
defparam \EXT[5]~I .operation_mode = "output";
defparam \EXT[5]~I .output_async_reset = "none";
defparam \EXT[5]~I .output_power_up = "low";
defparam \EXT[5]~I .output_register_mode = "none";
defparam \EXT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \EXT[4]~I (
	.datain(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a10 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(EXT[4]));
// synopsys translate_off
defparam \EXT[4]~I .input_async_reset = "none";
defparam \EXT[4]~I .input_power_up = "low";
defparam \EXT[4]~I .input_register_mode = "none";
defparam \EXT[4]~I .input_sync_reset = "none";
defparam \EXT[4]~I .oe_async_reset = "none";
defparam \EXT[4]~I .oe_power_up = "low";
defparam \EXT[4]~I .oe_register_mode = "none";
defparam \EXT[4]~I .oe_sync_reset = "none";
defparam \EXT[4]~I .operation_mode = "output";
defparam \EXT[4]~I .output_async_reset = "none";
defparam \EXT[4]~I .output_power_up = "low";
defparam \EXT[4]~I .output_register_mode = "none";
defparam \EXT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \EXT[3]~I (
	.datain(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a11 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(EXT[3]));
// synopsys translate_off
defparam \EXT[3]~I .input_async_reset = "none";
defparam \EXT[3]~I .input_power_up = "low";
defparam \EXT[3]~I .input_register_mode = "none";
defparam \EXT[3]~I .input_sync_reset = "none";
defparam \EXT[3]~I .oe_async_reset = "none";
defparam \EXT[3]~I .oe_power_up = "low";
defparam \EXT[3]~I .oe_register_mode = "none";
defparam \EXT[3]~I .oe_sync_reset = "none";
defparam \EXT[3]~I .operation_mode = "output";
defparam \EXT[3]~I .output_async_reset = "none";
defparam \EXT[3]~I .output_power_up = "low";
defparam \EXT[3]~I .output_register_mode = "none";
defparam \EXT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \EXT[2]~I (
	.datain(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a12 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(EXT[2]));
// synopsys translate_off
defparam \EXT[2]~I .input_async_reset = "none";
defparam \EXT[2]~I .input_power_up = "low";
defparam \EXT[2]~I .input_register_mode = "none";
defparam \EXT[2]~I .input_sync_reset = "none";
defparam \EXT[2]~I .oe_async_reset = "none";
defparam \EXT[2]~I .oe_power_up = "low";
defparam \EXT[2]~I .oe_register_mode = "none";
defparam \EXT[2]~I .oe_sync_reset = "none";
defparam \EXT[2]~I .operation_mode = "output";
defparam \EXT[2]~I .output_async_reset = "none";
defparam \EXT[2]~I .output_power_up = "low";
defparam \EXT[2]~I .output_register_mode = "none";
defparam \EXT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \EXT[1]~I (
	.datain(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a13 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(EXT[1]));
// synopsys translate_off
defparam \EXT[1]~I .input_async_reset = "none";
defparam \EXT[1]~I .input_power_up = "low";
defparam \EXT[1]~I .input_register_mode = "none";
defparam \EXT[1]~I .input_sync_reset = "none";
defparam \EXT[1]~I .oe_async_reset = "none";
defparam \EXT[1]~I .oe_power_up = "low";
defparam \EXT[1]~I .oe_register_mode = "none";
defparam \EXT[1]~I .oe_sync_reset = "none";
defparam \EXT[1]~I .operation_mode = "output";
defparam \EXT[1]~I .output_async_reset = "none";
defparam \EXT[1]~I .output_power_up = "low";
defparam \EXT[1]~I .output_register_mode = "none";
defparam \EXT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \EXT[0]~I (
	.datain(\inst7|inst5|inst14_rtl_0|auto_generated|altsyncram2|ram_block5a14 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(EXT[0]));
// synopsys translate_off
defparam \EXT[0]~I .input_async_reset = "none";
defparam \EXT[0]~I .input_power_up = "low";
defparam \EXT[0]~I .input_register_mode = "none";
defparam \EXT[0]~I .input_sync_reset = "none";
defparam \EXT[0]~I .oe_async_reset = "none";
defparam \EXT[0]~I .oe_power_up = "low";
defparam \EXT[0]~I .oe_register_mode = "none";
defparam \EXT[0]~I .oe_sync_reset = "none";
defparam \EXT[0]~I .operation_mode = "output";
defparam \EXT[0]~I .output_async_reset = "none";
defparam \EXT[0]~I .output_power_up = "low";
defparam \EXT[0]~I .output_register_mode = "none";
defparam \EXT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INST[31]~I (
	.datain(\inst22|altsyncram_component|auto_generated|mux2|result_node[31]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST[31]));
// synopsys translate_off
defparam \INST[31]~I .input_async_reset = "none";
defparam \INST[31]~I .input_power_up = "low";
defparam \INST[31]~I .input_register_mode = "none";
defparam \INST[31]~I .input_sync_reset = "none";
defparam \INST[31]~I .oe_async_reset = "none";
defparam \INST[31]~I .oe_power_up = "low";
defparam \INST[31]~I .oe_register_mode = "none";
defparam \INST[31]~I .oe_sync_reset = "none";
defparam \INST[31]~I .operation_mode = "output";
defparam \INST[31]~I .output_async_reset = "none";
defparam \INST[31]~I .output_power_up = "low";
defparam \INST[31]~I .output_register_mode = "none";
defparam \INST[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INST[30]~I (
	.datain(\inst22|altsyncram_component|auto_generated|mux2|result_node[30]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST[30]));
// synopsys translate_off
defparam \INST[30]~I .input_async_reset = "none";
defparam \INST[30]~I .input_power_up = "low";
defparam \INST[30]~I .input_register_mode = "none";
defparam \INST[30]~I .input_sync_reset = "none";
defparam \INST[30]~I .oe_async_reset = "none";
defparam \INST[30]~I .oe_power_up = "low";
defparam \INST[30]~I .oe_register_mode = "none";
defparam \INST[30]~I .oe_sync_reset = "none";
defparam \INST[30]~I .operation_mode = "output";
defparam \INST[30]~I .output_async_reset = "none";
defparam \INST[30]~I .output_power_up = "low";
defparam \INST[30]~I .output_register_mode = "none";
defparam \INST[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INST[29]~I (
	.datain(\inst22|altsyncram_component|auto_generated|mux2|result_node[29]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST[29]));
// synopsys translate_off
defparam \INST[29]~I .input_async_reset = "none";
defparam \INST[29]~I .input_power_up = "low";
defparam \INST[29]~I .input_register_mode = "none";
defparam \INST[29]~I .input_sync_reset = "none";
defparam \INST[29]~I .oe_async_reset = "none";
defparam \INST[29]~I .oe_power_up = "low";
defparam \INST[29]~I .oe_register_mode = "none";
defparam \INST[29]~I .oe_sync_reset = "none";
defparam \INST[29]~I .operation_mode = "output";
defparam \INST[29]~I .output_async_reset = "none";
defparam \INST[29]~I .output_power_up = "low";
defparam \INST[29]~I .output_register_mode = "none";
defparam \INST[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INST[28]~I (
	.datain(\inst22|altsyncram_component|auto_generated|mux2|result_node[28]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST[28]));
// synopsys translate_off
defparam \INST[28]~I .input_async_reset = "none";
defparam \INST[28]~I .input_power_up = "low";
defparam \INST[28]~I .input_register_mode = "none";
defparam \INST[28]~I .input_sync_reset = "none";
defparam \INST[28]~I .oe_async_reset = "none";
defparam \INST[28]~I .oe_power_up = "low";
defparam \INST[28]~I .oe_register_mode = "none";
defparam \INST[28]~I .oe_sync_reset = "none";
defparam \INST[28]~I .operation_mode = "output";
defparam \INST[28]~I .output_async_reset = "none";
defparam \INST[28]~I .output_power_up = "low";
defparam \INST[28]~I .output_register_mode = "none";
defparam \INST[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INST[27]~I (
	.datain(\inst22|altsyncram_component|auto_generated|mux2|result_node[27]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST[27]));
// synopsys translate_off
defparam \INST[27]~I .input_async_reset = "none";
defparam \INST[27]~I .input_power_up = "low";
defparam \INST[27]~I .input_register_mode = "none";
defparam \INST[27]~I .input_sync_reset = "none";
defparam \INST[27]~I .oe_async_reset = "none";
defparam \INST[27]~I .oe_power_up = "low";
defparam \INST[27]~I .oe_register_mode = "none";
defparam \INST[27]~I .oe_sync_reset = "none";
defparam \INST[27]~I .operation_mode = "output";
defparam \INST[27]~I .output_async_reset = "none";
defparam \INST[27]~I .output_power_up = "low";
defparam \INST[27]~I .output_register_mode = "none";
defparam \INST[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INST[26]~I (
	.datain(\inst22|altsyncram_component|auto_generated|mux2|result_node[26]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST[26]));
// synopsys translate_off
defparam \INST[26]~I .input_async_reset = "none";
defparam \INST[26]~I .input_power_up = "low";
defparam \INST[26]~I .input_register_mode = "none";
defparam \INST[26]~I .input_sync_reset = "none";
defparam \INST[26]~I .oe_async_reset = "none";
defparam \INST[26]~I .oe_power_up = "low";
defparam \INST[26]~I .oe_register_mode = "none";
defparam \INST[26]~I .oe_sync_reset = "none";
defparam \INST[26]~I .operation_mode = "output";
defparam \INST[26]~I .output_async_reset = "none";
defparam \INST[26]~I .output_power_up = "low";
defparam \INST[26]~I .output_register_mode = "none";
defparam \INST[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INST[25]~I (
	.datain(\inst22|altsyncram_component|auto_generated|mux2|result_node[25]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST[25]));
// synopsys translate_off
defparam \INST[25]~I .input_async_reset = "none";
defparam \INST[25]~I .input_power_up = "low";
defparam \INST[25]~I .input_register_mode = "none";
defparam \INST[25]~I .input_sync_reset = "none";
defparam \INST[25]~I .oe_async_reset = "none";
defparam \INST[25]~I .oe_power_up = "low";
defparam \INST[25]~I .oe_register_mode = "none";
defparam \INST[25]~I .oe_sync_reset = "none";
defparam \INST[25]~I .operation_mode = "output";
defparam \INST[25]~I .output_async_reset = "none";
defparam \INST[25]~I .output_power_up = "low";
defparam \INST[25]~I .output_register_mode = "none";
defparam \INST[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INST[24]~I (
	.datain(\inst22|altsyncram_component|auto_generated|mux2|result_node[24]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST[24]));
// synopsys translate_off
defparam \INST[24]~I .input_async_reset = "none";
defparam \INST[24]~I .input_power_up = "low";
defparam \INST[24]~I .input_register_mode = "none";
defparam \INST[24]~I .input_sync_reset = "none";
defparam \INST[24]~I .oe_async_reset = "none";
defparam \INST[24]~I .oe_power_up = "low";
defparam \INST[24]~I .oe_register_mode = "none";
defparam \INST[24]~I .oe_sync_reset = "none";
defparam \INST[24]~I .operation_mode = "output";
defparam \INST[24]~I .output_async_reset = "none";
defparam \INST[24]~I .output_power_up = "low";
defparam \INST[24]~I .output_register_mode = "none";
defparam \INST[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INST[23]~I (
	.datain(\inst22|altsyncram_component|auto_generated|mux2|result_node[23]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST[23]));
// synopsys translate_off
defparam \INST[23]~I .input_async_reset = "none";
defparam \INST[23]~I .input_power_up = "low";
defparam \INST[23]~I .input_register_mode = "none";
defparam \INST[23]~I .input_sync_reset = "none";
defparam \INST[23]~I .oe_async_reset = "none";
defparam \INST[23]~I .oe_power_up = "low";
defparam \INST[23]~I .oe_register_mode = "none";
defparam \INST[23]~I .oe_sync_reset = "none";
defparam \INST[23]~I .operation_mode = "output";
defparam \INST[23]~I .output_async_reset = "none";
defparam \INST[23]~I .output_power_up = "low";
defparam \INST[23]~I .output_register_mode = "none";
defparam \INST[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INST[22]~I (
	.datain(\inst22|altsyncram_component|auto_generated|mux2|result_node[22]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST[22]));
// synopsys translate_off
defparam \INST[22]~I .input_async_reset = "none";
defparam \INST[22]~I .input_power_up = "low";
defparam \INST[22]~I .input_register_mode = "none";
defparam \INST[22]~I .input_sync_reset = "none";
defparam \INST[22]~I .oe_async_reset = "none";
defparam \INST[22]~I .oe_power_up = "low";
defparam \INST[22]~I .oe_register_mode = "none";
defparam \INST[22]~I .oe_sync_reset = "none";
defparam \INST[22]~I .operation_mode = "output";
defparam \INST[22]~I .output_async_reset = "none";
defparam \INST[22]~I .output_power_up = "low";
defparam \INST[22]~I .output_register_mode = "none";
defparam \INST[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INST[21]~I (
	.datain(\inst22|altsyncram_component|auto_generated|mux2|result_node[21]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST[21]));
// synopsys translate_off
defparam \INST[21]~I .input_async_reset = "none";
defparam \INST[21]~I .input_power_up = "low";
defparam \INST[21]~I .input_register_mode = "none";
defparam \INST[21]~I .input_sync_reset = "none";
defparam \INST[21]~I .oe_async_reset = "none";
defparam \INST[21]~I .oe_power_up = "low";
defparam \INST[21]~I .oe_register_mode = "none";
defparam \INST[21]~I .oe_sync_reset = "none";
defparam \INST[21]~I .operation_mode = "output";
defparam \INST[21]~I .output_async_reset = "none";
defparam \INST[21]~I .output_power_up = "low";
defparam \INST[21]~I .output_register_mode = "none";
defparam \INST[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INST[20]~I (
	.datain(\inst22|altsyncram_component|auto_generated|mux2|result_node[20]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST[20]));
// synopsys translate_off
defparam \INST[20]~I .input_async_reset = "none";
defparam \INST[20]~I .input_power_up = "low";
defparam \INST[20]~I .input_register_mode = "none";
defparam \INST[20]~I .input_sync_reset = "none";
defparam \INST[20]~I .oe_async_reset = "none";
defparam \INST[20]~I .oe_power_up = "low";
defparam \INST[20]~I .oe_register_mode = "none";
defparam \INST[20]~I .oe_sync_reset = "none";
defparam \INST[20]~I .operation_mode = "output";
defparam \INST[20]~I .output_async_reset = "none";
defparam \INST[20]~I .output_power_up = "low";
defparam \INST[20]~I .output_register_mode = "none";
defparam \INST[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INST[19]~I (
	.datain(\inst22|altsyncram_component|auto_generated|mux2|result_node[19]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST[19]));
// synopsys translate_off
defparam \INST[19]~I .input_async_reset = "none";
defparam \INST[19]~I .input_power_up = "low";
defparam \INST[19]~I .input_register_mode = "none";
defparam \INST[19]~I .input_sync_reset = "none";
defparam \INST[19]~I .oe_async_reset = "none";
defparam \INST[19]~I .oe_power_up = "low";
defparam \INST[19]~I .oe_register_mode = "none";
defparam \INST[19]~I .oe_sync_reset = "none";
defparam \INST[19]~I .operation_mode = "output";
defparam \INST[19]~I .output_async_reset = "none";
defparam \INST[19]~I .output_power_up = "low";
defparam \INST[19]~I .output_register_mode = "none";
defparam \INST[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INST[18]~I (
	.datain(\inst22|altsyncram_component|auto_generated|mux2|result_node[18]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST[18]));
// synopsys translate_off
defparam \INST[18]~I .input_async_reset = "none";
defparam \INST[18]~I .input_power_up = "low";
defparam \INST[18]~I .input_register_mode = "none";
defparam \INST[18]~I .input_sync_reset = "none";
defparam \INST[18]~I .oe_async_reset = "none";
defparam \INST[18]~I .oe_power_up = "low";
defparam \INST[18]~I .oe_register_mode = "none";
defparam \INST[18]~I .oe_sync_reset = "none";
defparam \INST[18]~I .operation_mode = "output";
defparam \INST[18]~I .output_async_reset = "none";
defparam \INST[18]~I .output_power_up = "low";
defparam \INST[18]~I .output_register_mode = "none";
defparam \INST[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INST[17]~I (
	.datain(\inst22|altsyncram_component|auto_generated|mux2|result_node[17]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST[17]));
// synopsys translate_off
defparam \INST[17]~I .input_async_reset = "none";
defparam \INST[17]~I .input_power_up = "low";
defparam \INST[17]~I .input_register_mode = "none";
defparam \INST[17]~I .input_sync_reset = "none";
defparam \INST[17]~I .oe_async_reset = "none";
defparam \INST[17]~I .oe_power_up = "low";
defparam \INST[17]~I .oe_register_mode = "none";
defparam \INST[17]~I .oe_sync_reset = "none";
defparam \INST[17]~I .operation_mode = "output";
defparam \INST[17]~I .output_async_reset = "none";
defparam \INST[17]~I .output_power_up = "low";
defparam \INST[17]~I .output_register_mode = "none";
defparam \INST[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INST[16]~I (
	.datain(\inst22|altsyncram_component|auto_generated|mux2|result_node[16]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST[16]));
// synopsys translate_off
defparam \INST[16]~I .input_async_reset = "none";
defparam \INST[16]~I .input_power_up = "low";
defparam \INST[16]~I .input_register_mode = "none";
defparam \INST[16]~I .input_sync_reset = "none";
defparam \INST[16]~I .oe_async_reset = "none";
defparam \INST[16]~I .oe_power_up = "low";
defparam \INST[16]~I .oe_register_mode = "none";
defparam \INST[16]~I .oe_sync_reset = "none";
defparam \INST[16]~I .operation_mode = "output";
defparam \INST[16]~I .output_async_reset = "none";
defparam \INST[16]~I .output_power_up = "low";
defparam \INST[16]~I .output_register_mode = "none";
defparam \INST[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INST[15]~I (
	.datain(\inst22|altsyncram_component|auto_generated|mux2|result_node[15]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST[15]));
// synopsys translate_off
defparam \INST[15]~I .input_async_reset = "none";
defparam \INST[15]~I .input_power_up = "low";
defparam \INST[15]~I .input_register_mode = "none";
defparam \INST[15]~I .input_sync_reset = "none";
defparam \INST[15]~I .oe_async_reset = "none";
defparam \INST[15]~I .oe_power_up = "low";
defparam \INST[15]~I .oe_register_mode = "none";
defparam \INST[15]~I .oe_sync_reset = "none";
defparam \INST[15]~I .operation_mode = "output";
defparam \INST[15]~I .output_async_reset = "none";
defparam \INST[15]~I .output_power_up = "low";
defparam \INST[15]~I .output_register_mode = "none";
defparam \INST[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INST[14]~I (
	.datain(\inst22|altsyncram_component|auto_generated|mux2|result_node[14]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST[14]));
// synopsys translate_off
defparam \INST[14]~I .input_async_reset = "none";
defparam \INST[14]~I .input_power_up = "low";
defparam \INST[14]~I .input_register_mode = "none";
defparam \INST[14]~I .input_sync_reset = "none";
defparam \INST[14]~I .oe_async_reset = "none";
defparam \INST[14]~I .oe_power_up = "low";
defparam \INST[14]~I .oe_register_mode = "none";
defparam \INST[14]~I .oe_sync_reset = "none";
defparam \INST[14]~I .operation_mode = "output";
defparam \INST[14]~I .output_async_reset = "none";
defparam \INST[14]~I .output_power_up = "low";
defparam \INST[14]~I .output_register_mode = "none";
defparam \INST[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INST[13]~I (
	.datain(\inst22|altsyncram_component|auto_generated|mux2|result_node[13]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST[13]));
// synopsys translate_off
defparam \INST[13]~I .input_async_reset = "none";
defparam \INST[13]~I .input_power_up = "low";
defparam \INST[13]~I .input_register_mode = "none";
defparam \INST[13]~I .input_sync_reset = "none";
defparam \INST[13]~I .oe_async_reset = "none";
defparam \INST[13]~I .oe_power_up = "low";
defparam \INST[13]~I .oe_register_mode = "none";
defparam \INST[13]~I .oe_sync_reset = "none";
defparam \INST[13]~I .operation_mode = "output";
defparam \INST[13]~I .output_async_reset = "none";
defparam \INST[13]~I .output_power_up = "low";
defparam \INST[13]~I .output_register_mode = "none";
defparam \INST[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INST[12]~I (
	.datain(\inst22|altsyncram_component|auto_generated|mux2|result_node[12]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST[12]));
// synopsys translate_off
defparam \INST[12]~I .input_async_reset = "none";
defparam \INST[12]~I .input_power_up = "low";
defparam \INST[12]~I .input_register_mode = "none";
defparam \INST[12]~I .input_sync_reset = "none";
defparam \INST[12]~I .oe_async_reset = "none";
defparam \INST[12]~I .oe_power_up = "low";
defparam \INST[12]~I .oe_register_mode = "none";
defparam \INST[12]~I .oe_sync_reset = "none";
defparam \INST[12]~I .operation_mode = "output";
defparam \INST[12]~I .output_async_reset = "none";
defparam \INST[12]~I .output_power_up = "low";
defparam \INST[12]~I .output_register_mode = "none";
defparam \INST[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INST[11]~I (
	.datain(\inst22|altsyncram_component|auto_generated|mux2|result_node[11]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST[11]));
// synopsys translate_off
defparam \INST[11]~I .input_async_reset = "none";
defparam \INST[11]~I .input_power_up = "low";
defparam \INST[11]~I .input_register_mode = "none";
defparam \INST[11]~I .input_sync_reset = "none";
defparam \INST[11]~I .oe_async_reset = "none";
defparam \INST[11]~I .oe_power_up = "low";
defparam \INST[11]~I .oe_register_mode = "none";
defparam \INST[11]~I .oe_sync_reset = "none";
defparam \INST[11]~I .operation_mode = "output";
defparam \INST[11]~I .output_async_reset = "none";
defparam \INST[11]~I .output_power_up = "low";
defparam \INST[11]~I .output_register_mode = "none";
defparam \INST[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INST[10]~I (
	.datain(\inst22|altsyncram_component|auto_generated|mux2|result_node[10]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST[10]));
// synopsys translate_off
defparam \INST[10]~I .input_async_reset = "none";
defparam \INST[10]~I .input_power_up = "low";
defparam \INST[10]~I .input_register_mode = "none";
defparam \INST[10]~I .input_sync_reset = "none";
defparam \INST[10]~I .oe_async_reset = "none";
defparam \INST[10]~I .oe_power_up = "low";
defparam \INST[10]~I .oe_register_mode = "none";
defparam \INST[10]~I .oe_sync_reset = "none";
defparam \INST[10]~I .operation_mode = "output";
defparam \INST[10]~I .output_async_reset = "none";
defparam \INST[10]~I .output_power_up = "low";
defparam \INST[10]~I .output_register_mode = "none";
defparam \INST[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INST[9]~I (
	.datain(\inst22|altsyncram_component|auto_generated|mux2|result_node[9]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST[9]));
// synopsys translate_off
defparam \INST[9]~I .input_async_reset = "none";
defparam \INST[9]~I .input_power_up = "low";
defparam \INST[9]~I .input_register_mode = "none";
defparam \INST[9]~I .input_sync_reset = "none";
defparam \INST[9]~I .oe_async_reset = "none";
defparam \INST[9]~I .oe_power_up = "low";
defparam \INST[9]~I .oe_register_mode = "none";
defparam \INST[9]~I .oe_sync_reset = "none";
defparam \INST[9]~I .operation_mode = "output";
defparam \INST[9]~I .output_async_reset = "none";
defparam \INST[9]~I .output_power_up = "low";
defparam \INST[9]~I .output_register_mode = "none";
defparam \INST[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INST[8]~I (
	.datain(\inst22|altsyncram_component|auto_generated|mux2|result_node[8]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST[8]));
// synopsys translate_off
defparam \INST[8]~I .input_async_reset = "none";
defparam \INST[8]~I .input_power_up = "low";
defparam \INST[8]~I .input_register_mode = "none";
defparam \INST[8]~I .input_sync_reset = "none";
defparam \INST[8]~I .oe_async_reset = "none";
defparam \INST[8]~I .oe_power_up = "low";
defparam \INST[8]~I .oe_register_mode = "none";
defparam \INST[8]~I .oe_sync_reset = "none";
defparam \INST[8]~I .operation_mode = "output";
defparam \INST[8]~I .output_async_reset = "none";
defparam \INST[8]~I .output_power_up = "low";
defparam \INST[8]~I .output_register_mode = "none";
defparam \INST[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INST[7]~I (
	.datain(\inst22|altsyncram_component|auto_generated|mux2|result_node[7]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST[7]));
// synopsys translate_off
defparam \INST[7]~I .input_async_reset = "none";
defparam \INST[7]~I .input_power_up = "low";
defparam \INST[7]~I .input_register_mode = "none";
defparam \INST[7]~I .input_sync_reset = "none";
defparam \INST[7]~I .oe_async_reset = "none";
defparam \INST[7]~I .oe_power_up = "low";
defparam \INST[7]~I .oe_register_mode = "none";
defparam \INST[7]~I .oe_sync_reset = "none";
defparam \INST[7]~I .operation_mode = "output";
defparam \INST[7]~I .output_async_reset = "none";
defparam \INST[7]~I .output_power_up = "low";
defparam \INST[7]~I .output_register_mode = "none";
defparam \INST[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INST[6]~I (
	.datain(\inst22|altsyncram_component|auto_generated|mux2|result_node[6]~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST[6]));
// synopsys translate_off
defparam \INST[6]~I .input_async_reset = "none";
defparam \INST[6]~I .input_power_up = "low";
defparam \INST[6]~I .input_register_mode = "none";
defparam \INST[6]~I .input_sync_reset = "none";
defparam \INST[6]~I .oe_async_reset = "none";
defparam \INST[6]~I .oe_power_up = "low";
defparam \INST[6]~I .oe_register_mode = "none";
defparam \INST[6]~I .oe_sync_reset = "none";
defparam \INST[6]~I .operation_mode = "output";
defparam \INST[6]~I .output_async_reset = "none";
defparam \INST[6]~I .output_power_up = "low";
defparam \INST[6]~I .output_register_mode = "none";
defparam \INST[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INST[5]~I (
	.datain(\inst22|altsyncram_component|auto_generated|mux2|result_node[5]~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST[5]));
// synopsys translate_off
defparam \INST[5]~I .input_async_reset = "none";
defparam \INST[5]~I .input_power_up = "low";
defparam \INST[5]~I .input_register_mode = "none";
defparam \INST[5]~I .input_sync_reset = "none";
defparam \INST[5]~I .oe_async_reset = "none";
defparam \INST[5]~I .oe_power_up = "low";
defparam \INST[5]~I .oe_register_mode = "none";
defparam \INST[5]~I .oe_sync_reset = "none";
defparam \INST[5]~I .operation_mode = "output";
defparam \INST[5]~I .output_async_reset = "none";
defparam \INST[5]~I .output_power_up = "low";
defparam \INST[5]~I .output_register_mode = "none";
defparam \INST[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INST[4]~I (
	.datain(\inst22|altsyncram_component|auto_generated|mux2|result_node[4]~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST[4]));
// synopsys translate_off
defparam \INST[4]~I .input_async_reset = "none";
defparam \INST[4]~I .input_power_up = "low";
defparam \INST[4]~I .input_register_mode = "none";
defparam \INST[4]~I .input_sync_reset = "none";
defparam \INST[4]~I .oe_async_reset = "none";
defparam \INST[4]~I .oe_power_up = "low";
defparam \INST[4]~I .oe_register_mode = "none";
defparam \INST[4]~I .oe_sync_reset = "none";
defparam \INST[4]~I .operation_mode = "output";
defparam \INST[4]~I .output_async_reset = "none";
defparam \INST[4]~I .output_power_up = "low";
defparam \INST[4]~I .output_register_mode = "none";
defparam \INST[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INST[3]~I (
	.datain(\inst22|altsyncram_component|auto_generated|mux2|result_node[3]~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST[3]));
// synopsys translate_off
defparam \INST[3]~I .input_async_reset = "none";
defparam \INST[3]~I .input_power_up = "low";
defparam \INST[3]~I .input_register_mode = "none";
defparam \INST[3]~I .input_sync_reset = "none";
defparam \INST[3]~I .oe_async_reset = "none";
defparam \INST[3]~I .oe_power_up = "low";
defparam \INST[3]~I .oe_register_mode = "none";
defparam \INST[3]~I .oe_sync_reset = "none";
defparam \INST[3]~I .operation_mode = "output";
defparam \INST[3]~I .output_async_reset = "none";
defparam \INST[3]~I .output_power_up = "low";
defparam \INST[3]~I .output_register_mode = "none";
defparam \INST[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INST[2]~I (
	.datain(\inst22|altsyncram_component|auto_generated|mux2|result_node[2]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST[2]));
// synopsys translate_off
defparam \INST[2]~I .input_async_reset = "none";
defparam \INST[2]~I .input_power_up = "low";
defparam \INST[2]~I .input_register_mode = "none";
defparam \INST[2]~I .input_sync_reset = "none";
defparam \INST[2]~I .oe_async_reset = "none";
defparam \INST[2]~I .oe_power_up = "low";
defparam \INST[2]~I .oe_register_mode = "none";
defparam \INST[2]~I .oe_sync_reset = "none";
defparam \INST[2]~I .operation_mode = "output";
defparam \INST[2]~I .output_async_reset = "none";
defparam \INST[2]~I .output_power_up = "low";
defparam \INST[2]~I .output_register_mode = "none";
defparam \INST[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INST[1]~I (
	.datain(\inst22|altsyncram_component|auto_generated|mux2|result_node[1]~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST[1]));
// synopsys translate_off
defparam \INST[1]~I .input_async_reset = "none";
defparam \INST[1]~I .input_power_up = "low";
defparam \INST[1]~I .input_register_mode = "none";
defparam \INST[1]~I .input_sync_reset = "none";
defparam \INST[1]~I .oe_async_reset = "none";
defparam \INST[1]~I .oe_power_up = "low";
defparam \INST[1]~I .oe_register_mode = "none";
defparam \INST[1]~I .oe_sync_reset = "none";
defparam \INST[1]~I .operation_mode = "output";
defparam \INST[1]~I .output_async_reset = "none";
defparam \INST[1]~I .output_power_up = "low";
defparam \INST[1]~I .output_register_mode = "none";
defparam \INST[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \INST[0]~I (
	.datain(\inst22|altsyncram_component|auto_generated|mux2|result_node[0]~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST[0]));
// synopsys translate_off
defparam \INST[0]~I .input_async_reset = "none";
defparam \INST[0]~I .input_power_up = "low";
defparam \INST[0]~I .input_register_mode = "none";
defparam \INST[0]~I .input_sync_reset = "none";
defparam \INST[0]~I .oe_async_reset = "none";
defparam \INST[0]~I .oe_power_up = "low";
defparam \INST[0]~I .oe_register_mode = "none";
defparam \INST[0]~I .oe_sync_reset = "none";
defparam \INST[0]~I .operation_mode = "output";
defparam \INST[0]~I .output_async_reset = "none";
defparam \INST[0]~I .output_power_up = "low";
defparam \INST[0]~I .output_register_mode = "none";
defparam \INST[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCC[31]~I (
	.datain(\instPC|inst93~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCC[31]));
// synopsys translate_off
defparam \PCC[31]~I .input_async_reset = "none";
defparam \PCC[31]~I .input_power_up = "low";
defparam \PCC[31]~I .input_register_mode = "none";
defparam \PCC[31]~I .input_sync_reset = "none";
defparam \PCC[31]~I .oe_async_reset = "none";
defparam \PCC[31]~I .oe_power_up = "low";
defparam \PCC[31]~I .oe_register_mode = "none";
defparam \PCC[31]~I .oe_sync_reset = "none";
defparam \PCC[31]~I .operation_mode = "output";
defparam \PCC[31]~I .output_async_reset = "none";
defparam \PCC[31]~I .output_power_up = "low";
defparam \PCC[31]~I .output_register_mode = "none";
defparam \PCC[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCC[30]~I (
	.datain(\instPC|inst92~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCC[30]));
// synopsys translate_off
defparam \PCC[30]~I .input_async_reset = "none";
defparam \PCC[30]~I .input_power_up = "low";
defparam \PCC[30]~I .input_register_mode = "none";
defparam \PCC[30]~I .input_sync_reset = "none";
defparam \PCC[30]~I .oe_async_reset = "none";
defparam \PCC[30]~I .oe_power_up = "low";
defparam \PCC[30]~I .oe_register_mode = "none";
defparam \PCC[30]~I .oe_sync_reset = "none";
defparam \PCC[30]~I .operation_mode = "output";
defparam \PCC[30]~I .output_async_reset = "none";
defparam \PCC[30]~I .output_power_up = "low";
defparam \PCC[30]~I .output_register_mode = "none";
defparam \PCC[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCC[29]~I (
	.datain(\instPC|inst91~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCC[29]));
// synopsys translate_off
defparam \PCC[29]~I .input_async_reset = "none";
defparam \PCC[29]~I .input_power_up = "low";
defparam \PCC[29]~I .input_register_mode = "none";
defparam \PCC[29]~I .input_sync_reset = "none";
defparam \PCC[29]~I .oe_async_reset = "none";
defparam \PCC[29]~I .oe_power_up = "low";
defparam \PCC[29]~I .oe_register_mode = "none";
defparam \PCC[29]~I .oe_sync_reset = "none";
defparam \PCC[29]~I .operation_mode = "output";
defparam \PCC[29]~I .output_async_reset = "none";
defparam \PCC[29]~I .output_power_up = "low";
defparam \PCC[29]~I .output_register_mode = "none";
defparam \PCC[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCC[28]~I (
	.datain(\instPC|inst90~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCC[28]));
// synopsys translate_off
defparam \PCC[28]~I .input_async_reset = "none";
defparam \PCC[28]~I .input_power_up = "low";
defparam \PCC[28]~I .input_register_mode = "none";
defparam \PCC[28]~I .input_sync_reset = "none";
defparam \PCC[28]~I .oe_async_reset = "none";
defparam \PCC[28]~I .oe_power_up = "low";
defparam \PCC[28]~I .oe_register_mode = "none";
defparam \PCC[28]~I .oe_sync_reset = "none";
defparam \PCC[28]~I .operation_mode = "output";
defparam \PCC[28]~I .output_async_reset = "none";
defparam \PCC[28]~I .output_power_up = "low";
defparam \PCC[28]~I .output_register_mode = "none";
defparam \PCC[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCC[27]~I (
	.datain(\instPC|inst89~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCC[27]));
// synopsys translate_off
defparam \PCC[27]~I .input_async_reset = "none";
defparam \PCC[27]~I .input_power_up = "low";
defparam \PCC[27]~I .input_register_mode = "none";
defparam \PCC[27]~I .input_sync_reset = "none";
defparam \PCC[27]~I .oe_async_reset = "none";
defparam \PCC[27]~I .oe_power_up = "low";
defparam \PCC[27]~I .oe_register_mode = "none";
defparam \PCC[27]~I .oe_sync_reset = "none";
defparam \PCC[27]~I .operation_mode = "output";
defparam \PCC[27]~I .output_async_reset = "none";
defparam \PCC[27]~I .output_power_up = "low";
defparam \PCC[27]~I .output_register_mode = "none";
defparam \PCC[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCC[26]~I (
	.datain(\instPC|inst88~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCC[26]));
// synopsys translate_off
defparam \PCC[26]~I .input_async_reset = "none";
defparam \PCC[26]~I .input_power_up = "low";
defparam \PCC[26]~I .input_register_mode = "none";
defparam \PCC[26]~I .input_sync_reset = "none";
defparam \PCC[26]~I .oe_async_reset = "none";
defparam \PCC[26]~I .oe_power_up = "low";
defparam \PCC[26]~I .oe_register_mode = "none";
defparam \PCC[26]~I .oe_sync_reset = "none";
defparam \PCC[26]~I .operation_mode = "output";
defparam \PCC[26]~I .output_async_reset = "none";
defparam \PCC[26]~I .output_power_up = "low";
defparam \PCC[26]~I .output_register_mode = "none";
defparam \PCC[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCC[25]~I (
	.datain(\instPC|inst87~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCC[25]));
// synopsys translate_off
defparam \PCC[25]~I .input_async_reset = "none";
defparam \PCC[25]~I .input_power_up = "low";
defparam \PCC[25]~I .input_register_mode = "none";
defparam \PCC[25]~I .input_sync_reset = "none";
defparam \PCC[25]~I .oe_async_reset = "none";
defparam \PCC[25]~I .oe_power_up = "low";
defparam \PCC[25]~I .oe_register_mode = "none";
defparam \PCC[25]~I .oe_sync_reset = "none";
defparam \PCC[25]~I .operation_mode = "output";
defparam \PCC[25]~I .output_async_reset = "none";
defparam \PCC[25]~I .output_power_up = "low";
defparam \PCC[25]~I .output_register_mode = "none";
defparam \PCC[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCC[24]~I (
	.datain(\instPC|inst78~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCC[24]));
// synopsys translate_off
defparam \PCC[24]~I .input_async_reset = "none";
defparam \PCC[24]~I .input_power_up = "low";
defparam \PCC[24]~I .input_register_mode = "none";
defparam \PCC[24]~I .input_sync_reset = "none";
defparam \PCC[24]~I .oe_async_reset = "none";
defparam \PCC[24]~I .oe_power_up = "low";
defparam \PCC[24]~I .oe_register_mode = "none";
defparam \PCC[24]~I .oe_sync_reset = "none";
defparam \PCC[24]~I .operation_mode = "output";
defparam \PCC[24]~I .output_async_reset = "none";
defparam \PCC[24]~I .output_power_up = "low";
defparam \PCC[24]~I .output_register_mode = "none";
defparam \PCC[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCC[23]~I (
	.datain(\instPC|inst69~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCC[23]));
// synopsys translate_off
defparam \PCC[23]~I .input_async_reset = "none";
defparam \PCC[23]~I .input_power_up = "low";
defparam \PCC[23]~I .input_register_mode = "none";
defparam \PCC[23]~I .input_sync_reset = "none";
defparam \PCC[23]~I .oe_async_reset = "none";
defparam \PCC[23]~I .oe_power_up = "low";
defparam \PCC[23]~I .oe_register_mode = "none";
defparam \PCC[23]~I .oe_sync_reset = "none";
defparam \PCC[23]~I .operation_mode = "output";
defparam \PCC[23]~I .output_async_reset = "none";
defparam \PCC[23]~I .output_power_up = "low";
defparam \PCC[23]~I .output_register_mode = "none";
defparam \PCC[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCC[22]~I (
	.datain(\instPC|inst68~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCC[22]));
// synopsys translate_off
defparam \PCC[22]~I .input_async_reset = "none";
defparam \PCC[22]~I .input_power_up = "low";
defparam \PCC[22]~I .input_register_mode = "none";
defparam \PCC[22]~I .input_sync_reset = "none";
defparam \PCC[22]~I .oe_async_reset = "none";
defparam \PCC[22]~I .oe_power_up = "low";
defparam \PCC[22]~I .oe_register_mode = "none";
defparam \PCC[22]~I .oe_sync_reset = "none";
defparam \PCC[22]~I .operation_mode = "output";
defparam \PCC[22]~I .output_async_reset = "none";
defparam \PCC[22]~I .output_power_up = "low";
defparam \PCC[22]~I .output_register_mode = "none";
defparam \PCC[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCC[21]~I (
	.datain(\instPC|inst67~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCC[21]));
// synopsys translate_off
defparam \PCC[21]~I .input_async_reset = "none";
defparam \PCC[21]~I .input_power_up = "low";
defparam \PCC[21]~I .input_register_mode = "none";
defparam \PCC[21]~I .input_sync_reset = "none";
defparam \PCC[21]~I .oe_async_reset = "none";
defparam \PCC[21]~I .oe_power_up = "low";
defparam \PCC[21]~I .oe_register_mode = "none";
defparam \PCC[21]~I .oe_sync_reset = "none";
defparam \PCC[21]~I .operation_mode = "output";
defparam \PCC[21]~I .output_async_reset = "none";
defparam \PCC[21]~I .output_power_up = "low";
defparam \PCC[21]~I .output_register_mode = "none";
defparam \PCC[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCC[20]~I (
	.datain(\instPC|inst66~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCC[20]));
// synopsys translate_off
defparam \PCC[20]~I .input_async_reset = "none";
defparam \PCC[20]~I .input_power_up = "low";
defparam \PCC[20]~I .input_register_mode = "none";
defparam \PCC[20]~I .input_sync_reset = "none";
defparam \PCC[20]~I .oe_async_reset = "none";
defparam \PCC[20]~I .oe_power_up = "low";
defparam \PCC[20]~I .oe_register_mode = "none";
defparam \PCC[20]~I .oe_sync_reset = "none";
defparam \PCC[20]~I .operation_mode = "output";
defparam \PCC[20]~I .output_async_reset = "none";
defparam \PCC[20]~I .output_power_up = "low";
defparam \PCC[20]~I .output_register_mode = "none";
defparam \PCC[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCC[19]~I (
	.datain(\instPC|inst65~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCC[19]));
// synopsys translate_off
defparam \PCC[19]~I .input_async_reset = "none";
defparam \PCC[19]~I .input_power_up = "low";
defparam \PCC[19]~I .input_register_mode = "none";
defparam \PCC[19]~I .input_sync_reset = "none";
defparam \PCC[19]~I .oe_async_reset = "none";
defparam \PCC[19]~I .oe_power_up = "low";
defparam \PCC[19]~I .oe_register_mode = "none";
defparam \PCC[19]~I .oe_sync_reset = "none";
defparam \PCC[19]~I .operation_mode = "output";
defparam \PCC[19]~I .output_async_reset = "none";
defparam \PCC[19]~I .output_power_up = "low";
defparam \PCC[19]~I .output_register_mode = "none";
defparam \PCC[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCC[18]~I (
	.datain(\instPC|inst64~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCC[18]));
// synopsys translate_off
defparam \PCC[18]~I .input_async_reset = "none";
defparam \PCC[18]~I .input_power_up = "low";
defparam \PCC[18]~I .input_register_mode = "none";
defparam \PCC[18]~I .input_sync_reset = "none";
defparam \PCC[18]~I .oe_async_reset = "none";
defparam \PCC[18]~I .oe_power_up = "low";
defparam \PCC[18]~I .oe_register_mode = "none";
defparam \PCC[18]~I .oe_sync_reset = "none";
defparam \PCC[18]~I .operation_mode = "output";
defparam \PCC[18]~I .output_async_reset = "none";
defparam \PCC[18]~I .output_power_up = "low";
defparam \PCC[18]~I .output_register_mode = "none";
defparam \PCC[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCC[17]~I (
	.datain(\instPC|inst63~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCC[17]));
// synopsys translate_off
defparam \PCC[17]~I .input_async_reset = "none";
defparam \PCC[17]~I .input_power_up = "low";
defparam \PCC[17]~I .input_register_mode = "none";
defparam \PCC[17]~I .input_sync_reset = "none";
defparam \PCC[17]~I .oe_async_reset = "none";
defparam \PCC[17]~I .oe_power_up = "low";
defparam \PCC[17]~I .oe_register_mode = "none";
defparam \PCC[17]~I .oe_sync_reset = "none";
defparam \PCC[17]~I .operation_mode = "output";
defparam \PCC[17]~I .output_async_reset = "none";
defparam \PCC[17]~I .output_power_up = "low";
defparam \PCC[17]~I .output_register_mode = "none";
defparam \PCC[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCC[16]~I (
	.datain(\instPC|inst54~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCC[16]));
// synopsys translate_off
defparam \PCC[16]~I .input_async_reset = "none";
defparam \PCC[16]~I .input_power_up = "low";
defparam \PCC[16]~I .input_register_mode = "none";
defparam \PCC[16]~I .input_sync_reset = "none";
defparam \PCC[16]~I .oe_async_reset = "none";
defparam \PCC[16]~I .oe_power_up = "low";
defparam \PCC[16]~I .oe_register_mode = "none";
defparam \PCC[16]~I .oe_sync_reset = "none";
defparam \PCC[16]~I .operation_mode = "output";
defparam \PCC[16]~I .output_async_reset = "none";
defparam \PCC[16]~I .output_power_up = "low";
defparam \PCC[16]~I .output_register_mode = "none";
defparam \PCC[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCC[15]~I (
	.datain(\instPC|inst45~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCC[15]));
// synopsys translate_off
defparam \PCC[15]~I .input_async_reset = "none";
defparam \PCC[15]~I .input_power_up = "low";
defparam \PCC[15]~I .input_register_mode = "none";
defparam \PCC[15]~I .input_sync_reset = "none";
defparam \PCC[15]~I .oe_async_reset = "none";
defparam \PCC[15]~I .oe_power_up = "low";
defparam \PCC[15]~I .oe_register_mode = "none";
defparam \PCC[15]~I .oe_sync_reset = "none";
defparam \PCC[15]~I .operation_mode = "output";
defparam \PCC[15]~I .output_async_reset = "none";
defparam \PCC[15]~I .output_power_up = "low";
defparam \PCC[15]~I .output_register_mode = "none";
defparam \PCC[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCC[14]~I (
	.datain(\instPC|inst44~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCC[14]));
// synopsys translate_off
defparam \PCC[14]~I .input_async_reset = "none";
defparam \PCC[14]~I .input_power_up = "low";
defparam \PCC[14]~I .input_register_mode = "none";
defparam \PCC[14]~I .input_sync_reset = "none";
defparam \PCC[14]~I .oe_async_reset = "none";
defparam \PCC[14]~I .oe_power_up = "low";
defparam \PCC[14]~I .oe_register_mode = "none";
defparam \PCC[14]~I .oe_sync_reset = "none";
defparam \PCC[14]~I .operation_mode = "output";
defparam \PCC[14]~I .output_async_reset = "none";
defparam \PCC[14]~I .output_power_up = "low";
defparam \PCC[14]~I .output_register_mode = "none";
defparam \PCC[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCC[13]~I (
	.datain(\instPC|inst43~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCC[13]));
// synopsys translate_off
defparam \PCC[13]~I .input_async_reset = "none";
defparam \PCC[13]~I .input_power_up = "low";
defparam \PCC[13]~I .input_register_mode = "none";
defparam \PCC[13]~I .input_sync_reset = "none";
defparam \PCC[13]~I .oe_async_reset = "none";
defparam \PCC[13]~I .oe_power_up = "low";
defparam \PCC[13]~I .oe_register_mode = "none";
defparam \PCC[13]~I .oe_sync_reset = "none";
defparam \PCC[13]~I .operation_mode = "output";
defparam \PCC[13]~I .output_async_reset = "none";
defparam \PCC[13]~I .output_power_up = "low";
defparam \PCC[13]~I .output_register_mode = "none";
defparam \PCC[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCC[12]~I (
	.datain(\instPC|inst42~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCC[12]));
// synopsys translate_off
defparam \PCC[12]~I .input_async_reset = "none";
defparam \PCC[12]~I .input_power_up = "low";
defparam \PCC[12]~I .input_register_mode = "none";
defparam \PCC[12]~I .input_sync_reset = "none";
defparam \PCC[12]~I .oe_async_reset = "none";
defparam \PCC[12]~I .oe_power_up = "low";
defparam \PCC[12]~I .oe_register_mode = "none";
defparam \PCC[12]~I .oe_sync_reset = "none";
defparam \PCC[12]~I .operation_mode = "output";
defparam \PCC[12]~I .output_async_reset = "none";
defparam \PCC[12]~I .output_power_up = "low";
defparam \PCC[12]~I .output_register_mode = "none";
defparam \PCC[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCC[11]~I (
	.datain(\instPC|inst41~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCC[11]));
// synopsys translate_off
defparam \PCC[11]~I .input_async_reset = "none";
defparam \PCC[11]~I .input_power_up = "low";
defparam \PCC[11]~I .input_register_mode = "none";
defparam \PCC[11]~I .input_sync_reset = "none";
defparam \PCC[11]~I .oe_async_reset = "none";
defparam \PCC[11]~I .oe_power_up = "low";
defparam \PCC[11]~I .oe_register_mode = "none";
defparam \PCC[11]~I .oe_sync_reset = "none";
defparam \PCC[11]~I .operation_mode = "output";
defparam \PCC[11]~I .output_async_reset = "none";
defparam \PCC[11]~I .output_power_up = "low";
defparam \PCC[11]~I .output_register_mode = "none";
defparam \PCC[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCC[10]~I (
	.datain(\instPC|inst40~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCC[10]));
// synopsys translate_off
defparam \PCC[10]~I .input_async_reset = "none";
defparam \PCC[10]~I .input_power_up = "low";
defparam \PCC[10]~I .input_register_mode = "none";
defparam \PCC[10]~I .input_sync_reset = "none";
defparam \PCC[10]~I .oe_async_reset = "none";
defparam \PCC[10]~I .oe_power_up = "low";
defparam \PCC[10]~I .oe_register_mode = "none";
defparam \PCC[10]~I .oe_sync_reset = "none";
defparam \PCC[10]~I .operation_mode = "output";
defparam \PCC[10]~I .output_async_reset = "none";
defparam \PCC[10]~I .output_power_up = "low";
defparam \PCC[10]~I .output_register_mode = "none";
defparam \PCC[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCC[9]~I (
	.datain(\instPC|inst39~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCC[9]));
// synopsys translate_off
defparam \PCC[9]~I .input_async_reset = "none";
defparam \PCC[9]~I .input_power_up = "low";
defparam \PCC[9]~I .input_register_mode = "none";
defparam \PCC[9]~I .input_sync_reset = "none";
defparam \PCC[9]~I .oe_async_reset = "none";
defparam \PCC[9]~I .oe_power_up = "low";
defparam \PCC[9]~I .oe_register_mode = "none";
defparam \PCC[9]~I .oe_sync_reset = "none";
defparam \PCC[9]~I .operation_mode = "output";
defparam \PCC[9]~I .output_async_reset = "none";
defparam \PCC[9]~I .output_power_up = "low";
defparam \PCC[9]~I .output_register_mode = "none";
defparam \PCC[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCC[8]~I (
	.datain(\instPC|inst28~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCC[8]));
// synopsys translate_off
defparam \PCC[8]~I .input_async_reset = "none";
defparam \PCC[8]~I .input_power_up = "low";
defparam \PCC[8]~I .input_register_mode = "none";
defparam \PCC[8]~I .input_sync_reset = "none";
defparam \PCC[8]~I .oe_async_reset = "none";
defparam \PCC[8]~I .oe_power_up = "low";
defparam \PCC[8]~I .oe_register_mode = "none";
defparam \PCC[8]~I .oe_sync_reset = "none";
defparam \PCC[8]~I .operation_mode = "output";
defparam \PCC[8]~I .output_async_reset = "none";
defparam \PCC[8]~I .output_power_up = "low";
defparam \PCC[8]~I .output_register_mode = "none";
defparam \PCC[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCC[7]~I (
	.datain(\instPC|inst20~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCC[7]));
// synopsys translate_off
defparam \PCC[7]~I .input_async_reset = "none";
defparam \PCC[7]~I .input_power_up = "low";
defparam \PCC[7]~I .input_register_mode = "none";
defparam \PCC[7]~I .input_sync_reset = "none";
defparam \PCC[7]~I .oe_async_reset = "none";
defparam \PCC[7]~I .oe_power_up = "low";
defparam \PCC[7]~I .oe_register_mode = "none";
defparam \PCC[7]~I .oe_sync_reset = "none";
defparam \PCC[7]~I .operation_mode = "output";
defparam \PCC[7]~I .output_async_reset = "none";
defparam \PCC[7]~I .output_power_up = "low";
defparam \PCC[7]~I .output_register_mode = "none";
defparam \PCC[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCC[6]~I (
	.datain(\instPC|inst19~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCC[6]));
// synopsys translate_off
defparam \PCC[6]~I .input_async_reset = "none";
defparam \PCC[6]~I .input_power_up = "low";
defparam \PCC[6]~I .input_register_mode = "none";
defparam \PCC[6]~I .input_sync_reset = "none";
defparam \PCC[6]~I .oe_async_reset = "none";
defparam \PCC[6]~I .oe_power_up = "low";
defparam \PCC[6]~I .oe_register_mode = "none";
defparam \PCC[6]~I .oe_sync_reset = "none";
defparam \PCC[6]~I .operation_mode = "output";
defparam \PCC[6]~I .output_async_reset = "none";
defparam \PCC[6]~I .output_power_up = "low";
defparam \PCC[6]~I .output_register_mode = "none";
defparam \PCC[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCC[5]~I (
	.datain(\instPC|inst18~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCC[5]));
// synopsys translate_off
defparam \PCC[5]~I .input_async_reset = "none";
defparam \PCC[5]~I .input_power_up = "low";
defparam \PCC[5]~I .input_register_mode = "none";
defparam \PCC[5]~I .input_sync_reset = "none";
defparam \PCC[5]~I .oe_async_reset = "none";
defparam \PCC[5]~I .oe_power_up = "low";
defparam \PCC[5]~I .oe_register_mode = "none";
defparam \PCC[5]~I .oe_sync_reset = "none";
defparam \PCC[5]~I .operation_mode = "output";
defparam \PCC[5]~I .output_async_reset = "none";
defparam \PCC[5]~I .output_power_up = "low";
defparam \PCC[5]~I .output_register_mode = "none";
defparam \PCC[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCC[4]~I (
	.datain(\instPC|inst17~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCC[4]));
// synopsys translate_off
defparam \PCC[4]~I .input_async_reset = "none";
defparam \PCC[4]~I .input_power_up = "low";
defparam \PCC[4]~I .input_register_mode = "none";
defparam \PCC[4]~I .input_sync_reset = "none";
defparam \PCC[4]~I .oe_async_reset = "none";
defparam \PCC[4]~I .oe_power_up = "low";
defparam \PCC[4]~I .oe_register_mode = "none";
defparam \PCC[4]~I .oe_sync_reset = "none";
defparam \PCC[4]~I .operation_mode = "output";
defparam \PCC[4]~I .output_async_reset = "none";
defparam \PCC[4]~I .output_power_up = "low";
defparam \PCC[4]~I .output_register_mode = "none";
defparam \PCC[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCC[3]~I (
	.datain(\instPC|inst16~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCC[3]));
// synopsys translate_off
defparam \PCC[3]~I .input_async_reset = "none";
defparam \PCC[3]~I .input_power_up = "low";
defparam \PCC[3]~I .input_register_mode = "none";
defparam \PCC[3]~I .input_sync_reset = "none";
defparam \PCC[3]~I .oe_async_reset = "none";
defparam \PCC[3]~I .oe_power_up = "low";
defparam \PCC[3]~I .oe_register_mode = "none";
defparam \PCC[3]~I .oe_sync_reset = "none";
defparam \PCC[3]~I .operation_mode = "output";
defparam \PCC[3]~I .output_async_reset = "none";
defparam \PCC[3]~I .output_power_up = "low";
defparam \PCC[3]~I .output_register_mode = "none";
defparam \PCC[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCC[2]~I (
	.datain(\instPC|inst15~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCC[2]));
// synopsys translate_off
defparam \PCC[2]~I .input_async_reset = "none";
defparam \PCC[2]~I .input_power_up = "low";
defparam \PCC[2]~I .input_register_mode = "none";
defparam \PCC[2]~I .input_sync_reset = "none";
defparam \PCC[2]~I .oe_async_reset = "none";
defparam \PCC[2]~I .oe_power_up = "low";
defparam \PCC[2]~I .oe_register_mode = "none";
defparam \PCC[2]~I .oe_sync_reset = "none";
defparam \PCC[2]~I .operation_mode = "output";
defparam \PCC[2]~I .output_async_reset = "none";
defparam \PCC[2]~I .output_power_up = "low";
defparam \PCC[2]~I .output_register_mode = "none";
defparam \PCC[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCC[1]~I (
	.datain(\instPC|inst14~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCC[1]));
// synopsys translate_off
defparam \PCC[1]~I .input_async_reset = "none";
defparam \PCC[1]~I .input_power_up = "low";
defparam \PCC[1]~I .input_register_mode = "none";
defparam \PCC[1]~I .input_sync_reset = "none";
defparam \PCC[1]~I .oe_async_reset = "none";
defparam \PCC[1]~I .oe_power_up = "low";
defparam \PCC[1]~I .oe_register_mode = "none";
defparam \PCC[1]~I .oe_sync_reset = "none";
defparam \PCC[1]~I .operation_mode = "output";
defparam \PCC[1]~I .output_async_reset = "none";
defparam \PCC[1]~I .output_power_up = "low";
defparam \PCC[1]~I .output_register_mode = "none";
defparam \PCC[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCC[0]~I (
	.datain(\instPC|inst14~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCC[0]));
// synopsys translate_off
defparam \PCC[0]~I .input_async_reset = "none";
defparam \PCC[0]~I .input_power_up = "low";
defparam \PCC[0]~I .input_register_mode = "none";
defparam \PCC[0]~I .input_sync_reset = "none";
defparam \PCC[0]~I .oe_async_reset = "none";
defparam \PCC[0]~I .oe_power_up = "low";
defparam \PCC[0]~I .oe_register_mode = "none";
defparam \PCC[0]~I .oe_sync_reset = "none";
defparam \PCC[0]~I .operation_mode = "output";
defparam \PCC[0]~I .output_async_reset = "none";
defparam \PCC[0]~I .output_power_up = "low";
defparam \PCC[0]~I .output_register_mode = "none";
defparam \PCC[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Y[31]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Y[31]));
// synopsys translate_off
defparam \Y[31]~I .input_async_reset = "none";
defparam \Y[31]~I .input_power_up = "low";
defparam \Y[31]~I .input_register_mode = "none";
defparam \Y[31]~I .input_sync_reset = "none";
defparam \Y[31]~I .oe_async_reset = "none";
defparam \Y[31]~I .oe_power_up = "low";
defparam \Y[31]~I .oe_register_mode = "none";
defparam \Y[31]~I .oe_sync_reset = "none";
defparam \Y[31]~I .operation_mode = "output";
defparam \Y[31]~I .output_async_reset = "none";
defparam \Y[31]~I .output_power_up = "low";
defparam \Y[31]~I .output_register_mode = "none";
defparam \Y[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Y[30]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Y[30]));
// synopsys translate_off
defparam \Y[30]~I .input_async_reset = "none";
defparam \Y[30]~I .input_power_up = "low";
defparam \Y[30]~I .input_register_mode = "none";
defparam \Y[30]~I .input_sync_reset = "none";
defparam \Y[30]~I .oe_async_reset = "none";
defparam \Y[30]~I .oe_power_up = "low";
defparam \Y[30]~I .oe_register_mode = "none";
defparam \Y[30]~I .oe_sync_reset = "none";
defparam \Y[30]~I .operation_mode = "output";
defparam \Y[30]~I .output_async_reset = "none";
defparam \Y[30]~I .output_power_up = "low";
defparam \Y[30]~I .output_register_mode = "none";
defparam \Y[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Y[29]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Y[29]));
// synopsys translate_off
defparam \Y[29]~I .input_async_reset = "none";
defparam \Y[29]~I .input_power_up = "low";
defparam \Y[29]~I .input_register_mode = "none";
defparam \Y[29]~I .input_sync_reset = "none";
defparam \Y[29]~I .oe_async_reset = "none";
defparam \Y[29]~I .oe_power_up = "low";
defparam \Y[29]~I .oe_register_mode = "none";
defparam \Y[29]~I .oe_sync_reset = "none";
defparam \Y[29]~I .operation_mode = "output";
defparam \Y[29]~I .output_async_reset = "none";
defparam \Y[29]~I .output_power_up = "low";
defparam \Y[29]~I .output_register_mode = "none";
defparam \Y[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Y[28]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Y[28]));
// synopsys translate_off
defparam \Y[28]~I .input_async_reset = "none";
defparam \Y[28]~I .input_power_up = "low";
defparam \Y[28]~I .input_register_mode = "none";
defparam \Y[28]~I .input_sync_reset = "none";
defparam \Y[28]~I .oe_async_reset = "none";
defparam \Y[28]~I .oe_power_up = "low";
defparam \Y[28]~I .oe_register_mode = "none";
defparam \Y[28]~I .oe_sync_reset = "none";
defparam \Y[28]~I .operation_mode = "output";
defparam \Y[28]~I .output_async_reset = "none";
defparam \Y[28]~I .output_power_up = "low";
defparam \Y[28]~I .output_register_mode = "none";
defparam \Y[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Y[27]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Y[27]));
// synopsys translate_off
defparam \Y[27]~I .input_async_reset = "none";
defparam \Y[27]~I .input_power_up = "low";
defparam \Y[27]~I .input_register_mode = "none";
defparam \Y[27]~I .input_sync_reset = "none";
defparam \Y[27]~I .oe_async_reset = "none";
defparam \Y[27]~I .oe_power_up = "low";
defparam \Y[27]~I .oe_register_mode = "none";
defparam \Y[27]~I .oe_sync_reset = "none";
defparam \Y[27]~I .operation_mode = "output";
defparam \Y[27]~I .output_async_reset = "none";
defparam \Y[27]~I .output_power_up = "low";
defparam \Y[27]~I .output_register_mode = "none";
defparam \Y[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Y[26]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Y[26]));
// synopsys translate_off
defparam \Y[26]~I .input_async_reset = "none";
defparam \Y[26]~I .input_power_up = "low";
defparam \Y[26]~I .input_register_mode = "none";
defparam \Y[26]~I .input_sync_reset = "none";
defparam \Y[26]~I .oe_async_reset = "none";
defparam \Y[26]~I .oe_power_up = "low";
defparam \Y[26]~I .oe_register_mode = "none";
defparam \Y[26]~I .oe_sync_reset = "none";
defparam \Y[26]~I .operation_mode = "output";
defparam \Y[26]~I .output_async_reset = "none";
defparam \Y[26]~I .output_power_up = "low";
defparam \Y[26]~I .output_register_mode = "none";
defparam \Y[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Y[25]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Y[25]));
// synopsys translate_off
defparam \Y[25]~I .input_async_reset = "none";
defparam \Y[25]~I .input_power_up = "low";
defparam \Y[25]~I .input_register_mode = "none";
defparam \Y[25]~I .input_sync_reset = "none";
defparam \Y[25]~I .oe_async_reset = "none";
defparam \Y[25]~I .oe_power_up = "low";
defparam \Y[25]~I .oe_register_mode = "none";
defparam \Y[25]~I .oe_sync_reset = "none";
defparam \Y[25]~I .operation_mode = "output";
defparam \Y[25]~I .output_async_reset = "none";
defparam \Y[25]~I .output_power_up = "low";
defparam \Y[25]~I .output_register_mode = "none";
defparam \Y[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Y[24]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Y[24]));
// synopsys translate_off
defparam \Y[24]~I .input_async_reset = "none";
defparam \Y[24]~I .input_power_up = "low";
defparam \Y[24]~I .input_register_mode = "none";
defparam \Y[24]~I .input_sync_reset = "none";
defparam \Y[24]~I .oe_async_reset = "none";
defparam \Y[24]~I .oe_power_up = "low";
defparam \Y[24]~I .oe_register_mode = "none";
defparam \Y[24]~I .oe_sync_reset = "none";
defparam \Y[24]~I .operation_mode = "output";
defparam \Y[24]~I .output_async_reset = "none";
defparam \Y[24]~I .output_power_up = "low";
defparam \Y[24]~I .output_register_mode = "none";
defparam \Y[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Y[23]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Y[23]));
// synopsys translate_off
defparam \Y[23]~I .input_async_reset = "none";
defparam \Y[23]~I .input_power_up = "low";
defparam \Y[23]~I .input_register_mode = "none";
defparam \Y[23]~I .input_sync_reset = "none";
defparam \Y[23]~I .oe_async_reset = "none";
defparam \Y[23]~I .oe_power_up = "low";
defparam \Y[23]~I .oe_register_mode = "none";
defparam \Y[23]~I .oe_sync_reset = "none";
defparam \Y[23]~I .operation_mode = "output";
defparam \Y[23]~I .output_async_reset = "none";
defparam \Y[23]~I .output_power_up = "low";
defparam \Y[23]~I .output_register_mode = "none";
defparam \Y[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Y[22]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Y[22]));
// synopsys translate_off
defparam \Y[22]~I .input_async_reset = "none";
defparam \Y[22]~I .input_power_up = "low";
defparam \Y[22]~I .input_register_mode = "none";
defparam \Y[22]~I .input_sync_reset = "none";
defparam \Y[22]~I .oe_async_reset = "none";
defparam \Y[22]~I .oe_power_up = "low";
defparam \Y[22]~I .oe_register_mode = "none";
defparam \Y[22]~I .oe_sync_reset = "none";
defparam \Y[22]~I .operation_mode = "output";
defparam \Y[22]~I .output_async_reset = "none";
defparam \Y[22]~I .output_power_up = "low";
defparam \Y[22]~I .output_register_mode = "none";
defparam \Y[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Y[21]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Y[21]));
// synopsys translate_off
defparam \Y[21]~I .input_async_reset = "none";
defparam \Y[21]~I .input_power_up = "low";
defparam \Y[21]~I .input_register_mode = "none";
defparam \Y[21]~I .input_sync_reset = "none";
defparam \Y[21]~I .oe_async_reset = "none";
defparam \Y[21]~I .oe_power_up = "low";
defparam \Y[21]~I .oe_register_mode = "none";
defparam \Y[21]~I .oe_sync_reset = "none";
defparam \Y[21]~I .operation_mode = "output";
defparam \Y[21]~I .output_async_reset = "none";
defparam \Y[21]~I .output_power_up = "low";
defparam \Y[21]~I .output_register_mode = "none";
defparam \Y[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Y[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Y[20]));
// synopsys translate_off
defparam \Y[20]~I .input_async_reset = "none";
defparam \Y[20]~I .input_power_up = "low";
defparam \Y[20]~I .input_register_mode = "none";
defparam \Y[20]~I .input_sync_reset = "none";
defparam \Y[20]~I .oe_async_reset = "none";
defparam \Y[20]~I .oe_power_up = "low";
defparam \Y[20]~I .oe_register_mode = "none";
defparam \Y[20]~I .oe_sync_reset = "none";
defparam \Y[20]~I .operation_mode = "output";
defparam \Y[20]~I .output_async_reset = "none";
defparam \Y[20]~I .output_power_up = "low";
defparam \Y[20]~I .output_register_mode = "none";
defparam \Y[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Y[19]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Y[19]));
// synopsys translate_off
defparam \Y[19]~I .input_async_reset = "none";
defparam \Y[19]~I .input_power_up = "low";
defparam \Y[19]~I .input_register_mode = "none";
defparam \Y[19]~I .input_sync_reset = "none";
defparam \Y[19]~I .oe_async_reset = "none";
defparam \Y[19]~I .oe_power_up = "low";
defparam \Y[19]~I .oe_register_mode = "none";
defparam \Y[19]~I .oe_sync_reset = "none";
defparam \Y[19]~I .operation_mode = "output";
defparam \Y[19]~I .output_async_reset = "none";
defparam \Y[19]~I .output_power_up = "low";
defparam \Y[19]~I .output_register_mode = "none";
defparam \Y[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Y[18]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Y[18]));
// synopsys translate_off
defparam \Y[18]~I .input_async_reset = "none";
defparam \Y[18]~I .input_power_up = "low";
defparam \Y[18]~I .input_register_mode = "none";
defparam \Y[18]~I .input_sync_reset = "none";
defparam \Y[18]~I .oe_async_reset = "none";
defparam \Y[18]~I .oe_power_up = "low";
defparam \Y[18]~I .oe_register_mode = "none";
defparam \Y[18]~I .oe_sync_reset = "none";
defparam \Y[18]~I .operation_mode = "output";
defparam \Y[18]~I .output_async_reset = "none";
defparam \Y[18]~I .output_power_up = "low";
defparam \Y[18]~I .output_register_mode = "none";
defparam \Y[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Y[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Y[17]));
// synopsys translate_off
defparam \Y[17]~I .input_async_reset = "none";
defparam \Y[17]~I .input_power_up = "low";
defparam \Y[17]~I .input_register_mode = "none";
defparam \Y[17]~I .input_sync_reset = "none";
defparam \Y[17]~I .oe_async_reset = "none";
defparam \Y[17]~I .oe_power_up = "low";
defparam \Y[17]~I .oe_register_mode = "none";
defparam \Y[17]~I .oe_sync_reset = "none";
defparam \Y[17]~I .operation_mode = "output";
defparam \Y[17]~I .output_async_reset = "none";
defparam \Y[17]~I .output_power_up = "low";
defparam \Y[17]~I .output_register_mode = "none";
defparam \Y[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Y[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Y[16]));
// synopsys translate_off
defparam \Y[16]~I .input_async_reset = "none";
defparam \Y[16]~I .input_power_up = "low";
defparam \Y[16]~I .input_register_mode = "none";
defparam \Y[16]~I .input_sync_reset = "none";
defparam \Y[16]~I .oe_async_reset = "none";
defparam \Y[16]~I .oe_power_up = "low";
defparam \Y[16]~I .oe_register_mode = "none";
defparam \Y[16]~I .oe_sync_reset = "none";
defparam \Y[16]~I .operation_mode = "output";
defparam \Y[16]~I .output_async_reset = "none";
defparam \Y[16]~I .output_power_up = "low";
defparam \Y[16]~I .output_register_mode = "none";
defparam \Y[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Y[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Y[15]));
// synopsys translate_off
defparam \Y[15]~I .input_async_reset = "none";
defparam \Y[15]~I .input_power_up = "low";
defparam \Y[15]~I .input_register_mode = "none";
defparam \Y[15]~I .input_sync_reset = "none";
defparam \Y[15]~I .oe_async_reset = "none";
defparam \Y[15]~I .oe_power_up = "low";
defparam \Y[15]~I .oe_register_mode = "none";
defparam \Y[15]~I .oe_sync_reset = "none";
defparam \Y[15]~I .operation_mode = "output";
defparam \Y[15]~I .output_async_reset = "none";
defparam \Y[15]~I .output_power_up = "low";
defparam \Y[15]~I .output_register_mode = "none";
defparam \Y[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Y[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Y[14]));
// synopsys translate_off
defparam \Y[14]~I .input_async_reset = "none";
defparam \Y[14]~I .input_power_up = "low";
defparam \Y[14]~I .input_register_mode = "none";
defparam \Y[14]~I .input_sync_reset = "none";
defparam \Y[14]~I .oe_async_reset = "none";
defparam \Y[14]~I .oe_power_up = "low";
defparam \Y[14]~I .oe_register_mode = "none";
defparam \Y[14]~I .oe_sync_reset = "none";
defparam \Y[14]~I .operation_mode = "output";
defparam \Y[14]~I .output_async_reset = "none";
defparam \Y[14]~I .output_power_up = "low";
defparam \Y[14]~I .output_register_mode = "none";
defparam \Y[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Y[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Y[13]));
// synopsys translate_off
defparam \Y[13]~I .input_async_reset = "none";
defparam \Y[13]~I .input_power_up = "low";
defparam \Y[13]~I .input_register_mode = "none";
defparam \Y[13]~I .input_sync_reset = "none";
defparam \Y[13]~I .oe_async_reset = "none";
defparam \Y[13]~I .oe_power_up = "low";
defparam \Y[13]~I .oe_register_mode = "none";
defparam \Y[13]~I .oe_sync_reset = "none";
defparam \Y[13]~I .operation_mode = "output";
defparam \Y[13]~I .output_async_reset = "none";
defparam \Y[13]~I .output_power_up = "low";
defparam \Y[13]~I .output_register_mode = "none";
defparam \Y[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Y[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Y[12]));
// synopsys translate_off
defparam \Y[12]~I .input_async_reset = "none";
defparam \Y[12]~I .input_power_up = "low";
defparam \Y[12]~I .input_register_mode = "none";
defparam \Y[12]~I .input_sync_reset = "none";
defparam \Y[12]~I .oe_async_reset = "none";
defparam \Y[12]~I .oe_power_up = "low";
defparam \Y[12]~I .oe_register_mode = "none";
defparam \Y[12]~I .oe_sync_reset = "none";
defparam \Y[12]~I .operation_mode = "output";
defparam \Y[12]~I .output_async_reset = "none";
defparam \Y[12]~I .output_power_up = "low";
defparam \Y[12]~I .output_register_mode = "none";
defparam \Y[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Y[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Y[11]));
// synopsys translate_off
defparam \Y[11]~I .input_async_reset = "none";
defparam \Y[11]~I .input_power_up = "low";
defparam \Y[11]~I .input_register_mode = "none";
defparam \Y[11]~I .input_sync_reset = "none";
defparam \Y[11]~I .oe_async_reset = "none";
defparam \Y[11]~I .oe_power_up = "low";
defparam \Y[11]~I .oe_register_mode = "none";
defparam \Y[11]~I .oe_sync_reset = "none";
defparam \Y[11]~I .operation_mode = "output";
defparam \Y[11]~I .output_async_reset = "none";
defparam \Y[11]~I .output_power_up = "low";
defparam \Y[11]~I .output_register_mode = "none";
defparam \Y[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Y[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Y[10]));
// synopsys translate_off
defparam \Y[10]~I .input_async_reset = "none";
defparam \Y[10]~I .input_power_up = "low";
defparam \Y[10]~I .input_register_mode = "none";
defparam \Y[10]~I .input_sync_reset = "none";
defparam \Y[10]~I .oe_async_reset = "none";
defparam \Y[10]~I .oe_power_up = "low";
defparam \Y[10]~I .oe_register_mode = "none";
defparam \Y[10]~I .oe_sync_reset = "none";
defparam \Y[10]~I .operation_mode = "output";
defparam \Y[10]~I .output_async_reset = "none";
defparam \Y[10]~I .output_power_up = "low";
defparam \Y[10]~I .output_register_mode = "none";
defparam \Y[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Y[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Y[9]));
// synopsys translate_off
defparam \Y[9]~I .input_async_reset = "none";
defparam \Y[9]~I .input_power_up = "low";
defparam \Y[9]~I .input_register_mode = "none";
defparam \Y[9]~I .input_sync_reset = "none";
defparam \Y[9]~I .oe_async_reset = "none";
defparam \Y[9]~I .oe_power_up = "low";
defparam \Y[9]~I .oe_register_mode = "none";
defparam \Y[9]~I .oe_sync_reset = "none";
defparam \Y[9]~I .operation_mode = "output";
defparam \Y[9]~I .output_async_reset = "none";
defparam \Y[9]~I .output_power_up = "low";
defparam \Y[9]~I .output_register_mode = "none";
defparam \Y[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Y[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Y[8]));
// synopsys translate_off
defparam \Y[8]~I .input_async_reset = "none";
defparam \Y[8]~I .input_power_up = "low";
defparam \Y[8]~I .input_register_mode = "none";
defparam \Y[8]~I .input_sync_reset = "none";
defparam \Y[8]~I .oe_async_reset = "none";
defparam \Y[8]~I .oe_power_up = "low";
defparam \Y[8]~I .oe_register_mode = "none";
defparam \Y[8]~I .oe_sync_reset = "none";
defparam \Y[8]~I .operation_mode = "output";
defparam \Y[8]~I .output_async_reset = "none";
defparam \Y[8]~I .output_power_up = "low";
defparam \Y[8]~I .output_register_mode = "none";
defparam \Y[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Y[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Y[7]));
// synopsys translate_off
defparam \Y[7]~I .input_async_reset = "none";
defparam \Y[7]~I .input_power_up = "low";
defparam \Y[7]~I .input_register_mode = "none";
defparam \Y[7]~I .input_sync_reset = "none";
defparam \Y[7]~I .oe_async_reset = "none";
defparam \Y[7]~I .oe_power_up = "low";
defparam \Y[7]~I .oe_register_mode = "none";
defparam \Y[7]~I .oe_sync_reset = "none";
defparam \Y[7]~I .operation_mode = "output";
defparam \Y[7]~I .output_async_reset = "none";
defparam \Y[7]~I .output_power_up = "low";
defparam \Y[7]~I .output_register_mode = "none";
defparam \Y[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Y[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Y[6]));
// synopsys translate_off
defparam \Y[6]~I .input_async_reset = "none";
defparam \Y[6]~I .input_power_up = "low";
defparam \Y[6]~I .input_register_mode = "none";
defparam \Y[6]~I .input_sync_reset = "none";
defparam \Y[6]~I .oe_async_reset = "none";
defparam \Y[6]~I .oe_power_up = "low";
defparam \Y[6]~I .oe_register_mode = "none";
defparam \Y[6]~I .oe_sync_reset = "none";
defparam \Y[6]~I .operation_mode = "output";
defparam \Y[6]~I .output_async_reset = "none";
defparam \Y[6]~I .output_power_up = "low";
defparam \Y[6]~I .output_register_mode = "none";
defparam \Y[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Y[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Y[5]));
// synopsys translate_off
defparam \Y[5]~I .input_async_reset = "none";
defparam \Y[5]~I .input_power_up = "low";
defparam \Y[5]~I .input_register_mode = "none";
defparam \Y[5]~I .input_sync_reset = "none";
defparam \Y[5]~I .oe_async_reset = "none";
defparam \Y[5]~I .oe_power_up = "low";
defparam \Y[5]~I .oe_register_mode = "none";
defparam \Y[5]~I .oe_sync_reset = "none";
defparam \Y[5]~I .operation_mode = "output";
defparam \Y[5]~I .output_async_reset = "none";
defparam \Y[5]~I .output_power_up = "low";
defparam \Y[5]~I .output_register_mode = "none";
defparam \Y[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Y[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Y[4]));
// synopsys translate_off
defparam \Y[4]~I .input_async_reset = "none";
defparam \Y[4]~I .input_power_up = "low";
defparam \Y[4]~I .input_register_mode = "none";
defparam \Y[4]~I .input_sync_reset = "none";
defparam \Y[4]~I .oe_async_reset = "none";
defparam \Y[4]~I .oe_power_up = "low";
defparam \Y[4]~I .oe_register_mode = "none";
defparam \Y[4]~I .oe_sync_reset = "none";
defparam \Y[4]~I .operation_mode = "output";
defparam \Y[4]~I .output_async_reset = "none";
defparam \Y[4]~I .output_power_up = "low";
defparam \Y[4]~I .output_register_mode = "none";
defparam \Y[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Y[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Y[3]));
// synopsys translate_off
defparam \Y[3]~I .input_async_reset = "none";
defparam \Y[3]~I .input_power_up = "low";
defparam \Y[3]~I .input_register_mode = "none";
defparam \Y[3]~I .input_sync_reset = "none";
defparam \Y[3]~I .oe_async_reset = "none";
defparam \Y[3]~I .oe_power_up = "low";
defparam \Y[3]~I .oe_register_mode = "none";
defparam \Y[3]~I .oe_sync_reset = "none";
defparam \Y[3]~I .operation_mode = "output";
defparam \Y[3]~I .output_async_reset = "none";
defparam \Y[3]~I .output_power_up = "low";
defparam \Y[3]~I .output_register_mode = "none";
defparam \Y[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Y[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Y[2]));
// synopsys translate_off
defparam \Y[2]~I .input_async_reset = "none";
defparam \Y[2]~I .input_power_up = "low";
defparam \Y[2]~I .input_register_mode = "none";
defparam \Y[2]~I .input_sync_reset = "none";
defparam \Y[2]~I .oe_async_reset = "none";
defparam \Y[2]~I .oe_power_up = "low";
defparam \Y[2]~I .oe_register_mode = "none";
defparam \Y[2]~I .oe_sync_reset = "none";
defparam \Y[2]~I .operation_mode = "output";
defparam \Y[2]~I .output_async_reset = "none";
defparam \Y[2]~I .output_power_up = "low";
defparam \Y[2]~I .output_register_mode = "none";
defparam \Y[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Y[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Y[1]));
// synopsys translate_off
defparam \Y[1]~I .input_async_reset = "none";
defparam \Y[1]~I .input_power_up = "low";
defparam \Y[1]~I .input_register_mode = "none";
defparam \Y[1]~I .input_sync_reset = "none";
defparam \Y[1]~I .oe_async_reset = "none";
defparam \Y[1]~I .oe_power_up = "low";
defparam \Y[1]~I .oe_register_mode = "none";
defparam \Y[1]~I .oe_sync_reset = "none";
defparam \Y[1]~I .operation_mode = "output";
defparam \Y[1]~I .output_async_reset = "none";
defparam \Y[1]~I .output_power_up = "low";
defparam \Y[1]~I .output_register_mode = "none";
defparam \Y[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Y[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Y[0]));
// synopsys translate_off
defparam \Y[0]~I .input_async_reset = "none";
defparam \Y[0]~I .input_power_up = "low";
defparam \Y[0]~I .input_register_mode = "none";
defparam \Y[0]~I .input_sync_reset = "none";
defparam \Y[0]~I .oe_async_reset = "none";
defparam \Y[0]~I .oe_power_up = "low";
defparam \Y[0]~I .oe_register_mode = "none";
defparam \Y[0]~I .oe_sync_reset = "none";
defparam \Y[0]~I .operation_mode = "output";
defparam \Y[0]~I .output_async_reset = "none";
defparam \Y[0]~I .output_power_up = "low";
defparam \Y[0]~I .output_register_mode = "none";
defparam \Y[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
