{
  "menu": "Menú",
  "intro_phrase": "Explorando el lado libre de las FPGAs",
  "free_software": "Software Libre",
  "free_software_desc": "...",
  "open_hardware": "Hardware Libre",
  "open_hardware_desc": "...",
  "technological_heritage": "Patrimonio Tecnológico",
  "technological_heritage_desc": "...",
  "projects": "Proyectos",
  "projects_desc": "...",
  "icezum_desc": "Placa con FPGA libre para makers",
  "icestudio_desc": "Editor gráfico para FPGAs libres",
  "apio_desc": "Micro-ecosistema para FPGAs libres",
  "acc_desc": "Apollo 11 CPU en Verilog para FPGAs libres",
  "tutorials": "Tutoriales",
  "tutorials_desc": "...",
  "introduction": "Introducción",
  "introduction_desc": "Viaje al interior de las FPGAs",
  "team": "Equipo",
  "team_desc": "...",
  "juan_desc": "...",
  "jesus_desc": "...",
  "eladio_desc": "...",
  "contribute": "Contribuye",
  "contribute_desc": "...",
  "github": "GitHub",
  "github_desc": "...",
  "google_group": "Grupo de Google",
  "google_group_desc": "..."
}
