\doxysection{EXTI\+\_\+\+Type\+Def Struct Reference}
\label{struct_e_x_t_i___type_def}\index{EXTI\_TypeDef@{EXTI\_TypeDef}}


External Interrupt/\+Event Controller.  




{\ttfamily \#include $<$stm32g474xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ IMR1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ EMR1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ RTSR1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ FTSR1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SWIER1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PR1}
\item 
uint32\+\_\+t \textbf{ RESERVED1}
\item 
uint32\+\_\+t \textbf{ RESERVED2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ IMR2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ EMR2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ RTSR2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ FTSR2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SWIER2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PR2}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
External Interrupt/\+Event Controller. 

Definition at line \textbf{ 434} of file \textbf{ stm32g474xx.\+h}.



\doxysubsection{Field Documentation}
\mbox{\label{struct_e_x_t_i___type_def_a35cb1cf342522c35163ca68d129225bb}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!EMR1@{EMR1}}
\index{EMR1@{EMR1}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{EMR1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t EMR1}

EXTI Event mask register 1, Address offset\+: 0x04 

Definition at line \textbf{ 437} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_e_x_t_i___type_def_a230867a7be42661d545fcb8c6667490d}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!EMR2@{EMR2}}
\index{EMR2@{EMR2}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{EMR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t EMR2}

EXTI Event mask register 2, Address offset\+: 0x24 

Definition at line \textbf{ 445} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_e_x_t_i___type_def_af19a6271cc16f9052ca5b8933fdedec2}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!FTSR1@{FTSR1}}
\index{FTSR1@{FTSR1}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{FTSR1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t FTSR1}

EXTI Falling trigger selection register 1, Address offset\+: 0x0C 

Definition at line \textbf{ 439} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_e_x_t_i___type_def_a5f69f8f69bc737360b01b0e066643592}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!FTSR2@{FTSR2}}
\index{FTSR2@{FTSR2}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{FTSR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t FTSR2}

EXTI Falling trigger selection register 2, Address offset\+: 0x2C 

Definition at line \textbf{ 447} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_e_x_t_i___type_def_a86124759eb82b2816e3b8e19e578ae23}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!IMR1@{IMR1}}
\index{IMR1@{IMR1}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{IMR1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t IMR1}

EXTI Interrupt mask register 1, Address offset\+: 0x00 

Definition at line \textbf{ 436} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_e_x_t_i___type_def_a6148580ac6bf32f046fd0d6d7af90756}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!IMR2@{IMR2}}
\index{IMR2@{IMR2}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{IMR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t IMR2}

EXTI Interrupt mask register 2, Address offset\+: 0x20 

Definition at line \textbf{ 444} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_e_x_t_i___type_def_a4270c3f84d19ae7e5ddac96cf36fb9fe}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!PR1@{PR1}}
\index{PR1@{PR1}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{PR1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PR1}

EXTI Pending register 1, Address offset\+: 0x14 

Definition at line \textbf{ 441} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_e_x_t_i___type_def_afa9403cd8cce41e2f668bb31b5821efa}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!PR2@{PR2}}
\index{PR2@{PR2}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{PR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PR2}

EXTI Pending register 2, Address offset\+: 0x34 

Definition at line \textbf{ 449} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_e_x_t_i___type_def_ac4ac04e673b5b8320d53f7b0947db902}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{RESERVED1}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1}

Reserved, 0x18 ~\newline
 

Definition at line \textbf{ 442} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_e_x_t_i___type_def_a4c9b972a304c0e08ca27cbe57627c496}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{RESERVED2}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED2}

Reserved, 0x1C ~\newline
 

Definition at line \textbf{ 443} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_e_x_t_i___type_def_a9977ed8528793541e579a317b264e657}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!RTSR1@{RTSR1}}
\index{RTSR1@{RTSR1}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{RTSR1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t RTSR1}

EXTI Rising trigger selection register 1, Address offset\+: 0x08 

Definition at line \textbf{ 438} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_e_x_t_i___type_def_a07bacdf23d9c3a8692d99cc2930c1ed1}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!RTSR2@{RTSR2}}
\index{RTSR2@{RTSR2}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{RTSR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t RTSR2}

EXTI Rising trigger selection register 2, Address offset\+: 0x28 

Definition at line \textbf{ 446} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_e_x_t_i___type_def_a1505a648822329eafa565c3fd5589b6c}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!SWIER1@{SWIER1}}
\index{SWIER1@{SWIER1}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{SWIER1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SWIER1}

EXTI Software interrupt event register 1, Address offset\+: 0x10 

Definition at line \textbf{ 440} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_e_x_t_i___type_def_a0e17561a663731942ae2a24ccfeda992}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!SWIER2@{SWIER2}}
\index{SWIER2@{SWIER2}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{SWIER2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SWIER2}

EXTI Software interrupt event register 2, Address offset\+: 0x30 

Definition at line \textbf{ 448} of file \textbf{ stm32g474xx.\+h}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\textbf{ stm32g474xx.\+h}\end{DoxyCompactItemize}
