DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_signed"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "ieee"
unitName "math_real"
)
]
instances [
(Instance
name "U_2"
duLibraryName "ADD_SingleCycle_lib"
duName "Increment"
elements [
]
mwi 0
uid 960,0
)
(Instance
name "U_14"
duLibraryName "moduleware"
duName "constval"
elements [
]
mwi 1
uid 1016,0
)
(Instance
name "U_8"
duLibraryName "ADD_SingleCycle_lib"
duName "PC"
elements [
]
mwi 0
uid 1035,0
)
(Instance
name "U_15"
duLibraryName "moduleware"
duName "constval"
elements [
]
mwi 1
uid 1065,0
)
(Instance
name "U_12"
duLibraryName "ADD_SingleCycle_lib"
duName "mux2to1"
elements [
(GiElement
name "size"
type "POSITIVE"
value "16"
)
]
mwi 0
uid 1114,0
)
(Instance
name "U_4"
duLibraryName "ADD_SingleCycle_lib"
duName "Extendblock"
elements [
]
mwi 0
uid 1212,0
)
(Instance
name "U_3"
duLibraryName "ADD_SingleCycle_lib"
duName "RegisterFile"
elements [
]
mwi 0
uid 1238,0
)
(Instance
name "U_10"
duLibraryName "moduleware"
duName "constval"
elements [
]
mwi 1
uid 1280,0
)
(Instance
name "U_6"
duLibraryName "ADD_SingleCycle_lib"
duName "mux4to1"
elements [
(GiElement
name "size"
type "POSITIVE"
value "16"
)
]
mwi 0
uid 1299,0
)
(Instance
name "U_7"
duLibraryName "ADD_SingleCycle_lib"
duName "mux4to1"
elements [
(GiElement
name "size"
type "POSITIVE"
value "16"
)
]
mwi 0
uid 1333,0
)
(Instance
name "U_9"
duLibraryName "moduleware"
duName "merge"
elements [
]
mwi 1
uid 1367,0
)
(Instance
name "U_11"
duLibraryName "moduleware"
duName "constval"
elements [
]
mwi 1
uid 1408,0
)
(Instance
name "U_5"
duLibraryName "ADD_SingleCycle_lib"
duName "alu"
elements [
]
mwi 0
uid 1427,0
)
(Instance
name "U_17"
duLibraryName "ADD_SingleCycle_lib"
duName "CCReg"
elements [
]
mwi 0
uid 1461,0
)
(Instance
name "U_21"
duLibraryName "ADD_SingleCycle_lib"
duName "Memory_StateMachine"
elements [
]
mwi 0
uid 2413,0
)
(Instance
name "U_0"
duLibraryName "ADD_SingleCycle_lib"
duName "mux4to1"
elements [
(GiElement
name "size"
type "POSITIVE"
value "16"
)
]
mwi 0
uid 2577,0
)
(Instance
name "U_20"
duLibraryName "ADD_SingleCycle_lib"
duName "ram_delay"
elements [
]
mwi 0
uid 3251,0
)
(Instance
name "U_22"
duLibraryName "ADD_SingleCycle_lib"
duName "cachedata"
elements [
]
mwi 0
uid 3281,0
)
(Instance
name "U_13"
duLibraryName "ADD_SingleCycle_lib"
duName "cachedata"
elements [
]
mwi 0
uid 3313,0
)
(Instance
name "U_16"
duLibraryName "ADD_SingleCycle_lib"
duName "ControlUnit"
elements [
]
mwi 0
uid 3499,0
)
(Instance
name "U_19"
duLibraryName "ADD_SingleCycle_lib"
duName "Data_StateMachine"
elements [
]
mwi 0
uid 3577,0
)
(Instance
name "U_1"
duLibraryName "ADD_SingleCycle_lib"
duName "Inst_StateMachine"
elements [
]
mwi 0
uid 3643,0
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2012.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\Vincent\\Documents\\GitHub\\ADD_SingleCycle\\ADD_SingleCycle_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\Vincent\\Documents\\GitHub\\ADD_SingleCycle\\ADD_SingleCycle_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\Vincent\\Documents\\GitHub\\ADD_SingleCycle\\ADD_SingleCycle_lib\\hds\\@hookup3\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\Vincent\\Documents\\GitHub\\ADD_SingleCycle\\ADD_SingleCycle_lib\\hds\\@hookup3\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\Vincent\\Documents\\GitHub\\ADD_SingleCycle\\ADD_SingleCycle_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\Vincent\\Documents\\GitHub\\ADD_SingleCycle\\ADD_SingleCycle_lib\\hds\\@hookup3"
)
(vvPair
variable "d_logical"
value "C:\\Users\\Vincent\\Documents\\GitHub\\ADD_SingleCycle\\ADD_SingleCycle_lib\\hds\\Hookup3"
)
(vvPair
variable "date"
value "03/ 6/2013"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "06"
)
(vvPair
variable "entity_name"
value "Hookup3"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "VINCENT-LAPTOP"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "ADD_SingleCycle_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/ADD_SingleCycle_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/ADD_SingleCycle_lib/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/ADD_SingleCycle_lib/ps"
)
(vvPair
variable "mm"
value "03"
)
(vvPair
variable "module_name"
value "Hookup3"
)
(vvPair
variable "month"
value "Mar"
)
(vvPair
variable "month_long"
value "March"
)
(vvPair
variable "p"
value "C:\\Users\\Vincent\\Documents\\GitHub\\ADD_SingleCycle\\ADD_SingleCycle_lib\\hds\\@hookup3\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\Vincent\\Documents\\GitHub\\ADD_SingleCycle\\ADD_SingleCycle_lib\\hds\\Hookup3\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "ADD_SingleCycle"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech64_10.1c\\win64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "C:\\Program Files\\Mentor Graphics\\Precision_Synthesis 2012a.10\\Mgc_home\\bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "15:28:26"
)
(vvPair
variable "unit"
value "Hookup3"
)
(vvPair
variable "user"
value "Vincent"
)
(vvPair
variable "version"
value "2012.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2013"
)
(vvPair
variable "yy"
value "13"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 41,0
optionalChildren [
*1 (SaComponent
uid 960,0
optionalChildren [
*2 (CptPort
uid 970,0
ps "OnEdgeStrategy"
shape (Triangle
uid 971,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,-1375,-46000,-625"
)
tg (CPTG
uid 972,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 973,0
va (VaSet
font "arial,8,0"
)
xt "-45000,-1500,-41200,-500"
st "a : (15:0)"
blo "-45000,-700"
)
)
thePort (LogicalPort
decl (Decl
n "a"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
)
)
)
*3 (CptPort
uid 974,0
ps "OnEdgeStrategy"
shape (Triangle
uid 975,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-35000,-1375,-34250,-625"
)
tg (CPTG
uid 976,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 977,0
va (VaSet
font "arial,8,0"
)
xt "-39800,-1500,-36000,-500"
st "b : (15:0)"
ju 2
blo "-36000,-700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "b"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
)
)
)
]
shape (Rectangle
uid 961,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-46000,-2000,-35000,1000"
)
oxt "-7000,35000,4000,38000"
ttg (MlTextGroup
uid 962,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*4 (Text
uid 963,0
va (VaSet
font "arial,8,1"
)
xt "-44700,1000,-36300,2000"
st "ADD_SingleCycle_lib"
blo "-44700,1800"
tm "BdLibraryNameMgr"
)
*5 (Text
uid 964,0
va (VaSet
font "arial,8,1"
)
xt "-44700,2000,-40600,3000"
st "Increment"
blo "-44700,2800"
tm "CptNameMgr"
)
*6 (Text
uid 965,0
va (VaSet
font "arial,8,1"
)
xt "-44700,3000,-42900,4000"
st "U_2"
blo "-44700,3800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 966,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 967,0
text (MLText
uid 968,0
va (VaSet
font "Courier New,8,0"
)
xt "-40500,-2000,-40500,-2000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 969,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-45750,-750,-44250,750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*7 (PortIoIn
uid 1004,0
shape (CompositeShape
uid 1005,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1006,0
sl 0
ro 270
xt "-30000,-33375,-28500,-32625"
)
(Line
uid 1007,0
sl 0
ro 270
xt "-28500,-33000,-28000,-33000"
pts [
"-28500,-33000"
"-28000,-33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1008,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1009,0
va (VaSet
font "arial,8,0"
)
xt "-32300,-33500,-31000,-32500"
st "rst"
ju 2
blo "-31000,-32700"
tm "WireNameMgr"
)
)
)
*8 (PortIoIn
uid 1010,0
shape (CompositeShape
uid 1011,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1012,0
sl 0
ro 270
xt "-29000,-20375,-27500,-19625"
)
(Line
uid 1013,0
sl 0
ro 270
xt "-27500,-20000,-27000,-20000"
pts [
"-27500,-20000"
"-27000,-20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1014,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1015,0
va (VaSet
font "arial,8,0"
)
xt "-30800,-20500,-30000,-19500"
st "c"
ju 2
blo "-30000,-19700"
tm "WireNameMgr"
)
)
)
*9 (MWC
uid 1016,0
optionalChildren [
*10 (CptPort
uid 1025,0
optionalChildren [
*11 (Line
uid 1030,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-25000,-17000,-25000,-17000"
pts [
"-25000,-17000"
"-25000,-17000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1026,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-25000,-17375,-24250,-16625"
)
tg (CPTG
uid 1027,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1028,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-24009,-17456,-22209,-16456"
st "dout"
ju 2
blo "-22209,-16656"
)
s (Text
uid 1029,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "-22209,-16456,-22209,-16456"
ju 2
blo "-22209,-16456"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 8
)
)
)
*12 (CommentGraphic
uid 1031,0
shape (PolyLine2D
pts [
"-25000,-17000"
"-27000,-17000"
]
uid 1032,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "-27000,-17000,-25000,-17000"
)
oxt "6000,7000,8000,7000"
)
*13 (CommentGraphic
uid 1033,0
shape (PolyLine2D
pts [
"-27000,-18000"
"-27000,-16000"
]
uid 1034,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "-27000,-18000,-27000,-16000"
)
oxt "6000,6000,6000,8000"
)
]
shape (Rectangle
uid 1017,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-27000,-18000,-25000,-16000"
fos 1
)
showPorts 0
oxt "6000,6000,8000,8000"
ttg (MlTextGroup
uid 1018,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*14 (Text
uid 1019,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-27650,-16900,-22850,-15900"
st "moduleware"
blo "-27650,-16100"
)
*15 (Text
uid 1020,0
va (VaSet
font "arial,8,0"
)
xt "-27650,-15900,-24550,-14900"
st "constval"
blo "-27650,-15100"
)
*16 (Text
uid 1021,0
va (VaSet
font "arial,8,0"
)
xt "-27650,-14900,-25450,-13900"
st "U_14"
blo "-27650,-14100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1022,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1023,0
text (MLText
uid 1024,0
va (VaSet
font "arial,8,0"
)
xt "-34000,-37600,-34000,-37600"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
optionalChildren [
*17 (Property
pclass "param"
pname "value"
pvalue "1"
ptn "String"
)
]
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*18 (SaComponent
uid 1035,0
optionalChildren [
*19 (CptPort
uid 1045,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1046,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,-25375,-22000,-24625"
)
tg (CPTG
uid 1047,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1048,0
va (VaSet
font "arial,8,0"
)
xt "-21000,-25500,-17200,-24500"
st "a : (15:0)"
blo "-21000,-24700"
)
)
thePort (LogicalPort
decl (Decl
n "a"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
)
)
)
*20 (CptPort
uid 1049,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1050,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-11000,-25375,-10250,-24625"
)
tg (CPTG
uid 1051,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1052,0
va (VaSet
font "arial,8,0"
)
xt "-15800,-25500,-12000,-24500"
st "b : (15:0)"
ju 2
blo "-12000,-24700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "b"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
)
)
)
*21 (CptPort
uid 1053,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1054,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,-24375,-22000,-23625"
)
tg (CPTG
uid 1055,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1056,0
va (VaSet
font "arial,8,0"
)
xt "-21000,-24500,-20200,-23500"
st "c"
blo "-21000,-23700"
)
)
thePort (LogicalPort
decl (Decl
n "c"
t "std_logic"
o 3
)
)
)
*22 (CptPort
uid 1057,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1058,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,-23375,-22000,-22625"
)
tg (CPTG
uid 1059,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1060,0
va (VaSet
font "arial,8,0"
)
xt "-21000,-23500,-20200,-22500"
st "e"
blo "-21000,-22700"
)
)
thePort (LogicalPort
decl (Decl
n "e"
t "std_logic"
o 4
)
)
)
*23 (CptPort
uid 1061,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1062,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-22750,-22375,-22000,-21625"
)
tg (CPTG
uid 1063,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1064,0
va (VaSet
font "arial,8,0"
)
xt "-21000,-22500,-19700,-21500"
st "rst"
blo "-21000,-21700"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 1036,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-22000,-26000,-11000,-21000"
)
oxt "17000,11000,28000,15000"
ttg (MlTextGroup
uid 1037,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*24 (Text
uid 1038,0
va (VaSet
font "arial,8,1"
)
xt "-20700,-22000,-12300,-21000"
st "ADD_SingleCycle_lib"
blo "-20700,-21200"
tm "BdLibraryNameMgr"
)
*25 (Text
uid 1039,0
va (VaSet
font "arial,8,1"
)
xt "-20700,-21000,-19200,-20000"
st "PC"
blo "-20700,-20200"
tm "CptNameMgr"
)
*26 (Text
uid 1040,0
va (VaSet
font "arial,8,1"
)
xt "-20700,-20000,-18900,-19000"
st "U_8"
blo "-20700,-19200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1041,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1042,0
text (MLText
uid 1043,0
va (VaSet
font "Courier New,8,0"
)
xt "-16500,-26000,-16500,-26000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1044,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-21750,-22750,-20250,-21250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*27 (MWC
uid 1065,0
optionalChildren [
*28 (CptPort
uid 1074,0
optionalChildren [
*29 (Line
uid 1079,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "-9000,-33000,-9000,-33000"
pts [
"-9000,-33000"
"-9000,-33000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1075,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-9000,-33375,-8250,-32625"
)
tg (CPTG
uid 1076,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1077,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-8009,-33456,-6209,-32456"
st "dout"
ju 2
blo "-6209,-32656"
)
s (Text
uid 1078,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "-6209,-32456,-6209,-32456"
ju 2
blo "-6209,-32456"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 13
)
)
)
*30 (CommentGraphic
uid 1080,0
shape (PolyLine2D
pts [
"-9000,-33000"
"-11000,-33000"
]
uid 1081,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "-11000,-33000,-9000,-33000"
)
oxt "6000,7000,8000,7000"
)
*31 (CommentGraphic
uid 1082,0
shape (PolyLine2D
pts [
"-11000,-34000"
"-11000,-32000"
]
uid 1083,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "-11000,-34000,-11000,-32000"
)
oxt "6000,6000,6000,8000"
)
]
shape (Rectangle
uid 1066,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "-11000,-34000,-9000,-32000"
fos 1
)
showPorts 0
oxt "6000,6000,8000,8000"
ttg (MlTextGroup
uid 1067,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*32 (Text
uid 1068,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-11650,-32900,-6850,-31900"
st "moduleware"
blo "-11650,-32100"
)
*33 (Text
uid 1069,0
va (VaSet
font "arial,8,0"
)
xt "-11650,-31900,-8550,-30900"
st "constval"
blo "-11650,-31100"
)
*34 (Text
uid 1070,0
va (VaSet
font "arial,8,0"
)
xt "-11650,-30900,-9450,-29900"
st "U_15"
blo "-11650,-30100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1071,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1072,0
text (MLText
uid 1073,0
va (VaSet
font "arial,8,0"
)
xt "-18000,-53600,-18000,-53600"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*35 (SaComponent
uid 1114,0
optionalChildren [
*36 (CptPort
uid 1124,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1125,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "4250,-6375,5000,-5625"
)
tg (CPTG
uid 1126,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1127,0
va (VaSet
font "arial,8,0"
)
xt "6000,-6500,11500,-5500"
st "a : (size - 1:0)"
blo "6000,-5700"
)
)
thePort (LogicalPort
decl (Decl
n "a"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 1
)
)
)
*37 (CptPort
uid 1128,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1129,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "4250,-5375,5000,-4625"
)
tg (CPTG
uid 1130,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1131,0
va (VaSet
font "arial,8,0"
)
xt "6000,-5500,11500,-4500"
st "b : (size - 1:0)"
blo "6000,-4700"
)
)
thePort (LogicalPort
decl (Decl
n "b"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 2
)
)
)
*38 (CptPort
uid 1132,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1133,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19000,-6375,19750,-5625"
)
tg (CPTG
uid 1134,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1135,0
va (VaSet
font "arial,8,0"
)
xt "12500,-6500,18000,-5500"
st "o : (size - 1:0)"
ju 2
blo "18000,-5700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 3
)
)
)
*39 (CptPort
uid 1136,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1137,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "4250,-4375,5000,-3625"
)
tg (CPTG
uid 1138,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1139,0
va (VaSet
font "arial,8,0"
)
xt "6000,-4500,7400,-3500"
st "sel"
blo "6000,-3700"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_logic"
o 4
)
)
)
]
shape (Rectangle
uid 1115,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "5000,-7000,19000,-3000"
)
oxt "44000,30000,58000,34000"
ttg (MlTextGroup
uid 1116,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*40 (Text
uid 1117,0
va (VaSet
font "arial,8,1"
)
xt "7800,-3000,16200,-2000"
st "ADD_SingleCycle_lib"
blo "7800,-2200"
tm "BdLibraryNameMgr"
)
*41 (Text
uid 1118,0
va (VaSet
font "arial,8,1"
)
xt "7800,-2000,11400,-1000"
st "mux2to1"
blo "7800,-1200"
tm "CptNameMgr"
)
*42 (Text
uid 1119,0
va (VaSet
font "arial,8,1"
)
xt "7800,-1000,10000,0"
st "U_12"
blo "7800,-200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1120,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1121,0
text (MLText
uid 1122,0
va (VaSet
font "Courier New,8,0"
)
xt "5000,-7800,20000,-7000"
st "size = 16    ( POSITIVE )  "
)
header ""
)
elements [
(GiElement
name "size"
type "POSITIVE"
value "16"
)
]
)
viewicon (ZoomableIcon
uid 1123,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "5250,-4750,6750,-3250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*43 (SaComponent
uid 1212,0
optionalChildren [
*44 (CptPort
uid 1222,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1223,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,-37375,23000,-36625"
)
tg (CPTG
uid 1224,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1225,0
va (VaSet
font "arial,8,0"
)
xt "24000,-37500,28600,-36500"
st "inst : (15:0)"
blo "24000,-36700"
)
)
thePort (LogicalPort
decl (Decl
n "inst"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
)
)
)
*45 (CptPort
uid 1226,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1227,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,-37375,37750,-36625"
)
tg (CPTG
uid 1228,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1229,0
va (VaSet
font "arial,8,0"
)
xt "29800,-37500,36000,-36500"
st "ZEXT_L : (15:0)"
ju 2
blo "36000,-36700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ZEXT_L"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
)
)
)
*46 (CptPort
uid 1230,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1231,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,-36375,37750,-35625"
)
tg (CPTG
uid 1232,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1233,0
va (VaSet
font "arial,8,0"
)
xt "29600,-36500,36000,-35500"
st "ZEXT_R : (15:0)"
ju 2
blo "36000,-35700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ZEXT_R"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
)
)
)
*47 (CptPort
uid 1234,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1235,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37000,-35375,37750,-34625"
)
tg (CPTG
uid 1236,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1237,0
va (VaSet
font "arial,8,0"
)
xt "30600,-35500,36000,-34500"
st "SEXT : (15:0)"
ju 2
blo "36000,-34700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SEXT"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
)
)
)
]
shape (Rectangle
uid 1213,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "23000,-38000,37000,-34000"
)
oxt "62000,-1000,76000,3000"
ttg (MlTextGroup
uid 1214,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*48 (Text
uid 1215,0
va (VaSet
font "arial,8,1"
)
xt "25800,-34000,34200,-33000"
st "ADD_SingleCycle_lib"
blo "25800,-33200"
tm "BdLibraryNameMgr"
)
*49 (Text
uid 1216,0
va (VaSet
font "arial,8,1"
)
xt "25800,-33000,31200,-32000"
st "Extendblock"
blo "25800,-32200"
tm "CptNameMgr"
)
*50 (Text
uid 1217,0
va (VaSet
font "arial,8,1"
)
xt "25800,-32000,27600,-31000"
st "U_4"
blo "25800,-31200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1218,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1219,0
text (MLText
uid 1220,0
va (VaSet
font "Courier New,8,0"
)
xt "30000,-38000,30000,-38000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1221,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "23250,-35750,24750,-34250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*51 (SaComponent
uid 1238,0
optionalChildren [
*52 (CptPort
uid 1248,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1249,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,-23375,24000,-22625"
)
tg (CPTG
uid 1250,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1251,0
va (VaSet
font "arial,8,0"
)
xt "25000,-23500,27100,-22500"
st "clock"
blo "25000,-22700"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_logic"
o 1
)
)
)
*53 (CptPort
uid 1252,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1253,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,-22375,24000,-21625"
)
tg (CPTG
uid 1254,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1255,0
va (VaSet
font "arial,8,0"
)
xt "25000,-22500,27100,-21500"
st "w_en"
blo "25000,-21700"
)
)
thePort (LogicalPort
decl (Decl
n "w_en"
t "std_logic"
o 2
)
)
)
*54 (CptPort
uid 1256,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1257,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,-21375,24000,-20625"
)
tg (CPTG
uid 1258,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1259,0
va (VaSet
font "arial,8,0"
)
xt "25000,-21500,29300,-20500"
st "wd : (15:0)"
blo "25000,-20700"
)
)
thePort (LogicalPort
decl (Decl
n "wd"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
)
)
)
*55 (CptPort
uid 1260,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1261,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,-20375,24000,-19625"
)
tg (CPTG
uid 1262,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1263,0
va (VaSet
font "arial,8,0"
)
xt "25000,-20500,28900,-19500"
st "wa : (3:0)"
blo "25000,-19700"
)
)
thePort (LogicalPort
decl (Decl
n "wa"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 4
)
)
)
*56 (CptPort
uid 1264,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1265,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,-19375,24000,-18625"
)
tg (CPTG
uid 1266,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1267,0
va (VaSet
font "arial,8,0"
)
xt "25000,-19500,29100,-18500"
st "ra0 : (3:0)"
blo "25000,-18700"
)
)
thePort (LogicalPort
decl (Decl
n "ra0"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 5
)
)
)
*57 (CptPort
uid 1268,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1269,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23250,-18375,24000,-17625"
)
tg (CPTG
uid 1270,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1271,0
va (VaSet
font "arial,8,0"
)
xt "25000,-18500,29100,-17500"
st "ra1 : (3:0)"
blo "25000,-17700"
)
)
thePort (LogicalPort
decl (Decl
n "ra1"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 6
)
)
)
*58 (CptPort
uid 1272,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1273,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,-23375,36750,-22625"
)
tg (CPTG
uid 1274,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1275,0
va (VaSet
font "arial,8,0"
)
xt "30500,-23500,35000,-22500"
st "rd0 : (15:0)"
ju 2
blo "35000,-22700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rd0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
)
)
)
*59 (CptPort
uid 1276,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1277,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36000,-22375,36750,-21625"
)
tg (CPTG
uid 1278,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1279,0
va (VaSet
font "arial,8,0"
)
xt "30500,-22500,35000,-21500"
st "rd1 : (15:0)"
ju 2
blo "35000,-21700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rd1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
)
)
)
]
shape (Rectangle
uid 1239,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "24000,-24000,36000,-17000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1240,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*60 (Text
uid 1241,0
va (VaSet
font "arial,8,1"
)
xt "25800,-18000,34200,-17000"
st "ADD_SingleCycle_lib"
blo "25800,-17200"
tm "BdLibraryNameMgr"
)
*61 (Text
uid 1242,0
va (VaSet
font "arial,8,1"
)
xt "25800,-17000,31000,-16000"
st "RegisterFile"
blo "25800,-16200"
tm "CptNameMgr"
)
*62 (Text
uid 1243,0
va (VaSet
font "arial,8,1"
)
xt "25800,-16000,27600,-15000"
st "U_3"
blo "25800,-15200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1244,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1245,0
text (MLText
uid 1246,0
va (VaSet
font "Courier New,8,0"
)
xt "30000,-24000,30000,-24000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1247,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "24250,-18750,25750,-17250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*63 (MWC
uid 1280,0
optionalChildren [
*64 (CptPort
uid 1289,0
optionalChildren [
*65 (Line
uid 1294,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40000,-8000,40000,-8000"
pts [
"40000,-8000"
"40000,-8000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1290,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "40000,-8375,40750,-7625"
)
tg (CPTG
uid 1291,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1292,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "40991,-8456,42791,-7456"
st "dout"
ju 2
blo "42791,-7656"
)
s (Text
uid 1293,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "42791,-7456,42791,-7456"
ju 2
blo "42791,-7456"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 12
)
)
)
*66 (CommentGraphic
uid 1295,0
shape (PolyLine2D
pts [
"40000,-8000"
"38000,-8000"
]
uid 1296,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "38000,-8000,40000,-8000"
)
oxt "6000,7000,8000,7000"
)
*67 (CommentGraphic
uid 1297,0
shape (PolyLine2D
pts [
"38000,-9000"
"38000,-7000"
]
uid 1298,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "38000,-9000,38000,-7000"
)
oxt "6000,6000,6000,8000"
)
]
shape (Rectangle
uid 1281,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "38000,-9000,40000,-7000"
fos 1
)
showPorts 0
oxt "6000,6000,8000,8000"
ttg (MlTextGroup
uid 1282,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*68 (Text
uid 1283,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "37350,-7900,42150,-6900"
st "moduleware"
blo "37350,-7100"
)
*69 (Text
uid 1284,0
va (VaSet
font "arial,8,0"
)
xt "37350,-6900,40450,-5900"
st "constval"
blo "37350,-6100"
)
*70 (Text
uid 1285,0
va (VaSet
font "arial,8,0"
)
xt "37350,-5900,39550,-4900"
st "U_10"
blo "37350,-5100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1286,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1287,0
text (MLText
uid 1288,0
va (VaSet
font "arial,8,0"
)
xt "31000,-28600,31000,-28600"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
optionalChildren [
*71 (Property
pclass "param"
pname "value"
pvalue "0000000000000000"
ptn "String"
)
]
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*72 (SaComponent
uid 1299,0
optionalChildren [
*73 (CptPort
uid 1309,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1310,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,-36375,53000,-35625"
)
tg (CPTG
uid 1311,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1312,0
va (VaSet
font "arial,8,0"
)
xt "54000,-36500,59500,-35500"
st "a : (size - 1:0)"
blo "54000,-35700"
)
)
thePort (LogicalPort
decl (Decl
n "a"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 1
)
)
)
*74 (CptPort
uid 1313,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1314,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,-35375,53000,-34625"
)
tg (CPTG
uid 1315,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1316,0
va (VaSet
font "arial,8,0"
)
xt "54000,-35500,59500,-34500"
st "b : (size - 1:0)"
blo "54000,-34700"
)
)
thePort (LogicalPort
decl (Decl
n "b"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 2
)
)
)
*75 (CptPort
uid 1317,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1318,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,-34375,53000,-33625"
)
tg (CPTG
uid 1319,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1320,0
va (VaSet
font "arial,8,0"
)
xt "54000,-34500,59500,-33500"
st "c : (size - 1:0)"
blo "54000,-33700"
)
)
thePort (LogicalPort
decl (Decl
n "c"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 3
)
)
)
*76 (CptPort
uid 1321,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1322,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,-33375,53000,-32625"
)
tg (CPTG
uid 1323,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1324,0
va (VaSet
font "arial,8,0"
)
xt "54000,-33500,59500,-32500"
st "d : (size - 1:0)"
blo "54000,-32700"
)
)
thePort (LogicalPort
decl (Decl
n "d"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 4
)
)
)
*77 (CptPort
uid 1325,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1326,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "67000,-36375,67750,-35625"
)
tg (CPTG
uid 1327,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1328,0
va (VaSet
font "arial,8,0"
)
xt "60500,-36500,66000,-35500"
st "o : (size - 1:0)"
ju 2
blo "66000,-35700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 5
)
)
)
*78 (CptPort
uid 1329,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1330,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,-32375,53000,-31625"
)
tg (CPTG
uid 1331,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1332,0
va (VaSet
font "arial,8,0"
)
xt "54000,-32500,58000,-31500"
st "sel : (1:0)"
blo "54000,-31700"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 6
)
)
)
]
shape (Rectangle
uid 1300,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "53000,-37000,67000,-31000"
)
oxt "92000,0,106000,6000"
ttg (MlTextGroup
uid 1301,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*79 (Text
uid 1302,0
va (VaSet
font "arial,8,1"
)
xt "55800,-31000,64200,-30000"
st "ADD_SingleCycle_lib"
blo "55800,-30200"
tm "BdLibraryNameMgr"
)
*80 (Text
uid 1303,0
va (VaSet
font "arial,8,1"
)
xt "55800,-30000,59400,-29000"
st "mux4to1"
blo "55800,-29200"
tm "CptNameMgr"
)
*81 (Text
uid 1304,0
va (VaSet
font "arial,8,1"
)
xt "55800,-29000,57600,-28000"
st "U_6"
blo "55800,-28200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1305,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1306,0
text (MLText
uid 1307,0
va (VaSet
font "Courier New,8,0"
)
xt "53000,-37800,68000,-37000"
st "size = 16    ( POSITIVE )  "
)
header ""
)
elements [
(GiElement
name "size"
type "POSITIVE"
value "16"
)
]
)
viewicon (ZoomableIcon
uid 1308,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "53250,-32750,54750,-31250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*82 (SaComponent
uid 1333,0
optionalChildren [
*83 (CptPort
uid 1343,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1344,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,-11375,55000,-10625"
)
tg (CPTG
uid 1345,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1346,0
va (VaSet
font "arial,8,0"
)
xt "56000,-11500,61500,-10500"
st "a : (size - 1:0)"
blo "56000,-10700"
)
)
thePort (LogicalPort
decl (Decl
n "a"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 1
)
)
)
*84 (CptPort
uid 1347,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1348,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,-10375,55000,-9625"
)
tg (CPTG
uid 1349,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1350,0
va (VaSet
font "arial,8,0"
)
xt "56000,-10500,61500,-9500"
st "b : (size - 1:0)"
blo "56000,-9700"
)
)
thePort (LogicalPort
decl (Decl
n "b"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 2
)
)
)
*85 (CptPort
uid 1351,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1352,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,-9375,55000,-8625"
)
tg (CPTG
uid 1353,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1354,0
va (VaSet
font "arial,8,0"
)
xt "56000,-9500,61500,-8500"
st "c : (size - 1:0)"
blo "56000,-8700"
)
)
thePort (LogicalPort
decl (Decl
n "c"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 3
)
)
)
*86 (CptPort
uid 1355,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1356,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,-8375,55000,-7625"
)
tg (CPTG
uid 1357,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1358,0
va (VaSet
font "arial,8,0"
)
xt "56000,-8500,61500,-7500"
st "d : (size - 1:0)"
blo "56000,-7700"
)
)
thePort (LogicalPort
decl (Decl
n "d"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 4
)
)
)
*87 (CptPort
uid 1359,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1360,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,-11375,69750,-10625"
)
tg (CPTG
uid 1361,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1362,0
va (VaSet
font "arial,8,0"
)
xt "62500,-11500,68000,-10500"
st "o : (size - 1:0)"
ju 2
blo "68000,-10700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 5
)
)
)
*88 (CptPort
uid 1363,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1364,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,-7375,55000,-6625"
)
tg (CPTG
uid 1365,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1366,0
va (VaSet
font "arial,8,0"
)
xt "56000,-7500,60000,-6500"
st "sel : (1:0)"
blo "56000,-6700"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 6
)
)
)
]
shape (Rectangle
uid 1334,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,-12000,69000,-6000"
)
oxt "94000,25000,108000,31000"
ttg (MlTextGroup
uid 1335,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*89 (Text
uid 1336,0
va (VaSet
font "arial,8,1"
)
xt "57800,-6000,66200,-5000"
st "ADD_SingleCycle_lib"
blo "57800,-5200"
tm "BdLibraryNameMgr"
)
*90 (Text
uid 1337,0
va (VaSet
font "arial,8,1"
)
xt "57800,-5000,61400,-4000"
st "mux4to1"
blo "57800,-4200"
tm "CptNameMgr"
)
*91 (Text
uid 1338,0
va (VaSet
font "arial,8,1"
)
xt "57800,-4000,59600,-3000"
st "U_7"
blo "57800,-3200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1339,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1340,0
text (MLText
uid 1341,0
va (VaSet
font "Courier New,8,0"
)
xt "55000,-12800,70000,-12000"
st "size = 16    ( POSITIVE )  "
)
header ""
)
elements [
(GiElement
name "size"
type "POSITIVE"
value "16"
)
]
)
viewicon (ZoomableIcon
uid 1342,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "55250,-7750,56750,-6250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*92 (MWC
uid 1367,0
optionalChildren [
*93 (CptPort
uid 1376,0
optionalChildren [
*94 (Line
uid 1380,0
layer 0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "62000,-27000,62000,-27000"
pts [
"62000,-27000"
"62000,-27000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1377,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "61250,-27375,62000,-26625"
)
tg (CPTG
uid 1378,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1379,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "59000,-27500,60800,-26500"
st "din0"
blo "59000,-26700"
)
)
thePort (LogicalPort
decl (Decl
n "din0"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 10
)
)
)
*95 (CptPort
uid 1381,0
optionalChildren [
*96 (Line
uid 1385,0
layer 0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "62000,-25000,62000,-25000"
pts [
"62000,-25000"
"62000,-25000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1382,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "61250,-25375,62000,-24625"
)
tg (CPTG
uid 1383,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1384,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "59000,-25500,60800,-24500"
st "din1"
blo "59000,-24700"
)
)
thePort (LogicalPort
decl (Decl
n "din1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 10
)
)
)
*97 (CptPort
uid 1386,0
optionalChildren [
*98 (Property
uid 1390,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
*99 (Property
uid 1391,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1387,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "66000,-26375,66750,-25625"
)
tg (CPTG
uid 1388,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1389,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "67200,-26500,69000,-25500"
st "dout"
ju 2
blo "69000,-25700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 28
)
)
)
*100 (CommentText
uid 1392,0
shape (Rectangle
uid 1393,0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65280,65280,46080"
lineColor "0,0,32768"
lineWidth -1
fillStyle 1
)
xt "63383,-27660,65383,-25660"
)
oxt "7383,6340,9383,8340"
text (MLText
uid 1394,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "63683,-27160,65083,-26160"
st "
lsb
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2000
)
position 1
)
*101 (CommentText
uid 1395,0
shape (Rectangle
uid 1396,0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65280,65280,46080"
lineColor "0,0,32768"
lineWidth -1
fillStyle 1
)
xt "63420,-26435,65420,-24435"
)
oxt "7420,7565,9420,9565"
text (MLText
uid 1397,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "63520,-25935,65320,-24935"
st "
msb
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2000
)
position 1
)
*102 (CommentGraphic
uid 1398,0
optionalChildren [
*103 (Property
uid 1400,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"62000,-27000"
"62000,-27000"
]
uid 1399,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "62000,-27000,62000,-27000"
)
oxt "6000,7000,6000,7000"
)
*104 (CommentGraphic
uid 1401,0
optionalChildren [
*105 (Property
uid 1403,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"62000,-25000"
"62000,-25000"
]
uid 1402,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "62000,-25000,62000,-25000"
)
oxt "6000,9000,6000,9000"
)
*106 (CommentGraphic
uid 1404,0
shape (PolyLine2D
pts [
"64000,-26000"
"66000,-26000"
]
uid 1405,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "64000,-26000,66000,-26000"
)
oxt "8000,8000,10000,8000"
)
*107 (CommentGraphic
uid 1406,0
shape (CustomPolygon
pts [
"62000,-27000"
"64000,-26000"
"62000,-25000"
"62000,-27000"
]
uid 1407,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "62000,-27000,64000,-25000"
)
oxt "6000,7000,8000,9000"
)
]
shape (Rectangle
uid 1368,0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineWidth -1
)
xt "62000,-28000,66000,-24000"
fos 1
)
showPorts 0
oxt "6000,6000,10000,10000"
ttg (MlTextGroup
uid 1369,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*108 (Text
uid 1370,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "62900,-25000,67700,-24000"
st "moduleware"
blo "62900,-24200"
)
*109 (Text
uid 1371,0
va (VaSet
font "arial,8,0"
)
xt "62900,-24000,65500,-23000"
st "merge"
blo "62900,-23200"
)
*110 (Text
uid 1372,0
va (VaSet
font "arial,8,0"
)
xt "62900,-23000,64700,-22000"
st "U_9"
blo "62900,-22200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1373,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1374,0
text (MLText
uid 1375,0
va (VaSet
font "arial,8,0"
)
xt "47000,-26000,47000,-26000"
)
header ""
)
elements [
]
)
sed 1
portVis (PortSigDisplay
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
de 2
visOptions (mwParamsVisibilityOptions
)
)
*111 (MWC
uid 1408,0
optionalChildren [
*112 (CptPort
uid 1417,0
optionalChildren [
*113 (Line
uid 1422,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "65000,-20000,65000,-20000"
pts [
"65000,-20000"
"65000,-20000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1418,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "65000,-20375,65750,-19625"
)
tg (CPTG
uid 1419,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1420,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "65991,-20456,67791,-19456"
st "dout"
ju 2
blo "67791,-19656"
)
s (Text
uid 1421,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "67791,-19456,67791,-19456"
ju 2
blo "67791,-19456"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 29
)
)
)
*114 (CommentGraphic
uid 1423,0
shape (PolyLine2D
pts [
"65000,-20000"
"63000,-20000"
]
uid 1424,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "63000,-20000,65000,-20000"
)
oxt "6000,7000,8000,7000"
)
*115 (CommentGraphic
uid 1425,0
shape (PolyLine2D
pts [
"63000,-21000"
"63000,-19000"
]
uid 1426,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "63000,-21000,63000,-19000"
)
oxt "6000,6000,6000,8000"
)
]
shape (Rectangle
uid 1409,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "63000,-21000,65000,-19000"
fos 1
)
showPorts 0
oxt "6000,6000,8000,8000"
ttg (MlTextGroup
uid 1410,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*116 (Text
uid 1411,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "62350,-19900,67150,-18900"
st "moduleware"
blo "62350,-19100"
)
*117 (Text
uid 1412,0
va (VaSet
font "arial,8,0"
)
xt "62350,-18900,65450,-17900"
st "constval"
blo "62350,-18100"
)
*118 (Text
uid 1413,0
va (VaSet
font "arial,8,0"
)
xt "62350,-17900,64550,-16900"
st "U_11"
blo "62350,-17100"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1414,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1415,0
text (MLText
uid 1416,0
va (VaSet
font "arial,8,0"
)
xt "56000,-40600,56000,-40600"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*119 (SaComponent
uid 1427,0
optionalChildren [
*120 (CptPort
uid 1437,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1438,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75250,-28375,76000,-27625"
)
tg (CPTG
uid 1439,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1440,0
va (VaSet
font "arial,8,0"
)
xt "77000,-28500,80700,-27500"
st "x : (15:0)"
blo "77000,-27700"
)
)
thePort (LogicalPort
decl (Decl
n "x"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
)
)
)
*121 (CptPort
uid 1441,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1442,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75250,-27375,76000,-26625"
)
tg (CPTG
uid 1443,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1444,0
va (VaSet
font "arial,8,0"
)
xt "77000,-27500,80700,-26500"
st "y : (15:0)"
blo "77000,-26700"
)
)
thePort (LogicalPort
decl (Decl
n "y"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
)
)
)
*122 (CptPort
uid 1445,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1446,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75250,-26375,76000,-25625"
)
tg (CPTG
uid 1447,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1448,0
va (VaSet
font "arial,8,0"
)
xt "77000,-26500,80800,-25500"
st "op : (5:0)"
blo "77000,-25700"
)
)
thePort (LogicalPort
decl (Decl
n "op"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 3
)
)
)
*123 (CptPort
uid 1449,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1450,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75250,-25375,76000,-24625"
)
tg (CPTG
uid 1451,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1452,0
va (VaSet
font "arial,8,0"
)
xt "77000,-25500,78400,-24500"
st "cin"
blo "77000,-24700"
)
)
thePort (LogicalPort
decl (Decl
n "cin"
t "std_logic"
o 4
)
)
)
*124 (CptPort
uid 1453,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1454,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89000,-28375,89750,-27625"
)
tg (CPTG
uid 1455,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1456,0
va (VaSet
font "arial,8,0"
)
xt "84200,-28500,88000,-27500"
st "z : (15:0)"
ju 2
blo "88000,-27700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "z"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
)
)
)
*125 (CptPort
uid 1457,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1458,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89000,-27375,89750,-26625"
)
tg (CPTG
uid 1459,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1460,0
va (VaSet
font "arial,8,0"
)
xt "82200,-27500,88000,-26500"
st "ccvector : (3:0)"
ju 2
blo "88000,-26700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ccvector"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 6
)
)
)
]
shape (Rectangle
uid 1428,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "76000,-29000,89000,-24000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1429,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*126 (Text
uid 1430,0
va (VaSet
font "arial,8,1"
)
xt "78300,-24000,86700,-23000"
st "ADD_SingleCycle_lib"
blo "78300,-23200"
tm "BdLibraryNameMgr"
)
*127 (Text
uid 1431,0
va (VaSet
font "arial,8,1"
)
xt "78300,-23000,79800,-22000"
st "alu"
blo "78300,-22200"
tm "CptNameMgr"
)
*128 (Text
uid 1432,0
va (VaSet
font "arial,8,1"
)
xt "78300,-22000,80100,-21000"
st "U_5"
blo "78300,-21200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1433,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1434,0
text (MLText
uid 1435,0
va (VaSet
font "Courier New,8,0"
)
xt "82500,-29000,82500,-29000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1436,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "76250,-25750,77750,-24250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*129 (SaComponent
uid 1461,0
optionalChildren [
*130 (CptPort
uid 1471,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1472,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,-19375,98000,-18625"
)
tg (CPTG
uid 1473,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1474,0
va (VaSet
font "arial,8,0"
)
xt "99000,-19500,102000,-18500"
st "a : (3:0)"
blo "99000,-18700"
)
)
thePort (LogicalPort
decl (Decl
n "a"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 1
)
)
)
*131 (CptPort
uid 1475,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1476,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107000,-19375,107750,-18625"
)
tg (CPTG
uid 1477,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1478,0
va (VaSet
font "arial,8,0"
)
xt "103000,-19500,106000,-18500"
st "b : (3:0)"
ju 2
blo "106000,-18700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "b"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 2
)
)
)
*132 (CptPort
uid 1479,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1480,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,-18375,98000,-17625"
)
tg (CPTG
uid 1481,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1482,0
va (VaSet
font "arial,8,0"
)
xt "99000,-18500,99800,-17500"
st "c"
blo "99000,-17700"
)
)
thePort (LogicalPort
decl (Decl
n "c"
t "std_logic"
o 3
)
)
)
*133 (CptPort
uid 1483,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1484,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,-17375,98000,-16625"
)
tg (CPTG
uid 1485,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1486,0
va (VaSet
font "arial,8,0"
)
xt "99000,-17500,99800,-16500"
st "e"
blo "99000,-16700"
)
)
thePort (LogicalPort
decl (Decl
n "e"
t "std_logic"
o 4
)
)
)
*134 (CptPort
uid 1487,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1488,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,-16375,98000,-15625"
)
tg (CPTG
uid 1489,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1490,0
va (VaSet
font "arial,8,0"
)
xt "99000,-16500,100300,-15500"
st "rst"
blo "99000,-15700"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 1462,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "98000,-20000,107000,-15000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1463,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*135 (Text
uid 1464,0
va (VaSet
font "arial,8,1"
)
xt "98300,-15000,106700,-14000"
st "ADD_SingleCycle_lib"
blo "98300,-14200"
tm "BdLibraryNameMgr"
)
*136 (Text
uid 1465,0
va (VaSet
font "arial,8,1"
)
xt "98300,-14000,101400,-13000"
st "CCReg"
blo "98300,-13200"
tm "CptNameMgr"
)
*137 (Text
uid 1466,0
va (VaSet
font "arial,8,1"
)
xt "98300,-13000,100500,-12000"
st "U_17"
blo "98300,-12200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1467,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1468,0
text (MLText
uid 1469,0
va (VaSet
font "Courier New,8,0"
)
xt "102500,-20000,102500,-20000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1470,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "98250,-16750,99750,-15250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*138 (Grouping
uid 1491,0
optionalChildren [
*139 (CommentText
uid 1493,0
shape (Rectangle
uid 1494,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "83000,61000,100000,62000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 1495,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "83200,61000,93700,62000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*140 (CommentText
uid 1496,0
shape (Rectangle
uid 1497,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "100000,57000,104000,58000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 1498,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "100200,57000,103200,58000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*141 (CommentText
uid 1499,0
shape (Rectangle
uid 1500,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "83000,59000,100000,60000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 1501,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "83200,59000,93200,60000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*142 (CommentText
uid 1502,0
shape (Rectangle
uid 1503,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "79000,59000,83000,60000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 1504,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "79200,59000,81300,60000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*143 (CommentText
uid 1505,0
shape (Rectangle
uid 1506,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "100000,58000,120000,62000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 1507,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "100200,58200,109400,59200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*144 (CommentText
uid 1508,0
shape (Rectangle
uid 1509,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "104000,57000,120000,58000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 1510,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "104200,57000,111200,58000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*145 (CommentText
uid 1511,0
shape (Rectangle
uid 1512,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "79000,57000,100000,59000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 1513,0
va (VaSet
fg "32768,0,0"
)
xt "86150,57500,92850,58500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*146 (CommentText
uid 1514,0
shape (Rectangle
uid 1515,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "79000,60000,83000,61000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 1516,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "79200,60000,81300,61000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*147 (CommentText
uid 1517,0
shape (Rectangle
uid 1518,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "79000,61000,83000,62000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 1519,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "79200,61000,81900,62000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*148 (CommentText
uid 1520,0
shape (Rectangle
uid 1521,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "83000,60000,100000,61000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 1522,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "83200,60000,97000,61000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 1492,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "79000,57000,120000,62000"
)
oxt "14000,66000,55000,71000"
)
*149 (Net
uid 1753,0
decl (Decl
n "RF_en"
t "std_logic"
o 1
suid 30,0
)
declText (MLText
uid 1754,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,18800,88000,19600"
st "SIGNAL RF_en      : std_logic"
)
)
*150 (Net
uid 1755,0
decl (Decl
n "RF_mux"
t "std_logic"
o 2
suid 31,0
)
declText (MLText
uid 1756,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,19600,88000,20400"
st "SIGNAL RF_mux     : std_logic"
)
)
*151 (Net
uid 1757,0
decl (Decl
n "rst"
t "std_logic"
o 3
suid 32,0
)
declText (MLText
uid 1758,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,13800,84500,14600"
st "rst        : std_logic"
)
)
*152 (Net
uid 1759,0
decl (Decl
n "hDOut1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
suid 33,0
)
declText (MLText
uid 1760,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,40400,98500,41200"
st "SIGNAL hDOut1     : std_logic_vector(15 DOWNTO 0)"
)
)
*153 (Net
uid 1761,0
decl (Decl
n "z"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
suid 34,0
)
declText (MLText
uid 1762,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,56400,98500,57200"
st "SIGNAL z          : std_logic_vector(15 DOWNTO 0)"
)
)
*154 (Net
uid 1763,0
decl (Decl
n "rd0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 35,0
)
declText (MLText
uid 1764,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,53200,98500,54000"
st "SIGNAL rd0        : std_logic_vector(15 DOWNTO 0)"
)
)
*155 (Net
uid 1765,0
decl (Decl
n "o3"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
suid 36,0
)
declText (MLText
uid 1766,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,51600,98500,52400"
st "SIGNAL o3         : std_logic_vector(15 DOWNTO 0)"
)
)
*156 (Net
uid 1767,0
decl (Decl
n "dout2"
t "std_logic"
o 8
suid 37,0
)
declText (MLText
uid 1768,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,36400,88000,37200"
st "SIGNAL dout2      : std_logic"
)
)
*157 (Net
uid 1769,0
decl (Decl
n "c"
t "std_logic"
o 9
suid 38,0
)
declText (MLText
uid 1770,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,13000,84500,13800"
st "c          : std_logic"
)
)
*158 (Net
uid 1771,0
decl (Decl
n "hDOut"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 10
suid 39,0
)
declText (MLText
uid 1772,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,39600,98500,40400"
st "SIGNAL hDOut      : std_logic_vector(15 DOWNTO 0)"
)
)
*159 (Net
uid 1775,0
decl (Decl
n "dout1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 12
suid 41,0
)
declText (MLText
uid 1776,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,35600,98500,36400"
st "SIGNAL dout1      : std_logic_vector(15 DOWNTO 0)"
)
)
*160 (Net
uid 1777,0
decl (Decl
n "dout3"
t "std_logic"
o 13
suid 42,0
)
declText (MLText
uid 1778,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,37200,88000,38000"
st "SIGNAL dout3      : std_logic"
)
)
*161 (Net
uid 1779,0
decl (Decl
n "ALU_L_mux"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 14
suid 43,0
)
declText (MLText
uid 1780,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,15600,98000,16400"
st "SIGNAL ALU_L_mux  : std_logic_vector(1 DOWNTO 0)"
)
)
*162 (Net
uid 1781,0
decl (Decl
n "Mem_en"
t "std_logic"
o 15
suid 44,0
)
declText (MLText
uid 1782,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,17200,88000,18000"
st "SIGNAL Mem_en     : std_logic"
)
)
*163 (Net
uid 1783,0
decl (Decl
n "ccvector"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 16
suid 45,0
)
declText (MLText
uid 1784,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,28400,98000,29200"
st "SIGNAL ccvector   : std_logic_vector(3 DOWNTO 0)"
)
)
*164 (Net
uid 1785,0
decl (Decl
n "b2"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 17
suid 46,0
)
declText (MLText
uid 1786,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,27600,98000,28400"
st "SIGNAL b2         : std_logic_vector(3 DOWNTO 0)"
)
)
*165 (Net
uid 1787,0
decl (Decl
n "ALU_R_mux"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 18
suid 47,0
)
declText (MLText
uid 1788,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,16400,98000,17200"
st "SIGNAL ALU_R_mux  : std_logic_vector(1 DOWNTO 0)"
)
)
*166 (Net
uid 1789,0
decl (Decl
n "rd1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 19
suid 48,0
)
declText (MLText
uid 1790,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,54000,98500,54800"
st "SIGNAL rd1        : std_logic_vector(15 DOWNTO 0)"
)
)
*167 (Net
uid 1791,0
decl (Decl
n "b1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 20
suid 49,0
)
declText (MLText
uid 1792,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,26800,98500,27600"
st "SIGNAL b1         : std_logic_vector(15 DOWNTO 0)"
)
)
*168 (Net
uid 1793,0
decl (Decl
n "ZEXT_R"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 21
suid 50,0
)
declText (MLText
uid 1794,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,22000,98500,22800"
st "SIGNAL ZEXT_R     : std_logic_vector(15 DOWNTO 0)"
)
)
*169 (Net
uid 1795,0
decl (Decl
n "SEXT"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 22
suid 51,0
)
declText (MLText
uid 1796,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,20400,98500,21200"
st "SIGNAL SEXT       : std_logic_vector(15 DOWNTO 0)"
)
)
*170 (Net
uid 1797,0
decl (Decl
n "o1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 23
suid 52,0
)
declText (MLText
uid 1798,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,50000,98500,50800"
st "SIGNAL o1         : std_logic_vector(15 DOWNTO 0)"
)
)
*171 (Net
uid 1799,0
decl (Decl
n "o2"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 24
suid 53,0
)
declText (MLText
uid 1800,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,50800,98500,51600"
st "SIGNAL o2         : std_logic_vector(15 DOWNTO 0)"
)
)
*172 (Net
uid 1801,0
decl (Decl
n "ZEXT_L"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 25
suid 54,0
)
declText (MLText
uid 1802,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,21200,98500,22000"
st "SIGNAL ZEXT_L     : std_logic_vector(15 DOWNTO 0)"
)
)
*173 (Net
uid 1805,0
decl (Decl
n "b"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 27
suid 56,0
)
declText (MLText
uid 1806,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,26000,98500,26800"
st "SIGNAL b          : std_logic_vector(15 DOWNTO 0)"
)
)
*174 (Net
uid 1807,0
decl (Decl
n "dout"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 28
suid 57,0
)
declText (MLText
uid 1808,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,34800,98000,35600"
st "SIGNAL dout       : std_logic_vector(5 DOWNTO 0)"
)
)
*175 (Net
uid 1809,0
decl (Decl
n "cin"
t "std_logic"
o 29
suid 58,0
)
declText (MLText
uid 1810,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,29200,88000,30000"
st "SIGNAL cin        : std_logic"
)
)
*176 (Net
uid 1920,0
decl (Decl
n "intwdata"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 30
suid 60,0
)
declText (MLText
uid 1921,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,45200,98500,46000"
st "SIGNAL intwdata   : std_logic_vector(15 DOWNTO 0)"
)
)
*177 (Net
uid 1926,0
decl (Decl
n "intwe"
t "std_logic"
o 31
suid 61,0
)
declText (MLText
uid 1927,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,46000,88000,46800"
st "SIGNAL intwe      : std_logic"
)
)
*178 (Net
uid 1932,0
decl (Decl
n "intaddr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 32
suid 62,0
)
declText (MLText
uid 1933,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,44400,98000,45200"
st "SIGNAL intaddr    : std_logic_vector(3 DOWNTO 0)"
)
)
*179 (Net
uid 1944,0
decl (Decl
n "dout4"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 33
suid 63,0
)
declText (MLText
uid 1945,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,38000,98500,38800"
st "SIGNAL dout4      : std_logic_vector(15 DOWNTO 0)"
)
)
*180 (Net
uid 2255,0
decl (Decl
n "addrToRam"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 34
suid 64,0
)
declText (MLText
uid 2256,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,25200,98000,26000"
st "SIGNAL addrToRam  : std_logic_vector(3 DOWNTO 0)"
)
)
*181 (Net
uid 2261,0
decl (Decl
n "dataToRam"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 35
suid 65,0
)
declText (MLText
uid 2262,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,31600,98500,32400"
st "SIGNAL dataToRam  : std_logic_vector(15 DOWNTO 0)"
)
)
*182 (Net
uid 2267,0
decl (Decl
n "ramrw_en"
t "std_logic"
o 36
suid 66,0
)
declText (MLText
uid 2268,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,52400,88000,53200"
st "SIGNAL ramrw_en   : std_logic"
)
)
*183 (Net
uid 2273,0
decl (Decl
n "dout5"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 37
suid 67,0
)
declText (MLText
uid 2274,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,38800,98500,39600"
st "SIGNAL dout5      : std_logic_vector(15 DOWNTO 0)"
)
)
*184 (SaComponent
uid 2413,0
optionalChildren [
*185 (CptPort
uid 2353,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2354,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-57750,12625,-57000,13375"
)
tg (CPTG
uid 2355,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2356,0
va (VaSet
font "arial,8,0"
)
xt "-56000,12500,-53900,13500"
st "clock"
blo "-56000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_logic"
o 1
)
)
)
*186 (CptPort
uid 2357,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2358,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-57750,13625,-57000,14375"
)
tg (CPTG
uid 2359,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2360,0
va (VaSet
font "arial,8,0"
)
xt "-56000,13500,-54200,14500"
st "ireq"
blo "-56000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "ireq"
t "std_logic"
o 2
)
)
)
*187 (CptPort
uid 2361,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2362,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-57750,14625,-57000,15375"
)
tg (CPTG
uid 2363,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2364,0
va (VaSet
font "arial,8,0"
)
xt "-56000,14500,-53900,15500"
st "wreq"
blo "-56000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "wreq"
t "std_logic"
o 3
)
)
)
*188 (CptPort
uid 2365,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2366,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-57750,15625,-57000,16375"
)
tg (CPTG
uid 2367,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2368,0
va (VaSet
font "arial,8,0"
)
xt "-56000,15500,-54100,16500"
st "rreq"
blo "-56000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "rreq"
t "std_logic"
o 4
)
)
)
*189 (CptPort
uid 2369,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2370,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-57750,16625,-57000,17375"
)
tg (CPTG
uid 2371,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2372,0
va (VaSet
font "arial,8,0"
)
xt "-56000,16500,-50600,17500"
st "ackFromMem"
blo "-56000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "ackFromMem"
t "std_logic"
o 5
)
)
)
*190 (CptPort
uid 2373,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2374,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-57750,17625,-57000,18375"
)
tg (CPTG
uid 2375,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2376,0
va (VaSet
font "arial,8,0"
)
xt "-56000,17500,-47700,18500"
st "addrFromInst : (15:0)"
blo "-56000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "addrFromInst"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
)
)
)
*191 (CptPort
uid 2377,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2378,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-57750,18625,-57000,19375"
)
tg (CPTG
uid 2379,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2380,0
va (VaSet
font "arial,8,0"
)
xt "-56000,18500,-47300,19500"
st "addrFromData : (15:0)"
blo "-56000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "addrFromData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
)
)
)
*192 (CptPort
uid 2381,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2382,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-57750,19625,-57000,20375"
)
tg (CPTG
uid 2383,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2384,0
va (VaSet
font "arial,8,0"
)
xt "-56000,19500,-47300,20500"
st "dataFromMem : (15:0)"
blo "-56000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "dataFromMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
)
)
)
*193 (CptPort
uid 2385,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2386,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-57750,20625,-57000,21375"
)
tg (CPTG
uid 2387,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2388,0
va (VaSet
font "arial,8,0"
)
xt "-56000,20500,-47400,21500"
st "dataFromData : (15:0)"
blo "-56000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "dataFromData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 9
)
)
)
*194 (CptPort
uid 2389,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2390,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-38000,12625,-37250,13375"
)
tg (CPTG
uid 2391,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2392,0
va (VaSet
font "arial,8,0"
)
xt "-42700,12500,-39000,13500"
st "memw_en"
ju 2
blo "-39000,13300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "memw_en"
t "std_logic"
o 10
)
)
)
*195 (CptPort
uid 2393,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2394,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-38000,13625,-37250,14375"
)
tg (CPTG
uid 2395,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2396,0
va (VaSet
font "arial,8,0"
)
xt "-42500,13500,-39000,14500"
st "memr_en"
ju 2
blo "-39000,14300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "memr_en"
t "std_logic"
o 11
)
)
)
*196 (CptPort
uid 2397,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2398,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-38000,14625,-37250,15375"
)
tg (CPTG
uid 2399,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2400,0
va (VaSet
font "arial,8,0"
)
xt "-41200,14500,-39000,15500"
st "ifilled"
ju 2
blo "-39000,15300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ifilled"
t "std_logic"
o 12
)
)
)
*197 (CptPort
uid 2401,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2402,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-38000,15625,-37250,16375"
)
tg (CPTG
uid 2403,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2404,0
va (VaSet
font "arial,8,0"
)
xt "-41400,15500,-39000,16500"
st "dfilled"
ju 2
blo "-39000,16300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dfilled"
t "std_logic"
o 13
)
)
)
*198 (CptPort
uid 2405,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2406,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-38000,16625,-37250,17375"
)
tg (CPTG
uid 2407,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2408,0
va (VaSet
font "arial,8,0"
)
xt "-46400,16500,-39000,17500"
st "dataToMem : (15:0)"
ju 2
blo "-39000,17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataToMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 14
)
)
)
*199 (CptPort
uid 2409,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2410,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-38000,17625,-37250,18375"
)
tg (CPTG
uid 2411,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2412,0
va (VaSet
font "arial,8,0"
)
xt "-46500,17500,-39000,18500"
st "addrToMem : (15:0)"
ju 2
blo "-39000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "addrToMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 15
)
)
)
]
shape (Rectangle
uid 2414,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-57000,12000,-38000,22000"
)
ttg (MlTextGroup
uid 2415,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*200 (Text
uid 2416,0
va (VaSet
font "arial,8,1"
)
xt "-52050,22000,-43650,23000"
st "ADD_SingleCycle_lib"
blo "-52050,22800"
tm "BdLibraryNameMgr"
)
*201 (Text
uid 2417,0
va (VaSet
font "arial,8,1"
)
xt "-52050,23000,-42950,24000"
st "Memory_StateMachine"
blo "-52050,23800"
tm "CptNameMgr"
)
*202 (Text
uid 2418,0
va (VaSet
font "arial,8,1"
)
xt "-52050,24000,-49850,25000"
st "U_21"
blo "-52050,24800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2419,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2420,0
text (MLText
uid 2421,0
va (VaSet
font "Courier New,8,0"
)
xt "-47500,12000,-47500,12000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 2422,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-56750,20250,-55250,21750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*203 (Net
uid 2423,0
decl (Decl
n "dataToMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 38
suid 68,0
)
declText (MLText
uid 2424,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,30000,98500,30800"
st "SIGNAL dataToMem  : std_logic_vector(15 DOWNTO 0)"
)
)
*204 (Net
uid 2429,0
decl (Decl
n "memw_en"
t "std_logic"
o 39
suid 69,0
)
declText (MLText
uid 2430,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,48400,88000,49200"
st "SIGNAL memw_en    : std_logic"
)
)
*205 (Net
uid 2435,0
decl (Decl
n "memr_en"
t "std_logic"
o 40
suid 70,0
)
declText (MLText
uid 2436,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,47600,88000,48400"
st "SIGNAL memr_en    : std_logic"
)
)
*206 (Net
uid 2441,0
decl (Decl
n "addrToMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 41
suid 71,0
)
declText (MLText
uid 2442,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,23600,98500,24400"
st "SIGNAL addrToMem  : std_logic_vector(15 DOWNTO 0)"
)
)
*207 (Net
uid 2447,0
decl (Decl
n "ack"
t "std_logic"
o 42
suid 72,0
)
declText (MLText
uid 2448,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,22800,88000,23600"
st "SIGNAL ack        : std_logic"
)
)
*208 (Net
uid 2453,0
decl (Decl
n "hDOut2"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 43
suid 73,0
)
declText (MLText
uid 2454,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,41200,98500,42000"
st "SIGNAL hDOut2     : std_logic_vector(15 DOWNTO 0)"
)
)
*209 (Net
uid 2465,0
decl (Decl
n "ireq"
t "std_logic"
o 44
suid 74,0
)
declText (MLText
uid 2466,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,46800,88000,47600"
st "SIGNAL ireq       : std_logic"
)
)
*210 (Net
uid 2471,0
decl (Decl
n "ifilled"
t "std_logic"
o 45
suid 75,0
)
declText (MLText
uid 2472,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,43600,88000,44400"
st "SIGNAL ifilled    : std_logic"
)
)
*211 (Net
uid 2477,0
decl (Decl
n "dfilled"
t "std_logic"
o 46
suid 76,0
)
declText (MLText
uid 2478,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,34000,88000,34800"
st "SIGNAL dfilled    : std_logic"
)
)
*212 (Net
uid 2483,0
decl (Decl
n "wreq"
t "std_logic"
o 47
suid 77,0
)
declText (MLText
uid 2484,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,55600,88000,56400"
st "SIGNAL wreq       : std_logic"
)
)
*213 (Net
uid 2489,0
decl (Decl
n "rreq"
t "std_logic"
o 48
suid 78,0
)
declText (MLText
uid 2490,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,54800,88000,55600"
st "SIGNAL rreq       : std_logic"
)
)
*214 (Net
uid 2495,0
decl (Decl
n "addrToMem1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 49
suid 79,0
)
declText (MLText
uid 2496,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,24400,98500,25200"
st "SIGNAL addrToMem1 : std_logic_vector(15 DOWNTO 0)"
)
)
*215 (Net
uid 2501,0
decl (Decl
n "iaddr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 50
suid 80,0
)
declText (MLText
uid 2502,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,42000,98500,42800"
st "SIGNAL iaddr      : std_logic_vector(15 DOWNTO 0)"
)
)
*216 (Net
uid 2507,0
decl (Decl
n "dataToMem1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 51
suid 81,0
)
declText (MLText
uid 2508,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,30800,98500,31600"
st "SIGNAL dataToMem1 : std_logic_vector(15 DOWNTO 0)"
)
)
*217 (SaComponent
uid 2577,0
optionalChildren [
*218 (CptPort
uid 2573,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2574,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-44750,-21375,-44000,-20625"
)
tg (CPTG
uid 2575,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2576,0
va (VaSet
font "arial,8,0"
)
xt "-42000,-21500,-38000,-20500"
st "sel : (1:0)"
blo "-42000,-20700"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 6
)
)
)
*219 (CptPort
uid 2569,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2570,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-30000,-25375,-29250,-24625"
)
tg (CPTG
uid 2571,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2572,0
va (VaSet
font "arial,8,0"
)
xt "-36500,-25500,-31000,-24500"
st "o : (size - 1:0)"
ju 2
blo "-31000,-24700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 5
)
)
)
*220 (CptPort
uid 2565,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2566,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-44750,-22375,-44000,-21625"
)
tg (CPTG
uid 2567,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2568,0
va (VaSet
font "arial,8,0"
)
xt "-43000,-22500,-37500,-21500"
st "d : (size - 1:0)"
blo "-43000,-21700"
)
)
thePort (LogicalPort
decl (Decl
n "d"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 4
)
)
)
*221 (CptPort
uid 2561,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2562,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-44750,-23375,-44000,-22625"
)
tg (CPTG
uid 2563,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2564,0
va (VaSet
font "arial,8,0"
)
xt "-43000,-23500,-37500,-22500"
st "c : (size - 1:0)"
blo "-43000,-22700"
)
)
thePort (LogicalPort
decl (Decl
n "c"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 3
)
)
)
*222 (CptPort
uid 2557,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2558,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-44750,-24375,-44000,-23625"
)
tg (CPTG
uid 2559,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2560,0
va (VaSet
font "arial,8,0"
)
xt "-43000,-24500,-37500,-23500"
st "b : (size - 1:0)"
blo "-43000,-23700"
)
)
thePort (LogicalPort
decl (Decl
n "b"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 2
)
)
)
*223 (CptPort
uid 2553,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2554,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-44750,-25375,-44000,-24625"
)
tg (CPTG
uid 2555,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2556,0
va (VaSet
font "arial,8,0"
)
xt "-43000,-25500,-37500,-24500"
st "a : (size - 1:0)"
blo "-43000,-24700"
)
)
thePort (LogicalPort
decl (Decl
n "a"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 1
)
)
)
]
shape (Rectangle
uid 2578,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-44000,-26000,-30000,-20000"
)
ttg (MlTextGroup
uid 2579,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*224 (Text
uid 2580,0
va (VaSet
font "arial,8,1"
)
xt "-41200,-20000,-32800,-19000"
st "ADD_SingleCycle_lib"
blo "-41200,-19200"
tm "BdLibraryNameMgr"
)
*225 (Text
uid 2581,0
va (VaSet
font "arial,8,1"
)
xt "-41200,-19000,-37600,-18000"
st "mux4to1"
blo "-41200,-18200"
tm "CptNameMgr"
)
*226 (Text
uid 2582,0
va (VaSet
font "arial,8,1"
)
xt "-41200,-18000,-39400,-17000"
st "U_0"
blo "-41200,-17200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2583,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2584,0
text (MLText
uid 2585,0
va (VaSet
font "Courier New,8,0"
)
xt "-44000,-26800,-29000,-26000"
st "size = 16    ( POSITIVE )  "
)
header ""
)
elements [
(GiElement
name "size"
type "POSITIVE"
value "16"
)
]
)
viewicon (ZoomableIcon
uid 2586,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-43750,-21750,-42250,-20250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*227 (Net
uid 2587,0
decl (Decl
n "o"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 51
suid 82,0
)
declText (MLText
uid 2588,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,49200,98500,50000"
st "SIGNAL o          : std_logic_vector(15 DOWNTO 0)"
)
)
*228 (Net
uid 2613,0
decl (Decl
n "PC_mux1"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 52
suid 83,0
)
declText (MLText
uid 2614,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,18000,98000,18800"
st "SIGNAL PC_mux1    : std_logic_vector(1 DOWNTO 0)"
)
)
*229 (Net
uid 3055,0
decl (Decl
n "ddelay"
t "std_logic"
o 52
suid 84,0
)
declText (MLText
uid 3056,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,33200,88000,34000"
st "SIGNAL ddelay     : std_logic"
)
)
*230 (Net
uid 3061,0
decl (Decl
n "idelay"
t "std_logic"
o 53
suid 85,0
)
declText (MLText
uid 3062,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,42800,88000,43600"
st "SIGNAL idelay     : std_logic"
)
)
*231 (SaComponent
uid 3251,0
optionalChildren [
*232 (CptPort
uid 3223,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3224,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-29750,13625,-29000,14375"
)
tg (CPTG
uid 3225,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3226,0
va (VaSet
font "arial,8,0"
)
xt "-28000,13500,-26700,14500"
st "rst"
blo "-28000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 1
)
)
)
*233 (CptPort
uid 3227,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3228,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-29750,14625,-29000,15375"
)
tg (CPTG
uid 3229,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3230,0
va (VaSet
font "arial,8,0"
)
xt "-28000,14500,-23000,15500"
st "hDIn : (15:0)"
blo "-28000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "hDIn"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
)
)
)
*234 (CptPort
uid 3231,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3232,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-29750,15625,-29000,16375"
)
tg (CPTG
uid 3233,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3234,0
va (VaSet
font "arial,8,0"
)
xt "-28000,15500,-26800,16500"
st "wr"
blo "-28000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "wr"
t "std_logic"
o 3
)
)
)
*235 (CptPort
uid 3235,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3236,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-29750,16625,-29000,17375"
)
tg (CPTG
uid 3237,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3238,0
va (VaSet
font "arial,8,0"
)
xt "-28000,16500,-26900,17500"
st "rd"
blo "-28000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "rd"
t "std_logic"
o 4
)
)
)
*236 (CptPort
uid 3239,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3240,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-15000,13625,-14250,14375"
)
tg (CPTG
uid 3241,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3242,0
va (VaSet
font "arial,8,0"
)
xt "-17500,13500,-16000,14500"
st "ack"
ju 2
blo "-16000,14300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ack"
t "std_logic"
o 5
)
)
)
*237 (CptPort
uid 3243,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3244,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-29750,17625,-29000,18375"
)
tg (CPTG
uid 3245,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3246,0
va (VaSet
font "arial,8,0"
)
xt "-27000,17500,-21600,18500"
st "hAddr : (15:0)"
blo "-27000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "hAddr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
)
)
)
*238 (CptPort
uid 3247,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3248,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-15000,14625,-14250,15375"
)
tg (CPTG
uid 3249,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3250,0
va (VaSet
font "arial,8,0"
)
xt "-21600,14500,-16000,15500"
st "hDOut : (15:0)"
ju 2
blo "-16000,15300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hDOut"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
)
)
)
]
shape (Rectangle
uid 3252,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-29000,13000,-15000,19000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 3253,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*239 (Text
uid 3254,0
va (VaSet
font "arial,8,1"
)
xt "-26200,19000,-17800,20000"
st "ADD_SingleCycle_lib"
blo "-26200,19800"
tm "BdLibraryNameMgr"
)
*240 (Text
uid 3255,0
va (VaSet
font "arial,8,1"
)
xt "-26200,20000,-22200,21000"
st "ram_delay"
blo "-26200,20800"
tm "CptNameMgr"
)
*241 (Text
uid 3256,0
va (VaSet
font "arial,8,1"
)
xt "-26200,21000,-24000,22000"
st "U_20"
blo "-26200,21800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3257,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3258,0
text (MLText
uid 3259,0
va (VaSet
font "Courier New,8,0"
)
xt "-22000,13000,-22000,13000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 3260,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-28750,17250,-27250,18750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*242 (SaComponent
uid 3281,0
optionalChildren [
*243 (CptPort
uid 3261,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3262,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,63625,54000,64375"
)
tg (CPTG
uid 3263,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3264,0
va (VaSet
font "arial,8,0"
)
xt "55000,63500,59500,64500"
st "addr : (3:0)"
blo "55000,64300"
)
)
thePort (LogicalPort
decl (Decl
n "addr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 1
)
)
)
*244 (CptPort
uid 3265,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3266,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,64625,54000,65375"
)
tg (CPTG
uid 3267,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3268,0
va (VaSet
font "arial,8,0"
)
xt "55000,64500,56300,65500"
st "clk"
blo "55000,65300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 2
)
)
)
*245 (CptPort
uid 3269,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3270,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,65625,54000,66375"
)
tg (CPTG
uid 3271,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3272,0
va (VaSet
font "arial,8,0"
)
xt "55000,65500,59400,66500"
st "din : (15:0)"
blo "55000,66300"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
)
)
)
*246 (CptPort
uid 3273,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3274,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,66625,54000,67375"
)
tg (CPTG
uid 3275,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3276,0
va (VaSet
font "arial,8,0"
)
xt "55000,66500,56300,67500"
st "we"
blo "55000,67300"
)
)
thePort (LogicalPort
decl (Decl
n "we"
t "std_logic"
o 4
)
)
)
*247 (CptPort
uid 3277,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3278,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "66000,63625,66750,64375"
)
tg (CPTG
uid 3279,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3280,0
va (VaSet
font "arial,8,0"
)
xt "60200,63500,65000,64500"
st "dout : (15:0)"
ju 2
blo "65000,64300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
)
)
)
]
shape (Rectangle
uid 3282,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "54000,63000,66000,68000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 3283,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*248 (Text
uid 3284,0
va (VaSet
font "arial,8,1"
)
xt "55800,68000,64200,69000"
st "ADD_SingleCycle_lib"
blo "55800,68800"
tm "BdLibraryNameMgr"
)
*249 (Text
uid 3285,0
va (VaSet
font "arial,8,1"
)
xt "55800,69000,59900,70000"
st "cachedata"
blo "55800,69800"
tm "CptNameMgr"
)
*250 (Text
uid 3286,0
va (VaSet
font "arial,8,1"
)
xt "55800,70000,58000,71000"
st "U_22"
blo "55800,70800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3287,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3288,0
text (MLText
uid 3289,0
va (VaSet
font "Courier New,8,0"
)
xt "60000,63000,60000,63000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 3290,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "54250,66250,55750,67750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*251 (SaComponent
uid 3313,0
optionalChildren [
*252 (CptPort
uid 3293,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3294,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19250,-48375,20000,-47625"
)
tg (CPTG
uid 3295,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3296,0
va (VaSet
font "arial,8,0"
)
xt "21000,-48500,25500,-47500"
st "addr : (3:0)"
blo "21000,-47700"
)
)
thePort (LogicalPort
decl (Decl
n "addr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 1
)
)
)
*253 (CptPort
uid 3297,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3298,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19250,-47375,20000,-46625"
)
tg (CPTG
uid 3299,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3300,0
va (VaSet
font "arial,8,0"
)
xt "21000,-47500,22300,-46500"
st "clk"
blo "21000,-46700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 2
)
)
)
*254 (CptPort
uid 3301,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3302,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19250,-46375,20000,-45625"
)
tg (CPTG
uid 3303,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3304,0
va (VaSet
font "arial,8,0"
)
xt "21000,-46500,25400,-45500"
st "din : (15:0)"
blo "21000,-45700"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
)
)
)
*255 (CptPort
uid 3305,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3306,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19250,-45375,20000,-44625"
)
tg (CPTG
uid 3307,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3308,0
va (VaSet
font "arial,8,0"
)
xt "21000,-45500,22300,-44500"
st "we"
blo "21000,-44700"
)
)
thePort (LogicalPort
decl (Decl
n "we"
t "std_logic"
o 4
)
)
)
*256 (CptPort
uid 3309,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3310,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32000,-48375,32750,-47625"
)
tg (CPTG
uid 3311,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3312,0
va (VaSet
font "arial,8,0"
)
xt "26200,-48500,31000,-47500"
st "dout : (15:0)"
ju 2
blo "31000,-47700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
)
)
)
]
shape (Rectangle
uid 3314,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "20000,-49000,32000,-44000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 3315,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*257 (Text
uid 3316,0
va (VaSet
font "arial,8,1"
)
xt "21800,-44000,30200,-43000"
st "ADD_SingleCycle_lib"
blo "21800,-43200"
tm "BdLibraryNameMgr"
)
*258 (Text
uid 3317,0
va (VaSet
font "arial,8,1"
)
xt "21800,-43000,25900,-42000"
st "cachedata"
blo "21800,-42200"
tm "CptNameMgr"
)
*259 (Text
uid 3318,0
va (VaSet
font "arial,8,1"
)
xt "21800,-42000,24000,-41000"
st "U_13"
blo "21800,-41200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3319,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3320,0
text (MLText
uid 3321,0
va (VaSet
font "Courier New,8,0"
)
xt "26000,-49000,26000,-49000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 3322,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "20250,-45750,21750,-44250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*260 (SaComponent
uid 3499,0
optionalChildren [
*261 (CptPort
uid 3455,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3456,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,31625,25000,32375"
)
tg (CPTG
uid 3457,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3458,0
va (VaSet
font "arial,8,0"
)
xt "26000,31500,32300,32500"
st "InstMem : (15:0)"
blo "26000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "InstMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
)
)
)
*262 (CptPort
uid 3459,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3460,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,32625,25000,33375"
)
tg (CPTG
uid 3461,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3462,0
va (VaSet
font "arial,8,0"
)
xt "26000,32500,28300,33500"
st "idelay"
blo "26000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "idelay"
t "std_logic"
o 2
)
)
)
*263 (CptPort
uid 3463,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3464,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,33625,25000,34375"
)
tg (CPTG
uid 3465,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3466,0
va (VaSet
font "arial,8,0"
)
xt "26000,33500,28500,34500"
st "ddelay"
blo "26000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "ddelay"
t "std_logic"
o 3
)
)
)
*264 (CptPort
uid 3467,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3468,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24250,34625,25000,35375"
)
tg (CPTG
uid 3469,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3470,0
va (VaSet
font "arial,8,0"
)
xt "26000,34500,34400,35500"
st "ConditionCode : (3:0)"
blo "26000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "ConditionCode"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 4
)
)
)
*265 (CptPort
uid 3471,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3472,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44000,31625,44750,32375"
)
tg (CPTG
uid 3473,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3474,0
va (VaSet
font "arial,8,0"
)
xt "37200,31500,43000,32500"
st "PC_mux : (1:0)"
ju 2
blo "43000,32300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PC_mux"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 5
)
)
)
*266 (CptPort
uid 3475,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3476,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44000,32625,44750,33375"
)
tg (CPTG
uid 3477,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3478,0
va (VaSet
font "arial,8,0"
)
xt "35800,32500,43000,33500"
st "ALU_R_mux : (1:0)"
ju 2
blo "43000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ALU_R_mux"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 6
)
)
)
*267 (CptPort
uid 3479,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3480,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44000,33625,44750,34375"
)
tg (CPTG
uid 3481,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3482,0
va (VaSet
font "arial,8,0"
)
xt "36000,33500,43000,34500"
st "ALU_L_mux : (1:0)"
ju 2
blo "43000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ALU_L_mux"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 7
)
)
)
*268 (CptPort
uid 3483,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3484,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44000,34625,44750,35375"
)
tg (CPTG
uid 3485,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3486,0
va (VaSet
font "arial,8,0"
)
xt "39800,34500,43000,35500"
st "RF_mux"
ju 2
blo "43000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RF_mux"
t "std_logic"
o 8
)
)
)
*269 (CptPort
uid 3487,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3488,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44000,35625,44750,36375"
)
tg (CPTG
uid 3489,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3490,0
va (VaSet
font "arial,8,0"
)
xt "39700,35500,43000,36500"
st "Mem_en"
ju 2
blo "43000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Mem_en"
t "std_logic"
o 9
)
)
)
*270 (CptPort
uid 3491,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3492,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44000,36625,44750,37375"
)
tg (CPTG
uid 3493,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3494,0
va (VaSet
font "arial,8,0"
)
xt "40300,36500,43000,37500"
st "RF_en"
ju 2
blo "43000,37300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RF_en"
t "std_logic"
o 10
)
)
)
*271 (CptPort
uid 3495,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3496,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44000,37625,44750,38375"
)
tg (CPTG
uid 3497,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3498,0
va (VaSet
font "arial,8,0"
)
xt "39000,37500,43000,38500"
st "dcache_en"
ju 2
blo "43000,38300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dcache_en"
t "std_logic"
o 11
)
)
)
]
shape (Rectangle
uid 3500,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "25000,31000,44000,39000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 3501,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*272 (Text
uid 3502,0
va (VaSet
font "arial,8,1"
)
xt "30300,38000,38700,39000"
st "ADD_SingleCycle_lib"
blo "30300,38800"
tm "BdLibraryNameMgr"
)
*273 (Text
uid 3503,0
va (VaSet
font "arial,8,1"
)
xt "30300,39000,35600,40000"
st "ControlUnit"
blo "30300,39800"
tm "CptNameMgr"
)
*274 (Text
uid 3504,0
va (VaSet
font "arial,8,1"
)
xt "30300,40000,32500,41000"
st "U_16"
blo "30300,40800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3505,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3506,0
text (MLText
uid 3507,0
va (VaSet
font "Courier New,8,0"
)
xt "34500,31000,34500,31000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 3508,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "25250,37250,26750,38750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*275 (SaComponent
uid 3577,0
optionalChildren [
*276 (CptPort
uid 3509,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3510,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1250,52625,2000,53375"
)
tg (CPTG
uid 3511,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3512,0
va (VaSet
font "arial,8,0"
)
xt "3000,52500,5100,53500"
st "clock"
blo "3000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_logic"
o 1
)
)
)
*277 (CptPort
uid 3513,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3514,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1250,53625,2000,54375"
)
tg (CPTG
uid 3515,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3516,0
va (VaSet
font "arial,8,0"
)
xt "3000,53500,5400,54500"
st "dfilled"
blo "3000,54300"
)
)
thePort (LogicalPort
decl (Decl
n "dfilled"
t "std_logic"
o 2
)
)
)
*278 (CptPort
uid 3517,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3518,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1250,54625,2000,55375"
)
tg (CPTG
uid 3519,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3520,0
va (VaSet
font "arial,8,0"
)
xt "3000,54500,5400,55500"
st "rw_en"
blo "3000,55300"
)
)
thePort (LogicalPort
decl (Decl
n "rw_en"
t "std_logic"
o 3
)
)
)
*279 (CptPort
uid 3521,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3522,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1250,55625,2000,56375"
)
tg (CPTG
uid 3523,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3524,0
va (VaSet
font "arial,8,0"
)
xt "3000,55500,7000,56500"
st "dcache_en"
blo "3000,56300"
)
)
thePort (LogicalPort
decl (Decl
n "dcache_en"
t "std_logic"
o 4
)
)
)
*280 (CptPort
uid 3525,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3526,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1250,56625,2000,57375"
)
tg (CPTG
uid 3527,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3528,0
va (VaSet
font "arial,8,0"
)
xt "3000,56500,10200,57500"
st "addrFromP : (15:0)"
blo "3000,57300"
)
)
thePort (LogicalPort
decl (Decl
n "addrFromP"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
)
)
)
*281 (CptPort
uid 3529,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3530,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1250,57625,2000,58375"
)
tg (CPTG
uid 3531,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3532,0
va (VaSet
font "arial,8,0"
)
xt "3000,57500,10100,58500"
st "dataFromP : (15:0)"
blo "3000,58300"
)
)
thePort (LogicalPort
decl (Decl
n "dataFromP"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
)
)
)
*282 (CptPort
uid 3533,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3534,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1250,58625,2000,59375"
)
tg (CPTG
uid 3535,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3536,0
va (VaSet
font "arial,8,0"
)
xt "3000,58500,11700,59500"
st "dataFromMem : (15:0)"
blo "3000,59300"
)
)
thePort (LogicalPort
decl (Decl
n "dataFromMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
)
)
)
*283 (CptPort
uid 3537,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3538,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "1250,59625,2000,60375"
)
tg (CPTG
uid 3539,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3540,0
va (VaSet
font "arial,8,0"
)
xt "3000,59500,11600,60500"
st "dataFromRam : (15:0)"
blo "3000,60300"
)
)
thePort (LogicalPort
decl (Decl
n "dataFromRam"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
)
)
)
*284 (CptPort
uid 3541,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3542,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21000,52625,21750,53375"
)
tg (CPTG
uid 3543,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3544,0
va (VaSet
font "arial,8,0"
)
xt "13800,52500,20000,53500"
st "dataToP : (15:0)"
ju 2
blo "20000,53300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataToP"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 9
)
)
)
*285 (CptPort
uid 3545,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3546,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21000,53625,21750,54375"
)
tg (CPTG
uid 3547,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3548,0
va (VaSet
font "arial,8,0"
)
xt "12500,53500,20000,54500"
st "addrToMem : (15:0)"
ju 2
blo "20000,54300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "addrToMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 10
)
)
)
*286 (CptPort
uid 3549,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3550,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21000,54625,21750,55375"
)
tg (CPTG
uid 3551,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3552,0
va (VaSet
font "arial,8,0"
)
xt "12600,54500,20000,55500"
st "dataToMem : (15:0)"
ju 2
blo "20000,55300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataToMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 11
)
)
)
*287 (CptPort
uid 3553,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3554,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21000,55625,21750,56375"
)
tg (CPTG
uid 3555,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3556,0
va (VaSet
font "arial,8,0"
)
xt "12700,55500,20000,56500"
st "dataToRam : (15:0)"
ju 2
blo "20000,56300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataToRam"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 12
)
)
)
*288 (CptPort
uid 3557,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3558,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21000,56625,21750,57375"
)
tg (CPTG
uid 3559,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3560,0
va (VaSet
font "arial,8,0"
)
xt "13000,56500,20000,57500"
st "addrToRam : (3:0)"
ju 2
blo "20000,57300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "addrToRam"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 13
)
)
)
*289 (CptPort
uid 3561,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3562,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21000,57625,21750,58375"
)
tg (CPTG
uid 3563,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3564,0
va (VaSet
font "arial,8,0"
)
xt "17500,57500,20000,58500"
st "ddelay"
ju 2
blo "20000,58300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddelay"
t "std_logic"
o 14
)
)
)
*290 (CptPort
uid 3565,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3566,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21000,58625,21750,59375"
)
tg (CPTG
uid 3567,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3568,0
va (VaSet
font "arial,8,0"
)
xt "18100,58500,20000,59500"
st "rreq"
ju 2
blo "20000,59300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rreq"
t "std_logic"
o 15
)
)
)
*291 (CptPort
uid 3569,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3570,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21000,59625,21750,60375"
)
tg (CPTG
uid 3571,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3572,0
va (VaSet
font "arial,8,0"
)
xt "17900,59500,20000,60500"
st "wreq"
ju 2
blo "20000,60300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wreq"
t "std_logic"
o 16
)
)
)
*292 (CptPort
uid 3573,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3574,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21000,60625,21750,61375"
)
tg (CPTG
uid 3575,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3576,0
va (VaSet
font "arial,8,0"
)
xt "16300,60500,20000,61500"
st "ramrw_en"
ju 2
blo "20000,61300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ramrw_en"
t "std_logic"
o 17
)
)
)
]
shape (Rectangle
uid 3578,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "2000,52000,21000,62000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 3579,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*293 (Text
uid 3580,0
va (VaSet
font "arial,8,1"
)
xt "7300,62000,15700,63000"
st "ADD_SingleCycle_lib"
blo "7300,62800"
tm "BdLibraryNameMgr"
)
*294 (Text
uid 3581,0
va (VaSet
font "arial,8,1"
)
xt "7300,63000,15200,64000"
st "Data_StateMachine"
blo "7300,63800"
tm "CptNameMgr"
)
*295 (Text
uid 3582,0
va (VaSet
font "arial,8,1"
)
xt "7300,64000,9500,65000"
st "U_19"
blo "7300,64800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3583,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3584,0
text (MLText
uid 3585,0
va (VaSet
font "Courier New,8,0"
)
xt "11500,52000,11500,52000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 3586,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "2250,60250,3750,61750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*296 (Net
uid 3587,0
decl (Decl
n "dcache_en"
t "std_logic"
o 54
suid 86,0
)
declText (MLText
uid 3588,0
va (VaSet
font "Courier New,8,0"
)
xt "72000,32400,88000,33200"
st "SIGNAL dcache_en  : std_logic"
)
)
*297 (SaComponent
uid 3643,0
optionalChildren [
*298 (CptPort
uid 3595,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3596,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-3750,-48375,-3000,-47625"
)
tg (CPTG
uid 3597,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3598,0
va (VaSet
font "arial,8,0"
)
xt "-2000,-48500,100,-47500"
st "clock"
blo "-2000,-47700"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_logic"
o 1
)
)
)
*299 (CptPort
uid 3599,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3600,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-3750,-47375,-3000,-46625"
)
tg (CPTG
uid 3601,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3602,0
va (VaSet
font "arial,8,0"
)
xt "-2000,-47500,200,-46500"
st "ifilled"
blo "-2000,-46700"
)
)
thePort (LogicalPort
decl (Decl
n "ifilled"
t "std_logic"
o 2
)
)
)
*300 (CptPort
uid 3603,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3604,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-3750,-45375,-3000,-44625"
)
tg (CPTG
uid 3605,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3606,0
va (VaSet
font "arial,8,0"
)
xt "-2000,-45500,2900,-44500"
st "addr : (15:0)"
blo "-2000,-44700"
)
)
thePort (LogicalPort
decl (Decl
n "addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
)
)
)
*301 (CptPort
uid 3607,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3608,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-3750,-44375,-3000,-43625"
)
tg (CPTG
uid 3609,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3610,0
va (VaSet
font "arial,8,0"
)
xt "-2000,-44500,3000,-43500"
st "idata : (15:0)"
blo "-2000,-43700"
)
)
thePort (LogicalPort
decl (Decl
n "idata"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
)
)
)
*302 (CptPort
uid 3611,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3612,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-3750,-43375,-3000,-42625"
)
tg (CPTG
uid 3613,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3614,0
va (VaSet
font "arial,8,0"
)
xt "-2000,-43500,3900,-42500"
st "intrdata : (15:0)"
blo "-2000,-42700"
)
)
thePort (LogicalPort
decl (Decl
n "intrdata"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
)
)
)
*303 (CptPort
uid 3615,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3616,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "12000,-48375,12750,-47625"
)
tg (CPTG
uid 3617,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3618,0
va (VaSet
font "arial,8,0"
)
xt "6400,-48500,11000,-47500"
st "inst : (15:0)"
ju 2
blo "11000,-47700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "inst"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
)
)
)
*304 (CptPort
uid 3619,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3620,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "12000,-47375,12750,-46625"
)
tg (CPTG
uid 3621,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3622,0
va (VaSet
font "arial,8,0"
)
xt "5900,-47500,11000,-46500"
st "iaddr : (15:0)"
ju 2
blo "11000,-46700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "iaddr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
)
)
)
*305 (CptPort
uid 3623,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3624,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "12000,-46375,12750,-45625"
)
tg (CPTG
uid 3625,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3626,0
va (VaSet
font "arial,8,0"
)
xt "4900,-46500,11000,-45500"
st "intwdata : (15:0)"
ju 2
blo "11000,-45700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "intwdata"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
)
)
)
*306 (CptPort
uid 3627,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3628,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "12000,-45375,12750,-44625"
)
tg (CPTG
uid 3629,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3630,0
va (VaSet
font "arial,8,0"
)
xt "5700,-45500,11000,-44500"
st "intaddr : (3:0)"
ju 2
blo "11000,-44700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "intaddr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 9
)
)
)
*307 (CptPort
uid 3631,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3632,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "12000,-44375,12750,-43625"
)
tg (CPTG
uid 3633,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3634,0
va (VaSet
font "arial,8,0"
)
xt "8700,-44500,11000,-43500"
st "idelay"
ju 2
blo "11000,-43700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "idelay"
t "std_logic"
o 10
)
)
)
*308 (CptPort
uid 3635,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3636,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "12000,-43375,12750,-42625"
)
tg (CPTG
uid 3637,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3638,0
va (VaSet
font "arial,8,0"
)
xt "9200,-43500,11000,-42500"
st "ireq"
ju 2
blo "11000,-42700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ireq"
t "std_logic"
o 11
)
)
)
*309 (CptPort
uid 3639,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3640,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "12000,-42375,12750,-41625"
)
tg (CPTG
uid 3641,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3642,0
va (VaSet
font "arial,8,0"
)
xt "8900,-42500,11000,-41500"
st "intwe"
ju 2
blo "11000,-41700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "intwe"
t "std_logic"
o 12
)
)
)
]
shape (Rectangle
uid 3644,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-3000,-49000,12000,-41000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 3645,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*310 (Text
uid 3646,0
va (VaSet
font "arial,8,1"
)
xt "300,-41000,8700,-40000"
st "ADD_SingleCycle_lib"
blo "300,-40200"
tm "BdLibraryNameMgr"
)
*311 (Text
uid 3647,0
va (VaSet
font "arial,8,1"
)
xt "300,-40000,7900,-39000"
st "Inst_StateMachine"
blo "300,-39200"
tm "CptNameMgr"
)
*312 (Text
uid 3648,0
va (VaSet
font "arial,8,1"
)
xt "300,-39000,2100,-38000"
st "U_1"
blo "300,-38200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3649,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3650,0
text (MLText
uid 3651,0
va (VaSet
font "Courier New,8,0"
)
xt "4500,-49000,4500,-49000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 3652,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-2750,-42750,-1250,-41250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*313 (Wire
uid 1523,0
optionalChildren [
*314 (BdJunction
uid 1527,0
ps "OnConnectorStrategy"
shape (Circle
uid 1528,0
va (VaSet
vasetType 1
)
xt "40600,-32400,41400,-31600"
radius 400
)
)
*315 (BdJunction
uid 1529,0
ps "OnConnectorStrategy"
shape (Circle
uid 1530,0
va (VaSet
vasetType 1
)
xt "46600,-32400,47400,-31600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1524,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "36750,-36000,52250,-23000"
pts [
"36750,-23000"
"36750,-32000"
"49000,-32000"
"49000,-36000"
"52250,-36000"
]
)
start &58
end &73
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1525,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1526,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "35750,-29000,36750,-24500"
st "rd0 : (15:0)"
blo "36550,-24500"
tm "WireNameMgr"
)
)
on &154
)
*316 (Wire
uid 1531,0
optionalChildren [
*317 (BdJunction
uid 2289,0
ps "OnConnectorStrategy"
shape (Circle
uid 2290,0
va (VaSet
vasetType 1
)
xt "600,18600,1400,19400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1532,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "1000,-32000,41000,19000"
pts [
"41000,-32000"
"41000,-15000"
"31000,-15000"
"31000,7000"
"1000,7000"
"1000,19000"
"8250,19000"
]
)
start &314
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1533,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1534,0
va (VaSet
font "arial,8,0"
)
xt "5250,18000,6750,19000"
st "rd0"
blo "5250,18800"
tm "WireNameMgr"
)
)
on &154
)
*318 (Wire
uid 1535,0
shape (OrthoPolyLine
uid 1536,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47000,-32000,54250,-4000"
pts [
"47000,-32000"
"47000,-4000"
"53000,-4000"
"53000,-8000"
"54250,-8000"
]
)
start &315
end &86
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1537,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1538,0
va (VaSet
font "arial,8,0"
)
xt "51250,-9000,52750,-8000"
st "rd0"
blo "51250,-8200"
tm "WireNameMgr"
)
)
on &154
)
*319 (Wire
uid 1539,0
optionalChildren [
*320 (BdJunction
uid 1543,0
ps "OnConnectorStrategy"
shape (Circle
uid 1544,0
va (VaSet
vasetType 1
)
xt "-6400,-22400,-5600,-21600"
radius 400
)
)
*321 (BdJunction
uid 1545,0
ps "OnConnectorStrategy"
shape (Circle
uid 1546,0
va (VaSet
vasetType 1
)
xt "-6400,-11400,-5600,-10600"
radius 400
)
)
*322 (BdJunction
uid 2611,0
ps "OnConnectorStrategy"
shape (Circle
uid 2612,0
va (VaSet
vasetType 1
)
xt "-46400,-7400,-45600,-6600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1540,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-49000,-25000,-6000,-1000"
pts [
"-10250,-25000"
"-6000,-25000"
"-6000,-7000"
"-49000,-7000"
"-49000,-1000"
"-46750,-1000"
]
)
start &20
end &2
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1541,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1542,0
va (VaSet
font "arial,8,0"
)
xt "-8250,-26000,-4050,-25000"
st "b1 : (15:0)"
blo "-8250,-25200"
tm "WireNameMgr"
)
)
on &167
)
*323 (Wire
uid 1547,0
optionalChildren [
*324 (BdJunction
uid 1986,0
ps "OnConnectorStrategy"
shape (Circle
uid 1987,0
va (VaSet
vasetType 1
)
xt "-4400,-22400,-3600,-21600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1548,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-6000,-22000,-1750,-22000"
pts [
"-6000,-22000"
"-1750,-22000"
]
)
start &320
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1549,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1550,0
va (VaSet
font "arial,8,0"
)
xt "-3750,-23000,-2550,-22000"
st "b1"
blo "-3750,-22200"
tm "WireNameMgr"
)
)
on &167
)
*325 (Wire
uid 1551,0
shape (OrthoPolyLine
uid 1552,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-6000,-11000,54250,-11000"
pts [
"54250,-11000"
"-6000,-11000"
]
)
start &83
end &321
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1553,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1554,0
va (VaSet
font "arial,8,0"
)
xt "52250,-12000,53450,-11000"
st "b1"
blo "52250,-11200"
tm "WireNameMgr"
)
)
on &167
)
*326 (Wire
uid 1555,0
optionalChildren [
*327 (BdJunction
uid 1559,0
ps "OnConnectorStrategy"
shape (Circle
uid 1560,0
va (VaSet
vasetType 1
)
xt "-24400,-17400,-23600,-16600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1556,0
va (VaSet
vasetType 3
)
xt "-25000,-23000,-22750,-17000"
pts [
"-25000,-17000"
"-23000,-17000"
"-23000,-20000"
"-24000,-20000"
"-24000,-23000"
"-22750,-23000"
]
)
start &10
end &22
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1557,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1558,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-23000,-18000,-20800,-17000"
st "dout2"
blo "-23000,-17200"
tm "WireNameMgr"
)
)
on &156
)
*328 (Wire
uid 1561,0
shape (OrthoPolyLine
uid 1562,0
va (VaSet
vasetType 3
)
xt "-24000,-17000,97250,-17000"
pts [
"-24000,-17000"
"97250,-17000"
]
)
start &327
end &133
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1563,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1564,0
va (VaSet
font "arial,8,0"
)
xt "94250,-18000,96450,-17000"
st "dout2"
blo "94250,-17200"
tm "WireNameMgr"
)
)
on &156
)
*329 (Wire
uid 1565,0
optionalChildren [
*330 (BdJunction
uid 1569,0
ps "OnConnectorStrategy"
shape (Circle
uid 1570,0
va (VaSet
vasetType 1
)
xt "-26400,-20400,-25600,-19600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1566,0
va (VaSet
vasetType 3
)
xt "-27000,-24000,-22750,-20000"
pts [
"-27000,-20000"
"-26000,-20000"
"-26000,-24000"
"-22750,-24000"
]
)
start &8
end &21
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1567,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1568,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-25000,-21000,-24200,-20000"
st "c"
blo "-25000,-20200"
tm "WireNameMgr"
)
)
on &157
)
*331 (Wire
uid 1571,0
optionalChildren [
*332 (BdJunction
uid 1575,0
ps "OnConnectorStrategy"
shape (Circle
uid 1576,0
va (VaSet
vasetType 1
)
xt "-9400,-18400,-8600,-17600"
radius 400
)
)
*333 (BdJunction
uid 2301,0
ps "OnConnectorStrategy"
shape (Circle
uid 2302,0
va (VaSet
vasetType 1
)
xt "-14400,-18400,-13600,-17600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1572,0
va (VaSet
vasetType 3
)
xt "-26000,-23000,23250,-18000"
pts [
"23250,-23000"
"14000,-23000"
"14000,-18000"
"-26000,-18000"
"-26000,-20000"
]
)
start &52
end &330
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1573,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1574,0
va (VaSet
font "arial,8,0"
)
xt "21250,-24000,22050,-23000"
st "c"
blo "21250,-23200"
tm "WireNameMgr"
)
)
on &157
)
*334 (Wire
uid 1577,0
optionalChildren [
*335 (BdJunction
uid 1942,0
ps "OnConnectorStrategy"
shape (Circle
uid 1943,0
va (VaSet
vasetType 1
)
xt "8600,-18400,9400,-17600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1578,0
va (VaSet
vasetType 3
)
xt "-9000,-18000,97250,-18000"
pts [
"-9000,-18000"
"97250,-18000"
]
)
start &332
end &132
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1579,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1580,0
va (VaSet
font "arial,8,0"
)
xt "95250,-19000,96050,-18000"
st "c"
blo "95250,-18200"
tm "WireNameMgr"
)
)
on &157
)
*336 (Wire
uid 1581,0
optionalChildren [
*337 (BdJunction
uid 1585,0
ps "OnConnectorStrategy"
shape (Circle
uid 1586,0
va (VaSet
vasetType 1
)
xt "42600,-8400,43400,-7600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1582,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40000,-10000,54250,-8000"
pts [
"40000,-8000"
"51000,-8000"
"51000,-10000"
"54250,-10000"
]
)
start &64
end &84
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1583,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1584,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "42000,-9000,44200,-8000"
st "dout1"
blo "42000,-8200"
tm "WireNameMgr"
)
)
on &159
)
*338 (Wire
uid 1587,0
optionalChildren [
*339 (BdJunction
uid 1980,0
ps "OnConnectorStrategy"
shape (Circle
uid 1981,0
va (VaSet
vasetType 1
)
xt "-3400,-23400,-2600,-22600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1588,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-3000,-24000,43000,-8000"
pts [
"43000,-8000"
"43000,-14000"
"-3000,-14000"
"-3000,-24000"
"-1750,-24000"
]
)
start &337
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1589,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1590,0
va (VaSet
font "arial,8,0"
)
xt "-4750,-25000,-2550,-24000"
st "dout1"
blo "-4750,-24200"
tm "WireNameMgr"
)
)
on &159
)
*340 (Wire
uid 1591,0
optionalChildren [
*341 (BdJunction
uid 1595,0
ps "OnConnectorStrategy"
shape (Circle
uid 1596,0
va (VaSet
vasetType 1
)
xt "4600,3600,5400,4400"
radius 400
)
)
*342 (BdJunction
uid 1597,0
ps "OnConnectorStrategy"
shape (Circle
uid 1598,0
va (VaSet
vasetType 1
)
xt "-1400,-1400,-600,-600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1592,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-1000,-28000,97000,4000"
pts [
"89750,-28000"
"97000,-28000"
"97000,4000"
"-1000,4000"
"-1000,-6000"
"4250,-6000"
]
)
start &124
end &36
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1593,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1594,0
va (VaSet
font "arial,8,0"
)
xt "91750,-29000,95550,-28000"
st "z : (15:0)"
blo "91750,-28200"
tm "WireNameMgr"
)
)
on &153
)
*343 (Wire
uid 1599,0
optionalChildren [
*344 (BdJunction
uid 2283,0
ps "OnConnectorStrategy"
shape (Circle
uid 2284,0
va (VaSet
vasetType 1
)
xt "4600,20600,5400,21400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1600,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,4000,8250,21000"
pts [
"5000,4000"
"5000,21000"
"8250,21000"
]
)
start &341
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1601,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1602,0
va (VaSet
font "arial,8,0"
)
xt "6250,20000,7050,21000"
st "z"
blo "6250,20800"
tm "WireNameMgr"
)
)
on &153
)
*345 (Wire
uid 1603,0
optionalChildren [
*346 (BdJunction
uid 2605,0
ps "OnConnectorStrategy"
shape (Circle
uid 2606,0
va (VaSet
vasetType 1
)
xt "-47400,-24400,-46600,-23600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1604,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-47000,-24000,-1000,-1000"
pts [
"-1000,-1000"
"-18000,-1000"
"-18000,-13000"
"-47000,-13000"
"-47000,-24000"
"-45750,-24000"
]
)
start &342
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1605,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1606,0
va (VaSet
font "arial,8,0"
)
xt "-47750,-25000,-46950,-24000"
st "z"
blo "-47750,-24200"
tm "WireNameMgr"
)
)
on &153
)
*347 (Wire
uid 1607,0
optionalChildren [
*348 (BdJunction
uid 1611,0
ps "OnConnectorStrategy"
shape (Circle
uid 1612,0
va (VaSet
vasetType 1
)
xt "-8399,-28400,-7599,-27600"
radius 400
)
)
*349 (BdJunction
uid 1613,0
ps "OnConnectorStrategy"
shape (Circle
uid 1614,0
va (VaSet
vasetType 1
)
xt "-25399,-28399,-24599,-27599"
radius 400
)
)
*350 (BdJunction
uid 3161,0
ps "OnConnectorStrategy"
shape (Circle
uid 3162,0
va (VaSet
vasetType 1
)
xt "-26400,-28400,-25600,-27600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1608,0
va (VaSet
vasetType 3
)
xt "-28000,-33000,-1750,-25000"
pts [
"-28000,-33000"
"-28000,-28000"
"-3000,-28000"
"-3000,-25000"
"-1750,-25000"
]
)
start &7
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1609,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1610,0
ro 270
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-29000,-31000,-28000,-29700"
st "rst"
blo "-28200,-29700"
tm "WireNameMgr"
)
)
on &151
)
*351 (Wire
uid 1615,0
optionalChildren [
*352 (BdJunction
uid 1619,0
ps "OnConnectorStrategy"
shape (Circle
uid 1620,0
va (VaSet
vasetType 1
)
xt "-8398,-15398,-7598,-14598"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1616,0
va (VaSet
vasetType 3
)
xt "-7999,-27999,8250,18000"
pts [
"-7999,-27999"
"-7999,18000"
"8250,18000"
]
)
start &348
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1617,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1618,0
va (VaSet
font "arial,8,0"
)
xt "6250,17000,7550,18000"
st "rst"
blo "6250,17800"
tm "WireNameMgr"
)
)
on &151
)
*353 (Wire
uid 1621,0
shape (OrthoPolyLine
uid 1622,0
va (VaSet
vasetType 3
)
xt "-24999,-27999,-22750,-22000"
pts [
"-24999,-27999"
"-24999,-22000"
"-22750,-22000"
]
)
start &349
end &23
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1623,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1624,0
va (VaSet
font "arial,8,0"
)
xt "-24750,-23000,-23450,-22000"
st "rst"
blo "-24750,-22200"
tm "WireNameMgr"
)
)
on &151
)
*354 (Wire
uid 1625,0
shape (OrthoPolyLine
uid 1626,0
va (VaSet
vasetType 3
)
xt "-7998,-16000,97250,-14998"
pts [
"-7998,-14998"
"97250,-14998"
"97250,-16000"
]
)
start &352
end &134
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1627,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1628,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "96250,-14000,97250,-12700"
st "rst"
blo "97050,-12700"
tm "WireNameMgr"
)
)
on &151
)
*355 (Wire
uid 1629,0
optionalChildren [
*356 (BdJunction
uid 1960,0
ps "OnConnectorStrategy"
shape (Circle
uid 1961,0
va (VaSet
vasetType 1
)
xt "13600,-25400,14400,-24600"
radius 400
)
)
*357 (Ripper
uid 1641,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"16825,-25000"
"17825,-24000"
]
uid 1642,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "16825,-25000,17825,-24000"
)
)
*358 (BdJunction
uid 1639,0
ps "OnConnectorStrategy"
shape (Circle
uid 1640,0
va (VaSet
vasetType 1
)
xt "17600,-27399,18400,-26599"
radius 400
)
)
*359 (Ripper
uid 1637,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"20000,-28000"
"21000,-27000"
]
uid 1638,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "20000,-28000,21000,-27000"
)
)
*360 (Ripper
uid 1635,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"22000,-28000"
"23000,-27000"
]
uid 1636,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "22000,-28000,23000,-27000"
)
)
*361 (Ripper
uid 1633,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"16000,-23999"
"15000,-24999"
]
uid 1634,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "15000,-24999,16000,-23999"
)
)
]
shape (OrthoPolyLine
uid 1630,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "13750,-37000,22250,-25000"
pts [
"13750,-25000"
"18000,-25000"
"18000,-28000"
"22000,-28000"
"22000,-37000"
"22250,-37000"
]
)
end &44
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1631,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1632,0
va (VaSet
font "arial,8,0"
)
xt "15750,-26000,21350,-25000"
st "hDOut : (15:0)"
blo "15750,-25200"
tm "WireNameMgr"
)
)
on &158
)
*362 (Wire
uid 1643,0
optionalChildren [
*363 (BdJunction
uid 1647,0
ps "OnConnectorStrategy"
shape (Circle
uid 1648,0
va (VaSet
vasetType 1
)
xt "17895,-22399,18695,-21599"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1644,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "17825,-24000,23250,-19000"
pts [
"17825,-24000"
"19000,-19000"
"23250,-19000"
]
)
start &357
end &56
sat 32
eat 32
sty 1
sl "(12 DOWNTO 9)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1645,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1646,0
va (VaSet
font "arial,8,0"
)
xt "16250,-22000,21250,-21000"
st "hDOut(12:9)"
blo "16250,-21200"
tm "WireNameMgr"
)
)
on &158
)
*364 (Wire
uid 1649,0
shape (OrthoPolyLine
uid 1650,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "18295,-21999,23250,-20000"
pts [
"18295,-21999"
"21000,-21999"
"21000,-20000"
"23250,-20000"
]
)
start &363
end &55
sat 32
eat 32
sty 1
sl "(12 DOWNTO 9)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1651,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1652,0
va (VaSet
font "arial,8,0"
)
xt "13250,-24000,18250,-23000"
st "hDOut(12:9)"
blo "13250,-23200"
tm "WireNameMgr"
)
)
on &158
)
*365 (Wire
uid 1653,0
shape (OrthoPolyLine
uid 1654,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "16000,-23999,23250,-18000"
pts [
"16000,-23999"
"16000,-18000"
"23250,-18000"
]
)
start &361
end &57
sat 32
eat 32
sty 1
sl "(8 DOWNTO 5)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1655,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1656,0
va (VaSet
font "arial,8,0"
)
xt "17250,-19000,21850,-18000"
st "hDOut(8:5)"
blo "17250,-18200"
tm "WireNameMgr"
)
)
on &158
)
*366 (Wire
uid 1657,0
shape (OrthoPolyLine
uid 1658,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "23000,-27000,62000,-25000"
pts [
"23000,-27000"
"23000,-25000"
"62000,-25000"
]
)
start &360
end &95
sat 32
eat 32
sty 1
sl "(15 DOWNTO 13)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1659,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1660,0
va (VaSet
font "arial,8,0"
)
xt "56000,-26000,61400,-25000"
st "hDOut(15:13)"
blo "56000,-25200"
tm "WireNameMgr"
)
)
on &158
)
*367 (Wire
uid 1661,0
shape (OrthoPolyLine
uid 1662,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "21000,-27000,62000,-27000"
pts [
"21000,-27000"
"62000,-27000"
]
)
start &359
end &93
sat 32
eat 32
sty 1
sl "(2 DOWNTO 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1663,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1664,0
va (VaSet
font "arial,8,0"
)
xt "56000,-28000,60600,-27000"
st "hDOut(2:0)"
blo "56000,-27200"
tm "WireNameMgr"
)
)
on &158
)
*368 (Wire
uid 1665,0
shape (OrthoPolyLine
uid 1666,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-2000,-26999,24250,32000"
pts [
"18000,-26999"
"-2000,-26999"
"-2000,32000"
"24250,32000"
]
)
start &358
end &261
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1667,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1668,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "22250,29400,23250,32000"
st "hDOut"
blo "23050,32000"
tm "WireNameMgr"
)
)
on &158
)
*369 (Wire
uid 1669,0
shape (OrthoPolyLine
uid 1670,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "67750,-36000,75250,-27000"
pts [
"67750,-36000"
"70000,-36000"
"70000,-27000"
"75250,-27000"
]
)
start &77
end &121
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1671,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1672,0
va (VaSet
font "arial,8,0"
)
xt "69750,-37000,73950,-36000"
st "o2 : (15:0)"
blo "69750,-36200"
tm "WireNameMgr"
)
)
on &171
)
*370 (Wire
uid 1673,0
shape (OrthoPolyLine
uid 1674,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37750,-35000,52250,-35000"
pts [
"37750,-35000"
"52250,-35000"
]
)
start &47
end &74
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1675,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1676,0
va (VaSet
font "arial,8,0"
)
xt "39750,-36000,45150,-35000"
st "SEXT : (15:0)"
blo "39750,-35200"
tm "WireNameMgr"
)
)
on &169
)
*371 (Wire
uid 1677,0
shape (OrthoPolyLine
uid 1678,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "36750,-22000,54250,-9000"
pts [
"36750,-22000"
"45000,-22000"
"45000,-9000"
"54250,-9000"
]
)
start &59
end &85
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1679,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1680,0
va (VaSet
font "arial,8,0"
)
xt "38750,-23000,43250,-22000"
st "rd1 : (15:0)"
blo "38750,-22200"
tm "WireNameMgr"
)
)
on &166
)
*372 (Wire
uid 1685,0
shape (OrthoPolyLine
uid 1686,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "69750,-28000,75250,-11000"
pts [
"69750,-11000"
"72000,-11000"
"72000,-28000"
"75250,-28000"
]
)
start &87
end &120
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1687,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1688,0
va (VaSet
font "arial,8,0"
)
xt "71750,-12000,75950,-11000"
st "o1 : (15:0)"
blo "71750,-11200"
tm "WireNameMgr"
)
)
on &170
)
*373 (Wire
uid 1689,0
shape (OrthoPolyLine
uid 1690,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37750,-36000,52250,-34000"
pts [
"37750,-36000"
"46000,-36000"
"46000,-34000"
"52250,-34000"
]
)
start &46
end &75
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1691,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1692,0
va (VaSet
font "arial,8,0"
)
xt "39750,-37000,46150,-36000"
st "ZEXT_R : (15:0)"
blo "39750,-36200"
tm "WireNameMgr"
)
)
on &168
)
*374 (Wire
uid 1693,0
shape (OrthoPolyLine
uid 1694,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37750,-37000,52250,-33000"
pts [
"37750,-37000"
"45000,-37000"
"45000,-33000"
"52250,-33000"
]
)
start &45
end &76
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1695,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1696,0
va (VaSet
font "arial,8,0"
)
xt "39750,-38000,45950,-37000"
st "ZEXT_L : (15:0)"
blo "39750,-37200"
tm "WireNameMgr"
)
)
on &172
)
*375 (Wire
uid 1697,0
shape (OrthoPolyLine
uid 1698,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "66000,-26000,75250,-26000"
pts [
"66000,-26000"
"75250,-26000"
]
)
start &97
end &122
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1699,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1700,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "68000,-27000,69800,-26000"
st "dout"
blo "68000,-26200"
tm "WireNameMgr"
)
)
on &174
)
*376 (Wire
uid 1701,0
shape (OrthoPolyLine
uid 1702,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19750,-21000,23250,-6000"
pts [
"19750,-6000"
"22000,-6000"
"22000,-21000"
"23250,-21000"
]
)
start &38
end &54
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1703,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1704,0
va (VaSet
font "arial,8,0"
)
xt "21750,-7000,25950,-6000"
st "o3 : (15:0)"
blo "21750,-6200"
tm "WireNameMgr"
)
)
on &155
)
*377 (Wire
uid 1705,0
shape (OrthoPolyLine
uid 1706,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "65000,-25000,75250,-20000"
pts [
"75250,-25000"
"69000,-25000"
"69000,-20000"
"65000,-20000"
]
)
start &123
end &112
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1707,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1708,0
va (VaSet
font "arial,8,0"
)
xt "73250,-26000,74650,-25000"
st "cin"
blo "73250,-25200"
tm "WireNameMgr"
)
)
on &175
)
*378 (Wire
uid 1709,0
optionalChildren [
*379 (BdJunction
uid 2313,0
ps "OnConnectorStrategy"
shape (Circle
uid 2314,0
va (VaSet
vasetType 1
)
xt "23600,17600,24400,18400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1710,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2000,-5000,36000,18000"
pts [
"23750,18000"
"36000,18000"
"36000,2000"
"2000,2000"
"2000,-5000"
"4250,-5000"
]
)
end &37
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1711,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1712,0
va (VaSet
font "arial,8,0"
)
xt "25750,17000,31750,18000"
st "hDOut1 : (15:0)"
blo "25750,17800"
tm "WireNameMgr"
)
)
on &152
)
*380 (Wire
uid 1713,0
shape (OrthoPolyLine
uid 1714,0
va (VaSet
vasetType 3
)
xt "-9000,-33000,-1750,-23000"
pts [
"-9000,-33000"
"-5000,-33000"
"-5000,-23000"
"-1750,-23000"
]
)
start &28
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1715,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1716,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-7000,-34000,-4800,-33000"
st "dout3"
blo "-7000,-33200"
tm "WireNameMgr"
)
)
on &160
)
*381 (Wire
uid 1717,0
shape (OrthoPolyLine
uid 1718,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "44750,-7000,54250,33000"
pts [
"44750,33000"
"48000,33000"
"48000,-7000"
"54250,-7000"
]
)
start &266
end &88
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1719,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1720,0
va (VaSet
font "arial,8,0"
)
xt "46750,32000,53950,33000"
st "ALU_R_mux : (1:0)"
blo "46750,32800"
tm "WireNameMgr"
)
)
on &165
)
*382 (Wire
uid 1725,0
shape (OrthoPolyLine
uid 1726,0
va (VaSet
vasetType 3
)
xt "20000,-22000,48000,37000"
pts [
"44750,37000"
"48000,37000"
"48000,-3000"
"26000,-3000"
"26000,-13000"
"20000,-13000"
"20000,-22000"
"23250,-22000"
]
)
start &270
end &53
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1727,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1728,0
va (VaSet
font "arial,8,0"
)
xt "46750,36000,49450,37000"
st "RF_en"
blo "46750,36800"
tm "WireNameMgr"
)
)
on &149
)
*383 (Wire
uid 1729,0
optionalChildren [
*384 (BdJunction
uid 2295,0
ps "OnConnectorStrategy"
shape (Circle
uid 2296,0
va (VaSet
vasetType 1
)
xt "5600,19600,6400,20400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1730,0
va (VaSet
vasetType 3
)
xt "6000,20000,51000,36000"
pts [
"44750,36000"
"51000,36000"
"51000,27000"
"6000,27000"
"6000,20000"
"8250,20000"
]
)
start &269
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1731,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1732,0
va (VaSet
font "arial,8,0"
)
xt "46750,35000,50050,36000"
st "Mem_en"
blo "46750,35800"
tm "WireNameMgr"
)
)
on &162
)
*385 (Wire
uid 1733,0
shape (OrthoPolyLine
uid 1734,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "89750,-27000,97250,-19000"
pts [
"89750,-27000"
"89750,-19000"
"97250,-19000"
]
)
start &125
end &130
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1735,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1736,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "88750,-25000,89750,-19200"
st "ccvector : (3:0)"
blo "89550,-19200"
tm "WireNameMgr"
)
)
on &163
)
*386 (Wire
uid 1737,0
shape (OrthoPolyLine
uid 1738,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "44750,-32000,52250,34000"
pts [
"44750,34000"
"49000,34000"
"49000,-30000"
"51000,-30000"
"51000,-32000"
"52250,-32000"
]
)
start &267
end &78
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1739,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1740,0
va (VaSet
font "arial,8,0"
)
xt "46750,33000,53750,34000"
st "ALU_L_mux : (1:0)"
blo "46750,33800"
tm "WireNameMgr"
)
)
on &161
)
*387 (Wire
uid 1741,0
shape (OrthoPolyLine
uid 1742,0
va (VaSet
vasetType 3
)
xt "3000,-4000,50000,35000"
pts [
"44750,35000"
"50000,35000"
"50000,-1000"
"3000,-1000"
"3000,-4000"
"4250,-4000"
]
)
start &268
end &39
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1743,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1744,0
va (VaSet
font "arial,8,0"
)
xt "46750,34000,49950,35000"
st "RF_mux"
blo "46750,34800"
tm "WireNameMgr"
)
)
on &150
)
*388 (Wire
uid 1745,0
shape (OrthoPolyLine
uid 1746,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-5000,-19000,111000,35000"
pts [
"107750,-19000"
"111000,-19000"
"111000,30000"
"-5000,30000"
"-5000,35000"
"24250,35000"
]
)
start &131
end &264
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1747,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1748,0
va (VaSet
font "arial,8,0"
)
xt "109750,-20000,113550,-19000"
st "b2 : (3:0)"
blo "109750,-19200"
tm "WireNameMgr"
)
)
on &164
)
*389 (Wire
uid 1749,0
shape (OrthoPolyLine
uid 1750,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-48000,-25000,-29000,-1000"
pts [
"-34250,-1000"
"-29000,-1000"
"-29000,-17000"
"-48000,-17000"
"-48000,-25000"
"-44750,-25000"
]
)
start &3
end &223
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1751,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1752,0
va (VaSet
font "arial,8,0"
)
xt "-32250,-2000,-28450,-1000"
st "b : (15:0)"
blo "-32250,-1200"
tm "WireNameMgr"
)
)
on &173
)
*390 (Wire
uid 1922,0
shape (OrthoPolyLine
uid 1923,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "12750,-48000,19250,-46000"
pts [
"12750,-46000"
"15000,-46000"
"15000,-48000"
"19250,-46000"
]
)
start &305
end &254
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1924,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1925,0
va (VaSet
font "arial,8,0"
)
xt "16750,-45000,22850,-44000"
st "intwdata : (15:0)"
blo "16750,-44200"
tm "WireNameMgr"
)
)
on &176
)
*391 (Wire
uid 1928,0
shape (OrthoPolyLine
uid 1929,0
va (VaSet
vasetType 3
)
xt "12750,-45000,19250,-42000"
pts [
"12750,-42000"
"16000,-42000"
"16000,-44000"
"19250,-45000"
]
)
start &309
end &255
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1930,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1931,0
va (VaSet
font "arial,8,0"
)
xt "16750,-44000,18850,-43000"
st "intwe"
blo "16750,-43200"
tm "WireNameMgr"
)
)
on &177
)
*392 (Wire
uid 1934,0
shape (OrthoPolyLine
uid 1935,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "12750,-48000,19250,-41000"
pts [
"12750,-45000"
"15000,-45000"
"15000,-41000"
"17000,-41000"
"17000,-42000"
"19250,-48000"
]
)
start &306
end &252
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1936,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1937,0
va (VaSet
font "arial,8,0"
)
xt "16750,-52000,22050,-51000"
st "intaddr : (3:0)"
blo "16750,-51200"
tm "WireNameMgr"
)
)
on &178
)
*393 (Wire
uid 1938,0
optionalChildren [
*394 (BdJunction
uid 1968,0
ps "OnConnectorStrategy"
shape (Circle
uid 1969,0
va (VaSet
vasetType 1
)
xt "8600,-34400,9400,-33600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1939,0
va (VaSet
vasetType 3
)
xt "9000,-47000,19250,-18000"
pts [
"9000,-18000"
"9000,-34000"
"18000,-34000"
"19250,-47000"
]
)
start &335
end &253
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1940,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1941,0
va (VaSet
font "arial,8,0"
)
xt "17000,-48000,17800,-47000"
st "c"
blo "17000,-47200"
tm "WireNameMgr"
)
)
on &157
)
*395 (Wire
uid 1946,0
shape (OrthoPolyLine
uid 1947,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-6000,-52000,34000,-43000"
pts [
"32750,-48000"
"34000,-48000"
"34000,-52000"
"-6000,-52000"
"-6000,-43000"
"-3750,-43000"
]
)
start &256
end &302
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1948,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1949,0
va (VaSet
font "arial,8,0"
)
xt "35000,-49000,37200,-48000"
st "dout4"
blo "35000,-48200"
tm "WireNameMgr"
)
)
on &179
)
*396 (Wire
uid 1956,0
shape (OrthoPolyLine
uid 1957,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "12750,-48000,14000,-25000"
pts [
"14000,-25000"
"14000,-48000"
"12750,-48000"
]
)
start &356
end &303
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1958,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1959,0
va (VaSet
font "arial,8,0"
)
xt "14750,-49000,17350,-48000"
st "hDOut"
blo "14750,-48200"
tm "WireNameMgr"
)
)
on &158
)
*397 (Wire
uid 1964,0
shape (OrthoPolyLine
uid 1965,0
va (VaSet
vasetType 3
)
xt "-5000,-48000,9000,-34000"
pts [
"9000,-34000"
"-5000,-34000"
"-5000,-48000"
"-3750,-48000"
]
)
start &394
end &298
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1966,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1967,0
va (VaSet
font "arial,8,0"
)
xt "-5750,-49000,-4950,-48000"
st "c"
blo "-5750,-48200"
tm "WireNameMgr"
)
)
on &157
)
*398 (Wire
uid 1976,0
shape (OrthoPolyLine
uid 1977,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-9000,-44000,-3000,-23000"
pts [
"-3000,-23000"
"-3000,-38000"
"-9000,-38000"
"-9000,-44000"
"-3750,-44000"
]
)
start &339
end &301
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1978,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1979,0
va (VaSet
font "arial,8,0"
)
xt "-6750,-45000,-4550,-44000"
st "dout1"
blo "-6750,-44200"
tm "WireNameMgr"
)
)
on &159
)
*399 (Wire
uid 1982,0
shape (OrthoPolyLine
uid 1983,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-11000,-45000,-3750,-22000"
pts [
"-4000,-22000"
"-4000,-41000"
"-11000,-41000"
"-11000,-45000"
"-3750,-45000"
]
)
start &324
end &300
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1984,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1985,0
va (VaSet
font "arial,8,0"
)
xt "-5750,-46000,-4550,-45000"
st "b1"
blo "-5750,-45200"
tm "WireNameMgr"
)
)
on &167
)
*400 (Wire
uid 2257,0
shape (OrthoPolyLine
uid 2258,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "21750,57000,53250,64000"
pts [
"21750,57000"
"28000,57000"
"28000,60000"
"53250,64000"
]
)
start &288
end &243
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2259,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2260,0
va (VaSet
font "arial,8,0"
)
xt "23750,56000,30750,57000"
st "addrToRam : (3:0)"
blo "23750,56800"
tm "WireNameMgr"
)
)
on &180
)
*401 (Wire
uid 2263,0
shape (OrthoPolyLine
uid 2264,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "21750,54000,53250,66000"
pts [
"21750,56000"
"27000,56000"
"27000,54000"
"53250,66000"
]
)
start &287
end &245
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2265,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2266,0
va (VaSet
font "arial,8,0"
)
xt "44750,67000,52050,68000"
st "dataToRam : (15:0)"
blo "44750,67800"
tm "WireNameMgr"
)
)
on &181
)
*402 (Wire
uid 2269,0
shape (OrthoPolyLine
uid 2270,0
va (VaSet
vasetType 3
)
xt "21750,58000,53250,67000"
pts [
"21750,61000"
"26000,61000"
"26000,58000"
"53250,67000"
]
)
start &292
end &246
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2271,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2272,0
va (VaSet
font "arial,8,0"
)
xt "23750,60000,27450,61000"
st "ramrw_en"
blo "23750,60800"
tm "WireNameMgr"
)
)
on &182
)
*403 (Wire
uid 2275,0
shape (OrthoPolyLine
uid 2276,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-5000,60000,66750,67000"
pts [
"66750,64000"
"41000,67000"
"-5000,67000"
"-5000,60000"
"1250,60000"
]
)
start &247
end &283
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2277,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2278,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "66000,66000,67000,68200"
st "dout5"
blo "66800,68200"
tm "WireNameMgr"
)
)
on &183
)
*404 (Wire
uid 2279,0
shape (OrthoPolyLine
uid 2280,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-4000,21000,5000,57000"
pts [
"5000,21000"
"-4000,21000"
"-4000,57000"
"1250,57000"
]
)
start &344
end &280
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2281,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2282,0
va (VaSet
font "arial,8,0"
)
xt "-750,56000,50,57000"
st "z"
blo "-750,56800"
tm "WireNameMgr"
)
)
on &153
)
*405 (Wire
uid 2285,0
shape (OrthoPolyLine
uid 2286,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-8000,19000,1250,58000"
pts [
"1000,19000"
"-8000,19000"
"-8000,58000"
"1250,58000"
]
)
start &317
end &281
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2287,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2288,0
va (VaSet
font "arial,8,0"
)
xt "-1750,57000,-250,58000"
st "rd0"
blo "-1750,57800"
tm "WireNameMgr"
)
)
on &154
)
*406 (Wire
uid 2291,0
shape (OrthoPolyLine
uid 2292,0
va (VaSet
vasetType 3
)
xt "-11000,20000,6000,55000"
pts [
"6000,20000"
"-11000,20000"
"-11000,55000"
"1250,55000"
]
)
start &384
end &278
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2293,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2294,0
va (VaSet
font "arial,8,0"
)
xt "-2750,54000,550,55000"
st "Mem_en"
blo "-2750,54800"
tm "WireNameMgr"
)
)
on &162
)
*407 (Wire
uid 2297,0
optionalChildren [
*408 (BdJunction
uid 2307,0
ps "OnConnectorStrategy"
shape (Circle
uid 2308,0
va (VaSet
vasetType 1
)
xt "-3395,52600,-2595,53400"
radius 400
)
)
*409 (BdJunction
uid 2463,0
ps "OnConnectorStrategy"
shape (Circle
uid 2464,0
va (VaSet
vasetType 1
)
xt "-14399,29600,-13599,30400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2298,0
va (VaSet
vasetType 3
)
xt "-14000,-18000,1250,53000"
pts [
"-14000,-18000"
"-14000,53000"
"1250,53000"
]
)
start &333
end &276
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2299,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2300,0
va (VaSet
font "arial,8,0"
)
xt "-750,52000,50,53000"
st "c"
blo "-750,52800"
tm "WireNameMgr"
)
)
on &157
)
*410 (Wire
uid 2303,0
shape (OrthoPolyLine
uid 2304,0
va (VaSet
vasetType 3
)
xt "-2995,48000,53250,65000"
pts [
"-2995,53000"
"-2995,48000"
"31000,48000"
"31000,56000"
"53250,65000"
]
)
start &408
end &244
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2305,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2306,0
va (VaSet
font "arial,8,0"
)
xt "51000,64000,51800,65000"
st "c"
blo "51000,64800"
tm "WireNameMgr"
)
)
on &157
)
*411 (Wire
uid 2309,0
shape (OrthoPolyLine
uid 2310,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "21750,18000,24000,53000"
pts [
"24000,18000"
"24000,53000"
"21750,53000"
]
)
start &379
end &284
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2311,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2312,0
va (VaSet
font "arial,8,0"
)
xt "23750,52000,26750,53000"
st "hDOut1"
blo "23750,52800"
tm "WireNameMgr"
)
)
on &152
)
*412 (Wire
uid 2425,0
shape (OrthoPolyLine
uid 2426,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-37250,15000,-29750,17000"
pts [
"-37250,17000"
"-35000,17000"
"-35000,15000"
"-29750,15000"
]
)
start &198
end &233
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2427,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2428,0
va (VaSet
font "arial,8,0"
)
xt "-33250,16000,-25850,17000"
st "dataToMem : (15:0)"
blo "-33250,16800"
tm "WireNameMgr"
)
)
on &203
)
*413 (Wire
uid 2431,0
shape (OrthoPolyLine
uid 2432,0
va (VaSet
vasetType 3
)
xt "-37250,13000,-29750,16000"
pts [
"-37250,13000"
"-32000,16000"
"-29750,16000"
]
)
start &194
end &234
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2433,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2434,0
va (VaSet
font "arial,8,0"
)
xt "-33250,12000,-29550,13000"
st "memw_en"
blo "-33250,12800"
tm "WireNameMgr"
)
)
on &204
)
*414 (Wire
uid 2437,0
shape (OrthoPolyLine
uid 2438,0
va (VaSet
vasetType 3
)
xt "-37250,14000,-29750,17000"
pts [
"-37250,14000"
"-32000,17000"
"-29750,17000"
]
)
start &195
end &235
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2439,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2440,0
va (VaSet
font "arial,8,0"
)
xt "-35250,13000,-31750,14000"
st "memr_en"
blo "-35250,13800"
tm "WireNameMgr"
)
)
on &205
)
*415 (Wire
uid 2443,0
shape (OrthoPolyLine
uid 2444,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-37250,18000,-29750,18000"
pts [
"-37250,18000"
"-29750,18000"
]
)
start &199
end &237
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2445,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2446,0
va (VaSet
font "arial,8,0"
)
xt "-35250,17000,-27750,18000"
st "addrToMem : (15:0)"
blo "-35250,17800"
tm "WireNameMgr"
)
)
on &206
)
*416 (Wire
uid 2449,0
shape (OrthoPolyLine
uid 2450,0
va (VaSet
vasetType 3
)
xt "-61000,9000,-12000,17000"
pts [
"-14250,14000"
"-12000,14000"
"-12000,9000"
"-61000,9000"
"-61000,17000"
"-57750,17000"
]
)
start &236
end &189
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2451,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2452,0
va (VaSet
font "arial,8,0"
)
xt "-12250,13000,-10750,14000"
st "ack"
blo "-12250,13800"
tm "WireNameMgr"
)
)
on &207
)
*417 (Wire
uid 2455,0
optionalChildren [
*418 (BdJunction
uid 3221,0
ps "OnConnectorStrategy"
shape (Circle
uid 3222,0
va (VaSet
vasetType 1
)
xt "-12399,14600,-11599,15400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2456,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-63000,7000,-10000,20000"
pts [
"-14250,15000"
"-10000,15000"
"-10000,7000"
"-63000,7000"
"-63000,20000"
"-57750,20000"
]
)
start &238
end &192
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2457,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2458,0
va (VaSet
font "arial,8,0"
)
xt "-12250,14000,-6250,15000"
st "hDOut2 : (15:0)"
blo "-12250,14800"
tm "WireNameMgr"
)
)
on &208
)
*419 (Wire
uid 2459,0
shape (OrthoPolyLine
uid 2460,0
va (VaSet
vasetType 3
)
xt "-60000,13000,-13999,30000"
pts [
"-13999,30000"
"-60000,30000"
"-60000,13000"
"-57750,13000"
]
)
start &409
end &185
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2461,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2462,0
va (VaSet
font "arial,8,0"
)
xt "-59750,12000,-58950,13000"
st "c"
blo "-59750,12800"
tm "WireNameMgr"
)
)
on &157
)
*420 (Wire
uid 2467,0
shape (OrthoPolyLine
uid 2468,0
va (VaSet
vasetType 3
)
xt "-68000,-43000,12750,14000"
pts [
"12750,-43000"
"2000,-36000"
"-67000,-12000"
"-68000,14000"
"-57750,14000"
]
)
start &308
end &186
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2469,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2470,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "11750,-41000,12750,-39200"
st "ireq"
blo "12550,-39200"
tm "WireNameMgr"
)
)
on &209
)
*421 (Wire
uid 2473,0
shape (OrthoPolyLine
uid 2474,0
va (VaSet
vasetType 3
)
xt "-37250,-47000,-3750,23000"
pts [
"-37250,15000"
"-20000,23000"
"-17000,-46000"
"-3750,-47000"
]
)
start &196
end &299
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2475,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2476,0
va (VaSet
font "arial,8,0"
)
xt "-35250,14000,-33050,15000"
st "ifilled"
blo "-35250,14800"
tm "WireNameMgr"
)
)
on &210
)
*422 (Wire
uid 2479,0
shape (OrthoPolyLine
uid 2480,0
va (VaSet
vasetType 3
)
xt "-37250,16000,1250,54000"
pts [
"-37250,16000"
"-37250,54000"
"1250,54000"
]
)
start &197
end &277
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2481,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2482,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "-38250,18000,-37250,20400"
st "dfilled"
blo "-37450,20400"
tm "WireNameMgr"
)
)
on &211
)
*423 (Wire
uid 2485,0
shape (OrthoPolyLine
uid 2486,0
va (VaSet
vasetType 3
)
xt "-57750,15000,21750,60000"
pts [
"21750,60000"
"3000,37000"
"-57750,15000"
]
)
start &291
end &187
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2487,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2488,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "20750,57000,21750,59100"
st "wreq"
blo "21550,59100"
tm "WireNameMgr"
)
)
on &212
)
*424 (Wire
uid 2491,0
shape (OrthoPolyLine
uid 2492,0
va (VaSet
vasetType 3
)
xt "-57750,16000,21750,59000"
pts [
"21750,59000"
"-12000,35000"
"-57750,16000"
]
)
start &290
end &188
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2493,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2494,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "20750,56000,21750,57900"
st "rreq"
blo "21550,57900"
tm "WireNameMgr"
)
)
on &213
)
*425 (Wire
uid 2497,0
shape (OrthoPolyLine
uid 2498,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-57750,19000,21750,54000"
pts [
"21750,54000"
"-21000,35000"
"-57750,19000"
]
)
start &285
end &191
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2499,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2500,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "20750,45000,21750,52900"
st "addrToMem1 : (15:0)"
blo "21550,52900"
tm "WireNameMgr"
)
)
on &214
)
*426 (Wire
uid 2503,0
shape (OrthoPolyLine
uid 2504,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-57750,-47000,12750,18000"
pts [
"12750,-47000"
"-23000,10000"
"-57750,18000"
]
)
start &304
end &190
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2505,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2506,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "11750,-45000,12750,-39900"
st "iaddr : (15:0)"
blo "12550,-39900"
tm "WireNameMgr"
)
)
on &215
)
*427 (Wire
uid 2509,0
shape (OrthoPolyLine
uid 2510,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-57750,21000,21750,55000"
pts [
"21750,55000"
"-24000,41000"
"-57750,21000"
]
)
start &286
end &193
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2511,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2512,0
va (VaSet
font "arial,8,0"
)
xt "12750,54000,20550,55000"
st "dataToMem1 : (15:0)"
blo "12750,54800"
tm "WireNameMgr"
)
)
on &216
)
*428 (Wire
uid 2589,0
shape (OrthoPolyLine
uid 2590,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-29250,-25000,-22750,-25000"
pts [
"-29250,-25000"
"-22750,-25000"
]
)
start &219
end &19
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2591,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2592,0
va (VaSet
font "arial,8,0"
)
xt "-28250,-26000,-24450,-25000"
st "o : (15:0)"
blo "-28250,-25200"
tm "WireNameMgr"
)
)
on &227
)
*429 (Wire
uid 2601,0
shape (OrthoPolyLine
uid 2602,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-47000,-24000,-44750,-24000"
pts [
"-47000,-24000"
"-44750,-24000"
]
)
start &346
end &222
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2603,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2604,0
va (VaSet
font "arial,8,0"
)
xt "-46750,-25000,-45950,-24000"
st "z"
blo "-46750,-24200"
tm "WireNameMgr"
)
)
on &153
)
*430 (Wire
uid 2607,0
optionalChildren [
*431 (BdJunction
uid 3155,0
ps "OnConnectorStrategy"
shape (Circle
uid 3156,0
va (VaSet
vasetType 1
)
xt "-46399,-22399,-45599,-21599"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2608,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-46000,-23000,-44750,-7000"
pts [
"-46000,-7000"
"-46000,-23000"
"-44750,-23000"
]
)
start &322
end &221
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2609,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2610,0
va (VaSet
font "arial,8,0"
)
xt "-46750,-24000,-45550,-23000"
st "b1"
blo "-46750,-23200"
tm "WireNameMgr"
)
)
on &167
)
*432 (Wire
uid 2615,0
optionalChildren [
*433 (BdJunction
uid 2625,0
ps "OnConnectorStrategy"
shape (Circle
uid 2626,0
va (VaSet
vasetType 1
)
xt "-51400,-21400,-50600,-20600"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2616,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-69000,-21000,54000,44000"
pts [
"44750,32000"
"54000,32000"
"54000,43000"
"53000,43000"
"53000,44000"
"-69000,44000"
"-69000,-21000"
"-50000,-21000"
]
)
start &265
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2619,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2620,0
va (VaSet
font "arial,8,0"
)
xt "46750,31000,52950,32000"
st "PC_mux1 : (1:0)"
blo "46750,31800"
tm "WireNameMgr"
)
)
on &228
)
*434 (Wire
uid 2621,0
shape (OrthoPolyLine
uid 2622,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-51000,-21000,-44750,-21000"
pts [
"-51000,-21000"
"-44750,-21000"
]
)
start &433
end &218
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2623,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2624,0
va (VaSet
font "arial,8,0"
)
xt "-49750,-22000,-46150,-21000"
st "PC_mux1"
blo "-49750,-21200"
tm "WireNameMgr"
)
)
on &228
)
*435 (Wire
uid 3057,0
shape (OrthoPolyLine
uid 3058,0
va (VaSet
vasetType 3
)
xt "21750,34000,24250,58000"
pts [
"21750,58000"
"23000,58000"
"23000,34000"
"24250,34000"
]
)
start &289
end &263
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3059,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3060,0
va (VaSet
font "arial,8,0"
)
xt "23750,57000,26250,58000"
st "ddelay"
blo "23750,57800"
tm "WireNameMgr"
)
)
on &229
)
*436 (Wire
uid 3063,0
shape (OrthoPolyLine
uid 3064,0
va (VaSet
vasetType 3
)
xt "12750,-44000,24250,33000"
pts [
"12750,-44000"
"12750,33000"
"24250,33000"
]
)
start &307
end &262
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3065,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3066,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "11750,-42000,12750,-39700"
st "idelay"
blo "12550,-39700"
tm "WireNameMgr"
)
)
on &230
)
*437 (Wire
uid 3151,0
shape (OrthoPolyLine
uid 3152,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-46000,-22000,-44750,-22000"
pts [
"-46000,-22000"
"-44750,-22000"
]
)
start &431
end &220
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3153,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3154,0
va (VaSet
font "arial,8,0"
)
xt "-46750,-23000,-45550,-22000"
st "b1"
blo "-46750,-22200"
tm "WireNameMgr"
)
)
on &167
)
*438 (Wire
uid 3157,0
shape (OrthoPolyLine
uid 3158,0
va (VaSet
vasetType 3
)
xt "-31000,-28000,-26000,14000"
pts [
"-26000,-28000"
"-26000,10000"
"-31000,10000"
"-31000,14000"
"-29750,14000"
]
)
start &350
end &232
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3159,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3160,0
va (VaSet
font "arial,8,0"
)
xt "-31750,13000,-30450,14000"
st "rst"
blo "-31750,13800"
tm "WireNameMgr"
)
)
on &151
)
*439 (Wire
uid 3217,0
shape (OrthoPolyLine
uid 3218,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-12000,15000,1250,59000"
pts [
"-11999,15000"
"-12000,59000"
"1250,59000"
]
)
start &418
end &282
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3219,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3220,0
va (VaSet
font "arial,8,0"
)
xt "-2750,58000,250,59000"
st "hDOut2"
blo "-2750,58800"
tm "WireNameMgr"
)
)
on &208
)
*440 (Wire
uid 3589,0
shape (OrthoPolyLine
uid 3590,0
va (VaSet
vasetType 3
)
xt "1250,38000,44750,56000"
pts [
"44750,38000"
"37000,46000"
"1250,56000"
]
)
start &271
end &279
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 3591,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3592,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "43750,40000,44750,44000"
st "dcache_en"
blo "44550,44000"
tm "WireNameMgr"
)
)
on &296
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *441 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*442 (Text
uid 43,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*443 (MLText
uid 44,0
va (VaSet
font "arial,8,0"
)
xt "0,1000,11600,7000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.std_logic_signed.all;
USE ieee.numeric_std.all;
USE ieee.math_real.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*444 (Text
uid 46,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*445 (Text
uid 47,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*446 (MLText
uid 48,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*447 (Text
uid 49,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*448 (MLText
uid 50,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*449 (Text
uid 51,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*450 (MLText
uid 52,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "54,-8,1374,776"
viewArea "-65200,-5000,15608,41694"
cachedDiagramExtent "-69000,-52000,120000,71000"
hasePageBreakOrigin 1
pageBreakOrigin "-136000,-102000"
lastUid 3699,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*451 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*452 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*453 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*454 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*455 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*456 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*457 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*458 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*459 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*460 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*461 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*462 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*463 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*464 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*465 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*466 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*467 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*468 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*469 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*470 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*471 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "70000,11000,75400,12000"
st "Declarations"
blo "70000,11800"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "70000,12000,72700,13000"
st "Ports:"
blo "70000,12800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "70000,11000,73800,12000"
st "Pre User:"
blo "70000,11800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "70000,11000,70000,11000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "70000,14600,77100,15600"
st "Diagram Signals:"
blo "70000,15400"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "70000,11000,74700,12000"
st "Post User:"
blo "70000,11800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "70000,11000,70000,11000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 86,0
usingSuid 1
emptyRow *472 (LEmptyRow
)
uid 54,0
optionalChildren [
*473 (RefLabelRowHdr
)
*474 (TitleRowHdr
)
*475 (FilterRowHdr
)
*476 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*477 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*478 (GroupColHdr
tm "GroupColHdrMgr"
)
*479 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*480 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*481 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*482 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*483 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*484 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*485 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RF_en"
t "std_logic"
o 1
suid 30,0
)
)
uid 1988,0
)
*486 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RF_mux"
t "std_logic"
o 2
suid 31,0
)
)
uid 1990,0
)
*487 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 3
suid 32,0
)
)
uid 1992,0
)
*488 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hDOut1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
suid 33,0
)
)
uid 1994,0
)
*489 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "z"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
suid 34,0
)
)
uid 1996,0
)
*490 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rd0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 6
suid 35,0
)
)
uid 1998,0
)
*491 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "o3"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
suid 36,0
)
)
uid 2000,0
)
*492 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dout2"
t "std_logic"
o 8
suid 37,0
)
)
uid 2002,0
)
*493 (LeafLogPort
port (LogicalPort
decl (Decl
n "c"
t "std_logic"
o 9
suid 38,0
)
)
uid 2004,0
)
*494 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hDOut"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 10
suid 39,0
)
)
uid 2006,0
)
*495 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dout1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 12
suid 41,0
)
)
uid 2010,0
)
*496 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dout3"
t "std_logic"
o 13
suid 42,0
)
)
uid 2012,0
)
*497 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ALU_L_mux"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 14
suid 43,0
)
)
uid 2014,0
)
*498 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Mem_en"
t "std_logic"
o 15
suid 44,0
)
)
uid 2016,0
)
*499 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ccvector"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 16
suid 45,0
)
)
uid 2018,0
)
*500 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "b2"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 17
suid 46,0
)
)
uid 2020,0
)
*501 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ALU_R_mux"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 18
suid 47,0
)
)
uid 2022,0
)
*502 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rd1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 19
suid 48,0
)
)
uid 2024,0
)
*503 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "b1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 20
suid 49,0
)
)
uid 2026,0
)
*504 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ZEXT_R"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 21
suid 50,0
)
)
uid 2028,0
)
*505 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SEXT"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 22
suid 51,0
)
)
uid 2030,0
)
*506 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "o1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 23
suid 52,0
)
)
uid 2032,0
)
*507 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "o2"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 24
suid 53,0
)
)
uid 2034,0
)
*508 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ZEXT_L"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 25
suid 54,0
)
)
uid 2036,0
)
*509 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "b"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 27
suid 56,0
)
)
uid 2040,0
)
*510 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dout"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 28
suid 57,0
)
)
uid 2042,0
)
*511 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cin"
t "std_logic"
o 29
suid 58,0
)
)
uid 2044,0
)
*512 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "intwdata"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 30
suid 60,0
)
)
uid 2046,0
)
*513 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "intwe"
t "std_logic"
o 31
suid 61,0
)
)
uid 2048,0
)
*514 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "intaddr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 32
suid 62,0
)
)
uid 2050,0
)
*515 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dout4"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 33
suid 63,0
)
)
uid 2052,0
)
*516 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "addrToRam"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 34
suid 64,0
)
)
uid 2517,0
)
*517 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataToRam"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 35
suid 65,0
)
)
uid 2519,0
)
*518 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ramrw_en"
t "std_logic"
o 36
suid 66,0
)
)
uid 2521,0
)
*519 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dout5"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 37
suid 67,0
)
)
uid 2523,0
)
*520 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataToMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 38
suid 68,0
)
)
uid 2525,0
)
*521 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "memw_en"
t "std_logic"
o 39
suid 69,0
)
)
uid 2527,0
)
*522 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "memr_en"
t "std_logic"
o 40
suid 70,0
)
)
uid 2529,0
)
*523 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "addrToMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 41
suid 71,0
)
)
uid 2531,0
)
*524 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ack"
t "std_logic"
o 42
suid 72,0
)
)
uid 2533,0
)
*525 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hDOut2"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 43
suid 73,0
)
)
uid 2535,0
)
*526 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ireq"
t "std_logic"
o 44
suid 74,0
)
)
uid 2537,0
)
*527 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ifilled"
t "std_logic"
o 45
suid 75,0
)
)
uid 2539,0
)
*528 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dfilled"
t "std_logic"
o 46
suid 76,0
)
)
uid 2541,0
)
*529 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wreq"
t "std_logic"
o 47
suid 77,0
)
)
uid 2543,0
)
*530 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rreq"
t "std_logic"
o 48
suid 78,0
)
)
uid 2545,0
)
*531 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "addrToMem1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 49
suid 79,0
)
)
uid 2547,0
)
*532 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "iaddr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 50
suid 80,0
)
)
uid 2549,0
)
*533 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dataToMem1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 51
suid 81,0
)
)
uid 2551,0
)
*534 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "o"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 51
suid 82,0
)
)
uid 2627,0
)
*535 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PC_mux1"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 52
suid 83,0
)
)
uid 2629,0
)
*536 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ddelay"
t "std_logic"
o 52
suid 84,0
)
)
uid 3147,0
)
*537 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "idelay"
t "std_logic"
o 53
suid 85,0
)
)
uid 3149,0
)
*538 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dcache_en"
t "std_logic"
o 54
suid 86,0
)
)
uid 3593,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*539 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *540 (MRCItem
litem &472
pos 54
dimension 20
)
uid 69,0
optionalChildren [
*541 (MRCItem
litem &473
pos 0
dimension 20
uid 70,0
)
*542 (MRCItem
litem &474
pos 1
dimension 23
uid 71,0
)
*543 (MRCItem
litem &475
pos 2
hidden 1
dimension 20
uid 72,0
)
*544 (MRCItem
litem &485
pos 0
dimension 20
uid 1989,0
)
*545 (MRCItem
litem &486
pos 1
dimension 20
uid 1991,0
)
*546 (MRCItem
litem &487
pos 2
dimension 20
uid 1993,0
)
*547 (MRCItem
litem &488
pos 3
dimension 20
uid 1995,0
)
*548 (MRCItem
litem &489
pos 4
dimension 20
uid 1997,0
)
*549 (MRCItem
litem &490
pos 5
dimension 20
uid 1999,0
)
*550 (MRCItem
litem &491
pos 6
dimension 20
uid 2001,0
)
*551 (MRCItem
litem &492
pos 7
dimension 20
uid 2003,0
)
*552 (MRCItem
litem &493
pos 8
dimension 20
uid 2005,0
)
*553 (MRCItem
litem &494
pos 9
dimension 20
uid 2007,0
)
*554 (MRCItem
litem &495
pos 10
dimension 20
uid 2011,0
)
*555 (MRCItem
litem &496
pos 11
dimension 20
uid 2013,0
)
*556 (MRCItem
litem &497
pos 12
dimension 20
uid 2015,0
)
*557 (MRCItem
litem &498
pos 13
dimension 20
uid 2017,0
)
*558 (MRCItem
litem &499
pos 14
dimension 20
uid 2019,0
)
*559 (MRCItem
litem &500
pos 15
dimension 20
uid 2021,0
)
*560 (MRCItem
litem &501
pos 16
dimension 20
uid 2023,0
)
*561 (MRCItem
litem &502
pos 17
dimension 20
uid 2025,0
)
*562 (MRCItem
litem &503
pos 18
dimension 20
uid 2027,0
)
*563 (MRCItem
litem &504
pos 19
dimension 20
uid 2029,0
)
*564 (MRCItem
litem &505
pos 20
dimension 20
uid 2031,0
)
*565 (MRCItem
litem &506
pos 21
dimension 20
uid 2033,0
)
*566 (MRCItem
litem &507
pos 22
dimension 20
uid 2035,0
)
*567 (MRCItem
litem &508
pos 23
dimension 20
uid 2037,0
)
*568 (MRCItem
litem &509
pos 24
dimension 20
uid 2041,0
)
*569 (MRCItem
litem &510
pos 25
dimension 20
uid 2043,0
)
*570 (MRCItem
litem &511
pos 26
dimension 20
uid 2045,0
)
*571 (MRCItem
litem &512
pos 27
dimension 20
uid 2047,0
)
*572 (MRCItem
litem &513
pos 28
dimension 20
uid 2049,0
)
*573 (MRCItem
litem &514
pos 29
dimension 20
uid 2051,0
)
*574 (MRCItem
litem &515
pos 30
dimension 20
uid 2053,0
)
*575 (MRCItem
litem &516
pos 31
dimension 20
uid 2518,0
)
*576 (MRCItem
litem &517
pos 32
dimension 20
uid 2520,0
)
*577 (MRCItem
litem &518
pos 33
dimension 20
uid 2522,0
)
*578 (MRCItem
litem &519
pos 34
dimension 20
uid 2524,0
)
*579 (MRCItem
litem &520
pos 35
dimension 20
uid 2526,0
)
*580 (MRCItem
litem &521
pos 36
dimension 20
uid 2528,0
)
*581 (MRCItem
litem &522
pos 37
dimension 20
uid 2530,0
)
*582 (MRCItem
litem &523
pos 38
dimension 20
uid 2532,0
)
*583 (MRCItem
litem &524
pos 39
dimension 20
uid 2534,0
)
*584 (MRCItem
litem &525
pos 40
dimension 20
uid 2536,0
)
*585 (MRCItem
litem &526
pos 41
dimension 20
uid 2538,0
)
*586 (MRCItem
litem &527
pos 42
dimension 20
uid 2540,0
)
*587 (MRCItem
litem &528
pos 43
dimension 20
uid 2542,0
)
*588 (MRCItem
litem &529
pos 44
dimension 20
uid 2544,0
)
*589 (MRCItem
litem &530
pos 45
dimension 20
uid 2546,0
)
*590 (MRCItem
litem &531
pos 46
dimension 20
uid 2548,0
)
*591 (MRCItem
litem &532
pos 47
dimension 20
uid 2550,0
)
*592 (MRCItem
litem &533
pos 48
dimension 20
uid 2552,0
)
*593 (MRCItem
litem &534
pos 49
dimension 20
uid 2628,0
)
*594 (MRCItem
litem &535
pos 50
dimension 20
uid 2630,0
)
*595 (MRCItem
litem &536
pos 51
dimension 20
uid 3148,0
)
*596 (MRCItem
litem &537
pos 52
dimension 20
uid 3150,0
)
*597 (MRCItem
litem &538
pos 53
dimension 20
uid 3594,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*598 (MRCItem
litem &476
pos 0
dimension 20
uid 74,0
)
*599 (MRCItem
litem &478
pos 1
dimension 50
uid 75,0
)
*600 (MRCItem
litem &479
pos 2
dimension 100
uid 76,0
)
*601 (MRCItem
litem &480
pos 3
dimension 50
uid 77,0
)
*602 (MRCItem
litem &481
pos 4
dimension 100
uid 78,0
)
*603 (MRCItem
litem &482
pos 5
dimension 100
uid 79,0
)
*604 (MRCItem
litem &483
pos 6
dimension 50
uid 80,0
)
*605 (MRCItem
litem &484
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *606 (LEmptyRow
)
uid 83,0
optionalChildren [
*607 (RefLabelRowHdr
)
*608 (TitleRowHdr
)
*609 (FilterRowHdr
)
*610 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*611 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*612 (GroupColHdr
tm "GroupColHdrMgr"
)
*613 (NameColHdr
tm "GenericNameColHdrMgr"
)
*614 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*615 (InitColHdr
tm "GenericValueColHdrMgr"
)
*616 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*617 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*618 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *619 (MRCItem
litem &606
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*620 (MRCItem
litem &607
pos 0
dimension 20
uid 98,0
)
*621 (MRCItem
litem &608
pos 1
dimension 23
uid 99,0
)
*622 (MRCItem
litem &609
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*623 (MRCItem
litem &610
pos 0
dimension 20
uid 102,0
)
*624 (MRCItem
litem &612
pos 1
dimension 50
uid 103,0
)
*625 (MRCItem
litem &613
pos 2
dimension 100
uid 104,0
)
*626 (MRCItem
litem &614
pos 3
dimension 100
uid 105,0
)
*627 (MRCItem
litem &615
pos 4
dimension 50
uid 106,0
)
*628 (MRCItem
litem &616
pos 5
dimension 50
uid 107,0
)
*629 (MRCItem
litem &617
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
