

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_float_multiply_loop'
================================================================
* Date:           Tue Oct 14 10:12:01 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    49158|    49158|  0.492 ms|  0.492 ms|  49158|  49158|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- float_multiply_loop  |    49156|    49156|         6|          1|          1|  49152|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_10 = load i16 %i" [activation_accelerator.cpp:401]   --->   Operation 12 'load' 'i_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.10ns)   --->   "%icmp_ln401 = icmp_eq  i16 %i_10, i16 49152" [activation_accelerator.cpp:401]   --->   Operation 13 'icmp' 'icmp_ln401' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 49152, i64 49152, i64 49152"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.85ns)   --->   "%add_ln401 = add i16 %i_10, i16 1" [activation_accelerator.cpp:401]   --->   Operation 15 'add' 'add_ln401' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln401 = br i1 %icmp_ln401, void %for.body.i.split, void %if.end72.loopexit.exitStub" [activation_accelerator.cpp:401]   --->   Operation 16 'br' 'br_ln401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln401 = zext i16 %i_10" [activation_accelerator.cpp:401]   --->   Operation 17 'zext' 'zext_ln401' <Predicate = (!icmp_ln401)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln401" [activation_accelerator.cpp:403]   --->   Operation 18 'getelementptr' 'x_addr' <Predicate = (!icmp_ln401)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (1.23ns)   --->   "%x_load = load i16 %x_addr" [activation_accelerator.cpp:403]   --->   Operation 19 'load' 'x_load' <Predicate = (!icmp_ln401)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49152> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i32 %y, i64 0, i64 %zext_ln401" [activation_accelerator.cpp:403]   --->   Operation 20 'getelementptr' 'y_addr' <Predicate = (!icmp_ln401)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.23ns)   --->   "%y_load = load i16 %y_addr" [activation_accelerator.cpp:403]   --->   Operation 21 'load' 'y_load' <Predicate = (!icmp_ln401)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49152> <RAM>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln401 = store i16 %add_ln401, i16 %i" [activation_accelerator.cpp:401]   --->   Operation 22 'store' 'store_ln401' <Predicate = (!icmp_ln401)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 23 [1/2] (1.23ns)   --->   "%x_load = load i16 %x_addr" [activation_accelerator.cpp:403]   --->   Operation 23 'load' 'x_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49152> <RAM>
ST_2 : Operation 24 [1/2] (1.23ns)   --->   "%y_load = load i16 %y_addr" [activation_accelerator.cpp:403]   --->   Operation 24 'load' 'y_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49152> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 25 [3/3] (7.01ns)   --->   "%mut = fmul i32 %x_load, i32 %y_load" [activation_accelerator.cpp:403]   --->   Operation 25 'fmul' 'mut' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 26 [2/3] (7.01ns)   --->   "%mut = fmul i32 %x_load, i32 %y_load" [activation_accelerator.cpp:403]   --->   Operation 26 'fmul' 'mut' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 27 [1/3] (7.01ns)   --->   "%mut = fmul i32 %x_load, i32 %y_load" [activation_accelerator.cpp:403]   --->   Operation 27 'fmul' 'mut' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%bitcast_ln405 = bitcast i32 %mut" [activation_accelerator.cpp:405]   --->   Operation 28 'bitcast' 'bitcast_ln405' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln405, i32 16, i32 31" [activation_accelerator.cpp:405]   --->   Operation 29 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (icmp_ln401)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.23>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln402 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [activation_accelerator.cpp:402]   --->   Operation 30 'specpipeline' 'specpipeline_ln402' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln401 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [activation_accelerator.cpp:401]   --->   Operation 31 'specloopname' 'specloopname_ln401' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%buf2_addr = getelementptr i16 %buf2, i64 0, i64 %zext_ln401" [activation_accelerator.cpp:405]   --->   Operation 32 'getelementptr' 'buf2_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (1.23ns)   --->   "%store_ln405 = store i16 %trunc_ln, i16 %buf2_addr" [activation_accelerator.cpp:405]   --->   Operation 33 'store' 'store_ln405' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 49152> <RAM>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln401 = br void %for.body.i" [activation_accelerator.cpp:401]   --->   Operation 34 'br' 'br_ln401' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 0100000]
store_ln0          (store            ) [ 0000000]
br_ln0             (br               ) [ 0000000]
i_10               (load             ) [ 0000000]
icmp_ln401         (icmp             ) [ 0111110]
empty              (speclooptripcount) [ 0000000]
add_ln401          (add              ) [ 0000000]
br_ln401           (br               ) [ 0000000]
zext_ln401         (zext             ) [ 0111111]
x_addr             (getelementptr    ) [ 0110000]
y_addr             (getelementptr    ) [ 0110000]
store_ln401        (store            ) [ 0000000]
x_load             (load             ) [ 0101110]
y_load             (load             ) [ 0101110]
mut                (fmul             ) [ 0000000]
bitcast_ln405      (bitcast          ) [ 0000000]
trunc_ln           (partselect       ) [ 0100001]
specpipeline_ln402 (specpipeline     ) [ 0000000]
specloopname_ln401 (specloopname     ) [ 0000000]
buf2_addr          (getelementptr    ) [ 0000000]
store_ln405        (store            ) [ 0000000]
br_ln401           (br               ) [ 0000000]
ret_ln0            (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buf2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="i_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="x_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="16" slack="0"/>
<pin id="44" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/1 "/>
</bind>
</comp>

<comp id="47" class="1004" name="grp_access_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="16" slack="0"/>
<pin id="49" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="50" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="51" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="y_addr_gep_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="32" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="16" slack="0"/>
<pin id="57" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_access_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="63" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="64" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="buf2_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="16" slack="5"/>
<pin id="70" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf2_addr/6 "/>
</bind>
</comp>

<comp id="73" class="1004" name="store_ln405_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="16" slack="0"/>
<pin id="75" dir="0" index="1" bw="16" slack="1"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln405/6 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="1"/>
<pin id="81" dir="0" index="1" bw="32" slack="1"/>
<pin id="82" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mut/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln0_store_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="16" slack="0"/>
<pin id="86" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="i_10_load_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_10/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="icmp_ln401_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="16" slack="0"/>
<pin id="93" dir="0" index="1" bw="15" slack="0"/>
<pin id="94" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln401/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="add_ln401_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="16" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln401/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="zext_ln401_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="16" slack="0"/>
<pin id="105" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln401/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln401_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="0" index="1" bw="16" slack="0"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln401/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="bitcast_ln405_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln405/5 "/>
</bind>
</comp>

<comp id="118" class="1004" name="trunc_ln_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="6" slack="0"/>
<pin id="122" dir="0" index="3" bw="6" slack="0"/>
<pin id="123" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/5 "/>
</bind>
</comp>

<comp id="128" class="1005" name="i_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="135" class="1005" name="icmp_ln401_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="4"/>
<pin id="137" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln401 "/>
</bind>
</comp>

<comp id="139" class="1005" name="zext_ln401_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="5"/>
<pin id="141" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln401 "/>
</bind>
</comp>

<comp id="144" class="1005" name="x_addr_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="1"/>
<pin id="146" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="149" class="1005" name="y_addr_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="1"/>
<pin id="151" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_addr "/>
</bind>
</comp>

<comp id="154" class="1005" name="x_load_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="1"/>
<pin id="156" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_load "/>
</bind>
</comp>

<comp id="159" class="1005" name="y_load_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="1"/>
<pin id="161" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_load "/>
</bind>
</comp>

<comp id="164" class="1005" name="trunc_ln_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="1"/>
<pin id="166" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="18" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="52"><net_src comp="40" pin="3"/><net_sink comp="47" pin=0"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="18" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="65"><net_src comp="53" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="18" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="95"><net_src comp="88" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="10" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="101"><net_src comp="88" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="106"><net_src comp="88" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="108"><net_src comp="103" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="113"><net_src comp="97" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="117"><net_src comp="79" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="20" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="114" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="126"><net_src comp="22" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="127"><net_src comp="24" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="131"><net_src comp="36" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="133"><net_src comp="128" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="134"><net_src comp="128" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="138"><net_src comp="91" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="103" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="147"><net_src comp="40" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="152"><net_src comp="53" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="157"><net_src comp="47" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="162"><net_src comp="60" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="167"><net_src comp="118" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="73" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf2 | {6 }
 - Input state : 
	Port: activation_accelerator_Pipeline_float_multiply_loop : x | {1 2 }
	Port: activation_accelerator_Pipeline_float_multiply_loop : y | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_10 : 1
		icmp_ln401 : 2
		add_ln401 : 2
		br_ln401 : 3
		zext_ln401 : 2
		x_addr : 3
		x_load : 4
		y_addr : 3
		y_load : 4
		store_ln401 : 3
	State 2
	State 3
	State 4
	State 5
		bitcast_ln405 : 1
		trunc_ln : 2
	State 6
		store_ln405 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|   fmul   |     grp_fu_79     |    3    |   128   |   135   |
|----------|-------------------|---------|---------|---------|
|    add   |  add_ln401_fu_97  |    0    |    0    |    23   |
|----------|-------------------|---------|---------|---------|
|   icmp   |  icmp_ln401_fu_91 |    0    |    0    |    13   |
|----------|-------------------|---------|---------|---------|
|   zext   | zext_ln401_fu_103 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|partselect|  trunc_ln_fu_118  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    3    |   128   |   171   |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|     i_reg_128    |   16   |
|icmp_ln401_reg_135|    1   |
| trunc_ln_reg_164 |   16   |
|  x_addr_reg_144  |   16   |
|  x_load_reg_154  |   32   |
|  y_addr_reg_149  |   16   |
|  y_load_reg_159  |   32   |
|zext_ln401_reg_139|   64   |
+------------------+--------+
|       Total      |   193  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_47 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_60 |  p0  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  0.854  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   128  |   171  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   193  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    0   |   321  |   189  |
+-----------+--------+--------+--------+--------+
