// Seed: 2403452300
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7, id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  reg id_6, id_7, id_8, id_9, id_10, id_11, id_12;
  reg id_13 = 1 == id_6;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_5,
      id_2,
      id_2,
      id_2
  );
  always @(id_9 or posedge id_7 - id_12) id_13 = #0 id_8;
endmodule
