#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Nov  2 16:06:37 2023
# Process ID: 20616
# Current directory: D:/CPU_design/lab/lab3/cache_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10152 D:\CPU_design\lab\lab3\cache_test\cache_test.xpr
# Log file: D:/CPU_design/lab/lab3/cache_test/vivado.log
# Journal file: D:/CPU_design/lab/lab3/cache_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CPU_design/lab/lab3/cache_test/cache_test.xpr
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
close [ open D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/new/cache.v w ]
add_files D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/new/cache.v
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs blk_mem_gen_0_synth_1 -jobs 4
wait_on_run blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/CPU_design/lab/lab3/cache_test/cache_test.ip_user_files/sim_scripts -ip_user_files_dir D:/CPU_design/lab/lab3/cache_test/cache_test.ip_user_files -ipstatic_source_dir D:/CPU_design/lab/lab3/cache_test/cache_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CPU_design/lab/lab3/cache_test/cache_test.cache/compile_simlib/modelsim} {questa=D:/CPU_design/lab/lab3/cache_test/cache_test.cache/compile_simlib/questa} {riviera=D:/CPU_design/lab/lab3/cache_test/cache_test.cache/compile_simlib/riviera} {activehdl=D:/CPU_design/lab/lab3/cache_test/cache_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_0 d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
file delete -force d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/blk_mem_gen_0
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name BRAM_0 -dir d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {BRAM_0} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips BRAM_0]
generate_target {instantiation_template} [get_files d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/BRAM_0/BRAM_0.xci]
generate_target all [get_files  d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/BRAM_0/BRAM_0.xci]
catch { config_ip_cache -export [get_ips -all BRAM_0] }
export_ip_user_files -of_objects [get_files d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/BRAM_0/BRAM_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/BRAM_0/BRAM_0.xci]
launch_runs BRAM_0_synth_1 -jobs 4
wait_on_run BRAM_0_synth_1
export_simulation -of_objects [get_files d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/BRAM_0/BRAM_0.xci] -directory D:/CPU_design/lab/lab3/cache_test/cache_test.ip_user_files/sim_scripts -ip_user_files_dir D:/CPU_design/lab/lab3/cache_test/cache_test.ip_user_files -ipstatic_source_dir D:/CPU_design/lab/lab3/cache_test/cache_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CPU_design/lab/lab3/cache_test/cache_test.cache/compile_simlib/modelsim} {questa=D:/CPU_design/lab/lab3/cache_test/cache_test.cache/compile_simlib/questa} {riviera=D:/CPU_design/lab/lab3/cache_test/cache_test.cache/compile_simlib/riviera} {activehdl=D:/CPU_design/lab/lab3/cache_test/cache_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_example_project -force -dir D:/CPU_design/lab/lab3 [get_ips  BRAM_0]
report_ip_status -name ip_status 
report_ip_status -name ip_status 
export_ip_user_files -of_objects  [get_files d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/BRAM_0/BRAM_0.xci] -no_script -reset -force -quiet
remove_files  -fileset BRAM_0 d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/BRAM_0/BRAM_0.xci
file delete -force d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/BRAM_0
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name BRAM -dir d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {BRAM} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips BRAM]
generate_target {instantiation_template} [get_files d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/BRAM/BRAM.xci]
generate_target all [get_files  d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/BRAM/BRAM.xci]
catch { config_ip_cache -export [get_ips -all BRAM] }
export_ip_user_files -of_objects [get_files d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/BRAM/BRAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/BRAM/BRAM.xci]
export_simulation -of_objects [get_files d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/BRAM/BRAM.xci] -directory D:/CPU_design/lab/lab3/cache_test/cache_test.ip_user_files/sim_scripts -ip_user_files_dir D:/CPU_design/lab/lab3/cache_test/cache_test.ip_user_files -ipstatic_source_dir D:/CPU_design/lab/lab3/cache_test/cache_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CPU_design/lab/lab3/cache_test/cache_test.cache/compile_simlib/modelsim} {questa=D:/CPU_design/lab/lab3/cache_test/cache_test.cache/compile_simlib/questa} {riviera=D:/CPU_design/lab/lab3/cache_test/cache_test.cache/compile_simlib/riviera} {activehdl=D:/CPU_design/lab/lab3/cache_test/cache_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
close [ open D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/new/icache_tagv_table.v w ]
add_files D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/new/icache_tagv_table.v
update_compile_order -fileset sources_1
close [ open D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/new/LRU_flag.v w ]
add_files D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/new/LRU_flag.v
update_compile_order -fileset sources_1
close [ open D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/new/getPCaddr.v w ]
add_files D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/new/getPCaddr.v
update_compile_order -fileset sources_1
close [ open D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/new/pip_REGs.v w ]
add_files D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/new/pip_REGs.v
update_compile_order -fileset sources_1
close [ open D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/new/visit_MEM.v w ]
add_files D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/new/visit_MEM.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/new/visit_MEM.v] -no_script -reset -force -quiet
remove_files  D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/new/visit_MEM.v
file delete -force D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/new/visit_MEM.v
export_ip_user_files -of_objects  [get_files D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/new/LRU_flag.v] -no_script -reset -force -quiet
remove_files  D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/new/LRU_flag.v
file delete -force D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/new/LRU_flag.v
