

================================================================
== Vitis HLS Report for 'preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_AND_ONE'
================================================================
* Date:           Sat Nov  1 16:09:41 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  9.00 ns|  5.699 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       16|       16|  0.144 us|  0.144 us|   15|   15|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_SHA256_GEN_COPY_TAIL_AND_ONE  |       14|       14|         2|          1|          1|    14|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:160]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%b = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 6 'alloca' 'b' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%b_16 = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 7 'alloca' 'b_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%b_4 = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 8 'alloca' 'b_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%b_5 = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 9 'alloca' 'b_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%b_6 = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 10 'alloca' 'b_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%b_7 = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 11 'alloca' 'b_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%b_8 = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 12 'alloca' 'b_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%b_9 = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 13 'alloca' 'b_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%b_10 = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 14 'alloca' 'b_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%b_11 = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 15 'alloca' 'b_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%b_12 = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 16 'alloca' 'b_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%b_13 = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 17 'alloca' 'b_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%b_14 = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 18 'alloca' 'b_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%b_15 = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 19 'alloca' 'b_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %mergeKipadStrm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mergeKipadStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%len_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %len" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:82]   --->   Operation 22 'read' 'len_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_cast_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_cast" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:82]   --->   Operation 23 'read' 'p_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln160 = store i4 0, i4 %i" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:160]   --->   Operation 24 'store' 'store_ln160' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln160 = br void %for.body87" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:160]   --->   Operation 25 'br' 'br_ln160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:160]   --->   Operation 26 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.73ns)   --->   "%icmp_ln160 = icmp_eq  i4 %i_1, i4 14" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:160]   --->   Operation 27 'icmp' 'icmp_ln160' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.73ns)   --->   "%add_ln160 = add i4 %i_1, i4 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:160]   --->   Operation 28 'add' 'add_ln160' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln160 = br i1 %icmp_ln160, void %for.body87.split, void %do.end223.exitStub" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:160]   --->   Operation 29 'br' 'br_ln160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln161 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:161]   --->   Operation 30 'specpipeline' 'specpipeline_ln161' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln156 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln156' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln160 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:160]   --->   Operation 32 'specloopname' 'specloopname_ln160' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.73ns)   --->   "%icmp_ln162 = icmp_ult  i4 %i_1, i4 %p_cast_read" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:162]   --->   Operation 33 'icmp' 'icmp_ln162' <Predicate = (!icmp_ln160)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln162 = br i1 %icmp_ln162, void %if.else118, void %do.end117" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:162]   --->   Operation 34 'br' 'br_ln162' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.73ns)   --->   "%icmp_ln170 = icmp_ugt  i4 %i_1, i4 %p_cast_read" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:170]   --->   Operation 35 'icmp' 'icmp_ln170' <Predicate = (!icmp_ln160 & !icmp_ln162)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln170 = br i1 %icmp_ln170, void %if.else126, void %if.then122" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:170]   --->   Operation 36 'br' 'br_ln170' <Predicate = (!icmp_ln160 & !icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.56ns)   --->   "%switch_ln176 = switch i2 %len_read, void %if.else173, i2 0, void %if.then131, i2 1, void %if.then137, i2 2, void %if.then154" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:176]   --->   Operation 37 'switch' 'switch_ln176' <Predicate = (!icmp_ln160 & !icmp_ln162 & !icmp_ln170)> <Delay = 1.56>
ST_1 : Operation 38 [1/1] (1.73ns)   --->   "%switch_ln187 = switch i4 %i_1, void %arrayidx17221.case.13, i4 0, void %arrayidx17221.case.0, i4 1, void %arrayidx17221.case.1, i4 2, void %arrayidx17221.case.2, i4 3, void %arrayidx17221.case.3, i4 4, void %arrayidx17221.case.4, i4 5, void %arrayidx17221.case.5, i4 6, void %arrayidx17221.case.6, i4 7, void %arrayidx17221.case.7, i4 8, void %arrayidx17221.case.8, i4 9, void %arrayidx17221.case.9, i4 10, void %arrayidx17221.case.10, i4 11, void %arrayidx17221.case.11, i4 12, void %if.then154.for.inc203_crit_edge" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:187]   --->   Operation 38 'switch' 'switch_ln187' <Predicate = (!icmp_ln160 & !icmp_ln162 & !icmp_ln170 & len_read == 2)> <Delay = 1.73>
ST_1 : Operation 39 [1/1] (1.73ns)   --->   "%switch_ln182 = switch i4 %i_1, void %arrayidx15122.case.13, i4 0, void %arrayidx15122.case.0, i4 1, void %arrayidx15122.case.1, i4 2, void %arrayidx15122.case.2, i4 3, void %arrayidx15122.case.3, i4 4, void %arrayidx15122.case.4, i4 5, void %arrayidx15122.case.5, i4 6, void %arrayidx15122.case.6, i4 7, void %arrayidx15122.case.7, i4 8, void %arrayidx15122.case.8, i4 9, void %arrayidx15122.case.9, i4 10, void %arrayidx15122.case.10, i4 11, void %arrayidx15122.case.11, i4 12, void %if.then137.for.inc203_crit_edge" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:182]   --->   Operation 39 'switch' 'switch_ln182' <Predicate = (!icmp_ln160 & !icmp_ln162 & !icmp_ln170 & len_read == 1)> <Delay = 1.73>
ST_1 : Operation 40 [1/1] (1.73ns)   --->   "%switch_ln177 = switch i4 %i_1, void %arrayidx13423.case.13, i4 0, void %arrayidx13423.case.0, i4 1, void %arrayidx13423.case.1, i4 2, void %arrayidx13423.case.2, i4 3, void %arrayidx13423.case.3, i4 4, void %arrayidx13423.case.4, i4 5, void %arrayidx13423.case.5, i4 6, void %arrayidx13423.case.6, i4 7, void %arrayidx13423.case.7, i4 8, void %arrayidx13423.case.8, i4 9, void %arrayidx13423.case.9, i4 10, void %arrayidx13423.case.10, i4 11, void %arrayidx13423.case.11, i4 12, void %if.then131.for.inc203_crit_edge" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:177]   --->   Operation 40 'switch' 'switch_ln177' <Predicate = (!icmp_ln160 & !icmp_ln162 & !icmp_ln170 & len_read == 0)> <Delay = 1.73>
ST_1 : Operation 41 [1/1] (1.73ns)   --->   "%switch_ln192 = switch i4 %i_1, void %arrayidx19520.case.13, i4 0, void %arrayidx19520.case.0, i4 1, void %arrayidx19520.case.1, i4 2, void %arrayidx19520.case.2, i4 3, void %arrayidx19520.case.3, i4 4, void %arrayidx19520.case.4, i4 5, void %arrayidx19520.case.5, i4 6, void %arrayidx19520.case.6, i4 7, void %arrayidx19520.case.7, i4 8, void %arrayidx19520.case.8, i4 9, void %arrayidx19520.case.9, i4 10, void %arrayidx19520.case.10, i4 11, void %arrayidx19520.case.11, i4 12, void %if.else173.for.inc203_crit_edge" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:192]   --->   Operation 41 'switch' 'switch_ln192' <Predicate = (!icmp_ln160 & !icmp_ln162 & !icmp_ln170 & len_read == 3)> <Delay = 1.73>
ST_1 : Operation 42 [1/1] (1.73ns)   --->   "%switch_ln172 = switch i4 %i_1, void %arrayidx12524.case.13, i4 12, void %if.then122.for.inc203_crit_edge, i4 1, void %arrayidx12524.case.1, i4 2, void %arrayidx12524.case.2, i4 3, void %arrayidx12524.case.3, i4 4, void %arrayidx12524.case.4, i4 5, void %arrayidx12524.case.5, i4 6, void %arrayidx12524.case.6, i4 7, void %arrayidx12524.case.7, i4 8, void %arrayidx12524.case.8, i4 9, void %arrayidx12524.case.9, i4 10, void %arrayidx12524.case.10, i4 11, void %arrayidx12524.case.11" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:172]   --->   Operation 42 'switch' 'switch_ln172' <Predicate = (!icmp_ln160 & !icmp_ln162 & icmp_ln170)> <Delay = 1.73>
ST_1 : Operation 43 [1/1] (1.73ns)   --->   "%switch_ln168 = switch i4 %i_1, void %arrayidx11426.case.0, i4 12, void %do.end117.for.inc203_crit_edge, i4 1, void %arrayidx11426.case.1, i4 2, void %arrayidx11426.case.2, i4 3, void %arrayidx11426.case.3, i4 4, void %arrayidx11426.case.4, i4 5, void %arrayidx11426.case.5, i4 6, void %arrayidx11426.case.6, i4 7, void %arrayidx11426.case.7, i4 8, void %arrayidx11426.case.8, i4 9, void %arrayidx11426.case.9, i4 10, void %arrayidx11426.case.10, i4 11, void %arrayidx11426.case.11" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:168]   --->   Operation 43 'switch' 'switch_ln168' <Predicate = (!icmp_ln160 & icmp_ln162)> <Delay = 1.73>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln160 = store i4 %add_ln160, i4 %i" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:160]   --->   Operation 44 'store' 'store_ln160' <Predicate = (!icmp_ln160)> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln160 = br void %for.body87" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:160]   --->   Operation 45 'br' 'br_ln160' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%b_load = load i32 %b"   --->   Operation 228 'load' 'b_load' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%b_16_load = load i32 %b_16"   --->   Operation 229 'load' 'b_16_load' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%b_4_load = load i32 %b_4"   --->   Operation 230 'load' 'b_4_load' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%b_5_load = load i32 %b_5"   --->   Operation 231 'load' 'b_5_load' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%b_6_load = load i32 %b_6"   --->   Operation 232 'load' 'b_6_load' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%b_7_load = load i32 %b_7"   --->   Operation 233 'load' 'b_7_load' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%b_8_load = load i32 %b_8"   --->   Operation 234 'load' 'b_8_load' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%b_9_load = load i32 %b_9"   --->   Operation 235 'load' 'b_9_load' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%b_10_load = load i32 %b_10"   --->   Operation 236 'load' 'b_10_load' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%b_11_load = load i32 %b_11"   --->   Operation 237 'load' 'b_11_load' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%b_12_load = load i32 %b_12"   --->   Operation 238 'load' 'b_12_load' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%b_13_load = load i32 %b_13"   --->   Operation 239 'load' 'b_13_load' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%b_14_load = load i32 %b_14"   --->   Operation 240 'load' 'b_14_load' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%b_15_load = load i32 %b_15"   --->   Operation 241 'load' 'b_15_load' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %b_16_out, i32 %b_16_load"   --->   Operation 242 'write' 'write_ln0' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %b_15_out, i32 %b_15_load"   --->   Operation 243 'write' 'write_ln0' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %b_14_out, i32 %b_14_load"   --->   Operation 244 'write' 'write_ln0' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %b_13_out, i32 %b_13_load"   --->   Operation 245 'write' 'write_ln0' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %b_12_out, i32 %b_12_load"   --->   Operation 246 'write' 'write_ln0' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %b_11_out, i32 %b_11_load"   --->   Operation 247 'write' 'write_ln0' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %b_10_out, i32 %b_10_load"   --->   Operation 248 'write' 'write_ln0' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %b_9_out, i32 %b_9_load"   --->   Operation 249 'write' 'write_ln0' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %b_8_out, i32 %b_8_load"   --->   Operation 250 'write' 'write_ln0' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %b_7_out, i32 %b_7_load"   --->   Operation 251 'write' 'write_ln0' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %b_6_out, i32 %b_6_load"   --->   Operation 252 'write' 'write_ln0' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %b_5_out, i32 %b_5_load"   --->   Operation 253 'write' 'write_ln0' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %b_4_out, i32 %b_4_load"   --->   Operation 254 'write' 'write_ln0' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %b_out, i32 %b_load"   --->   Operation 255 'write' 'write_ln0' <Predicate = (icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 256 'ret' 'ret_ln0' <Predicate = (icmp_ln160)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.69>
ST_2 : Operation 46 [1/1] ( I:3.63ns O:3.63ns )   --->   "%l_26 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mergeKipadStrm" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:184]   --->   Operation 46 'read' 'l_26' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 2)> <Delay = 3.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 79 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_26, i32 8, i32 15" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:186]   --->   Operation 47 'partselect' 'tmp_2' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 2)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln187 = trunc i32 %l_26" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:187]   --->   Operation 48 'trunc' 'trunc_ln187' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 2)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%b_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i16, i8 %trunc_ln187, i8 %tmp_2, i16 32768" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:187]   --->   Operation 49 'bitconcatenate' 'b_2' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 2)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %b_2, i32 %b_15" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 50 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 2 & i_1 == 12)> <Delay = 2.06>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln187 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:187]   --->   Operation 51 'br' 'br_ln187' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 2 & i_1 == 12)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %b_2, i32 %b_14" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 52 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 2 & i_1 == 11)> <Delay = 2.06>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln187 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:187]   --->   Operation 53 'br' 'br_ln187' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 2 & i_1 == 11)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %b_2, i32 %b_13" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 54 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 2 & i_1 == 10)> <Delay = 2.06>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln187 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:187]   --->   Operation 55 'br' 'br_ln187' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 2 & i_1 == 10)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %b_2, i32 %b_12" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 56 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 2 & i_1 == 9)> <Delay = 2.06>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln187 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:187]   --->   Operation 57 'br' 'br_ln187' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 2 & i_1 == 9)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %b_2, i32 %b_11" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 58 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 2 & i_1 == 8)> <Delay = 2.06>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln187 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:187]   --->   Operation 59 'br' 'br_ln187' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 2 & i_1 == 8)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %b_2, i32 %b_10" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 60 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 2 & i_1 == 7)> <Delay = 2.06>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln187 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:187]   --->   Operation 61 'br' 'br_ln187' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 2 & i_1 == 7)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %b_2, i32 %b_9" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 62 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 2 & i_1 == 6)> <Delay = 2.06>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln187 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:187]   --->   Operation 63 'br' 'br_ln187' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 2 & i_1 == 6)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %b_2, i32 %b_8" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 64 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 2 & i_1 == 5)> <Delay = 2.06>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln187 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:187]   --->   Operation 65 'br' 'br_ln187' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 2 & i_1 == 5)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %b_2, i32 %b_7" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 66 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 2 & i_1 == 4)> <Delay = 2.06>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln187 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:187]   --->   Operation 67 'br' 'br_ln187' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 2 & i_1 == 4)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %b_2, i32 %b_6" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 68 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 2 & i_1 == 3)> <Delay = 2.06>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln187 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:187]   --->   Operation 69 'br' 'br_ln187' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 2 & i_1 == 3)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %b_2, i32 %b_5" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 70 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 2 & i_1 == 2)> <Delay = 2.06>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln187 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:187]   --->   Operation 71 'br' 'br_ln187' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 2 & i_1 == 2)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %b_2, i32 %b_4" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 72 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 2 & i_1 == 1)> <Delay = 2.06>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln187 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:187]   --->   Operation 73 'br' 'br_ln187' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 2 & i_1 == 1)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.94ns)   --->   "%store_ln156 = store i32 %b_2, i32 %b" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 74 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 2 & i_1 == 0)> <Delay = 1.94>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln187 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:187]   --->   Operation 75 'br' 'br_ln187' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 2 & i_1 == 0)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (1.94ns)   --->   "%store_ln156 = store i32 %b_2, i32 %b_16" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 76 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 2 & i_1 == 15) | (!icmp_ln162 & !icmp_ln170 & len_read == 2 & i_1 == 14) | (!icmp_ln162 & !icmp_ln170 & len_read == 2 & i_1 == 13)> <Delay = 1.94>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln187 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:187]   --->   Operation 77 'br' 'br_ln187' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 2 & i_1 == 15) | (!icmp_ln162 & !icmp_ln170 & len_read == 2 & i_1 == 14) | (!icmp_ln162 & !icmp_ln170 & len_read == 2 & i_1 == 13)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] ( I:3.63ns O:3.63ns )   --->   "%l_25 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mergeKipadStrm" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:179]   --->   Operation 78 'read' 'l_25' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 1)> <Delay = 3.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 79 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln181 = trunc i32 %l_25" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:181]   --->   Operation 79 'trunc' 'trunc_ln181' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 1)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%b_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i24, i8 %trunc_ln181, i24 8388608" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:182]   --->   Operation 80 'bitconcatenate' 'b_1' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 1)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %b_1, i32 %b_15" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 81 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 1 & i_1 == 12)> <Delay = 2.06>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln182 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:182]   --->   Operation 82 'br' 'br_ln182' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 1 & i_1 == 12)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %b_1, i32 %b_14" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 83 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 1 & i_1 == 11)> <Delay = 2.06>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln182 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:182]   --->   Operation 84 'br' 'br_ln182' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 1 & i_1 == 11)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %b_1, i32 %b_13" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 85 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 1 & i_1 == 10)> <Delay = 2.06>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln182 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:182]   --->   Operation 86 'br' 'br_ln182' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 1 & i_1 == 10)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %b_1, i32 %b_12" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 87 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 1 & i_1 == 9)> <Delay = 2.06>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln182 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:182]   --->   Operation 88 'br' 'br_ln182' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 1 & i_1 == 9)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %b_1, i32 %b_11" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 89 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 1 & i_1 == 8)> <Delay = 2.06>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln182 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:182]   --->   Operation 90 'br' 'br_ln182' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 1 & i_1 == 8)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %b_1, i32 %b_10" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 91 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 1 & i_1 == 7)> <Delay = 2.06>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln182 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:182]   --->   Operation 92 'br' 'br_ln182' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 1 & i_1 == 7)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %b_1, i32 %b_9" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 93 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 1 & i_1 == 6)> <Delay = 2.06>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln182 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:182]   --->   Operation 94 'br' 'br_ln182' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 1 & i_1 == 6)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %b_1, i32 %b_8" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 95 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 1 & i_1 == 5)> <Delay = 2.06>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln182 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:182]   --->   Operation 96 'br' 'br_ln182' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 1 & i_1 == 5)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %b_1, i32 %b_7" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 97 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 1 & i_1 == 4)> <Delay = 2.06>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln182 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:182]   --->   Operation 98 'br' 'br_ln182' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 1 & i_1 == 4)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %b_1, i32 %b_6" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 99 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 1 & i_1 == 3)> <Delay = 2.06>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln182 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:182]   --->   Operation 100 'br' 'br_ln182' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 1 & i_1 == 3)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %b_1, i32 %b_5" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 101 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 1 & i_1 == 2)> <Delay = 2.06>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln182 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:182]   --->   Operation 102 'br' 'br_ln182' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 1 & i_1 == 2)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %b_1, i32 %b_4" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 103 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 1 & i_1 == 1)> <Delay = 2.06>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln182 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:182]   --->   Operation 104 'br' 'br_ln182' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 1 & i_1 == 1)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (1.94ns)   --->   "%store_ln156 = store i32 %b_1, i32 %b" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 105 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 1 & i_1 == 0)> <Delay = 1.94>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln182 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:182]   --->   Operation 106 'br' 'br_ln182' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 1 & i_1 == 0)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (1.94ns)   --->   "%store_ln156 = store i32 %b_1, i32 %b_16" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 107 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 1 & i_1 == 15) | (!icmp_ln162 & !icmp_ln170 & len_read == 1 & i_1 == 14) | (!icmp_ln162 & !icmp_ln170 & len_read == 1 & i_1 == 13)> <Delay = 1.94>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln182 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:182]   --->   Operation 108 'br' 'br_ln182' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 1 & i_1 == 15) | (!icmp_ln162 & !icmp_ln170 & len_read == 1 & i_1 == 14) | (!icmp_ln162 & !icmp_ln170 & len_read == 1 & i_1 == 13)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 2147483648, i32 %b_15" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 109 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 0 & i_1 == 12)> <Delay = 2.06>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln177 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:177]   --->   Operation 110 'br' 'br_ln177' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 0 & i_1 == 12)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 2147483648, i32 %b_14" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 111 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 0 & i_1 == 11)> <Delay = 2.06>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln177 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:177]   --->   Operation 112 'br' 'br_ln177' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 0 & i_1 == 11)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 2147483648, i32 %b_13" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 113 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 0 & i_1 == 10)> <Delay = 2.06>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln177 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:177]   --->   Operation 114 'br' 'br_ln177' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 0 & i_1 == 10)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 2147483648, i32 %b_12" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 115 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 0 & i_1 == 9)> <Delay = 2.06>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln177 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:177]   --->   Operation 116 'br' 'br_ln177' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 0 & i_1 == 9)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 2147483648, i32 %b_11" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 117 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 0 & i_1 == 8)> <Delay = 2.06>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln177 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:177]   --->   Operation 118 'br' 'br_ln177' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 0 & i_1 == 8)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 2147483648, i32 %b_10" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 119 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 0 & i_1 == 7)> <Delay = 2.06>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln177 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:177]   --->   Operation 120 'br' 'br_ln177' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 0 & i_1 == 7)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 2147483648, i32 %b_9" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 121 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 0 & i_1 == 6)> <Delay = 2.06>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln177 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:177]   --->   Operation 122 'br' 'br_ln177' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 0 & i_1 == 6)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 2147483648, i32 %b_8" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 123 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 0 & i_1 == 5)> <Delay = 2.06>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln177 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:177]   --->   Operation 124 'br' 'br_ln177' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 0 & i_1 == 5)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 2147483648, i32 %b_7" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 125 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 0 & i_1 == 4)> <Delay = 2.06>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln177 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:177]   --->   Operation 126 'br' 'br_ln177' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 0 & i_1 == 4)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 2147483648, i32 %b_6" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 127 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 0 & i_1 == 3)> <Delay = 2.06>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln177 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:177]   --->   Operation 128 'br' 'br_ln177' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 0 & i_1 == 3)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 2147483648, i32 %b_5" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 129 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 0 & i_1 == 2)> <Delay = 2.06>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln177 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:177]   --->   Operation 130 'br' 'br_ln177' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 0 & i_1 == 2)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 2147483648, i32 %b_4" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 131 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 0 & i_1 == 1)> <Delay = 2.06>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln177 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:177]   --->   Operation 132 'br' 'br_ln177' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 0 & i_1 == 1)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (1.94ns)   --->   "%store_ln156 = store i32 2147483648, i32 %b" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 133 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 0 & i_1 == 0)> <Delay = 1.94>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln177 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:177]   --->   Operation 134 'br' 'br_ln177' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 0 & i_1 == 0)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (1.94ns)   --->   "%store_ln156 = store i32 2147483648, i32 %b_16" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 135 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 0 & i_1 == 15) | (!icmp_ln162 & !icmp_ln170 & len_read == 0 & i_1 == 14) | (!icmp_ln162 & !icmp_ln170 & len_read == 0 & i_1 == 13)> <Delay = 1.94>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln177 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:177]   --->   Operation 136 'br' 'br_ln177' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 0 & i_1 == 15) | (!icmp_ln162 & !icmp_ln170 & len_read == 0 & i_1 == 14) | (!icmp_ln162 & !icmp_ln170 & len_read == 0 & i_1 == 13)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] ( I:3.63ns O:3.63ns )   --->   "%l_24 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mergeKipadStrm" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:189]   --->   Operation 137 'read' 'l_24' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 3)> <Delay = 3.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 79 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_24, i32 8, i32 15" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:191]   --->   Operation 138 'partselect' 'tmp_s' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 3)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l_24, i32 16, i32 23" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:192]   --->   Operation 139 'partselect' 'tmp_1' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 3)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln192 = trunc i32 %l_24" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:192]   --->   Operation 140 'trunc' 'trunc_ln192' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 3)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%b_18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %trunc_ln192, i8 %tmp_s, i8 %tmp_1, i8 128" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:192]   --->   Operation 141 'bitconcatenate' 'b_18' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 3)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %b_18, i32 %b_15" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 142 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 3 & i_1 == 12)> <Delay = 2.06>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln192 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:192]   --->   Operation 143 'br' 'br_ln192' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 3 & i_1 == 12)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %b_18, i32 %b_14" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 144 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 3 & i_1 == 11)> <Delay = 2.06>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln192 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:192]   --->   Operation 145 'br' 'br_ln192' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 3 & i_1 == 11)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %b_18, i32 %b_13" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 146 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 3 & i_1 == 10)> <Delay = 2.06>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln192 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:192]   --->   Operation 147 'br' 'br_ln192' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 3 & i_1 == 10)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %b_18, i32 %b_12" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 148 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 3 & i_1 == 9)> <Delay = 2.06>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln192 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:192]   --->   Operation 149 'br' 'br_ln192' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 3 & i_1 == 9)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %b_18, i32 %b_11" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 150 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 3 & i_1 == 8)> <Delay = 2.06>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln192 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:192]   --->   Operation 151 'br' 'br_ln192' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 3 & i_1 == 8)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %b_18, i32 %b_10" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 152 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 3 & i_1 == 7)> <Delay = 2.06>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln192 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:192]   --->   Operation 153 'br' 'br_ln192' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 3 & i_1 == 7)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %b_18, i32 %b_9" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 154 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 3 & i_1 == 6)> <Delay = 2.06>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln192 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:192]   --->   Operation 155 'br' 'br_ln192' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 3 & i_1 == 6)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %b_18, i32 %b_8" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 156 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 3 & i_1 == 5)> <Delay = 2.06>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln192 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:192]   --->   Operation 157 'br' 'br_ln192' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 3 & i_1 == 5)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %b_18, i32 %b_7" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 158 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 3 & i_1 == 4)> <Delay = 2.06>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln192 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:192]   --->   Operation 159 'br' 'br_ln192' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 3 & i_1 == 4)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %b_18, i32 %b_6" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 160 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 3 & i_1 == 3)> <Delay = 2.06>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln192 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:192]   --->   Operation 161 'br' 'br_ln192' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 3 & i_1 == 3)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %b_18, i32 %b_5" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 162 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 3 & i_1 == 2)> <Delay = 2.06>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln192 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:192]   --->   Operation 163 'br' 'br_ln192' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 3 & i_1 == 2)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %b_18, i32 %b_4" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 164 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 3 & i_1 == 1)> <Delay = 2.06>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln192 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:192]   --->   Operation 165 'br' 'br_ln192' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 3 & i_1 == 1)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (1.94ns)   --->   "%store_ln156 = store i32 %b_18, i32 %b" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 166 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 3 & i_1 == 0)> <Delay = 1.94>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln192 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:192]   --->   Operation 167 'br' 'br_ln192' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 3 & i_1 == 0)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (1.94ns)   --->   "%store_ln156 = store i32 %b_18, i32 %b_16" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 168 'store' 'store_ln156' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 3 & i_1 == 15) | (!icmp_ln162 & !icmp_ln170 & len_read == 3 & i_1 == 14) | (!icmp_ln162 & !icmp_ln170 & len_read == 3 & i_1 == 13)> <Delay = 1.94>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln192 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:192]   --->   Operation 169 'br' 'br_ln192' <Predicate = (!icmp_ln162 & !icmp_ln170 & len_read == 3 & i_1 == 15) | (!icmp_ln162 & !icmp_ln170 & len_read == 3 & i_1 == 14) | (!icmp_ln162 & !icmp_ln170 & len_read == 3 & i_1 == 13)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 0, i32 %b_14" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 170 'store' 'store_ln156' <Predicate = (!icmp_ln162 & icmp_ln170 & i_1 == 11)> <Delay = 2.06>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln172 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:172]   --->   Operation 171 'br' 'br_ln172' <Predicate = (!icmp_ln162 & icmp_ln170 & i_1 == 11)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 0, i32 %b_13" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 172 'store' 'store_ln156' <Predicate = (!icmp_ln162 & icmp_ln170 & i_1 == 10)> <Delay = 2.06>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln172 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:172]   --->   Operation 173 'br' 'br_ln172' <Predicate = (!icmp_ln162 & icmp_ln170 & i_1 == 10)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 0, i32 %b_12" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 174 'store' 'store_ln156' <Predicate = (!icmp_ln162 & icmp_ln170 & i_1 == 9)> <Delay = 2.06>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln172 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:172]   --->   Operation 175 'br' 'br_ln172' <Predicate = (!icmp_ln162 & icmp_ln170 & i_1 == 9)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 0, i32 %b_11" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 176 'store' 'store_ln156' <Predicate = (!icmp_ln162 & icmp_ln170 & i_1 == 8)> <Delay = 2.06>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln172 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:172]   --->   Operation 177 'br' 'br_ln172' <Predicate = (!icmp_ln162 & icmp_ln170 & i_1 == 8)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 0, i32 %b_10" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 178 'store' 'store_ln156' <Predicate = (!icmp_ln162 & icmp_ln170 & i_1 == 7)> <Delay = 2.06>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln172 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:172]   --->   Operation 179 'br' 'br_ln172' <Predicate = (!icmp_ln162 & icmp_ln170 & i_1 == 7)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 0, i32 %b_9" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 180 'store' 'store_ln156' <Predicate = (!icmp_ln162 & icmp_ln170 & i_1 == 6)> <Delay = 2.06>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln172 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:172]   --->   Operation 181 'br' 'br_ln172' <Predicate = (!icmp_ln162 & icmp_ln170 & i_1 == 6)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 0, i32 %b_8" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 182 'store' 'store_ln156' <Predicate = (!icmp_ln162 & icmp_ln170 & i_1 == 5)> <Delay = 2.06>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln172 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:172]   --->   Operation 183 'br' 'br_ln172' <Predicate = (!icmp_ln162 & icmp_ln170 & i_1 == 5)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 0, i32 %b_7" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 184 'store' 'store_ln156' <Predicate = (!icmp_ln162 & icmp_ln170 & i_1 == 4)> <Delay = 2.06>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln172 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:172]   --->   Operation 185 'br' 'br_ln172' <Predicate = (!icmp_ln162 & icmp_ln170 & i_1 == 4)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 0, i32 %b_6" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 186 'store' 'store_ln156' <Predicate = (!icmp_ln162 & icmp_ln170 & i_1 == 3)> <Delay = 2.06>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln172 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:172]   --->   Operation 187 'br' 'br_ln172' <Predicate = (!icmp_ln162 & icmp_ln170 & i_1 == 3)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 0, i32 %b_5" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 188 'store' 'store_ln156' <Predicate = (!icmp_ln162 & icmp_ln170 & i_1 == 2)> <Delay = 2.06>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln172 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:172]   --->   Operation 189 'br' 'br_ln172' <Predicate = (!icmp_ln162 & icmp_ln170 & i_1 == 2)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 0, i32 %b_4" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 190 'store' 'store_ln156' <Predicate = (!icmp_ln162 & icmp_ln170 & i_1 == 1)> <Delay = 2.06>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln172 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:172]   --->   Operation 191 'br' 'br_ln172' <Predicate = (!icmp_ln162 & icmp_ln170 & i_1 == 1)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 0, i32 %b_15" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 192 'store' 'store_ln156' <Predicate = (!icmp_ln162 & icmp_ln170 & i_1 == 12)> <Delay = 2.06>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln172 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:172]   --->   Operation 193 'br' 'br_ln172' <Predicate = (!icmp_ln162 & icmp_ln170 & i_1 == 12)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (1.94ns)   --->   "%store_ln156 = store i32 0, i32 %b_16" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 194 'store' 'store_ln156' <Predicate = (!icmp_ln162 & icmp_ln170 & i_1 == 15) | (!icmp_ln162 & icmp_ln170 & i_1 == 14) | (!icmp_ln162 & icmp_ln170 & i_1 == 13) | (!icmp_ln162 & icmp_ln170 & i_1 == 0)> <Delay = 1.94>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln172 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:172]   --->   Operation 195 'br' 'br_ln172' <Predicate = (!icmp_ln162 & icmp_ln170 & i_1 == 15) | (!icmp_ln162 & icmp_ln170 & i_1 == 14) | (!icmp_ln162 & icmp_ln170 & i_1 == 13) | (!icmp_ln162 & icmp_ln170 & i_1 == 0)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] ( I:3.63ns O:3.63ns )   --->   "%l = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mergeKipadStrm" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:163]   --->   Operation 196 'read' 'l' <Predicate = (icmp_ln162)> <Delay = 3.63> <CoreInst = "FIFO_LUTRAM">   --->   Core 79 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%empty = trunc i32 %l" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:163]   --->   Operation 197 'trunc' 'empty' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%p_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l, i32 24, i32 31" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:163]   --->   Operation 198 'partselect' 'p_s' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%p_66 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l, i32 8, i32 15" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:163]   --->   Operation 199 'partselect' 'p_66' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%p_67 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %l, i32 16, i32 23" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:163]   --->   Operation 200 'partselect' 'p_67' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%l_27 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %empty, i8 %p_66, i8 %p_67, i8 %p_s" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:163]   --->   Operation 201 'bitconcatenate' 'l_27' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %l_27, i32 %b_14" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 202 'store' 'store_ln156' <Predicate = (icmp_ln162 & i_1 == 11)> <Delay = 2.06>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln168 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:168]   --->   Operation 203 'br' 'br_ln168' <Predicate = (icmp_ln162 & i_1 == 11)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %l_27, i32 %b_13" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 204 'store' 'store_ln156' <Predicate = (icmp_ln162 & i_1 == 10)> <Delay = 2.06>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln168 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:168]   --->   Operation 205 'br' 'br_ln168' <Predicate = (icmp_ln162 & i_1 == 10)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %l_27, i32 %b_12" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 206 'store' 'store_ln156' <Predicate = (icmp_ln162 & i_1 == 9)> <Delay = 2.06>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln168 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:168]   --->   Operation 207 'br' 'br_ln168' <Predicate = (icmp_ln162 & i_1 == 9)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %l_27, i32 %b_11" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 208 'store' 'store_ln156' <Predicate = (icmp_ln162 & i_1 == 8)> <Delay = 2.06>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln168 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:168]   --->   Operation 209 'br' 'br_ln168' <Predicate = (icmp_ln162 & i_1 == 8)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %l_27, i32 %b_10" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 210 'store' 'store_ln156' <Predicate = (icmp_ln162 & i_1 == 7)> <Delay = 2.06>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln168 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:168]   --->   Operation 211 'br' 'br_ln168' <Predicate = (icmp_ln162 & i_1 == 7)> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %l_27, i32 %b_9" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 212 'store' 'store_ln156' <Predicate = (icmp_ln162 & i_1 == 6)> <Delay = 2.06>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln168 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:168]   --->   Operation 213 'br' 'br_ln168' <Predicate = (icmp_ln162 & i_1 == 6)> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %l_27, i32 %b_8" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 214 'store' 'store_ln156' <Predicate = (icmp_ln162 & i_1 == 5)> <Delay = 2.06>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln168 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:168]   --->   Operation 215 'br' 'br_ln168' <Predicate = (icmp_ln162 & i_1 == 5)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %l_27, i32 %b_7" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 216 'store' 'store_ln156' <Predicate = (icmp_ln162 & i_1 == 4)> <Delay = 2.06>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln168 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:168]   --->   Operation 217 'br' 'br_ln168' <Predicate = (icmp_ln162 & i_1 == 4)> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %l_27, i32 %b_6" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 218 'store' 'store_ln156' <Predicate = (icmp_ln162 & i_1 == 3)> <Delay = 2.06>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln168 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:168]   --->   Operation 219 'br' 'br_ln168' <Predicate = (icmp_ln162 & i_1 == 3)> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %l_27, i32 %b_5" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 220 'store' 'store_ln156' <Predicate = (icmp_ln162 & i_1 == 2)> <Delay = 2.06>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln168 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:168]   --->   Operation 221 'br' 'br_ln168' <Predicate = (icmp_ln162 & i_1 == 2)> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %l_27, i32 %b_4" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 222 'store' 'store_ln156' <Predicate = (icmp_ln162 & i_1 == 1)> <Delay = 2.06>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln168 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:168]   --->   Operation 223 'br' 'br_ln168' <Predicate = (icmp_ln162 & i_1 == 1)> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (2.06ns)   --->   "%store_ln156 = store i32 %l_27, i32 %b_15" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 224 'store' 'store_ln156' <Predicate = (icmp_ln162 & i_1 == 12)> <Delay = 2.06>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln168 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:168]   --->   Operation 225 'br' 'br_ln168' <Predicate = (icmp_ln162 & i_1 == 12)> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (1.94ns)   --->   "%store_ln156 = store i32 %l_27, i32 %b" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156]   --->   Operation 226 'store' 'store_ln156' <Predicate = (icmp_ln162 & i_1 == 15) | (icmp_ln162 & i_1 == 14) | (icmp_ln162 & i_1 == 13) | (icmp_ln162 & i_1 == 0)> <Delay = 1.94>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln168 = br void %for.inc203" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:168]   --->   Operation 227 'br' 'br_ln168' <Predicate = (icmp_ln162 & i_1 == 15) | (icmp_ln162 & i_1 == 14) | (icmp_ln162 & i_1 == 13) | (icmp_ln162 & i_1 == 0)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 9.000ns, clock uncertainty: 0.900ns.

 <State 1>: 4.911ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln160', /home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:160) of constant 0 on local variable 'i', /home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:160 [37]  (1.588 ns)
	'load' operation 4 bit ('i', /home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:160) on local variable 'i', /home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:160 [40]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln160', /home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:160) [41]  (1.735 ns)
	'store' operation 0 bit ('store_ln160', /home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:160) of variable 'add_ln160', /home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:160 on local variable 'i', /home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:160 [332]  (1.588 ns)

 <State 2>: 5.699ns
The critical path consists of the following:
	fifo read operation ('l', /home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:184) on port 'mergeKipadStrm' (/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:184) [56]  (3.634 ns)
	'store' operation 0 bit ('store_ln156', /home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156) of variable 'b', /home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:187 on local variable 'b', /home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:156 [65]  (2.065 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
