---
title: Register-vs_2_x
description: Dieser Abschnitt enthält Referenzinformationen zu den von Vertex Shader Version 2 x implementierten Eingabe-und Ausgabe Registern \_ .
ms.assetid: 35dfa3c8-be8e-4b2b-84c4-766850cf146c
ms.topic: article
ms.date: 05/31/2018
topic_type:
- kbArticle
api_name: ''
api_type: ''
api_location: ''
ms.openlocfilehash: 6aebd9095e18abd5ac76988e46c2e061e30209c6
ms.sourcegitcommit: 2d531328b6ed82d4ad971a45a5131b430c5866f7
ms.translationtype: MT
ms.contentlocale: de-DE
ms.lasthandoff: 09/16/2019
ms.locfileid: "103712402"
---
# <a name="registers---vs_2_x"></a><span data-ttu-id="68411-103">Register-vs \_ 2 \_ x</span><span class="sxs-lookup"><span data-stu-id="68411-103">Registers - vs\_2\_x</span></span>

<span data-ttu-id="68411-104">Dieser Abschnitt enthält Referenzinformationen zu den von Vertex Shader Version 2 x implementierten Eingabe-und Ausgabe Registern \_ .</span><span class="sxs-lookup"><span data-stu-id="68411-104">This section contains reference information for the input and output registers implemented by vertex shader version 2\_x.</span></span>

## <a name="input-registers"></a><span data-ttu-id="68411-105">Eingabe Register</span><span class="sxs-lookup"><span data-stu-id="68411-105">Input Registers</span></span>



| <span data-ttu-id="68411-106">Register</span><span class="sxs-lookup"><span data-stu-id="68411-106">Register</span></span> | <span data-ttu-id="68411-107">Name</span><span class="sxs-lookup"><span data-stu-id="68411-107">Name</span></span>                                                                                      | <span data-ttu-id="68411-108">Anzahl</span><span class="sxs-lookup"><span data-stu-id="68411-108">Count</span></span>      | <span data-ttu-id="68411-109">R/W</span><span class="sxs-lookup"><span data-stu-id="68411-109">R/W</span></span> | <span data-ttu-id="68411-110">\# Leseports</span><span class="sxs-lookup"><span data-stu-id="68411-110">\# Read ports</span></span> | <span data-ttu-id="68411-111">\# Lese-/inst-</span><span class="sxs-lookup"><span data-stu-id="68411-111">\# Reads / inst</span></span> | <span data-ttu-id="68411-112">Dimension</span><span class="sxs-lookup"><span data-stu-id="68411-112">Dimension</span></span> | <span data-ttu-id="68411-113">Reladdr</span><span class="sxs-lookup"><span data-stu-id="68411-113">RelAddr</span></span> | <span data-ttu-id="68411-114">der Arbeitszeittabelle</span><span class="sxs-lookup"><span data-stu-id="68411-114">Defaults</span></span>     | <span data-ttu-id="68411-115">Erfordert DCL</span><span class="sxs-lookup"><span data-stu-id="68411-115">Requires DCL</span></span> |
|----------|-------------------------------------------------------------------------------------------|------------|-----|---------------|-----------------|-----------|---------|--------------|--------------|
| <span data-ttu-id="68411-116">Ramelow\#</span><span class="sxs-lookup"><span data-stu-id="68411-116">v\#</span></span>      | [<span data-ttu-id="68411-117">Eingabe Register</span><span class="sxs-lookup"><span data-stu-id="68411-117">Input Register</span></span>](dx9-graphics-reference-asm-vs-registers-input.md)                       | <span data-ttu-id="68411-118">16</span><span class="sxs-lookup"><span data-stu-id="68411-118">16</span></span>         | <span data-ttu-id="68411-119">R</span><span class="sxs-lookup"><span data-stu-id="68411-119">R</span></span>   | <span data-ttu-id="68411-120">1</span><span class="sxs-lookup"><span data-stu-id="68411-120">1</span></span>             | <span data-ttu-id="68411-121">Unbegrenzt</span><span class="sxs-lookup"><span data-stu-id="68411-121">Unlimited</span></span>       | <span data-ttu-id="68411-122">4</span><span class="sxs-lookup"><span data-stu-id="68411-122">4</span></span>         | <span data-ttu-id="68411-123">Nein</span><span class="sxs-lookup"><span data-stu-id="68411-123">No</span></span>      | <span data-ttu-id="68411-124">Siehe Hinweis 1</span><span class="sxs-lookup"><span data-stu-id="68411-124">See note 1</span></span>   | <span data-ttu-id="68411-125">Ja</span><span class="sxs-lookup"><span data-stu-id="68411-125">Yes</span></span>          |
| <span data-ttu-id="68411-126">r\#</span><span class="sxs-lookup"><span data-stu-id="68411-126">r\#</span></span>      | [<span data-ttu-id="68411-127">Temporäres Register</span><span class="sxs-lookup"><span data-stu-id="68411-127">Temporary Register</span></span>](dx9-graphics-reference-asm-vs-registers-temporary.md)               | <span data-ttu-id="68411-128">Siehe Hinweis 2</span><span class="sxs-lookup"><span data-stu-id="68411-128">See note 2</span></span> | <span data-ttu-id="68411-129">R/W</span><span class="sxs-lookup"><span data-stu-id="68411-129">R/W</span></span> | <span data-ttu-id="68411-130">3</span><span class="sxs-lookup"><span data-stu-id="68411-130">3</span></span>             | <span data-ttu-id="68411-131">Unbegrenzt</span><span class="sxs-lookup"><span data-stu-id="68411-131">Unlimited</span></span>       | <span data-ttu-id="68411-132">4</span><span class="sxs-lookup"><span data-stu-id="68411-132">4</span></span>         | <span data-ttu-id="68411-133">Nein</span><span class="sxs-lookup"><span data-stu-id="68411-133">No</span></span>      | <span data-ttu-id="68411-134">Keine</span><span class="sxs-lookup"><span data-stu-id="68411-134">None</span></span>         | <span data-ttu-id="68411-135">Nein</span><span class="sxs-lookup"><span data-stu-id="68411-135">No</span></span>           |
| <span data-ttu-id="68411-136">c\#</span><span class="sxs-lookup"><span data-stu-id="68411-136">c\#</span></span>      | [<span data-ttu-id="68411-137">Konstantes float-Register</span><span class="sxs-lookup"><span data-stu-id="68411-137">Constant Float Register</span></span>](dx9-graphics-reference-asm-vs-registers-constant-float.md)     | <span data-ttu-id="68411-138">Siehe Hinweis 3</span><span class="sxs-lookup"><span data-stu-id="68411-138">See note 3</span></span> | <span data-ttu-id="68411-139">R</span><span class="sxs-lookup"><span data-stu-id="68411-139">R</span></span>   | <span data-ttu-id="68411-140">1</span><span class="sxs-lookup"><span data-stu-id="68411-140">1</span></span>             | <span data-ttu-id="68411-141">2</span><span class="sxs-lookup"><span data-stu-id="68411-141">2</span></span>               | <span data-ttu-id="68411-142">4</span><span class="sxs-lookup"><span data-stu-id="68411-142">4</span></span>         | <span data-ttu-id="68411-143">a0/Al</span><span class="sxs-lookup"><span data-stu-id="68411-143">a0 / aL</span></span> | <span data-ttu-id="68411-144">(0, 0, 0, 0)</span><span class="sxs-lookup"><span data-stu-id="68411-144">(0, 0, 0, 0)</span></span> | <span data-ttu-id="68411-145">Nein</span><span class="sxs-lookup"><span data-stu-id="68411-145">No</span></span>           |
| <span data-ttu-id="68411-146">a0</span><span class="sxs-lookup"><span data-stu-id="68411-146">a0</span></span>       | [<span data-ttu-id="68411-147">Adress Register</span><span class="sxs-lookup"><span data-stu-id="68411-147">Address Register</span></span>](dx9-graphics-reference-asm-vs-registers-address.md)                   | <span data-ttu-id="68411-148">1</span><span class="sxs-lookup"><span data-stu-id="68411-148">1</span></span>          | <span data-ttu-id="68411-149">R/W</span><span class="sxs-lookup"><span data-stu-id="68411-149">R/W</span></span> | <span data-ttu-id="68411-150">1</span><span class="sxs-lookup"><span data-stu-id="68411-150">1</span></span>             | <span data-ttu-id="68411-151">2</span><span class="sxs-lookup"><span data-stu-id="68411-151">2</span></span>               | <span data-ttu-id="68411-152">4</span><span class="sxs-lookup"><span data-stu-id="68411-152">4</span></span>         | <span data-ttu-id="68411-153">Nein</span><span class="sxs-lookup"><span data-stu-id="68411-153">No</span></span>      | <span data-ttu-id="68411-154">Keine</span><span class="sxs-lookup"><span data-stu-id="68411-154">None</span></span>         | <span data-ttu-id="68411-155">Nein</span><span class="sxs-lookup"><span data-stu-id="68411-155">No</span></span>           |
| <span data-ttu-id="68411-156">b\#</span><span class="sxs-lookup"><span data-stu-id="68411-156">b\#</span></span>      | [<span data-ttu-id="68411-157">Konstantes boolesches Register</span><span class="sxs-lookup"><span data-stu-id="68411-157">Constant Boolean Register</span></span>](dx9-graphics-reference-asm-vs-registers-constant-boolean.md) | <span data-ttu-id="68411-158">16</span><span class="sxs-lookup"><span data-stu-id="68411-158">16</span></span>         | <span data-ttu-id="68411-159">R</span><span class="sxs-lookup"><span data-stu-id="68411-159">R</span></span>   | <span data-ttu-id="68411-160">1</span><span class="sxs-lookup"><span data-stu-id="68411-160">1</span></span>             | <span data-ttu-id="68411-161">1</span><span class="sxs-lookup"><span data-stu-id="68411-161">1</span></span>               | <span data-ttu-id="68411-162">1</span><span class="sxs-lookup"><span data-stu-id="68411-162">1</span></span>         | <span data-ttu-id="68411-163">Nein</span><span class="sxs-lookup"><span data-stu-id="68411-163">No</span></span>      | <span data-ttu-id="68411-164">FALSE</span><span class="sxs-lookup"><span data-stu-id="68411-164">FALSE</span></span>        | <span data-ttu-id="68411-165">Nein</span><span class="sxs-lookup"><span data-stu-id="68411-165">No</span></span>           |
| <span data-ttu-id="68411-166">Ich\#</span><span class="sxs-lookup"><span data-stu-id="68411-166">i\#</span></span>      | [<span data-ttu-id="68411-167">Konstanter ganzzahliges Register</span><span class="sxs-lookup"><span data-stu-id="68411-167">Constant Integer Register</span></span>](dx9-graphics-reference-asm-vs-registers-constant-integer.md) | <span data-ttu-id="68411-168">16</span><span class="sxs-lookup"><span data-stu-id="68411-168">16</span></span>         | <span data-ttu-id="68411-169">R</span><span class="sxs-lookup"><span data-stu-id="68411-169">R</span></span>   | <span data-ttu-id="68411-170">1</span><span class="sxs-lookup"><span data-stu-id="68411-170">1</span></span>             | <span data-ttu-id="68411-171">1</span><span class="sxs-lookup"><span data-stu-id="68411-171">1</span></span>               | <span data-ttu-id="68411-172">4</span><span class="sxs-lookup"><span data-stu-id="68411-172">4</span></span>         | <span data-ttu-id="68411-173">Nein</span><span class="sxs-lookup"><span data-stu-id="68411-173">No</span></span>      | <span data-ttu-id="68411-174">(0, 0, 0, 0)</span><span class="sxs-lookup"><span data-stu-id="68411-174">(0, 0, 0, 0)</span></span> | <span data-ttu-id="68411-175">Nein</span><span class="sxs-lookup"><span data-stu-id="68411-175">No</span></span>           |
| <span data-ttu-id="68411-176">irdische</span><span class="sxs-lookup"><span data-stu-id="68411-176">aL</span></span>       | [<span data-ttu-id="68411-177">Schleifen-Counter-Register</span><span class="sxs-lookup"><span data-stu-id="68411-177">Loop Counter Register</span></span>](dx9-graphics-reference-asm-vs-registers-loop-counter.md)         | <span data-ttu-id="68411-178">1</span><span class="sxs-lookup"><span data-stu-id="68411-178">1</span></span>          | <span data-ttu-id="68411-179">R</span><span class="sxs-lookup"><span data-stu-id="68411-179">R</span></span>   | <span data-ttu-id="68411-180">1</span><span class="sxs-lookup"><span data-stu-id="68411-180">1</span></span>             | <span data-ttu-id="68411-181">2</span><span class="sxs-lookup"><span data-stu-id="68411-181">2</span></span>               | <span data-ttu-id="68411-182">1</span><span class="sxs-lookup"><span data-stu-id="68411-182">1</span></span>         | <span data-ttu-id="68411-183">Nein</span><span class="sxs-lookup"><span data-stu-id="68411-183">No</span></span>      | <span data-ttu-id="68411-184">Keine</span><span class="sxs-lookup"><span data-stu-id="68411-184">None</span></span>         | <span data-ttu-id="68411-185">Nein</span><span class="sxs-lookup"><span data-stu-id="68411-185">No</span></span>           |
| <span data-ttu-id="68411-186">P0</span><span class="sxs-lookup"><span data-stu-id="68411-186">p0</span></span>       | [<span data-ttu-id="68411-187">Prädikat Register</span><span class="sxs-lookup"><span data-stu-id="68411-187">Predicate Register</span></span>](dx9-graphics-reference-asm-vs-registers-predicate.md)               | <span data-ttu-id="68411-188">1</span><span class="sxs-lookup"><span data-stu-id="68411-188">1</span></span>          | <span data-ttu-id="68411-189">R/W</span><span class="sxs-lookup"><span data-stu-id="68411-189">R/W</span></span> | <span data-ttu-id="68411-190">1</span><span class="sxs-lookup"><span data-stu-id="68411-190">1</span></span>             | <span data-ttu-id="68411-191">1</span><span class="sxs-lookup"><span data-stu-id="68411-191">1</span></span>               | <span data-ttu-id="68411-192">4</span><span class="sxs-lookup"><span data-stu-id="68411-192">4</span></span>         | <span data-ttu-id="68411-193">Nein</span><span class="sxs-lookup"><span data-stu-id="68411-193">No</span></span>      | <span data-ttu-id="68411-194">Keine</span><span class="sxs-lookup"><span data-stu-id="68411-194">None</span></span>         | <span data-ttu-id="68411-195">Nein</span><span class="sxs-lookup"><span data-stu-id="68411-195">No</span></span>           |



 

<span data-ttu-id="68411-196">Hinweise:</span><span class="sxs-lookup"><span data-stu-id="68411-196">Notes:</span></span>

1.  <span data-ttu-id="68411-197">Partiell (0, 0, 0, 1): Wenn nur eine Teilmenge von Kanälen aktualisiert wird, werden die restlichen Kanäle standardmäßig auf (0, 0, 0, 1) festgelegt.</span><span class="sxs-lookup"><span data-stu-id="68411-197">Partial (0, 0, 0, 1) - If only a subset of channels are updated, the remaining channels will default to (0, 0, 0, 1).</span></span>
2.  <span data-ttu-id="68411-198">Gleich D3DCAPS9. VS20Caps. numTemps (mindestens 12 für vs \_ 2 \_ x).</span><span class="sxs-lookup"><span data-stu-id="68411-198">Equal to D3DCAPS9.VS20Caps.NumTemps (at least 12 for vs\_2\_x).</span></span>
3.  <span data-ttu-id="68411-199">Gleich D3DCAPS9. Maxvertexshaderconst (mindestens 256 für vs \_ 2 \_ x).</span><span class="sxs-lookup"><span data-stu-id="68411-199">Equal to D3DCAPS9.MaxVertexShaderConst (at least 256 for vs\_2\_x).</span></span>

## <a name="output-registers"></a><span data-ttu-id="68411-200">Ausgabe Register</span><span class="sxs-lookup"><span data-stu-id="68411-200">Output Registers</span></span>



| <span data-ttu-id="68411-201">Register</span><span class="sxs-lookup"><span data-stu-id="68411-201">Register</span></span> | <span data-ttu-id="68411-202">Name</span><span class="sxs-lookup"><span data-stu-id="68411-202">Name</span></span>                                                                                          | <span data-ttu-id="68411-203">Anzahl</span><span class="sxs-lookup"><span data-stu-id="68411-203">Count</span></span> | <span data-ttu-id="68411-204">R/W</span><span class="sxs-lookup"><span data-stu-id="68411-204">R/W</span></span> | <span data-ttu-id="68411-205">Dimension</span><span class="sxs-lookup"><span data-stu-id="68411-205">Dimension</span></span> | <span data-ttu-id="68411-206">Reladdr</span><span class="sxs-lookup"><span data-stu-id="68411-206">RelAddr</span></span> | <span data-ttu-id="68411-207">der Arbeitszeittabelle</span><span class="sxs-lookup"><span data-stu-id="68411-207">Defaults</span></span> | <span data-ttu-id="68411-208">Erfordert DCL</span><span class="sxs-lookup"><span data-stu-id="68411-208">Requires DCL</span></span> |
|----------|-----------------------------------------------------------------------------------------------|-------|-----|-----------|---------|----------|--------------|
| <span data-ttu-id="68411-209">OPOS</span><span class="sxs-lookup"><span data-stu-id="68411-209">oPos</span></span>     | [<span data-ttu-id="68411-210">Positions Register</span><span class="sxs-lookup"><span data-stu-id="68411-210">Position Register</span></span>](dx9-graphics-reference-asm-vs-registers-position.md)                     | <span data-ttu-id="68411-211">1</span><span class="sxs-lookup"><span data-stu-id="68411-211">1</span></span>     | <span data-ttu-id="68411-212">W</span><span class="sxs-lookup"><span data-stu-id="68411-212">W</span></span>   | <span data-ttu-id="68411-213">4</span><span class="sxs-lookup"><span data-stu-id="68411-213">4</span></span>         | <span data-ttu-id="68411-214">Nein</span><span class="sxs-lookup"><span data-stu-id="68411-214">No</span></span>      | <span data-ttu-id="68411-215">Keine</span><span class="sxs-lookup"><span data-stu-id="68411-215">None</span></span>     | <span data-ttu-id="68411-216">Nein</span><span class="sxs-lookup"><span data-stu-id="68411-216">No</span></span>           |
| <span data-ttu-id="68411-217">onebel</span><span class="sxs-lookup"><span data-stu-id="68411-217">oFog</span></span>     | [<span data-ttu-id="68411-218">Nebelregister</span><span class="sxs-lookup"><span data-stu-id="68411-218">Fog Register</span></span>](dx9-graphics-reference-asm-vs-registers-fog.md)                               | <span data-ttu-id="68411-219">1</span><span class="sxs-lookup"><span data-stu-id="68411-219">1</span></span>     | <span data-ttu-id="68411-220">W</span><span class="sxs-lookup"><span data-stu-id="68411-220">W</span></span>   | <span data-ttu-id="68411-221">1</span><span class="sxs-lookup"><span data-stu-id="68411-221">1</span></span>         | <span data-ttu-id="68411-222">Nein</span><span class="sxs-lookup"><span data-stu-id="68411-222">No</span></span>      | <span data-ttu-id="68411-223">Keine</span><span class="sxs-lookup"><span data-stu-id="68411-223">None</span></span>     | <span data-ttu-id="68411-224">Nein</span><span class="sxs-lookup"><span data-stu-id="68411-224">No</span></span>           |
| <span data-ttu-id="68411-225">oPts</span><span class="sxs-lookup"><span data-stu-id="68411-225">oPts</span></span>     | [<span data-ttu-id="68411-226">Punktgröße registrieren</span><span class="sxs-lookup"><span data-stu-id="68411-226">Point Size Register</span></span>](dx9-graphics-reference-asm-vs-registers-point-size.md)                 | <span data-ttu-id="68411-227">1</span><span class="sxs-lookup"><span data-stu-id="68411-227">1</span></span>     | <span data-ttu-id="68411-228">W</span><span class="sxs-lookup"><span data-stu-id="68411-228">W</span></span>   | <span data-ttu-id="68411-229">1</span><span class="sxs-lookup"><span data-stu-id="68411-229">1</span></span>         | <span data-ttu-id="68411-230">Nein</span><span class="sxs-lookup"><span data-stu-id="68411-230">No</span></span>      | <span data-ttu-id="68411-231">Keine</span><span class="sxs-lookup"><span data-stu-id="68411-231">None</span></span>     | <span data-ttu-id="68411-232">Nein</span><span class="sxs-lookup"><span data-stu-id="68411-232">No</span></span>           |
| <span data-ttu-id="68411-233">gen\#</span><span class="sxs-lookup"><span data-stu-id="68411-233">oD\#</span></span>     | <span data-ttu-id="68411-234">[Farb Register](dx9-graphics-reference-asm-vs-registers-color.md); Siehe Hinweis 1</span><span class="sxs-lookup"><span data-stu-id="68411-234">[Color Register](dx9-graphics-reference-asm-vs-registers-color.md); See note 1</span></span>               | <span data-ttu-id="68411-235">2</span><span class="sxs-lookup"><span data-stu-id="68411-235">2</span></span>     | <span data-ttu-id="68411-236">W</span><span class="sxs-lookup"><span data-stu-id="68411-236">W</span></span>   | <span data-ttu-id="68411-237">4</span><span class="sxs-lookup"><span data-stu-id="68411-237">4</span></span>         | <span data-ttu-id="68411-238">Nein</span><span class="sxs-lookup"><span data-stu-id="68411-238">No</span></span>      | <span data-ttu-id="68411-239">Keine</span><span class="sxs-lookup"><span data-stu-id="68411-239">None</span></span>     | <span data-ttu-id="68411-240">Nein</span><span class="sxs-lookup"><span data-stu-id="68411-240">No</span></span>           |
| <span data-ttu-id="68411-241">TS\#</span><span class="sxs-lookup"><span data-stu-id="68411-241">oT\#</span></span>     | [<span data-ttu-id="68411-242">Texturkoordinaten Register</span><span class="sxs-lookup"><span data-stu-id="68411-242">Texture Coordinate Register</span></span>](dx9-graphics-reference-asm-vs-registers-texture-coordinate.md) | <span data-ttu-id="68411-243">8</span><span class="sxs-lookup"><span data-stu-id="68411-243">8</span></span>     | <span data-ttu-id="68411-244">W</span><span class="sxs-lookup"><span data-stu-id="68411-244">W</span></span>   | <span data-ttu-id="68411-245">4</span><span class="sxs-lookup"><span data-stu-id="68411-245">4</span></span>         | <span data-ttu-id="68411-246">Nein</span><span class="sxs-lookup"><span data-stu-id="68411-246">No</span></span>      | <span data-ttu-id="68411-247">Keine</span><span class="sxs-lookup"><span data-stu-id="68411-247">None</span></span>     | <span data-ttu-id="68411-248">Nein</span><span class="sxs-lookup"><span data-stu-id="68411-248">No</span></span>           |



 

<span data-ttu-id="68411-249">Hinweise:</span><span class="sxs-lookup"><span data-stu-id="68411-249">Notes:</span></span>

-   <span data-ttu-id="68411-250">oD0 ist die Ausgabe der diffusen Farbe. oD1 ist die Glanz Farben Ausgabe.</span><span class="sxs-lookup"><span data-stu-id="68411-250">oD0 is the diffuse color output; oD1 is the specular color output.</span></span>

## <a name="related-topics"></a><span data-ttu-id="68411-251">Zugehörige Themen</span><span class="sxs-lookup"><span data-stu-id="68411-251">Related topics</span></span>

<dl> <dt>

[<span data-ttu-id="68411-252">Vertex-Shader-Register</span><span class="sxs-lookup"><span data-stu-id="68411-252">Vertex Shader Registers</span></span>](dx9-graphics-reference-asm-vs-registers.md)
</dt> </dl>

 

 




