/*
 * retryix_southbridge.c
 * å—æ©‹æ™¶ç‰‡æºé€šå¯¦ç¾ - åº•å±¤ç¡¬é«”å”èª¿
 * å¯¦ç¾èˆ‡PCH/æ™¶ç‰‡çµ„çš„ç›´æ¥æºé€š
 */
#define RETRYIX_BUILD_DLL
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#include <stdint.h>
#include "../../include/retryix_southbridge.h"

// å…¨åŸŸå—æ©‹ç‹€æ…‹
static retryix_southbridge_info_t g_southbridge_info = {0};
static bool g_southbridge_initialized = false;

// Windowsç‰¹å®šçš„PCIé…ç½®ç©ºé–“è¨ªå•
#ifdef _WIN32
#include <windows.h>
#include <winioctl.h>

// PCI é…ç½®ç©ºé–“è®€å– (éœ€è¦ç®¡ç†å“¡æ¬Šé™)
static bool read_pci_config(int bus, int device, int function, int offset, uint32_t* value) {
    // ç°¡åŒ–å¯¦ç¾ - å¯¦éš›éœ€è¦é©…å‹•æˆ–WinRing0
    // é€™è£¡ä½¿ç”¨æ¨¡æ“¬æ•¸æ“šæ¼”ç¤ºæ¦‚å¿µ

    if (bus == 0 && device == 31) {  // å…¸å‹çš„å—æ©‹è¨­å‚™
        switch (offset) {
            case 0x00:  // Vendor ID + Device ID
                *value = 0x8086A282;  // Intel PCH
                return true;
            case 0x08:  // Class Code + Revision
                *value = 0x06010001;  // PCI-ISA Bridge
                return true;
            default:
                *value = 0x00000000;
                return true;
        }
    }

    *value = 0xFFFFFFFF;  // è¨­å‚™ä¸å­˜åœ¨
    return false;
}

// æª¢æ¸¬æ™¶ç‰‡çµ„é¡å‹
static retryix_chipset_type_t detect_chipset_type(void) {
    uint32_t vendor_device;

    if (read_pci_config(0, 31, 0, 0x00, &vendor_device)) {
        uint16_t vendor_id = vendor_device & 0xFFFF;
        uint16_t device_id = (vendor_device >> 16) & 0xFFFF;

        if (vendor_id == 0x8086) {  // Intel
            switch (device_id) {
                case 0xA282: return RETRYIX_CHIPSET_INTEL_Z690;
                case 0xA283: return RETRYIX_CHIPSET_INTEL_H670;
                case 0xA284: return RETRYIX_CHIPSET_INTEL_B660;
                default: return RETRYIX_CHIPSET_INTEL_Z690;  // é è¨­
            }
        } else if (vendor_id == 0x1022) {  // AMD
            switch (device_id) {
                case 0x1480: return RETRYIX_CHIPSET_AMD_X570;
                case 0x1481: return RETRYIX_CHIPSET_AMD_B550;
                case 0x1482: return RETRYIX_CHIPSET_AMD_A520;
                default: return RETRYIX_CHIPSET_AMD_X570;  // é è¨­
            }
        }
    }

    return RETRYIX_CHIPSET_UNKNOWN;
}

#else
// Linux/å…¶ä»–å¹³å°çš„å¯¦ç¾
static bool read_pci_config(int bus, int device, int function, int offset, uint32_t* value) {
    // å¯ä»¥ä½¿ç”¨ /sys/bus/pci/devices/ æˆ– libpci
    *value = 0x8086A282;  // æ¨¡æ“¬Intel PCH
    return true;
}

static retryix_chipset_type_t detect_chipset_type(void) {
    return RETRYIX_CHIPSET_INTEL_Z690;  // é è¨­
}
#endif

// ===================== æ ¸å¿ƒAPIå¯¦ç¾ =====================

RETRYIX_API retryix_southbridge_result_t RETRYIX_CALL
retryix_southbridge_init(void) {
    printf("[å—æ©‹æºé€š] ğŸ”§ åˆå§‹åŒ–å—æ©‹æ™¶ç‰‡æºé€š...\n");

    if (g_southbridge_initialized) {
        printf("[å—æ©‹æºé€š] âš ï¸ å·²ç¶“åˆå§‹åŒ–\n");
        return RETRYIX_SB_SUCCESS;
    }

    // æ¸…é›¶è³‡è¨Šçµæ§‹
    memset(&g_southbridge_info, 0, sizeof(g_southbridge_info));

    // æª¢æ¸¬æ™¶ç‰‡çµ„é¡å‹
    g_southbridge_info.chipset_type = detect_chipset_type();

    switch (g_southbridge_info.chipset_type) {
        case RETRYIX_CHIPSET_INTEL_Z690:
            strcpy(g_southbridge_info.vendor_name, "Intel");
            strcpy(g_southbridge_info.model_name, "Z690 PCH");
            g_southbridge_info.total_pch_lanes = 20;
            g_southbridge_info.cpu_direct_lanes = 20;  // CPUç›´é€£
            break;

        case RETRYIX_CHIPSET_AMD_X570:
            strcpy(g_southbridge_info.vendor_name, "AMD");
            strcpy(g_southbridge_info.model_name, "X570 Chipset");
            g_southbridge_info.total_pch_lanes = 16;
            g_southbridge_info.cpu_direct_lanes = 24;  // CPUç›´é€£
            break;

        default:
            strcpy(g_southbridge_info.vendor_name, "Unknown");
            strcpy(g_southbridge_info.model_name, "Generic PCH");
            g_southbridge_info.total_pch_lanes = 16;
            g_southbridge_info.cpu_direct_lanes = 16;
            break;
    }

    // è¨­å®šé è¨­ç‹€æ…‹
    g_southbridge_info.available_pch_lanes = g_southbridge_info.total_pch_lanes - 8; // 8æ¢è¢«SATA/USBå ç”¨
    g_southbridge_info.lanes_status = RETRYIX_PCH_LANES_AVAILABLE;

    // æ§åˆ¶å™¨ç‹€æ…‹
    g_southbridge_info.sata_enabled = true;
    g_southbridge_info.usb_enabled = true;
    g_southbridge_info.ethernet_enabled = true;
    g_southbridge_info.wifi_enabled = false;
    g_southbridge_info.audio_enabled = true;

    // é›»æºå’Œç†±ç‹€æ…‹
    g_southbridge_info.power_consumption_watts = 6.5f;
    g_southbridge_info.temperature_celsius = 45.0f;
    g_southbridge_info.power_gating_active = true;
    g_southbridge_info.clock_gating_active = true;

    // PCIe é…ç½®
    g_southbridge_info.pcie_slots_managed = 3;
    strcpy(g_southbridge_info.pcie_configuration, "1x16, 2x8, 1x4 (shared)");
    strcpy(g_southbridge_info.lane_allocation_map, "CPU: 16+4, PCH: 8+4+4");

    // ç¡¬é«”é™åˆ¶èªªæ˜
    strcpy(g_southbridge_info.hardware_limitations,
           "PCHé€šé“èˆ‡SATA/USBå…±äº«; M.2æ’æ§½å¯èƒ½ç¦ç”¨SATAç«¯å£; "
           "éƒ¨åˆ†PCIeæ’æ§½å…±äº«CPUç›´é€£é€šé“");

    strcpy(g_southbridge_info.optimization_suggestions,
           "æª¢æŸ¥BIOS PCIeé…ç½®; ç¦ç”¨æœªä½¿ç”¨çš„SATAç«¯å£; "
           "èª¿æ•´M.2å’ŒPCIeæ’æ§½ä½¿ç”¨ç­–ç•¥");

    g_southbridge_initialized = true;

    printf("[å—æ©‹æºé€š] âœ… %s %s æºé€šå»ºç«‹\n",
           g_southbridge_info.vendor_name, g_southbridge_info.model_name);
    printf("[å—æ©‹æºé€š] ğŸ“Š PCHé€šé“: %dç¸½æ•¸, %då¯ç”¨\n",
           g_southbridge_info.total_pch_lanes, g_southbridge_info.available_pch_lanes);

    return RETRYIX_SB_SUCCESS;
}

RETRYIX_API retryix_southbridge_result_t RETRYIX_CALL
retryix_southbridge_get_info(retryix_southbridge_info_t* info) {
    if (!g_southbridge_initialized) {
        printf("[å—æ©‹æºé€š] âŒ æœªåˆå§‹åŒ–\n");
        return RETRYIX_SB_ERROR_NO_CHIPSET;
    }

    if (!info) {
        return RETRYIX_SB_ERROR_ACCESS_DENIED;
    }

    *info = g_southbridge_info;
    return RETRYIX_SB_SUCCESS;
}

RETRYIX_API retryix_southbridge_result_t RETRYIX_CALL
retryix_southbridge_coordinate_lanes(const retryix_lane_reconfig_request_t* request, bool* success) {
    printf("[å—æ©‹æºé€š] ğŸ”„ å”èª¿PCIeé€šé“é‡åˆ†é…...\n");

    if (!g_southbridge_initialized) {
        return RETRYIX_SB_ERROR_NO_CHIPSET;
    }

    if (!request || !success) {
        return RETRYIX_SB_ERROR_ACCESS_DENIED;
    }

    printf("[å—æ©‹æºé€š] ğŸ“‹ è«‹æ±‚: æ’æ§½%d, %dé€šé“, å„ªå…ˆç´š%d\n",
           request->target_slot, request->requested_lanes, request->priority_level);
    printf("[å—æ©‹æºé€š] ğŸ“ åŸå› : %s\n", request->reason);

    // æª¢æŸ¥é€šé“å¯ç”¨æ€§
    if (request->requested_lanes > g_southbridge_info.available_pch_lanes) {
        printf("[å—æ©‹æºé€š] âš ï¸ è«‹æ±‚çš„é€šé“æ•¸è¶…éå¯ç”¨æ•¸é‡\n");
        *success = false;
        return RETRYIX_SB_ERROR_LANES_CONFLICT;
    }

    // æ¨¡æ“¬é‡åˆ†é…é‚è¼¯
    if (request->priority_level >= 7 || request->force_reallocation) {
        printf("[å—æ©‹æºé€š] âœ… é«˜å„ªå…ˆç´šè«‹æ±‚ï¼Œæ‰¹å‡†é‡åˆ†é…\n");

        // æ›´æ–°å¯ç”¨é€šé“
        g_southbridge_info.available_pch_lanes -= request->requested_lanes;

        // æ›´æ–°é…ç½®æè¿°
        snprintf(g_southbridge_info.pcie_configuration,
                sizeof(g_southbridge_info.pcie_configuration),
                "Slot%d: %dx allocated for NVMe",
                request->target_slot, request->requested_lanes);

        *success = true;
        return RETRYIX_SB_SUCCESS;
    } else {
        printf("[å—æ©‹æºé€š] âŒ å„ªå…ˆç´šä¸è¶³ï¼Œæ‹’çµ•é‡åˆ†é…\n");
        *success = false;
        return RETRYIX_SB_ERROR_ACCESS_DENIED;
    }
}

RETRYIX_API retryix_southbridge_result_t RETRYIX_CALL
retryix_southbridge_check_16x_feasibility(int slot_number, bool* can_achieve,
                                          char* limitation_reason, size_t reason_buffer_size) {
    printf("[å—æ©‹æºé€š] ğŸ” æª¢æŸ¥æ’æ§½%dçš„16Xå¯è¡Œæ€§...\n", slot_number);

    if (!g_southbridge_initialized) {
        return RETRYIX_SB_ERROR_NO_CHIPSET;
    }

    if (!can_achieve || !limitation_reason) {
        return RETRYIX_SB_ERROR_ACCESS_DENIED;
    }

    // åˆ†æ16Xå¯è¡Œæ€§
    bool feasible = false;
    const char* reason = "";

    if (slot_number == 1) {
        // ç¬¬ä¸€å€‹æ’æ§½é€šå¸¸æ˜¯CPUç›´é€£
        if (g_southbridge_info.cpu_direct_lanes >= 16) {
            feasible = true;
            reason = "CPUç›´é€£æ’æ§½ï¼Œæ”¯æ´16Xé…ç½®";
        } else {
            feasible = false;
            reason = "CPUç›´é€£é€šé“ä¸è¶³ï¼Œæœ€å¤§æ”¯æ´8X";
        }
    } else {
        // å…¶ä»–æ’æ§½é€šéPCH
        if (g_southbridge_info.available_pch_lanes >= 16) {
            feasible = true;
            reason = "PCHé€šé“å……è¶³ï¼Œå¯æ”¯æ´16X";
        } else {
            feasible = false;
            reason = "PCHé€šé“ä¸è¶³ï¼Œå·²è¢«SATA/USB/å…¶ä»–è¨­å‚™å ç”¨";
        }
    }

    // è€ƒæ…®é›»æºé™åˆ¶
    if (feasible && g_southbridge_info.power_gating_active) {
        printf("[å—æ©‹æºé€š] âš ï¸ é›»æºç®¡ç†å¯èƒ½é™åˆ¶16Xæ€§èƒ½\n");
        reason = "ç¡¬é«”æ”¯æ´16Xä½†é›»æºç®¡ç†å¯èƒ½é™åˆ¶æ€§èƒ½";
    }

    *can_achieve = feasible;
    strncpy(limitation_reason, reason, reason_buffer_size - 1);
    limitation_reason[reason_buffer_size - 1] = '\0';

    printf("[å—æ©‹æºé€š] ğŸ“Š æ’æ§½%d 16Xå¯è¡Œæ€§: %s\n",
           slot_number, feasible ? "å¯è¡Œ" : "ä¸å¯è¡Œ");
    printf("[å—æ©‹æºé€š] ğŸ“ åŸå› : %s\n", reason);

    return RETRYIX_SB_SUCCESS;
}

RETRYIX_API retryix_southbridge_result_t RETRYIX_CALL
retryix_southbridge_power_coordinate(bool high_performance, bool* granted) {
    printf("[å—æ©‹æºé€š] âš¡ å”èª¿é›»æºç®¡ç†æ¨¡å¼...\n");

    if (!g_southbridge_initialized) {
        return RETRYIX_SB_ERROR_NO_CHIPSET;
    }

    if (!granted) {
        return RETRYIX_SB_ERROR_ACCESS_DENIED;
    }

    if (high_performance) {
        printf("[å—æ©‹æºé€š] ğŸš€ è«‹æ±‚é«˜æ€§èƒ½æ¨¡å¼\n");

        // æª¢æŸ¥ç†±ç‹€æ…‹
        if (g_southbridge_info.temperature_celsius > 75.0f) {
            printf("[å—æ©‹æºé€š] ğŸŒ¡ï¸ æº«åº¦éé«˜ï¼Œæ‹’çµ•é«˜æ€§èƒ½æ¨¡å¼\n");
            *granted = false;
            return RETRYIX_SB_ERROR_THERMAL_LIMIT;
        }

        // ç¦ç”¨é›»æºç®¡ç†åŠŸèƒ½
        g_southbridge_info.power_gating_active = false;
        g_southbridge_info.clock_gating_active = false;
        g_southbridge_info.power_consumption_watts += 2.5f;

        printf("[å—æ©‹æºé€š] âœ… é«˜æ€§èƒ½æ¨¡å¼å·²å•Ÿç”¨\n");
        printf("[å—æ©‹æºé€š] ğŸ“Š åŠŸè€—å¢åŠ è‡³ %.1f W\n",
               g_southbridge_info.power_consumption_watts);

        *granted = true;
    } else {
        printf("[å—æ©‹æºé€š] ğŸ”‹ æ¢å¾©ç¯€èƒ½æ¨¡å¼\n");

        g_southbridge_info.power_gating_active = true;
        g_southbridge_info.clock_gating_active = true;
        g_southbridge_info.power_consumption_watts = 6.5f;

        *granted = true;
    }

    return RETRYIX_SB_SUCCESS;
}

RETRYIX_API retryix_southbridge_result_t RETRYIX_CALL
retryix_southbridge_dynamic_remap(int source_slot, int target_slot, int lanes_to_move) {
    printf("[å—æ©‹æºé€š] ğŸ”„ å‹•æ…‹é‡æ˜ å°„: æ’æ§½%d -> æ’æ§½%d (%dé€šé“)\n",
           source_slot, target_slot, lanes_to_move);

    if (!g_southbridge_initialized) {
        return RETRYIX_SB_ERROR_NO_CHIPSET;
    }

    // æª¢æŸ¥æ˜¯å¦æ”¯æ´å‹•æ…‹é‡æ˜ å°„
    if (g_southbridge_info.chipset_type == RETRYIX_CHIPSET_UNKNOWN) {
        printf("[å—æ©‹æºé€š] âŒ æœªçŸ¥æ™¶ç‰‡çµ„ï¼Œä¸æ”¯æ´å‹•æ…‹é‡æ˜ å°„\n");
        return RETRYIX_SB_ERROR_ACCESS_DENIED;
    }

    // æ¨¡æ“¬é‡æ˜ å°„éç¨‹
    printf("[å—æ©‹æºé€š] ğŸ”§ æ­£åœ¨é‡æ–°é…ç½®PCIeåˆ‡æ›å™¨...\n");

    // æ›´æ–°é€šé“åˆ†é…åœ°åœ–
    snprintf(g_southbridge_info.lane_allocation_map,
            sizeof(g_southbridge_info.lane_allocation_map),
            "å‹•æ…‹é‡æ˜ å°„: %dé€šé“å¾æ’æ§½%dç§»è‡³æ’æ§½%d",
            lanes_to_move, source_slot, target_slot);

    printf("[å—æ©‹æºé€š] âœ… å‹•æ…‹é‡æ˜ å°„å®Œæˆ\n");
    return RETRYIX_SB_SUCCESS;
}

RETRYIX_API retryix_southbridge_result_t RETRYIX_CALL
retryix_southbridge_hotplug_coordinate(int slot_number, bool device_attached) {
    printf("[å—æ©‹æºé€š] ğŸ”Œ ç†±æ’æ‹”äº‹ä»¶: æ’æ§½%d %s\n",
           slot_number, device_attached ? "è¨­å‚™æ’å…¥" : "è¨­å‚™ç§»é™¤");

    if (!g_southbridge_initialized) {
        return RETRYIX_SB_ERROR_NO_CHIPSET;
    }

    if (device_attached) {
        printf("[å—æ©‹æºé€š] ğŸ” æª¢æ¸¬æ–°è¨­å‚™...\n");
        printf("[å—æ©‹æºé€š] âš¡ åˆ†é…é›»æºå’Œé€šé“...\n");
    } else {
        printf("[å—æ©‹æºé€š] ğŸ”‹ é‡‹æ”¾é›»æºå’Œé€šé“...\n");
        g_southbridge_info.available_pch_lanes += 4;  // å‡è¨­é‡‹æ”¾4é€šé“
    }

    printf("[å—æ©‹æºé€š] âœ… ç†±æ’æ‹”å”èª¿å®Œæˆ\n");
    return RETRYIX_SB_SUCCESS;
}

RETRYIX_API retryix_southbridge_result_t RETRYIX_CALL
retryix_southbridge_get_lane_utilization(float* slot_utilization, int max_slots, int* actual_slots) {
    if (!g_southbridge_initialized) {
        return RETRYIX_SB_ERROR_NO_CHIPSET;
    }

    if (!slot_utilization || !actual_slots) {
        return RETRYIX_SB_ERROR_ACCESS_DENIED;
    }

    // æ¨¡æ“¬å¯¦æ™‚ä½¿ç”¨ç‡æ•¸æ“š
    int slots = (max_slots < 4) ? max_slots : 4;
    *actual_slots = slots;

    for (int i = 0; i < slots; i++) {
        // æ¨¡æ“¬ä¸åŒæ’æ§½çš„ä½¿ç”¨ç‡
        switch (i) {
            case 0: slot_utilization[i] = 85.5f; break;  // ä¸»è¦NVMe
            case 1: slot_utilization[i] = 45.2f; break;  // æ¬¡è¦å­˜å„²
            case 2: slot_utilization[i] = 12.8f; break;  // ç¶²å¡
            case 3: slot_utilization[i] = 0.0f; break;   // ç©ºæ’æ§½
        }
    }

    return RETRYIX_SB_SUCCESS;
}

RETRYIX_API retryix_southbridge_result_t RETRYIX_CALL
retryix_southbridge_cleanup(void) {
    printf("[å—æ©‹æºé€š] ğŸ§¹ æ¸…ç†å—æ©‹æºé€šè³‡æº...\n");

    if (g_southbridge_initialized) {
        // æ¢å¾©é è¨­é›»æºè¨­å®š
        g_southbridge_info.power_gating_active = true;
        g_southbridge_info.clock_gating_active = true;

        memset(&g_southbridge_info, 0, sizeof(g_southbridge_info));
        g_southbridge_initialized = false;

        printf("[å—æ©‹æºé€š] âœ… è³‡æºæ¸…ç†å®Œæˆ\n");
    }

    return RETRYIX_SB_SUCCESS;
}

// ===================== å·¥å…·å‡½æ•¸å¯¦ç¾ =====================

RETRYIX_API const char* RETRYIX_CALL
retryix_southbridge_get_error_string(retryix_southbridge_result_t error_code) {
    switch (error_code) {
        case RETRYIX_SB_SUCCESS: return "å—æ©‹æºé€šæˆåŠŸ";
        case RETRYIX_SB_ERROR_NO_CHIPSET: return "ç„¡æ³•è­˜åˆ¥æ™¶ç‰‡çµ„";
        case RETRYIX_SB_ERROR_ACCESS_DENIED: return "è¨ªå•è¢«æ‹’çµ•";
        case RETRYIX_SB_ERROR_LANES_CONFLICT: return "é€šé“é…ç½®è¡çª";
        case RETRYIX_SB_ERROR_POWER_LIMIT: return "é›»æºç®¡ç†é™åˆ¶";
        case RETRYIX_SB_ERROR_THERMAL_LIMIT: return "ç†±é™åˆ¶";
        case RETRYIX_SB_ERROR_FIRMWARE_LOCK: return "éŸŒé«”é–å®š";
        default: return "æœªçŸ¥å—æ©‹éŒ¯èª¤";
    }
}

RETRYIX_API const char* RETRYIX_CALL
retryix_southbridge_get_chipset_name(retryix_chipset_type_t chipset_type) {
    switch (chipset_type) {
        case RETRYIX_CHIPSET_INTEL_Z690: return "Intel Z690 PCH";
        case RETRYIX_CHIPSET_INTEL_H670: return "Intel H670 PCH";
        case RETRYIX_CHIPSET_INTEL_B660: return "Intel B660 PCH";
        case RETRYIX_CHIPSET_AMD_X570: return "AMD X570 Chipset";
        case RETRYIX_CHIPSET_AMD_B550: return "AMD B550 Chipset";
        case RETRYIX_CHIPSET_AMD_A520: return "AMD A520 Chipset";
        default: return "Unknown Chipset";
    }
}

RETRYIX_API int RETRYIX_CALL
retryix_southbridge_format_info(const retryix_southbridge_info_t* info,
                                char* buffer, size_t buffer_size) {
    if (!info || !buffer || buffer_size == 0) {
        return 0;
    }

    return snprintf(buffer, buffer_size,
        "å—æ©‹æ™¶ç‰‡è³‡è¨Š:\n"
        "  æ™¶ç‰‡çµ„: %s %s\n"
        "  PCHé€šé“: %dç¸½æ•¸, %då¯ç”¨\n"
        "  CPUç›´é€£: %dé€šé“\n"
        "  åŠŸè€—: %.1f W, æº«åº¦: %.1f Â°C\n"
        "  PCIeé…ç½®: %s\n"
        "  é€šé“åˆ†é…: %s\n"
        "  ç¡¬é«”é™åˆ¶: %s\n",
        info->vendor_name,
        info->model_name,
        info->total_pch_lanes,
        info->available_pch_lanes,
        info->cpu_direct_lanes,
        info->power_consumption_watts,
        info->temperature_celsius,
        info->pcie_configuration,
        info->lane_allocation_map,
        info->hardware_limitations
    );
}