{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1547473126895 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1547473126902 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 14 16:38:46 2019 " "Processing started: Mon Jan 14 16:38:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1547473126902 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547473126902 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off basic_comp -c basic_comp " "Command: quartus_map --read_settings_files=on --write_settings_files=off basic_comp -c basic_comp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547473126902 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1547473127522 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1547473127522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_comp.sv 11 11 " "Found 11 design units, including 11 entities, in source file basic_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_comp " "Found entity 1: basic_comp" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547473136482 ""} { "Info" "ISGN_ENTITY_NAME" "2 control_timing_unit " "Found entity 2: control_timing_unit" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547473136482 ""} { "Info" "ISGN_ENTITY_NAME" "3 control_logic " "Found entity 3: control_logic" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547473136482 ""} { "Info" "ISGN_ENTITY_NAME" "4 alu " "Found entity 4: alu" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 503 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547473136482 ""} { "Info" "ISGN_ENTITY_NAME" "5 register " "Found entity 5: register" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 571 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547473136482 ""} { "Info" "ISGN_ENTITY_NAME" "6 ff " "Found entity 6: ff" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 598 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547473136482 ""} { "Info" "ISGN_ENTITY_NAME" "7 counter " "Found entity 7: counter" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547473136482 ""} { "Info" "ISGN_ENTITY_NAME" "8 decoder " "Found entity 8: decoder" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547473136482 ""} { "Info" "ISGN_ENTITY_NAME" "9 encoder " "Found entity 9: encoder" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547473136482 ""} { "Info" "ISGN_ENTITY_NAME" "10 bus " "Found entity 10: bus" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 682 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547473136482 ""} { "Info" "ISGN_ENTITY_NAME" "11 ram " "Found entity 11: ram" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547473136482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547473136482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_comp_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file basic_comp_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 basic_comp_tb " "Found entity 1: basic_comp_tb" {  } { { "basic_comp_tb.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547473136487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547473136487 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "basic_comp " "Elaborating entity \"basic_comp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1547473136523 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BUS\[0\] 0 basic_comp.sv(12) " "Net \"BUS\[0\]\" at basic_comp.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1547473136524 "|basic_comp"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "AC_out\[14..0\] 0 basic_comp.sv(30) " "Net \"AC_out\[14..0\]\" at basic_comp.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1547473136525 "|basic_comp"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "AR_bus\[15..12\] 0 basic_comp.sv(34) " "Net \"AR_bus\[15..12\]\" at basic_comp.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1547473136525 "|basic_comp"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PC_bus\[15..12\] 0 basic_comp.sv(34) " "Net \"PC_bus\[15..12\]\" at basic_comp.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1547473136525 "|basic_comp"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "DR_bus\[15..12\] 0 basic_comp.sv(34) " "Net \"DR_bus\[15..12\]\" at basic_comp.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1547473136525 "|basic_comp"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "TR_bus\[15..12\] 0 basic_comp.sv(34) " "Net \"TR_bus\[15..12\]\" at basic_comp.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1547473136525 "|basic_comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:AR " "Elaborating entity \"register\" for hierarchy \"register:AR\"" {  } { { "basic_comp.sv" "AR" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547473136526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:AC " "Elaborating entity \"register\" for hierarchy \"register:AC\"" {  } { { "basic_comp.sv" "AC" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547473136528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:INPR " "Elaborating entity \"register\" for hierarchy \"register:INPR\"" {  } { { "basic_comp.sv" "INPR" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547473136530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:RAM " "Elaborating entity \"ram\" for hierarchy \"ram:RAM\"" {  } { { "basic_comp.sv" "RAM" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547473136532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff ff:IRQ " "Elaborating entity \"ff\" for hierarchy \"ff:IRQ\"" {  } { { "basic_comp.sv" "IRQ" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547473136534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus bus:common_bus " "Elaborating entity \"bus\" for hierarchy \"bus:common_bus\"" {  } { { "basic_comp.sv" "common_bus" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547473136537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU " "Elaborating entity \"alu\" for hierarchy \"alu:ALU\"" {  } { { "basic_comp.sv" "ALU" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547473136539 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carry basic_comp.sv(524) " "Verilog HDL Always Construct warning at basic_comp.sv(524): inferring latch(es) for variable \"carry\", which holds its previous value in one or more paths through the always construct" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 524 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1547473136540 "|basic_comp|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry basic_comp.sv(524) " "Inferred latch for \"carry\" at basic_comp.sv(524)" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 524 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547473136540 "|basic_comp|alu:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_timing_unit control_timing_unit:CTU " "Elaborating entity \"control_timing_unit\" for hierarchy \"control_timing_unit:CTU\"" {  } { { "basic_comp.sv" "CTU" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547473136541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter control_timing_unit:CTU\|counter:SC " "Elaborating entity \"counter\" for hierarchy \"control_timing_unit:CTU\|counter:SC\"" {  } { { "basic_comp.sv" "SC" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547473136543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder control_timing_unit:CTU\|decoder:dec3_8 " "Elaborating entity \"decoder\" for hierarchy \"control_timing_unit:CTU\|decoder:dec3_8\"" {  } { { "basic_comp.sv" "dec3_8" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547473136544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_logic control_timing_unit:CTU\|control_logic:control_log " "Elaborating entity \"control_logic\" for hierarchy \"control_timing_unit:CTU\|control_logic:control_log\"" {  } { { "basic_comp.sv" "control_log" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547473136546 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "control_timing_unit:CTU\|T\[15\] " "Net \"control_timing_unit:CTU\|T\[15\]\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "T\[15\]" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 146 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473136586 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "control_timing_unit:CTU\|T\[14\] " "Net \"control_timing_unit:CTU\|T\[14\]\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "T\[14\]" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 146 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473136586 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "control_timing_unit:CTU\|T\[13\] " "Net \"control_timing_unit:CTU\|T\[13\]\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "T\[13\]" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 146 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473136586 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "control_timing_unit:CTU\|T\[12\] " "Net \"control_timing_unit:CTU\|T\[12\]\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "T\[12\]" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 146 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473136586 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "control_timing_unit:CTU\|T\[11\] " "Net \"control_timing_unit:CTU\|T\[11\]\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "T\[11\]" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 146 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473136586 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "control_timing_unit:CTU\|T\[10\] " "Net \"control_timing_unit:CTU\|T\[10\]\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "T\[10\]" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 146 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473136586 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "control_timing_unit:CTU\|T\[9\] " "Net \"control_timing_unit:CTU\|T\[9\]\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "T\[9\]" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 146 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473136586 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "control_timing_unit:CTU\|T\[8\] " "Net \"control_timing_unit:CTU\|T\[8\]\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "T\[8\]" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 146 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473136586 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1547473136586 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AC_zero " "Net \"AC_zero\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "AC_zero" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473136587 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1547473136587 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AC_zero " "Net \"AC_zero\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "AC_zero" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473136587 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1547473136587 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AC_zero " "Net \"AC_zero\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "AC_zero" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473136588 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1547473136588 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AC_zero " "Net \"AC_zero\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "AC_zero" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473136588 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1547473136588 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AC_zero " "Net \"AC_zero\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "AC_zero" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473136588 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1547473136588 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AC_zero " "Net \"AC_zero\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "AC_zero" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473136588 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1547473136588 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AC_zero " "Net \"AC_zero\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "AC_zero" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473136588 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1547473136588 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AC_zero " "Net \"AC_zero\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "AC_zero" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473136589 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1547473136589 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AC_zero " "Net \"AC_zero\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "AC_zero" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473136589 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1547473136589 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AC_zero " "Net \"AC_zero\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "AC_zero" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473136589 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1547473136589 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AC_zero " "Net \"AC_zero\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "AC_zero" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473136589 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1547473136589 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AC_zero " "Net \"AC_zero\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "AC_zero" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473136589 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1547473136589 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AC_zero " "Net \"AC_zero\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "AC_zero" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473136590 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1547473136590 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AC_zero " "Net \"AC_zero\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "AC_zero" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473136590 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1547473136590 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AC_zero " "Net \"AC_zero\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "AC_zero" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473136590 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1547473136590 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AC_zero " "Net \"AC_zero\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "AC_zero" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473136590 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1547473136590 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AC_zero " "Net \"AC_zero\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "AC_zero" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473136591 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1547473136591 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "AC_zero " "Net \"AC_zero\" is missing source, defaulting to GND" {  } { { "basic_comp.sv" "AC_zero" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1547473136591 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1547473136591 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ram:RAM\|memory " "RAM logic \"ram:RAM\|memory\" is uninferred due to inappropriate RAM size" {  } { { "basic_comp.sv" "memory" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 710 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1547473136862 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1547473136862 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:RAM\|out\[0\] " "Converted tri-state buffer \"ram:RAM\|out\[0\]\" feeding internal logic into a wire" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 708 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1547473136863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:RAM\|out\[1\] " "Converted tri-state buffer \"ram:RAM\|out\[1\]\" feeding internal logic into a wire" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 708 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1547473136863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:RAM\|out\[2\] " "Converted tri-state buffer \"ram:RAM\|out\[2\]\" feeding internal logic into a wire" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 708 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1547473136863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:RAM\|out\[3\] " "Converted tri-state buffer \"ram:RAM\|out\[3\]\" feeding internal logic into a wire" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 708 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1547473136863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:RAM\|out\[4\] " "Converted tri-state buffer \"ram:RAM\|out\[4\]\" feeding internal logic into a wire" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 708 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1547473136863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:RAM\|out\[5\] " "Converted tri-state buffer \"ram:RAM\|out\[5\]\" feeding internal logic into a wire" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 708 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1547473136863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:RAM\|out\[6\] " "Converted tri-state buffer \"ram:RAM\|out\[6\]\" feeding internal logic into a wire" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 708 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1547473136863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:RAM\|out\[7\] " "Converted tri-state buffer \"ram:RAM\|out\[7\]\" feeding internal logic into a wire" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 708 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1547473136863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:RAM\|out\[8\] " "Converted tri-state buffer \"ram:RAM\|out\[8\]\" feeding internal logic into a wire" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 708 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1547473136863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:RAM\|out\[9\] " "Converted tri-state buffer \"ram:RAM\|out\[9\]\" feeding internal logic into a wire" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 708 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1547473136863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:RAM\|out\[10\] " "Converted tri-state buffer \"ram:RAM\|out\[10\]\" feeding internal logic into a wire" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 708 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1547473136863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:RAM\|out\[11\] " "Converted tri-state buffer \"ram:RAM\|out\[11\]\" feeding internal logic into a wire" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 708 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1547473136863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:RAM\|out\[12\] " "Converted tri-state buffer \"ram:RAM\|out\[12\]\" feeding internal logic into a wire" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 708 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1547473136863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:RAM\|out\[13\] " "Converted tri-state buffer \"ram:RAM\|out\[13\]\" feeding internal logic into a wire" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 708 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1547473136863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:RAM\|out\[14\] " "Converted tri-state buffer \"ram:RAM\|out\[14\]\" feeding internal logic into a wire" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 708 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1547473136863 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram:RAM\|out\[15\] " "Converted tri-state buffer \"ram:RAM\|out\[15\]\" feeding internal logic into a wire" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 708 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1547473136863 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1547473136863 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "16 " "16 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1547473136976 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OUTR_out GND " "Pin \"OUTR_out\" is stuck at GND" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547473136986 "|basic_comp|OUTR_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1547473136986 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1547473137052 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "65 " "65 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1547473137209 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1547473137372 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547473137372 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "set_S " "No output dependent on input pin \"set_S\"" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1547473137425 "|basic_comp|set_S"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPR_in\[0\] " "No output dependent on input pin \"INPR_in\[0\]\"" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1547473137425 "|basic_comp|INPR_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPR_in\[1\] " "No output dependent on input pin \"INPR_in\[1\]\"" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1547473137425 "|basic_comp|INPR_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPR_in\[2\] " "No output dependent on input pin \"INPR_in\[2\]\"" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1547473137425 "|basic_comp|INPR_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPR_in\[3\] " "No output dependent on input pin \"INPR_in\[3\]\"" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1547473137425 "|basic_comp|INPR_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPR_in\[4\] " "No output dependent on input pin \"INPR_in\[4\]\"" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1547473137425 "|basic_comp|INPR_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPR_in\[5\] " "No output dependent on input pin \"INPR_in\[5\]\"" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1547473137425 "|basic_comp|INPR_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPR_in\[6\] " "No output dependent on input pin \"INPR_in\[6\]\"" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1547473137425 "|basic_comp|INPR_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPR_in\[7\] " "No output dependent on input pin \"INPR_in\[7\]\"" {  } { { "basic_comp.sv" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/basic_comp.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1547473137425 "|basic_comp|INPR_in[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1547473137425 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1547473137426 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1547473137426 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1547473137426 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1547473137426 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1547473137469 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 14 16:38:57 2019 " "Processing ended: Mon Jan 14 16:38:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1547473137469 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1547473137469 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1547473137469 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1547473137469 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1547473138747 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1547473138753 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 14 16:38:58 2019 " "Processing started: Mon Jan 14 16:38:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1547473138753 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1547473138753 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off basic_comp -c basic_comp " "Command: quartus_fit --read_settings_files=off --write_settings_files=off basic_comp -c basic_comp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1547473138753 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1547473138900 ""}
{ "Info" "0" "" "Project  = basic_comp" {  } {  } 0 0 "Project  = basic_comp" 0 0 "Fitter" 0 0 1547473138901 ""}
{ "Info" "0" "" "Revision = basic_comp" {  } {  } 0 0 "Revision = basic_comp" 0 0 "Fitter" 0 0 1547473138901 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1547473139034 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1547473139034 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "basic_comp 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"basic_comp\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1547473139041 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1547473139089 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1547473139089 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1547473139546 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1547473139574 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1547473139865 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "15 15 " "No exact pin location assignment(s) for 15 pins of 15 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1547473140067 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1547473147706 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 2 global CLKCTRL_G10 " "clk~inputCLKENA0 with 2 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1547473147905 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1547473147905 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547473147905 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1547473147907 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1547473147908 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1547473147908 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1547473147908 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1547473147908 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1547473147908 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "basic_comp.sdc " "Synopsys Design Constraints File file not found: 'basic_comp.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1547473148521 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1547473148521 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1547473148523 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1547473148523 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1547473148523 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1547473148524 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1547473148524 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1547473148524 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547473148554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1547473153796 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1547473153926 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547473154720 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1547473155204 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1547473156760 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547473156761 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1547473157956 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1547473163131 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1547473163131 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1547473163405 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1547473163405 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1547473163405 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547473163415 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.21 " "Total time spent on timing analysis during the Fitter is 0.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1547473164830 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1547473164866 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1547473165147 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1547473165147 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1547473166037 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547473169181 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/output_files/basic_comp.fit.smsg " "Generated suppressed messages file C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/output_files/basic_comp.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1547473169448 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6717 " "Peak virtual memory: 6717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1547473170108 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 14 16:39:30 2019 " "Processing ended: Mon Jan 14 16:39:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1547473170108 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1547473170108 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1547473170108 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1547473170108 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1547473171354 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1547473171360 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 14 16:39:31 2019 " "Processing started: Mon Jan 14 16:39:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1547473171360 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1547473171360 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off basic_comp -c basic_comp " "Command: quartus_asm --read_settings_files=off --write_settings_files=off basic_comp -c basic_comp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1547473171360 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1547473172182 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1547473178718 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1547473179160 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 14 16:39:39 2019 " "Processing ended: Mon Jan 14 16:39:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1547473179160 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1547473179160 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1547473179160 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1547473179160 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1547473179846 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1547473180425 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1547473180430 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 14 16:39:40 2019 " "Processing started: Mon Jan 14 16:39:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1547473180430 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1547473180430 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta basic_comp -c basic_comp " "Command: quartus_sta basic_comp -c basic_comp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1547473180431 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1547473180580 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1547473181412 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1547473181412 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1547473181462 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1547473181462 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "basic_comp.sdc " "Synopsys Design Constraints File file not found: 'basic_comp.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1547473182042 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1547473182042 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1547473182043 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1547473182043 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1547473182043 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1547473182043 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1547473182044 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1547473182052 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1547473182062 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1547473182062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.308 " "Worst-case setup slack is -0.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547473182065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547473182065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.308              -0.615 clk  " "   -0.308              -0.615 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547473182065 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1547473182065 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.557 " "Worst-case hold slack is 0.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547473182068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547473182068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.557               0.000 clk  " "    0.557               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547473182068 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1547473182068 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1547473182074 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1547473182077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547473182079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547473182079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -2.214 clk  " "   -0.724              -2.214 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547473182079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1547473182079 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1547473182089 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1547473182121 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1547473183579 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1547473183667 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1547473183672 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1547473183672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.392 " "Worst-case setup slack is -0.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547473183678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547473183678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.392              -0.769 clk  " "   -0.392              -0.769 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547473183678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1547473183678 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.611 " "Worst-case hold slack is 0.611" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547473183681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547473183681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.611               0.000 clk  " "    0.611               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547473183681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1547473183681 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1547473183684 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1547473183688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547473183690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547473183690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -2.242 clk  " "   -0.724              -2.242 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547473183690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1547473183690 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1547473183707 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1547473183970 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1547473184617 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1547473184664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.482 " "Worst-case setup slack is 0.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547473184666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547473184666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.482               0.000 clk  " "    0.482               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547473184666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1547473184666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.183 " "Worst-case hold slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547473184670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547473184670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 clk  " "    0.183               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547473184670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1547473184670 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1547473184674 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1547473184677 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1547473184677 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1547473184677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.085 " "Worst-case minimum pulse width slack is -0.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547473184680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547473184680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.085              -0.165 clk  " "   -0.085              -0.165 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547473184680 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1547473184680 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1547473184689 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1547473184841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.503 " "Worst-case setup slack is 0.503" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547473184845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547473184845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.503               0.000 clk  " "    0.503               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547473184845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1547473184845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.175 " "Worst-case hold slack is 0.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547473184852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547473184852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 clk  " "    0.175               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547473184852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1547473184852 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1547473184856 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1547473184864 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1547473184864 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1547473184864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.086 " "Worst-case minimum pulse width slack is -0.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547473184866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547473184866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.086              -0.167 clk  " "   -0.086              -0.167 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547473184866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1547473184866 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1547473186140 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1547473186140 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5198 " "Peak virtual memory: 5198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1547473186255 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 14 16:39:46 2019 " "Processing ended: Mon Jan 14 16:39:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1547473186255 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1547473186255 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1547473186255 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1547473186255 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1547473187384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1547473187390 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 14 16:39:47 2019 " "Processing started: Mon Jan 14 16:39:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1547473187390 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1547473187390 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off basic_comp -c basic_comp " "Command: quartus_eda --read_settings_files=off --write_settings_files=off basic_comp -c basic_comp" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1547473187390 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1547473188541 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1547473188567 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "basic_comp.svo C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/simulation/modelsim/ simulation " "Generated file basic_comp.svo in folder \"C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1547473188677 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4747 " "Peak virtual memory: 4747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1547473188748 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 14 16:39:48 2019 " "Processing ended: Mon Jan 14 16:39:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1547473188748 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1547473188748 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1547473188748 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1547473188748 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1547473189918 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1547473189925 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 14 16:39:49 2019 " "Processing started: Mon Jan 14 16:39:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1547473189925 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1547473189925 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui basic_comp basic_comp " "Command: quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui basic_comp basic_comp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1547473189925 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui basic_comp basic_comp " "Quartus(args): --block_on_gui basic_comp basic_comp" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1547473189925 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1547473190062 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1547473190169 ""}
{ "Warning" "0" "" "Warning: File basic_comp_run_msim_gate_systemverilog.do already exists - backing up current file as basic_comp_run_msim_gate_systemverilog.do.bak2" {  } {  } 0 0 "Warning: File basic_comp_run_msim_gate_systemverilog.do already exists - backing up current file as basic_comp_run_msim_gate_systemverilog.do.bak2" 0 0 "Shell" 0 0 1547473190227 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/simulation/modelsim/basic_comp_run_msim_gate_systemverilog.do" {  } { { "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/simulation/modelsim/basic_comp_run_msim_gate_systemverilog.do" "0" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/simulation/modelsim/basic_comp_run_msim_gate_systemverilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/Caner/Documents/GitHub/Course-Projects/EE445/hw3/simulation/modelsim/basic_comp_run_msim_gate_systemverilog.do" 0 0 "Shell" 0 0 1547473190234 ""}
