// Seed: 3573616950
program module_0 ();
  wire id_1;
endprogram
module module_1 (
    output wand id_0
);
  wire id_2;
  assign id_0 = 1;
  wire id_3;
  generate
    assign id_0 = id_2 >>> 1;
  endgenerate
  module_0 modCall_1 ();
  wire id_4;
  wire id_5, id_6, id_7, id_8;
  wire [1 : 1 'b0] id_9;
endmodule
module module_2 #(
    parameter id_12 = 32'd63,
    parameter id_16 = 32'd22,
    parameter id_21 = 32'd94,
    parameter id_3  = 32'd73,
    parameter id_6  = 32'd47,
    parameter id_9  = 32'd31
) (
    id_1,
    id_2[-1 : id_3!=id_12],
    _id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14[-1'd0 :-1],
    id_15,
    _id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    _id_21[id_21 :-1^id_9],
    id_22,
    id_23,
    id_24
);
  inout wire id_24;
  input wire id_23;
  input wire id_22;
  inout logic [7:0] _id_21;
  inout wire id_20;
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  inout wire _id_16;
  inout wire id_15;
  inout logic [7:0] id_14;
  inout wire id_13;
  inout wire _id_12;
  input wire id_11;
  inout tri id_10;
  input wire _id_9;
  output wire id_8;
  inout wire id_7;
  inout wire _id_6;
  inout wire id_5;
  output wire id_4;
  output wire _id_3;
  output logic [7:0] id_2;
  input wire id_1;
  assign id_10 = id_6 * -1;
  wire [id_6 : id_16] id_25;
  module_0 modCall_1 ();
  wire [-1 : -1] id_26[1 'b0 : -1  -  id_12];
endmodule
