--------------------------------------------------------------------------------
Release 13.2 Trace  (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/Software/xilinx/13.2/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml dlx_toplevel.twx dlx_toplevel.ncd -o dlx_toplevel.twr
dlx_toplevel.pcf -ucf dlx_toplevel.ucf

Design file:              dlx_toplevel.ncd
Physical constraint file: dlx_toplevel.pcf
Device,package,speed:     xc5vlx110t,ff1136,-2 (PRODUCTION 1.73 2011-06-20, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk_in" 100 MHz HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   7.406ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk_in" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.594ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 7.406ns (135.026MHz) (Tdcmpc)
  Physical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN
  Logical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: Inst_DCM_100/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 2.594ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 7.406ns (135.026MHz) (Tdcmpco)
  Physical resource: Inst_DCM_100/DCM_ADV_INST/CLK0
  Logical resource: Inst_DCM_100/DCM_ADV_INST/CLK0
  Location pin: DCM_ADV_X0Y2.CLK0
  Clock network: Inst_DCM_100/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN
  Logical resource: Inst_DCM_100/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: Inst_DCM_100/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DCM_100_CLK0_BUF = PERIOD TIMEGRP 
"Inst_DCM_100_CLK0_BUF" TS_clk HIGH         50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DCM_100_CLK0_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLK0_BUF" TS_clk HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1
  Logical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: Inst_DCM_100/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1
  Logical resource: Inst_DCM_100/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: Inst_DCM_100/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 8.502ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.498ns (667.557MHz) (Tbgper_I)
  Physical resource: Inst_DCM_100/CLK0_BUFG_INST/I0
  Logical resource: Inst_DCM_100/CLK0_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: Inst_DCM_100/CLK0_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_DCM_100_CLKOUT0_BUF = PERIOD TIMEGRP 
"Inst_DCM_100_CLKOUT0_BUF"         TS_Inst_DCM_100_CLK0_BUF HIGH 50%;

 13105106 paths analyzed, 15201 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.970ns.
--------------------------------------------------------------------------------

Paths for end point CPU0/UF_GPR/REG9/data_out_25 (SLICE_X31Y77.BX), 4179 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_PREG01/DOUT_26 (FF)
  Destination:          CPU0/UF_GPR/REG9/data_out_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.747ns (Levels of Logic = 7)
  Clock Path Skew:      -0.141ns (1.150 - 1.291)
  Source Clock:         CLK_100 rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU0/UA_PREG01/DOUT_26 to CPU0/UF_GPR/REG9/data_out_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y47.CQ      Tcko                  0.396   CPU0/UA_PREG01/DOUT<26>
                                                       CPU0/UA_PREG01/DOUT_26
    SLICE_X84Y52.B1      net (fanout=16)       0.994   CPU0/UA_PREG01/DOUT<26>
    SLICE_X84Y52.CMUX    Topbc                 0.591   uMM/selector_isInRangeOfSpecificPort_0_cmp_ge0001
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<5>
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>
    SLICE_X78Y55.B5      net (fanout=1)        0.743   uMM/selector_isInRangeOfSpecificPort_0_cmp_ge0001
    SLICE_X78Y55.B       Tilo                  0.086   N755
                                                       uMM/selector_isInRangeOfAnyPort_6_or0000_SW0_SW0
    SLICE_X71Y55.A4      net (fanout=5)        0.720   N755
    SLICE_X71Y55.A       Tilo                  0.086   uMM/selector<0>
                                                       uMM/selector_isInRangeOfAnyPort_6_or0000_1
    SLICE_X71Y55.B3      net (fanout=2)        0.647   uMM/selector_isInRangeOfAnyPort_6_or0000
    SLICE_X71Y55.B       Tilo                  0.086   uMM/selector<0>
                                                       uMM/selector<0>
    SLICE_X67Y60.A5      net (fanout=48)       0.909   uMM/selector<0>
    SLICE_X67Y60.A       Tilo                  0.086   uMM/Mmux_DataDB_master_write5723
                                                       uMM/Mmux_DataDB_master_write5423
    SLICE_X60Y57.A4      net (fanout=2)        0.623   uMM/Mmux_DataDB_master_write5423
    SLICE_X60Y57.A       Tilo                  0.086   uMM/Mmux_DataDB_master_write12110
                                                       uMM/Mmux_DataDB_master_write5447
    SLICE_X31Y64.A1      net (fanout=3)        1.839   datadbi_cpu<25>
    SLICE_X31Y64.A       Tilo                  0.086   CPU0/UF_GPR/Mmux_data_out1_891
                                                       CPU0/UF_GPR/REG10/data_out_mux0000<6>1
    SLICE_X31Y77.BX      net (fanout=30)       1.781   CPU0/UF_GPR/REG10/data_out_mux0000<6>
    SLICE_X31Y77.CLK     Tdick                -0.012   CPU0/UF_GPR/REG9/data_out<27>
                                                       CPU0/UF_GPR/REG9/data_out_25
    -------------------------------------------------  ---------------------------
    Total                                      9.747ns (1.491ns logic, 8.256ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_PREG01/DOUT_20 (FF)
  Destination:          CPU0/UF_GPR/REG9/data_out_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.707ns (Levels of Logic = 7)
  Clock Path Skew:      -0.165ns (1.150 - 1.315)
  Source Clock:         CLK_100 rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU0/UA_PREG01/DOUT_20 to CPU0/UF_GPR/REG9/data_out_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y49.CQ      Tcko                  0.375   CPU0/UA_PREG01/DOUT<20>
                                                       CPU0/UA_PREG01/DOUT_20
    SLICE_X82Y53.A1      net (fanout=9)        0.958   CPU0/UA_PREG01/DOUT<20>
    SLICE_X82Y53.CMUX    Topac                 0.610   CPU0/UA_PREG01/DOUT_2_1
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<4>4
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_2
    SLICE_X75Y55.A6      net (fanout=2)        0.441   uMM/selector_isInRangeOfSpecificPort_4_cmp_ge0001
    SLICE_X75Y55.A       Tilo                  0.086   N508
                                                       uMM/selector_isInRangeOfSpecificPort_4_and0000
    SLICE_X71Y55.A1      net (fanout=8)        1.020   uMM/selector_isInRangeOfSpecificPort<4>
    SLICE_X71Y55.A       Tilo                  0.086   uMM/selector<0>
                                                       uMM/selector_isInRangeOfAnyPort_6_or0000_1
    SLICE_X71Y55.B3      net (fanout=2)        0.647   uMM/selector_isInRangeOfAnyPort_6_or0000
    SLICE_X71Y55.B       Tilo                  0.086   uMM/selector<0>
                                                       uMM/selector<0>
    SLICE_X67Y60.A5      net (fanout=48)       0.909   uMM/selector<0>
    SLICE_X67Y60.A       Tilo                  0.086   uMM/Mmux_DataDB_master_write5723
                                                       uMM/Mmux_DataDB_master_write5423
    SLICE_X60Y57.A4      net (fanout=2)        0.623   uMM/Mmux_DataDB_master_write5423
    SLICE_X60Y57.A       Tilo                  0.086   uMM/Mmux_DataDB_master_write12110
                                                       uMM/Mmux_DataDB_master_write5447
    SLICE_X31Y64.A1      net (fanout=3)        1.839   datadbi_cpu<25>
    SLICE_X31Y64.A       Tilo                  0.086   CPU0/UF_GPR/Mmux_data_out1_891
                                                       CPU0/UF_GPR/REG10/data_out_mux0000<6>1
    SLICE_X31Y77.BX      net (fanout=30)       1.781   CPU0/UF_GPR/REG10/data_out_mux0000<6>
    SLICE_X31Y77.CLK     Tdick                -0.012   CPU0/UF_GPR/REG9/data_out<27>
                                                       CPU0/UF_GPR/REG9/data_out_25
    -------------------------------------------------  ---------------------------
    Total                                      9.707ns (1.489ns logic, 8.218ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_PREG01/DOUT_29 (FF)
  Destination:          CPU0/UF_GPR/REG9/data_out_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.713ns (Levels of Logic = 7)
  Clock Path Skew:      -0.155ns (1.150 - 1.305)
  Source Clock:         CLK_100 rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU0/UA_PREG01/DOUT_29 to CPU0/UF_GPR/REG9/data_out_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y43.CQ      Tcko                  0.375   CPU0/UA_PREG01/DOUT<29>
                                                       CPU0/UA_PREG01/DOUT_29
    SLICE_X82Y53.B5      net (fanout=12)       0.974   CPU0/UA_PREG01/DOUT<29>
    SLICE_X82Y53.CMUX    Topbc                 0.600   CPU0/UA_PREG01/DOUT_2_1
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<5>4
                                                       uMM/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_2
    SLICE_X75Y55.A6      net (fanout=2)        0.441   uMM/selector_isInRangeOfSpecificPort_4_cmp_ge0001
    SLICE_X75Y55.A       Tilo                  0.086   N508
                                                       uMM/selector_isInRangeOfSpecificPort_4_and0000
    SLICE_X71Y55.A1      net (fanout=8)        1.020   uMM/selector_isInRangeOfSpecificPort<4>
    SLICE_X71Y55.A       Tilo                  0.086   uMM/selector<0>
                                                       uMM/selector_isInRangeOfAnyPort_6_or0000_1
    SLICE_X71Y55.B3      net (fanout=2)        0.647   uMM/selector_isInRangeOfAnyPort_6_or0000
    SLICE_X71Y55.B       Tilo                  0.086   uMM/selector<0>
                                                       uMM/selector<0>
    SLICE_X67Y60.A5      net (fanout=48)       0.909   uMM/selector<0>
    SLICE_X67Y60.A       Tilo                  0.086   uMM/Mmux_DataDB_master_write5723
                                                       uMM/Mmux_DataDB_master_write5423
    SLICE_X60Y57.A4      net (fanout=2)        0.623   uMM/Mmux_DataDB_master_write5423
    SLICE_X60Y57.A       Tilo                  0.086   uMM/Mmux_DataDB_master_write12110
                                                       uMM/Mmux_DataDB_master_write5447
    SLICE_X31Y64.A1      net (fanout=3)        1.839   datadbi_cpu<25>
    SLICE_X31Y64.A       Tilo                  0.086   CPU0/UF_GPR/Mmux_data_out1_891
                                                       CPU0/UF_GPR/REG10/data_out_mux0000<6>1
    SLICE_X31Y77.BX      net (fanout=30)       1.781   CPU0/UF_GPR/REG10/data_out_mux0000<6>
    SLICE_X31Y77.CLK     Tdick                -0.012   CPU0/UF_GPR/REG9/data_out<27>
                                                       CPU0/UF_GPR/REG9/data_out_25
    -------------------------------------------------  ---------------------------
    Total                                      9.713ns (1.479ns logic, 8.234ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Paths for end point BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAMB36_X4Y31.ADDRAL12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_PREG01/DOUT_13 (FF)
  Destination:          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      10.166ns (Levels of Logic = 0)
  Clock Path Skew:      0.288ns (1.579 - 1.291)
  Source Clock:         CLK_100 rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU0/UA_PREG01/DOUT_13 to BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X80Y52.CQ         Tcko                  0.396   CPU0/UA_PREG01/DOUT<12>
                                                          CPU0/UA_PREG01/DOUT_13
    RAMB36_X4Y31.ADDRAL12   net (fanout=256)      9.498   CPU0/UA_PREG01/DOUT<13>
    RAMB36_X4Y31.CLKARDCLKL Trcck_ADDRA           0.272   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        10.166ns (0.668ns logic, 9.498ns route)
                                                          (6.6% logic, 93.4% route)

--------------------------------------------------------------------------------

Paths for end point BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAMB36_X4Y31.ADDRAU12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CPU0/UA_PREG01/DOUT_13 (FF)
  Destination:          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      10.166ns (Levels of Logic = 0)
  Clock Path Skew:      0.291ns (1.582 - 1.291)
  Source Clock:         CLK_100 rising at 0.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: CPU0/UA_PREG01/DOUT_13 to BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X80Y52.CQ         Tcko                  0.396   CPU0/UA_PREG01/DOUT<12>
                                                          CPU0/UA_PREG01/DOUT_13
    RAMB36_X4Y31.ADDRAU12   net (fanout=256)      9.498   CPU0/UA_PREG01/DOUT<13>
    RAMB36_X4Y31.CLKARDCLKU Trcck_ADDRA           0.272   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                          BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ----------------------------------------------------  ---------------------------
    Total                                        10.166ns (0.668ns logic, 9.498ns route)
                                                          (6.6% logic, 93.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_DCM_100_CLKOUT0_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT0_BUF"
        TS_Inst_DCM_100_CLK0_BUF HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X1Y23.DIADIL12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.223ns (requirement - (clock path skew + uncertainty - data path))
  Source:               AudioR/fifoDataIn_12 (FF)
  Destination:          AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.429ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.732 - 0.526)
  Source Clock:         CLK_100 rising at 10.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: AudioR/fifoDataIn_12 to AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y115.AQ        Tcko                  0.364   AudioR/fifoDataIn<14>
                                                          AudioR/fifoDataIn_12
    RAMB36_X1Y23.DIADIL12   net (fanout=2)        0.345   AudioR/fifoDataIn<12>
    RAMB36_X1Y23.CLKARDCLKL Trckd_DIA   (-Th)     0.280   AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                          AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.429ns (0.084ns logic, 0.345ns route)
                                                          (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X1Y23.DIADIL14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.223ns (requirement - (clock path skew + uncertainty - data path))
  Source:               AudioR/fifoDataIn_14 (FF)
  Destination:          AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.429ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.732 - 0.526)
  Source Clock:         CLK_100 rising at 10.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: AudioR/fifoDataIn_14 to AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y115.CQ        Tcko                  0.364   AudioR/fifoDataIn<14>
                                                          AudioR/fifoDataIn_14
    RAMB36_X1Y23.DIADIL14   net (fanout=2)        0.345   AudioR/fifoDataIn<14>
    RAMB36_X1Y23.CLKARDCLKL Trckd_DIA   (-Th)     0.280   AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                          AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.429ns (0.084ns logic, 0.345ns route)
                                                          (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X1Y22.DIADIL0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.223ns (requirement - (clock path skew + uncertainty - data path))
  Source:               AudioL/fifoDataIn_0 (FF)
  Destination:          AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 0)
  Clock Path Skew:      0.202ns (0.710 - 0.508)
  Source Clock:         CLK_100 rising at 10.000ns
  Destination Clock:    CLK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: AudioL/fifoDataIn_0 to AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y111.AQ        Tcko                  0.364   AudioL/fifoDataIn<3>
                                                          AudioL/fifoDataIn_0
    RAMB36_X1Y22.DIADIL0    net (fanout=2)        0.341   AudioL/fifoDataIn<0>
    RAMB36_X1Y22.CLKARDCLKL Trckd_DIA   (-Th)     0.280   AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                          AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.425ns (0.084ns logic, 0.341ns route)
                                                          (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_DCM_100_CLKOUT0_BUF = PERIOD TIMEGRP "Inst_DCM_100_CLKOUT0_BUF"
        TS_Inst_DCM_100_CLK0_BUF HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.000ns (500.000MHz) (Trper_CLKA)
  Physical resource: AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Logical resource: AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Location pin: RAMB36_X1Y23.CLKARDCLKL
  Clock network: CLK_100
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.000ns (500.000MHz) (Trper_CLKA)
  Physical resource: AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Logical resource: AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Location pin: RAMB36_X1Y23.REGCLKARDRCLKL
  Clock network: CLK_100
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.000ns (500.000MHz) (Trper_CLKA)
  Physical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Logical resource: BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Location pin: RAMB36_X0Y2.CLKARDCLKL
  Clock network: CLK_100
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     10.000ns|      7.406ns|      9.970ns|            0|            0|            0|     13105106|
| TS_Inst_DCM_100_CLK0_BUF      |     10.000ns|      4.000ns|      9.970ns|            0|            0|            0|     13105106|
|  TS_Inst_DCM_100_CLKOUT0_BUF  |     10.000ns|      9.970ns|          N/A|            0|            0|     13105106|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    9.970|    4.843|    4.828|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 13105106 paths, 0 nets, and 28059 connections

Design statistics:
   Minimum period:   9.970ns{1}   (Maximum frequency: 100.301MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 29 12:21:58 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 362 MB



