

================================================================
== Vitis HLS Report for 'adders_io'
================================================================
* Date:           Tue Oct 11 16:20:06 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        adders_io_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.371 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  20.000 ns|  20.000 ns|    3|    3|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     70|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     74|    -|
|Register         |        -|    -|      36|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      36|    144|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln50_fu_59_p2       |         +|   0|  0|  32|          32|          32|
    |in_out1_o_int_regslice  |         +|   0|  0|  32|          32|          32|
    |ap_block_state1         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2         |        or|   0|  0|   2|           1|           1|
    |ap_block_state3         |        or|   0|  0|   2|           1|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  70|          67|          67|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  20|          4|    1|          4|
    |in1_ap_vld_in_sig  |   9|          2|    1|          2|
    |in1_ap_vld_preg    |   9|          2|    1|          2|
    |in1_blk_n          |   9|          2|    1|          2|
    |in1_in_sig         |   9|          2|   32|         64|
    |in_out1_i_blk_n    |   9|          2|    1|          2|
    |in_out1_o_blk_n    |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  74|         16|   38|         78|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |   3|   0|    3|          0|
    |in1_ap_vld_preg  |   1|   0|    1|          0|
    |in1_preg         |  32|   0|   32|          0|
    +-----------------+----+----+-----+-----------+
    |Total            |  36|   0|   36|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|     adders_io|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|     adders_io|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|     adders_io|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|     adders_io|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|     adders_io|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|     adders_io|  return value|
|in1               |   in|   32|      ap_vld|           in1|        scalar|
|in1_ap_vld        |   in|    1|      ap_vld|           in1|        scalar|
|in2               |   in|   32|      ap_ack|           in2|        scalar|
|in2_ap_ack        |  out|    1|      ap_ack|           in2|        scalar|
|in_out1_i         |   in|   32|       ap_hs|       in_out1|       pointer|
|in_out1_i_ap_vld  |   in|    1|       ap_hs|       in_out1|       pointer|
|in_out1_i_ap_ack  |  out|    1|       ap_hs|       in_out1|       pointer|
|in_out1_o         |  out|   32|       ap_hs|       in_out1|       pointer|
|in_out1_o_ap_vld  |  out|    1|       ap_hs|       in_out1|       pointer|
|in_out1_o_ap_ack  |   in|    1|       ap_hs|       in_out1|       pointer|
+------------------+-----+-----+------------+--------------+--------------+

