

================================================================
== Vitis HLS Report for 'dense_layer'
================================================================
* Date:           Sat Dec 13 15:02:21 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        bnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.769 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       72|       72|  0.720 us|  0.720 us|   64|   64|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_34_1  |       70|       70|         8|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.09>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%n297 = alloca i32 1"   --->   Operation 11 'alloca' 'n297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (3.63ns)   --->   "%p_read_182 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read24"   --->   Operation 12 'read' 'p_read_182' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [1/1] (3.63ns)   --->   "%p_read_183 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read23"   --->   Operation 13 'read' 'p_read_183' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 14 [1/1] (3.63ns)   --->   "%p_read_184 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read22"   --->   Operation 14 'read' 'p_read_184' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 15 [1/1] (3.63ns)   --->   "%p_read_185 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read21"   --->   Operation 15 'read' 'p_read_185' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 16 [1/1] (3.63ns)   --->   "%p_read_186 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read20"   --->   Operation 16 'read' 'p_read_186' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 17 [1/1] (3.63ns)   --->   "%p_read_187 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read19"   --->   Operation 17 'read' 'p_read_187' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 18 [1/1] (3.63ns)   --->   "%p_read_188 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read18"   --->   Operation 18 'read' 'p_read_188' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 19 [1/1] (3.63ns)   --->   "%p_read_189 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read17"   --->   Operation 19 'read' 'p_read_189' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 20 [1/1] (3.63ns)   --->   "%p_read_190 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read16"   --->   Operation 20 'read' 'p_read_190' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 21 [1/1] (3.63ns)   --->   "%p_read_191 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read15"   --->   Operation 21 'read' 'p_read_191' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 22 [1/1] (3.63ns)   --->   "%p_read_192 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read14"   --->   Operation 22 'read' 'p_read_192' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 23 [1/1] (3.63ns)   --->   "%p_read_193 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read13"   --->   Operation 23 'read' 'p_read_193' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 24 [1/1] (3.63ns)   --->   "%p_read_194 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read12"   --->   Operation 24 'read' 'p_read_194' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 25 [1/1] (3.63ns)   --->   "%p_read_195 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read11"   --->   Operation 25 'read' 'p_read_195' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 26 [1/1] (3.63ns)   --->   "%p_read_196 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read10"   --->   Operation 26 'read' 'p_read_196' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 27 [1/1] (3.63ns)   --->   "%p_read_197 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read9"   --->   Operation 27 'read' 'p_read_197' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 28 [1/1] (3.63ns)   --->   "%p_read_198 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read8"   --->   Operation 28 'read' 'p_read_198' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 29 [1/1] (3.63ns)   --->   "%p_read_199 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read7"   --->   Operation 29 'read' 'p_read_199' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 30 [1/1] (3.63ns)   --->   "%p_read_200 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read6"   --->   Operation 30 'read' 'p_read_200' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 31 [1/1] (3.63ns)   --->   "%p_read_201 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read5"   --->   Operation 31 'read' 'p_read_201' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 32 [1/1] (3.63ns)   --->   "%p_read_202 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read4"   --->   Operation 32 'read' 'p_read_202' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 33 [1/1] (3.63ns)   --->   "%p_read_203 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3"   --->   Operation 33 'read' 'p_read_203' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 34 [1/1] (3.63ns)   --->   "%p_read_204 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2"   --->   Operation 34 'read' 'p_read_204' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 35 [1/1] (3.63ns)   --->   "%p_read_205 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 35 'read' 'p_read_205' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 36 [1/1] (3.63ns)   --->   "%p_read_206 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 36 'read' 'p_read_206' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%output_203 = alloca i64 1"   --->   Operation 37 'alloca' 'output_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%output_202 = alloca i64 1"   --->   Operation 38 'alloca' 'output_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%output_201 = alloca i64 1"   --->   Operation 39 'alloca' 'output_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%output_200 = alloca i64 1"   --->   Operation 40 'alloca' 'output_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%output_199 = alloca i64 1"   --->   Operation 41 'alloca' 'output_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%output_198 = alloca i64 1"   --->   Operation 42 'alloca' 'output_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%output_197 = alloca i64 1"   --->   Operation 43 'alloca' 'output_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%output_196 = alloca i64 1"   --->   Operation 44 'alloca' 'output_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%output_195 = alloca i64 1"   --->   Operation 45 'alloca' 'output_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%output_194 = alloca i64 1"   --->   Operation 46 'alloca' 'output_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%output_193 = alloca i64 1"   --->   Operation 47 'alloca' 'output_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%output_192 = alloca i64 1"   --->   Operation 48 'alloca' 'output_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%output_191 = alloca i64 1"   --->   Operation 49 'alloca' 'output_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%output_190 = alloca i64 1"   --->   Operation 50 'alloca' 'output_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%output_189 = alloca i64 1"   --->   Operation 51 'alloca' 'output_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%output_188 = alloca i64 1"   --->   Operation 52 'alloca' 'output_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%output_187 = alloca i64 1"   --->   Operation 53 'alloca' 'output_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%output_186 = alloca i64 1"   --->   Operation 54 'alloca' 'output_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%output_185 = alloca i64 1"   --->   Operation 55 'alloca' 'output_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%output_184 = alloca i64 1"   --->   Operation 56 'alloca' 'output_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%output_183 = alloca i64 1"   --->   Operation 57 'alloca' 'output_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%output_182 = alloca i64 1"   --->   Operation 58 'alloca' 'output_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%output_181 = alloca i64 1"   --->   Operation 59 'alloca' 'output_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%output_180 = alloca i64 1"   --->   Operation 60 'alloca' 'output_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%output_179 = alloca i64 1"   --->   Operation 61 'alloca' 'output_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%output_178 = alloca i64 1"   --->   Operation 62 'alloca' 'output_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%output_177 = alloca i64 1"   --->   Operation 63 'alloca' 'output_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%output_176 = alloca i64 1"   --->   Operation 64 'alloca' 'output_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%output_175 = alloca i64 1"   --->   Operation 65 'alloca' 'output_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%output_174 = alloca i64 1"   --->   Operation 66 'alloca' 'output_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%output_173 = alloca i64 1"   --->   Operation 67 'alloca' 'output_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%output_172 = alloca i64 1"   --->   Operation 68 'alloca' 'output_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%output_171 = alloca i64 1"   --->   Operation 69 'alloca' 'output_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%output_170 = alloca i64 1"   --->   Operation 70 'alloca' 'output_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%output_169 = alloca i64 1"   --->   Operation 71 'alloca' 'output_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%output_168 = alloca i64 1"   --->   Operation 72 'alloca' 'output_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%output_167 = alloca i64 1"   --->   Operation 73 'alloca' 'output_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%output_166 = alloca i64 1"   --->   Operation 74 'alloca' 'output_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%output_165 = alloca i64 1"   --->   Operation 75 'alloca' 'output_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%output_164 = alloca i64 1"   --->   Operation 76 'alloca' 'output_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%output_163 = alloca i64 1"   --->   Operation 77 'alloca' 'output_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%output_162 = alloca i64 1"   --->   Operation 78 'alloca' 'output_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%output_161 = alloca i64 1"   --->   Operation 79 'alloca' 'output_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%output_160 = alloca i64 1"   --->   Operation 80 'alloca' 'output_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%output_159 = alloca i64 1"   --->   Operation 81 'alloca' 'output_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%output_158 = alloca i64 1"   --->   Operation 82 'alloca' 'output_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%output_157 = alloca i64 1"   --->   Operation 83 'alloca' 'output_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%output_156 = alloca i64 1"   --->   Operation 84 'alloca' 'output_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%output_155 = alloca i64 1"   --->   Operation 85 'alloca' 'output_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%output_154 = alloca i64 1"   --->   Operation 86 'alloca' 'output_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%output_153 = alloca i64 1"   --->   Operation 87 'alloca' 'output_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%output_152 = alloca i64 1"   --->   Operation 88 'alloca' 'output_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%output_151 = alloca i64 1"   --->   Operation 89 'alloca' 'output_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%output_150 = alloca i64 1"   --->   Operation 90 'alloca' 'output_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%output_149 = alloca i64 1"   --->   Operation 91 'alloca' 'output_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%output_148 = alloca i64 1"   --->   Operation 92 'alloca' 'output_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%output_147 = alloca i64 1"   --->   Operation 93 'alloca' 'output_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%output_146 = alloca i64 1"   --->   Operation 94 'alloca' 'output_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%output_145 = alloca i64 1"   --->   Operation 95 'alloca' 'output_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%output_144 = alloca i64 1"   --->   Operation 96 'alloca' 'output_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%output_143 = alloca i64 1"   --->   Operation 97 'alloca' 'output_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%output_142 = alloca i64 1"   --->   Operation 98 'alloca' 'output_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%output_141 = alloca i64 1"   --->   Operation 99 'alloca' 'output_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%output_140 = alloca i64 1"   --->   Operation 100 'alloca' 'output_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%output_139 = alloca i64 1"   --->   Operation 101 'alloca' 'output_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%output_138 = alloca i64 1"   --->   Operation 102 'alloca' 'output_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%output_137 = alloca i64 1"   --->   Operation 103 'alloca' 'output_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%output_136 = alloca i64 1"   --->   Operation 104 'alloca' 'output_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%output_135 = alloca i64 1"   --->   Operation 105 'alloca' 'output_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%output_134 = alloca i64 1"   --->   Operation 106 'alloca' 'output_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%output_133 = alloca i64 1"   --->   Operation 107 'alloca' 'output_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%output_132 = alloca i64 1"   --->   Operation 108 'alloca' 'output_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%output_131 = alloca i64 1"   --->   Operation 109 'alloca' 'output_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%output_130 = alloca i64 1"   --->   Operation 110 'alloca' 'output_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%output_129 = alloca i64 1"   --->   Operation 111 'alloca' 'output_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%output_128 = alloca i64 1"   --->   Operation 112 'alloca' 'output_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%output_127 = alloca i64 1"   --->   Operation 113 'alloca' 'output_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%output_126 = alloca i64 1"   --->   Operation 114 'alloca' 'output_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%output_125 = alloca i64 1"   --->   Operation 115 'alloca' 'output_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%output_124 = alloca i64 1"   --->   Operation 116 'alloca' 'output_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%output_123 = alloca i64 1"   --->   Operation 117 'alloca' 'output_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%output_122 = alloca i64 1"   --->   Operation 118 'alloca' 'output_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%output_121 = alloca i64 1"   --->   Operation 119 'alloca' 'output_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%output_120 = alloca i64 1"   --->   Operation 120 'alloca' 'output_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%output_119 = alloca i64 1"   --->   Operation 121 'alloca' 'output_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%output_118 = alloca i64 1"   --->   Operation 122 'alloca' 'output_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%output_117 = alloca i64 1"   --->   Operation 123 'alloca' 'output_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%output_116 = alloca i64 1"   --->   Operation 124 'alloca' 'output_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%output_115 = alloca i64 1"   --->   Operation 125 'alloca' 'output_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%output_114 = alloca i64 1"   --->   Operation 126 'alloca' 'output_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%output_113 = alloca i64 1"   --->   Operation 127 'alloca' 'output_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%output_112 = alloca i64 1"   --->   Operation 128 'alloca' 'output_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%output_111 = alloca i64 1"   --->   Operation 129 'alloca' 'output_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%output_110 = alloca i64 1"   --->   Operation 130 'alloca' 'output_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%output_109 = alloca i64 1"   --->   Operation 131 'alloca' 'output_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%output_108 = alloca i64 1"   --->   Operation 132 'alloca' 'output_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%output_107 = alloca i64 1"   --->   Operation 133 'alloca' 'output_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%output_106 = alloca i64 1"   --->   Operation 134 'alloca' 'output_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%output_105 = alloca i64 1"   --->   Operation 135 'alloca' 'output_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%output_104 = alloca i64 1"   --->   Operation 136 'alloca' 'output_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%output_103 = alloca i64 1"   --->   Operation 137 'alloca' 'output_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%output_102 = alloca i64 1"   --->   Operation 138 'alloca' 'output_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%output_101 = alloca i64 1"   --->   Operation 139 'alloca' 'output_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%output_100 = alloca i64 1"   --->   Operation 140 'alloca' 'output_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%output_99 = alloca i64 1"   --->   Operation 141 'alloca' 'output_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%output_98 = alloca i64 1"   --->   Operation 142 'alloca' 'output_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%output_97 = alloca i64 1"   --->   Operation 143 'alloca' 'output_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%output_96 = alloca i64 1"   --->   Operation 144 'alloca' 'output_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%output_95 = alloca i64 1"   --->   Operation 145 'alloca' 'output_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%output_94 = alloca i64 1"   --->   Operation 146 'alloca' 'output_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%output_93 = alloca i64 1"   --->   Operation 147 'alloca' 'output_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%output_92 = alloca i64 1"   --->   Operation 148 'alloca' 'output_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%output_91 = alloca i64 1"   --->   Operation 149 'alloca' 'output_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%output_90 = alloca i64 1"   --->   Operation 150 'alloca' 'output_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%output_89 = alloca i64 1"   --->   Operation 151 'alloca' 'output_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%output_88 = alloca i64 1"   --->   Operation 152 'alloca' 'output_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%output_87 = alloca i64 1"   --->   Operation 153 'alloca' 'output_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%output_86 = alloca i64 1"   --->   Operation 154 'alloca' 'output_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%output_85 = alloca i64 1"   --->   Operation 155 'alloca' 'output_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%output_84 = alloca i64 1"   --->   Operation 156 'alloca' 'output_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%output_83 = alloca i64 1"   --->   Operation 157 'alloca' 'output_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%output_82 = alloca i64 1"   --->   Operation 158 'alloca' 'output_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%output_81 = alloca i64 1"   --->   Operation 159 'alloca' 'output_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%output_80 = alloca i64 1"   --->   Operation 160 'alloca' 'output_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%output_79 = alloca i64 1"   --->   Operation 161 'alloca' 'output_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%output_78 = alloca i64 1"   --->   Operation 162 'alloca' 'output_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%output_77 = alloca i64 1"   --->   Operation 163 'alloca' 'output_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%output = alloca i64 1"   --->   Operation 164 'alloca' 'output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i32 %p_read_206" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 165 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln18_17 = trunc i32 %p_read_205" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 166 'trunc' 'trunc_ln18_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln18_18 = trunc i32 %p_read_204" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 167 'trunc' 'trunc_ln18_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln18_19 = trunc i32 %p_read_203" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 168 'trunc' 'trunc_ln18_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln18_20 = trunc i32 %p_read_202" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 169 'trunc' 'trunc_ln18_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln18_21 = trunc i32 %p_read_201" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 170 'trunc' 'trunc_ln18_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln18_22 = trunc i32 %p_read_200" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 171 'trunc' 'trunc_ln18_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln18_23 = trunc i32 %p_read_199" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 172 'trunc' 'trunc_ln18_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln18_24 = trunc i32 %p_read_198" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 173 'trunc' 'trunc_ln18_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln18_25 = trunc i32 %p_read_197" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 174 'trunc' 'trunc_ln18_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln18_26 = trunc i32 %p_read_196" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 175 'trunc' 'trunc_ln18_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln18_27 = trunc i32 %p_read_195" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 176 'trunc' 'trunc_ln18_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln18_28 = trunc i32 %p_read_194" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 177 'trunc' 'trunc_ln18_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln18_29 = trunc i32 %p_read_193" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 178 'trunc' 'trunc_ln18_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln18_30 = trunc i32 %p_read_192" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 179 'trunc' 'trunc_ln18_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln18_31 = trunc i32 %p_read_191" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 180 'trunc' 'trunc_ln18_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln18_32 = trunc i32 %p_read_190" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 181 'trunc' 'trunc_ln18_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln18_33 = trunc i32 %p_read_189" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 182 'trunc' 'trunc_ln18_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln18_34 = trunc i32 %p_read_188" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 183 'trunc' 'trunc_ln18_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln18_35 = trunc i32 %p_read_187" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 184 'trunc' 'trunc_ln18_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln18_36 = trunc i32 %p_read_186" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 185 'trunc' 'trunc_ln18_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln18_37 = trunc i32 %p_read_185" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 186 'trunc' 'trunc_ln18_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln18_38 = trunc i32 %p_read_184" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 187 'trunc' 'trunc_ln18_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln18_39 = trunc i32 %p_read_183" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 188 'trunc' 'trunc_ln18_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i32 %p_read_182" [bnn.cpp:53->bnn.cpp:123]   --->   Operation 189 'trunc' 'trunc_ln53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %n297"   --->   Operation 190 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.body4.1.split.i" [bnn.cpp:34->bnn.cpp:123]   --->   Operation 191 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%n297_load = load i8 %n297" [bnn.cpp:34->bnn.cpp:123]   --->   Operation 192 'load' 'n297_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i8 %n297_load" [bnn.cpp:34->bnn.cpp:123]   --->   Operation 193 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i8 %n297_load" [bnn.cpp:34->bnn.cpp:123]   --->   Operation 194 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_0_addr = getelementptr i32 %p_ZL9golden_w1_0, i64 0, i64 %zext_ln34" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 195 'getelementptr' 'p_ZL9golden_w1_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [2/2] (3.25ns)   --->   "%wt = load i7 %p_ZL9golden_w1_0_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 196 'load' 'wt' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_1_addr = getelementptr i32 %p_ZL9golden_w1_1, i64 0, i64 %zext_ln34" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 197 'getelementptr' 'p_ZL9golden_w1_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [2/2] (3.25ns)   --->   "%wt_11 = load i7 %p_ZL9golden_w1_1_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 198 'load' 'wt_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_2_addr = getelementptr i32 %p_ZL9golden_w1_2, i64 0, i64 %zext_ln34" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 199 'getelementptr' 'p_ZL9golden_w1_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [2/2] (3.25ns)   --->   "%wt_12 = load i7 %p_ZL9golden_w1_2_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 200 'load' 'wt_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_3_addr = getelementptr i32 %p_ZL9golden_w1_3, i64 0, i64 %zext_ln34" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 201 'getelementptr' 'p_ZL9golden_w1_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [2/2] (3.25ns)   --->   "%wt_13 = load i7 %p_ZL9golden_w1_3_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 202 'load' 'wt_13' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_4_addr = getelementptr i32 %p_ZL9golden_w1_4, i64 0, i64 %zext_ln34" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 203 'getelementptr' 'p_ZL9golden_w1_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [2/2] (3.25ns)   --->   "%wt_14 = load i7 %p_ZL9golden_w1_4_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 204 'load' 'wt_14' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_5_addr = getelementptr i32 %p_ZL9golden_w1_5, i64 0, i64 %zext_ln34" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 205 'getelementptr' 'p_ZL9golden_w1_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [2/2] (3.25ns)   --->   "%wt_15 = load i7 %p_ZL9golden_w1_5_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 206 'load' 'wt_15' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_6_addr = getelementptr i32 %p_ZL9golden_w1_6, i64 0, i64 %zext_ln34" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 207 'getelementptr' 'p_ZL9golden_w1_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [2/2] (3.25ns)   --->   "%wt_16 = load i7 %p_ZL9golden_w1_6_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 208 'load' 'wt_16' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_7_addr = getelementptr i32 %p_ZL9golden_w1_7, i64 0, i64 %zext_ln34" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 209 'getelementptr' 'p_ZL9golden_w1_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [2/2] (3.25ns)   --->   "%wt_17 = load i7 %p_ZL9golden_w1_7_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 210 'load' 'wt_17' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_8_addr = getelementptr i32 %p_ZL9golden_w1_8, i64 0, i64 %zext_ln34" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 211 'getelementptr' 'p_ZL9golden_w1_8_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [2/2] (3.25ns)   --->   "%wt_18 = load i7 %p_ZL9golden_w1_8_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 212 'load' 'wt_18' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_9_addr = getelementptr i32 %p_ZL9golden_w1_9, i64 0, i64 %zext_ln34" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 213 'getelementptr' 'p_ZL9golden_w1_9_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [2/2] (3.25ns)   --->   "%wt_19 = load i7 %p_ZL9golden_w1_9_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 214 'load' 'wt_19' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_10_addr = getelementptr i32 %p_ZL9golden_w1_10, i64 0, i64 %zext_ln34" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 215 'getelementptr' 'p_ZL9golden_w1_10_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [2/2] (3.25ns)   --->   "%wt_20 = load i7 %p_ZL9golden_w1_10_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 216 'load' 'wt_20' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_11_addr = getelementptr i32 %p_ZL9golden_w1_11, i64 0, i64 %zext_ln34" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 217 'getelementptr' 'p_ZL9golden_w1_11_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [2/2] (3.25ns)   --->   "%wt_21 = load i7 %p_ZL9golden_w1_11_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 218 'load' 'wt_21' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_12_addr = getelementptr i32 %p_ZL9golden_w1_12, i64 0, i64 %zext_ln34" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 219 'getelementptr' 'p_ZL9golden_w1_12_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [2/2] (3.25ns)   --->   "%wt_22 = load i7 %p_ZL9golden_w1_12_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 220 'load' 'wt_22' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_13_addr = getelementptr i32 %p_ZL9golden_w1_13, i64 0, i64 %zext_ln34" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 221 'getelementptr' 'p_ZL9golden_w1_13_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [2/2] (3.25ns)   --->   "%wt_23 = load i7 %p_ZL9golden_w1_13_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 222 'load' 'wt_23' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_14_addr = getelementptr i32 %p_ZL9golden_w1_14, i64 0, i64 %zext_ln34" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 223 'getelementptr' 'p_ZL9golden_w1_14_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [2/2] (3.25ns)   --->   "%wt_24 = load i7 %p_ZL9golden_w1_14_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 224 'load' 'wt_24' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_15_addr = getelementptr i32 %p_ZL9golden_w1_15, i64 0, i64 %zext_ln34" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 225 'getelementptr' 'p_ZL9golden_w1_15_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [2/2] (3.25ns)   --->   "%wt_25 = load i7 %p_ZL9golden_w1_15_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 226 'load' 'wt_25' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_16_addr = getelementptr i32 %p_ZL9golden_w1_16, i64 0, i64 %zext_ln34" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 227 'getelementptr' 'p_ZL9golden_w1_16_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [2/2] (3.25ns)   --->   "%wt_26 = load i7 %p_ZL9golden_w1_16_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 228 'load' 'wt_26' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_17_addr = getelementptr i32 %p_ZL9golden_w1_17, i64 0, i64 %zext_ln34" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 229 'getelementptr' 'p_ZL9golden_w1_17_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [2/2] (3.25ns)   --->   "%wt_27 = load i7 %p_ZL9golden_w1_17_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 230 'load' 'wt_27' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_18_addr = getelementptr i32 %p_ZL9golden_w1_18, i64 0, i64 %zext_ln34" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 231 'getelementptr' 'p_ZL9golden_w1_18_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [2/2] (3.25ns)   --->   "%wt_28 = load i7 %p_ZL9golden_w1_18_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 232 'load' 'wt_28' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_19_addr = getelementptr i32 %p_ZL9golden_w1_19, i64 0, i64 %zext_ln34" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 233 'getelementptr' 'p_ZL9golden_w1_19_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [2/2] (3.25ns)   --->   "%wt_29 = load i7 %p_ZL9golden_w1_19_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 234 'load' 'wt_29' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_20_addr = getelementptr i32 %p_ZL9golden_w1_20, i64 0, i64 %zext_ln34" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 235 'getelementptr' 'p_ZL9golden_w1_20_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [2/2] (3.25ns)   --->   "%wt_30 = load i7 %p_ZL9golden_w1_20_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 236 'load' 'wt_30' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_21_addr = getelementptr i32 %p_ZL9golden_w1_21, i64 0, i64 %zext_ln34" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 237 'getelementptr' 'p_ZL9golden_w1_21_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [2/2] (3.25ns)   --->   "%wt_31 = load i7 %p_ZL9golden_w1_21_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 238 'load' 'wt_31' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_22_addr = getelementptr i32 %p_ZL9golden_w1_22, i64 0, i64 %zext_ln34" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 239 'getelementptr' 'p_ZL9golden_w1_22_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [2/2] (3.25ns)   --->   "%wt_32 = load i7 %p_ZL9golden_w1_22_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 240 'load' 'wt_32' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_23_addr = getelementptr i32 %p_ZL9golden_w1_23, i64 0, i64 %zext_ln34" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 241 'getelementptr' 'p_ZL9golden_w1_23_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [2/2] (3.25ns)   --->   "%wt_33 = load i7 %p_ZL9golden_w1_23_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 242 'load' 'wt_33' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_24_addr = getelementptr i32 %p_ZL9golden_w1_24, i64 0, i64 %zext_ln34" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 243 'getelementptr' 'p_ZL9golden_w1_24_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [2/2] (3.25ns)   --->   "%wt_34 = load i7 %p_ZL9golden_w1_24_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 244 'load' 'wt_34' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_1841 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %n297_load, i32 1, i32 6" [bnn.cpp:34->bnn.cpp:123]   --->   Operation 245 'partselect' 'tmp_1841' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %tmp_1841, i1 1" [bnn.cpp:34->bnn.cpp:123]   --->   Operation 246 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i7 %or_ln" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 247 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_0_addr_1 = getelementptr i32 %p_ZL9golden_w1_0, i64 0, i64 %zext_ln45" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 248 'getelementptr' 'p_ZL9golden_w1_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [2/2] (3.25ns)   --->   "%wt_35 = load i7 %p_ZL9golden_w1_0_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 249 'load' 'wt_35' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_1_addr_1 = getelementptr i32 %p_ZL9golden_w1_1, i64 0, i64 %zext_ln45" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 250 'getelementptr' 'p_ZL9golden_w1_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [2/2] (3.25ns)   --->   "%wt_36 = load i7 %p_ZL9golden_w1_1_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 251 'load' 'wt_36' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_2_addr_1 = getelementptr i32 %p_ZL9golden_w1_2, i64 0, i64 %zext_ln45" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 252 'getelementptr' 'p_ZL9golden_w1_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [2/2] (3.25ns)   --->   "%wt_37 = load i7 %p_ZL9golden_w1_2_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 253 'load' 'wt_37' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_3_addr_1 = getelementptr i32 %p_ZL9golden_w1_3, i64 0, i64 %zext_ln45" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 254 'getelementptr' 'p_ZL9golden_w1_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [2/2] (3.25ns)   --->   "%wt_38 = load i7 %p_ZL9golden_w1_3_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 255 'load' 'wt_38' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_4_addr_1 = getelementptr i32 %p_ZL9golden_w1_4, i64 0, i64 %zext_ln45" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 256 'getelementptr' 'p_ZL9golden_w1_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [2/2] (3.25ns)   --->   "%wt_39 = load i7 %p_ZL9golden_w1_4_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 257 'load' 'wt_39' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_5_addr_1 = getelementptr i32 %p_ZL9golden_w1_5, i64 0, i64 %zext_ln45" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 258 'getelementptr' 'p_ZL9golden_w1_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [2/2] (3.25ns)   --->   "%wt_40 = load i7 %p_ZL9golden_w1_5_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 259 'load' 'wt_40' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_6_addr_1 = getelementptr i32 %p_ZL9golden_w1_6, i64 0, i64 %zext_ln45" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 260 'getelementptr' 'p_ZL9golden_w1_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [2/2] (3.25ns)   --->   "%wt_41 = load i7 %p_ZL9golden_w1_6_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 261 'load' 'wt_41' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_7_addr_1 = getelementptr i32 %p_ZL9golden_w1_7, i64 0, i64 %zext_ln45" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 262 'getelementptr' 'p_ZL9golden_w1_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [2/2] (3.25ns)   --->   "%wt_42 = load i7 %p_ZL9golden_w1_7_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 263 'load' 'wt_42' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_8_addr_1 = getelementptr i32 %p_ZL9golden_w1_8, i64 0, i64 %zext_ln45" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 264 'getelementptr' 'p_ZL9golden_w1_8_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [2/2] (3.25ns)   --->   "%wt_43 = load i7 %p_ZL9golden_w1_8_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 265 'load' 'wt_43' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_9_addr_1 = getelementptr i32 %p_ZL9golden_w1_9, i64 0, i64 %zext_ln45" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 266 'getelementptr' 'p_ZL9golden_w1_9_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [2/2] (3.25ns)   --->   "%wt_44 = load i7 %p_ZL9golden_w1_9_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 267 'load' 'wt_44' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_10_addr_1 = getelementptr i32 %p_ZL9golden_w1_10, i64 0, i64 %zext_ln45" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 268 'getelementptr' 'p_ZL9golden_w1_10_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [2/2] (3.25ns)   --->   "%wt_45 = load i7 %p_ZL9golden_w1_10_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 269 'load' 'wt_45' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_11_addr_1 = getelementptr i32 %p_ZL9golden_w1_11, i64 0, i64 %zext_ln45" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 270 'getelementptr' 'p_ZL9golden_w1_11_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [2/2] (3.25ns)   --->   "%wt_46 = load i7 %p_ZL9golden_w1_11_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 271 'load' 'wt_46' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_12_addr_1 = getelementptr i32 %p_ZL9golden_w1_12, i64 0, i64 %zext_ln45" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 272 'getelementptr' 'p_ZL9golden_w1_12_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [2/2] (3.25ns)   --->   "%wt_47 = load i7 %p_ZL9golden_w1_12_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 273 'load' 'wt_47' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_13_addr_1 = getelementptr i32 %p_ZL9golden_w1_13, i64 0, i64 %zext_ln45" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 274 'getelementptr' 'p_ZL9golden_w1_13_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [2/2] (3.25ns)   --->   "%wt_48 = load i7 %p_ZL9golden_w1_13_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 275 'load' 'wt_48' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_14_addr_1 = getelementptr i32 %p_ZL9golden_w1_14, i64 0, i64 %zext_ln45" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 276 'getelementptr' 'p_ZL9golden_w1_14_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [2/2] (3.25ns)   --->   "%wt_49 = load i7 %p_ZL9golden_w1_14_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 277 'load' 'wt_49' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_15_addr_1 = getelementptr i32 %p_ZL9golden_w1_15, i64 0, i64 %zext_ln45" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 278 'getelementptr' 'p_ZL9golden_w1_15_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [2/2] (3.25ns)   --->   "%wt_50 = load i7 %p_ZL9golden_w1_15_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 279 'load' 'wt_50' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_16_addr_1 = getelementptr i32 %p_ZL9golden_w1_16, i64 0, i64 %zext_ln45" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 280 'getelementptr' 'p_ZL9golden_w1_16_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [2/2] (3.25ns)   --->   "%wt_51 = load i7 %p_ZL9golden_w1_16_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 281 'load' 'wt_51' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_17_addr_1 = getelementptr i32 %p_ZL9golden_w1_17, i64 0, i64 %zext_ln45" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 282 'getelementptr' 'p_ZL9golden_w1_17_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [2/2] (3.25ns)   --->   "%wt_52 = load i7 %p_ZL9golden_w1_17_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 283 'load' 'wt_52' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_18_addr_1 = getelementptr i32 %p_ZL9golden_w1_18, i64 0, i64 %zext_ln45" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 284 'getelementptr' 'p_ZL9golden_w1_18_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [2/2] (3.25ns)   --->   "%wt_53 = load i7 %p_ZL9golden_w1_18_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 285 'load' 'wt_53' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_19_addr_1 = getelementptr i32 %p_ZL9golden_w1_19, i64 0, i64 %zext_ln45" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 286 'getelementptr' 'p_ZL9golden_w1_19_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [2/2] (3.25ns)   --->   "%wt_54 = load i7 %p_ZL9golden_w1_19_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 287 'load' 'wt_54' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_20_addr_1 = getelementptr i32 %p_ZL9golden_w1_20, i64 0, i64 %zext_ln45" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 288 'getelementptr' 'p_ZL9golden_w1_20_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [2/2] (3.25ns)   --->   "%wt_55 = load i7 %p_ZL9golden_w1_20_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 289 'load' 'wt_55' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_21_addr_1 = getelementptr i32 %p_ZL9golden_w1_21, i64 0, i64 %zext_ln45" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 290 'getelementptr' 'p_ZL9golden_w1_21_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [2/2] (3.25ns)   --->   "%wt_56 = load i7 %p_ZL9golden_w1_21_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 291 'load' 'wt_56' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_22_addr_1 = getelementptr i32 %p_ZL9golden_w1_22, i64 0, i64 %zext_ln45" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 292 'getelementptr' 'p_ZL9golden_w1_22_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [2/2] (3.25ns)   --->   "%wt_57 = load i7 %p_ZL9golden_w1_22_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 293 'load' 'wt_57' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_23_addr_1 = getelementptr i32 %p_ZL9golden_w1_23, i64 0, i64 %zext_ln45" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 294 'getelementptr' 'p_ZL9golden_w1_23_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [2/2] (3.25ns)   --->   "%wt_58 = load i7 %p_ZL9golden_w1_23_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 295 'load' 'wt_58' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%p_ZL9golden_w1_24_addr_1 = getelementptr i32 %p_ZL9golden_w1_24, i64 0, i64 %zext_ln45" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 296 'getelementptr' 'p_ZL9golden_w1_24_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [2/2] (3.25ns)   --->   "%wt_59 = load i7 %p_ZL9golden_w1_24_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 297 'load' 'wt_59' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 298 [1/1] (1.87ns)   --->   "%switch_ln60 = switch i7 %trunc_ln34, void %arrayidx17.184.case.127.i, i7 0, void %arrayidx17.184.case.1.i, i7 2, void %arrayidx17.184.case.3.i, i7 4, void %arrayidx17.184.case.5.i, i7 6, void %arrayidx17.184.case.7.i, i7 8, void %arrayidx17.184.case.9.i, i7 10, void %arrayidx17.184.case.11.i, i7 12, void %arrayidx17.184.case.13.i, i7 14, void %arrayidx17.184.case.15.i, i7 16, void %arrayidx17.184.case.17.i, i7 18, void %arrayidx17.184.case.19.i, i7 20, void %arrayidx17.184.case.21.i, i7 22, void %arrayidx17.184.case.23.i, i7 24, void %arrayidx17.184.case.25.i, i7 26, void %arrayidx17.184.case.27.i, i7 28, void %arrayidx17.184.case.29.i, i7 30, void %arrayidx17.184.case.31.i, i7 32, void %arrayidx17.184.case.33.i, i7 34, void %arrayidx17.184.case.35.i, i7 36, void %arrayidx17.184.case.37.i, i7 38, void %arrayidx17.184.case.39.i, i7 40, void %arrayidx17.184.case.41.i, i7 42, void %arrayidx17.184.case.43.i, i7 44, void %arrayidx17.184.case.45.i, i7 46, void %arrayidx17.184.case.47.i, i7 48, void %arrayidx17.184.case.49.i, i7 50, void %arrayidx17.184.case.51.i, i7 52, void %arrayidx17.184.case.53.i, i7 54, void %arrayidx17.184.case.55.i, i7 56, void %arrayidx17.184.case.57.i, i7 58, void %arrayidx17.184.case.59.i, i7 60, void %arrayidx17.184.case.61.i, i7 62, void %arrayidx17.184.case.63.i, i7 64, void %arrayidx17.184.case.65.i, i7 66, void %arrayidx17.184.case.67.i, i7 68, void %arrayidx17.184.case.69.i, i7 70, void %arrayidx17.184.case.71.i, i7 72, void %arrayidx17.184.case.73.i, i7 74, void %arrayidx17.184.case.75.i, i7 76, void %arrayidx17.184.case.77.i, i7 78, void %arrayidx17.184.case.79.i, i7 80, void %arrayidx17.184.case.81.i, i7 82, void %arrayidx17.184.case.83.i, i7 84, void %arrayidx17.184.case.85.i, i7 86, void %arrayidx17.184.case.87.i, i7 88, void %arrayidx17.184.case.89.i, i7 90, void %arrayidx17.184.case.91.i, i7 92, void %arrayidx17.184.case.93.i, i7 94, void %arrayidx17.184.case.95.i, i7 96, void %arrayidx17.184.case.97.i, i7 98, void %arrayidx17.184.case.99.i, i7 100, void %arrayidx17.184.case.101.i, i7 102, void %arrayidx17.184.case.103.i, i7 104, void %arrayidx17.184.case.105.i, i7 106, void %arrayidx17.184.case.107.i, i7 108, void %arrayidx17.184.case.109.i, i7 110, void %arrayidx17.184.case.111.i, i7 112, void %arrayidx17.184.case.113.i, i7 114, void %arrayidx17.184.case.115.i, i7 116, void %arrayidx17.184.case.117.i, i7 118, void %arrayidx17.184.case.119.i, i7 120, void %arrayidx17.184.case.121.i, i7 122, void %arrayidx17.184.case.123.i, i7 124, void %arrayidx17.184.case.125.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 298 'switch' 'switch_ln60' <Predicate = true> <Delay = 1.87>
ST_1 : Operation 299 [1/1] (1.91ns)   --->   "%n = add i8 %n297_load, i8 2" [bnn.cpp:34->bnn.cpp:123]   --->   Operation 299 'add' 'n' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_3094 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %n, i32 7" [bnn.cpp:34->bnn.cpp:123]   --->   Operation 300 'bitselect' 'tmp_3094' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (1.58ns)   --->   "%store_ln34 = store i8 %n, i8 %n297" [bnn.cpp:34->bnn.cpp:123]   --->   Operation 301 'store' 'store_ln34' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %tmp_3094, void %for.body4.1.split.i, void %dense_layer.exit" [bnn.cpp:34->bnn.cpp:123]   --->   Operation 302 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.76>
ST_2 : Operation 303 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt = load i7 %p_ZL9golden_w1_0_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 303 'load' 'wt' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 304 [1/1] (0.99ns)   --->   "%xor_ln18 = xor i32 %p_read_206, i32 4294967295" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 304 'xor' 'xor_ln18' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 305 [1/1] (0.99ns)   --->   "%xor_ln18_23 = xor i31 %trunc_ln18, i31 1431655765" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 305 'xor' 'xor_ln18_23' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln18_40 = trunc i32 %wt" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 306 'trunc' 'trunc_ln18_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.99ns)   --->   "%xnr = xor i32 %wt, i32 %xor_ln18" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 307 'xor' 'xnr' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 308 [1/1] (0.99ns)   --->   "%xor_ln46 = xor i31 %trunc_ln18_40, i31 %xor_ln18_23" [bnn.cpp:46->bnn.cpp:123]   --->   Operation 308 'xor' 'xor_ln46' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 309 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_592 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 310 'bitselect' 'tmp_592' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_593 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 311 'bitselect' 'tmp_593' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_594 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 312 'bitselect' 'tmp_594' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_595 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 313 'bitselect' 'tmp_595' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_596 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 314 'bitselect' 'tmp_596' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_597 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 315 'bitselect' 'tmp_597' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_598 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 316 'bitselect' 'tmp_598' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_599 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 317 'bitselect' 'tmp_599' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_600 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 318 'bitselect' 'tmp_600' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_601 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 319 'bitselect' 'tmp_601' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_602 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 320 'bitselect' 'tmp_602' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_603 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 321 'bitselect' 'tmp_603' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_604 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 322 'bitselect' 'tmp_604' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_605 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 323 'bitselect' 'tmp_605' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln8 = trunc i31 %xor_ln46" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 324 'trunc' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%and_ln8 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp, i1 0, i1 %tmp_592, i1 0, i1 %tmp_593, i1 0, i1 %tmp_594, i1 0, i1 %tmp_595, i1 0, i1 %tmp_596, i1 0, i1 %tmp_597, i1 0, i1 %tmp_598, i1 0, i1 %tmp_599, i1 0, i1 %tmp_600, i1 0, i1 %tmp_601, i1 0, i1 %tmp_602, i1 0, i1 %tmp_603, i1 0, i1 %tmp_604, i1 0, i1 %tmp_605, i1 0, i1 %trunc_ln8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 325 'bitconcatenate' 'and_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%and_ln8_cast3 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_592, i1 0, i1 %tmp_593, i1 0, i1 %tmp_594, i1 0, i1 %tmp_595, i1 0, i1 %tmp_596, i1 0, i1 %tmp_597, i1 0, i1 %tmp_598, i1 0, i1 %tmp_599, i1 0, i1 %tmp_600, i1 0, i1 %tmp_601, i1 0, i1 %tmp_602, i1 0, i1 %tmp_603, i1 0, i1 %tmp_604, i1 0, i1 %tmp_605, i1 0, i1 %trunc_ln8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 326 'bitconcatenate' 'and_ln8_cast3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln8_122 = zext i29 %and_ln8_cast3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 327 'zext' 'zext_ln8_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i31 %and_ln8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 328 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_606 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 329 'bitselect' 'tmp_606' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_607 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 330 'bitselect' 'tmp_607' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_608 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 331 'bitselect' 'tmp_608' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_609 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 332 'bitselect' 'tmp_609' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_610 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 333 'bitselect' 'tmp_610' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_611 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 334 'bitselect' 'tmp_611' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_612 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 335 'bitselect' 'tmp_612' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_613 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 336 'bitselect' 'tmp_613' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_614 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 337 'bitselect' 'tmp_614' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_615 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 338 'bitselect' 'tmp_615' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_616 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 339 'bitselect' 'tmp_616' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_617 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 340 'bitselect' 'tmp_617' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_618 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 341 'bitselect' 'tmp_618' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_619 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 342 'bitselect' 'tmp_619' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_620 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 343 'bitselect' 'tmp_620' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_621 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 344 'bitselect' 'tmp_621' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%and_ln8_s = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_606, i1 0, i1 %tmp_607, i1 0, i1 %tmp_608, i1 0, i1 %tmp_609, i1 0, i1 %tmp_610, i1 0, i1 %tmp_611, i1 0, i1 %tmp_612, i1 0, i1 %tmp_613, i1 0, i1 %tmp_614, i1 0, i1 %tmp_615, i1 0, i1 %tmp_616, i1 0, i1 %tmp_617, i1 0, i1 %tmp_618, i1 0, i1 %tmp_619, i1 0, i1 %tmp_620, i1 0, i1 %tmp_621" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 345 'bitconcatenate' 'and_ln8_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%and_ln8_cast2 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_607, i1 0, i1 %tmp_608, i1 0, i1 %tmp_609, i1 0, i1 %tmp_610, i1 0, i1 %tmp_611, i1 0, i1 %tmp_612, i1 0, i1 %tmp_613, i1 0, i1 %tmp_614, i1 0, i1 %tmp_615, i1 0, i1 %tmp_616, i1 0, i1 %tmp_617, i1 0, i1 %tmp_618, i1 0, i1 %tmp_619, i1 0, i1 %tmp_620, i1 0, i1 %tmp_621" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 346 'bitconcatenate' 'and_ln8_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln8_123 = zext i29 %and_ln8_cast2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 347 'zext' 'zext_ln8_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln8_23 = zext i31 %and_ln8_s" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 348 'zext' 'zext_ln8_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (2.46ns)   --->   "%add_ln8_35 = add i29 %and_ln8_cast2, i29 %and_ln8_cast3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 349 'add' 'add_ln8_35' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 350 [1/1] (2.46ns)   --->   "%add_ln8 = add i30 %zext_ln8_123, i30 %zext_ln8_122" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 350 'add' 'add_ln8' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 351 [1/1] (2.52ns)   --->   "%s0 = add i32 %zext_ln8_23, i32 %zext_ln8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 351 'add' 's0' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 352 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_591 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_35, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 353 'partselect' 'tmp_591' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_622 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_35, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 354 'partselect' 'tmp_622' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_623 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_35, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 355 'partselect' 'tmp_623' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_624 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_35, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 356 'partselect' 'tmp_624' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_625 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_35, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 357 'partselect' 'tmp_625' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_626 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_35, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 358 'partselect' 'tmp_626' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 359 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i29 %add_ln8_35" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 359 'trunc' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_627 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 360 'partselect' 'tmp_627' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_628 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_35, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 361 'partselect' 'tmp_628' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_629 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_35, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 362 'partselect' 'tmp_629' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_630 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_35, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 363 'partselect' 'tmp_630' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_631 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_35, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 364 'partselect' 'tmp_631' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_632 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_35, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 365 'partselect' 'tmp_632' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_633 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_35, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 366 'partselect' 'tmp_633' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_634 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_35, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 367 'partselect' 'tmp_634' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 368 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_11 = load i7 %p_ZL9golden_w1_1_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 368 'load' 'wt_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 369 [1/1] (0.99ns)   --->   "%xor_ln18_18 = xor i32 %p_read_205, i32 4294967295" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 369 'xor' 'xor_ln18_18' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 370 [1/1] (0.99ns)   --->   "%xor_ln18_27 = xor i31 %trunc_ln18_17, i31 1431655765" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 370 'xor' 'xor_ln18_27' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 371 [1/1] (0.00ns)   --->   "%trunc_ln18_41 = trunc i32 %wt_11" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 371 'trunc' 'trunc_ln18_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 372 [1/1] (0.99ns)   --->   "%xnr_11 = xor i32 %wt_11, i32 %xor_ln18_18" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 372 'xor' 'xnr_11' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 373 [1/1] (0.99ns)   --->   "%xor_ln46_9 = xor i31 %trunc_ln18_41, i31 %xor_ln18_27" [bnn.cpp:46->bnn.cpp:123]   --->   Operation 373 'xor' 'xor_ln46_9' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_640 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_9, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 374 'bitselect' 'tmp_640' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_641 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_9, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 375 'bitselect' 'tmp_641' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_642 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_9, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 376 'bitselect' 'tmp_642' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_643 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_9, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 377 'bitselect' 'tmp_643' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_644 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_9, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 378 'bitselect' 'tmp_644' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_645 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_9, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 379 'bitselect' 'tmp_645' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_646 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_9, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 380 'bitselect' 'tmp_646' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_647 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_9, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 381 'bitselect' 'tmp_647' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_648 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_9, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 382 'bitselect' 'tmp_648' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_649 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_9, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 383 'bitselect' 'tmp_649' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_650 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_9, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 384 'bitselect' 'tmp_650' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_651 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_9, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 385 'bitselect' 'tmp_651' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_652 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_9, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 386 'bitselect' 'tmp_652' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_653 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_9, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 387 'bitselect' 'tmp_653' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_654 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_9, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 388 'bitselect' 'tmp_654' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln8_11 = trunc i31 %xor_ln46_9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 389 'trunc' 'trunc_ln8_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 390 [1/1] (0.00ns)   --->   "%and_ln8_15 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_640, i1 0, i1 %tmp_641, i1 0, i1 %tmp_642, i1 0, i1 %tmp_643, i1 0, i1 %tmp_644, i1 0, i1 %tmp_645, i1 0, i1 %tmp_646, i1 0, i1 %tmp_647, i1 0, i1 %tmp_648, i1 0, i1 %tmp_649, i1 0, i1 %tmp_650, i1 0, i1 %tmp_651, i1 0, i1 %tmp_652, i1 0, i1 %tmp_653, i1 0, i1 %tmp_654, i1 0, i1 %trunc_ln8_11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 390 'bitconcatenate' 'and_ln8_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (0.00ns)   --->   "%and_ln8_15_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_641, i1 0, i1 %tmp_642, i1 0, i1 %tmp_643, i1 0, i1 %tmp_644, i1 0, i1 %tmp_645, i1 0, i1 %tmp_646, i1 0, i1 %tmp_647, i1 0, i1 %tmp_648, i1 0, i1 %tmp_649, i1 0, i1 %tmp_650, i1 0, i1 %tmp_651, i1 0, i1 %tmp_652, i1 0, i1 %tmp_653, i1 0, i1 %tmp_654, i1 0, i1 %trunc_ln8_11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 391 'bitconcatenate' 'and_ln8_15_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln8_124 = zext i29 %and_ln8_15_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 392 'zext' 'zext_ln8_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln8_24 = zext i31 %and_ln8_15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 393 'zext' 'zext_ln8_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_655 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_11, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 394 'bitselect' 'tmp_655' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_656 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_11, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 395 'bitselect' 'tmp_656' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_657 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_11, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 396 'bitselect' 'tmp_657' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_658 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_11, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 397 'bitselect' 'tmp_658' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_659 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_11, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 398 'bitselect' 'tmp_659' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_660 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_11, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 399 'bitselect' 'tmp_660' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_661 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_11, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 400 'bitselect' 'tmp_661' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_662 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_11, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 401 'bitselect' 'tmp_662' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_663 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_11, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 402 'bitselect' 'tmp_663' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_664 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_11, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 403 'bitselect' 'tmp_664' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_665 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_11, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 404 'bitselect' 'tmp_665' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_666 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_11, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 405 'bitselect' 'tmp_666' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_667 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_11, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 406 'bitselect' 'tmp_667' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_668 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_11, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 407 'bitselect' 'tmp_668' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_669 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_11, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 408 'bitselect' 'tmp_669' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_670 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_11, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 409 'bitselect' 'tmp_670' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 410 [1/1] (0.00ns)   --->   "%and_ln8_16 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_655, i1 0, i1 %tmp_656, i1 0, i1 %tmp_657, i1 0, i1 %tmp_658, i1 0, i1 %tmp_659, i1 0, i1 %tmp_660, i1 0, i1 %tmp_661, i1 0, i1 %tmp_662, i1 0, i1 %tmp_663, i1 0, i1 %tmp_664, i1 0, i1 %tmp_665, i1 0, i1 %tmp_666, i1 0, i1 %tmp_667, i1 0, i1 %tmp_668, i1 0, i1 %tmp_669, i1 0, i1 %tmp_670" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 410 'bitconcatenate' 'and_ln8_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%and_ln8_16_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_656, i1 0, i1 %tmp_657, i1 0, i1 %tmp_658, i1 0, i1 %tmp_659, i1 0, i1 %tmp_660, i1 0, i1 %tmp_661, i1 0, i1 %tmp_662, i1 0, i1 %tmp_663, i1 0, i1 %tmp_664, i1 0, i1 %tmp_665, i1 0, i1 %tmp_666, i1 0, i1 %tmp_667, i1 0, i1 %tmp_668, i1 0, i1 %tmp_669, i1 0, i1 %tmp_670" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 411 'bitconcatenate' 'and_ln8_16_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln8_125 = zext i29 %and_ln8_16_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 412 'zext' 'zext_ln8_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln8_25 = zext i31 %and_ln8_16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 413 'zext' 'zext_ln8_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 414 [1/1] (2.46ns)   --->   "%add_ln8_37 = add i29 %and_ln8_16_cast1, i29 %and_ln8_15_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 414 'add' 'add_ln8_37' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 415 [1/1] (2.46ns)   --->   "%add_ln8_38 = add i30 %zext_ln8_125, i30 %zext_ln8_124" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 415 'add' 'add_ln8_38' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 416 [1/1] (2.52ns)   --->   "%s0_11 = add i32 %zext_ln8_25, i32 %zext_ln8_24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 416 'add' 's0_11' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_671 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_38, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 417 'partselect' 'tmp_671' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_672 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_37, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 418 'partselect' 'tmp_672' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_673 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_37, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 419 'partselect' 'tmp_673' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_674 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_37, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 420 'partselect' 'tmp_674' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_675 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_37, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 421 'partselect' 'tmp_675' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_676 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_37, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 422 'partselect' 'tmp_676' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 423 [1/1] (0.00ns)   --->   "%tmp_677 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_37, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 423 'partselect' 'tmp_677' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 424 [1/1] (0.00ns)   --->   "%trunc_ln9_11 = trunc i29 %add_ln8_37" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 424 'trunc' 'trunc_ln9_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_678 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_11, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 425 'partselect' 'tmp_678' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_679 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_37, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 426 'partselect' 'tmp_679' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_680 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_37, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 427 'partselect' 'tmp_680' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_681 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_37, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 428 'partselect' 'tmp_681' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_682 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_37, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 429 'partselect' 'tmp_682' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_683 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_37, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 430 'partselect' 'tmp_683' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_684 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_37, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 431 'partselect' 'tmp_684' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_685 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_37, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 432 'partselect' 'tmp_685' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 433 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_12 = load i7 %p_ZL9golden_w1_2_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 433 'load' 'wt_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 434 [1/1] (0.99ns)   --->   "%xor_ln18_20 = xor i32 %p_read_204, i32 4294967295" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 434 'xor' 'xor_ln18_20' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 435 [1/1] (0.99ns)   --->   "%xor_ln18_31 = xor i31 %trunc_ln18_18, i31 1431655765" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 435 'xor' 'xor_ln18_31' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 436 [1/1] (0.00ns)   --->   "%trunc_ln18_42 = trunc i32 %wt_12" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 436 'trunc' 'trunc_ln18_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 437 [1/1] (0.99ns)   --->   "%xnr_12 = xor i32 %wt_12, i32 %xor_ln18_20" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 437 'xor' 'xnr_12' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 438 [1/1] (0.99ns)   --->   "%xor_ln46_10 = xor i31 %trunc_ln18_42, i31 %xor_ln18_31" [bnn.cpp:46->bnn.cpp:123]   --->   Operation 438 'xor' 'xor_ln46_10' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_691 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_10, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 439 'bitselect' 'tmp_691' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_692 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_10, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 440 'bitselect' 'tmp_692' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_693 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_10, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 441 'bitselect' 'tmp_693' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_694 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_10, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 442 'bitselect' 'tmp_694' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_695 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_10, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 443 'bitselect' 'tmp_695' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_696 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_10, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 444 'bitselect' 'tmp_696' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_697 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_10, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 445 'bitselect' 'tmp_697' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_698 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_10, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 446 'bitselect' 'tmp_698' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_699 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_10, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 447 'bitselect' 'tmp_699' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 448 [1/1] (0.00ns)   --->   "%tmp_700 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_10, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 448 'bitselect' 'tmp_700' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_701 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_10, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 449 'bitselect' 'tmp_701' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_702 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_10, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 450 'bitselect' 'tmp_702' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_703 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_10, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 451 'bitselect' 'tmp_703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_704 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_10, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 452 'bitselect' 'tmp_704' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_705 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_10, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 453 'bitselect' 'tmp_705' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln8_12 = trunc i31 %xor_ln46_10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 454 'trunc' 'trunc_ln8_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 455 [1/1] (0.00ns)   --->   "%and_ln8_17 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_691, i1 0, i1 %tmp_692, i1 0, i1 %tmp_693, i1 0, i1 %tmp_694, i1 0, i1 %tmp_695, i1 0, i1 %tmp_696, i1 0, i1 %tmp_697, i1 0, i1 %tmp_698, i1 0, i1 %tmp_699, i1 0, i1 %tmp_700, i1 0, i1 %tmp_701, i1 0, i1 %tmp_702, i1 0, i1 %tmp_703, i1 0, i1 %tmp_704, i1 0, i1 %tmp_705, i1 0, i1 %trunc_ln8_12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 455 'bitconcatenate' 'and_ln8_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (0.00ns)   --->   "%and_ln8_17_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_692, i1 0, i1 %tmp_693, i1 0, i1 %tmp_694, i1 0, i1 %tmp_695, i1 0, i1 %tmp_696, i1 0, i1 %tmp_697, i1 0, i1 %tmp_698, i1 0, i1 %tmp_699, i1 0, i1 %tmp_700, i1 0, i1 %tmp_701, i1 0, i1 %tmp_702, i1 0, i1 %tmp_703, i1 0, i1 %tmp_704, i1 0, i1 %tmp_705, i1 0, i1 %trunc_ln8_12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 456 'bitconcatenate' 'and_ln8_17_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln8_126 = zext i29 %and_ln8_17_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 457 'zext' 'zext_ln8_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln8_26 = zext i31 %and_ln8_17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 458 'zext' 'zext_ln8_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 459 [1/1] (0.00ns)   --->   "%tmp_706 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_12, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 459 'bitselect' 'tmp_706' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_707 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_12, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 460 'bitselect' 'tmp_707' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_708 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_12, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 461 'bitselect' 'tmp_708' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_709 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_12, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 462 'bitselect' 'tmp_709' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_710 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_12, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 463 'bitselect' 'tmp_710' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_711 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_12, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 464 'bitselect' 'tmp_711' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 465 [1/1] (0.00ns)   --->   "%tmp_712 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_12, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 465 'bitselect' 'tmp_712' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_713 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_12, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 466 'bitselect' 'tmp_713' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_714 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_12, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 467 'bitselect' 'tmp_714' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_715 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_12, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 468 'bitselect' 'tmp_715' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 469 [1/1] (0.00ns)   --->   "%tmp_716 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_12, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 469 'bitselect' 'tmp_716' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_717 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_12, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 470 'bitselect' 'tmp_717' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_718 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_12, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 471 'bitselect' 'tmp_718' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 472 [1/1] (0.00ns)   --->   "%tmp_719 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_12, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 472 'bitselect' 'tmp_719' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 473 [1/1] (0.00ns)   --->   "%tmp_720 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_12, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 473 'bitselect' 'tmp_720' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 474 [1/1] (0.00ns)   --->   "%tmp_721 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_12, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 474 'bitselect' 'tmp_721' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 475 [1/1] (0.00ns)   --->   "%and_ln8_18 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_706, i1 0, i1 %tmp_707, i1 0, i1 %tmp_708, i1 0, i1 %tmp_709, i1 0, i1 %tmp_710, i1 0, i1 %tmp_711, i1 0, i1 %tmp_712, i1 0, i1 %tmp_713, i1 0, i1 %tmp_714, i1 0, i1 %tmp_715, i1 0, i1 %tmp_716, i1 0, i1 %tmp_717, i1 0, i1 %tmp_718, i1 0, i1 %tmp_719, i1 0, i1 %tmp_720, i1 0, i1 %tmp_721" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 475 'bitconcatenate' 'and_ln8_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 476 [1/1] (0.00ns)   --->   "%and_ln8_18_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_707, i1 0, i1 %tmp_708, i1 0, i1 %tmp_709, i1 0, i1 %tmp_710, i1 0, i1 %tmp_711, i1 0, i1 %tmp_712, i1 0, i1 %tmp_713, i1 0, i1 %tmp_714, i1 0, i1 %tmp_715, i1 0, i1 %tmp_716, i1 0, i1 %tmp_717, i1 0, i1 %tmp_718, i1 0, i1 %tmp_719, i1 0, i1 %tmp_720, i1 0, i1 %tmp_721" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 476 'bitconcatenate' 'and_ln8_18_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln8_127 = zext i29 %and_ln8_18_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 477 'zext' 'zext_ln8_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln8_27 = zext i31 %and_ln8_18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 478 'zext' 'zext_ln8_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 479 [1/1] (2.46ns)   --->   "%add_ln8_40 = add i29 %and_ln8_18_cast1, i29 %and_ln8_17_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 479 'add' 'add_ln8_40' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 480 [1/1] (2.46ns)   --->   "%add_ln8_41 = add i30 %zext_ln8_127, i30 %zext_ln8_126" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 480 'add' 'add_ln8_41' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 481 [1/1] (2.52ns)   --->   "%s0_12 = add i32 %zext_ln8_27, i32 %zext_ln8_26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 481 'add' 's0_12' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_722 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_41, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 482 'partselect' 'tmp_722' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 483 [1/1] (0.00ns)   --->   "%tmp_723 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_40, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 483 'partselect' 'tmp_723' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_724 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_40, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 484 'partselect' 'tmp_724' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_725 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_40, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 485 'partselect' 'tmp_725' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_726 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_40, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 486 'partselect' 'tmp_726' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_727 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_40, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 487 'partselect' 'tmp_727' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_728 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_40, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 488 'partselect' 'tmp_728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 489 [1/1] (0.00ns)   --->   "%trunc_ln9_12 = trunc i29 %add_ln8_40" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 489 'trunc' 'trunc_ln9_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 490 [1/1] (0.00ns)   --->   "%tmp_729 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_12, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 490 'partselect' 'tmp_729' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 491 [1/1] (0.00ns)   --->   "%tmp_730 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_40, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 491 'partselect' 'tmp_730' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 492 [1/1] (0.00ns)   --->   "%tmp_731 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_40, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 492 'partselect' 'tmp_731' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 493 [1/1] (0.00ns)   --->   "%tmp_732 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_40, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 493 'partselect' 'tmp_732' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_733 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_40, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 494 'partselect' 'tmp_733' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 495 [1/1] (0.00ns)   --->   "%tmp_734 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_40, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 495 'partselect' 'tmp_734' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 496 [1/1] (0.00ns)   --->   "%tmp_735 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_40, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 496 'partselect' 'tmp_735' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_736 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_40, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 497 'partselect' 'tmp_736' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 498 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_13 = load i7 %p_ZL9golden_w1_3_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 498 'load' 'wt_13' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 499 [1/1] (0.99ns)   --->   "%xor_ln18_22 = xor i32 %p_read_203, i32 4294967295" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 499 'xor' 'xor_ln18_22' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 500 [1/1] (0.99ns)   --->   "%xor_ln18_35 = xor i31 %trunc_ln18_19, i31 1431655765" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 500 'xor' 'xor_ln18_35' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 501 [1/1] (0.00ns)   --->   "%trunc_ln18_43 = trunc i32 %wt_13" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 501 'trunc' 'trunc_ln18_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 502 [1/1] (0.99ns)   --->   "%xnr_13 = xor i32 %wt_13, i32 %xor_ln18_22" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 502 'xor' 'xnr_13' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 503 [1/1] (0.99ns)   --->   "%xor_ln46_11 = xor i31 %trunc_ln18_43, i31 %xor_ln18_35" [bnn.cpp:46->bnn.cpp:123]   --->   Operation 503 'xor' 'xor_ln46_11' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 504 [1/1] (0.00ns)   --->   "%tmp_742 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_11, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 504 'bitselect' 'tmp_742' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_743 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_11, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 505 'bitselect' 'tmp_743' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_744 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_11, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 506 'bitselect' 'tmp_744' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 507 [1/1] (0.00ns)   --->   "%tmp_745 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_11, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 507 'bitselect' 'tmp_745' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 508 [1/1] (0.00ns)   --->   "%tmp_746 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_11, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 508 'bitselect' 'tmp_746' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 509 [1/1] (0.00ns)   --->   "%tmp_747 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_11, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 509 'bitselect' 'tmp_747' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_748 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_11, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 510 'bitselect' 'tmp_748' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_749 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_11, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 511 'bitselect' 'tmp_749' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_750 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_11, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 512 'bitselect' 'tmp_750' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 513 [1/1] (0.00ns)   --->   "%tmp_751 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_11, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 513 'bitselect' 'tmp_751' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 514 [1/1] (0.00ns)   --->   "%tmp_752 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_11, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 514 'bitselect' 'tmp_752' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_753 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_11, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 515 'bitselect' 'tmp_753' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_754 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_11, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 516 'bitselect' 'tmp_754' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_755 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_11, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 517 'bitselect' 'tmp_755' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_756 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_11, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 518 'bitselect' 'tmp_756' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 519 [1/1] (0.00ns)   --->   "%trunc_ln8_13 = trunc i31 %xor_ln46_11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 519 'trunc' 'trunc_ln8_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 520 [1/1] (0.00ns)   --->   "%and_ln8_19 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_742, i1 0, i1 %tmp_743, i1 0, i1 %tmp_744, i1 0, i1 %tmp_745, i1 0, i1 %tmp_746, i1 0, i1 %tmp_747, i1 0, i1 %tmp_748, i1 0, i1 %tmp_749, i1 0, i1 %tmp_750, i1 0, i1 %tmp_751, i1 0, i1 %tmp_752, i1 0, i1 %tmp_753, i1 0, i1 %tmp_754, i1 0, i1 %tmp_755, i1 0, i1 %tmp_756, i1 0, i1 %trunc_ln8_13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 520 'bitconcatenate' 'and_ln8_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 521 [1/1] (0.00ns)   --->   "%and_ln8_19_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_743, i1 0, i1 %tmp_744, i1 0, i1 %tmp_745, i1 0, i1 %tmp_746, i1 0, i1 %tmp_747, i1 0, i1 %tmp_748, i1 0, i1 %tmp_749, i1 0, i1 %tmp_750, i1 0, i1 %tmp_751, i1 0, i1 %tmp_752, i1 0, i1 %tmp_753, i1 0, i1 %tmp_754, i1 0, i1 %tmp_755, i1 0, i1 %tmp_756, i1 0, i1 %trunc_ln8_13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 521 'bitconcatenate' 'and_ln8_19_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 522 [1/1] (0.00ns)   --->   "%zext_ln8_128 = zext i29 %and_ln8_19_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 522 'zext' 'zext_ln8_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 523 [1/1] (0.00ns)   --->   "%zext_ln8_28 = zext i31 %and_ln8_19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 523 'zext' 'zext_ln8_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_757 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_13, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 524 'bitselect' 'tmp_757' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_758 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_13, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 525 'bitselect' 'tmp_758' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_759 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_13, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 526 'bitselect' 'tmp_759' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 527 [1/1] (0.00ns)   --->   "%tmp_760 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_13, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 527 'bitselect' 'tmp_760' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 528 [1/1] (0.00ns)   --->   "%tmp_761 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_13, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 528 'bitselect' 'tmp_761' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 529 [1/1] (0.00ns)   --->   "%tmp_762 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_13, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 529 'bitselect' 'tmp_762' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 530 [1/1] (0.00ns)   --->   "%tmp_763 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_13, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 530 'bitselect' 'tmp_763' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 531 [1/1] (0.00ns)   --->   "%tmp_764 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_13, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 531 'bitselect' 'tmp_764' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 532 [1/1] (0.00ns)   --->   "%tmp_765 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_13, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 532 'bitselect' 'tmp_765' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 533 [1/1] (0.00ns)   --->   "%tmp_766 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_13, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 533 'bitselect' 'tmp_766' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 534 [1/1] (0.00ns)   --->   "%tmp_767 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_13, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 534 'bitselect' 'tmp_767' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_768 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_13, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 535 'bitselect' 'tmp_768' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 536 [1/1] (0.00ns)   --->   "%tmp_769 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_13, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 536 'bitselect' 'tmp_769' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 537 [1/1] (0.00ns)   --->   "%tmp_770 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_13, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 537 'bitselect' 'tmp_770' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 538 [1/1] (0.00ns)   --->   "%tmp_771 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_13, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 538 'bitselect' 'tmp_771' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_772 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_13, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 539 'bitselect' 'tmp_772' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 540 [1/1] (0.00ns)   --->   "%and_ln8_20 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_757, i1 0, i1 %tmp_758, i1 0, i1 %tmp_759, i1 0, i1 %tmp_760, i1 0, i1 %tmp_761, i1 0, i1 %tmp_762, i1 0, i1 %tmp_763, i1 0, i1 %tmp_764, i1 0, i1 %tmp_765, i1 0, i1 %tmp_766, i1 0, i1 %tmp_767, i1 0, i1 %tmp_768, i1 0, i1 %tmp_769, i1 0, i1 %tmp_770, i1 0, i1 %tmp_771, i1 0, i1 %tmp_772" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 540 'bitconcatenate' 'and_ln8_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 541 [1/1] (0.00ns)   --->   "%and_ln8_20_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_758, i1 0, i1 %tmp_759, i1 0, i1 %tmp_760, i1 0, i1 %tmp_761, i1 0, i1 %tmp_762, i1 0, i1 %tmp_763, i1 0, i1 %tmp_764, i1 0, i1 %tmp_765, i1 0, i1 %tmp_766, i1 0, i1 %tmp_767, i1 0, i1 %tmp_768, i1 0, i1 %tmp_769, i1 0, i1 %tmp_770, i1 0, i1 %tmp_771, i1 0, i1 %tmp_772" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 541 'bitconcatenate' 'and_ln8_20_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 542 [1/1] (0.00ns)   --->   "%zext_ln8_129 = zext i29 %and_ln8_20_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 542 'zext' 'zext_ln8_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln8_29 = zext i31 %and_ln8_20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 543 'zext' 'zext_ln8_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 544 [1/1] (2.46ns)   --->   "%add_ln8_43 = add i29 %and_ln8_20_cast1, i29 %and_ln8_19_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 544 'add' 'add_ln8_43' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 545 [1/1] (2.46ns)   --->   "%add_ln8_44 = add i30 %zext_ln8_129, i30 %zext_ln8_128" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 545 'add' 'add_ln8_44' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 546 [1/1] (2.52ns)   --->   "%s0_13 = add i32 %zext_ln8_29, i32 %zext_ln8_28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 546 'add' 's0_13' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 547 [1/1] (0.00ns)   --->   "%tmp_773 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_44, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 547 'partselect' 'tmp_773' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 548 [1/1] (0.00ns)   --->   "%tmp_774 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_43, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 548 'partselect' 'tmp_774' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 549 [1/1] (0.00ns)   --->   "%tmp_775 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_43, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 549 'partselect' 'tmp_775' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_776 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_43, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 550 'partselect' 'tmp_776' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 551 [1/1] (0.00ns)   --->   "%tmp_777 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_43, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 551 'partselect' 'tmp_777' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 552 [1/1] (0.00ns)   --->   "%tmp_778 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_43, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 552 'partselect' 'tmp_778' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 553 [1/1] (0.00ns)   --->   "%tmp_779 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_43, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 553 'partselect' 'tmp_779' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 554 [1/1] (0.00ns)   --->   "%trunc_ln9_13 = trunc i29 %add_ln8_43" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 554 'trunc' 'trunc_ln9_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 555 [1/1] (0.00ns)   --->   "%tmp_780 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_13, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 555 'partselect' 'tmp_780' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 556 [1/1] (0.00ns)   --->   "%tmp_781 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_43, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 556 'partselect' 'tmp_781' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 557 [1/1] (0.00ns)   --->   "%tmp_782 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_43, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 557 'partselect' 'tmp_782' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 558 [1/1] (0.00ns)   --->   "%tmp_783 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_43, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 558 'partselect' 'tmp_783' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 559 [1/1] (0.00ns)   --->   "%tmp_784 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_43, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 559 'partselect' 'tmp_784' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 560 [1/1] (0.00ns)   --->   "%tmp_785 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_43, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 560 'partselect' 'tmp_785' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 561 [1/1] (0.00ns)   --->   "%tmp_786 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_43, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 561 'partselect' 'tmp_786' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 562 [1/1] (0.00ns)   --->   "%tmp_787 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_43, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 562 'partselect' 'tmp_787' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 563 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_14 = load i7 %p_ZL9golden_w1_4_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 563 'load' 'wt_14' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 564 [1/1] (0.99ns)   --->   "%xor_ln18_24 = xor i32 %p_read_202, i32 4294967295" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 564 'xor' 'xor_ln18_24' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 565 [1/1] (0.99ns)   --->   "%xor_ln18_39 = xor i31 %trunc_ln18_20, i31 1431655765" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 565 'xor' 'xor_ln18_39' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 566 [1/1] (0.00ns)   --->   "%trunc_ln18_44 = trunc i32 %wt_14" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 566 'trunc' 'trunc_ln18_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 567 [1/1] (0.99ns)   --->   "%xnr_14 = xor i32 %wt_14, i32 %xor_ln18_24" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 567 'xor' 'xnr_14' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 568 [1/1] (0.99ns)   --->   "%xor_ln46_12 = xor i31 %trunc_ln18_44, i31 %xor_ln18_39" [bnn.cpp:46->bnn.cpp:123]   --->   Operation 568 'xor' 'xor_ln46_12' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 569 [1/1] (0.00ns)   --->   "%tmp_793 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_12, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 569 'bitselect' 'tmp_793' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 570 [1/1] (0.00ns)   --->   "%tmp_794 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_12, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 570 'bitselect' 'tmp_794' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 571 [1/1] (0.00ns)   --->   "%tmp_795 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_12, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 571 'bitselect' 'tmp_795' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 572 [1/1] (0.00ns)   --->   "%tmp_796 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_12, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 572 'bitselect' 'tmp_796' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_797 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_12, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 573 'bitselect' 'tmp_797' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_798 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_12, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 574 'bitselect' 'tmp_798' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 575 [1/1] (0.00ns)   --->   "%tmp_799 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_12, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 575 'bitselect' 'tmp_799' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 576 [1/1] (0.00ns)   --->   "%tmp_800 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_12, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 576 'bitselect' 'tmp_800' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 577 [1/1] (0.00ns)   --->   "%tmp_801 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_12, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 577 'bitselect' 'tmp_801' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 578 [1/1] (0.00ns)   --->   "%tmp_802 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_12, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 578 'bitselect' 'tmp_802' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 579 [1/1] (0.00ns)   --->   "%tmp_803 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_12, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 579 'bitselect' 'tmp_803' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 580 [1/1] (0.00ns)   --->   "%tmp_804 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_12, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 580 'bitselect' 'tmp_804' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 581 [1/1] (0.00ns)   --->   "%tmp_805 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_12, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 581 'bitselect' 'tmp_805' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 582 [1/1] (0.00ns)   --->   "%tmp_806 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_12, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 582 'bitselect' 'tmp_806' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 583 [1/1] (0.00ns)   --->   "%tmp_807 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_12, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 583 'bitselect' 'tmp_807' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 584 [1/1] (0.00ns)   --->   "%trunc_ln8_14 = trunc i31 %xor_ln46_12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 584 'trunc' 'trunc_ln8_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 585 [1/1] (0.00ns)   --->   "%and_ln8_21 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_793, i1 0, i1 %tmp_794, i1 0, i1 %tmp_795, i1 0, i1 %tmp_796, i1 0, i1 %tmp_797, i1 0, i1 %tmp_798, i1 0, i1 %tmp_799, i1 0, i1 %tmp_800, i1 0, i1 %tmp_801, i1 0, i1 %tmp_802, i1 0, i1 %tmp_803, i1 0, i1 %tmp_804, i1 0, i1 %tmp_805, i1 0, i1 %tmp_806, i1 0, i1 %tmp_807, i1 0, i1 %trunc_ln8_14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 585 'bitconcatenate' 'and_ln8_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 586 [1/1] (0.00ns)   --->   "%and_ln8_21_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_794, i1 0, i1 %tmp_795, i1 0, i1 %tmp_796, i1 0, i1 %tmp_797, i1 0, i1 %tmp_798, i1 0, i1 %tmp_799, i1 0, i1 %tmp_800, i1 0, i1 %tmp_801, i1 0, i1 %tmp_802, i1 0, i1 %tmp_803, i1 0, i1 %tmp_804, i1 0, i1 %tmp_805, i1 0, i1 %tmp_806, i1 0, i1 %tmp_807, i1 0, i1 %trunc_ln8_14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 586 'bitconcatenate' 'and_ln8_21_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 587 [1/1] (0.00ns)   --->   "%zext_ln8_130 = zext i29 %and_ln8_21_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 587 'zext' 'zext_ln8_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln8_30 = zext i31 %and_ln8_21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 588 'zext' 'zext_ln8_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 589 [1/1] (0.00ns)   --->   "%tmp_808 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_14, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 589 'bitselect' 'tmp_808' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 590 [1/1] (0.00ns)   --->   "%tmp_809 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_14, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 590 'bitselect' 'tmp_809' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_810 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_14, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 591 'bitselect' 'tmp_810' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 592 [1/1] (0.00ns)   --->   "%tmp_811 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_14, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 592 'bitselect' 'tmp_811' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 593 [1/1] (0.00ns)   --->   "%tmp_812 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_14, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 593 'bitselect' 'tmp_812' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_813 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_14, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 594 'bitselect' 'tmp_813' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 595 [1/1] (0.00ns)   --->   "%tmp_814 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_14, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 595 'bitselect' 'tmp_814' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 596 [1/1] (0.00ns)   --->   "%tmp_815 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_14, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 596 'bitselect' 'tmp_815' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 597 [1/1] (0.00ns)   --->   "%tmp_816 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_14, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 597 'bitselect' 'tmp_816' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 598 [1/1] (0.00ns)   --->   "%tmp_817 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_14, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 598 'bitselect' 'tmp_817' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 599 [1/1] (0.00ns)   --->   "%tmp_818 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_14, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 599 'bitselect' 'tmp_818' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 600 [1/1] (0.00ns)   --->   "%tmp_819 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_14, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 600 'bitselect' 'tmp_819' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 601 [1/1] (0.00ns)   --->   "%tmp_820 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_14, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 601 'bitselect' 'tmp_820' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 602 [1/1] (0.00ns)   --->   "%tmp_821 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_14, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 602 'bitselect' 'tmp_821' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 603 [1/1] (0.00ns)   --->   "%tmp_822 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_14, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 603 'bitselect' 'tmp_822' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 604 [1/1] (0.00ns)   --->   "%tmp_823 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_14, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 604 'bitselect' 'tmp_823' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 605 [1/1] (0.00ns)   --->   "%and_ln8_22 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_808, i1 0, i1 %tmp_809, i1 0, i1 %tmp_810, i1 0, i1 %tmp_811, i1 0, i1 %tmp_812, i1 0, i1 %tmp_813, i1 0, i1 %tmp_814, i1 0, i1 %tmp_815, i1 0, i1 %tmp_816, i1 0, i1 %tmp_817, i1 0, i1 %tmp_818, i1 0, i1 %tmp_819, i1 0, i1 %tmp_820, i1 0, i1 %tmp_821, i1 0, i1 %tmp_822, i1 0, i1 %tmp_823" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 605 'bitconcatenate' 'and_ln8_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 606 [1/1] (0.00ns)   --->   "%and_ln8_22_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_809, i1 0, i1 %tmp_810, i1 0, i1 %tmp_811, i1 0, i1 %tmp_812, i1 0, i1 %tmp_813, i1 0, i1 %tmp_814, i1 0, i1 %tmp_815, i1 0, i1 %tmp_816, i1 0, i1 %tmp_817, i1 0, i1 %tmp_818, i1 0, i1 %tmp_819, i1 0, i1 %tmp_820, i1 0, i1 %tmp_821, i1 0, i1 %tmp_822, i1 0, i1 %tmp_823" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 606 'bitconcatenate' 'and_ln8_22_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 607 [1/1] (0.00ns)   --->   "%zext_ln8_131 = zext i29 %and_ln8_22_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 607 'zext' 'zext_ln8_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 608 [1/1] (0.00ns)   --->   "%zext_ln8_31 = zext i31 %and_ln8_22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 608 'zext' 'zext_ln8_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 609 [1/1] (2.46ns)   --->   "%add_ln8_46 = add i29 %and_ln8_22_cast1, i29 %and_ln8_21_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 609 'add' 'add_ln8_46' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 610 [1/1] (2.46ns)   --->   "%add_ln8_47 = add i30 %zext_ln8_131, i30 %zext_ln8_130" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 610 'add' 'add_ln8_47' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 611 [1/1] (2.52ns)   --->   "%s0_14 = add i32 %zext_ln8_31, i32 %zext_ln8_30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 611 'add' 's0_14' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 612 [1/1] (0.00ns)   --->   "%tmp_824 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_47, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 612 'partselect' 'tmp_824' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 613 [1/1] (0.00ns)   --->   "%tmp_825 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_46, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 613 'partselect' 'tmp_825' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 614 [1/1] (0.00ns)   --->   "%tmp_826 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_46, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 614 'partselect' 'tmp_826' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 615 [1/1] (0.00ns)   --->   "%tmp_827 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_46, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 615 'partselect' 'tmp_827' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 616 [1/1] (0.00ns)   --->   "%tmp_828 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_46, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 616 'partselect' 'tmp_828' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 617 [1/1] (0.00ns)   --->   "%tmp_829 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_46, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 617 'partselect' 'tmp_829' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 618 [1/1] (0.00ns)   --->   "%tmp_830 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_46, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 618 'partselect' 'tmp_830' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 619 [1/1] (0.00ns)   --->   "%trunc_ln9_14 = trunc i29 %add_ln8_46" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 619 'trunc' 'trunc_ln9_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 620 [1/1] (0.00ns)   --->   "%tmp_831 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_14, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 620 'partselect' 'tmp_831' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 621 [1/1] (0.00ns)   --->   "%tmp_832 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_46, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 621 'partselect' 'tmp_832' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 622 [1/1] (0.00ns)   --->   "%tmp_833 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_46, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 622 'partselect' 'tmp_833' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 623 [1/1] (0.00ns)   --->   "%tmp_834 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_46, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 623 'partselect' 'tmp_834' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 624 [1/1] (0.00ns)   --->   "%tmp_835 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_46, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 624 'partselect' 'tmp_835' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 625 [1/1] (0.00ns)   --->   "%tmp_836 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_46, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 625 'partselect' 'tmp_836' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 626 [1/1] (0.00ns)   --->   "%tmp_837 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_46, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 626 'partselect' 'tmp_837' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 627 [1/1] (0.00ns)   --->   "%tmp_838 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_46, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 627 'partselect' 'tmp_838' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 628 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_15 = load i7 %p_ZL9golden_w1_5_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 628 'load' 'wt_15' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 629 [1/1] (0.99ns)   --->   "%xor_ln18_26 = xor i32 %p_read_201, i32 4294967295" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 629 'xor' 'xor_ln18_26' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 630 [1/1] (0.99ns)   --->   "%xor_ln18_43 = xor i31 %trunc_ln18_21, i31 1431655765" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 630 'xor' 'xor_ln18_43' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 631 [1/1] (0.00ns)   --->   "%trunc_ln18_45 = trunc i32 %wt_15" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 631 'trunc' 'trunc_ln18_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 632 [1/1] (0.99ns)   --->   "%xnr_15 = xor i32 %wt_15, i32 %xor_ln18_26" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 632 'xor' 'xnr_15' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 633 [1/1] (0.99ns)   --->   "%xor_ln46_13 = xor i31 %trunc_ln18_45, i31 %xor_ln18_43" [bnn.cpp:46->bnn.cpp:123]   --->   Operation 633 'xor' 'xor_ln46_13' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 634 [1/1] (0.00ns)   --->   "%tmp_844 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_13, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 634 'bitselect' 'tmp_844' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 635 [1/1] (0.00ns)   --->   "%tmp_845 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_13, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 635 'bitselect' 'tmp_845' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 636 [1/1] (0.00ns)   --->   "%tmp_846 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_13, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 636 'bitselect' 'tmp_846' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 637 [1/1] (0.00ns)   --->   "%tmp_847 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_13, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 637 'bitselect' 'tmp_847' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 638 [1/1] (0.00ns)   --->   "%tmp_848 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_13, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 638 'bitselect' 'tmp_848' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 639 [1/1] (0.00ns)   --->   "%tmp_849 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_13, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 639 'bitselect' 'tmp_849' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 640 [1/1] (0.00ns)   --->   "%tmp_850 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_13, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 640 'bitselect' 'tmp_850' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 641 [1/1] (0.00ns)   --->   "%tmp_851 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_13, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 641 'bitselect' 'tmp_851' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 642 [1/1] (0.00ns)   --->   "%tmp_852 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_13, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 642 'bitselect' 'tmp_852' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 643 [1/1] (0.00ns)   --->   "%tmp_853 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_13, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 643 'bitselect' 'tmp_853' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 644 [1/1] (0.00ns)   --->   "%tmp_854 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_13, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 644 'bitselect' 'tmp_854' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 645 [1/1] (0.00ns)   --->   "%tmp_855 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_13, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 645 'bitselect' 'tmp_855' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 646 [1/1] (0.00ns)   --->   "%tmp_856 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_13, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 646 'bitselect' 'tmp_856' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 647 [1/1] (0.00ns)   --->   "%tmp_857 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_13, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 647 'bitselect' 'tmp_857' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 648 [1/1] (0.00ns)   --->   "%tmp_858 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_13, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 648 'bitselect' 'tmp_858' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 649 [1/1] (0.00ns)   --->   "%trunc_ln8_15 = trunc i31 %xor_ln46_13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 649 'trunc' 'trunc_ln8_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 650 [1/1] (0.00ns)   --->   "%and_ln8_23 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_844, i1 0, i1 %tmp_845, i1 0, i1 %tmp_846, i1 0, i1 %tmp_847, i1 0, i1 %tmp_848, i1 0, i1 %tmp_849, i1 0, i1 %tmp_850, i1 0, i1 %tmp_851, i1 0, i1 %tmp_852, i1 0, i1 %tmp_853, i1 0, i1 %tmp_854, i1 0, i1 %tmp_855, i1 0, i1 %tmp_856, i1 0, i1 %tmp_857, i1 0, i1 %tmp_858, i1 0, i1 %trunc_ln8_15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 650 'bitconcatenate' 'and_ln8_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 651 [1/1] (0.00ns)   --->   "%and_ln8_23_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_845, i1 0, i1 %tmp_846, i1 0, i1 %tmp_847, i1 0, i1 %tmp_848, i1 0, i1 %tmp_849, i1 0, i1 %tmp_850, i1 0, i1 %tmp_851, i1 0, i1 %tmp_852, i1 0, i1 %tmp_853, i1 0, i1 %tmp_854, i1 0, i1 %tmp_855, i1 0, i1 %tmp_856, i1 0, i1 %tmp_857, i1 0, i1 %tmp_858, i1 0, i1 %trunc_ln8_15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 651 'bitconcatenate' 'and_ln8_23_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 652 [1/1] (0.00ns)   --->   "%zext_ln8_132 = zext i29 %and_ln8_23_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 652 'zext' 'zext_ln8_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 653 [1/1] (0.00ns)   --->   "%zext_ln8_32 = zext i31 %and_ln8_23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 653 'zext' 'zext_ln8_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 654 [1/1] (0.00ns)   --->   "%tmp_859 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_15, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 654 'bitselect' 'tmp_859' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 655 [1/1] (0.00ns)   --->   "%tmp_860 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_15, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 655 'bitselect' 'tmp_860' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 656 [1/1] (0.00ns)   --->   "%tmp_861 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_15, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 656 'bitselect' 'tmp_861' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 657 [1/1] (0.00ns)   --->   "%tmp_862 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_15, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 657 'bitselect' 'tmp_862' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 658 [1/1] (0.00ns)   --->   "%tmp_863 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_15, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 658 'bitselect' 'tmp_863' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 659 [1/1] (0.00ns)   --->   "%tmp_864 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_15, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 659 'bitselect' 'tmp_864' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 660 [1/1] (0.00ns)   --->   "%tmp_865 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_15, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 660 'bitselect' 'tmp_865' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 661 [1/1] (0.00ns)   --->   "%tmp_866 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_15, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 661 'bitselect' 'tmp_866' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 662 [1/1] (0.00ns)   --->   "%tmp_867 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_15, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 662 'bitselect' 'tmp_867' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 663 [1/1] (0.00ns)   --->   "%tmp_868 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_15, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 663 'bitselect' 'tmp_868' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 664 [1/1] (0.00ns)   --->   "%tmp_869 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_15, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 664 'bitselect' 'tmp_869' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 665 [1/1] (0.00ns)   --->   "%tmp_870 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_15, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 665 'bitselect' 'tmp_870' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 666 [1/1] (0.00ns)   --->   "%tmp_871 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_15, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 666 'bitselect' 'tmp_871' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 667 [1/1] (0.00ns)   --->   "%tmp_872 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_15, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 667 'bitselect' 'tmp_872' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 668 [1/1] (0.00ns)   --->   "%tmp_873 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_15, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 668 'bitselect' 'tmp_873' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 669 [1/1] (0.00ns)   --->   "%tmp_874 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_15, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 669 'bitselect' 'tmp_874' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 670 [1/1] (0.00ns)   --->   "%and_ln8_24 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_859, i1 0, i1 %tmp_860, i1 0, i1 %tmp_861, i1 0, i1 %tmp_862, i1 0, i1 %tmp_863, i1 0, i1 %tmp_864, i1 0, i1 %tmp_865, i1 0, i1 %tmp_866, i1 0, i1 %tmp_867, i1 0, i1 %tmp_868, i1 0, i1 %tmp_869, i1 0, i1 %tmp_870, i1 0, i1 %tmp_871, i1 0, i1 %tmp_872, i1 0, i1 %tmp_873, i1 0, i1 %tmp_874" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 670 'bitconcatenate' 'and_ln8_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 671 [1/1] (0.00ns)   --->   "%and_ln8_24_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_860, i1 0, i1 %tmp_861, i1 0, i1 %tmp_862, i1 0, i1 %tmp_863, i1 0, i1 %tmp_864, i1 0, i1 %tmp_865, i1 0, i1 %tmp_866, i1 0, i1 %tmp_867, i1 0, i1 %tmp_868, i1 0, i1 %tmp_869, i1 0, i1 %tmp_870, i1 0, i1 %tmp_871, i1 0, i1 %tmp_872, i1 0, i1 %tmp_873, i1 0, i1 %tmp_874" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 671 'bitconcatenate' 'and_ln8_24_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 672 [1/1] (0.00ns)   --->   "%zext_ln8_133 = zext i29 %and_ln8_24_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 672 'zext' 'zext_ln8_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 673 [1/1] (0.00ns)   --->   "%zext_ln8_33 = zext i31 %and_ln8_24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 673 'zext' 'zext_ln8_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 674 [1/1] (2.46ns)   --->   "%add_ln8_49 = add i29 %and_ln8_24_cast1, i29 %and_ln8_23_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 674 'add' 'add_ln8_49' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 675 [1/1] (2.46ns)   --->   "%add_ln8_50 = add i30 %zext_ln8_133, i30 %zext_ln8_132" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 675 'add' 'add_ln8_50' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 676 [1/1] (2.52ns)   --->   "%s0_15 = add i32 %zext_ln8_33, i32 %zext_ln8_32" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 676 'add' 's0_15' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 677 [1/1] (0.00ns)   --->   "%tmp_875 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_50, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 677 'partselect' 'tmp_875' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 678 [1/1] (0.00ns)   --->   "%tmp_876 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_49, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 678 'partselect' 'tmp_876' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 679 [1/1] (0.00ns)   --->   "%tmp_877 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_49, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 679 'partselect' 'tmp_877' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 680 [1/1] (0.00ns)   --->   "%tmp_878 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_49, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 680 'partselect' 'tmp_878' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 681 [1/1] (0.00ns)   --->   "%tmp_879 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_49, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 681 'partselect' 'tmp_879' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 682 [1/1] (0.00ns)   --->   "%tmp_880 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_49, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 682 'partselect' 'tmp_880' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 683 [1/1] (0.00ns)   --->   "%tmp_881 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_49, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 683 'partselect' 'tmp_881' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 684 [1/1] (0.00ns)   --->   "%trunc_ln9_15 = trunc i29 %add_ln8_49" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 684 'trunc' 'trunc_ln9_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 685 [1/1] (0.00ns)   --->   "%tmp_882 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_15, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 685 'partselect' 'tmp_882' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 686 [1/1] (0.00ns)   --->   "%tmp_883 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_49, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 686 'partselect' 'tmp_883' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 687 [1/1] (0.00ns)   --->   "%tmp_884 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_49, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 687 'partselect' 'tmp_884' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 688 [1/1] (0.00ns)   --->   "%tmp_885 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_49, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 688 'partselect' 'tmp_885' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 689 [1/1] (0.00ns)   --->   "%tmp_886 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_49, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 689 'partselect' 'tmp_886' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 690 [1/1] (0.00ns)   --->   "%tmp_887 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_49, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 690 'partselect' 'tmp_887' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 691 [1/1] (0.00ns)   --->   "%tmp_888 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_49, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 691 'partselect' 'tmp_888' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 692 [1/1] (0.00ns)   --->   "%tmp_889 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_49, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 692 'partselect' 'tmp_889' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 693 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_16 = load i7 %p_ZL9golden_w1_6_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 693 'load' 'wt_16' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 694 [1/1] (0.99ns)   --->   "%xor_ln18_28 = xor i32 %p_read_200, i32 4294967295" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 694 'xor' 'xor_ln18_28' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 695 [1/1] (0.99ns)   --->   "%xor_ln18_47 = xor i31 %trunc_ln18_22, i31 1431655765" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 695 'xor' 'xor_ln18_47' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 696 [1/1] (0.00ns)   --->   "%trunc_ln18_46 = trunc i32 %wt_16" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 696 'trunc' 'trunc_ln18_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 697 [1/1] (0.99ns)   --->   "%xnr_16 = xor i32 %wt_16, i32 %xor_ln18_28" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 697 'xor' 'xnr_16' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 698 [1/1] (0.99ns)   --->   "%xor_ln46_14 = xor i31 %trunc_ln18_46, i31 %xor_ln18_47" [bnn.cpp:46->bnn.cpp:123]   --->   Operation 698 'xor' 'xor_ln46_14' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 699 [1/1] (0.00ns)   --->   "%tmp_895 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_14, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 699 'bitselect' 'tmp_895' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 700 [1/1] (0.00ns)   --->   "%tmp_896 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_14, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 700 'bitselect' 'tmp_896' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 701 [1/1] (0.00ns)   --->   "%tmp_897 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_14, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 701 'bitselect' 'tmp_897' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 702 [1/1] (0.00ns)   --->   "%tmp_898 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_14, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 702 'bitselect' 'tmp_898' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 703 [1/1] (0.00ns)   --->   "%tmp_899 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_14, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 703 'bitselect' 'tmp_899' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 704 [1/1] (0.00ns)   --->   "%tmp_900 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_14, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 704 'bitselect' 'tmp_900' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 705 [1/1] (0.00ns)   --->   "%tmp_901 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_14, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 705 'bitselect' 'tmp_901' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 706 [1/1] (0.00ns)   --->   "%tmp_902 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_14, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 706 'bitselect' 'tmp_902' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 707 [1/1] (0.00ns)   --->   "%tmp_903 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_14, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 707 'bitselect' 'tmp_903' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 708 [1/1] (0.00ns)   --->   "%tmp_904 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_14, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 708 'bitselect' 'tmp_904' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 709 [1/1] (0.00ns)   --->   "%tmp_905 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_14, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 709 'bitselect' 'tmp_905' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 710 [1/1] (0.00ns)   --->   "%tmp_906 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_14, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 710 'bitselect' 'tmp_906' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 711 [1/1] (0.00ns)   --->   "%tmp_907 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_14, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 711 'bitselect' 'tmp_907' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 712 [1/1] (0.00ns)   --->   "%tmp_908 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_14, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 712 'bitselect' 'tmp_908' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 713 [1/1] (0.00ns)   --->   "%tmp_909 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_14, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 713 'bitselect' 'tmp_909' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 714 [1/1] (0.00ns)   --->   "%trunc_ln8_16 = trunc i31 %xor_ln46_14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 714 'trunc' 'trunc_ln8_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 715 [1/1] (0.00ns)   --->   "%and_ln8_25 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_895, i1 0, i1 %tmp_896, i1 0, i1 %tmp_897, i1 0, i1 %tmp_898, i1 0, i1 %tmp_899, i1 0, i1 %tmp_900, i1 0, i1 %tmp_901, i1 0, i1 %tmp_902, i1 0, i1 %tmp_903, i1 0, i1 %tmp_904, i1 0, i1 %tmp_905, i1 0, i1 %tmp_906, i1 0, i1 %tmp_907, i1 0, i1 %tmp_908, i1 0, i1 %tmp_909, i1 0, i1 %trunc_ln8_16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 715 'bitconcatenate' 'and_ln8_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 716 [1/1] (0.00ns)   --->   "%and_ln8_25_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_896, i1 0, i1 %tmp_897, i1 0, i1 %tmp_898, i1 0, i1 %tmp_899, i1 0, i1 %tmp_900, i1 0, i1 %tmp_901, i1 0, i1 %tmp_902, i1 0, i1 %tmp_903, i1 0, i1 %tmp_904, i1 0, i1 %tmp_905, i1 0, i1 %tmp_906, i1 0, i1 %tmp_907, i1 0, i1 %tmp_908, i1 0, i1 %tmp_909, i1 0, i1 %trunc_ln8_16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 716 'bitconcatenate' 'and_ln8_25_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 717 [1/1] (0.00ns)   --->   "%zext_ln8_134 = zext i29 %and_ln8_25_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 717 'zext' 'zext_ln8_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 718 [1/1] (0.00ns)   --->   "%zext_ln8_34 = zext i31 %and_ln8_25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 718 'zext' 'zext_ln8_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 719 [1/1] (0.00ns)   --->   "%tmp_910 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_16, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 719 'bitselect' 'tmp_910' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 720 [1/1] (0.00ns)   --->   "%tmp_911 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_16, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 720 'bitselect' 'tmp_911' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 721 [1/1] (0.00ns)   --->   "%tmp_912 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_16, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 721 'bitselect' 'tmp_912' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 722 [1/1] (0.00ns)   --->   "%tmp_913 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_16, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 722 'bitselect' 'tmp_913' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 723 [1/1] (0.00ns)   --->   "%tmp_914 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_16, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 723 'bitselect' 'tmp_914' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 724 [1/1] (0.00ns)   --->   "%tmp_915 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_16, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 724 'bitselect' 'tmp_915' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 725 [1/1] (0.00ns)   --->   "%tmp_916 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_16, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 725 'bitselect' 'tmp_916' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 726 [1/1] (0.00ns)   --->   "%tmp_917 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_16, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 726 'bitselect' 'tmp_917' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 727 [1/1] (0.00ns)   --->   "%tmp_918 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_16, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 727 'bitselect' 'tmp_918' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 728 [1/1] (0.00ns)   --->   "%tmp_919 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_16, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 728 'bitselect' 'tmp_919' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 729 [1/1] (0.00ns)   --->   "%tmp_920 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_16, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 729 'bitselect' 'tmp_920' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 730 [1/1] (0.00ns)   --->   "%tmp_921 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_16, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 730 'bitselect' 'tmp_921' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 731 [1/1] (0.00ns)   --->   "%tmp_922 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_16, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 731 'bitselect' 'tmp_922' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 732 [1/1] (0.00ns)   --->   "%tmp_923 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_16, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 732 'bitselect' 'tmp_923' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 733 [1/1] (0.00ns)   --->   "%tmp_924 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_16, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 733 'bitselect' 'tmp_924' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 734 [1/1] (0.00ns)   --->   "%tmp_925 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_16, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 734 'bitselect' 'tmp_925' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 735 [1/1] (0.00ns)   --->   "%and_ln8_26 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_910, i1 0, i1 %tmp_911, i1 0, i1 %tmp_912, i1 0, i1 %tmp_913, i1 0, i1 %tmp_914, i1 0, i1 %tmp_915, i1 0, i1 %tmp_916, i1 0, i1 %tmp_917, i1 0, i1 %tmp_918, i1 0, i1 %tmp_919, i1 0, i1 %tmp_920, i1 0, i1 %tmp_921, i1 0, i1 %tmp_922, i1 0, i1 %tmp_923, i1 0, i1 %tmp_924, i1 0, i1 %tmp_925" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 735 'bitconcatenate' 'and_ln8_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 736 [1/1] (0.00ns)   --->   "%and_ln8_26_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_911, i1 0, i1 %tmp_912, i1 0, i1 %tmp_913, i1 0, i1 %tmp_914, i1 0, i1 %tmp_915, i1 0, i1 %tmp_916, i1 0, i1 %tmp_917, i1 0, i1 %tmp_918, i1 0, i1 %tmp_919, i1 0, i1 %tmp_920, i1 0, i1 %tmp_921, i1 0, i1 %tmp_922, i1 0, i1 %tmp_923, i1 0, i1 %tmp_924, i1 0, i1 %tmp_925" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 736 'bitconcatenate' 'and_ln8_26_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 737 [1/1] (0.00ns)   --->   "%zext_ln8_135 = zext i29 %and_ln8_26_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 737 'zext' 'zext_ln8_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 738 [1/1] (0.00ns)   --->   "%zext_ln8_35 = zext i31 %and_ln8_26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 738 'zext' 'zext_ln8_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 739 [1/1] (2.46ns)   --->   "%add_ln8_52 = add i29 %and_ln8_26_cast1, i29 %and_ln8_25_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 739 'add' 'add_ln8_52' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 740 [1/1] (2.46ns)   --->   "%add_ln8_53 = add i30 %zext_ln8_135, i30 %zext_ln8_134" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 740 'add' 'add_ln8_53' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 741 [1/1] (2.52ns)   --->   "%s0_16 = add i32 %zext_ln8_35, i32 %zext_ln8_34" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 741 'add' 's0_16' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 742 [1/1] (0.00ns)   --->   "%tmp_926 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_53, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 742 'partselect' 'tmp_926' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 743 [1/1] (0.00ns)   --->   "%tmp_927 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_52, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 743 'partselect' 'tmp_927' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 744 [1/1] (0.00ns)   --->   "%tmp_928 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_52, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 744 'partselect' 'tmp_928' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 745 [1/1] (0.00ns)   --->   "%tmp_929 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_52, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 745 'partselect' 'tmp_929' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 746 [1/1] (0.00ns)   --->   "%tmp_930 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_52, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 746 'partselect' 'tmp_930' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 747 [1/1] (0.00ns)   --->   "%tmp_931 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_52, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 747 'partselect' 'tmp_931' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 748 [1/1] (0.00ns)   --->   "%tmp_932 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_52, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 748 'partselect' 'tmp_932' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 749 [1/1] (0.00ns)   --->   "%trunc_ln9_16 = trunc i29 %add_ln8_52" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 749 'trunc' 'trunc_ln9_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 750 [1/1] (0.00ns)   --->   "%tmp_933 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_16, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 750 'partselect' 'tmp_933' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 751 [1/1] (0.00ns)   --->   "%tmp_934 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_52, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 751 'partselect' 'tmp_934' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 752 [1/1] (0.00ns)   --->   "%tmp_935 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_52, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 752 'partselect' 'tmp_935' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 753 [1/1] (0.00ns)   --->   "%tmp_936 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_52, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 753 'partselect' 'tmp_936' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 754 [1/1] (0.00ns)   --->   "%tmp_937 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_52, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 754 'partselect' 'tmp_937' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 755 [1/1] (0.00ns)   --->   "%tmp_938 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_52, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 755 'partselect' 'tmp_938' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 756 [1/1] (0.00ns)   --->   "%tmp_939 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_52, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 756 'partselect' 'tmp_939' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 757 [1/1] (0.00ns)   --->   "%tmp_940 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_52, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 757 'partselect' 'tmp_940' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 758 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_17 = load i7 %p_ZL9golden_w1_7_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 758 'load' 'wt_17' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 759 [1/1] (0.99ns)   --->   "%xor_ln18_30 = xor i32 %p_read_199, i32 4294967295" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 759 'xor' 'xor_ln18_30' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 760 [1/1] (0.99ns)   --->   "%xor_ln18_51 = xor i31 %trunc_ln18_23, i31 1431655765" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 760 'xor' 'xor_ln18_51' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 761 [1/1] (0.00ns)   --->   "%trunc_ln18_47 = trunc i32 %wt_17" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 761 'trunc' 'trunc_ln18_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 762 [1/1] (0.99ns)   --->   "%xnr_17 = xor i32 %wt_17, i32 %xor_ln18_30" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 762 'xor' 'xnr_17' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 763 [1/1] (0.99ns)   --->   "%xor_ln46_15 = xor i31 %trunc_ln18_47, i31 %xor_ln18_51" [bnn.cpp:46->bnn.cpp:123]   --->   Operation 763 'xor' 'xor_ln46_15' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 764 [1/1] (0.00ns)   --->   "%tmp_946 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_15, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 764 'bitselect' 'tmp_946' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 765 [1/1] (0.00ns)   --->   "%tmp_947 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_15, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 765 'bitselect' 'tmp_947' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 766 [1/1] (0.00ns)   --->   "%tmp_948 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_15, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 766 'bitselect' 'tmp_948' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 767 [1/1] (0.00ns)   --->   "%tmp_949 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_15, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 767 'bitselect' 'tmp_949' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 768 [1/1] (0.00ns)   --->   "%tmp_950 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_15, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 768 'bitselect' 'tmp_950' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 769 [1/1] (0.00ns)   --->   "%tmp_951 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_15, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 769 'bitselect' 'tmp_951' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 770 [1/1] (0.00ns)   --->   "%tmp_952 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_15, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 770 'bitselect' 'tmp_952' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 771 [1/1] (0.00ns)   --->   "%tmp_953 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_15, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 771 'bitselect' 'tmp_953' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 772 [1/1] (0.00ns)   --->   "%tmp_954 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_15, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 772 'bitselect' 'tmp_954' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 773 [1/1] (0.00ns)   --->   "%tmp_955 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_15, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 773 'bitselect' 'tmp_955' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 774 [1/1] (0.00ns)   --->   "%tmp_956 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_15, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 774 'bitselect' 'tmp_956' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 775 [1/1] (0.00ns)   --->   "%tmp_957 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_15, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 775 'bitselect' 'tmp_957' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 776 [1/1] (0.00ns)   --->   "%tmp_958 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_15, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 776 'bitselect' 'tmp_958' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 777 [1/1] (0.00ns)   --->   "%tmp_959 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_15, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 777 'bitselect' 'tmp_959' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 778 [1/1] (0.00ns)   --->   "%tmp_960 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_15, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 778 'bitselect' 'tmp_960' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 779 [1/1] (0.00ns)   --->   "%trunc_ln8_17 = trunc i31 %xor_ln46_15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 779 'trunc' 'trunc_ln8_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 780 [1/1] (0.00ns)   --->   "%and_ln8_27 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_946, i1 0, i1 %tmp_947, i1 0, i1 %tmp_948, i1 0, i1 %tmp_949, i1 0, i1 %tmp_950, i1 0, i1 %tmp_951, i1 0, i1 %tmp_952, i1 0, i1 %tmp_953, i1 0, i1 %tmp_954, i1 0, i1 %tmp_955, i1 0, i1 %tmp_956, i1 0, i1 %tmp_957, i1 0, i1 %tmp_958, i1 0, i1 %tmp_959, i1 0, i1 %tmp_960, i1 0, i1 %trunc_ln8_17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 780 'bitconcatenate' 'and_ln8_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 781 [1/1] (0.00ns)   --->   "%and_ln8_27_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_947, i1 0, i1 %tmp_948, i1 0, i1 %tmp_949, i1 0, i1 %tmp_950, i1 0, i1 %tmp_951, i1 0, i1 %tmp_952, i1 0, i1 %tmp_953, i1 0, i1 %tmp_954, i1 0, i1 %tmp_955, i1 0, i1 %tmp_956, i1 0, i1 %tmp_957, i1 0, i1 %tmp_958, i1 0, i1 %tmp_959, i1 0, i1 %tmp_960, i1 0, i1 %trunc_ln8_17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 781 'bitconcatenate' 'and_ln8_27_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 782 [1/1] (0.00ns)   --->   "%zext_ln8_136 = zext i29 %and_ln8_27_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 782 'zext' 'zext_ln8_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 783 [1/1] (0.00ns)   --->   "%zext_ln8_36 = zext i31 %and_ln8_27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 783 'zext' 'zext_ln8_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 784 [1/1] (0.00ns)   --->   "%tmp_961 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_17, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 784 'bitselect' 'tmp_961' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 785 [1/1] (0.00ns)   --->   "%tmp_962 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_17, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 785 'bitselect' 'tmp_962' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 786 [1/1] (0.00ns)   --->   "%tmp_963 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_17, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 786 'bitselect' 'tmp_963' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 787 [1/1] (0.00ns)   --->   "%tmp_964 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_17, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 787 'bitselect' 'tmp_964' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 788 [1/1] (0.00ns)   --->   "%tmp_965 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_17, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 788 'bitselect' 'tmp_965' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 789 [1/1] (0.00ns)   --->   "%tmp_966 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_17, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 789 'bitselect' 'tmp_966' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 790 [1/1] (0.00ns)   --->   "%tmp_967 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_17, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 790 'bitselect' 'tmp_967' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 791 [1/1] (0.00ns)   --->   "%tmp_968 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_17, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 791 'bitselect' 'tmp_968' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 792 [1/1] (0.00ns)   --->   "%tmp_969 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_17, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 792 'bitselect' 'tmp_969' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 793 [1/1] (0.00ns)   --->   "%tmp_970 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_17, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 793 'bitselect' 'tmp_970' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 794 [1/1] (0.00ns)   --->   "%tmp_971 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_17, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 794 'bitselect' 'tmp_971' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 795 [1/1] (0.00ns)   --->   "%tmp_972 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_17, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 795 'bitselect' 'tmp_972' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 796 [1/1] (0.00ns)   --->   "%tmp_973 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_17, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 796 'bitselect' 'tmp_973' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 797 [1/1] (0.00ns)   --->   "%tmp_974 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_17, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 797 'bitselect' 'tmp_974' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 798 [1/1] (0.00ns)   --->   "%tmp_975 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_17, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 798 'bitselect' 'tmp_975' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 799 [1/1] (0.00ns)   --->   "%tmp_976 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_17, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 799 'bitselect' 'tmp_976' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 800 [1/1] (0.00ns)   --->   "%and_ln8_28 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_961, i1 0, i1 %tmp_962, i1 0, i1 %tmp_963, i1 0, i1 %tmp_964, i1 0, i1 %tmp_965, i1 0, i1 %tmp_966, i1 0, i1 %tmp_967, i1 0, i1 %tmp_968, i1 0, i1 %tmp_969, i1 0, i1 %tmp_970, i1 0, i1 %tmp_971, i1 0, i1 %tmp_972, i1 0, i1 %tmp_973, i1 0, i1 %tmp_974, i1 0, i1 %tmp_975, i1 0, i1 %tmp_976" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 800 'bitconcatenate' 'and_ln8_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 801 [1/1] (0.00ns)   --->   "%and_ln8_28_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_962, i1 0, i1 %tmp_963, i1 0, i1 %tmp_964, i1 0, i1 %tmp_965, i1 0, i1 %tmp_966, i1 0, i1 %tmp_967, i1 0, i1 %tmp_968, i1 0, i1 %tmp_969, i1 0, i1 %tmp_970, i1 0, i1 %tmp_971, i1 0, i1 %tmp_972, i1 0, i1 %tmp_973, i1 0, i1 %tmp_974, i1 0, i1 %tmp_975, i1 0, i1 %tmp_976" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 801 'bitconcatenate' 'and_ln8_28_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 802 [1/1] (0.00ns)   --->   "%zext_ln8_137 = zext i29 %and_ln8_28_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 802 'zext' 'zext_ln8_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 803 [1/1] (0.00ns)   --->   "%zext_ln8_37 = zext i31 %and_ln8_28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 803 'zext' 'zext_ln8_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 804 [1/1] (2.46ns)   --->   "%add_ln8_55 = add i29 %and_ln8_28_cast1, i29 %and_ln8_27_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 804 'add' 'add_ln8_55' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 805 [1/1] (2.46ns)   --->   "%add_ln8_56 = add i30 %zext_ln8_137, i30 %zext_ln8_136" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 805 'add' 'add_ln8_56' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 806 [1/1] (2.52ns)   --->   "%s0_17 = add i32 %zext_ln8_37, i32 %zext_ln8_36" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 806 'add' 's0_17' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 807 [1/1] (0.00ns)   --->   "%tmp_977 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_56, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 807 'partselect' 'tmp_977' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 808 [1/1] (0.00ns)   --->   "%tmp_978 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_55, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 808 'partselect' 'tmp_978' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 809 [1/1] (0.00ns)   --->   "%tmp_979 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_55, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 809 'partselect' 'tmp_979' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 810 [1/1] (0.00ns)   --->   "%tmp_980 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_55, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 810 'partselect' 'tmp_980' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 811 [1/1] (0.00ns)   --->   "%tmp_981 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_55, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 811 'partselect' 'tmp_981' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 812 [1/1] (0.00ns)   --->   "%tmp_982 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_55, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 812 'partselect' 'tmp_982' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 813 [1/1] (0.00ns)   --->   "%tmp_983 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_55, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 813 'partselect' 'tmp_983' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 814 [1/1] (0.00ns)   --->   "%trunc_ln9_17 = trunc i29 %add_ln8_55" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 814 'trunc' 'trunc_ln9_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 815 [1/1] (0.00ns)   --->   "%tmp_984 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_17, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 815 'partselect' 'tmp_984' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 816 [1/1] (0.00ns)   --->   "%tmp_985 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_55, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 816 'partselect' 'tmp_985' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 817 [1/1] (0.00ns)   --->   "%tmp_986 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_55, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 817 'partselect' 'tmp_986' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 818 [1/1] (0.00ns)   --->   "%tmp_987 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_55, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 818 'partselect' 'tmp_987' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 819 [1/1] (0.00ns)   --->   "%tmp_988 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_55, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 819 'partselect' 'tmp_988' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 820 [1/1] (0.00ns)   --->   "%tmp_989 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_55, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 820 'partselect' 'tmp_989' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 821 [1/1] (0.00ns)   --->   "%tmp_990 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_55, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 821 'partselect' 'tmp_990' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 822 [1/1] (0.00ns)   --->   "%tmp_991 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_55, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 822 'partselect' 'tmp_991' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 823 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_18 = load i7 %p_ZL9golden_w1_8_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 823 'load' 'wt_18' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 824 [1/1] (0.99ns)   --->   "%xor_ln18_32 = xor i32 %p_read_198, i32 4294967295" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 824 'xor' 'xor_ln18_32' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 825 [1/1] (0.99ns)   --->   "%xor_ln18_55 = xor i31 %trunc_ln18_24, i31 1431655765" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 825 'xor' 'xor_ln18_55' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 826 [1/1] (0.00ns)   --->   "%trunc_ln18_48 = trunc i32 %wt_18" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 826 'trunc' 'trunc_ln18_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 827 [1/1] (0.99ns)   --->   "%xnr_18 = xor i32 %wt_18, i32 %xor_ln18_32" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 827 'xor' 'xnr_18' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 828 [1/1] (0.99ns)   --->   "%xor_ln46_16 = xor i31 %trunc_ln18_48, i31 %xor_ln18_55" [bnn.cpp:46->bnn.cpp:123]   --->   Operation 828 'xor' 'xor_ln46_16' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 829 [1/1] (0.00ns)   --->   "%tmp_997 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_16, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 829 'bitselect' 'tmp_997' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 830 [1/1] (0.00ns)   --->   "%tmp_998 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_16, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 830 'bitselect' 'tmp_998' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 831 [1/1] (0.00ns)   --->   "%tmp_999 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_16, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 831 'bitselect' 'tmp_999' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 832 [1/1] (0.00ns)   --->   "%tmp_1000 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_16, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 832 'bitselect' 'tmp_1000' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 833 [1/1] (0.00ns)   --->   "%tmp_1001 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_16, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 833 'bitselect' 'tmp_1001' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 834 [1/1] (0.00ns)   --->   "%tmp_1002 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_16, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 834 'bitselect' 'tmp_1002' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 835 [1/1] (0.00ns)   --->   "%tmp_1003 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_16, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 835 'bitselect' 'tmp_1003' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 836 [1/1] (0.00ns)   --->   "%tmp_1004 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_16, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 836 'bitselect' 'tmp_1004' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 837 [1/1] (0.00ns)   --->   "%tmp_1005 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_16, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 837 'bitselect' 'tmp_1005' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 838 [1/1] (0.00ns)   --->   "%tmp_1006 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_16, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 838 'bitselect' 'tmp_1006' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 839 [1/1] (0.00ns)   --->   "%tmp_1007 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_16, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 839 'bitselect' 'tmp_1007' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 840 [1/1] (0.00ns)   --->   "%tmp_1008 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_16, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 840 'bitselect' 'tmp_1008' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 841 [1/1] (0.00ns)   --->   "%tmp_1009 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_16, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 841 'bitselect' 'tmp_1009' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 842 [1/1] (0.00ns)   --->   "%tmp_1010 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_16, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 842 'bitselect' 'tmp_1010' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 843 [1/1] (0.00ns)   --->   "%tmp_1011 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_16, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 843 'bitselect' 'tmp_1011' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 844 [1/1] (0.00ns)   --->   "%trunc_ln8_18 = trunc i31 %xor_ln46_16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 844 'trunc' 'trunc_ln8_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 845 [1/1] (0.00ns)   --->   "%and_ln8_29 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_997, i1 0, i1 %tmp_998, i1 0, i1 %tmp_999, i1 0, i1 %tmp_1000, i1 0, i1 %tmp_1001, i1 0, i1 %tmp_1002, i1 0, i1 %tmp_1003, i1 0, i1 %tmp_1004, i1 0, i1 %tmp_1005, i1 0, i1 %tmp_1006, i1 0, i1 %tmp_1007, i1 0, i1 %tmp_1008, i1 0, i1 %tmp_1009, i1 0, i1 %tmp_1010, i1 0, i1 %tmp_1011, i1 0, i1 %trunc_ln8_18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 845 'bitconcatenate' 'and_ln8_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 846 [1/1] (0.00ns)   --->   "%and_ln8_29_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_998, i1 0, i1 %tmp_999, i1 0, i1 %tmp_1000, i1 0, i1 %tmp_1001, i1 0, i1 %tmp_1002, i1 0, i1 %tmp_1003, i1 0, i1 %tmp_1004, i1 0, i1 %tmp_1005, i1 0, i1 %tmp_1006, i1 0, i1 %tmp_1007, i1 0, i1 %tmp_1008, i1 0, i1 %tmp_1009, i1 0, i1 %tmp_1010, i1 0, i1 %tmp_1011, i1 0, i1 %trunc_ln8_18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 846 'bitconcatenate' 'and_ln8_29_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 847 [1/1] (0.00ns)   --->   "%zext_ln8_138 = zext i29 %and_ln8_29_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 847 'zext' 'zext_ln8_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 848 [1/1] (0.00ns)   --->   "%zext_ln8_38 = zext i31 %and_ln8_29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 848 'zext' 'zext_ln8_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 849 [1/1] (0.00ns)   --->   "%tmp_1012 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_18, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 849 'bitselect' 'tmp_1012' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 850 [1/1] (0.00ns)   --->   "%tmp_1013 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_18, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 850 'bitselect' 'tmp_1013' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 851 [1/1] (0.00ns)   --->   "%tmp_1014 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_18, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 851 'bitselect' 'tmp_1014' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 852 [1/1] (0.00ns)   --->   "%tmp_1015 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_18, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 852 'bitselect' 'tmp_1015' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 853 [1/1] (0.00ns)   --->   "%tmp_1016 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_18, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 853 'bitselect' 'tmp_1016' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 854 [1/1] (0.00ns)   --->   "%tmp_1017 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_18, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 854 'bitselect' 'tmp_1017' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 855 [1/1] (0.00ns)   --->   "%tmp_1018 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_18, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 855 'bitselect' 'tmp_1018' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 856 [1/1] (0.00ns)   --->   "%tmp_1019 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_18, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 856 'bitselect' 'tmp_1019' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 857 [1/1] (0.00ns)   --->   "%tmp_1020 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_18, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 857 'bitselect' 'tmp_1020' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 858 [1/1] (0.00ns)   --->   "%tmp_1021 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_18, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 858 'bitselect' 'tmp_1021' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 859 [1/1] (0.00ns)   --->   "%tmp_1022 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_18, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 859 'bitselect' 'tmp_1022' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 860 [1/1] (0.00ns)   --->   "%tmp_1023 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_18, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 860 'bitselect' 'tmp_1023' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 861 [1/1] (0.00ns)   --->   "%tmp_1024 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_18, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 861 'bitselect' 'tmp_1024' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 862 [1/1] (0.00ns)   --->   "%tmp_1025 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_18, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 862 'bitselect' 'tmp_1025' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 863 [1/1] (0.00ns)   --->   "%tmp_1026 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_18, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 863 'bitselect' 'tmp_1026' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 864 [1/1] (0.00ns)   --->   "%tmp_1027 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_18, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 864 'bitselect' 'tmp_1027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 865 [1/1] (0.00ns)   --->   "%and_ln8_30 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1012, i1 0, i1 %tmp_1013, i1 0, i1 %tmp_1014, i1 0, i1 %tmp_1015, i1 0, i1 %tmp_1016, i1 0, i1 %tmp_1017, i1 0, i1 %tmp_1018, i1 0, i1 %tmp_1019, i1 0, i1 %tmp_1020, i1 0, i1 %tmp_1021, i1 0, i1 %tmp_1022, i1 0, i1 %tmp_1023, i1 0, i1 %tmp_1024, i1 0, i1 %tmp_1025, i1 0, i1 %tmp_1026, i1 0, i1 %tmp_1027" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 865 'bitconcatenate' 'and_ln8_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 866 [1/1] (0.00ns)   --->   "%and_ln8_30_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1013, i1 0, i1 %tmp_1014, i1 0, i1 %tmp_1015, i1 0, i1 %tmp_1016, i1 0, i1 %tmp_1017, i1 0, i1 %tmp_1018, i1 0, i1 %tmp_1019, i1 0, i1 %tmp_1020, i1 0, i1 %tmp_1021, i1 0, i1 %tmp_1022, i1 0, i1 %tmp_1023, i1 0, i1 %tmp_1024, i1 0, i1 %tmp_1025, i1 0, i1 %tmp_1026, i1 0, i1 %tmp_1027" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 866 'bitconcatenate' 'and_ln8_30_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 867 [1/1] (0.00ns)   --->   "%zext_ln8_139 = zext i29 %and_ln8_30_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 867 'zext' 'zext_ln8_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 868 [1/1] (0.00ns)   --->   "%zext_ln8_39 = zext i31 %and_ln8_30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 868 'zext' 'zext_ln8_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 869 [1/1] (2.46ns)   --->   "%add_ln8_58 = add i29 %and_ln8_30_cast1, i29 %and_ln8_29_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 869 'add' 'add_ln8_58' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 870 [1/1] (2.46ns)   --->   "%add_ln8_59 = add i30 %zext_ln8_139, i30 %zext_ln8_138" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 870 'add' 'add_ln8_59' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 871 [1/1] (2.52ns)   --->   "%s0_18 = add i32 %zext_ln8_39, i32 %zext_ln8_38" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 871 'add' 's0_18' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 872 [1/1] (0.00ns)   --->   "%tmp_1028 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_59, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 872 'partselect' 'tmp_1028' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 873 [1/1] (0.00ns)   --->   "%tmp_1029 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_58, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 873 'partselect' 'tmp_1029' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 874 [1/1] (0.00ns)   --->   "%tmp_1030 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_58, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 874 'partselect' 'tmp_1030' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 875 [1/1] (0.00ns)   --->   "%tmp_1031 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_58, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 875 'partselect' 'tmp_1031' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 876 [1/1] (0.00ns)   --->   "%tmp_1032 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_58, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 876 'partselect' 'tmp_1032' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 877 [1/1] (0.00ns)   --->   "%tmp_1033 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_58, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 877 'partselect' 'tmp_1033' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 878 [1/1] (0.00ns)   --->   "%tmp_1034 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_58, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 878 'partselect' 'tmp_1034' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 879 [1/1] (0.00ns)   --->   "%trunc_ln9_18 = trunc i29 %add_ln8_58" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 879 'trunc' 'trunc_ln9_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 880 [1/1] (0.00ns)   --->   "%tmp_1035 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_18, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 880 'partselect' 'tmp_1035' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 881 [1/1] (0.00ns)   --->   "%tmp_1036 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_58, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 881 'partselect' 'tmp_1036' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 882 [1/1] (0.00ns)   --->   "%tmp_1037 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_58, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 882 'partselect' 'tmp_1037' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 883 [1/1] (0.00ns)   --->   "%tmp_1038 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_58, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 883 'partselect' 'tmp_1038' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 884 [1/1] (0.00ns)   --->   "%tmp_1039 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_58, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 884 'partselect' 'tmp_1039' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 885 [1/1] (0.00ns)   --->   "%tmp_1040 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_58, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 885 'partselect' 'tmp_1040' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 886 [1/1] (0.00ns)   --->   "%tmp_1041 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_58, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 886 'partselect' 'tmp_1041' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 887 [1/1] (0.00ns)   --->   "%tmp_1042 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_58, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 887 'partselect' 'tmp_1042' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 888 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_19 = load i7 %p_ZL9golden_w1_9_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 888 'load' 'wt_19' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 889 [1/1] (0.99ns)   --->   "%xor_ln18_34 = xor i32 %p_read_197, i32 4294967295" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 889 'xor' 'xor_ln18_34' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 890 [1/1] (0.99ns)   --->   "%xor_ln18_59 = xor i31 %trunc_ln18_25, i31 1431655765" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 890 'xor' 'xor_ln18_59' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 891 [1/1] (0.00ns)   --->   "%trunc_ln18_49 = trunc i32 %wt_19" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 891 'trunc' 'trunc_ln18_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 892 [1/1] (0.99ns)   --->   "%xnr_19 = xor i32 %wt_19, i32 %xor_ln18_34" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 892 'xor' 'xnr_19' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 893 [1/1] (0.99ns)   --->   "%xor_ln46_17 = xor i31 %trunc_ln18_49, i31 %xor_ln18_59" [bnn.cpp:46->bnn.cpp:123]   --->   Operation 893 'xor' 'xor_ln46_17' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 894 [1/1] (0.00ns)   --->   "%tmp_1048 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_17, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 894 'bitselect' 'tmp_1048' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 895 [1/1] (0.00ns)   --->   "%tmp_1049 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_17, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 895 'bitselect' 'tmp_1049' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 896 [1/1] (0.00ns)   --->   "%tmp_1050 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_17, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 896 'bitselect' 'tmp_1050' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 897 [1/1] (0.00ns)   --->   "%tmp_1051 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_17, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 897 'bitselect' 'tmp_1051' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 898 [1/1] (0.00ns)   --->   "%tmp_1052 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_17, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 898 'bitselect' 'tmp_1052' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 899 [1/1] (0.00ns)   --->   "%tmp_1053 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_17, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 899 'bitselect' 'tmp_1053' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 900 [1/1] (0.00ns)   --->   "%tmp_1054 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_17, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 900 'bitselect' 'tmp_1054' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 901 [1/1] (0.00ns)   --->   "%tmp_1055 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_17, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 901 'bitselect' 'tmp_1055' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 902 [1/1] (0.00ns)   --->   "%tmp_1056 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_17, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 902 'bitselect' 'tmp_1056' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 903 [1/1] (0.00ns)   --->   "%tmp_1057 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_17, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 903 'bitselect' 'tmp_1057' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 904 [1/1] (0.00ns)   --->   "%tmp_1058 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_17, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 904 'bitselect' 'tmp_1058' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 905 [1/1] (0.00ns)   --->   "%tmp_1059 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_17, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 905 'bitselect' 'tmp_1059' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 906 [1/1] (0.00ns)   --->   "%tmp_1060 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_17, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 906 'bitselect' 'tmp_1060' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 907 [1/1] (0.00ns)   --->   "%tmp_1061 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_17, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 907 'bitselect' 'tmp_1061' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 908 [1/1] (0.00ns)   --->   "%tmp_1062 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_17, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 908 'bitselect' 'tmp_1062' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 909 [1/1] (0.00ns)   --->   "%trunc_ln8_19 = trunc i31 %xor_ln46_17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 909 'trunc' 'trunc_ln8_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 910 [1/1] (0.00ns)   --->   "%and_ln8_31 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1048, i1 0, i1 %tmp_1049, i1 0, i1 %tmp_1050, i1 0, i1 %tmp_1051, i1 0, i1 %tmp_1052, i1 0, i1 %tmp_1053, i1 0, i1 %tmp_1054, i1 0, i1 %tmp_1055, i1 0, i1 %tmp_1056, i1 0, i1 %tmp_1057, i1 0, i1 %tmp_1058, i1 0, i1 %tmp_1059, i1 0, i1 %tmp_1060, i1 0, i1 %tmp_1061, i1 0, i1 %tmp_1062, i1 0, i1 %trunc_ln8_19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 910 'bitconcatenate' 'and_ln8_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 911 [1/1] (0.00ns)   --->   "%and_ln8_31_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1049, i1 0, i1 %tmp_1050, i1 0, i1 %tmp_1051, i1 0, i1 %tmp_1052, i1 0, i1 %tmp_1053, i1 0, i1 %tmp_1054, i1 0, i1 %tmp_1055, i1 0, i1 %tmp_1056, i1 0, i1 %tmp_1057, i1 0, i1 %tmp_1058, i1 0, i1 %tmp_1059, i1 0, i1 %tmp_1060, i1 0, i1 %tmp_1061, i1 0, i1 %tmp_1062, i1 0, i1 %trunc_ln8_19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 911 'bitconcatenate' 'and_ln8_31_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 912 [1/1] (0.00ns)   --->   "%zext_ln8_140 = zext i29 %and_ln8_31_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 912 'zext' 'zext_ln8_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 913 [1/1] (0.00ns)   --->   "%zext_ln8_40 = zext i31 %and_ln8_31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 913 'zext' 'zext_ln8_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 914 [1/1] (0.00ns)   --->   "%tmp_1063 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_19, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 914 'bitselect' 'tmp_1063' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 915 [1/1] (0.00ns)   --->   "%tmp_1064 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_19, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 915 'bitselect' 'tmp_1064' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 916 [1/1] (0.00ns)   --->   "%tmp_1065 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_19, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 916 'bitselect' 'tmp_1065' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 917 [1/1] (0.00ns)   --->   "%tmp_1066 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_19, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 917 'bitselect' 'tmp_1066' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 918 [1/1] (0.00ns)   --->   "%tmp_1067 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_19, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 918 'bitselect' 'tmp_1067' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 919 [1/1] (0.00ns)   --->   "%tmp_1068 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_19, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 919 'bitselect' 'tmp_1068' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 920 [1/1] (0.00ns)   --->   "%tmp_1069 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_19, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 920 'bitselect' 'tmp_1069' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 921 [1/1] (0.00ns)   --->   "%tmp_1070 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_19, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 921 'bitselect' 'tmp_1070' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 922 [1/1] (0.00ns)   --->   "%tmp_1071 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_19, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 922 'bitselect' 'tmp_1071' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 923 [1/1] (0.00ns)   --->   "%tmp_1072 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_19, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 923 'bitselect' 'tmp_1072' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 924 [1/1] (0.00ns)   --->   "%tmp_1073 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_19, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 924 'bitselect' 'tmp_1073' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 925 [1/1] (0.00ns)   --->   "%tmp_1074 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_19, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 925 'bitselect' 'tmp_1074' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 926 [1/1] (0.00ns)   --->   "%tmp_1075 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_19, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 926 'bitselect' 'tmp_1075' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 927 [1/1] (0.00ns)   --->   "%tmp_1076 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_19, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 927 'bitselect' 'tmp_1076' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 928 [1/1] (0.00ns)   --->   "%tmp_1077 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_19, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 928 'bitselect' 'tmp_1077' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 929 [1/1] (0.00ns)   --->   "%tmp_1078 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_19, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 929 'bitselect' 'tmp_1078' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 930 [1/1] (0.00ns)   --->   "%and_ln8_32 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1063, i1 0, i1 %tmp_1064, i1 0, i1 %tmp_1065, i1 0, i1 %tmp_1066, i1 0, i1 %tmp_1067, i1 0, i1 %tmp_1068, i1 0, i1 %tmp_1069, i1 0, i1 %tmp_1070, i1 0, i1 %tmp_1071, i1 0, i1 %tmp_1072, i1 0, i1 %tmp_1073, i1 0, i1 %tmp_1074, i1 0, i1 %tmp_1075, i1 0, i1 %tmp_1076, i1 0, i1 %tmp_1077, i1 0, i1 %tmp_1078" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 930 'bitconcatenate' 'and_ln8_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 931 [1/1] (0.00ns)   --->   "%and_ln8_32_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1064, i1 0, i1 %tmp_1065, i1 0, i1 %tmp_1066, i1 0, i1 %tmp_1067, i1 0, i1 %tmp_1068, i1 0, i1 %tmp_1069, i1 0, i1 %tmp_1070, i1 0, i1 %tmp_1071, i1 0, i1 %tmp_1072, i1 0, i1 %tmp_1073, i1 0, i1 %tmp_1074, i1 0, i1 %tmp_1075, i1 0, i1 %tmp_1076, i1 0, i1 %tmp_1077, i1 0, i1 %tmp_1078" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 931 'bitconcatenate' 'and_ln8_32_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 932 [1/1] (0.00ns)   --->   "%zext_ln8_141 = zext i29 %and_ln8_32_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 932 'zext' 'zext_ln8_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 933 [1/1] (0.00ns)   --->   "%zext_ln8_41 = zext i31 %and_ln8_32" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 933 'zext' 'zext_ln8_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 934 [1/1] (2.46ns)   --->   "%add_ln8_61 = add i29 %and_ln8_32_cast1, i29 %and_ln8_31_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 934 'add' 'add_ln8_61' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 935 [1/1] (2.46ns)   --->   "%add_ln8_62 = add i30 %zext_ln8_141, i30 %zext_ln8_140" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 935 'add' 'add_ln8_62' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 936 [1/1] (2.52ns)   --->   "%s0_19 = add i32 %zext_ln8_41, i32 %zext_ln8_40" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 936 'add' 's0_19' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 937 [1/1] (0.00ns)   --->   "%tmp_1079 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_62, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 937 'partselect' 'tmp_1079' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 938 [1/1] (0.00ns)   --->   "%tmp_1080 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_61, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 938 'partselect' 'tmp_1080' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 939 [1/1] (0.00ns)   --->   "%tmp_1081 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_61, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 939 'partselect' 'tmp_1081' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 940 [1/1] (0.00ns)   --->   "%tmp_1082 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_61, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 940 'partselect' 'tmp_1082' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 941 [1/1] (0.00ns)   --->   "%tmp_1083 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_61, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 941 'partselect' 'tmp_1083' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 942 [1/1] (0.00ns)   --->   "%tmp_1084 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_61, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 942 'partselect' 'tmp_1084' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 943 [1/1] (0.00ns)   --->   "%tmp_1085 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_61, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 943 'partselect' 'tmp_1085' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 944 [1/1] (0.00ns)   --->   "%trunc_ln9_19 = trunc i29 %add_ln8_61" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 944 'trunc' 'trunc_ln9_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 945 [1/1] (0.00ns)   --->   "%tmp_1086 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_19, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 945 'partselect' 'tmp_1086' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 946 [1/1] (0.00ns)   --->   "%tmp_1087 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_61, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 946 'partselect' 'tmp_1087' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 947 [1/1] (0.00ns)   --->   "%tmp_1088 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_61, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 947 'partselect' 'tmp_1088' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 948 [1/1] (0.00ns)   --->   "%tmp_1089 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_61, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 948 'partselect' 'tmp_1089' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 949 [1/1] (0.00ns)   --->   "%tmp_1090 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_61, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 949 'partselect' 'tmp_1090' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 950 [1/1] (0.00ns)   --->   "%tmp_1091 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_61, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 950 'partselect' 'tmp_1091' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 951 [1/1] (0.00ns)   --->   "%tmp_1092 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_61, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 951 'partselect' 'tmp_1092' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 952 [1/1] (0.00ns)   --->   "%tmp_1093 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_61, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 952 'partselect' 'tmp_1093' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 953 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_20 = load i7 %p_ZL9golden_w1_10_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 953 'load' 'wt_20' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 954 [1/1] (0.99ns)   --->   "%xor_ln18_36 = xor i32 %p_read_196, i32 4294967295" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 954 'xor' 'xor_ln18_36' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 955 [1/1] (0.99ns)   --->   "%xor_ln18_63 = xor i31 %trunc_ln18_26, i31 1431655765" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 955 'xor' 'xor_ln18_63' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 956 [1/1] (0.00ns)   --->   "%trunc_ln18_50 = trunc i32 %wt_20" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 956 'trunc' 'trunc_ln18_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 957 [1/1] (0.99ns)   --->   "%xnr_20 = xor i32 %wt_20, i32 %xor_ln18_36" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 957 'xor' 'xnr_20' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 958 [1/1] (0.99ns)   --->   "%xor_ln46_18 = xor i31 %trunc_ln18_50, i31 %xor_ln18_63" [bnn.cpp:46->bnn.cpp:123]   --->   Operation 958 'xor' 'xor_ln46_18' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 959 [1/1] (0.00ns)   --->   "%tmp_1099 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_18, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 959 'bitselect' 'tmp_1099' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 960 [1/1] (0.00ns)   --->   "%tmp_1100 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_18, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 960 'bitselect' 'tmp_1100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 961 [1/1] (0.00ns)   --->   "%tmp_1101 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_18, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 961 'bitselect' 'tmp_1101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 962 [1/1] (0.00ns)   --->   "%tmp_1102 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_18, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 962 'bitselect' 'tmp_1102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 963 [1/1] (0.00ns)   --->   "%tmp_1103 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_18, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 963 'bitselect' 'tmp_1103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 964 [1/1] (0.00ns)   --->   "%tmp_1104 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_18, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 964 'bitselect' 'tmp_1104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 965 [1/1] (0.00ns)   --->   "%tmp_1105 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_18, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 965 'bitselect' 'tmp_1105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 966 [1/1] (0.00ns)   --->   "%tmp_1106 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_18, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 966 'bitselect' 'tmp_1106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 967 [1/1] (0.00ns)   --->   "%tmp_1107 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_18, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 967 'bitselect' 'tmp_1107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 968 [1/1] (0.00ns)   --->   "%tmp_1108 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_18, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 968 'bitselect' 'tmp_1108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 969 [1/1] (0.00ns)   --->   "%tmp_1109 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_18, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 969 'bitselect' 'tmp_1109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 970 [1/1] (0.00ns)   --->   "%tmp_1110 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_18, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 970 'bitselect' 'tmp_1110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 971 [1/1] (0.00ns)   --->   "%tmp_1111 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_18, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 971 'bitselect' 'tmp_1111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 972 [1/1] (0.00ns)   --->   "%tmp_1112 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_18, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 972 'bitselect' 'tmp_1112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 973 [1/1] (0.00ns)   --->   "%tmp_1113 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_18, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 973 'bitselect' 'tmp_1113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 974 [1/1] (0.00ns)   --->   "%trunc_ln8_20 = trunc i31 %xor_ln46_18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 974 'trunc' 'trunc_ln8_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 975 [1/1] (0.00ns)   --->   "%and_ln8_33 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1099, i1 0, i1 %tmp_1100, i1 0, i1 %tmp_1101, i1 0, i1 %tmp_1102, i1 0, i1 %tmp_1103, i1 0, i1 %tmp_1104, i1 0, i1 %tmp_1105, i1 0, i1 %tmp_1106, i1 0, i1 %tmp_1107, i1 0, i1 %tmp_1108, i1 0, i1 %tmp_1109, i1 0, i1 %tmp_1110, i1 0, i1 %tmp_1111, i1 0, i1 %tmp_1112, i1 0, i1 %tmp_1113, i1 0, i1 %trunc_ln8_20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 975 'bitconcatenate' 'and_ln8_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 976 [1/1] (0.00ns)   --->   "%and_ln8_33_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1100, i1 0, i1 %tmp_1101, i1 0, i1 %tmp_1102, i1 0, i1 %tmp_1103, i1 0, i1 %tmp_1104, i1 0, i1 %tmp_1105, i1 0, i1 %tmp_1106, i1 0, i1 %tmp_1107, i1 0, i1 %tmp_1108, i1 0, i1 %tmp_1109, i1 0, i1 %tmp_1110, i1 0, i1 %tmp_1111, i1 0, i1 %tmp_1112, i1 0, i1 %tmp_1113, i1 0, i1 %trunc_ln8_20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 976 'bitconcatenate' 'and_ln8_33_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 977 [1/1] (0.00ns)   --->   "%zext_ln8_142 = zext i29 %and_ln8_33_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 977 'zext' 'zext_ln8_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 978 [1/1] (0.00ns)   --->   "%zext_ln8_42 = zext i31 %and_ln8_33" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 978 'zext' 'zext_ln8_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 979 [1/1] (0.00ns)   --->   "%tmp_1114 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_20, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 979 'bitselect' 'tmp_1114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 980 [1/1] (0.00ns)   --->   "%tmp_1115 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_20, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 980 'bitselect' 'tmp_1115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 981 [1/1] (0.00ns)   --->   "%tmp_1116 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_20, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 981 'bitselect' 'tmp_1116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 982 [1/1] (0.00ns)   --->   "%tmp_1117 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_20, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 982 'bitselect' 'tmp_1117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 983 [1/1] (0.00ns)   --->   "%tmp_1118 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_20, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 983 'bitselect' 'tmp_1118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 984 [1/1] (0.00ns)   --->   "%tmp_1119 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_20, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 984 'bitselect' 'tmp_1119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 985 [1/1] (0.00ns)   --->   "%tmp_1120 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_20, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 985 'bitselect' 'tmp_1120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 986 [1/1] (0.00ns)   --->   "%tmp_1121 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_20, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 986 'bitselect' 'tmp_1121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 987 [1/1] (0.00ns)   --->   "%tmp_1122 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_20, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 987 'bitselect' 'tmp_1122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 988 [1/1] (0.00ns)   --->   "%tmp_1123 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_20, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 988 'bitselect' 'tmp_1123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 989 [1/1] (0.00ns)   --->   "%tmp_1124 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_20, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 989 'bitselect' 'tmp_1124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 990 [1/1] (0.00ns)   --->   "%tmp_1125 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_20, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 990 'bitselect' 'tmp_1125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 991 [1/1] (0.00ns)   --->   "%tmp_1126 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_20, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 991 'bitselect' 'tmp_1126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 992 [1/1] (0.00ns)   --->   "%tmp_1127 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_20, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 992 'bitselect' 'tmp_1127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 993 [1/1] (0.00ns)   --->   "%tmp_1128 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_20, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 993 'bitselect' 'tmp_1128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 994 [1/1] (0.00ns)   --->   "%tmp_1129 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_20, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 994 'bitselect' 'tmp_1129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 995 [1/1] (0.00ns)   --->   "%and_ln8_34 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1114, i1 0, i1 %tmp_1115, i1 0, i1 %tmp_1116, i1 0, i1 %tmp_1117, i1 0, i1 %tmp_1118, i1 0, i1 %tmp_1119, i1 0, i1 %tmp_1120, i1 0, i1 %tmp_1121, i1 0, i1 %tmp_1122, i1 0, i1 %tmp_1123, i1 0, i1 %tmp_1124, i1 0, i1 %tmp_1125, i1 0, i1 %tmp_1126, i1 0, i1 %tmp_1127, i1 0, i1 %tmp_1128, i1 0, i1 %tmp_1129" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 995 'bitconcatenate' 'and_ln8_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 996 [1/1] (0.00ns)   --->   "%and_ln8_34_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1115, i1 0, i1 %tmp_1116, i1 0, i1 %tmp_1117, i1 0, i1 %tmp_1118, i1 0, i1 %tmp_1119, i1 0, i1 %tmp_1120, i1 0, i1 %tmp_1121, i1 0, i1 %tmp_1122, i1 0, i1 %tmp_1123, i1 0, i1 %tmp_1124, i1 0, i1 %tmp_1125, i1 0, i1 %tmp_1126, i1 0, i1 %tmp_1127, i1 0, i1 %tmp_1128, i1 0, i1 %tmp_1129" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 996 'bitconcatenate' 'and_ln8_34_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 997 [1/1] (0.00ns)   --->   "%zext_ln8_143 = zext i29 %and_ln8_34_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 997 'zext' 'zext_ln8_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 998 [1/1] (0.00ns)   --->   "%zext_ln8_43 = zext i31 %and_ln8_34" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 998 'zext' 'zext_ln8_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 999 [1/1] (2.46ns)   --->   "%add_ln8_64 = add i29 %and_ln8_34_cast1, i29 %and_ln8_33_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 999 'add' 'add_ln8_64' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1000 [1/1] (2.46ns)   --->   "%add_ln8_65 = add i30 %zext_ln8_143, i30 %zext_ln8_142" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1000 'add' 'add_ln8_65' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1001 [1/1] (2.52ns)   --->   "%s0_20 = add i32 %zext_ln8_43, i32 %zext_ln8_42" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1001 'add' 's0_20' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1002 [1/1] (0.00ns)   --->   "%tmp_1130 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_65, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1002 'partselect' 'tmp_1130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1003 [1/1] (0.00ns)   --->   "%tmp_1131 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_64, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1003 'partselect' 'tmp_1131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1004 [1/1] (0.00ns)   --->   "%tmp_1132 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_64, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1004 'partselect' 'tmp_1132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1005 [1/1] (0.00ns)   --->   "%tmp_1133 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_64, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1005 'partselect' 'tmp_1133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1006 [1/1] (0.00ns)   --->   "%tmp_1134 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_64, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1006 'partselect' 'tmp_1134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1007 [1/1] (0.00ns)   --->   "%tmp_1135 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_64, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1007 'partselect' 'tmp_1135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1008 [1/1] (0.00ns)   --->   "%tmp_1136 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_64, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1008 'partselect' 'tmp_1136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1009 [1/1] (0.00ns)   --->   "%trunc_ln9_20 = trunc i29 %add_ln8_64" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1009 'trunc' 'trunc_ln9_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1010 [1/1] (0.00ns)   --->   "%tmp_1137 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_20, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1010 'partselect' 'tmp_1137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1011 [1/1] (0.00ns)   --->   "%tmp_1138 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_64, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1011 'partselect' 'tmp_1138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1012 [1/1] (0.00ns)   --->   "%tmp_1139 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_64, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1012 'partselect' 'tmp_1139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1013 [1/1] (0.00ns)   --->   "%tmp_1140 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_64, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1013 'partselect' 'tmp_1140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1014 [1/1] (0.00ns)   --->   "%tmp_1141 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_64, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1014 'partselect' 'tmp_1141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1015 [1/1] (0.00ns)   --->   "%tmp_1142 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_64, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1015 'partselect' 'tmp_1142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1016 [1/1] (0.00ns)   --->   "%tmp_1143 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_64, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1016 'partselect' 'tmp_1143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1017 [1/1] (0.00ns)   --->   "%tmp_1144 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_64, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1017 'partselect' 'tmp_1144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1018 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_21 = load i7 %p_ZL9golden_w1_11_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 1018 'load' 'wt_21' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 1019 [1/1] (0.99ns)   --->   "%xor_ln18_38 = xor i32 %p_read_195, i32 4294967295" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1019 'xor' 'xor_ln18_38' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1020 [1/1] (0.99ns)   --->   "%xor_ln18_65 = xor i31 %trunc_ln18_27, i31 1431655765" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1020 'xor' 'xor_ln18_65' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1021 [1/1] (0.00ns)   --->   "%trunc_ln18_51 = trunc i32 %wt_21" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1021 'trunc' 'trunc_ln18_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1022 [1/1] (0.99ns)   --->   "%xnr_21 = xor i32 %wt_21, i32 %xor_ln18_38" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1022 'xor' 'xnr_21' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1023 [1/1] (0.99ns)   --->   "%xor_ln46_19 = xor i31 %trunc_ln18_51, i31 %xor_ln18_65" [bnn.cpp:46->bnn.cpp:123]   --->   Operation 1023 'xor' 'xor_ln46_19' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1024 [1/1] (0.00ns)   --->   "%tmp_1150 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_19, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1024 'bitselect' 'tmp_1150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1025 [1/1] (0.00ns)   --->   "%tmp_1151 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_19, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1025 'bitselect' 'tmp_1151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1026 [1/1] (0.00ns)   --->   "%tmp_1152 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_19, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1026 'bitselect' 'tmp_1152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1027 [1/1] (0.00ns)   --->   "%tmp_1153 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_19, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1027 'bitselect' 'tmp_1153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1028 [1/1] (0.00ns)   --->   "%tmp_1154 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_19, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1028 'bitselect' 'tmp_1154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1029 [1/1] (0.00ns)   --->   "%tmp_1155 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_19, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1029 'bitselect' 'tmp_1155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1030 [1/1] (0.00ns)   --->   "%tmp_1156 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_19, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1030 'bitselect' 'tmp_1156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1031 [1/1] (0.00ns)   --->   "%tmp_1157 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_19, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1031 'bitselect' 'tmp_1157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1032 [1/1] (0.00ns)   --->   "%tmp_1158 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_19, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1032 'bitselect' 'tmp_1158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1033 [1/1] (0.00ns)   --->   "%tmp_1159 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_19, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1033 'bitselect' 'tmp_1159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1034 [1/1] (0.00ns)   --->   "%tmp_1160 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_19, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1034 'bitselect' 'tmp_1160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1035 [1/1] (0.00ns)   --->   "%tmp_1161 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_19, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1035 'bitselect' 'tmp_1161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1036 [1/1] (0.00ns)   --->   "%tmp_1162 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_19, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1036 'bitselect' 'tmp_1162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1037 [1/1] (0.00ns)   --->   "%tmp_1163 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_19, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1037 'bitselect' 'tmp_1163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1038 [1/1] (0.00ns)   --->   "%tmp_1164 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_19, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1038 'bitselect' 'tmp_1164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1039 [1/1] (0.00ns)   --->   "%trunc_ln8_21 = trunc i31 %xor_ln46_19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1039 'trunc' 'trunc_ln8_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1040 [1/1] (0.00ns)   --->   "%and_ln8_35 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1150, i1 0, i1 %tmp_1151, i1 0, i1 %tmp_1152, i1 0, i1 %tmp_1153, i1 0, i1 %tmp_1154, i1 0, i1 %tmp_1155, i1 0, i1 %tmp_1156, i1 0, i1 %tmp_1157, i1 0, i1 %tmp_1158, i1 0, i1 %tmp_1159, i1 0, i1 %tmp_1160, i1 0, i1 %tmp_1161, i1 0, i1 %tmp_1162, i1 0, i1 %tmp_1163, i1 0, i1 %tmp_1164, i1 0, i1 %trunc_ln8_21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1040 'bitconcatenate' 'and_ln8_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1041 [1/1] (0.00ns)   --->   "%and_ln8_35_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1151, i1 0, i1 %tmp_1152, i1 0, i1 %tmp_1153, i1 0, i1 %tmp_1154, i1 0, i1 %tmp_1155, i1 0, i1 %tmp_1156, i1 0, i1 %tmp_1157, i1 0, i1 %tmp_1158, i1 0, i1 %tmp_1159, i1 0, i1 %tmp_1160, i1 0, i1 %tmp_1161, i1 0, i1 %tmp_1162, i1 0, i1 %tmp_1163, i1 0, i1 %tmp_1164, i1 0, i1 %trunc_ln8_21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1041 'bitconcatenate' 'and_ln8_35_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1042 [1/1] (0.00ns)   --->   "%zext_ln8_144 = zext i29 %and_ln8_35_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1042 'zext' 'zext_ln8_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1043 [1/1] (0.00ns)   --->   "%zext_ln8_44 = zext i31 %and_ln8_35" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1043 'zext' 'zext_ln8_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1044 [1/1] (0.00ns)   --->   "%tmp_1165 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_21, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1044 'bitselect' 'tmp_1165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1045 [1/1] (0.00ns)   --->   "%tmp_1166 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_21, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1045 'bitselect' 'tmp_1166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1046 [1/1] (0.00ns)   --->   "%tmp_1167 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_21, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1046 'bitselect' 'tmp_1167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1047 [1/1] (0.00ns)   --->   "%tmp_1168 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_21, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1047 'bitselect' 'tmp_1168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1048 [1/1] (0.00ns)   --->   "%tmp_1169 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_21, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1048 'bitselect' 'tmp_1169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1049 [1/1] (0.00ns)   --->   "%tmp_1170 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_21, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1049 'bitselect' 'tmp_1170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1050 [1/1] (0.00ns)   --->   "%tmp_1171 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_21, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1050 'bitselect' 'tmp_1171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1051 [1/1] (0.00ns)   --->   "%tmp_1172 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_21, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1051 'bitselect' 'tmp_1172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1052 [1/1] (0.00ns)   --->   "%tmp_1173 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_21, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1052 'bitselect' 'tmp_1173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1053 [1/1] (0.00ns)   --->   "%tmp_1174 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_21, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1053 'bitselect' 'tmp_1174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1054 [1/1] (0.00ns)   --->   "%tmp_1175 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_21, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1054 'bitselect' 'tmp_1175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1055 [1/1] (0.00ns)   --->   "%tmp_1176 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_21, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1055 'bitselect' 'tmp_1176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1056 [1/1] (0.00ns)   --->   "%tmp_1177 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_21, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1056 'bitselect' 'tmp_1177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1057 [1/1] (0.00ns)   --->   "%tmp_1178 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_21, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1057 'bitselect' 'tmp_1178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1058 [1/1] (0.00ns)   --->   "%tmp_1179 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_21, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1058 'bitselect' 'tmp_1179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1059 [1/1] (0.00ns)   --->   "%tmp_1180 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_21, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1059 'bitselect' 'tmp_1180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1060 [1/1] (0.00ns)   --->   "%and_ln8_36 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1165, i1 0, i1 %tmp_1166, i1 0, i1 %tmp_1167, i1 0, i1 %tmp_1168, i1 0, i1 %tmp_1169, i1 0, i1 %tmp_1170, i1 0, i1 %tmp_1171, i1 0, i1 %tmp_1172, i1 0, i1 %tmp_1173, i1 0, i1 %tmp_1174, i1 0, i1 %tmp_1175, i1 0, i1 %tmp_1176, i1 0, i1 %tmp_1177, i1 0, i1 %tmp_1178, i1 0, i1 %tmp_1179, i1 0, i1 %tmp_1180" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1060 'bitconcatenate' 'and_ln8_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1061 [1/1] (0.00ns)   --->   "%and_ln8_36_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1166, i1 0, i1 %tmp_1167, i1 0, i1 %tmp_1168, i1 0, i1 %tmp_1169, i1 0, i1 %tmp_1170, i1 0, i1 %tmp_1171, i1 0, i1 %tmp_1172, i1 0, i1 %tmp_1173, i1 0, i1 %tmp_1174, i1 0, i1 %tmp_1175, i1 0, i1 %tmp_1176, i1 0, i1 %tmp_1177, i1 0, i1 %tmp_1178, i1 0, i1 %tmp_1179, i1 0, i1 %tmp_1180" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1061 'bitconcatenate' 'and_ln8_36_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1062 [1/1] (0.00ns)   --->   "%zext_ln8_145 = zext i29 %and_ln8_36_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1062 'zext' 'zext_ln8_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1063 [1/1] (0.00ns)   --->   "%zext_ln8_45 = zext i31 %and_ln8_36" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1063 'zext' 'zext_ln8_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1064 [1/1] (2.46ns)   --->   "%add_ln8_67 = add i29 %and_ln8_36_cast1, i29 %and_ln8_35_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1064 'add' 'add_ln8_67' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1065 [1/1] (2.46ns)   --->   "%add_ln8_68 = add i30 %zext_ln8_145, i30 %zext_ln8_144" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1065 'add' 'add_ln8_68' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1066 [1/1] (2.52ns)   --->   "%s0_21 = add i32 %zext_ln8_45, i32 %zext_ln8_44" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1066 'add' 's0_21' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1067 [1/1] (0.00ns)   --->   "%tmp_1181 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_68, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1067 'partselect' 'tmp_1181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1068 [1/1] (0.00ns)   --->   "%tmp_1182 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_67, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1068 'partselect' 'tmp_1182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1069 [1/1] (0.00ns)   --->   "%tmp_1183 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_67, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1069 'partselect' 'tmp_1183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1070 [1/1] (0.00ns)   --->   "%tmp_1184 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_67, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1070 'partselect' 'tmp_1184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1071 [1/1] (0.00ns)   --->   "%tmp_1185 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_67, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1071 'partselect' 'tmp_1185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1072 [1/1] (0.00ns)   --->   "%tmp_1186 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_67, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1072 'partselect' 'tmp_1186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1073 [1/1] (0.00ns)   --->   "%tmp_1187 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_67, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1073 'partselect' 'tmp_1187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1074 [1/1] (0.00ns)   --->   "%trunc_ln9_21 = trunc i29 %add_ln8_67" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1074 'trunc' 'trunc_ln9_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1075 [1/1] (0.00ns)   --->   "%tmp_1188 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_21, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1075 'partselect' 'tmp_1188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1076 [1/1] (0.00ns)   --->   "%tmp_1189 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_67, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1076 'partselect' 'tmp_1189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1077 [1/1] (0.00ns)   --->   "%tmp_1190 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_67, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1077 'partselect' 'tmp_1190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1078 [1/1] (0.00ns)   --->   "%tmp_1191 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_67, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1078 'partselect' 'tmp_1191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1079 [1/1] (0.00ns)   --->   "%tmp_1192 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_67, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1079 'partselect' 'tmp_1192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1080 [1/1] (0.00ns)   --->   "%tmp_1193 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_67, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1080 'partselect' 'tmp_1193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1081 [1/1] (0.00ns)   --->   "%tmp_1194 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_67, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1081 'partselect' 'tmp_1194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1082 [1/1] (0.00ns)   --->   "%tmp_1195 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_67, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1082 'partselect' 'tmp_1195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1083 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_22 = load i7 %p_ZL9golden_w1_12_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 1083 'load' 'wt_22' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 1084 [1/1] (0.99ns)   --->   "%xor_ln18_40 = xor i32 %p_read_194, i32 4294967295" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1084 'xor' 'xor_ln18_40' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1085 [1/1] (0.99ns)   --->   "%xor_ln18_67 = xor i31 %trunc_ln18_28, i31 1431655765" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1085 'xor' 'xor_ln18_67' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1086 [1/1] (0.00ns)   --->   "%trunc_ln18_52 = trunc i32 %wt_22" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1086 'trunc' 'trunc_ln18_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1087 [1/1] (0.99ns)   --->   "%xnr_22 = xor i32 %wt_22, i32 %xor_ln18_40" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1087 'xor' 'xnr_22' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1088 [1/1] (0.99ns)   --->   "%xor_ln46_20 = xor i31 %trunc_ln18_52, i31 %xor_ln18_67" [bnn.cpp:46->bnn.cpp:123]   --->   Operation 1088 'xor' 'xor_ln46_20' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1089 [1/1] (0.00ns)   --->   "%tmp_1201 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_20, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1089 'bitselect' 'tmp_1201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1090 [1/1] (0.00ns)   --->   "%tmp_1202 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_20, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1090 'bitselect' 'tmp_1202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1091 [1/1] (0.00ns)   --->   "%tmp_1203 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_20, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1091 'bitselect' 'tmp_1203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1092 [1/1] (0.00ns)   --->   "%tmp_1204 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_20, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1092 'bitselect' 'tmp_1204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1093 [1/1] (0.00ns)   --->   "%tmp_1205 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_20, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1093 'bitselect' 'tmp_1205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1094 [1/1] (0.00ns)   --->   "%tmp_1206 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_20, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1094 'bitselect' 'tmp_1206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1095 [1/1] (0.00ns)   --->   "%tmp_1207 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_20, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1095 'bitselect' 'tmp_1207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1096 [1/1] (0.00ns)   --->   "%tmp_1208 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_20, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1096 'bitselect' 'tmp_1208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1097 [1/1] (0.00ns)   --->   "%tmp_1209 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_20, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1097 'bitselect' 'tmp_1209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1098 [1/1] (0.00ns)   --->   "%tmp_1210 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_20, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1098 'bitselect' 'tmp_1210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1099 [1/1] (0.00ns)   --->   "%tmp_1211 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_20, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1099 'bitselect' 'tmp_1211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1100 [1/1] (0.00ns)   --->   "%tmp_1212 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_20, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1100 'bitselect' 'tmp_1212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1101 [1/1] (0.00ns)   --->   "%tmp_1213 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_20, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1101 'bitselect' 'tmp_1213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1102 [1/1] (0.00ns)   --->   "%tmp_1214 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_20, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1102 'bitselect' 'tmp_1214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1103 [1/1] (0.00ns)   --->   "%tmp_1215 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_20, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1103 'bitselect' 'tmp_1215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1104 [1/1] (0.00ns)   --->   "%trunc_ln8_22 = trunc i31 %xor_ln46_20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1104 'trunc' 'trunc_ln8_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1105 [1/1] (0.00ns)   --->   "%and_ln8_37 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1201, i1 0, i1 %tmp_1202, i1 0, i1 %tmp_1203, i1 0, i1 %tmp_1204, i1 0, i1 %tmp_1205, i1 0, i1 %tmp_1206, i1 0, i1 %tmp_1207, i1 0, i1 %tmp_1208, i1 0, i1 %tmp_1209, i1 0, i1 %tmp_1210, i1 0, i1 %tmp_1211, i1 0, i1 %tmp_1212, i1 0, i1 %tmp_1213, i1 0, i1 %tmp_1214, i1 0, i1 %tmp_1215, i1 0, i1 %trunc_ln8_22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1105 'bitconcatenate' 'and_ln8_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1106 [1/1] (0.00ns)   --->   "%and_ln8_37_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1202, i1 0, i1 %tmp_1203, i1 0, i1 %tmp_1204, i1 0, i1 %tmp_1205, i1 0, i1 %tmp_1206, i1 0, i1 %tmp_1207, i1 0, i1 %tmp_1208, i1 0, i1 %tmp_1209, i1 0, i1 %tmp_1210, i1 0, i1 %tmp_1211, i1 0, i1 %tmp_1212, i1 0, i1 %tmp_1213, i1 0, i1 %tmp_1214, i1 0, i1 %tmp_1215, i1 0, i1 %trunc_ln8_22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1106 'bitconcatenate' 'and_ln8_37_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1107 [1/1] (0.00ns)   --->   "%zext_ln8_146 = zext i29 %and_ln8_37_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1107 'zext' 'zext_ln8_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1108 [1/1] (0.00ns)   --->   "%zext_ln8_46 = zext i31 %and_ln8_37" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1108 'zext' 'zext_ln8_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1109 [1/1] (0.00ns)   --->   "%tmp_1216 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_22, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1109 'bitselect' 'tmp_1216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1110 [1/1] (0.00ns)   --->   "%tmp_1217 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_22, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1110 'bitselect' 'tmp_1217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1111 [1/1] (0.00ns)   --->   "%tmp_1218 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_22, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1111 'bitselect' 'tmp_1218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1112 [1/1] (0.00ns)   --->   "%tmp_1219 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_22, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1112 'bitselect' 'tmp_1219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1113 [1/1] (0.00ns)   --->   "%tmp_1220 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_22, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1113 'bitselect' 'tmp_1220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1114 [1/1] (0.00ns)   --->   "%tmp_1221 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_22, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1114 'bitselect' 'tmp_1221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1115 [1/1] (0.00ns)   --->   "%tmp_1222 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_22, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1115 'bitselect' 'tmp_1222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1116 [1/1] (0.00ns)   --->   "%tmp_1223 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_22, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1116 'bitselect' 'tmp_1223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1117 [1/1] (0.00ns)   --->   "%tmp_1224 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_22, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1117 'bitselect' 'tmp_1224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1118 [1/1] (0.00ns)   --->   "%tmp_1225 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_22, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1118 'bitselect' 'tmp_1225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1119 [1/1] (0.00ns)   --->   "%tmp_1226 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_22, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1119 'bitselect' 'tmp_1226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1120 [1/1] (0.00ns)   --->   "%tmp_1227 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_22, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1120 'bitselect' 'tmp_1227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1121 [1/1] (0.00ns)   --->   "%tmp_1228 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_22, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1121 'bitselect' 'tmp_1228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1122 [1/1] (0.00ns)   --->   "%tmp_1229 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_22, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1122 'bitselect' 'tmp_1229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1123 [1/1] (0.00ns)   --->   "%tmp_1230 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_22, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1123 'bitselect' 'tmp_1230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1124 [1/1] (0.00ns)   --->   "%tmp_1231 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_22, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1124 'bitselect' 'tmp_1231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1125 [1/1] (0.00ns)   --->   "%and_ln8_38 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1216, i1 0, i1 %tmp_1217, i1 0, i1 %tmp_1218, i1 0, i1 %tmp_1219, i1 0, i1 %tmp_1220, i1 0, i1 %tmp_1221, i1 0, i1 %tmp_1222, i1 0, i1 %tmp_1223, i1 0, i1 %tmp_1224, i1 0, i1 %tmp_1225, i1 0, i1 %tmp_1226, i1 0, i1 %tmp_1227, i1 0, i1 %tmp_1228, i1 0, i1 %tmp_1229, i1 0, i1 %tmp_1230, i1 0, i1 %tmp_1231" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1125 'bitconcatenate' 'and_ln8_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1126 [1/1] (0.00ns)   --->   "%and_ln8_38_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1217, i1 0, i1 %tmp_1218, i1 0, i1 %tmp_1219, i1 0, i1 %tmp_1220, i1 0, i1 %tmp_1221, i1 0, i1 %tmp_1222, i1 0, i1 %tmp_1223, i1 0, i1 %tmp_1224, i1 0, i1 %tmp_1225, i1 0, i1 %tmp_1226, i1 0, i1 %tmp_1227, i1 0, i1 %tmp_1228, i1 0, i1 %tmp_1229, i1 0, i1 %tmp_1230, i1 0, i1 %tmp_1231" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1126 'bitconcatenate' 'and_ln8_38_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1127 [1/1] (0.00ns)   --->   "%zext_ln8_147 = zext i29 %and_ln8_38_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1127 'zext' 'zext_ln8_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1128 [1/1] (0.00ns)   --->   "%zext_ln8_47 = zext i31 %and_ln8_38" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1128 'zext' 'zext_ln8_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1129 [1/1] (2.46ns)   --->   "%add_ln8_70 = add i29 %and_ln8_38_cast1, i29 %and_ln8_37_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1129 'add' 'add_ln8_70' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1130 [1/1] (2.46ns)   --->   "%add_ln8_71 = add i30 %zext_ln8_147, i30 %zext_ln8_146" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1130 'add' 'add_ln8_71' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1131 [1/1] (2.52ns)   --->   "%s0_22 = add i32 %zext_ln8_47, i32 %zext_ln8_46" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1131 'add' 's0_22' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1132 [1/1] (0.00ns)   --->   "%tmp_1232 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_71, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1132 'partselect' 'tmp_1232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1133 [1/1] (0.00ns)   --->   "%tmp_1233 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_70, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1133 'partselect' 'tmp_1233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1134 [1/1] (0.00ns)   --->   "%tmp_1234 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_70, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1134 'partselect' 'tmp_1234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1135 [1/1] (0.00ns)   --->   "%tmp_1235 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_70, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1135 'partselect' 'tmp_1235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1136 [1/1] (0.00ns)   --->   "%tmp_1236 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_70, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1136 'partselect' 'tmp_1236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1137 [1/1] (0.00ns)   --->   "%tmp_1237 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_70, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1137 'partselect' 'tmp_1237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1138 [1/1] (0.00ns)   --->   "%tmp_1238 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_70, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1138 'partselect' 'tmp_1238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1139 [1/1] (0.00ns)   --->   "%trunc_ln9_22 = trunc i29 %add_ln8_70" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1139 'trunc' 'trunc_ln9_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1140 [1/1] (0.00ns)   --->   "%tmp_1239 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_22, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1140 'partselect' 'tmp_1239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1141 [1/1] (0.00ns)   --->   "%tmp_1240 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_70, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1141 'partselect' 'tmp_1240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1142 [1/1] (0.00ns)   --->   "%tmp_1241 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_70, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1142 'partselect' 'tmp_1241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1143 [1/1] (0.00ns)   --->   "%tmp_1242 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_70, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1143 'partselect' 'tmp_1242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1144 [1/1] (0.00ns)   --->   "%tmp_1243 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_70, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1144 'partselect' 'tmp_1243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1145 [1/1] (0.00ns)   --->   "%tmp_1244 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_70, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1145 'partselect' 'tmp_1244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1146 [1/1] (0.00ns)   --->   "%tmp_1245 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_70, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1146 'partselect' 'tmp_1245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1147 [1/1] (0.00ns)   --->   "%tmp_1246 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_70, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1147 'partselect' 'tmp_1246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1148 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_23 = load i7 %p_ZL9golden_w1_13_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 1148 'load' 'wt_23' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 1149 [1/1] (0.99ns)   --->   "%xor_ln18_42 = xor i32 %p_read_193, i32 4294967295" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1149 'xor' 'xor_ln18_42' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1150 [1/1] (0.99ns)   --->   "%xor_ln18_69 = xor i31 %trunc_ln18_29, i31 1431655765" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1150 'xor' 'xor_ln18_69' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1151 [1/1] (0.00ns)   --->   "%trunc_ln18_53 = trunc i32 %wt_23" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1151 'trunc' 'trunc_ln18_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1152 [1/1] (0.99ns)   --->   "%xnr_23 = xor i32 %wt_23, i32 %xor_ln18_42" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1152 'xor' 'xnr_23' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1153 [1/1] (0.99ns)   --->   "%xor_ln46_21 = xor i31 %trunc_ln18_53, i31 %xor_ln18_69" [bnn.cpp:46->bnn.cpp:123]   --->   Operation 1153 'xor' 'xor_ln46_21' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1154 [1/1] (0.00ns)   --->   "%tmp_1252 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_21, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1154 'bitselect' 'tmp_1252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1155 [1/1] (0.00ns)   --->   "%tmp_1253 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_21, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1155 'bitselect' 'tmp_1253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1156 [1/1] (0.00ns)   --->   "%tmp_1254 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_21, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1156 'bitselect' 'tmp_1254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1157 [1/1] (0.00ns)   --->   "%tmp_1255 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_21, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1157 'bitselect' 'tmp_1255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1158 [1/1] (0.00ns)   --->   "%tmp_1256 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_21, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1158 'bitselect' 'tmp_1256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1159 [1/1] (0.00ns)   --->   "%tmp_1257 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_21, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1159 'bitselect' 'tmp_1257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1160 [1/1] (0.00ns)   --->   "%tmp_1258 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_21, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1160 'bitselect' 'tmp_1258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1161 [1/1] (0.00ns)   --->   "%tmp_1259 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_21, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1161 'bitselect' 'tmp_1259' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1162 [1/1] (0.00ns)   --->   "%tmp_1260 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_21, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1162 'bitselect' 'tmp_1260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1163 [1/1] (0.00ns)   --->   "%tmp_1261 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_21, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1163 'bitselect' 'tmp_1261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1164 [1/1] (0.00ns)   --->   "%tmp_1262 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_21, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1164 'bitselect' 'tmp_1262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1165 [1/1] (0.00ns)   --->   "%tmp_1263 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_21, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1165 'bitselect' 'tmp_1263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1166 [1/1] (0.00ns)   --->   "%tmp_1264 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_21, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1166 'bitselect' 'tmp_1264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1167 [1/1] (0.00ns)   --->   "%tmp_1265 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_21, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1167 'bitselect' 'tmp_1265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1168 [1/1] (0.00ns)   --->   "%tmp_1266 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_21, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1168 'bitselect' 'tmp_1266' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1169 [1/1] (0.00ns)   --->   "%trunc_ln8_23 = trunc i31 %xor_ln46_21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1169 'trunc' 'trunc_ln8_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1170 [1/1] (0.00ns)   --->   "%and_ln8_39 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1252, i1 0, i1 %tmp_1253, i1 0, i1 %tmp_1254, i1 0, i1 %tmp_1255, i1 0, i1 %tmp_1256, i1 0, i1 %tmp_1257, i1 0, i1 %tmp_1258, i1 0, i1 %tmp_1259, i1 0, i1 %tmp_1260, i1 0, i1 %tmp_1261, i1 0, i1 %tmp_1262, i1 0, i1 %tmp_1263, i1 0, i1 %tmp_1264, i1 0, i1 %tmp_1265, i1 0, i1 %tmp_1266, i1 0, i1 %trunc_ln8_23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1170 'bitconcatenate' 'and_ln8_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1171 [1/1] (0.00ns)   --->   "%and_ln8_39_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1253, i1 0, i1 %tmp_1254, i1 0, i1 %tmp_1255, i1 0, i1 %tmp_1256, i1 0, i1 %tmp_1257, i1 0, i1 %tmp_1258, i1 0, i1 %tmp_1259, i1 0, i1 %tmp_1260, i1 0, i1 %tmp_1261, i1 0, i1 %tmp_1262, i1 0, i1 %tmp_1263, i1 0, i1 %tmp_1264, i1 0, i1 %tmp_1265, i1 0, i1 %tmp_1266, i1 0, i1 %trunc_ln8_23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1171 'bitconcatenate' 'and_ln8_39_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1172 [1/1] (0.00ns)   --->   "%zext_ln8_148 = zext i29 %and_ln8_39_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1172 'zext' 'zext_ln8_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1173 [1/1] (0.00ns)   --->   "%zext_ln8_48 = zext i31 %and_ln8_39" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1173 'zext' 'zext_ln8_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1174 [1/1] (0.00ns)   --->   "%tmp_1267 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_23, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1174 'bitselect' 'tmp_1267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1175 [1/1] (0.00ns)   --->   "%tmp_1268 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_23, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1175 'bitselect' 'tmp_1268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1176 [1/1] (0.00ns)   --->   "%tmp_1269 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_23, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1176 'bitselect' 'tmp_1269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1177 [1/1] (0.00ns)   --->   "%tmp_1270 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_23, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1177 'bitselect' 'tmp_1270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1178 [1/1] (0.00ns)   --->   "%tmp_1271 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_23, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1178 'bitselect' 'tmp_1271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1179 [1/1] (0.00ns)   --->   "%tmp_1272 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_23, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1179 'bitselect' 'tmp_1272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1180 [1/1] (0.00ns)   --->   "%tmp_1273 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_23, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1180 'bitselect' 'tmp_1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1181 [1/1] (0.00ns)   --->   "%tmp_1274 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_23, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1181 'bitselect' 'tmp_1274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1182 [1/1] (0.00ns)   --->   "%tmp_1275 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_23, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1182 'bitselect' 'tmp_1275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1183 [1/1] (0.00ns)   --->   "%tmp_1276 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_23, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1183 'bitselect' 'tmp_1276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1184 [1/1] (0.00ns)   --->   "%tmp_1277 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_23, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1184 'bitselect' 'tmp_1277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1185 [1/1] (0.00ns)   --->   "%tmp_1278 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_23, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1185 'bitselect' 'tmp_1278' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1186 [1/1] (0.00ns)   --->   "%tmp_1279 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_23, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1186 'bitselect' 'tmp_1279' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1187 [1/1] (0.00ns)   --->   "%tmp_1280 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_23, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1187 'bitselect' 'tmp_1280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1188 [1/1] (0.00ns)   --->   "%tmp_1281 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_23, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1188 'bitselect' 'tmp_1281' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1189 [1/1] (0.00ns)   --->   "%tmp_1282 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_23, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1189 'bitselect' 'tmp_1282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1190 [1/1] (0.00ns)   --->   "%and_ln8_40 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1267, i1 0, i1 %tmp_1268, i1 0, i1 %tmp_1269, i1 0, i1 %tmp_1270, i1 0, i1 %tmp_1271, i1 0, i1 %tmp_1272, i1 0, i1 %tmp_1273, i1 0, i1 %tmp_1274, i1 0, i1 %tmp_1275, i1 0, i1 %tmp_1276, i1 0, i1 %tmp_1277, i1 0, i1 %tmp_1278, i1 0, i1 %tmp_1279, i1 0, i1 %tmp_1280, i1 0, i1 %tmp_1281, i1 0, i1 %tmp_1282" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1190 'bitconcatenate' 'and_ln8_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1191 [1/1] (0.00ns)   --->   "%and_ln8_40_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1268, i1 0, i1 %tmp_1269, i1 0, i1 %tmp_1270, i1 0, i1 %tmp_1271, i1 0, i1 %tmp_1272, i1 0, i1 %tmp_1273, i1 0, i1 %tmp_1274, i1 0, i1 %tmp_1275, i1 0, i1 %tmp_1276, i1 0, i1 %tmp_1277, i1 0, i1 %tmp_1278, i1 0, i1 %tmp_1279, i1 0, i1 %tmp_1280, i1 0, i1 %tmp_1281, i1 0, i1 %tmp_1282" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1191 'bitconcatenate' 'and_ln8_40_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1192 [1/1] (0.00ns)   --->   "%zext_ln8_149 = zext i29 %and_ln8_40_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1192 'zext' 'zext_ln8_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1193 [1/1] (0.00ns)   --->   "%zext_ln8_49 = zext i31 %and_ln8_40" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1193 'zext' 'zext_ln8_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1194 [1/1] (2.46ns)   --->   "%add_ln8_73 = add i29 %and_ln8_40_cast1, i29 %and_ln8_39_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1194 'add' 'add_ln8_73' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1195 [1/1] (2.46ns)   --->   "%add_ln8_74 = add i30 %zext_ln8_149, i30 %zext_ln8_148" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1195 'add' 'add_ln8_74' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1196 [1/1] (2.52ns)   --->   "%s0_23 = add i32 %zext_ln8_49, i32 %zext_ln8_48" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1196 'add' 's0_23' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1197 [1/1] (0.00ns)   --->   "%tmp_1283 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_74, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1197 'partselect' 'tmp_1283' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1198 [1/1] (0.00ns)   --->   "%tmp_1284 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_73, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1198 'partselect' 'tmp_1284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1199 [1/1] (0.00ns)   --->   "%tmp_1285 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_73, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1199 'partselect' 'tmp_1285' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1200 [1/1] (0.00ns)   --->   "%tmp_1286 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_73, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1200 'partselect' 'tmp_1286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1201 [1/1] (0.00ns)   --->   "%tmp_1287 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_73, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1201 'partselect' 'tmp_1287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1202 [1/1] (0.00ns)   --->   "%tmp_1288 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_73, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1202 'partselect' 'tmp_1288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1203 [1/1] (0.00ns)   --->   "%tmp_1289 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_73, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1203 'partselect' 'tmp_1289' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1204 [1/1] (0.00ns)   --->   "%trunc_ln9_23 = trunc i29 %add_ln8_73" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1204 'trunc' 'trunc_ln9_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1205 [1/1] (0.00ns)   --->   "%tmp_1290 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_23, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1205 'partselect' 'tmp_1290' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1206 [1/1] (0.00ns)   --->   "%tmp_1291 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_73, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1206 'partselect' 'tmp_1291' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1207 [1/1] (0.00ns)   --->   "%tmp_1292 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_73, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1207 'partselect' 'tmp_1292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1208 [1/1] (0.00ns)   --->   "%tmp_1293 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_73, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1208 'partselect' 'tmp_1293' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1209 [1/1] (0.00ns)   --->   "%tmp_1294 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_73, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1209 'partselect' 'tmp_1294' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1210 [1/1] (0.00ns)   --->   "%tmp_1295 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_73, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1210 'partselect' 'tmp_1295' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1211 [1/1] (0.00ns)   --->   "%tmp_1296 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_73, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1211 'partselect' 'tmp_1296' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1212 [1/1] (0.00ns)   --->   "%tmp_1297 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_73, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1212 'partselect' 'tmp_1297' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1213 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_24 = load i7 %p_ZL9golden_w1_14_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 1213 'load' 'wt_24' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 1214 [1/1] (0.99ns)   --->   "%xor_ln18_44 = xor i32 %p_read_192, i32 4294967295" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1214 'xor' 'xor_ln18_44' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1215 [1/1] (0.99ns)   --->   "%xor_ln18_71 = xor i31 %trunc_ln18_30, i31 1431655765" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1215 'xor' 'xor_ln18_71' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1216 [1/1] (0.00ns)   --->   "%trunc_ln18_54 = trunc i32 %wt_24" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1216 'trunc' 'trunc_ln18_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1217 [1/1] (0.99ns)   --->   "%xnr_24 = xor i32 %wt_24, i32 %xor_ln18_44" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1217 'xor' 'xnr_24' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1218 [1/1] (0.99ns)   --->   "%xor_ln46_22 = xor i31 %trunc_ln18_54, i31 %xor_ln18_71" [bnn.cpp:46->bnn.cpp:123]   --->   Operation 1218 'xor' 'xor_ln46_22' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1219 [1/1] (0.00ns)   --->   "%tmp_1303 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_22, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1219 'bitselect' 'tmp_1303' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1220 [1/1] (0.00ns)   --->   "%tmp_1304 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_22, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1220 'bitselect' 'tmp_1304' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1221 [1/1] (0.00ns)   --->   "%tmp_1305 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_22, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1221 'bitselect' 'tmp_1305' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1222 [1/1] (0.00ns)   --->   "%tmp_1306 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_22, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1222 'bitselect' 'tmp_1306' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1223 [1/1] (0.00ns)   --->   "%tmp_1307 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_22, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1223 'bitselect' 'tmp_1307' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1224 [1/1] (0.00ns)   --->   "%tmp_1308 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_22, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1224 'bitselect' 'tmp_1308' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1225 [1/1] (0.00ns)   --->   "%tmp_1309 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_22, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1225 'bitselect' 'tmp_1309' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1226 [1/1] (0.00ns)   --->   "%tmp_1310 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_22, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1226 'bitselect' 'tmp_1310' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1227 [1/1] (0.00ns)   --->   "%tmp_1311 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_22, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1227 'bitselect' 'tmp_1311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1228 [1/1] (0.00ns)   --->   "%tmp_1312 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_22, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1228 'bitselect' 'tmp_1312' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1229 [1/1] (0.00ns)   --->   "%tmp_1313 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_22, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1229 'bitselect' 'tmp_1313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1230 [1/1] (0.00ns)   --->   "%tmp_1314 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_22, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1230 'bitselect' 'tmp_1314' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1231 [1/1] (0.00ns)   --->   "%tmp_1315 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_22, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1231 'bitselect' 'tmp_1315' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1232 [1/1] (0.00ns)   --->   "%tmp_1316 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_22, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1232 'bitselect' 'tmp_1316' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1233 [1/1] (0.00ns)   --->   "%tmp_1317 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_22, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1233 'bitselect' 'tmp_1317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1234 [1/1] (0.00ns)   --->   "%trunc_ln8_24 = trunc i31 %xor_ln46_22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1234 'trunc' 'trunc_ln8_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1235 [1/1] (0.00ns)   --->   "%and_ln8_41 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1303, i1 0, i1 %tmp_1304, i1 0, i1 %tmp_1305, i1 0, i1 %tmp_1306, i1 0, i1 %tmp_1307, i1 0, i1 %tmp_1308, i1 0, i1 %tmp_1309, i1 0, i1 %tmp_1310, i1 0, i1 %tmp_1311, i1 0, i1 %tmp_1312, i1 0, i1 %tmp_1313, i1 0, i1 %tmp_1314, i1 0, i1 %tmp_1315, i1 0, i1 %tmp_1316, i1 0, i1 %tmp_1317, i1 0, i1 %trunc_ln8_24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1235 'bitconcatenate' 'and_ln8_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1236 [1/1] (0.00ns)   --->   "%and_ln8_41_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1304, i1 0, i1 %tmp_1305, i1 0, i1 %tmp_1306, i1 0, i1 %tmp_1307, i1 0, i1 %tmp_1308, i1 0, i1 %tmp_1309, i1 0, i1 %tmp_1310, i1 0, i1 %tmp_1311, i1 0, i1 %tmp_1312, i1 0, i1 %tmp_1313, i1 0, i1 %tmp_1314, i1 0, i1 %tmp_1315, i1 0, i1 %tmp_1316, i1 0, i1 %tmp_1317, i1 0, i1 %trunc_ln8_24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1236 'bitconcatenate' 'and_ln8_41_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1237 [1/1] (0.00ns)   --->   "%zext_ln8_150 = zext i29 %and_ln8_41_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1237 'zext' 'zext_ln8_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1238 [1/1] (0.00ns)   --->   "%zext_ln8_50 = zext i31 %and_ln8_41" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1238 'zext' 'zext_ln8_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1239 [1/1] (0.00ns)   --->   "%tmp_1318 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_24, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1239 'bitselect' 'tmp_1318' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1240 [1/1] (0.00ns)   --->   "%tmp_1319 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_24, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1240 'bitselect' 'tmp_1319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1241 [1/1] (0.00ns)   --->   "%tmp_1320 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_24, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1241 'bitselect' 'tmp_1320' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1242 [1/1] (0.00ns)   --->   "%tmp_1321 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_24, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1242 'bitselect' 'tmp_1321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1243 [1/1] (0.00ns)   --->   "%tmp_1322 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_24, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1243 'bitselect' 'tmp_1322' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1244 [1/1] (0.00ns)   --->   "%tmp_1323 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_24, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1244 'bitselect' 'tmp_1323' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1245 [1/1] (0.00ns)   --->   "%tmp_1324 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_24, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1245 'bitselect' 'tmp_1324' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1246 [1/1] (0.00ns)   --->   "%tmp_1325 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_24, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1246 'bitselect' 'tmp_1325' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1247 [1/1] (0.00ns)   --->   "%tmp_1326 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_24, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1247 'bitselect' 'tmp_1326' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1248 [1/1] (0.00ns)   --->   "%tmp_1327 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_24, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1248 'bitselect' 'tmp_1327' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1249 [1/1] (0.00ns)   --->   "%tmp_1328 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_24, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1249 'bitselect' 'tmp_1328' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1250 [1/1] (0.00ns)   --->   "%tmp_1329 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_24, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1250 'bitselect' 'tmp_1329' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1251 [1/1] (0.00ns)   --->   "%tmp_1330 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_24, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1251 'bitselect' 'tmp_1330' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1252 [1/1] (0.00ns)   --->   "%tmp_1331 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_24, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1252 'bitselect' 'tmp_1331' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1253 [1/1] (0.00ns)   --->   "%tmp_1332 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_24, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1253 'bitselect' 'tmp_1332' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1254 [1/1] (0.00ns)   --->   "%tmp_1333 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_24, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1254 'bitselect' 'tmp_1333' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1255 [1/1] (0.00ns)   --->   "%and_ln8_42 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1318, i1 0, i1 %tmp_1319, i1 0, i1 %tmp_1320, i1 0, i1 %tmp_1321, i1 0, i1 %tmp_1322, i1 0, i1 %tmp_1323, i1 0, i1 %tmp_1324, i1 0, i1 %tmp_1325, i1 0, i1 %tmp_1326, i1 0, i1 %tmp_1327, i1 0, i1 %tmp_1328, i1 0, i1 %tmp_1329, i1 0, i1 %tmp_1330, i1 0, i1 %tmp_1331, i1 0, i1 %tmp_1332, i1 0, i1 %tmp_1333" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1255 'bitconcatenate' 'and_ln8_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1256 [1/1] (0.00ns)   --->   "%and_ln8_42_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1319, i1 0, i1 %tmp_1320, i1 0, i1 %tmp_1321, i1 0, i1 %tmp_1322, i1 0, i1 %tmp_1323, i1 0, i1 %tmp_1324, i1 0, i1 %tmp_1325, i1 0, i1 %tmp_1326, i1 0, i1 %tmp_1327, i1 0, i1 %tmp_1328, i1 0, i1 %tmp_1329, i1 0, i1 %tmp_1330, i1 0, i1 %tmp_1331, i1 0, i1 %tmp_1332, i1 0, i1 %tmp_1333" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1256 'bitconcatenate' 'and_ln8_42_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1257 [1/1] (0.00ns)   --->   "%zext_ln8_151 = zext i29 %and_ln8_42_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1257 'zext' 'zext_ln8_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1258 [1/1] (0.00ns)   --->   "%zext_ln8_51 = zext i31 %and_ln8_42" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1258 'zext' 'zext_ln8_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1259 [1/1] (2.46ns)   --->   "%add_ln8_76 = add i29 %and_ln8_42_cast1, i29 %and_ln8_41_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1259 'add' 'add_ln8_76' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1260 [1/1] (2.46ns)   --->   "%add_ln8_77 = add i30 %zext_ln8_151, i30 %zext_ln8_150" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1260 'add' 'add_ln8_77' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1261 [1/1] (2.52ns)   --->   "%s0_24 = add i32 %zext_ln8_51, i32 %zext_ln8_50" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1261 'add' 's0_24' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1262 [1/1] (0.00ns)   --->   "%tmp_1334 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_77, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1262 'partselect' 'tmp_1334' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1263 [1/1] (0.00ns)   --->   "%tmp_1335 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_76, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1263 'partselect' 'tmp_1335' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1264 [1/1] (0.00ns)   --->   "%tmp_1336 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_76, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1264 'partselect' 'tmp_1336' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1265 [1/1] (0.00ns)   --->   "%tmp_1337 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_76, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1265 'partselect' 'tmp_1337' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1266 [1/1] (0.00ns)   --->   "%tmp_1338 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_76, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1266 'partselect' 'tmp_1338' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1267 [1/1] (0.00ns)   --->   "%tmp_1339 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_76, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1267 'partselect' 'tmp_1339' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1268 [1/1] (0.00ns)   --->   "%tmp_1340 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_76, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1268 'partselect' 'tmp_1340' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1269 [1/1] (0.00ns)   --->   "%trunc_ln9_24 = trunc i29 %add_ln8_76" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1269 'trunc' 'trunc_ln9_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1270 [1/1] (0.00ns)   --->   "%tmp_1341 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_24, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1270 'partselect' 'tmp_1341' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1271 [1/1] (0.00ns)   --->   "%tmp_1342 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_76, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1271 'partselect' 'tmp_1342' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1272 [1/1] (0.00ns)   --->   "%tmp_1343 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_76, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1272 'partselect' 'tmp_1343' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1273 [1/1] (0.00ns)   --->   "%tmp_1344 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_76, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1273 'partselect' 'tmp_1344' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1274 [1/1] (0.00ns)   --->   "%tmp_1345 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_76, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1274 'partselect' 'tmp_1345' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1275 [1/1] (0.00ns)   --->   "%tmp_1346 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_76, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1275 'partselect' 'tmp_1346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1276 [1/1] (0.00ns)   --->   "%tmp_1347 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_76, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1276 'partselect' 'tmp_1347' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1277 [1/1] (0.00ns)   --->   "%tmp_1348 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_76, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1277 'partselect' 'tmp_1348' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1278 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_25 = load i7 %p_ZL9golden_w1_15_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 1278 'load' 'wt_25' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 1279 [1/1] (0.99ns)   --->   "%xor_ln18_46 = xor i32 %p_read_191, i32 4294967295" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1279 'xor' 'xor_ln18_46' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1280 [1/1] (0.99ns)   --->   "%xor_ln18_73 = xor i31 %trunc_ln18_31, i31 1431655765" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1280 'xor' 'xor_ln18_73' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1281 [1/1] (0.00ns)   --->   "%trunc_ln18_55 = trunc i32 %wt_25" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1281 'trunc' 'trunc_ln18_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1282 [1/1] (0.99ns)   --->   "%xnr_25 = xor i32 %wt_25, i32 %xor_ln18_46" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1282 'xor' 'xnr_25' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1283 [1/1] (0.99ns)   --->   "%xor_ln46_23 = xor i31 %trunc_ln18_55, i31 %xor_ln18_73" [bnn.cpp:46->bnn.cpp:123]   --->   Operation 1283 'xor' 'xor_ln46_23' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1284 [1/1] (0.00ns)   --->   "%tmp_1354 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_23, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1284 'bitselect' 'tmp_1354' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1285 [1/1] (0.00ns)   --->   "%tmp_1355 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_23, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1285 'bitselect' 'tmp_1355' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1286 [1/1] (0.00ns)   --->   "%tmp_1356 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_23, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1286 'bitselect' 'tmp_1356' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1287 [1/1] (0.00ns)   --->   "%tmp_1357 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_23, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1287 'bitselect' 'tmp_1357' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1288 [1/1] (0.00ns)   --->   "%tmp_1358 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_23, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1288 'bitselect' 'tmp_1358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1289 [1/1] (0.00ns)   --->   "%tmp_1359 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_23, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1289 'bitselect' 'tmp_1359' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1290 [1/1] (0.00ns)   --->   "%tmp_1360 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_23, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1290 'bitselect' 'tmp_1360' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1291 [1/1] (0.00ns)   --->   "%tmp_1361 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_23, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1291 'bitselect' 'tmp_1361' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1292 [1/1] (0.00ns)   --->   "%tmp_1362 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_23, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1292 'bitselect' 'tmp_1362' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1293 [1/1] (0.00ns)   --->   "%tmp_1363 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_23, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1293 'bitselect' 'tmp_1363' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1294 [1/1] (0.00ns)   --->   "%tmp_1364 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_23, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1294 'bitselect' 'tmp_1364' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1295 [1/1] (0.00ns)   --->   "%tmp_1365 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_23, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1295 'bitselect' 'tmp_1365' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1296 [1/1] (0.00ns)   --->   "%tmp_1366 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_23, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1296 'bitselect' 'tmp_1366' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1297 [1/1] (0.00ns)   --->   "%tmp_1367 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_23, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1297 'bitselect' 'tmp_1367' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1298 [1/1] (0.00ns)   --->   "%tmp_1368 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_23, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1298 'bitselect' 'tmp_1368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1299 [1/1] (0.00ns)   --->   "%trunc_ln8_25 = trunc i31 %xor_ln46_23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1299 'trunc' 'trunc_ln8_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1300 [1/1] (0.00ns)   --->   "%and_ln8_43 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1354, i1 0, i1 %tmp_1355, i1 0, i1 %tmp_1356, i1 0, i1 %tmp_1357, i1 0, i1 %tmp_1358, i1 0, i1 %tmp_1359, i1 0, i1 %tmp_1360, i1 0, i1 %tmp_1361, i1 0, i1 %tmp_1362, i1 0, i1 %tmp_1363, i1 0, i1 %tmp_1364, i1 0, i1 %tmp_1365, i1 0, i1 %tmp_1366, i1 0, i1 %tmp_1367, i1 0, i1 %tmp_1368, i1 0, i1 %trunc_ln8_25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1300 'bitconcatenate' 'and_ln8_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1301 [1/1] (0.00ns)   --->   "%and_ln8_43_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1355, i1 0, i1 %tmp_1356, i1 0, i1 %tmp_1357, i1 0, i1 %tmp_1358, i1 0, i1 %tmp_1359, i1 0, i1 %tmp_1360, i1 0, i1 %tmp_1361, i1 0, i1 %tmp_1362, i1 0, i1 %tmp_1363, i1 0, i1 %tmp_1364, i1 0, i1 %tmp_1365, i1 0, i1 %tmp_1366, i1 0, i1 %tmp_1367, i1 0, i1 %tmp_1368, i1 0, i1 %trunc_ln8_25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1301 'bitconcatenate' 'and_ln8_43_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1302 [1/1] (0.00ns)   --->   "%zext_ln8_152 = zext i29 %and_ln8_43_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1302 'zext' 'zext_ln8_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1303 [1/1] (0.00ns)   --->   "%zext_ln8_52 = zext i31 %and_ln8_43" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1303 'zext' 'zext_ln8_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1304 [1/1] (0.00ns)   --->   "%tmp_1369 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_25, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1304 'bitselect' 'tmp_1369' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1305 [1/1] (0.00ns)   --->   "%tmp_1370 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_25, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1305 'bitselect' 'tmp_1370' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1306 [1/1] (0.00ns)   --->   "%tmp_1371 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_25, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1306 'bitselect' 'tmp_1371' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1307 [1/1] (0.00ns)   --->   "%tmp_1372 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_25, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1307 'bitselect' 'tmp_1372' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1308 [1/1] (0.00ns)   --->   "%tmp_1373 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_25, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1308 'bitselect' 'tmp_1373' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1309 [1/1] (0.00ns)   --->   "%tmp_1374 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_25, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1309 'bitselect' 'tmp_1374' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1310 [1/1] (0.00ns)   --->   "%tmp_1375 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_25, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1310 'bitselect' 'tmp_1375' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1311 [1/1] (0.00ns)   --->   "%tmp_1376 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_25, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1311 'bitselect' 'tmp_1376' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1312 [1/1] (0.00ns)   --->   "%tmp_1377 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_25, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1312 'bitselect' 'tmp_1377' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1313 [1/1] (0.00ns)   --->   "%tmp_1378 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_25, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1313 'bitselect' 'tmp_1378' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1314 [1/1] (0.00ns)   --->   "%tmp_1379 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_25, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1314 'bitselect' 'tmp_1379' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1315 [1/1] (0.00ns)   --->   "%tmp_1380 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_25, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1315 'bitselect' 'tmp_1380' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1316 [1/1] (0.00ns)   --->   "%tmp_1381 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_25, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1316 'bitselect' 'tmp_1381' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1317 [1/1] (0.00ns)   --->   "%tmp_1382 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_25, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1317 'bitselect' 'tmp_1382' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1318 [1/1] (0.00ns)   --->   "%tmp_1383 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_25, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1318 'bitselect' 'tmp_1383' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1319 [1/1] (0.00ns)   --->   "%tmp_1384 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_25, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1319 'bitselect' 'tmp_1384' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1320 [1/1] (0.00ns)   --->   "%and_ln8_44 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1369, i1 0, i1 %tmp_1370, i1 0, i1 %tmp_1371, i1 0, i1 %tmp_1372, i1 0, i1 %tmp_1373, i1 0, i1 %tmp_1374, i1 0, i1 %tmp_1375, i1 0, i1 %tmp_1376, i1 0, i1 %tmp_1377, i1 0, i1 %tmp_1378, i1 0, i1 %tmp_1379, i1 0, i1 %tmp_1380, i1 0, i1 %tmp_1381, i1 0, i1 %tmp_1382, i1 0, i1 %tmp_1383, i1 0, i1 %tmp_1384" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1320 'bitconcatenate' 'and_ln8_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1321 [1/1] (0.00ns)   --->   "%and_ln8_44_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1370, i1 0, i1 %tmp_1371, i1 0, i1 %tmp_1372, i1 0, i1 %tmp_1373, i1 0, i1 %tmp_1374, i1 0, i1 %tmp_1375, i1 0, i1 %tmp_1376, i1 0, i1 %tmp_1377, i1 0, i1 %tmp_1378, i1 0, i1 %tmp_1379, i1 0, i1 %tmp_1380, i1 0, i1 %tmp_1381, i1 0, i1 %tmp_1382, i1 0, i1 %tmp_1383, i1 0, i1 %tmp_1384" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1321 'bitconcatenate' 'and_ln8_44_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1322 [1/1] (0.00ns)   --->   "%zext_ln8_153 = zext i29 %and_ln8_44_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1322 'zext' 'zext_ln8_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1323 [1/1] (0.00ns)   --->   "%zext_ln8_53 = zext i31 %and_ln8_44" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1323 'zext' 'zext_ln8_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1324 [1/1] (2.46ns)   --->   "%add_ln8_79 = add i29 %and_ln8_44_cast1, i29 %and_ln8_43_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1324 'add' 'add_ln8_79' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1325 [1/1] (2.46ns)   --->   "%add_ln8_80 = add i30 %zext_ln8_153, i30 %zext_ln8_152" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1325 'add' 'add_ln8_80' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1326 [1/1] (2.52ns)   --->   "%s0_25 = add i32 %zext_ln8_53, i32 %zext_ln8_52" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1326 'add' 's0_25' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1327 [1/1] (0.00ns)   --->   "%tmp_1385 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_80, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1327 'partselect' 'tmp_1385' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1328 [1/1] (0.00ns)   --->   "%tmp_1386 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_79, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1328 'partselect' 'tmp_1386' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1329 [1/1] (0.00ns)   --->   "%tmp_1387 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_79, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1329 'partselect' 'tmp_1387' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1330 [1/1] (0.00ns)   --->   "%tmp_1388 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_79, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1330 'partselect' 'tmp_1388' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1331 [1/1] (0.00ns)   --->   "%tmp_1389 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_79, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1331 'partselect' 'tmp_1389' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1332 [1/1] (0.00ns)   --->   "%tmp_1390 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_79, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1332 'partselect' 'tmp_1390' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1333 [1/1] (0.00ns)   --->   "%tmp_1391 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_79, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1333 'partselect' 'tmp_1391' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1334 [1/1] (0.00ns)   --->   "%trunc_ln9_25 = trunc i29 %add_ln8_79" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1334 'trunc' 'trunc_ln9_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1335 [1/1] (0.00ns)   --->   "%tmp_1392 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_25, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1335 'partselect' 'tmp_1392' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1336 [1/1] (0.00ns)   --->   "%tmp_1393 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_79, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1336 'partselect' 'tmp_1393' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1337 [1/1] (0.00ns)   --->   "%tmp_1394 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_79, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1337 'partselect' 'tmp_1394' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1338 [1/1] (0.00ns)   --->   "%tmp_1395 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_79, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1338 'partselect' 'tmp_1395' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1339 [1/1] (0.00ns)   --->   "%tmp_1396 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_79, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1339 'partselect' 'tmp_1396' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1340 [1/1] (0.00ns)   --->   "%tmp_1397 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_79, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1340 'partselect' 'tmp_1397' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1341 [1/1] (0.00ns)   --->   "%tmp_1398 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_79, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1341 'partselect' 'tmp_1398' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1342 [1/1] (0.00ns)   --->   "%tmp_1399 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_79, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1342 'partselect' 'tmp_1399' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1343 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_26 = load i7 %p_ZL9golden_w1_16_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 1343 'load' 'wt_26' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 1344 [1/1] (0.99ns)   --->   "%xor_ln18_48 = xor i32 %p_read_190, i32 4294967295" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1344 'xor' 'xor_ln18_48' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1345 [1/1] (0.99ns)   --->   "%xor_ln18_75 = xor i31 %trunc_ln18_32, i31 1431655765" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1345 'xor' 'xor_ln18_75' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1346 [1/1] (0.00ns)   --->   "%trunc_ln18_56 = trunc i32 %wt_26" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1346 'trunc' 'trunc_ln18_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1347 [1/1] (0.99ns)   --->   "%xnr_26 = xor i32 %wt_26, i32 %xor_ln18_48" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1347 'xor' 'xnr_26' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1348 [1/1] (0.99ns)   --->   "%xor_ln46_24 = xor i31 %trunc_ln18_56, i31 %xor_ln18_75" [bnn.cpp:46->bnn.cpp:123]   --->   Operation 1348 'xor' 'xor_ln46_24' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1349 [1/1] (0.00ns)   --->   "%tmp_1405 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_24, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1349 'bitselect' 'tmp_1405' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1350 [1/1] (0.00ns)   --->   "%tmp_1406 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_24, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1350 'bitselect' 'tmp_1406' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1351 [1/1] (0.00ns)   --->   "%tmp_1407 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_24, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1351 'bitselect' 'tmp_1407' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1352 [1/1] (0.00ns)   --->   "%tmp_1408 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_24, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1352 'bitselect' 'tmp_1408' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1353 [1/1] (0.00ns)   --->   "%tmp_1409 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_24, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1353 'bitselect' 'tmp_1409' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1354 [1/1] (0.00ns)   --->   "%tmp_1410 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_24, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1354 'bitselect' 'tmp_1410' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1355 [1/1] (0.00ns)   --->   "%tmp_1411 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_24, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1355 'bitselect' 'tmp_1411' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1356 [1/1] (0.00ns)   --->   "%tmp_1412 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_24, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1356 'bitselect' 'tmp_1412' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1357 [1/1] (0.00ns)   --->   "%tmp_1413 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_24, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1357 'bitselect' 'tmp_1413' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1358 [1/1] (0.00ns)   --->   "%tmp_1414 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_24, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1358 'bitselect' 'tmp_1414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1359 [1/1] (0.00ns)   --->   "%tmp_1415 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_24, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1359 'bitselect' 'tmp_1415' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1360 [1/1] (0.00ns)   --->   "%tmp_1416 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_24, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1360 'bitselect' 'tmp_1416' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1361 [1/1] (0.00ns)   --->   "%tmp_1417 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_24, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1361 'bitselect' 'tmp_1417' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1362 [1/1] (0.00ns)   --->   "%tmp_1418 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_24, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1362 'bitselect' 'tmp_1418' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1363 [1/1] (0.00ns)   --->   "%tmp_1419 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_24, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1363 'bitselect' 'tmp_1419' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1364 [1/1] (0.00ns)   --->   "%trunc_ln8_26 = trunc i31 %xor_ln46_24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1364 'trunc' 'trunc_ln8_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1365 [1/1] (0.00ns)   --->   "%and_ln8_45 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1405, i1 0, i1 %tmp_1406, i1 0, i1 %tmp_1407, i1 0, i1 %tmp_1408, i1 0, i1 %tmp_1409, i1 0, i1 %tmp_1410, i1 0, i1 %tmp_1411, i1 0, i1 %tmp_1412, i1 0, i1 %tmp_1413, i1 0, i1 %tmp_1414, i1 0, i1 %tmp_1415, i1 0, i1 %tmp_1416, i1 0, i1 %tmp_1417, i1 0, i1 %tmp_1418, i1 0, i1 %tmp_1419, i1 0, i1 %trunc_ln8_26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1365 'bitconcatenate' 'and_ln8_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1366 [1/1] (0.00ns)   --->   "%and_ln8_45_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1406, i1 0, i1 %tmp_1407, i1 0, i1 %tmp_1408, i1 0, i1 %tmp_1409, i1 0, i1 %tmp_1410, i1 0, i1 %tmp_1411, i1 0, i1 %tmp_1412, i1 0, i1 %tmp_1413, i1 0, i1 %tmp_1414, i1 0, i1 %tmp_1415, i1 0, i1 %tmp_1416, i1 0, i1 %tmp_1417, i1 0, i1 %tmp_1418, i1 0, i1 %tmp_1419, i1 0, i1 %trunc_ln8_26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1366 'bitconcatenate' 'and_ln8_45_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1367 [1/1] (0.00ns)   --->   "%zext_ln8_154 = zext i29 %and_ln8_45_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1367 'zext' 'zext_ln8_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1368 [1/1] (0.00ns)   --->   "%zext_ln8_54 = zext i31 %and_ln8_45" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1368 'zext' 'zext_ln8_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1369 [1/1] (0.00ns)   --->   "%tmp_1420 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_26, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1369 'bitselect' 'tmp_1420' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1370 [1/1] (0.00ns)   --->   "%tmp_1421 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_26, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1370 'bitselect' 'tmp_1421' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1371 [1/1] (0.00ns)   --->   "%tmp_1422 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_26, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1371 'bitselect' 'tmp_1422' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1372 [1/1] (0.00ns)   --->   "%tmp_1423 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_26, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1372 'bitselect' 'tmp_1423' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1373 [1/1] (0.00ns)   --->   "%tmp_1424 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_26, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1373 'bitselect' 'tmp_1424' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1374 [1/1] (0.00ns)   --->   "%tmp_1425 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_26, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1374 'bitselect' 'tmp_1425' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1375 [1/1] (0.00ns)   --->   "%tmp_1426 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_26, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1375 'bitselect' 'tmp_1426' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1376 [1/1] (0.00ns)   --->   "%tmp_1427 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_26, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1376 'bitselect' 'tmp_1427' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1377 [1/1] (0.00ns)   --->   "%tmp_1428 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_26, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1377 'bitselect' 'tmp_1428' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1378 [1/1] (0.00ns)   --->   "%tmp_1429 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_26, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1378 'bitselect' 'tmp_1429' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1379 [1/1] (0.00ns)   --->   "%tmp_1430 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_26, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1379 'bitselect' 'tmp_1430' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1380 [1/1] (0.00ns)   --->   "%tmp_1431 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_26, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1380 'bitselect' 'tmp_1431' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1381 [1/1] (0.00ns)   --->   "%tmp_1432 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_26, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1381 'bitselect' 'tmp_1432' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1382 [1/1] (0.00ns)   --->   "%tmp_1433 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_26, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1382 'bitselect' 'tmp_1433' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1383 [1/1] (0.00ns)   --->   "%tmp_1434 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_26, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1383 'bitselect' 'tmp_1434' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1384 [1/1] (0.00ns)   --->   "%tmp_1435 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_26, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1384 'bitselect' 'tmp_1435' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1385 [1/1] (0.00ns)   --->   "%and_ln8_46 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1420, i1 0, i1 %tmp_1421, i1 0, i1 %tmp_1422, i1 0, i1 %tmp_1423, i1 0, i1 %tmp_1424, i1 0, i1 %tmp_1425, i1 0, i1 %tmp_1426, i1 0, i1 %tmp_1427, i1 0, i1 %tmp_1428, i1 0, i1 %tmp_1429, i1 0, i1 %tmp_1430, i1 0, i1 %tmp_1431, i1 0, i1 %tmp_1432, i1 0, i1 %tmp_1433, i1 0, i1 %tmp_1434, i1 0, i1 %tmp_1435" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1385 'bitconcatenate' 'and_ln8_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1386 [1/1] (0.00ns)   --->   "%and_ln8_46_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1421, i1 0, i1 %tmp_1422, i1 0, i1 %tmp_1423, i1 0, i1 %tmp_1424, i1 0, i1 %tmp_1425, i1 0, i1 %tmp_1426, i1 0, i1 %tmp_1427, i1 0, i1 %tmp_1428, i1 0, i1 %tmp_1429, i1 0, i1 %tmp_1430, i1 0, i1 %tmp_1431, i1 0, i1 %tmp_1432, i1 0, i1 %tmp_1433, i1 0, i1 %tmp_1434, i1 0, i1 %tmp_1435" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1386 'bitconcatenate' 'and_ln8_46_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1387 [1/1] (0.00ns)   --->   "%zext_ln8_155 = zext i29 %and_ln8_46_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1387 'zext' 'zext_ln8_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1388 [1/1] (0.00ns)   --->   "%zext_ln8_55 = zext i31 %and_ln8_46" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1388 'zext' 'zext_ln8_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1389 [1/1] (2.46ns)   --->   "%add_ln8_82 = add i29 %and_ln8_46_cast1, i29 %and_ln8_45_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1389 'add' 'add_ln8_82' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1390 [1/1] (2.46ns)   --->   "%add_ln8_83 = add i30 %zext_ln8_155, i30 %zext_ln8_154" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1390 'add' 'add_ln8_83' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1391 [1/1] (2.52ns)   --->   "%s0_26 = add i32 %zext_ln8_55, i32 %zext_ln8_54" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1391 'add' 's0_26' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1392 [1/1] (0.00ns)   --->   "%tmp_1436 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_83, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1392 'partselect' 'tmp_1436' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1393 [1/1] (0.00ns)   --->   "%tmp_1437 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_82, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1393 'partselect' 'tmp_1437' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1394 [1/1] (0.00ns)   --->   "%tmp_1438 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_82, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1394 'partselect' 'tmp_1438' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1395 [1/1] (0.00ns)   --->   "%tmp_1439 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_82, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1395 'partselect' 'tmp_1439' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1396 [1/1] (0.00ns)   --->   "%tmp_1440 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_82, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1396 'partselect' 'tmp_1440' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1397 [1/1] (0.00ns)   --->   "%tmp_1441 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_82, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1397 'partselect' 'tmp_1441' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1398 [1/1] (0.00ns)   --->   "%tmp_1442 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_82, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1398 'partselect' 'tmp_1442' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1399 [1/1] (0.00ns)   --->   "%trunc_ln9_26 = trunc i29 %add_ln8_82" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1399 'trunc' 'trunc_ln9_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1400 [1/1] (0.00ns)   --->   "%tmp_1443 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_26, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1400 'partselect' 'tmp_1443' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1401 [1/1] (0.00ns)   --->   "%tmp_1444 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_82, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1401 'partselect' 'tmp_1444' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1402 [1/1] (0.00ns)   --->   "%tmp_1445 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_82, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1402 'partselect' 'tmp_1445' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1403 [1/1] (0.00ns)   --->   "%tmp_1446 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_82, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1403 'partselect' 'tmp_1446' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1404 [1/1] (0.00ns)   --->   "%tmp_1447 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_82, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1404 'partselect' 'tmp_1447' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1405 [1/1] (0.00ns)   --->   "%tmp_1448 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_82, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1405 'partselect' 'tmp_1448' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1406 [1/1] (0.00ns)   --->   "%tmp_1449 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_82, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1406 'partselect' 'tmp_1449' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1407 [1/1] (0.00ns)   --->   "%tmp_1450 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_82, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1407 'partselect' 'tmp_1450' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1408 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_27 = load i7 %p_ZL9golden_w1_17_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 1408 'load' 'wt_27' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 1409 [1/1] (0.99ns)   --->   "%xor_ln18_50 = xor i32 %p_read_189, i32 4294967295" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1409 'xor' 'xor_ln18_50' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1410 [1/1] (0.99ns)   --->   "%xor_ln18_77 = xor i31 %trunc_ln18_33, i31 1431655765" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1410 'xor' 'xor_ln18_77' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1411 [1/1] (0.00ns)   --->   "%trunc_ln18_57 = trunc i32 %wt_27" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1411 'trunc' 'trunc_ln18_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1412 [1/1] (0.99ns)   --->   "%xnr_27 = xor i32 %wt_27, i32 %xor_ln18_50" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1412 'xor' 'xnr_27' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1413 [1/1] (0.99ns)   --->   "%xor_ln46_25 = xor i31 %trunc_ln18_57, i31 %xor_ln18_77" [bnn.cpp:46->bnn.cpp:123]   --->   Operation 1413 'xor' 'xor_ln46_25' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1414 [1/1] (0.00ns)   --->   "%tmp_1456 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_25, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1414 'bitselect' 'tmp_1456' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1415 [1/1] (0.00ns)   --->   "%tmp_1457 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_25, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1415 'bitselect' 'tmp_1457' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1416 [1/1] (0.00ns)   --->   "%tmp_1458 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_25, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1416 'bitselect' 'tmp_1458' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1417 [1/1] (0.00ns)   --->   "%tmp_1459 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_25, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1417 'bitselect' 'tmp_1459' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1418 [1/1] (0.00ns)   --->   "%tmp_1460 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_25, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1418 'bitselect' 'tmp_1460' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1419 [1/1] (0.00ns)   --->   "%tmp_1461 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_25, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1419 'bitselect' 'tmp_1461' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1420 [1/1] (0.00ns)   --->   "%tmp_1462 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_25, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1420 'bitselect' 'tmp_1462' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1421 [1/1] (0.00ns)   --->   "%tmp_1463 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_25, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1421 'bitselect' 'tmp_1463' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1422 [1/1] (0.00ns)   --->   "%tmp_1464 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_25, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1422 'bitselect' 'tmp_1464' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1423 [1/1] (0.00ns)   --->   "%tmp_1465 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_25, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1423 'bitselect' 'tmp_1465' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1424 [1/1] (0.00ns)   --->   "%tmp_1466 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_25, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1424 'bitselect' 'tmp_1466' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1425 [1/1] (0.00ns)   --->   "%tmp_1467 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_25, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1425 'bitselect' 'tmp_1467' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1426 [1/1] (0.00ns)   --->   "%tmp_1468 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_25, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1426 'bitselect' 'tmp_1468' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1427 [1/1] (0.00ns)   --->   "%tmp_1469 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_25, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1427 'bitselect' 'tmp_1469' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1428 [1/1] (0.00ns)   --->   "%tmp_1470 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_25, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1428 'bitselect' 'tmp_1470' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1429 [1/1] (0.00ns)   --->   "%trunc_ln8_27 = trunc i31 %xor_ln46_25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1429 'trunc' 'trunc_ln8_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1430 [1/1] (0.00ns)   --->   "%and_ln8_47 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1456, i1 0, i1 %tmp_1457, i1 0, i1 %tmp_1458, i1 0, i1 %tmp_1459, i1 0, i1 %tmp_1460, i1 0, i1 %tmp_1461, i1 0, i1 %tmp_1462, i1 0, i1 %tmp_1463, i1 0, i1 %tmp_1464, i1 0, i1 %tmp_1465, i1 0, i1 %tmp_1466, i1 0, i1 %tmp_1467, i1 0, i1 %tmp_1468, i1 0, i1 %tmp_1469, i1 0, i1 %tmp_1470, i1 0, i1 %trunc_ln8_27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1430 'bitconcatenate' 'and_ln8_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1431 [1/1] (0.00ns)   --->   "%and_ln8_47_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1457, i1 0, i1 %tmp_1458, i1 0, i1 %tmp_1459, i1 0, i1 %tmp_1460, i1 0, i1 %tmp_1461, i1 0, i1 %tmp_1462, i1 0, i1 %tmp_1463, i1 0, i1 %tmp_1464, i1 0, i1 %tmp_1465, i1 0, i1 %tmp_1466, i1 0, i1 %tmp_1467, i1 0, i1 %tmp_1468, i1 0, i1 %tmp_1469, i1 0, i1 %tmp_1470, i1 0, i1 %trunc_ln8_27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1431 'bitconcatenate' 'and_ln8_47_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1432 [1/1] (0.00ns)   --->   "%zext_ln8_156 = zext i29 %and_ln8_47_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1432 'zext' 'zext_ln8_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1433 [1/1] (0.00ns)   --->   "%zext_ln8_56 = zext i31 %and_ln8_47" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1433 'zext' 'zext_ln8_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1434 [1/1] (0.00ns)   --->   "%tmp_1471 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_27, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1434 'bitselect' 'tmp_1471' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1435 [1/1] (0.00ns)   --->   "%tmp_1472 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_27, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1435 'bitselect' 'tmp_1472' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1436 [1/1] (0.00ns)   --->   "%tmp_1473 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_27, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1436 'bitselect' 'tmp_1473' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1437 [1/1] (0.00ns)   --->   "%tmp_1474 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_27, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1437 'bitselect' 'tmp_1474' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1438 [1/1] (0.00ns)   --->   "%tmp_1475 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_27, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1438 'bitselect' 'tmp_1475' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1439 [1/1] (0.00ns)   --->   "%tmp_1476 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_27, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1439 'bitselect' 'tmp_1476' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1440 [1/1] (0.00ns)   --->   "%tmp_1477 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_27, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1440 'bitselect' 'tmp_1477' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1441 [1/1] (0.00ns)   --->   "%tmp_1478 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_27, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1441 'bitselect' 'tmp_1478' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1442 [1/1] (0.00ns)   --->   "%tmp_1479 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_27, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1442 'bitselect' 'tmp_1479' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1443 [1/1] (0.00ns)   --->   "%tmp_1480 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_27, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1443 'bitselect' 'tmp_1480' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1444 [1/1] (0.00ns)   --->   "%tmp_1481 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_27, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1444 'bitselect' 'tmp_1481' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1445 [1/1] (0.00ns)   --->   "%tmp_1482 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_27, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1445 'bitselect' 'tmp_1482' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1446 [1/1] (0.00ns)   --->   "%tmp_1483 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_27, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1446 'bitselect' 'tmp_1483' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1447 [1/1] (0.00ns)   --->   "%tmp_1484 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_27, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1447 'bitselect' 'tmp_1484' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1448 [1/1] (0.00ns)   --->   "%tmp_1485 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_27, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1448 'bitselect' 'tmp_1485' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1449 [1/1] (0.00ns)   --->   "%tmp_1486 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_27, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1449 'bitselect' 'tmp_1486' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1450 [1/1] (0.00ns)   --->   "%and_ln8_48 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1471, i1 0, i1 %tmp_1472, i1 0, i1 %tmp_1473, i1 0, i1 %tmp_1474, i1 0, i1 %tmp_1475, i1 0, i1 %tmp_1476, i1 0, i1 %tmp_1477, i1 0, i1 %tmp_1478, i1 0, i1 %tmp_1479, i1 0, i1 %tmp_1480, i1 0, i1 %tmp_1481, i1 0, i1 %tmp_1482, i1 0, i1 %tmp_1483, i1 0, i1 %tmp_1484, i1 0, i1 %tmp_1485, i1 0, i1 %tmp_1486" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1450 'bitconcatenate' 'and_ln8_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1451 [1/1] (0.00ns)   --->   "%and_ln8_48_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1472, i1 0, i1 %tmp_1473, i1 0, i1 %tmp_1474, i1 0, i1 %tmp_1475, i1 0, i1 %tmp_1476, i1 0, i1 %tmp_1477, i1 0, i1 %tmp_1478, i1 0, i1 %tmp_1479, i1 0, i1 %tmp_1480, i1 0, i1 %tmp_1481, i1 0, i1 %tmp_1482, i1 0, i1 %tmp_1483, i1 0, i1 %tmp_1484, i1 0, i1 %tmp_1485, i1 0, i1 %tmp_1486" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1451 'bitconcatenate' 'and_ln8_48_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1452 [1/1] (0.00ns)   --->   "%zext_ln8_157 = zext i29 %and_ln8_48_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1452 'zext' 'zext_ln8_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1453 [1/1] (0.00ns)   --->   "%zext_ln8_57 = zext i31 %and_ln8_48" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1453 'zext' 'zext_ln8_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1454 [1/1] (2.46ns)   --->   "%add_ln8_85 = add i29 %and_ln8_48_cast1, i29 %and_ln8_47_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1454 'add' 'add_ln8_85' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1455 [1/1] (2.46ns)   --->   "%add_ln8_86 = add i30 %zext_ln8_157, i30 %zext_ln8_156" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1455 'add' 'add_ln8_86' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1456 [1/1] (2.52ns)   --->   "%s0_27 = add i32 %zext_ln8_57, i32 %zext_ln8_56" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1456 'add' 's0_27' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1457 [1/1] (0.00ns)   --->   "%tmp_1487 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_86, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1457 'partselect' 'tmp_1487' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1458 [1/1] (0.00ns)   --->   "%tmp_1488 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_85, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1458 'partselect' 'tmp_1488' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1459 [1/1] (0.00ns)   --->   "%tmp_1489 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_85, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1459 'partselect' 'tmp_1489' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1460 [1/1] (0.00ns)   --->   "%tmp_1490 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_85, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1460 'partselect' 'tmp_1490' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1461 [1/1] (0.00ns)   --->   "%tmp_1491 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_85, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1461 'partselect' 'tmp_1491' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1462 [1/1] (0.00ns)   --->   "%tmp_1492 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_85, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1462 'partselect' 'tmp_1492' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1463 [1/1] (0.00ns)   --->   "%tmp_1493 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_85, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1463 'partselect' 'tmp_1493' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1464 [1/1] (0.00ns)   --->   "%trunc_ln9_27 = trunc i29 %add_ln8_85" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1464 'trunc' 'trunc_ln9_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1465 [1/1] (0.00ns)   --->   "%tmp_1494 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_27, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1465 'partselect' 'tmp_1494' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1466 [1/1] (0.00ns)   --->   "%tmp_1495 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_85, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1466 'partselect' 'tmp_1495' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1467 [1/1] (0.00ns)   --->   "%tmp_1496 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_85, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1467 'partselect' 'tmp_1496' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1468 [1/1] (0.00ns)   --->   "%tmp_1497 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_85, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1468 'partselect' 'tmp_1497' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1469 [1/1] (0.00ns)   --->   "%tmp_1498 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_85, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1469 'partselect' 'tmp_1498' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1470 [1/1] (0.00ns)   --->   "%tmp_1499 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_85, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1470 'partselect' 'tmp_1499' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1471 [1/1] (0.00ns)   --->   "%tmp_1500 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_85, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1471 'partselect' 'tmp_1500' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1472 [1/1] (0.00ns)   --->   "%tmp_1501 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_85, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1472 'partselect' 'tmp_1501' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1473 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_28 = load i7 %p_ZL9golden_w1_18_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 1473 'load' 'wt_28' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 1474 [1/1] (0.99ns)   --->   "%xor_ln18_52 = xor i32 %p_read_188, i32 4294967295" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1474 'xor' 'xor_ln18_52' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1475 [1/1] (0.99ns)   --->   "%xor_ln18_79 = xor i31 %trunc_ln18_34, i31 1431655765" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1475 'xor' 'xor_ln18_79' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1476 [1/1] (0.00ns)   --->   "%trunc_ln18_58 = trunc i32 %wt_28" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1476 'trunc' 'trunc_ln18_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1477 [1/1] (0.99ns)   --->   "%xnr_28 = xor i32 %wt_28, i32 %xor_ln18_52" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1477 'xor' 'xnr_28' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1478 [1/1] (0.99ns)   --->   "%xor_ln46_26 = xor i31 %trunc_ln18_58, i31 %xor_ln18_79" [bnn.cpp:46->bnn.cpp:123]   --->   Operation 1478 'xor' 'xor_ln46_26' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1479 [1/1] (0.00ns)   --->   "%tmp_1507 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_26, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1479 'bitselect' 'tmp_1507' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1480 [1/1] (0.00ns)   --->   "%tmp_1508 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_26, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1480 'bitselect' 'tmp_1508' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1481 [1/1] (0.00ns)   --->   "%tmp_1509 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_26, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1481 'bitselect' 'tmp_1509' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1482 [1/1] (0.00ns)   --->   "%tmp_1510 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_26, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1482 'bitselect' 'tmp_1510' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1483 [1/1] (0.00ns)   --->   "%tmp_1511 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_26, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1483 'bitselect' 'tmp_1511' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1484 [1/1] (0.00ns)   --->   "%tmp_1512 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_26, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1484 'bitselect' 'tmp_1512' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1485 [1/1] (0.00ns)   --->   "%tmp_1513 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_26, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1485 'bitselect' 'tmp_1513' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1486 [1/1] (0.00ns)   --->   "%tmp_1514 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_26, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1486 'bitselect' 'tmp_1514' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1487 [1/1] (0.00ns)   --->   "%tmp_1515 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_26, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1487 'bitselect' 'tmp_1515' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1488 [1/1] (0.00ns)   --->   "%tmp_1516 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_26, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1488 'bitselect' 'tmp_1516' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1489 [1/1] (0.00ns)   --->   "%tmp_1517 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_26, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1489 'bitselect' 'tmp_1517' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1490 [1/1] (0.00ns)   --->   "%tmp_1518 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_26, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1490 'bitselect' 'tmp_1518' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1491 [1/1] (0.00ns)   --->   "%tmp_1519 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_26, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1491 'bitselect' 'tmp_1519' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1492 [1/1] (0.00ns)   --->   "%tmp_1520 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_26, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1492 'bitselect' 'tmp_1520' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1493 [1/1] (0.00ns)   --->   "%tmp_1521 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_26, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1493 'bitselect' 'tmp_1521' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1494 [1/1] (0.00ns)   --->   "%trunc_ln8_28 = trunc i31 %xor_ln46_26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1494 'trunc' 'trunc_ln8_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1495 [1/1] (0.00ns)   --->   "%and_ln8_49 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1507, i1 0, i1 %tmp_1508, i1 0, i1 %tmp_1509, i1 0, i1 %tmp_1510, i1 0, i1 %tmp_1511, i1 0, i1 %tmp_1512, i1 0, i1 %tmp_1513, i1 0, i1 %tmp_1514, i1 0, i1 %tmp_1515, i1 0, i1 %tmp_1516, i1 0, i1 %tmp_1517, i1 0, i1 %tmp_1518, i1 0, i1 %tmp_1519, i1 0, i1 %tmp_1520, i1 0, i1 %tmp_1521, i1 0, i1 %trunc_ln8_28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1495 'bitconcatenate' 'and_ln8_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1496 [1/1] (0.00ns)   --->   "%and_ln8_49_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1508, i1 0, i1 %tmp_1509, i1 0, i1 %tmp_1510, i1 0, i1 %tmp_1511, i1 0, i1 %tmp_1512, i1 0, i1 %tmp_1513, i1 0, i1 %tmp_1514, i1 0, i1 %tmp_1515, i1 0, i1 %tmp_1516, i1 0, i1 %tmp_1517, i1 0, i1 %tmp_1518, i1 0, i1 %tmp_1519, i1 0, i1 %tmp_1520, i1 0, i1 %tmp_1521, i1 0, i1 %trunc_ln8_28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1496 'bitconcatenate' 'and_ln8_49_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1497 [1/1] (0.00ns)   --->   "%zext_ln8_158 = zext i29 %and_ln8_49_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1497 'zext' 'zext_ln8_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1498 [1/1] (0.00ns)   --->   "%zext_ln8_58 = zext i31 %and_ln8_49" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1498 'zext' 'zext_ln8_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1499 [1/1] (0.00ns)   --->   "%tmp_1522 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_28, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1499 'bitselect' 'tmp_1522' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1500 [1/1] (0.00ns)   --->   "%tmp_1523 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_28, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1500 'bitselect' 'tmp_1523' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1501 [1/1] (0.00ns)   --->   "%tmp_1524 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_28, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1501 'bitselect' 'tmp_1524' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1502 [1/1] (0.00ns)   --->   "%tmp_1525 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_28, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1502 'bitselect' 'tmp_1525' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1503 [1/1] (0.00ns)   --->   "%tmp_1526 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_28, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1503 'bitselect' 'tmp_1526' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1504 [1/1] (0.00ns)   --->   "%tmp_1527 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_28, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1504 'bitselect' 'tmp_1527' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1505 [1/1] (0.00ns)   --->   "%tmp_1528 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_28, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1505 'bitselect' 'tmp_1528' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1506 [1/1] (0.00ns)   --->   "%tmp_1529 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_28, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1506 'bitselect' 'tmp_1529' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1507 [1/1] (0.00ns)   --->   "%tmp_1530 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_28, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1507 'bitselect' 'tmp_1530' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1508 [1/1] (0.00ns)   --->   "%tmp_1531 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_28, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1508 'bitselect' 'tmp_1531' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1509 [1/1] (0.00ns)   --->   "%tmp_1532 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_28, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1509 'bitselect' 'tmp_1532' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1510 [1/1] (0.00ns)   --->   "%tmp_1533 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_28, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1510 'bitselect' 'tmp_1533' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1511 [1/1] (0.00ns)   --->   "%tmp_1534 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_28, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1511 'bitselect' 'tmp_1534' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1512 [1/1] (0.00ns)   --->   "%tmp_1535 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_28, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1512 'bitselect' 'tmp_1535' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1513 [1/1] (0.00ns)   --->   "%tmp_1536 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_28, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1513 'bitselect' 'tmp_1536' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1514 [1/1] (0.00ns)   --->   "%tmp_1537 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_28, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1514 'bitselect' 'tmp_1537' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1515 [1/1] (0.00ns)   --->   "%and_ln8_50 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1522, i1 0, i1 %tmp_1523, i1 0, i1 %tmp_1524, i1 0, i1 %tmp_1525, i1 0, i1 %tmp_1526, i1 0, i1 %tmp_1527, i1 0, i1 %tmp_1528, i1 0, i1 %tmp_1529, i1 0, i1 %tmp_1530, i1 0, i1 %tmp_1531, i1 0, i1 %tmp_1532, i1 0, i1 %tmp_1533, i1 0, i1 %tmp_1534, i1 0, i1 %tmp_1535, i1 0, i1 %tmp_1536, i1 0, i1 %tmp_1537" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1515 'bitconcatenate' 'and_ln8_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1516 [1/1] (0.00ns)   --->   "%and_ln8_50_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1523, i1 0, i1 %tmp_1524, i1 0, i1 %tmp_1525, i1 0, i1 %tmp_1526, i1 0, i1 %tmp_1527, i1 0, i1 %tmp_1528, i1 0, i1 %tmp_1529, i1 0, i1 %tmp_1530, i1 0, i1 %tmp_1531, i1 0, i1 %tmp_1532, i1 0, i1 %tmp_1533, i1 0, i1 %tmp_1534, i1 0, i1 %tmp_1535, i1 0, i1 %tmp_1536, i1 0, i1 %tmp_1537" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1516 'bitconcatenate' 'and_ln8_50_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1517 [1/1] (0.00ns)   --->   "%zext_ln8_159 = zext i29 %and_ln8_50_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1517 'zext' 'zext_ln8_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1518 [1/1] (0.00ns)   --->   "%zext_ln8_59 = zext i31 %and_ln8_50" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1518 'zext' 'zext_ln8_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1519 [1/1] (2.46ns)   --->   "%add_ln8_88 = add i29 %and_ln8_50_cast1, i29 %and_ln8_49_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1519 'add' 'add_ln8_88' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1520 [1/1] (2.46ns)   --->   "%add_ln8_89 = add i30 %zext_ln8_159, i30 %zext_ln8_158" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1520 'add' 'add_ln8_89' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1521 [1/1] (2.52ns)   --->   "%s0_28 = add i32 %zext_ln8_59, i32 %zext_ln8_58" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1521 'add' 's0_28' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1522 [1/1] (0.00ns)   --->   "%tmp_1538 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_89, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1522 'partselect' 'tmp_1538' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1523 [1/1] (0.00ns)   --->   "%tmp_1539 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_88, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1523 'partselect' 'tmp_1539' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1524 [1/1] (0.00ns)   --->   "%tmp_1540 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_88, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1524 'partselect' 'tmp_1540' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1525 [1/1] (0.00ns)   --->   "%tmp_1541 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_88, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1525 'partselect' 'tmp_1541' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1526 [1/1] (0.00ns)   --->   "%tmp_1542 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_88, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1526 'partselect' 'tmp_1542' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1527 [1/1] (0.00ns)   --->   "%tmp_1543 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_88, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1527 'partselect' 'tmp_1543' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1528 [1/1] (0.00ns)   --->   "%tmp_1544 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_88, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1528 'partselect' 'tmp_1544' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1529 [1/1] (0.00ns)   --->   "%trunc_ln9_28 = trunc i29 %add_ln8_88" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1529 'trunc' 'trunc_ln9_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1530 [1/1] (0.00ns)   --->   "%tmp_1545 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_28, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1530 'partselect' 'tmp_1545' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1531 [1/1] (0.00ns)   --->   "%tmp_1546 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_88, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1531 'partselect' 'tmp_1546' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1532 [1/1] (0.00ns)   --->   "%tmp_1547 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_88, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1532 'partselect' 'tmp_1547' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1533 [1/1] (0.00ns)   --->   "%tmp_1548 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_88, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1533 'partselect' 'tmp_1548' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1534 [1/1] (0.00ns)   --->   "%tmp_1549 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_88, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1534 'partselect' 'tmp_1549' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1535 [1/1] (0.00ns)   --->   "%tmp_1550 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_88, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1535 'partselect' 'tmp_1550' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1536 [1/1] (0.00ns)   --->   "%tmp_1551 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_88, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1536 'partselect' 'tmp_1551' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1537 [1/1] (0.00ns)   --->   "%tmp_1552 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_88, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1537 'partselect' 'tmp_1552' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1538 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_29 = load i7 %p_ZL9golden_w1_19_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 1538 'load' 'wt_29' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 1539 [1/1] (0.99ns)   --->   "%xor_ln18_54 = xor i32 %p_read_187, i32 4294967295" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1539 'xor' 'xor_ln18_54' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1540 [1/1] (0.99ns)   --->   "%xor_ln18_81 = xor i31 %trunc_ln18_35, i31 1431655765" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1540 'xor' 'xor_ln18_81' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1541 [1/1] (0.00ns)   --->   "%trunc_ln18_59 = trunc i32 %wt_29" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1541 'trunc' 'trunc_ln18_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1542 [1/1] (0.99ns)   --->   "%xnr_29 = xor i32 %wt_29, i32 %xor_ln18_54" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1542 'xor' 'xnr_29' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1543 [1/1] (0.99ns)   --->   "%xor_ln46_27 = xor i31 %trunc_ln18_59, i31 %xor_ln18_81" [bnn.cpp:46->bnn.cpp:123]   --->   Operation 1543 'xor' 'xor_ln46_27' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1544 [1/1] (0.00ns)   --->   "%tmp_1558 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_27, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1544 'bitselect' 'tmp_1558' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1545 [1/1] (0.00ns)   --->   "%tmp_1559 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_27, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1545 'bitselect' 'tmp_1559' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1546 [1/1] (0.00ns)   --->   "%tmp_1560 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_27, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1546 'bitselect' 'tmp_1560' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1547 [1/1] (0.00ns)   --->   "%tmp_1561 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_27, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1547 'bitselect' 'tmp_1561' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1548 [1/1] (0.00ns)   --->   "%tmp_1562 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_27, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1548 'bitselect' 'tmp_1562' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1549 [1/1] (0.00ns)   --->   "%tmp_1563 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_27, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1549 'bitselect' 'tmp_1563' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1550 [1/1] (0.00ns)   --->   "%tmp_1564 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_27, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1550 'bitselect' 'tmp_1564' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1551 [1/1] (0.00ns)   --->   "%tmp_1565 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_27, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1551 'bitselect' 'tmp_1565' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1552 [1/1] (0.00ns)   --->   "%tmp_1566 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_27, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1552 'bitselect' 'tmp_1566' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1553 [1/1] (0.00ns)   --->   "%tmp_1567 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_27, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1553 'bitselect' 'tmp_1567' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1554 [1/1] (0.00ns)   --->   "%tmp_1568 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_27, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1554 'bitselect' 'tmp_1568' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1555 [1/1] (0.00ns)   --->   "%tmp_1569 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_27, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1555 'bitselect' 'tmp_1569' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1556 [1/1] (0.00ns)   --->   "%tmp_1570 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_27, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1556 'bitselect' 'tmp_1570' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1557 [1/1] (0.00ns)   --->   "%tmp_1571 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_27, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1557 'bitselect' 'tmp_1571' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1558 [1/1] (0.00ns)   --->   "%tmp_1572 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_27, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1558 'bitselect' 'tmp_1572' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1559 [1/1] (0.00ns)   --->   "%trunc_ln8_29 = trunc i31 %xor_ln46_27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1559 'trunc' 'trunc_ln8_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1560 [1/1] (0.00ns)   --->   "%and_ln8_51 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1558, i1 0, i1 %tmp_1559, i1 0, i1 %tmp_1560, i1 0, i1 %tmp_1561, i1 0, i1 %tmp_1562, i1 0, i1 %tmp_1563, i1 0, i1 %tmp_1564, i1 0, i1 %tmp_1565, i1 0, i1 %tmp_1566, i1 0, i1 %tmp_1567, i1 0, i1 %tmp_1568, i1 0, i1 %tmp_1569, i1 0, i1 %tmp_1570, i1 0, i1 %tmp_1571, i1 0, i1 %tmp_1572, i1 0, i1 %trunc_ln8_29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1560 'bitconcatenate' 'and_ln8_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1561 [1/1] (0.00ns)   --->   "%and_ln8_51_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1559, i1 0, i1 %tmp_1560, i1 0, i1 %tmp_1561, i1 0, i1 %tmp_1562, i1 0, i1 %tmp_1563, i1 0, i1 %tmp_1564, i1 0, i1 %tmp_1565, i1 0, i1 %tmp_1566, i1 0, i1 %tmp_1567, i1 0, i1 %tmp_1568, i1 0, i1 %tmp_1569, i1 0, i1 %tmp_1570, i1 0, i1 %tmp_1571, i1 0, i1 %tmp_1572, i1 0, i1 %trunc_ln8_29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1561 'bitconcatenate' 'and_ln8_51_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1562 [1/1] (0.00ns)   --->   "%zext_ln8_160 = zext i29 %and_ln8_51_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1562 'zext' 'zext_ln8_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1563 [1/1] (0.00ns)   --->   "%zext_ln8_60 = zext i31 %and_ln8_51" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1563 'zext' 'zext_ln8_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1564 [1/1] (0.00ns)   --->   "%tmp_1573 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_29, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1564 'bitselect' 'tmp_1573' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1565 [1/1] (0.00ns)   --->   "%tmp_1574 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_29, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1565 'bitselect' 'tmp_1574' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1566 [1/1] (0.00ns)   --->   "%tmp_1575 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_29, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1566 'bitselect' 'tmp_1575' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1567 [1/1] (0.00ns)   --->   "%tmp_1576 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_29, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1567 'bitselect' 'tmp_1576' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1568 [1/1] (0.00ns)   --->   "%tmp_1577 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_29, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1568 'bitselect' 'tmp_1577' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1569 [1/1] (0.00ns)   --->   "%tmp_1578 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_29, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1569 'bitselect' 'tmp_1578' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1570 [1/1] (0.00ns)   --->   "%tmp_1579 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_29, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1570 'bitselect' 'tmp_1579' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1571 [1/1] (0.00ns)   --->   "%tmp_1580 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_29, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1571 'bitselect' 'tmp_1580' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1572 [1/1] (0.00ns)   --->   "%tmp_1581 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_29, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1572 'bitselect' 'tmp_1581' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1573 [1/1] (0.00ns)   --->   "%tmp_1582 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_29, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1573 'bitselect' 'tmp_1582' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1574 [1/1] (0.00ns)   --->   "%tmp_1583 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_29, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1574 'bitselect' 'tmp_1583' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1575 [1/1] (0.00ns)   --->   "%tmp_1584 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_29, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1575 'bitselect' 'tmp_1584' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1576 [1/1] (0.00ns)   --->   "%tmp_1585 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_29, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1576 'bitselect' 'tmp_1585' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1577 [1/1] (0.00ns)   --->   "%tmp_1586 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_29, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1577 'bitselect' 'tmp_1586' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1578 [1/1] (0.00ns)   --->   "%tmp_1587 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_29, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1578 'bitselect' 'tmp_1587' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1579 [1/1] (0.00ns)   --->   "%tmp_1588 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_29, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1579 'bitselect' 'tmp_1588' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1580 [1/1] (0.00ns)   --->   "%and_ln8_52 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1573, i1 0, i1 %tmp_1574, i1 0, i1 %tmp_1575, i1 0, i1 %tmp_1576, i1 0, i1 %tmp_1577, i1 0, i1 %tmp_1578, i1 0, i1 %tmp_1579, i1 0, i1 %tmp_1580, i1 0, i1 %tmp_1581, i1 0, i1 %tmp_1582, i1 0, i1 %tmp_1583, i1 0, i1 %tmp_1584, i1 0, i1 %tmp_1585, i1 0, i1 %tmp_1586, i1 0, i1 %tmp_1587, i1 0, i1 %tmp_1588" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1580 'bitconcatenate' 'and_ln8_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1581 [1/1] (0.00ns)   --->   "%and_ln8_52_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1574, i1 0, i1 %tmp_1575, i1 0, i1 %tmp_1576, i1 0, i1 %tmp_1577, i1 0, i1 %tmp_1578, i1 0, i1 %tmp_1579, i1 0, i1 %tmp_1580, i1 0, i1 %tmp_1581, i1 0, i1 %tmp_1582, i1 0, i1 %tmp_1583, i1 0, i1 %tmp_1584, i1 0, i1 %tmp_1585, i1 0, i1 %tmp_1586, i1 0, i1 %tmp_1587, i1 0, i1 %tmp_1588" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1581 'bitconcatenate' 'and_ln8_52_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1582 [1/1] (0.00ns)   --->   "%zext_ln8_161 = zext i29 %and_ln8_52_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1582 'zext' 'zext_ln8_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1583 [1/1] (0.00ns)   --->   "%zext_ln8_61 = zext i31 %and_ln8_52" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1583 'zext' 'zext_ln8_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1584 [1/1] (2.46ns)   --->   "%add_ln8_91 = add i29 %and_ln8_52_cast1, i29 %and_ln8_51_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1584 'add' 'add_ln8_91' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1585 [1/1] (2.46ns)   --->   "%add_ln8_92 = add i30 %zext_ln8_161, i30 %zext_ln8_160" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1585 'add' 'add_ln8_92' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1586 [1/1] (2.52ns)   --->   "%s0_29 = add i32 %zext_ln8_61, i32 %zext_ln8_60" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1586 'add' 's0_29' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1587 [1/1] (0.00ns)   --->   "%tmp_1589 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_92, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1587 'partselect' 'tmp_1589' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1588 [1/1] (0.00ns)   --->   "%tmp_1590 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_91, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1588 'partselect' 'tmp_1590' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1589 [1/1] (0.00ns)   --->   "%tmp_1591 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_91, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1589 'partselect' 'tmp_1591' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1590 [1/1] (0.00ns)   --->   "%tmp_1592 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_91, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1590 'partselect' 'tmp_1592' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1591 [1/1] (0.00ns)   --->   "%tmp_1593 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_91, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1591 'partselect' 'tmp_1593' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1592 [1/1] (0.00ns)   --->   "%tmp_1594 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_91, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1592 'partselect' 'tmp_1594' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1593 [1/1] (0.00ns)   --->   "%tmp_1595 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_91, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1593 'partselect' 'tmp_1595' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1594 [1/1] (0.00ns)   --->   "%trunc_ln9_29 = trunc i29 %add_ln8_91" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1594 'trunc' 'trunc_ln9_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1595 [1/1] (0.00ns)   --->   "%tmp_1596 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_29, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1595 'partselect' 'tmp_1596' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1596 [1/1] (0.00ns)   --->   "%tmp_1597 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_91, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1596 'partselect' 'tmp_1597' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1597 [1/1] (0.00ns)   --->   "%tmp_1598 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_91, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1597 'partselect' 'tmp_1598' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1598 [1/1] (0.00ns)   --->   "%tmp_1599 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_91, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1598 'partselect' 'tmp_1599' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1599 [1/1] (0.00ns)   --->   "%tmp_1600 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_91, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1599 'partselect' 'tmp_1600' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1600 [1/1] (0.00ns)   --->   "%tmp_1601 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_91, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1600 'partselect' 'tmp_1601' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1601 [1/1] (0.00ns)   --->   "%tmp_1602 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_91, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1601 'partselect' 'tmp_1602' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1602 [1/1] (0.00ns)   --->   "%tmp_1603 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_91, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1602 'partselect' 'tmp_1603' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1603 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_30 = load i7 %p_ZL9golden_w1_20_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 1603 'load' 'wt_30' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 1604 [1/1] (0.99ns)   --->   "%xor_ln18_56 = xor i32 %p_read_186, i32 4294967295" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1604 'xor' 'xor_ln18_56' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1605 [1/1] (0.99ns)   --->   "%xor_ln18_83 = xor i31 %trunc_ln18_36, i31 1431655765" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1605 'xor' 'xor_ln18_83' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1606 [1/1] (0.00ns)   --->   "%trunc_ln18_60 = trunc i32 %wt_30" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1606 'trunc' 'trunc_ln18_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1607 [1/1] (0.99ns)   --->   "%xnr_30 = xor i32 %wt_30, i32 %xor_ln18_56" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1607 'xor' 'xnr_30' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1608 [1/1] (0.99ns)   --->   "%xor_ln46_28 = xor i31 %trunc_ln18_60, i31 %xor_ln18_83" [bnn.cpp:46->bnn.cpp:123]   --->   Operation 1608 'xor' 'xor_ln46_28' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1609 [1/1] (0.00ns)   --->   "%tmp_1609 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_28, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1609 'bitselect' 'tmp_1609' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1610 [1/1] (0.00ns)   --->   "%tmp_1610 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_28, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1610 'bitselect' 'tmp_1610' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1611 [1/1] (0.00ns)   --->   "%tmp_1611 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_28, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1611 'bitselect' 'tmp_1611' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1612 [1/1] (0.00ns)   --->   "%tmp_1612 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_28, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1612 'bitselect' 'tmp_1612' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1613 [1/1] (0.00ns)   --->   "%tmp_1613 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_28, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1613 'bitselect' 'tmp_1613' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1614 [1/1] (0.00ns)   --->   "%tmp_1614 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_28, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1614 'bitselect' 'tmp_1614' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1615 [1/1] (0.00ns)   --->   "%tmp_1615 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_28, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1615 'bitselect' 'tmp_1615' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1616 [1/1] (0.00ns)   --->   "%tmp_1616 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_28, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1616 'bitselect' 'tmp_1616' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1617 [1/1] (0.00ns)   --->   "%tmp_1617 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_28, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1617 'bitselect' 'tmp_1617' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1618 [1/1] (0.00ns)   --->   "%tmp_1618 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_28, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1618 'bitselect' 'tmp_1618' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1619 [1/1] (0.00ns)   --->   "%tmp_1619 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_28, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1619 'bitselect' 'tmp_1619' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1620 [1/1] (0.00ns)   --->   "%tmp_1620 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_28, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1620 'bitselect' 'tmp_1620' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1621 [1/1] (0.00ns)   --->   "%tmp_1621 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_28, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1621 'bitselect' 'tmp_1621' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1622 [1/1] (0.00ns)   --->   "%tmp_1622 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_28, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1622 'bitselect' 'tmp_1622' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1623 [1/1] (0.00ns)   --->   "%tmp_1623 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_28, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1623 'bitselect' 'tmp_1623' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1624 [1/1] (0.00ns)   --->   "%trunc_ln8_30 = trunc i31 %xor_ln46_28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1624 'trunc' 'trunc_ln8_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1625 [1/1] (0.00ns)   --->   "%and_ln8_53 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1609, i1 0, i1 %tmp_1610, i1 0, i1 %tmp_1611, i1 0, i1 %tmp_1612, i1 0, i1 %tmp_1613, i1 0, i1 %tmp_1614, i1 0, i1 %tmp_1615, i1 0, i1 %tmp_1616, i1 0, i1 %tmp_1617, i1 0, i1 %tmp_1618, i1 0, i1 %tmp_1619, i1 0, i1 %tmp_1620, i1 0, i1 %tmp_1621, i1 0, i1 %tmp_1622, i1 0, i1 %tmp_1623, i1 0, i1 %trunc_ln8_30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1625 'bitconcatenate' 'and_ln8_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1626 [1/1] (0.00ns)   --->   "%and_ln8_53_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1610, i1 0, i1 %tmp_1611, i1 0, i1 %tmp_1612, i1 0, i1 %tmp_1613, i1 0, i1 %tmp_1614, i1 0, i1 %tmp_1615, i1 0, i1 %tmp_1616, i1 0, i1 %tmp_1617, i1 0, i1 %tmp_1618, i1 0, i1 %tmp_1619, i1 0, i1 %tmp_1620, i1 0, i1 %tmp_1621, i1 0, i1 %tmp_1622, i1 0, i1 %tmp_1623, i1 0, i1 %trunc_ln8_30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1626 'bitconcatenate' 'and_ln8_53_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1627 [1/1] (0.00ns)   --->   "%zext_ln8_162 = zext i29 %and_ln8_53_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1627 'zext' 'zext_ln8_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1628 [1/1] (0.00ns)   --->   "%zext_ln8_62 = zext i31 %and_ln8_53" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1628 'zext' 'zext_ln8_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1629 [1/1] (0.00ns)   --->   "%tmp_1624 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_30, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1629 'bitselect' 'tmp_1624' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1630 [1/1] (0.00ns)   --->   "%tmp_1625 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_30, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1630 'bitselect' 'tmp_1625' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1631 [1/1] (0.00ns)   --->   "%tmp_1626 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_30, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1631 'bitselect' 'tmp_1626' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1632 [1/1] (0.00ns)   --->   "%tmp_1627 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_30, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1632 'bitselect' 'tmp_1627' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1633 [1/1] (0.00ns)   --->   "%tmp_1628 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_30, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1633 'bitselect' 'tmp_1628' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1634 [1/1] (0.00ns)   --->   "%tmp_1629 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_30, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1634 'bitselect' 'tmp_1629' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1635 [1/1] (0.00ns)   --->   "%tmp_1630 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_30, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1635 'bitselect' 'tmp_1630' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1636 [1/1] (0.00ns)   --->   "%tmp_1631 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_30, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1636 'bitselect' 'tmp_1631' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1637 [1/1] (0.00ns)   --->   "%tmp_1632 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_30, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1637 'bitselect' 'tmp_1632' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1638 [1/1] (0.00ns)   --->   "%tmp_1633 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_30, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1638 'bitselect' 'tmp_1633' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1639 [1/1] (0.00ns)   --->   "%tmp_1634 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_30, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1639 'bitselect' 'tmp_1634' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1640 [1/1] (0.00ns)   --->   "%tmp_1635 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_30, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1640 'bitselect' 'tmp_1635' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1641 [1/1] (0.00ns)   --->   "%tmp_1636 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_30, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1641 'bitselect' 'tmp_1636' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1642 [1/1] (0.00ns)   --->   "%tmp_1637 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_30, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1642 'bitselect' 'tmp_1637' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1643 [1/1] (0.00ns)   --->   "%tmp_1638 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_30, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1643 'bitselect' 'tmp_1638' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1644 [1/1] (0.00ns)   --->   "%tmp_1639 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_30, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1644 'bitselect' 'tmp_1639' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1645 [1/1] (0.00ns)   --->   "%and_ln8_54 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1624, i1 0, i1 %tmp_1625, i1 0, i1 %tmp_1626, i1 0, i1 %tmp_1627, i1 0, i1 %tmp_1628, i1 0, i1 %tmp_1629, i1 0, i1 %tmp_1630, i1 0, i1 %tmp_1631, i1 0, i1 %tmp_1632, i1 0, i1 %tmp_1633, i1 0, i1 %tmp_1634, i1 0, i1 %tmp_1635, i1 0, i1 %tmp_1636, i1 0, i1 %tmp_1637, i1 0, i1 %tmp_1638, i1 0, i1 %tmp_1639" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1645 'bitconcatenate' 'and_ln8_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1646 [1/1] (0.00ns)   --->   "%and_ln8_54_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1625, i1 0, i1 %tmp_1626, i1 0, i1 %tmp_1627, i1 0, i1 %tmp_1628, i1 0, i1 %tmp_1629, i1 0, i1 %tmp_1630, i1 0, i1 %tmp_1631, i1 0, i1 %tmp_1632, i1 0, i1 %tmp_1633, i1 0, i1 %tmp_1634, i1 0, i1 %tmp_1635, i1 0, i1 %tmp_1636, i1 0, i1 %tmp_1637, i1 0, i1 %tmp_1638, i1 0, i1 %tmp_1639" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1646 'bitconcatenate' 'and_ln8_54_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1647 [1/1] (0.00ns)   --->   "%zext_ln8_163 = zext i29 %and_ln8_54_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1647 'zext' 'zext_ln8_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1648 [1/1] (0.00ns)   --->   "%zext_ln8_63 = zext i31 %and_ln8_54" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1648 'zext' 'zext_ln8_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1649 [1/1] (2.46ns)   --->   "%add_ln8_94 = add i29 %and_ln8_54_cast1, i29 %and_ln8_53_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1649 'add' 'add_ln8_94' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1650 [1/1] (2.46ns)   --->   "%add_ln8_95 = add i30 %zext_ln8_163, i30 %zext_ln8_162" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1650 'add' 'add_ln8_95' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1651 [1/1] (2.52ns)   --->   "%s0_30 = add i32 %zext_ln8_63, i32 %zext_ln8_62" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1651 'add' 's0_30' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1652 [1/1] (0.00ns)   --->   "%tmp_1640 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_95, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1652 'partselect' 'tmp_1640' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1653 [1/1] (0.00ns)   --->   "%tmp_1641 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_94, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1653 'partselect' 'tmp_1641' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1654 [1/1] (0.00ns)   --->   "%tmp_1642 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_94, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1654 'partselect' 'tmp_1642' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1655 [1/1] (0.00ns)   --->   "%tmp_1643 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_94, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1655 'partselect' 'tmp_1643' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1656 [1/1] (0.00ns)   --->   "%tmp_1644 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_94, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1656 'partselect' 'tmp_1644' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1657 [1/1] (0.00ns)   --->   "%tmp_1645 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_94, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1657 'partselect' 'tmp_1645' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1658 [1/1] (0.00ns)   --->   "%tmp_1646 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_94, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1658 'partselect' 'tmp_1646' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1659 [1/1] (0.00ns)   --->   "%trunc_ln9_30 = trunc i29 %add_ln8_94" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1659 'trunc' 'trunc_ln9_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1660 [1/1] (0.00ns)   --->   "%tmp_1647 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_30, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1660 'partselect' 'tmp_1647' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1661 [1/1] (0.00ns)   --->   "%tmp_1648 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_94, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1661 'partselect' 'tmp_1648' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1662 [1/1] (0.00ns)   --->   "%tmp_1649 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_94, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1662 'partselect' 'tmp_1649' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1663 [1/1] (0.00ns)   --->   "%tmp_1650 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_94, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1663 'partselect' 'tmp_1650' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1664 [1/1] (0.00ns)   --->   "%tmp_1651 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_94, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1664 'partselect' 'tmp_1651' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1665 [1/1] (0.00ns)   --->   "%tmp_1652 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_94, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1665 'partselect' 'tmp_1652' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1666 [1/1] (0.00ns)   --->   "%tmp_1653 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_94, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1666 'partselect' 'tmp_1653' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1667 [1/1] (0.00ns)   --->   "%tmp_1654 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_94, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1667 'partselect' 'tmp_1654' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1668 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_31 = load i7 %p_ZL9golden_w1_21_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 1668 'load' 'wt_31' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 1669 [1/1] (0.99ns)   --->   "%xor_ln18_58 = xor i32 %p_read_185, i32 4294967295" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1669 'xor' 'xor_ln18_58' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1670 [1/1] (0.99ns)   --->   "%xor_ln18_85 = xor i31 %trunc_ln18_37, i31 1431655765" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1670 'xor' 'xor_ln18_85' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1671 [1/1] (0.00ns)   --->   "%trunc_ln18_61 = trunc i32 %wt_31" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1671 'trunc' 'trunc_ln18_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1672 [1/1] (0.99ns)   --->   "%xnr_31 = xor i32 %wt_31, i32 %xor_ln18_58" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1672 'xor' 'xnr_31' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1673 [1/1] (0.99ns)   --->   "%xor_ln46_29 = xor i31 %trunc_ln18_61, i31 %xor_ln18_85" [bnn.cpp:46->bnn.cpp:123]   --->   Operation 1673 'xor' 'xor_ln46_29' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1674 [1/1] (0.00ns)   --->   "%tmp_1660 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_29, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1674 'bitselect' 'tmp_1660' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1675 [1/1] (0.00ns)   --->   "%tmp_1661 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_29, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1675 'bitselect' 'tmp_1661' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1676 [1/1] (0.00ns)   --->   "%tmp_1662 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_29, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1676 'bitselect' 'tmp_1662' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1677 [1/1] (0.00ns)   --->   "%tmp_1663 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_29, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1677 'bitselect' 'tmp_1663' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1678 [1/1] (0.00ns)   --->   "%tmp_1664 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_29, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1678 'bitselect' 'tmp_1664' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1679 [1/1] (0.00ns)   --->   "%tmp_1665 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_29, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1679 'bitselect' 'tmp_1665' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1680 [1/1] (0.00ns)   --->   "%tmp_1666 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_29, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1680 'bitselect' 'tmp_1666' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1681 [1/1] (0.00ns)   --->   "%tmp_1667 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_29, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1681 'bitselect' 'tmp_1667' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1682 [1/1] (0.00ns)   --->   "%tmp_1668 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_29, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1682 'bitselect' 'tmp_1668' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1683 [1/1] (0.00ns)   --->   "%tmp_1669 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_29, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1683 'bitselect' 'tmp_1669' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1684 [1/1] (0.00ns)   --->   "%tmp_1670 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_29, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1684 'bitselect' 'tmp_1670' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1685 [1/1] (0.00ns)   --->   "%tmp_1671 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_29, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1685 'bitselect' 'tmp_1671' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1686 [1/1] (0.00ns)   --->   "%tmp_1672 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_29, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1686 'bitselect' 'tmp_1672' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1687 [1/1] (0.00ns)   --->   "%tmp_1673 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_29, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1687 'bitselect' 'tmp_1673' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1688 [1/1] (0.00ns)   --->   "%tmp_1674 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_29, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1688 'bitselect' 'tmp_1674' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1689 [1/1] (0.00ns)   --->   "%trunc_ln8_31 = trunc i31 %xor_ln46_29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1689 'trunc' 'trunc_ln8_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1690 [1/1] (0.00ns)   --->   "%and_ln8_55 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1660, i1 0, i1 %tmp_1661, i1 0, i1 %tmp_1662, i1 0, i1 %tmp_1663, i1 0, i1 %tmp_1664, i1 0, i1 %tmp_1665, i1 0, i1 %tmp_1666, i1 0, i1 %tmp_1667, i1 0, i1 %tmp_1668, i1 0, i1 %tmp_1669, i1 0, i1 %tmp_1670, i1 0, i1 %tmp_1671, i1 0, i1 %tmp_1672, i1 0, i1 %tmp_1673, i1 0, i1 %tmp_1674, i1 0, i1 %trunc_ln8_31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1690 'bitconcatenate' 'and_ln8_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1691 [1/1] (0.00ns)   --->   "%and_ln8_55_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1661, i1 0, i1 %tmp_1662, i1 0, i1 %tmp_1663, i1 0, i1 %tmp_1664, i1 0, i1 %tmp_1665, i1 0, i1 %tmp_1666, i1 0, i1 %tmp_1667, i1 0, i1 %tmp_1668, i1 0, i1 %tmp_1669, i1 0, i1 %tmp_1670, i1 0, i1 %tmp_1671, i1 0, i1 %tmp_1672, i1 0, i1 %tmp_1673, i1 0, i1 %tmp_1674, i1 0, i1 %trunc_ln8_31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1691 'bitconcatenate' 'and_ln8_55_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1692 [1/1] (0.00ns)   --->   "%zext_ln8_164 = zext i29 %and_ln8_55_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1692 'zext' 'zext_ln8_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1693 [1/1] (0.00ns)   --->   "%zext_ln8_64 = zext i31 %and_ln8_55" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1693 'zext' 'zext_ln8_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1694 [1/1] (0.00ns)   --->   "%tmp_1675 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_31, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1694 'bitselect' 'tmp_1675' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1695 [1/1] (0.00ns)   --->   "%tmp_1676 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_31, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1695 'bitselect' 'tmp_1676' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1696 [1/1] (0.00ns)   --->   "%tmp_1677 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_31, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1696 'bitselect' 'tmp_1677' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1697 [1/1] (0.00ns)   --->   "%tmp_1678 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_31, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1697 'bitselect' 'tmp_1678' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1698 [1/1] (0.00ns)   --->   "%tmp_1679 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_31, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1698 'bitselect' 'tmp_1679' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1699 [1/1] (0.00ns)   --->   "%tmp_1680 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_31, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1699 'bitselect' 'tmp_1680' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1700 [1/1] (0.00ns)   --->   "%tmp_1681 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_31, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1700 'bitselect' 'tmp_1681' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1701 [1/1] (0.00ns)   --->   "%tmp_1682 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_31, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1701 'bitselect' 'tmp_1682' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1702 [1/1] (0.00ns)   --->   "%tmp_1683 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_31, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1702 'bitselect' 'tmp_1683' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1703 [1/1] (0.00ns)   --->   "%tmp_1684 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_31, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1703 'bitselect' 'tmp_1684' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1704 [1/1] (0.00ns)   --->   "%tmp_1685 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_31, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1704 'bitselect' 'tmp_1685' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1705 [1/1] (0.00ns)   --->   "%tmp_1686 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_31, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1705 'bitselect' 'tmp_1686' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1706 [1/1] (0.00ns)   --->   "%tmp_1687 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_31, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1706 'bitselect' 'tmp_1687' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1707 [1/1] (0.00ns)   --->   "%tmp_1688 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_31, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1707 'bitselect' 'tmp_1688' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1708 [1/1] (0.00ns)   --->   "%tmp_1689 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_31, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1708 'bitselect' 'tmp_1689' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1709 [1/1] (0.00ns)   --->   "%tmp_1690 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_31, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1709 'bitselect' 'tmp_1690' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1710 [1/1] (0.00ns)   --->   "%and_ln8_56 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1675, i1 0, i1 %tmp_1676, i1 0, i1 %tmp_1677, i1 0, i1 %tmp_1678, i1 0, i1 %tmp_1679, i1 0, i1 %tmp_1680, i1 0, i1 %tmp_1681, i1 0, i1 %tmp_1682, i1 0, i1 %tmp_1683, i1 0, i1 %tmp_1684, i1 0, i1 %tmp_1685, i1 0, i1 %tmp_1686, i1 0, i1 %tmp_1687, i1 0, i1 %tmp_1688, i1 0, i1 %tmp_1689, i1 0, i1 %tmp_1690" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1710 'bitconcatenate' 'and_ln8_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1711 [1/1] (0.00ns)   --->   "%and_ln8_56_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1676, i1 0, i1 %tmp_1677, i1 0, i1 %tmp_1678, i1 0, i1 %tmp_1679, i1 0, i1 %tmp_1680, i1 0, i1 %tmp_1681, i1 0, i1 %tmp_1682, i1 0, i1 %tmp_1683, i1 0, i1 %tmp_1684, i1 0, i1 %tmp_1685, i1 0, i1 %tmp_1686, i1 0, i1 %tmp_1687, i1 0, i1 %tmp_1688, i1 0, i1 %tmp_1689, i1 0, i1 %tmp_1690" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1711 'bitconcatenate' 'and_ln8_56_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1712 [1/1] (0.00ns)   --->   "%zext_ln8_165 = zext i29 %and_ln8_56_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1712 'zext' 'zext_ln8_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1713 [1/1] (0.00ns)   --->   "%zext_ln8_65 = zext i31 %and_ln8_56" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1713 'zext' 'zext_ln8_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1714 [1/1] (2.46ns)   --->   "%add_ln8_97 = add i29 %and_ln8_56_cast1, i29 %and_ln8_55_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1714 'add' 'add_ln8_97' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1715 [1/1] (2.46ns)   --->   "%add_ln8_98 = add i30 %zext_ln8_165, i30 %zext_ln8_164" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1715 'add' 'add_ln8_98' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1716 [1/1] (2.52ns)   --->   "%s0_31 = add i32 %zext_ln8_65, i32 %zext_ln8_64" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1716 'add' 's0_31' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1717 [1/1] (0.00ns)   --->   "%tmp_1691 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_98, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1717 'partselect' 'tmp_1691' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1718 [1/1] (0.00ns)   --->   "%tmp_1692 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_97, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1718 'partselect' 'tmp_1692' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1719 [1/1] (0.00ns)   --->   "%tmp_1693 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_97, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1719 'partselect' 'tmp_1693' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1720 [1/1] (0.00ns)   --->   "%tmp_1694 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_97, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1720 'partselect' 'tmp_1694' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1721 [1/1] (0.00ns)   --->   "%tmp_1695 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_97, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1721 'partselect' 'tmp_1695' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1722 [1/1] (0.00ns)   --->   "%tmp_1696 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_97, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1722 'partselect' 'tmp_1696' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1723 [1/1] (0.00ns)   --->   "%tmp_1697 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_97, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1723 'partselect' 'tmp_1697' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1724 [1/1] (0.00ns)   --->   "%trunc_ln9_31 = trunc i29 %add_ln8_97" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1724 'trunc' 'trunc_ln9_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1725 [1/1] (0.00ns)   --->   "%tmp_1698 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_31, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1725 'partselect' 'tmp_1698' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1726 [1/1] (0.00ns)   --->   "%tmp_1699 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_97, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1726 'partselect' 'tmp_1699' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1727 [1/1] (0.00ns)   --->   "%tmp_1700 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_97, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1727 'partselect' 'tmp_1700' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1728 [1/1] (0.00ns)   --->   "%tmp_1701 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_97, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1728 'partselect' 'tmp_1701' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1729 [1/1] (0.00ns)   --->   "%tmp_1702 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_97, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1729 'partselect' 'tmp_1702' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1730 [1/1] (0.00ns)   --->   "%tmp_1703 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_97, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1730 'partselect' 'tmp_1703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1731 [1/1] (0.00ns)   --->   "%tmp_1704 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_97, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1731 'partselect' 'tmp_1704' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1732 [1/1] (0.00ns)   --->   "%tmp_1705 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_97, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1732 'partselect' 'tmp_1705' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1733 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_32 = load i7 %p_ZL9golden_w1_22_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 1733 'load' 'wt_32' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 1734 [1/1] (0.99ns)   --->   "%xor_ln18_60 = xor i32 %p_read_184, i32 4294967295" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1734 'xor' 'xor_ln18_60' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1735 [1/1] (0.99ns)   --->   "%xor_ln18_87 = xor i31 %trunc_ln18_38, i31 1431655765" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1735 'xor' 'xor_ln18_87' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1736 [1/1] (0.00ns)   --->   "%trunc_ln18_62 = trunc i32 %wt_32" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1736 'trunc' 'trunc_ln18_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1737 [1/1] (0.99ns)   --->   "%xnr_32 = xor i32 %wt_32, i32 %xor_ln18_60" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1737 'xor' 'xnr_32' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1738 [1/1] (0.99ns)   --->   "%xor_ln46_30 = xor i31 %trunc_ln18_62, i31 %xor_ln18_87" [bnn.cpp:46->bnn.cpp:123]   --->   Operation 1738 'xor' 'xor_ln46_30' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1739 [1/1] (0.00ns)   --->   "%tmp_1711 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_30, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1739 'bitselect' 'tmp_1711' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1740 [1/1] (0.00ns)   --->   "%tmp_1712 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_30, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1740 'bitselect' 'tmp_1712' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1741 [1/1] (0.00ns)   --->   "%tmp_1713 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_30, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1741 'bitselect' 'tmp_1713' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1742 [1/1] (0.00ns)   --->   "%tmp_1714 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_30, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1742 'bitselect' 'tmp_1714' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1743 [1/1] (0.00ns)   --->   "%tmp_1715 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_30, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1743 'bitselect' 'tmp_1715' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1744 [1/1] (0.00ns)   --->   "%tmp_1716 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_30, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1744 'bitselect' 'tmp_1716' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1745 [1/1] (0.00ns)   --->   "%tmp_1717 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_30, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1745 'bitselect' 'tmp_1717' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1746 [1/1] (0.00ns)   --->   "%tmp_1718 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_30, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1746 'bitselect' 'tmp_1718' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1747 [1/1] (0.00ns)   --->   "%tmp_1719 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_30, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1747 'bitselect' 'tmp_1719' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1748 [1/1] (0.00ns)   --->   "%tmp_1720 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_30, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1748 'bitselect' 'tmp_1720' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1749 [1/1] (0.00ns)   --->   "%tmp_1721 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_30, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1749 'bitselect' 'tmp_1721' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1750 [1/1] (0.00ns)   --->   "%tmp_1722 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_30, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1750 'bitselect' 'tmp_1722' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1751 [1/1] (0.00ns)   --->   "%tmp_1723 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_30, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1751 'bitselect' 'tmp_1723' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1752 [1/1] (0.00ns)   --->   "%tmp_1724 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_30, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1752 'bitselect' 'tmp_1724' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1753 [1/1] (0.00ns)   --->   "%tmp_1725 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_30, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1753 'bitselect' 'tmp_1725' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1754 [1/1] (0.00ns)   --->   "%trunc_ln8_32 = trunc i31 %xor_ln46_30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1754 'trunc' 'trunc_ln8_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1755 [1/1] (0.00ns)   --->   "%and_ln8_57 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1711, i1 0, i1 %tmp_1712, i1 0, i1 %tmp_1713, i1 0, i1 %tmp_1714, i1 0, i1 %tmp_1715, i1 0, i1 %tmp_1716, i1 0, i1 %tmp_1717, i1 0, i1 %tmp_1718, i1 0, i1 %tmp_1719, i1 0, i1 %tmp_1720, i1 0, i1 %tmp_1721, i1 0, i1 %tmp_1722, i1 0, i1 %tmp_1723, i1 0, i1 %tmp_1724, i1 0, i1 %tmp_1725, i1 0, i1 %trunc_ln8_32" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1755 'bitconcatenate' 'and_ln8_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1756 [1/1] (0.00ns)   --->   "%and_ln8_57_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1712, i1 0, i1 %tmp_1713, i1 0, i1 %tmp_1714, i1 0, i1 %tmp_1715, i1 0, i1 %tmp_1716, i1 0, i1 %tmp_1717, i1 0, i1 %tmp_1718, i1 0, i1 %tmp_1719, i1 0, i1 %tmp_1720, i1 0, i1 %tmp_1721, i1 0, i1 %tmp_1722, i1 0, i1 %tmp_1723, i1 0, i1 %tmp_1724, i1 0, i1 %tmp_1725, i1 0, i1 %trunc_ln8_32" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1756 'bitconcatenate' 'and_ln8_57_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1757 [1/1] (0.00ns)   --->   "%zext_ln8_166 = zext i29 %and_ln8_57_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1757 'zext' 'zext_ln8_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1758 [1/1] (0.00ns)   --->   "%zext_ln8_66 = zext i31 %and_ln8_57" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1758 'zext' 'zext_ln8_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1759 [1/1] (0.00ns)   --->   "%tmp_1726 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_32, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1759 'bitselect' 'tmp_1726' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1760 [1/1] (0.00ns)   --->   "%tmp_1727 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_32, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1760 'bitselect' 'tmp_1727' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1761 [1/1] (0.00ns)   --->   "%tmp_1728 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_32, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1761 'bitselect' 'tmp_1728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1762 [1/1] (0.00ns)   --->   "%tmp_1729 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_32, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1762 'bitselect' 'tmp_1729' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1763 [1/1] (0.00ns)   --->   "%tmp_1730 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_32, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1763 'bitselect' 'tmp_1730' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1764 [1/1] (0.00ns)   --->   "%tmp_1731 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_32, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1764 'bitselect' 'tmp_1731' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1765 [1/1] (0.00ns)   --->   "%tmp_1732 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_32, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1765 'bitselect' 'tmp_1732' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1766 [1/1] (0.00ns)   --->   "%tmp_1733 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_32, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1766 'bitselect' 'tmp_1733' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1767 [1/1] (0.00ns)   --->   "%tmp_1734 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_32, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1767 'bitselect' 'tmp_1734' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1768 [1/1] (0.00ns)   --->   "%tmp_1735 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_32, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1768 'bitselect' 'tmp_1735' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1769 [1/1] (0.00ns)   --->   "%tmp_1736 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_32, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1769 'bitselect' 'tmp_1736' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1770 [1/1] (0.00ns)   --->   "%tmp_1737 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_32, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1770 'bitselect' 'tmp_1737' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1771 [1/1] (0.00ns)   --->   "%tmp_1738 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_32, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1771 'bitselect' 'tmp_1738' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1772 [1/1] (0.00ns)   --->   "%tmp_1739 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_32, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1772 'bitselect' 'tmp_1739' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1773 [1/1] (0.00ns)   --->   "%tmp_1740 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_32, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1773 'bitselect' 'tmp_1740' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1774 [1/1] (0.00ns)   --->   "%tmp_1741 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_32, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1774 'bitselect' 'tmp_1741' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1775 [1/1] (0.00ns)   --->   "%and_ln8_58 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1726, i1 0, i1 %tmp_1727, i1 0, i1 %tmp_1728, i1 0, i1 %tmp_1729, i1 0, i1 %tmp_1730, i1 0, i1 %tmp_1731, i1 0, i1 %tmp_1732, i1 0, i1 %tmp_1733, i1 0, i1 %tmp_1734, i1 0, i1 %tmp_1735, i1 0, i1 %tmp_1736, i1 0, i1 %tmp_1737, i1 0, i1 %tmp_1738, i1 0, i1 %tmp_1739, i1 0, i1 %tmp_1740, i1 0, i1 %tmp_1741" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1775 'bitconcatenate' 'and_ln8_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1776 [1/1] (0.00ns)   --->   "%and_ln8_58_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1727, i1 0, i1 %tmp_1728, i1 0, i1 %tmp_1729, i1 0, i1 %tmp_1730, i1 0, i1 %tmp_1731, i1 0, i1 %tmp_1732, i1 0, i1 %tmp_1733, i1 0, i1 %tmp_1734, i1 0, i1 %tmp_1735, i1 0, i1 %tmp_1736, i1 0, i1 %tmp_1737, i1 0, i1 %tmp_1738, i1 0, i1 %tmp_1739, i1 0, i1 %tmp_1740, i1 0, i1 %tmp_1741" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1776 'bitconcatenate' 'and_ln8_58_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1777 [1/1] (0.00ns)   --->   "%zext_ln8_167 = zext i29 %and_ln8_58_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1777 'zext' 'zext_ln8_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1778 [1/1] (0.00ns)   --->   "%zext_ln8_67 = zext i31 %and_ln8_58" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1778 'zext' 'zext_ln8_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1779 [1/1] (2.46ns)   --->   "%add_ln8_100 = add i29 %and_ln8_58_cast1, i29 %and_ln8_57_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1779 'add' 'add_ln8_100' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1780 [1/1] (2.46ns)   --->   "%add_ln8_101 = add i30 %zext_ln8_167, i30 %zext_ln8_166" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1780 'add' 'add_ln8_101' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1781 [1/1] (2.52ns)   --->   "%s0_32 = add i32 %zext_ln8_67, i32 %zext_ln8_66" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1781 'add' 's0_32' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1782 [1/1] (0.00ns)   --->   "%tmp_1742 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_101, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1782 'partselect' 'tmp_1742' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1783 [1/1] (0.00ns)   --->   "%tmp_1743 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_100, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1783 'partselect' 'tmp_1743' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1784 [1/1] (0.00ns)   --->   "%tmp_1744 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_100, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1784 'partselect' 'tmp_1744' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1785 [1/1] (0.00ns)   --->   "%tmp_1745 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_100, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1785 'partselect' 'tmp_1745' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1786 [1/1] (0.00ns)   --->   "%tmp_1746 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_100, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1786 'partselect' 'tmp_1746' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1787 [1/1] (0.00ns)   --->   "%tmp_1747 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_100, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1787 'partselect' 'tmp_1747' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1788 [1/1] (0.00ns)   --->   "%tmp_1748 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_100, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1788 'partselect' 'tmp_1748' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1789 [1/1] (0.00ns)   --->   "%trunc_ln9_32 = trunc i29 %add_ln8_100" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1789 'trunc' 'trunc_ln9_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1790 [1/1] (0.00ns)   --->   "%tmp_1749 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_32, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1790 'partselect' 'tmp_1749' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1791 [1/1] (0.00ns)   --->   "%tmp_1750 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_100, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1791 'partselect' 'tmp_1750' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1792 [1/1] (0.00ns)   --->   "%tmp_1751 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_100, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1792 'partselect' 'tmp_1751' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1793 [1/1] (0.00ns)   --->   "%tmp_1752 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_100, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1793 'partselect' 'tmp_1752' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1794 [1/1] (0.00ns)   --->   "%tmp_1753 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_100, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1794 'partselect' 'tmp_1753' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1795 [1/1] (0.00ns)   --->   "%tmp_1754 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_100, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1795 'partselect' 'tmp_1754' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1796 [1/1] (0.00ns)   --->   "%tmp_1755 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_100, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1796 'partselect' 'tmp_1755' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1797 [1/1] (0.00ns)   --->   "%tmp_1756 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_100, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1797 'partselect' 'tmp_1756' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1798 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_33 = load i7 %p_ZL9golden_w1_23_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 1798 'load' 'wt_33' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 1799 [1/1] (0.99ns)   --->   "%xor_ln18_62 = xor i32 %p_read_183, i32 4294967295" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1799 'xor' 'xor_ln18_62' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1800 [1/1] (0.99ns)   --->   "%xor_ln18_89 = xor i31 %trunc_ln18_39, i31 1431655765" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1800 'xor' 'xor_ln18_89' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1801 [1/1] (0.00ns)   --->   "%trunc_ln18_63 = trunc i32 %wt_33" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1801 'trunc' 'trunc_ln18_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1802 [1/1] (0.99ns)   --->   "%xnr_33 = xor i32 %wt_33, i32 %xor_ln18_62" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1802 'xor' 'xnr_33' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1803 [1/1] (0.99ns)   --->   "%xor_ln46_31 = xor i31 %trunc_ln18_63, i31 %xor_ln18_89" [bnn.cpp:46->bnn.cpp:123]   --->   Operation 1803 'xor' 'xor_ln46_31' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1804 [1/1] (0.00ns)   --->   "%tmp_1762 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_31, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1804 'bitselect' 'tmp_1762' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1805 [1/1] (0.00ns)   --->   "%tmp_1763 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_31, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1805 'bitselect' 'tmp_1763' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1806 [1/1] (0.00ns)   --->   "%tmp_1764 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_31, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1806 'bitselect' 'tmp_1764' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1807 [1/1] (0.00ns)   --->   "%tmp_1765 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_31, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1807 'bitselect' 'tmp_1765' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1808 [1/1] (0.00ns)   --->   "%tmp_1766 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_31, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1808 'bitselect' 'tmp_1766' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1809 [1/1] (0.00ns)   --->   "%tmp_1767 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_31, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1809 'bitselect' 'tmp_1767' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1810 [1/1] (0.00ns)   --->   "%tmp_1768 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_31, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1810 'bitselect' 'tmp_1768' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1811 [1/1] (0.00ns)   --->   "%tmp_1769 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_31, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1811 'bitselect' 'tmp_1769' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1812 [1/1] (0.00ns)   --->   "%tmp_1770 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_31, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1812 'bitselect' 'tmp_1770' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1813 [1/1] (0.00ns)   --->   "%tmp_1771 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_31, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1813 'bitselect' 'tmp_1771' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1814 [1/1] (0.00ns)   --->   "%tmp_1772 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_31, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1814 'bitselect' 'tmp_1772' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1815 [1/1] (0.00ns)   --->   "%tmp_1773 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_31, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1815 'bitselect' 'tmp_1773' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1816 [1/1] (0.00ns)   --->   "%tmp_1774 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_31, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1816 'bitselect' 'tmp_1774' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1817 [1/1] (0.00ns)   --->   "%tmp_1775 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_31, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1817 'bitselect' 'tmp_1775' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1818 [1/1] (0.00ns)   --->   "%tmp_1776 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln46_31, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1818 'bitselect' 'tmp_1776' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1819 [1/1] (0.00ns)   --->   "%trunc_ln8_33 = trunc i31 %xor_ln46_31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1819 'trunc' 'trunc_ln8_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1820 [1/1] (0.00ns)   --->   "%and_ln8_59 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1762, i1 0, i1 %tmp_1763, i1 0, i1 %tmp_1764, i1 0, i1 %tmp_1765, i1 0, i1 %tmp_1766, i1 0, i1 %tmp_1767, i1 0, i1 %tmp_1768, i1 0, i1 %tmp_1769, i1 0, i1 %tmp_1770, i1 0, i1 %tmp_1771, i1 0, i1 %tmp_1772, i1 0, i1 %tmp_1773, i1 0, i1 %tmp_1774, i1 0, i1 %tmp_1775, i1 0, i1 %tmp_1776, i1 0, i1 %trunc_ln8_33" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1820 'bitconcatenate' 'and_ln8_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1821 [1/1] (0.00ns)   --->   "%and_ln8_59_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1763, i1 0, i1 %tmp_1764, i1 0, i1 %tmp_1765, i1 0, i1 %tmp_1766, i1 0, i1 %tmp_1767, i1 0, i1 %tmp_1768, i1 0, i1 %tmp_1769, i1 0, i1 %tmp_1770, i1 0, i1 %tmp_1771, i1 0, i1 %tmp_1772, i1 0, i1 %tmp_1773, i1 0, i1 %tmp_1774, i1 0, i1 %tmp_1775, i1 0, i1 %tmp_1776, i1 0, i1 %trunc_ln8_33" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1821 'bitconcatenate' 'and_ln8_59_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1822 [1/1] (0.00ns)   --->   "%zext_ln8_168 = zext i29 %and_ln8_59_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1822 'zext' 'zext_ln8_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1823 [1/1] (0.00ns)   --->   "%zext_ln8_68 = zext i31 %and_ln8_59" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1823 'zext' 'zext_ln8_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1824 [1/1] (0.00ns)   --->   "%tmp_1777 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_33, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1824 'bitselect' 'tmp_1777' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1825 [1/1] (0.00ns)   --->   "%tmp_1778 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_33, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1825 'bitselect' 'tmp_1778' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1826 [1/1] (0.00ns)   --->   "%tmp_1779 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_33, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1826 'bitselect' 'tmp_1779' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1827 [1/1] (0.00ns)   --->   "%tmp_1780 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_33, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1827 'bitselect' 'tmp_1780' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1828 [1/1] (0.00ns)   --->   "%tmp_1781 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_33, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1828 'bitselect' 'tmp_1781' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1829 [1/1] (0.00ns)   --->   "%tmp_1782 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_33, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1829 'bitselect' 'tmp_1782' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1830 [1/1] (0.00ns)   --->   "%tmp_1783 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_33, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1830 'bitselect' 'tmp_1783' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1831 [1/1] (0.00ns)   --->   "%tmp_1784 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_33, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1831 'bitselect' 'tmp_1784' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1832 [1/1] (0.00ns)   --->   "%tmp_1785 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_33, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1832 'bitselect' 'tmp_1785' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1833 [1/1] (0.00ns)   --->   "%tmp_1786 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_33, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1833 'bitselect' 'tmp_1786' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1834 [1/1] (0.00ns)   --->   "%tmp_1787 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_33, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1834 'bitselect' 'tmp_1787' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1835 [1/1] (0.00ns)   --->   "%tmp_1788 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_33, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1835 'bitselect' 'tmp_1788' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1836 [1/1] (0.00ns)   --->   "%tmp_1789 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_33, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1836 'bitselect' 'tmp_1789' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1837 [1/1] (0.00ns)   --->   "%tmp_1790 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_33, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1837 'bitselect' 'tmp_1790' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1838 [1/1] (0.00ns)   --->   "%tmp_1791 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_33, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1838 'bitselect' 'tmp_1791' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1839 [1/1] (0.00ns)   --->   "%tmp_1792 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_33, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1839 'bitselect' 'tmp_1792' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1840 [1/1] (0.00ns)   --->   "%and_ln8_60 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1777, i1 0, i1 %tmp_1778, i1 0, i1 %tmp_1779, i1 0, i1 %tmp_1780, i1 0, i1 %tmp_1781, i1 0, i1 %tmp_1782, i1 0, i1 %tmp_1783, i1 0, i1 %tmp_1784, i1 0, i1 %tmp_1785, i1 0, i1 %tmp_1786, i1 0, i1 %tmp_1787, i1 0, i1 %tmp_1788, i1 0, i1 %tmp_1789, i1 0, i1 %tmp_1790, i1 0, i1 %tmp_1791, i1 0, i1 %tmp_1792" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1840 'bitconcatenate' 'and_ln8_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1841 [1/1] (0.00ns)   --->   "%and_ln8_60_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1778, i1 0, i1 %tmp_1779, i1 0, i1 %tmp_1780, i1 0, i1 %tmp_1781, i1 0, i1 %tmp_1782, i1 0, i1 %tmp_1783, i1 0, i1 %tmp_1784, i1 0, i1 %tmp_1785, i1 0, i1 %tmp_1786, i1 0, i1 %tmp_1787, i1 0, i1 %tmp_1788, i1 0, i1 %tmp_1789, i1 0, i1 %tmp_1790, i1 0, i1 %tmp_1791, i1 0, i1 %tmp_1792" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1841 'bitconcatenate' 'and_ln8_60_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1842 [1/1] (0.00ns)   --->   "%zext_ln8_169 = zext i29 %and_ln8_60_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1842 'zext' 'zext_ln8_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1843 [1/1] (0.00ns)   --->   "%zext_ln8_69 = zext i31 %and_ln8_60" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1843 'zext' 'zext_ln8_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1844 [1/1] (2.46ns)   --->   "%add_ln8_103 = add i29 %and_ln8_60_cast1, i29 %and_ln8_59_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1844 'add' 'add_ln8_103' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1845 [1/1] (2.46ns)   --->   "%add_ln8_104 = add i30 %zext_ln8_169, i30 %zext_ln8_168" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1845 'add' 'add_ln8_104' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1846 [1/1] (2.52ns)   --->   "%s0_33 = add i32 %zext_ln8_69, i32 %zext_ln8_68" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1846 'add' 's0_33' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1847 [1/1] (0.00ns)   --->   "%tmp_1793 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_104, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1847 'partselect' 'tmp_1793' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1848 [1/1] (0.00ns)   --->   "%tmp_1794 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_103, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1848 'partselect' 'tmp_1794' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1849 [1/1] (0.00ns)   --->   "%tmp_1795 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_103, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1849 'partselect' 'tmp_1795' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1850 [1/1] (0.00ns)   --->   "%tmp_1796 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_103, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1850 'partselect' 'tmp_1796' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1851 [1/1] (0.00ns)   --->   "%tmp_1797 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_103, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1851 'partselect' 'tmp_1797' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1852 [1/1] (0.00ns)   --->   "%tmp_1798 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_103, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1852 'partselect' 'tmp_1798' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1853 [1/1] (0.00ns)   --->   "%tmp_1799 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_103, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1853 'partselect' 'tmp_1799' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1854 [1/1] (0.00ns)   --->   "%trunc_ln9_33 = trunc i29 %add_ln8_103" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1854 'trunc' 'trunc_ln9_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1855 [1/1] (0.00ns)   --->   "%tmp_1800 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_33, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1855 'partselect' 'tmp_1800' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1856 [1/1] (0.00ns)   --->   "%tmp_1801 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_103, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1856 'partselect' 'tmp_1801' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1857 [1/1] (0.00ns)   --->   "%tmp_1802 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_103, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1857 'partselect' 'tmp_1802' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1858 [1/1] (0.00ns)   --->   "%tmp_1803 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_103, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1858 'partselect' 'tmp_1803' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1859 [1/1] (0.00ns)   --->   "%tmp_1804 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_103, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1859 'partselect' 'tmp_1804' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1860 [1/1] (0.00ns)   --->   "%tmp_1805 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_103, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1860 'partselect' 'tmp_1805' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1861 [1/1] (0.00ns)   --->   "%tmp_1806 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_103, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1861 'partselect' 'tmp_1806' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1862 [1/1] (0.00ns)   --->   "%tmp_1807 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_103, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1862 'partselect' 'tmp_1807' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1863 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_34 = load i7 %p_ZL9golden_w1_24_addr" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 1863 'load' 'wt_34' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 1864 [1/1] (0.00ns)   --->   "%trunc_ln53_1 = trunc i32 %wt_34" [bnn.cpp:53->bnn.cpp:123]   --->   Operation 1864 'trunc' 'trunc_ln53_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1865 [1/1] (0.99ns)   --->   "%xor_ln53 = xor i32 %wt_34, i32 %p_read_182" [bnn.cpp:53->bnn.cpp:123]   --->   Operation 1865 'xor' 'xor_ln53' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1866 [1/1] (0.99ns)   --->   "%xor_ln53_1 = xor i31 %trunc_ln53_1, i31 %trunc_ln53" [bnn.cpp:53->bnn.cpp:123]   --->   Operation 1866 'xor' 'xor_ln53_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1867 [1/1] (0.00ns)   --->   "%tmp_1813 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln53_1, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1867 'bitselect' 'tmp_1813' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1868 [1/1] (0.00ns)   --->   "%tmp_1814 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln53_1, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1868 'bitselect' 'tmp_1814' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1869 [1/1] (0.00ns)   --->   "%tmp_1815 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln53_1, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1869 'bitselect' 'tmp_1815' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1870 [1/1] (0.00ns)   --->   "%tmp_1816 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln53_1, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1870 'bitselect' 'tmp_1816' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1871 [1/1] (0.00ns)   --->   "%tmp_1817 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln53_1, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1871 'bitselect' 'tmp_1817' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1872 [1/1] (0.00ns)   --->   "%tmp_1818 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln53_1, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1872 'bitselect' 'tmp_1818' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1873 [1/1] (0.00ns)   --->   "%tmp_1819 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln53_1, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1873 'bitselect' 'tmp_1819' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1874 [1/1] (0.00ns)   --->   "%tmp_1820 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln53_1, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1874 'bitselect' 'tmp_1820' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1875 [1/1] (0.00ns)   --->   "%tmp_1821 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xor_ln53, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1875 'bitselect' 'tmp_1821' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1876 [1/1] (0.00ns)   --->   "%tmp_1822 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xor_ln53, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1876 'bitselect' 'tmp_1822' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1877 [1/1] (0.00ns)   --->   "%tmp_1823 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xor_ln53, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1877 'bitselect' 'tmp_1823' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1878 [1/1] (0.00ns)   --->   "%tmp_1824 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xor_ln53, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1878 'bitselect' 'tmp_1824' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1879 [1/1] (0.00ns)   --->   "%tmp_1825 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xor_ln53, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1879 'bitselect' 'tmp_1825' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1880 [1/1] (0.00ns)   --->   "%tmp_1826 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xor_ln53, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1880 'bitselect' 'tmp_1826' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1881 [1/1] (0.00ns)   --->   "%tmp_1827 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xor_ln53, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1881 'bitselect' 'tmp_1827' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1882 [1/1] (0.00ns)   --->   "%tmp_1828 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xor_ln53, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1882 'bitselect' 'tmp_1828' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1883 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_35 = load i7 %p_ZL9golden_w1_0_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 1883 'load' 'wt_35' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 1884 [1/1] (0.00ns)   --->   "%trunc_ln18_64 = trunc i32 %wt_35" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1884 'trunc' 'trunc_ln18_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1885 [1/1] (0.99ns)   --->   "%xnr_34 = xor i32 %wt_35, i32 %xor_ln18" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1885 'xor' 'xnr_34' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1886 [1/1] (0.99ns)   --->   "%xor_ln8_3 = xor i31 %trunc_ln18_64, i31 %xor_ln18_23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1886 'xor' 'xor_ln8_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1887 [1/1] (0.00ns)   --->   "%tmp_1842 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_3, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1887 'bitselect' 'tmp_1842' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1888 [1/1] (0.00ns)   --->   "%tmp_1843 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_3, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1888 'bitselect' 'tmp_1843' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1889 [1/1] (0.00ns)   --->   "%tmp_1844 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_3, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1889 'bitselect' 'tmp_1844' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1890 [1/1] (0.00ns)   --->   "%tmp_1845 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_3, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1890 'bitselect' 'tmp_1845' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1891 [1/1] (0.00ns)   --->   "%tmp_1846 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_3, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1891 'bitselect' 'tmp_1846' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1892 [1/1] (0.00ns)   --->   "%tmp_1847 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_3, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1892 'bitselect' 'tmp_1847' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1893 [1/1] (0.00ns)   --->   "%tmp_1848 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_3, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1893 'bitselect' 'tmp_1848' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1894 [1/1] (0.00ns)   --->   "%tmp_1849 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_3, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1894 'bitselect' 'tmp_1849' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1895 [1/1] (0.00ns)   --->   "%tmp_1850 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_3, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1895 'bitselect' 'tmp_1850' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1896 [1/1] (0.00ns)   --->   "%tmp_1851 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_3, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1896 'bitselect' 'tmp_1851' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1897 [1/1] (0.00ns)   --->   "%tmp_1852 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_3, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1897 'bitselect' 'tmp_1852' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1898 [1/1] (0.00ns)   --->   "%tmp_1853 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_3, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1898 'bitselect' 'tmp_1853' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1899 [1/1] (0.00ns)   --->   "%tmp_1854 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_3, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1899 'bitselect' 'tmp_1854' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1900 [1/1] (0.00ns)   --->   "%tmp_1855 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_3, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1900 'bitselect' 'tmp_1855' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1901 [1/1] (0.00ns)   --->   "%tmp_1856 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_3, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1901 'bitselect' 'tmp_1856' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1902 [1/1] (0.00ns)   --->   "%trunc_ln8_36 = trunc i31 %xor_ln8_3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1902 'trunc' 'trunc_ln8_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1903 [1/1] (0.00ns)   --->   "%and_ln8_63 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1842, i1 0, i1 %tmp_1843, i1 0, i1 %tmp_1844, i1 0, i1 %tmp_1845, i1 0, i1 %tmp_1846, i1 0, i1 %tmp_1847, i1 0, i1 %tmp_1848, i1 0, i1 %tmp_1849, i1 0, i1 %tmp_1850, i1 0, i1 %tmp_1851, i1 0, i1 %tmp_1852, i1 0, i1 %tmp_1853, i1 0, i1 %tmp_1854, i1 0, i1 %tmp_1855, i1 0, i1 %tmp_1856, i1 0, i1 %trunc_ln8_36" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1903 'bitconcatenate' 'and_ln8_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1904 [1/1] (0.00ns)   --->   "%and_ln8_63_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1843, i1 0, i1 %tmp_1844, i1 0, i1 %tmp_1845, i1 0, i1 %tmp_1846, i1 0, i1 %tmp_1847, i1 0, i1 %tmp_1848, i1 0, i1 %tmp_1849, i1 0, i1 %tmp_1850, i1 0, i1 %tmp_1851, i1 0, i1 %tmp_1852, i1 0, i1 %tmp_1853, i1 0, i1 %tmp_1854, i1 0, i1 %tmp_1855, i1 0, i1 %tmp_1856, i1 0, i1 %trunc_ln8_36" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1904 'bitconcatenate' 'and_ln8_63_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1905 [1/1] (0.00ns)   --->   "%zext_ln8_170 = zext i29 %and_ln8_63_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1905 'zext' 'zext_ln8_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1906 [1/1] (0.00ns)   --->   "%zext_ln8_72 = zext i31 %and_ln8_63" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1906 'zext' 'zext_ln8_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1907 [1/1] (0.00ns)   --->   "%tmp_1857 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_34, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1907 'bitselect' 'tmp_1857' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1908 [1/1] (0.00ns)   --->   "%tmp_1858 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_34, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1908 'bitselect' 'tmp_1858' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1909 [1/1] (0.00ns)   --->   "%tmp_1859 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_34, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1909 'bitselect' 'tmp_1859' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1910 [1/1] (0.00ns)   --->   "%tmp_1860 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_34, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1910 'bitselect' 'tmp_1860' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1911 [1/1] (0.00ns)   --->   "%tmp_1861 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_34, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1911 'bitselect' 'tmp_1861' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1912 [1/1] (0.00ns)   --->   "%tmp_1862 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_34, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1912 'bitselect' 'tmp_1862' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1913 [1/1] (0.00ns)   --->   "%tmp_1863 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_34, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1913 'bitselect' 'tmp_1863' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1914 [1/1] (0.00ns)   --->   "%tmp_1864 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_34, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1914 'bitselect' 'tmp_1864' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1915 [1/1] (0.00ns)   --->   "%tmp_1865 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_34, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1915 'bitselect' 'tmp_1865' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1916 [1/1] (0.00ns)   --->   "%tmp_1866 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_34, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1916 'bitselect' 'tmp_1866' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1917 [1/1] (0.00ns)   --->   "%tmp_1867 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_34, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1917 'bitselect' 'tmp_1867' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1918 [1/1] (0.00ns)   --->   "%tmp_1868 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_34, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1918 'bitselect' 'tmp_1868' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1919 [1/1] (0.00ns)   --->   "%tmp_1869 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_34, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1919 'bitselect' 'tmp_1869' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1920 [1/1] (0.00ns)   --->   "%tmp_1870 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_34, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1920 'bitselect' 'tmp_1870' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1921 [1/1] (0.00ns)   --->   "%tmp_1871 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_34, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1921 'bitselect' 'tmp_1871' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1922 [1/1] (0.00ns)   --->   "%tmp_1872 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_34, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1922 'bitselect' 'tmp_1872' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1923 [1/1] (0.00ns)   --->   "%and_ln8_64 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1857, i1 0, i1 %tmp_1858, i1 0, i1 %tmp_1859, i1 0, i1 %tmp_1860, i1 0, i1 %tmp_1861, i1 0, i1 %tmp_1862, i1 0, i1 %tmp_1863, i1 0, i1 %tmp_1864, i1 0, i1 %tmp_1865, i1 0, i1 %tmp_1866, i1 0, i1 %tmp_1867, i1 0, i1 %tmp_1868, i1 0, i1 %tmp_1869, i1 0, i1 %tmp_1870, i1 0, i1 %tmp_1871, i1 0, i1 %tmp_1872" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1923 'bitconcatenate' 'and_ln8_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1924 [1/1] (0.00ns)   --->   "%and_ln8_64_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1858, i1 0, i1 %tmp_1859, i1 0, i1 %tmp_1860, i1 0, i1 %tmp_1861, i1 0, i1 %tmp_1862, i1 0, i1 %tmp_1863, i1 0, i1 %tmp_1864, i1 0, i1 %tmp_1865, i1 0, i1 %tmp_1866, i1 0, i1 %tmp_1867, i1 0, i1 %tmp_1868, i1 0, i1 %tmp_1869, i1 0, i1 %tmp_1870, i1 0, i1 %tmp_1871, i1 0, i1 %tmp_1872" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1924 'bitconcatenate' 'and_ln8_64_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1925 [1/1] (0.00ns)   --->   "%zext_ln8_171 = zext i29 %and_ln8_64_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1925 'zext' 'zext_ln8_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1926 [1/1] (0.00ns)   --->   "%zext_ln8_73 = zext i31 %and_ln8_64" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1926 'zext' 'zext_ln8_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1927 [1/1] (2.46ns)   --->   "%add_ln8_108 = add i29 %and_ln8_64_cast1, i29 %and_ln8_63_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1927 'add' 'add_ln8_108' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1928 [1/1] (2.46ns)   --->   "%add_ln8_109 = add i30 %zext_ln8_171, i30 %zext_ln8_170" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1928 'add' 'add_ln8_109' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1929 [1/1] (2.52ns)   --->   "%s0_35 = add i32 %zext_ln8_73, i32 %zext_ln8_72" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1929 'add' 's0_35' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1930 [1/1] (0.00ns)   --->   "%tmp_1873 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_109, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1930 'partselect' 'tmp_1873' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1931 [1/1] (0.00ns)   --->   "%tmp_1874 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_108, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1931 'partselect' 'tmp_1874' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1932 [1/1] (0.00ns)   --->   "%tmp_1875 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_108, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1932 'partselect' 'tmp_1875' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1933 [1/1] (0.00ns)   --->   "%tmp_1876 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_108, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1933 'partselect' 'tmp_1876' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1934 [1/1] (0.00ns)   --->   "%tmp_1877 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_108, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1934 'partselect' 'tmp_1877' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1935 [1/1] (0.00ns)   --->   "%tmp_1878 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_108, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1935 'partselect' 'tmp_1878' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1936 [1/1] (0.00ns)   --->   "%tmp_1879 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_108, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1936 'partselect' 'tmp_1879' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1937 [1/1] (0.00ns)   --->   "%trunc_ln9_34 = trunc i29 %add_ln8_108" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1937 'trunc' 'trunc_ln9_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1938 [1/1] (0.00ns)   --->   "%tmp_1880 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_35, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1938 'partselect' 'tmp_1880' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1939 [1/1] (0.00ns)   --->   "%tmp_1881 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_108, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1939 'partselect' 'tmp_1881' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1940 [1/1] (0.00ns)   --->   "%tmp_1882 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_108, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1940 'partselect' 'tmp_1882' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1941 [1/1] (0.00ns)   --->   "%tmp_1883 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_108, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1941 'partselect' 'tmp_1883' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1942 [1/1] (0.00ns)   --->   "%tmp_1884 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_108, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1942 'partselect' 'tmp_1884' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1943 [1/1] (0.00ns)   --->   "%tmp_1885 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_108, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1943 'partselect' 'tmp_1885' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1944 [1/1] (0.00ns)   --->   "%tmp_1886 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_108, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1944 'partselect' 'tmp_1886' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1945 [1/1] (0.00ns)   --->   "%tmp_1887 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_108, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1945 'partselect' 'tmp_1887' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1946 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_36 = load i7 %p_ZL9golden_w1_1_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 1946 'load' 'wt_36' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 1947 [1/1] (0.00ns)   --->   "%trunc_ln18_65 = trunc i32 %wt_36" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1947 'trunc' 'trunc_ln18_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1948 [1/1] (0.99ns)   --->   "%xnr_35 = xor i32 %wt_36, i32 %xor_ln18_18" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 1948 'xor' 'xnr_35' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1949 [1/1] (0.99ns)   --->   "%xor_ln8_4 = xor i31 %trunc_ln18_65, i31 %xor_ln18_27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1949 'xor' 'xor_ln8_4' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1950 [1/1] (0.00ns)   --->   "%tmp_1893 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_4, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1950 'bitselect' 'tmp_1893' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1951 [1/1] (0.00ns)   --->   "%tmp_1894 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_4, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1951 'bitselect' 'tmp_1894' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1952 [1/1] (0.00ns)   --->   "%tmp_1895 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_4, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1952 'bitselect' 'tmp_1895' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1953 [1/1] (0.00ns)   --->   "%tmp_1896 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_4, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1953 'bitselect' 'tmp_1896' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1954 [1/1] (0.00ns)   --->   "%tmp_1897 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_4, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1954 'bitselect' 'tmp_1897' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1955 [1/1] (0.00ns)   --->   "%tmp_1898 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_4, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1955 'bitselect' 'tmp_1898' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1956 [1/1] (0.00ns)   --->   "%tmp_1899 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_4, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1956 'bitselect' 'tmp_1899' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1957 [1/1] (0.00ns)   --->   "%tmp_1900 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_4, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1957 'bitselect' 'tmp_1900' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1958 [1/1] (0.00ns)   --->   "%tmp_1901 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_4, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1958 'bitselect' 'tmp_1901' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1959 [1/1] (0.00ns)   --->   "%tmp_1902 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_4, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1959 'bitselect' 'tmp_1902' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1960 [1/1] (0.00ns)   --->   "%tmp_1903 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_4, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1960 'bitselect' 'tmp_1903' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1961 [1/1] (0.00ns)   --->   "%tmp_1904 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_4, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1961 'bitselect' 'tmp_1904' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1962 [1/1] (0.00ns)   --->   "%tmp_1905 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_4, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1962 'bitselect' 'tmp_1905' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1963 [1/1] (0.00ns)   --->   "%tmp_1906 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_4, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1963 'bitselect' 'tmp_1906' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1964 [1/1] (0.00ns)   --->   "%tmp_1907 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_4, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1964 'bitselect' 'tmp_1907' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1965 [1/1] (0.00ns)   --->   "%trunc_ln8_37 = trunc i31 %xor_ln8_4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1965 'trunc' 'trunc_ln8_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1966 [1/1] (0.00ns)   --->   "%and_ln8_65 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1893, i1 0, i1 %tmp_1894, i1 0, i1 %tmp_1895, i1 0, i1 %tmp_1896, i1 0, i1 %tmp_1897, i1 0, i1 %tmp_1898, i1 0, i1 %tmp_1899, i1 0, i1 %tmp_1900, i1 0, i1 %tmp_1901, i1 0, i1 %tmp_1902, i1 0, i1 %tmp_1903, i1 0, i1 %tmp_1904, i1 0, i1 %tmp_1905, i1 0, i1 %tmp_1906, i1 0, i1 %tmp_1907, i1 0, i1 %trunc_ln8_37" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1966 'bitconcatenate' 'and_ln8_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1967 [1/1] (0.00ns)   --->   "%and_ln8_65_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1894, i1 0, i1 %tmp_1895, i1 0, i1 %tmp_1896, i1 0, i1 %tmp_1897, i1 0, i1 %tmp_1898, i1 0, i1 %tmp_1899, i1 0, i1 %tmp_1900, i1 0, i1 %tmp_1901, i1 0, i1 %tmp_1902, i1 0, i1 %tmp_1903, i1 0, i1 %tmp_1904, i1 0, i1 %tmp_1905, i1 0, i1 %tmp_1906, i1 0, i1 %tmp_1907, i1 0, i1 %trunc_ln8_37" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1967 'bitconcatenate' 'and_ln8_65_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1968 [1/1] (0.00ns)   --->   "%zext_ln8_172 = zext i29 %and_ln8_65_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1968 'zext' 'zext_ln8_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1969 [1/1] (0.00ns)   --->   "%zext_ln8_74 = zext i31 %and_ln8_65" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1969 'zext' 'zext_ln8_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1970 [1/1] (0.00ns)   --->   "%tmp_1908 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_35, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1970 'bitselect' 'tmp_1908' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1971 [1/1] (0.00ns)   --->   "%tmp_1909 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_35, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1971 'bitselect' 'tmp_1909' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1972 [1/1] (0.00ns)   --->   "%tmp_1910 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_35, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1972 'bitselect' 'tmp_1910' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1973 [1/1] (0.00ns)   --->   "%tmp_1911 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_35, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1973 'bitselect' 'tmp_1911' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1974 [1/1] (0.00ns)   --->   "%tmp_1912 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_35, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1974 'bitselect' 'tmp_1912' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1975 [1/1] (0.00ns)   --->   "%tmp_1913 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_35, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1975 'bitselect' 'tmp_1913' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1976 [1/1] (0.00ns)   --->   "%tmp_1914 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_35, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1976 'bitselect' 'tmp_1914' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1977 [1/1] (0.00ns)   --->   "%tmp_1915 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_35, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1977 'bitselect' 'tmp_1915' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1978 [1/1] (0.00ns)   --->   "%tmp_1916 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_35, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1978 'bitselect' 'tmp_1916' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1979 [1/1] (0.00ns)   --->   "%tmp_1917 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_35, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1979 'bitselect' 'tmp_1917' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1980 [1/1] (0.00ns)   --->   "%tmp_1918 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_35, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1980 'bitselect' 'tmp_1918' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1981 [1/1] (0.00ns)   --->   "%tmp_1919 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_35, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1981 'bitselect' 'tmp_1919' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1982 [1/1] (0.00ns)   --->   "%tmp_1920 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_35, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1982 'bitselect' 'tmp_1920' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1983 [1/1] (0.00ns)   --->   "%tmp_1921 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_35, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1983 'bitselect' 'tmp_1921' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1984 [1/1] (0.00ns)   --->   "%tmp_1922 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_35, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1984 'bitselect' 'tmp_1922' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1985 [1/1] (0.00ns)   --->   "%tmp_1923 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_35, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1985 'bitselect' 'tmp_1923' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1986 [1/1] (0.00ns)   --->   "%and_ln8_66 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1908, i1 0, i1 %tmp_1909, i1 0, i1 %tmp_1910, i1 0, i1 %tmp_1911, i1 0, i1 %tmp_1912, i1 0, i1 %tmp_1913, i1 0, i1 %tmp_1914, i1 0, i1 %tmp_1915, i1 0, i1 %tmp_1916, i1 0, i1 %tmp_1917, i1 0, i1 %tmp_1918, i1 0, i1 %tmp_1919, i1 0, i1 %tmp_1920, i1 0, i1 %tmp_1921, i1 0, i1 %tmp_1922, i1 0, i1 %tmp_1923" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1986 'bitconcatenate' 'and_ln8_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1987 [1/1] (0.00ns)   --->   "%and_ln8_66_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1909, i1 0, i1 %tmp_1910, i1 0, i1 %tmp_1911, i1 0, i1 %tmp_1912, i1 0, i1 %tmp_1913, i1 0, i1 %tmp_1914, i1 0, i1 %tmp_1915, i1 0, i1 %tmp_1916, i1 0, i1 %tmp_1917, i1 0, i1 %tmp_1918, i1 0, i1 %tmp_1919, i1 0, i1 %tmp_1920, i1 0, i1 %tmp_1921, i1 0, i1 %tmp_1922, i1 0, i1 %tmp_1923" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1987 'bitconcatenate' 'and_ln8_66_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1988 [1/1] (0.00ns)   --->   "%zext_ln8_173 = zext i29 %and_ln8_66_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1988 'zext' 'zext_ln8_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1989 [1/1] (0.00ns)   --->   "%zext_ln8_75 = zext i31 %and_ln8_66" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1989 'zext' 'zext_ln8_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1990 [1/1] (2.46ns)   --->   "%add_ln8_111 = add i29 %and_ln8_66_cast1, i29 %and_ln8_65_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1990 'add' 'add_ln8_111' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1991 [1/1] (2.46ns)   --->   "%add_ln8_112 = add i30 %zext_ln8_173, i30 %zext_ln8_172" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1991 'add' 'add_ln8_112' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1992 [1/1] (2.52ns)   --->   "%s0_36 = add i32 %zext_ln8_75, i32 %zext_ln8_74" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1992 'add' 's0_36' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1993 [1/1] (0.00ns)   --->   "%tmp_1924 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_112, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1993 'partselect' 'tmp_1924' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1994 [1/1] (0.00ns)   --->   "%tmp_1925 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_111, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1994 'partselect' 'tmp_1925' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1995 [1/1] (0.00ns)   --->   "%tmp_1926 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_111, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1995 'partselect' 'tmp_1926' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1996 [1/1] (0.00ns)   --->   "%tmp_1927 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_111, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1996 'partselect' 'tmp_1927' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1997 [1/1] (0.00ns)   --->   "%tmp_1928 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_111, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1997 'partselect' 'tmp_1928' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1998 [1/1] (0.00ns)   --->   "%tmp_1929 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_111, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1998 'partselect' 'tmp_1929' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1999 [1/1] (0.00ns)   --->   "%tmp_1930 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_111, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 1999 'partselect' 'tmp_1930' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2000 [1/1] (0.00ns)   --->   "%trunc_ln9_35 = trunc i29 %add_ln8_111" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2000 'trunc' 'trunc_ln9_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2001 [1/1] (0.00ns)   --->   "%tmp_1931 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_36, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2001 'partselect' 'tmp_1931' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2002 [1/1] (0.00ns)   --->   "%tmp_1932 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_111, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2002 'partselect' 'tmp_1932' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2003 [1/1] (0.00ns)   --->   "%tmp_1933 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_111, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2003 'partselect' 'tmp_1933' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2004 [1/1] (0.00ns)   --->   "%tmp_1934 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_111, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2004 'partselect' 'tmp_1934' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2005 [1/1] (0.00ns)   --->   "%tmp_1935 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_111, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2005 'partselect' 'tmp_1935' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2006 [1/1] (0.00ns)   --->   "%tmp_1936 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_111, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2006 'partselect' 'tmp_1936' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2007 [1/1] (0.00ns)   --->   "%tmp_1937 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_111, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2007 'partselect' 'tmp_1937' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2008 [1/1] (0.00ns)   --->   "%tmp_1938 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_111, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2008 'partselect' 'tmp_1938' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2009 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_37 = load i7 %p_ZL9golden_w1_2_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 2009 'load' 'wt_37' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 2010 [1/1] (0.00ns)   --->   "%trunc_ln18_66 = trunc i32 %wt_37" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 2010 'trunc' 'trunc_ln18_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2011 [1/1] (0.99ns)   --->   "%xnr_36 = xor i32 %wt_37, i32 %xor_ln18_20" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 2011 'xor' 'xnr_36' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2012 [1/1] (0.99ns)   --->   "%xor_ln8_5 = xor i31 %trunc_ln18_66, i31 %xor_ln18_31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2012 'xor' 'xor_ln8_5' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2013 [1/1] (0.00ns)   --->   "%tmp_1944 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_5, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2013 'bitselect' 'tmp_1944' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2014 [1/1] (0.00ns)   --->   "%tmp_1945 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_5, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2014 'bitselect' 'tmp_1945' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2015 [1/1] (0.00ns)   --->   "%tmp_1946 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_5, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2015 'bitselect' 'tmp_1946' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2016 [1/1] (0.00ns)   --->   "%tmp_1947 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_5, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2016 'bitselect' 'tmp_1947' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2017 [1/1] (0.00ns)   --->   "%tmp_1948 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_5, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2017 'bitselect' 'tmp_1948' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2018 [1/1] (0.00ns)   --->   "%tmp_1949 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_5, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2018 'bitselect' 'tmp_1949' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2019 [1/1] (0.00ns)   --->   "%tmp_1950 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_5, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2019 'bitselect' 'tmp_1950' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2020 [1/1] (0.00ns)   --->   "%tmp_1951 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_5, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2020 'bitselect' 'tmp_1951' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2021 [1/1] (0.00ns)   --->   "%tmp_1952 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_5, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2021 'bitselect' 'tmp_1952' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2022 [1/1] (0.00ns)   --->   "%tmp_1953 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_5, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2022 'bitselect' 'tmp_1953' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2023 [1/1] (0.00ns)   --->   "%tmp_1954 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_5, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2023 'bitselect' 'tmp_1954' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2024 [1/1] (0.00ns)   --->   "%tmp_1955 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_5, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2024 'bitselect' 'tmp_1955' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2025 [1/1] (0.00ns)   --->   "%tmp_1956 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_5, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2025 'bitselect' 'tmp_1956' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2026 [1/1] (0.00ns)   --->   "%tmp_1957 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_5, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2026 'bitselect' 'tmp_1957' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2027 [1/1] (0.00ns)   --->   "%tmp_1958 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_5, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2027 'bitselect' 'tmp_1958' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2028 [1/1] (0.00ns)   --->   "%trunc_ln8_38 = trunc i31 %xor_ln8_5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2028 'trunc' 'trunc_ln8_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2029 [1/1] (0.00ns)   --->   "%and_ln8_67 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1944, i1 0, i1 %tmp_1945, i1 0, i1 %tmp_1946, i1 0, i1 %tmp_1947, i1 0, i1 %tmp_1948, i1 0, i1 %tmp_1949, i1 0, i1 %tmp_1950, i1 0, i1 %tmp_1951, i1 0, i1 %tmp_1952, i1 0, i1 %tmp_1953, i1 0, i1 %tmp_1954, i1 0, i1 %tmp_1955, i1 0, i1 %tmp_1956, i1 0, i1 %tmp_1957, i1 0, i1 %tmp_1958, i1 0, i1 %trunc_ln8_38" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2029 'bitconcatenate' 'and_ln8_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2030 [1/1] (0.00ns)   --->   "%and_ln8_67_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1945, i1 0, i1 %tmp_1946, i1 0, i1 %tmp_1947, i1 0, i1 %tmp_1948, i1 0, i1 %tmp_1949, i1 0, i1 %tmp_1950, i1 0, i1 %tmp_1951, i1 0, i1 %tmp_1952, i1 0, i1 %tmp_1953, i1 0, i1 %tmp_1954, i1 0, i1 %tmp_1955, i1 0, i1 %tmp_1956, i1 0, i1 %tmp_1957, i1 0, i1 %tmp_1958, i1 0, i1 %trunc_ln8_38" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2030 'bitconcatenate' 'and_ln8_67_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2031 [1/1] (0.00ns)   --->   "%zext_ln8_174 = zext i29 %and_ln8_67_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2031 'zext' 'zext_ln8_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2032 [1/1] (0.00ns)   --->   "%zext_ln8_76 = zext i31 %and_ln8_67" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2032 'zext' 'zext_ln8_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2033 [1/1] (0.00ns)   --->   "%tmp_1959 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_36, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2033 'bitselect' 'tmp_1959' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2034 [1/1] (0.00ns)   --->   "%tmp_1960 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_36, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2034 'bitselect' 'tmp_1960' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2035 [1/1] (0.00ns)   --->   "%tmp_1961 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_36, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2035 'bitselect' 'tmp_1961' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2036 [1/1] (0.00ns)   --->   "%tmp_1962 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_36, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2036 'bitselect' 'tmp_1962' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2037 [1/1] (0.00ns)   --->   "%tmp_1963 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_36, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2037 'bitselect' 'tmp_1963' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2038 [1/1] (0.00ns)   --->   "%tmp_1964 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_36, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2038 'bitselect' 'tmp_1964' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2039 [1/1] (0.00ns)   --->   "%tmp_1965 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_36, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2039 'bitselect' 'tmp_1965' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2040 [1/1] (0.00ns)   --->   "%tmp_1966 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_36, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2040 'bitselect' 'tmp_1966' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2041 [1/1] (0.00ns)   --->   "%tmp_1967 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_36, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2041 'bitselect' 'tmp_1967' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2042 [1/1] (0.00ns)   --->   "%tmp_1968 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_36, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2042 'bitselect' 'tmp_1968' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2043 [1/1] (0.00ns)   --->   "%tmp_1969 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_36, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2043 'bitselect' 'tmp_1969' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2044 [1/1] (0.00ns)   --->   "%tmp_1970 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_36, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2044 'bitselect' 'tmp_1970' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2045 [1/1] (0.00ns)   --->   "%tmp_1971 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_36, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2045 'bitselect' 'tmp_1971' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2046 [1/1] (0.00ns)   --->   "%tmp_1972 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_36, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2046 'bitselect' 'tmp_1972' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2047 [1/1] (0.00ns)   --->   "%tmp_1973 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_36, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2047 'bitselect' 'tmp_1973' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2048 [1/1] (0.00ns)   --->   "%tmp_1974 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_36, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2048 'bitselect' 'tmp_1974' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2049 [1/1] (0.00ns)   --->   "%and_ln8_68 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1959, i1 0, i1 %tmp_1960, i1 0, i1 %tmp_1961, i1 0, i1 %tmp_1962, i1 0, i1 %tmp_1963, i1 0, i1 %tmp_1964, i1 0, i1 %tmp_1965, i1 0, i1 %tmp_1966, i1 0, i1 %tmp_1967, i1 0, i1 %tmp_1968, i1 0, i1 %tmp_1969, i1 0, i1 %tmp_1970, i1 0, i1 %tmp_1971, i1 0, i1 %tmp_1972, i1 0, i1 %tmp_1973, i1 0, i1 %tmp_1974" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2049 'bitconcatenate' 'and_ln8_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2050 [1/1] (0.00ns)   --->   "%and_ln8_68_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1960, i1 0, i1 %tmp_1961, i1 0, i1 %tmp_1962, i1 0, i1 %tmp_1963, i1 0, i1 %tmp_1964, i1 0, i1 %tmp_1965, i1 0, i1 %tmp_1966, i1 0, i1 %tmp_1967, i1 0, i1 %tmp_1968, i1 0, i1 %tmp_1969, i1 0, i1 %tmp_1970, i1 0, i1 %tmp_1971, i1 0, i1 %tmp_1972, i1 0, i1 %tmp_1973, i1 0, i1 %tmp_1974" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2050 'bitconcatenate' 'and_ln8_68_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2051 [1/1] (0.00ns)   --->   "%zext_ln8_175 = zext i29 %and_ln8_68_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2051 'zext' 'zext_ln8_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2052 [1/1] (0.00ns)   --->   "%zext_ln8_77 = zext i31 %and_ln8_68" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2052 'zext' 'zext_ln8_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2053 [1/1] (2.46ns)   --->   "%add_ln8_114 = add i29 %and_ln8_68_cast1, i29 %and_ln8_67_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2053 'add' 'add_ln8_114' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2054 [1/1] (2.46ns)   --->   "%add_ln8_115 = add i30 %zext_ln8_175, i30 %zext_ln8_174" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2054 'add' 'add_ln8_115' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2055 [1/1] (2.52ns)   --->   "%s0_37 = add i32 %zext_ln8_77, i32 %zext_ln8_76" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2055 'add' 's0_37' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2056 [1/1] (0.00ns)   --->   "%tmp_1975 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_115, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2056 'partselect' 'tmp_1975' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2057 [1/1] (0.00ns)   --->   "%tmp_1976 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_114, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2057 'partselect' 'tmp_1976' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2058 [1/1] (0.00ns)   --->   "%tmp_1977 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_114, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2058 'partselect' 'tmp_1977' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2059 [1/1] (0.00ns)   --->   "%tmp_1978 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_114, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2059 'partselect' 'tmp_1978' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2060 [1/1] (0.00ns)   --->   "%tmp_1979 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_114, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2060 'partselect' 'tmp_1979' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2061 [1/1] (0.00ns)   --->   "%tmp_1980 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_114, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2061 'partselect' 'tmp_1980' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2062 [1/1] (0.00ns)   --->   "%tmp_1981 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_114, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2062 'partselect' 'tmp_1981' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2063 [1/1] (0.00ns)   --->   "%trunc_ln9_36 = trunc i29 %add_ln8_114" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2063 'trunc' 'trunc_ln9_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2064 [1/1] (0.00ns)   --->   "%tmp_1982 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_37, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2064 'partselect' 'tmp_1982' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2065 [1/1] (0.00ns)   --->   "%tmp_1983 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_114, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2065 'partselect' 'tmp_1983' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2066 [1/1] (0.00ns)   --->   "%tmp_1984 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_114, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2066 'partselect' 'tmp_1984' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2067 [1/1] (0.00ns)   --->   "%tmp_1985 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_114, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2067 'partselect' 'tmp_1985' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2068 [1/1] (0.00ns)   --->   "%tmp_1986 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_114, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2068 'partselect' 'tmp_1986' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2069 [1/1] (0.00ns)   --->   "%tmp_1987 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_114, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2069 'partselect' 'tmp_1987' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2070 [1/1] (0.00ns)   --->   "%tmp_1988 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_114, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2070 'partselect' 'tmp_1988' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2071 [1/1] (0.00ns)   --->   "%tmp_1989 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_114, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2071 'partselect' 'tmp_1989' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2072 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_38 = load i7 %p_ZL9golden_w1_3_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 2072 'load' 'wt_38' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 2073 [1/1] (0.00ns)   --->   "%trunc_ln18_67 = trunc i32 %wt_38" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 2073 'trunc' 'trunc_ln18_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2074 [1/1] (0.99ns)   --->   "%xnr_37 = xor i32 %wt_38, i32 %xor_ln18_22" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 2074 'xor' 'xnr_37' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2075 [1/1] (0.99ns)   --->   "%xor_ln8_6 = xor i31 %trunc_ln18_67, i31 %xor_ln18_35" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2075 'xor' 'xor_ln8_6' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2076 [1/1] (0.00ns)   --->   "%tmp_1995 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_6, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2076 'bitselect' 'tmp_1995' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2077 [1/1] (0.00ns)   --->   "%tmp_1996 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_6, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2077 'bitselect' 'tmp_1996' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2078 [1/1] (0.00ns)   --->   "%tmp_1997 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_6, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2078 'bitselect' 'tmp_1997' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2079 [1/1] (0.00ns)   --->   "%tmp_1998 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_6, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2079 'bitselect' 'tmp_1998' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2080 [1/1] (0.00ns)   --->   "%tmp_1999 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_6, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2080 'bitselect' 'tmp_1999' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2081 [1/1] (0.00ns)   --->   "%tmp_2000 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_6, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2081 'bitselect' 'tmp_2000' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2082 [1/1] (0.00ns)   --->   "%tmp_2001 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_6, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2082 'bitselect' 'tmp_2001' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2083 [1/1] (0.00ns)   --->   "%tmp_2002 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_6, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2083 'bitselect' 'tmp_2002' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2084 [1/1] (0.00ns)   --->   "%tmp_2003 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_6, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2084 'bitselect' 'tmp_2003' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2085 [1/1] (0.00ns)   --->   "%tmp_2004 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_6, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2085 'bitselect' 'tmp_2004' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2086 [1/1] (0.00ns)   --->   "%tmp_2005 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_6, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2086 'bitselect' 'tmp_2005' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2087 [1/1] (0.00ns)   --->   "%tmp_2006 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_6, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2087 'bitselect' 'tmp_2006' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2088 [1/1] (0.00ns)   --->   "%tmp_2007 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_6, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2088 'bitselect' 'tmp_2007' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2089 [1/1] (0.00ns)   --->   "%tmp_2008 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_6, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2089 'bitselect' 'tmp_2008' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2090 [1/1] (0.00ns)   --->   "%tmp_2009 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_6, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2090 'bitselect' 'tmp_2009' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2091 [1/1] (0.00ns)   --->   "%trunc_ln8_39 = trunc i31 %xor_ln8_6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2091 'trunc' 'trunc_ln8_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2092 [1/1] (0.00ns)   --->   "%and_ln8_69 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1995, i1 0, i1 %tmp_1996, i1 0, i1 %tmp_1997, i1 0, i1 %tmp_1998, i1 0, i1 %tmp_1999, i1 0, i1 %tmp_2000, i1 0, i1 %tmp_2001, i1 0, i1 %tmp_2002, i1 0, i1 %tmp_2003, i1 0, i1 %tmp_2004, i1 0, i1 %tmp_2005, i1 0, i1 %tmp_2006, i1 0, i1 %tmp_2007, i1 0, i1 %tmp_2008, i1 0, i1 %tmp_2009, i1 0, i1 %trunc_ln8_39" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2092 'bitconcatenate' 'and_ln8_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2093 [1/1] (0.00ns)   --->   "%and_ln8_69_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_1996, i1 0, i1 %tmp_1997, i1 0, i1 %tmp_1998, i1 0, i1 %tmp_1999, i1 0, i1 %tmp_2000, i1 0, i1 %tmp_2001, i1 0, i1 %tmp_2002, i1 0, i1 %tmp_2003, i1 0, i1 %tmp_2004, i1 0, i1 %tmp_2005, i1 0, i1 %tmp_2006, i1 0, i1 %tmp_2007, i1 0, i1 %tmp_2008, i1 0, i1 %tmp_2009, i1 0, i1 %trunc_ln8_39" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2093 'bitconcatenate' 'and_ln8_69_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2094 [1/1] (0.00ns)   --->   "%zext_ln8_176 = zext i29 %and_ln8_69_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2094 'zext' 'zext_ln8_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2095 [1/1] (0.00ns)   --->   "%zext_ln8_78 = zext i31 %and_ln8_69" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2095 'zext' 'zext_ln8_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2096 [1/1] (0.00ns)   --->   "%tmp_2010 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_37, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2096 'bitselect' 'tmp_2010' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2097 [1/1] (0.00ns)   --->   "%tmp_2011 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_37, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2097 'bitselect' 'tmp_2011' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2098 [1/1] (0.00ns)   --->   "%tmp_2012 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_37, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2098 'bitselect' 'tmp_2012' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2099 [1/1] (0.00ns)   --->   "%tmp_2013 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_37, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2099 'bitselect' 'tmp_2013' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2100 [1/1] (0.00ns)   --->   "%tmp_2014 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_37, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2100 'bitselect' 'tmp_2014' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2101 [1/1] (0.00ns)   --->   "%tmp_2015 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_37, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2101 'bitselect' 'tmp_2015' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2102 [1/1] (0.00ns)   --->   "%tmp_2016 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_37, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2102 'bitselect' 'tmp_2016' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2103 [1/1] (0.00ns)   --->   "%tmp_2017 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_37, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2103 'bitselect' 'tmp_2017' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2104 [1/1] (0.00ns)   --->   "%tmp_2018 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_37, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2104 'bitselect' 'tmp_2018' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2105 [1/1] (0.00ns)   --->   "%tmp_2019 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_37, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2105 'bitselect' 'tmp_2019' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2106 [1/1] (0.00ns)   --->   "%tmp_2020 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_37, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2106 'bitselect' 'tmp_2020' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2107 [1/1] (0.00ns)   --->   "%tmp_2021 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_37, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2107 'bitselect' 'tmp_2021' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2108 [1/1] (0.00ns)   --->   "%tmp_2022 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_37, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2108 'bitselect' 'tmp_2022' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2109 [1/1] (0.00ns)   --->   "%tmp_2023 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_37, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2109 'bitselect' 'tmp_2023' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2110 [1/1] (0.00ns)   --->   "%tmp_2024 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_37, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2110 'bitselect' 'tmp_2024' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2111 [1/1] (0.00ns)   --->   "%tmp_2025 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_37, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2111 'bitselect' 'tmp_2025' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2112 [1/1] (0.00ns)   --->   "%and_ln8_70 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2010, i1 0, i1 %tmp_2011, i1 0, i1 %tmp_2012, i1 0, i1 %tmp_2013, i1 0, i1 %tmp_2014, i1 0, i1 %tmp_2015, i1 0, i1 %tmp_2016, i1 0, i1 %tmp_2017, i1 0, i1 %tmp_2018, i1 0, i1 %tmp_2019, i1 0, i1 %tmp_2020, i1 0, i1 %tmp_2021, i1 0, i1 %tmp_2022, i1 0, i1 %tmp_2023, i1 0, i1 %tmp_2024, i1 0, i1 %tmp_2025" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2112 'bitconcatenate' 'and_ln8_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2113 [1/1] (0.00ns)   --->   "%and_ln8_70_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2011, i1 0, i1 %tmp_2012, i1 0, i1 %tmp_2013, i1 0, i1 %tmp_2014, i1 0, i1 %tmp_2015, i1 0, i1 %tmp_2016, i1 0, i1 %tmp_2017, i1 0, i1 %tmp_2018, i1 0, i1 %tmp_2019, i1 0, i1 %tmp_2020, i1 0, i1 %tmp_2021, i1 0, i1 %tmp_2022, i1 0, i1 %tmp_2023, i1 0, i1 %tmp_2024, i1 0, i1 %tmp_2025" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2113 'bitconcatenate' 'and_ln8_70_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2114 [1/1] (0.00ns)   --->   "%zext_ln8_177 = zext i29 %and_ln8_70_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2114 'zext' 'zext_ln8_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2115 [1/1] (0.00ns)   --->   "%zext_ln8_79 = zext i31 %and_ln8_70" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2115 'zext' 'zext_ln8_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2116 [1/1] (2.46ns)   --->   "%add_ln8_117 = add i29 %and_ln8_70_cast1, i29 %and_ln8_69_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2116 'add' 'add_ln8_117' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2117 [1/1] (2.46ns)   --->   "%add_ln8_118 = add i30 %zext_ln8_177, i30 %zext_ln8_176" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2117 'add' 'add_ln8_118' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2118 [1/1] (2.52ns)   --->   "%s0_38 = add i32 %zext_ln8_79, i32 %zext_ln8_78" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2118 'add' 's0_38' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2119 [1/1] (0.00ns)   --->   "%tmp_2026 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_118, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2119 'partselect' 'tmp_2026' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2120 [1/1] (0.00ns)   --->   "%tmp_2027 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_117, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2120 'partselect' 'tmp_2027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2121 [1/1] (0.00ns)   --->   "%tmp_2028 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_117, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2121 'partselect' 'tmp_2028' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2122 [1/1] (0.00ns)   --->   "%tmp_2029 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_117, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2122 'partselect' 'tmp_2029' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2123 [1/1] (0.00ns)   --->   "%tmp_2030 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_117, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2123 'partselect' 'tmp_2030' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2124 [1/1] (0.00ns)   --->   "%tmp_2031 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_117, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2124 'partselect' 'tmp_2031' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2125 [1/1] (0.00ns)   --->   "%tmp_2032 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_117, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2125 'partselect' 'tmp_2032' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2126 [1/1] (0.00ns)   --->   "%trunc_ln9_37 = trunc i29 %add_ln8_117" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2126 'trunc' 'trunc_ln9_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2127 [1/1] (0.00ns)   --->   "%tmp_2033 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_38, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2127 'partselect' 'tmp_2033' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2128 [1/1] (0.00ns)   --->   "%tmp_2034 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_117, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2128 'partselect' 'tmp_2034' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2129 [1/1] (0.00ns)   --->   "%tmp_2035 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_117, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2129 'partselect' 'tmp_2035' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2130 [1/1] (0.00ns)   --->   "%tmp_2036 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_117, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2130 'partselect' 'tmp_2036' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2131 [1/1] (0.00ns)   --->   "%tmp_2037 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_117, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2131 'partselect' 'tmp_2037' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2132 [1/1] (0.00ns)   --->   "%tmp_2038 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_117, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2132 'partselect' 'tmp_2038' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2133 [1/1] (0.00ns)   --->   "%tmp_2039 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_117, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2133 'partselect' 'tmp_2039' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2134 [1/1] (0.00ns)   --->   "%tmp_2040 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_117, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2134 'partselect' 'tmp_2040' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2135 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_39 = load i7 %p_ZL9golden_w1_4_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 2135 'load' 'wt_39' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 2136 [1/1] (0.00ns)   --->   "%trunc_ln18_68 = trunc i32 %wt_39" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 2136 'trunc' 'trunc_ln18_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2137 [1/1] (0.99ns)   --->   "%xnr_38 = xor i32 %wt_39, i32 %xor_ln18_24" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 2137 'xor' 'xnr_38' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2138 [1/1] (0.99ns)   --->   "%xor_ln8_7 = xor i31 %trunc_ln18_68, i31 %xor_ln18_39" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2138 'xor' 'xor_ln8_7' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2139 [1/1] (0.00ns)   --->   "%tmp_2046 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_7, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2139 'bitselect' 'tmp_2046' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2140 [1/1] (0.00ns)   --->   "%tmp_2047 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_7, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2140 'bitselect' 'tmp_2047' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2141 [1/1] (0.00ns)   --->   "%tmp_2048 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_7, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2141 'bitselect' 'tmp_2048' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2142 [1/1] (0.00ns)   --->   "%tmp_2049 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_7, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2142 'bitselect' 'tmp_2049' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2143 [1/1] (0.00ns)   --->   "%tmp_2050 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_7, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2143 'bitselect' 'tmp_2050' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2144 [1/1] (0.00ns)   --->   "%tmp_2051 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_7, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2144 'bitselect' 'tmp_2051' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2145 [1/1] (0.00ns)   --->   "%tmp_2052 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_7, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2145 'bitselect' 'tmp_2052' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2146 [1/1] (0.00ns)   --->   "%tmp_2053 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_7, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2146 'bitselect' 'tmp_2053' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2147 [1/1] (0.00ns)   --->   "%tmp_2054 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_7, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2147 'bitselect' 'tmp_2054' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2148 [1/1] (0.00ns)   --->   "%tmp_2055 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_7, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2148 'bitselect' 'tmp_2055' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2149 [1/1] (0.00ns)   --->   "%tmp_2056 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_7, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2149 'bitselect' 'tmp_2056' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2150 [1/1] (0.00ns)   --->   "%tmp_2057 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_7, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2150 'bitselect' 'tmp_2057' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2151 [1/1] (0.00ns)   --->   "%tmp_2058 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_7, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2151 'bitselect' 'tmp_2058' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2152 [1/1] (0.00ns)   --->   "%tmp_2059 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_7, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2152 'bitselect' 'tmp_2059' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2153 [1/1] (0.00ns)   --->   "%tmp_2060 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_7, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2153 'bitselect' 'tmp_2060' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2154 [1/1] (0.00ns)   --->   "%trunc_ln8_40 = trunc i31 %xor_ln8_7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2154 'trunc' 'trunc_ln8_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2155 [1/1] (0.00ns)   --->   "%and_ln8_71 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2046, i1 0, i1 %tmp_2047, i1 0, i1 %tmp_2048, i1 0, i1 %tmp_2049, i1 0, i1 %tmp_2050, i1 0, i1 %tmp_2051, i1 0, i1 %tmp_2052, i1 0, i1 %tmp_2053, i1 0, i1 %tmp_2054, i1 0, i1 %tmp_2055, i1 0, i1 %tmp_2056, i1 0, i1 %tmp_2057, i1 0, i1 %tmp_2058, i1 0, i1 %tmp_2059, i1 0, i1 %tmp_2060, i1 0, i1 %trunc_ln8_40" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2155 'bitconcatenate' 'and_ln8_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2156 [1/1] (0.00ns)   --->   "%and_ln8_71_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2047, i1 0, i1 %tmp_2048, i1 0, i1 %tmp_2049, i1 0, i1 %tmp_2050, i1 0, i1 %tmp_2051, i1 0, i1 %tmp_2052, i1 0, i1 %tmp_2053, i1 0, i1 %tmp_2054, i1 0, i1 %tmp_2055, i1 0, i1 %tmp_2056, i1 0, i1 %tmp_2057, i1 0, i1 %tmp_2058, i1 0, i1 %tmp_2059, i1 0, i1 %tmp_2060, i1 0, i1 %trunc_ln8_40" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2156 'bitconcatenate' 'and_ln8_71_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2157 [1/1] (0.00ns)   --->   "%zext_ln8_178 = zext i29 %and_ln8_71_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2157 'zext' 'zext_ln8_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2158 [1/1] (0.00ns)   --->   "%zext_ln8_80 = zext i31 %and_ln8_71" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2158 'zext' 'zext_ln8_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2159 [1/1] (0.00ns)   --->   "%tmp_2061 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_38, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2159 'bitselect' 'tmp_2061' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2160 [1/1] (0.00ns)   --->   "%tmp_2062 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_38, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2160 'bitselect' 'tmp_2062' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2161 [1/1] (0.00ns)   --->   "%tmp_2063 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_38, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2161 'bitselect' 'tmp_2063' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2162 [1/1] (0.00ns)   --->   "%tmp_2064 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_38, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2162 'bitselect' 'tmp_2064' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2163 [1/1] (0.00ns)   --->   "%tmp_2065 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_38, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2163 'bitselect' 'tmp_2065' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2164 [1/1] (0.00ns)   --->   "%tmp_2066 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_38, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2164 'bitselect' 'tmp_2066' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2165 [1/1] (0.00ns)   --->   "%tmp_2067 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_38, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2165 'bitselect' 'tmp_2067' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2166 [1/1] (0.00ns)   --->   "%tmp_2068 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_38, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2166 'bitselect' 'tmp_2068' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2167 [1/1] (0.00ns)   --->   "%tmp_2069 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_38, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2167 'bitselect' 'tmp_2069' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2168 [1/1] (0.00ns)   --->   "%tmp_2070 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_38, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2168 'bitselect' 'tmp_2070' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2169 [1/1] (0.00ns)   --->   "%tmp_2071 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_38, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2169 'bitselect' 'tmp_2071' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2170 [1/1] (0.00ns)   --->   "%tmp_2072 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_38, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2170 'bitselect' 'tmp_2072' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2171 [1/1] (0.00ns)   --->   "%tmp_2073 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_38, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2171 'bitselect' 'tmp_2073' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2172 [1/1] (0.00ns)   --->   "%tmp_2074 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_38, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2172 'bitselect' 'tmp_2074' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2173 [1/1] (0.00ns)   --->   "%tmp_2075 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_38, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2173 'bitselect' 'tmp_2075' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2174 [1/1] (0.00ns)   --->   "%tmp_2076 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_38, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2174 'bitselect' 'tmp_2076' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2175 [1/1] (0.00ns)   --->   "%and_ln8_72 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2061, i1 0, i1 %tmp_2062, i1 0, i1 %tmp_2063, i1 0, i1 %tmp_2064, i1 0, i1 %tmp_2065, i1 0, i1 %tmp_2066, i1 0, i1 %tmp_2067, i1 0, i1 %tmp_2068, i1 0, i1 %tmp_2069, i1 0, i1 %tmp_2070, i1 0, i1 %tmp_2071, i1 0, i1 %tmp_2072, i1 0, i1 %tmp_2073, i1 0, i1 %tmp_2074, i1 0, i1 %tmp_2075, i1 0, i1 %tmp_2076" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2175 'bitconcatenate' 'and_ln8_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2176 [1/1] (0.00ns)   --->   "%and_ln8_72_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2062, i1 0, i1 %tmp_2063, i1 0, i1 %tmp_2064, i1 0, i1 %tmp_2065, i1 0, i1 %tmp_2066, i1 0, i1 %tmp_2067, i1 0, i1 %tmp_2068, i1 0, i1 %tmp_2069, i1 0, i1 %tmp_2070, i1 0, i1 %tmp_2071, i1 0, i1 %tmp_2072, i1 0, i1 %tmp_2073, i1 0, i1 %tmp_2074, i1 0, i1 %tmp_2075, i1 0, i1 %tmp_2076" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2176 'bitconcatenate' 'and_ln8_72_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2177 [1/1] (0.00ns)   --->   "%zext_ln8_179 = zext i29 %and_ln8_72_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2177 'zext' 'zext_ln8_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2178 [1/1] (0.00ns)   --->   "%zext_ln8_81 = zext i31 %and_ln8_72" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2178 'zext' 'zext_ln8_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2179 [1/1] (2.46ns)   --->   "%add_ln8_120 = add i29 %and_ln8_72_cast1, i29 %and_ln8_71_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2179 'add' 'add_ln8_120' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2180 [1/1] (2.46ns)   --->   "%add_ln8_121 = add i30 %zext_ln8_179, i30 %zext_ln8_178" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2180 'add' 'add_ln8_121' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2181 [1/1] (2.52ns)   --->   "%s0_39 = add i32 %zext_ln8_81, i32 %zext_ln8_80" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2181 'add' 's0_39' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2182 [1/1] (0.00ns)   --->   "%tmp_2077 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_121, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2182 'partselect' 'tmp_2077' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2183 [1/1] (0.00ns)   --->   "%tmp_2078 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_120, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2183 'partselect' 'tmp_2078' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2184 [1/1] (0.00ns)   --->   "%tmp_2079 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_120, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2184 'partselect' 'tmp_2079' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2185 [1/1] (0.00ns)   --->   "%tmp_2080 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_120, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2185 'partselect' 'tmp_2080' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2186 [1/1] (0.00ns)   --->   "%tmp_2081 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_120, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2186 'partselect' 'tmp_2081' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2187 [1/1] (0.00ns)   --->   "%tmp_2082 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_120, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2187 'partselect' 'tmp_2082' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2188 [1/1] (0.00ns)   --->   "%tmp_2083 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_120, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2188 'partselect' 'tmp_2083' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2189 [1/1] (0.00ns)   --->   "%trunc_ln9_38 = trunc i29 %add_ln8_120" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2189 'trunc' 'trunc_ln9_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2190 [1/1] (0.00ns)   --->   "%tmp_2084 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_39, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2190 'partselect' 'tmp_2084' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2191 [1/1] (0.00ns)   --->   "%tmp_2085 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_120, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2191 'partselect' 'tmp_2085' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2192 [1/1] (0.00ns)   --->   "%tmp_2086 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_120, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2192 'partselect' 'tmp_2086' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2193 [1/1] (0.00ns)   --->   "%tmp_2087 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_120, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2193 'partselect' 'tmp_2087' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2194 [1/1] (0.00ns)   --->   "%tmp_2088 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_120, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2194 'partselect' 'tmp_2088' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2195 [1/1] (0.00ns)   --->   "%tmp_2089 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_120, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2195 'partselect' 'tmp_2089' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2196 [1/1] (0.00ns)   --->   "%tmp_2090 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_120, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2196 'partselect' 'tmp_2090' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2197 [1/1] (0.00ns)   --->   "%tmp_2091 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_120, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2197 'partselect' 'tmp_2091' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2198 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_40 = load i7 %p_ZL9golden_w1_5_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 2198 'load' 'wt_40' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 2199 [1/1] (0.00ns)   --->   "%trunc_ln18_69 = trunc i32 %wt_40" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 2199 'trunc' 'trunc_ln18_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2200 [1/1] (0.99ns)   --->   "%xnr_39 = xor i32 %wt_40, i32 %xor_ln18_26" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 2200 'xor' 'xnr_39' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2201 [1/1] (0.99ns)   --->   "%xor_ln8_8 = xor i31 %trunc_ln18_69, i31 %xor_ln18_43" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2201 'xor' 'xor_ln8_8' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2202 [1/1] (0.00ns)   --->   "%tmp_2097 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_8, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2202 'bitselect' 'tmp_2097' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2203 [1/1] (0.00ns)   --->   "%tmp_2098 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_8, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2203 'bitselect' 'tmp_2098' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2204 [1/1] (0.00ns)   --->   "%tmp_2099 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_8, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2204 'bitselect' 'tmp_2099' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2205 [1/1] (0.00ns)   --->   "%tmp_2100 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_8, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2205 'bitselect' 'tmp_2100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2206 [1/1] (0.00ns)   --->   "%tmp_2101 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_8, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2206 'bitselect' 'tmp_2101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2207 [1/1] (0.00ns)   --->   "%tmp_2102 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_8, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2207 'bitselect' 'tmp_2102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2208 [1/1] (0.00ns)   --->   "%tmp_2103 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_8, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2208 'bitselect' 'tmp_2103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2209 [1/1] (0.00ns)   --->   "%tmp_2104 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_8, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2209 'bitselect' 'tmp_2104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2210 [1/1] (0.00ns)   --->   "%tmp_2105 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_8, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2210 'bitselect' 'tmp_2105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2211 [1/1] (0.00ns)   --->   "%tmp_2106 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_8, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2211 'bitselect' 'tmp_2106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2212 [1/1] (0.00ns)   --->   "%tmp_2107 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_8, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2212 'bitselect' 'tmp_2107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2213 [1/1] (0.00ns)   --->   "%tmp_2108 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_8, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2213 'bitselect' 'tmp_2108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2214 [1/1] (0.00ns)   --->   "%tmp_2109 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_8, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2214 'bitselect' 'tmp_2109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2215 [1/1] (0.00ns)   --->   "%tmp_2110 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_8, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2215 'bitselect' 'tmp_2110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2216 [1/1] (0.00ns)   --->   "%tmp_2111 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_8, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2216 'bitselect' 'tmp_2111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2217 [1/1] (0.00ns)   --->   "%trunc_ln8_41 = trunc i31 %xor_ln8_8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2217 'trunc' 'trunc_ln8_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2218 [1/1] (0.00ns)   --->   "%and_ln8_73 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2097, i1 0, i1 %tmp_2098, i1 0, i1 %tmp_2099, i1 0, i1 %tmp_2100, i1 0, i1 %tmp_2101, i1 0, i1 %tmp_2102, i1 0, i1 %tmp_2103, i1 0, i1 %tmp_2104, i1 0, i1 %tmp_2105, i1 0, i1 %tmp_2106, i1 0, i1 %tmp_2107, i1 0, i1 %tmp_2108, i1 0, i1 %tmp_2109, i1 0, i1 %tmp_2110, i1 0, i1 %tmp_2111, i1 0, i1 %trunc_ln8_41" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2218 'bitconcatenate' 'and_ln8_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2219 [1/1] (0.00ns)   --->   "%and_ln8_73_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2098, i1 0, i1 %tmp_2099, i1 0, i1 %tmp_2100, i1 0, i1 %tmp_2101, i1 0, i1 %tmp_2102, i1 0, i1 %tmp_2103, i1 0, i1 %tmp_2104, i1 0, i1 %tmp_2105, i1 0, i1 %tmp_2106, i1 0, i1 %tmp_2107, i1 0, i1 %tmp_2108, i1 0, i1 %tmp_2109, i1 0, i1 %tmp_2110, i1 0, i1 %tmp_2111, i1 0, i1 %trunc_ln8_41" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2219 'bitconcatenate' 'and_ln8_73_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2220 [1/1] (0.00ns)   --->   "%zext_ln8_180 = zext i29 %and_ln8_73_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2220 'zext' 'zext_ln8_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2221 [1/1] (0.00ns)   --->   "%zext_ln8_82 = zext i31 %and_ln8_73" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2221 'zext' 'zext_ln8_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2222 [1/1] (0.00ns)   --->   "%tmp_2112 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_39, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2222 'bitselect' 'tmp_2112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2223 [1/1] (0.00ns)   --->   "%tmp_2113 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_39, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2223 'bitselect' 'tmp_2113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2224 [1/1] (0.00ns)   --->   "%tmp_2114 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_39, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2224 'bitselect' 'tmp_2114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2225 [1/1] (0.00ns)   --->   "%tmp_2115 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_39, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2225 'bitselect' 'tmp_2115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2226 [1/1] (0.00ns)   --->   "%tmp_2116 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_39, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2226 'bitselect' 'tmp_2116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2227 [1/1] (0.00ns)   --->   "%tmp_2117 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_39, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2227 'bitselect' 'tmp_2117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2228 [1/1] (0.00ns)   --->   "%tmp_2118 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_39, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2228 'bitselect' 'tmp_2118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2229 [1/1] (0.00ns)   --->   "%tmp_2119 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_39, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2229 'bitselect' 'tmp_2119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2230 [1/1] (0.00ns)   --->   "%tmp_2120 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_39, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2230 'bitselect' 'tmp_2120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2231 [1/1] (0.00ns)   --->   "%tmp_2121 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_39, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2231 'bitselect' 'tmp_2121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2232 [1/1] (0.00ns)   --->   "%tmp_2122 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_39, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2232 'bitselect' 'tmp_2122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2233 [1/1] (0.00ns)   --->   "%tmp_2123 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_39, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2233 'bitselect' 'tmp_2123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2234 [1/1] (0.00ns)   --->   "%tmp_2124 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_39, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2234 'bitselect' 'tmp_2124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2235 [1/1] (0.00ns)   --->   "%tmp_2125 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_39, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2235 'bitselect' 'tmp_2125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2236 [1/1] (0.00ns)   --->   "%tmp_2126 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_39, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2236 'bitselect' 'tmp_2126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2237 [1/1] (0.00ns)   --->   "%tmp_2127 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_39, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2237 'bitselect' 'tmp_2127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2238 [1/1] (0.00ns)   --->   "%and_ln8_74 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2112, i1 0, i1 %tmp_2113, i1 0, i1 %tmp_2114, i1 0, i1 %tmp_2115, i1 0, i1 %tmp_2116, i1 0, i1 %tmp_2117, i1 0, i1 %tmp_2118, i1 0, i1 %tmp_2119, i1 0, i1 %tmp_2120, i1 0, i1 %tmp_2121, i1 0, i1 %tmp_2122, i1 0, i1 %tmp_2123, i1 0, i1 %tmp_2124, i1 0, i1 %tmp_2125, i1 0, i1 %tmp_2126, i1 0, i1 %tmp_2127" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2238 'bitconcatenate' 'and_ln8_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2239 [1/1] (0.00ns)   --->   "%and_ln8_74_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2113, i1 0, i1 %tmp_2114, i1 0, i1 %tmp_2115, i1 0, i1 %tmp_2116, i1 0, i1 %tmp_2117, i1 0, i1 %tmp_2118, i1 0, i1 %tmp_2119, i1 0, i1 %tmp_2120, i1 0, i1 %tmp_2121, i1 0, i1 %tmp_2122, i1 0, i1 %tmp_2123, i1 0, i1 %tmp_2124, i1 0, i1 %tmp_2125, i1 0, i1 %tmp_2126, i1 0, i1 %tmp_2127" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2239 'bitconcatenate' 'and_ln8_74_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2240 [1/1] (0.00ns)   --->   "%zext_ln8_181 = zext i29 %and_ln8_74_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2240 'zext' 'zext_ln8_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2241 [1/1] (0.00ns)   --->   "%zext_ln8_83 = zext i31 %and_ln8_74" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2241 'zext' 'zext_ln8_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2242 [1/1] (2.46ns)   --->   "%add_ln8_123 = add i29 %and_ln8_74_cast1, i29 %and_ln8_73_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2242 'add' 'add_ln8_123' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2243 [1/1] (2.46ns)   --->   "%add_ln8_124 = add i30 %zext_ln8_181, i30 %zext_ln8_180" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2243 'add' 'add_ln8_124' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2244 [1/1] (2.52ns)   --->   "%s0_40 = add i32 %zext_ln8_83, i32 %zext_ln8_82" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2244 'add' 's0_40' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2245 [1/1] (0.00ns)   --->   "%tmp_2128 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_124, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2245 'partselect' 'tmp_2128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2246 [1/1] (0.00ns)   --->   "%tmp_2129 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_123, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2246 'partselect' 'tmp_2129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2247 [1/1] (0.00ns)   --->   "%tmp_2130 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_123, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2247 'partselect' 'tmp_2130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2248 [1/1] (0.00ns)   --->   "%tmp_2131 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_123, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2248 'partselect' 'tmp_2131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2249 [1/1] (0.00ns)   --->   "%tmp_2132 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_123, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2249 'partselect' 'tmp_2132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2250 [1/1] (0.00ns)   --->   "%tmp_2133 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_123, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2250 'partselect' 'tmp_2133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2251 [1/1] (0.00ns)   --->   "%tmp_2134 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_123, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2251 'partselect' 'tmp_2134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2252 [1/1] (0.00ns)   --->   "%trunc_ln9_39 = trunc i29 %add_ln8_123" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2252 'trunc' 'trunc_ln9_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2253 [1/1] (0.00ns)   --->   "%tmp_2135 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_40, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2253 'partselect' 'tmp_2135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2254 [1/1] (0.00ns)   --->   "%tmp_2136 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_123, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2254 'partselect' 'tmp_2136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2255 [1/1] (0.00ns)   --->   "%tmp_2137 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_123, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2255 'partselect' 'tmp_2137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2256 [1/1] (0.00ns)   --->   "%tmp_2138 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_123, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2256 'partselect' 'tmp_2138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2257 [1/1] (0.00ns)   --->   "%tmp_2139 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_123, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2257 'partselect' 'tmp_2139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2258 [1/1] (0.00ns)   --->   "%tmp_2140 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_123, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2258 'partselect' 'tmp_2140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2259 [1/1] (0.00ns)   --->   "%tmp_2141 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_123, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2259 'partselect' 'tmp_2141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2260 [1/1] (0.00ns)   --->   "%tmp_2142 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_123, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2260 'partselect' 'tmp_2142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2261 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_41 = load i7 %p_ZL9golden_w1_6_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 2261 'load' 'wt_41' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 2262 [1/1] (0.00ns)   --->   "%trunc_ln18_70 = trunc i32 %wt_41" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 2262 'trunc' 'trunc_ln18_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2263 [1/1] (0.99ns)   --->   "%xnr_40 = xor i32 %wt_41, i32 %xor_ln18_28" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 2263 'xor' 'xnr_40' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2264 [1/1] (0.99ns)   --->   "%xor_ln8_9 = xor i31 %trunc_ln18_70, i31 %xor_ln18_47" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2264 'xor' 'xor_ln8_9' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2265 [1/1] (0.00ns)   --->   "%tmp_2148 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_9, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2265 'bitselect' 'tmp_2148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2266 [1/1] (0.00ns)   --->   "%tmp_2149 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_9, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2266 'bitselect' 'tmp_2149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2267 [1/1] (0.00ns)   --->   "%tmp_2150 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_9, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2267 'bitselect' 'tmp_2150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2268 [1/1] (0.00ns)   --->   "%tmp_2151 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_9, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2268 'bitselect' 'tmp_2151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2269 [1/1] (0.00ns)   --->   "%tmp_2152 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_9, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2269 'bitselect' 'tmp_2152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2270 [1/1] (0.00ns)   --->   "%tmp_2153 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_9, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2270 'bitselect' 'tmp_2153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2271 [1/1] (0.00ns)   --->   "%tmp_2154 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_9, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2271 'bitselect' 'tmp_2154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2272 [1/1] (0.00ns)   --->   "%tmp_2155 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_9, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2272 'bitselect' 'tmp_2155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2273 [1/1] (0.00ns)   --->   "%tmp_2156 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_9, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2273 'bitselect' 'tmp_2156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2274 [1/1] (0.00ns)   --->   "%tmp_2157 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_9, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2274 'bitselect' 'tmp_2157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2275 [1/1] (0.00ns)   --->   "%tmp_2158 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_9, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2275 'bitselect' 'tmp_2158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2276 [1/1] (0.00ns)   --->   "%tmp_2159 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_9, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2276 'bitselect' 'tmp_2159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2277 [1/1] (0.00ns)   --->   "%tmp_2160 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_9, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2277 'bitselect' 'tmp_2160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2278 [1/1] (0.00ns)   --->   "%tmp_2161 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_9, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2278 'bitselect' 'tmp_2161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2279 [1/1] (0.00ns)   --->   "%tmp_2162 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_9, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2279 'bitselect' 'tmp_2162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2280 [1/1] (0.00ns)   --->   "%trunc_ln8_42 = trunc i31 %xor_ln8_9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2280 'trunc' 'trunc_ln8_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2281 [1/1] (0.00ns)   --->   "%and_ln8_75 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2148, i1 0, i1 %tmp_2149, i1 0, i1 %tmp_2150, i1 0, i1 %tmp_2151, i1 0, i1 %tmp_2152, i1 0, i1 %tmp_2153, i1 0, i1 %tmp_2154, i1 0, i1 %tmp_2155, i1 0, i1 %tmp_2156, i1 0, i1 %tmp_2157, i1 0, i1 %tmp_2158, i1 0, i1 %tmp_2159, i1 0, i1 %tmp_2160, i1 0, i1 %tmp_2161, i1 0, i1 %tmp_2162, i1 0, i1 %trunc_ln8_42" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2281 'bitconcatenate' 'and_ln8_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2282 [1/1] (0.00ns)   --->   "%and_ln8_75_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2149, i1 0, i1 %tmp_2150, i1 0, i1 %tmp_2151, i1 0, i1 %tmp_2152, i1 0, i1 %tmp_2153, i1 0, i1 %tmp_2154, i1 0, i1 %tmp_2155, i1 0, i1 %tmp_2156, i1 0, i1 %tmp_2157, i1 0, i1 %tmp_2158, i1 0, i1 %tmp_2159, i1 0, i1 %tmp_2160, i1 0, i1 %tmp_2161, i1 0, i1 %tmp_2162, i1 0, i1 %trunc_ln8_42" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2282 'bitconcatenate' 'and_ln8_75_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2283 [1/1] (0.00ns)   --->   "%zext_ln8_182 = zext i29 %and_ln8_75_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2283 'zext' 'zext_ln8_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2284 [1/1] (0.00ns)   --->   "%zext_ln8_84 = zext i31 %and_ln8_75" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2284 'zext' 'zext_ln8_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2285 [1/1] (0.00ns)   --->   "%tmp_2163 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_40, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2285 'bitselect' 'tmp_2163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2286 [1/1] (0.00ns)   --->   "%tmp_2164 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_40, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2286 'bitselect' 'tmp_2164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2287 [1/1] (0.00ns)   --->   "%tmp_2165 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_40, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2287 'bitselect' 'tmp_2165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2288 [1/1] (0.00ns)   --->   "%tmp_2166 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_40, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2288 'bitselect' 'tmp_2166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2289 [1/1] (0.00ns)   --->   "%tmp_2167 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_40, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2289 'bitselect' 'tmp_2167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2290 [1/1] (0.00ns)   --->   "%tmp_2168 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_40, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2290 'bitselect' 'tmp_2168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2291 [1/1] (0.00ns)   --->   "%tmp_2169 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_40, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2291 'bitselect' 'tmp_2169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2292 [1/1] (0.00ns)   --->   "%tmp_2170 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_40, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2292 'bitselect' 'tmp_2170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2293 [1/1] (0.00ns)   --->   "%tmp_2171 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_40, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2293 'bitselect' 'tmp_2171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2294 [1/1] (0.00ns)   --->   "%tmp_2172 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_40, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2294 'bitselect' 'tmp_2172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2295 [1/1] (0.00ns)   --->   "%tmp_2173 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_40, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2295 'bitselect' 'tmp_2173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2296 [1/1] (0.00ns)   --->   "%tmp_2174 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_40, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2296 'bitselect' 'tmp_2174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2297 [1/1] (0.00ns)   --->   "%tmp_2175 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_40, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2297 'bitselect' 'tmp_2175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2298 [1/1] (0.00ns)   --->   "%tmp_2176 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_40, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2298 'bitselect' 'tmp_2176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2299 [1/1] (0.00ns)   --->   "%tmp_2177 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_40, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2299 'bitselect' 'tmp_2177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2300 [1/1] (0.00ns)   --->   "%tmp_2178 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_40, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2300 'bitselect' 'tmp_2178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2301 [1/1] (0.00ns)   --->   "%and_ln8_76 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2163, i1 0, i1 %tmp_2164, i1 0, i1 %tmp_2165, i1 0, i1 %tmp_2166, i1 0, i1 %tmp_2167, i1 0, i1 %tmp_2168, i1 0, i1 %tmp_2169, i1 0, i1 %tmp_2170, i1 0, i1 %tmp_2171, i1 0, i1 %tmp_2172, i1 0, i1 %tmp_2173, i1 0, i1 %tmp_2174, i1 0, i1 %tmp_2175, i1 0, i1 %tmp_2176, i1 0, i1 %tmp_2177, i1 0, i1 %tmp_2178" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2301 'bitconcatenate' 'and_ln8_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2302 [1/1] (0.00ns)   --->   "%and_ln8_76_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2164, i1 0, i1 %tmp_2165, i1 0, i1 %tmp_2166, i1 0, i1 %tmp_2167, i1 0, i1 %tmp_2168, i1 0, i1 %tmp_2169, i1 0, i1 %tmp_2170, i1 0, i1 %tmp_2171, i1 0, i1 %tmp_2172, i1 0, i1 %tmp_2173, i1 0, i1 %tmp_2174, i1 0, i1 %tmp_2175, i1 0, i1 %tmp_2176, i1 0, i1 %tmp_2177, i1 0, i1 %tmp_2178" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2302 'bitconcatenate' 'and_ln8_76_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2303 [1/1] (0.00ns)   --->   "%zext_ln8_183 = zext i29 %and_ln8_76_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2303 'zext' 'zext_ln8_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2304 [1/1] (0.00ns)   --->   "%zext_ln8_85 = zext i31 %and_ln8_76" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2304 'zext' 'zext_ln8_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2305 [1/1] (2.46ns)   --->   "%add_ln8_126 = add i29 %and_ln8_76_cast1, i29 %and_ln8_75_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2305 'add' 'add_ln8_126' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2306 [1/1] (2.46ns)   --->   "%add_ln8_127 = add i30 %zext_ln8_183, i30 %zext_ln8_182" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2306 'add' 'add_ln8_127' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2307 [1/1] (2.52ns)   --->   "%s0_41 = add i32 %zext_ln8_85, i32 %zext_ln8_84" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2307 'add' 's0_41' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2308 [1/1] (0.00ns)   --->   "%tmp_2179 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_127, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2308 'partselect' 'tmp_2179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2309 [1/1] (0.00ns)   --->   "%tmp_2180 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_126, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2309 'partselect' 'tmp_2180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2310 [1/1] (0.00ns)   --->   "%tmp_2181 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_126, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2310 'partselect' 'tmp_2181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2311 [1/1] (0.00ns)   --->   "%tmp_2182 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_126, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2311 'partselect' 'tmp_2182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2312 [1/1] (0.00ns)   --->   "%tmp_2183 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_126, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2312 'partselect' 'tmp_2183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2313 [1/1] (0.00ns)   --->   "%tmp_2184 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_126, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2313 'partselect' 'tmp_2184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2314 [1/1] (0.00ns)   --->   "%tmp_2185 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_126, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2314 'partselect' 'tmp_2185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2315 [1/1] (0.00ns)   --->   "%trunc_ln9_40 = trunc i29 %add_ln8_126" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2315 'trunc' 'trunc_ln9_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2316 [1/1] (0.00ns)   --->   "%tmp_2186 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_41, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2316 'partselect' 'tmp_2186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2317 [1/1] (0.00ns)   --->   "%tmp_2187 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_126, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2317 'partselect' 'tmp_2187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2318 [1/1] (0.00ns)   --->   "%tmp_2188 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_126, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2318 'partselect' 'tmp_2188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2319 [1/1] (0.00ns)   --->   "%tmp_2189 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_126, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2319 'partselect' 'tmp_2189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2320 [1/1] (0.00ns)   --->   "%tmp_2190 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_126, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2320 'partselect' 'tmp_2190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2321 [1/1] (0.00ns)   --->   "%tmp_2191 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_126, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2321 'partselect' 'tmp_2191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2322 [1/1] (0.00ns)   --->   "%tmp_2192 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_126, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2322 'partselect' 'tmp_2192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2323 [1/1] (0.00ns)   --->   "%tmp_2193 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_126, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2323 'partselect' 'tmp_2193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2324 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_42 = load i7 %p_ZL9golden_w1_7_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 2324 'load' 'wt_42' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 2325 [1/1] (0.00ns)   --->   "%trunc_ln18_71 = trunc i32 %wt_42" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 2325 'trunc' 'trunc_ln18_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2326 [1/1] (0.99ns)   --->   "%xnr_41 = xor i32 %wt_42, i32 %xor_ln18_30" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 2326 'xor' 'xnr_41' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2327 [1/1] (0.99ns)   --->   "%xor_ln8_10 = xor i31 %trunc_ln18_71, i31 %xor_ln18_51" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2327 'xor' 'xor_ln8_10' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2328 [1/1] (0.00ns)   --->   "%tmp_2199 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_10, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2328 'bitselect' 'tmp_2199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2329 [1/1] (0.00ns)   --->   "%tmp_2200 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_10, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2329 'bitselect' 'tmp_2200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2330 [1/1] (0.00ns)   --->   "%tmp_2201 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_10, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2330 'bitselect' 'tmp_2201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2331 [1/1] (0.00ns)   --->   "%tmp_2202 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_10, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2331 'bitselect' 'tmp_2202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2332 [1/1] (0.00ns)   --->   "%tmp_2203 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_10, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2332 'bitselect' 'tmp_2203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2333 [1/1] (0.00ns)   --->   "%tmp_2204 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_10, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2333 'bitselect' 'tmp_2204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2334 [1/1] (0.00ns)   --->   "%tmp_2205 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_10, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2334 'bitselect' 'tmp_2205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2335 [1/1] (0.00ns)   --->   "%tmp_2206 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_10, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2335 'bitselect' 'tmp_2206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2336 [1/1] (0.00ns)   --->   "%tmp_2207 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_10, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2336 'bitselect' 'tmp_2207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2337 [1/1] (0.00ns)   --->   "%tmp_2208 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_10, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2337 'bitselect' 'tmp_2208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2338 [1/1] (0.00ns)   --->   "%tmp_2209 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_10, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2338 'bitselect' 'tmp_2209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2339 [1/1] (0.00ns)   --->   "%tmp_2210 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_10, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2339 'bitselect' 'tmp_2210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2340 [1/1] (0.00ns)   --->   "%tmp_2211 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_10, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2340 'bitselect' 'tmp_2211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2341 [1/1] (0.00ns)   --->   "%tmp_2212 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_10, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2341 'bitselect' 'tmp_2212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2342 [1/1] (0.00ns)   --->   "%tmp_2213 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_10, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2342 'bitselect' 'tmp_2213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2343 [1/1] (0.00ns)   --->   "%trunc_ln8_43 = trunc i31 %xor_ln8_10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2343 'trunc' 'trunc_ln8_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2344 [1/1] (0.00ns)   --->   "%and_ln8_77 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2199, i1 0, i1 %tmp_2200, i1 0, i1 %tmp_2201, i1 0, i1 %tmp_2202, i1 0, i1 %tmp_2203, i1 0, i1 %tmp_2204, i1 0, i1 %tmp_2205, i1 0, i1 %tmp_2206, i1 0, i1 %tmp_2207, i1 0, i1 %tmp_2208, i1 0, i1 %tmp_2209, i1 0, i1 %tmp_2210, i1 0, i1 %tmp_2211, i1 0, i1 %tmp_2212, i1 0, i1 %tmp_2213, i1 0, i1 %trunc_ln8_43" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2344 'bitconcatenate' 'and_ln8_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2345 [1/1] (0.00ns)   --->   "%and_ln8_77_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2200, i1 0, i1 %tmp_2201, i1 0, i1 %tmp_2202, i1 0, i1 %tmp_2203, i1 0, i1 %tmp_2204, i1 0, i1 %tmp_2205, i1 0, i1 %tmp_2206, i1 0, i1 %tmp_2207, i1 0, i1 %tmp_2208, i1 0, i1 %tmp_2209, i1 0, i1 %tmp_2210, i1 0, i1 %tmp_2211, i1 0, i1 %tmp_2212, i1 0, i1 %tmp_2213, i1 0, i1 %trunc_ln8_43" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2345 'bitconcatenate' 'and_ln8_77_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2346 [1/1] (0.00ns)   --->   "%zext_ln8_184 = zext i29 %and_ln8_77_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2346 'zext' 'zext_ln8_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2347 [1/1] (0.00ns)   --->   "%zext_ln8_86 = zext i31 %and_ln8_77" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2347 'zext' 'zext_ln8_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2348 [1/1] (0.00ns)   --->   "%tmp_2214 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_41, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2348 'bitselect' 'tmp_2214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2349 [1/1] (0.00ns)   --->   "%tmp_2215 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_41, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2349 'bitselect' 'tmp_2215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2350 [1/1] (0.00ns)   --->   "%tmp_2216 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_41, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2350 'bitselect' 'tmp_2216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2351 [1/1] (0.00ns)   --->   "%tmp_2217 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_41, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2351 'bitselect' 'tmp_2217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2352 [1/1] (0.00ns)   --->   "%tmp_2218 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_41, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2352 'bitselect' 'tmp_2218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2353 [1/1] (0.00ns)   --->   "%tmp_2219 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_41, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2353 'bitselect' 'tmp_2219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2354 [1/1] (0.00ns)   --->   "%tmp_2220 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_41, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2354 'bitselect' 'tmp_2220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2355 [1/1] (0.00ns)   --->   "%tmp_2221 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_41, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2355 'bitselect' 'tmp_2221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2356 [1/1] (0.00ns)   --->   "%tmp_2222 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_41, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2356 'bitselect' 'tmp_2222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2357 [1/1] (0.00ns)   --->   "%tmp_2223 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_41, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2357 'bitselect' 'tmp_2223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2358 [1/1] (0.00ns)   --->   "%tmp_2224 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_41, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2358 'bitselect' 'tmp_2224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2359 [1/1] (0.00ns)   --->   "%tmp_2225 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_41, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2359 'bitselect' 'tmp_2225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2360 [1/1] (0.00ns)   --->   "%tmp_2226 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_41, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2360 'bitselect' 'tmp_2226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2361 [1/1] (0.00ns)   --->   "%tmp_2227 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_41, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2361 'bitselect' 'tmp_2227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2362 [1/1] (0.00ns)   --->   "%tmp_2228 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_41, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2362 'bitselect' 'tmp_2228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2363 [1/1] (0.00ns)   --->   "%tmp_2229 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_41, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2363 'bitselect' 'tmp_2229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2364 [1/1] (0.00ns)   --->   "%and_ln8_78 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2214, i1 0, i1 %tmp_2215, i1 0, i1 %tmp_2216, i1 0, i1 %tmp_2217, i1 0, i1 %tmp_2218, i1 0, i1 %tmp_2219, i1 0, i1 %tmp_2220, i1 0, i1 %tmp_2221, i1 0, i1 %tmp_2222, i1 0, i1 %tmp_2223, i1 0, i1 %tmp_2224, i1 0, i1 %tmp_2225, i1 0, i1 %tmp_2226, i1 0, i1 %tmp_2227, i1 0, i1 %tmp_2228, i1 0, i1 %tmp_2229" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2364 'bitconcatenate' 'and_ln8_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2365 [1/1] (0.00ns)   --->   "%and_ln8_78_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2215, i1 0, i1 %tmp_2216, i1 0, i1 %tmp_2217, i1 0, i1 %tmp_2218, i1 0, i1 %tmp_2219, i1 0, i1 %tmp_2220, i1 0, i1 %tmp_2221, i1 0, i1 %tmp_2222, i1 0, i1 %tmp_2223, i1 0, i1 %tmp_2224, i1 0, i1 %tmp_2225, i1 0, i1 %tmp_2226, i1 0, i1 %tmp_2227, i1 0, i1 %tmp_2228, i1 0, i1 %tmp_2229" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2365 'bitconcatenate' 'and_ln8_78_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2366 [1/1] (0.00ns)   --->   "%zext_ln8_185 = zext i29 %and_ln8_78_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2366 'zext' 'zext_ln8_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2367 [1/1] (0.00ns)   --->   "%zext_ln8_87 = zext i31 %and_ln8_78" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2367 'zext' 'zext_ln8_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2368 [1/1] (2.46ns)   --->   "%add_ln8_129 = add i29 %and_ln8_78_cast1, i29 %and_ln8_77_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2368 'add' 'add_ln8_129' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2369 [1/1] (2.46ns)   --->   "%add_ln8_130 = add i30 %zext_ln8_185, i30 %zext_ln8_184" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2369 'add' 'add_ln8_130' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2370 [1/1] (2.52ns)   --->   "%s0_42 = add i32 %zext_ln8_87, i32 %zext_ln8_86" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2370 'add' 's0_42' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2371 [1/1] (0.00ns)   --->   "%tmp_2230 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_130, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2371 'partselect' 'tmp_2230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2372 [1/1] (0.00ns)   --->   "%tmp_2231 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_129, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2372 'partselect' 'tmp_2231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2373 [1/1] (0.00ns)   --->   "%tmp_2232 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_129, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2373 'partselect' 'tmp_2232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2374 [1/1] (0.00ns)   --->   "%tmp_2233 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_129, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2374 'partselect' 'tmp_2233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2375 [1/1] (0.00ns)   --->   "%tmp_2234 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_129, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2375 'partselect' 'tmp_2234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2376 [1/1] (0.00ns)   --->   "%tmp_2235 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_129, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2376 'partselect' 'tmp_2235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2377 [1/1] (0.00ns)   --->   "%tmp_2236 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_129, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2377 'partselect' 'tmp_2236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2378 [1/1] (0.00ns)   --->   "%trunc_ln9_41 = trunc i29 %add_ln8_129" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2378 'trunc' 'trunc_ln9_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2379 [1/1] (0.00ns)   --->   "%tmp_2237 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_42, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2379 'partselect' 'tmp_2237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2380 [1/1] (0.00ns)   --->   "%tmp_2238 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_129, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2380 'partselect' 'tmp_2238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2381 [1/1] (0.00ns)   --->   "%tmp_2239 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_129, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2381 'partselect' 'tmp_2239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2382 [1/1] (0.00ns)   --->   "%tmp_2240 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_129, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2382 'partselect' 'tmp_2240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2383 [1/1] (0.00ns)   --->   "%tmp_2241 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_129, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2383 'partselect' 'tmp_2241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2384 [1/1] (0.00ns)   --->   "%tmp_2242 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_129, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2384 'partselect' 'tmp_2242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2385 [1/1] (0.00ns)   --->   "%tmp_2243 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_129, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2385 'partselect' 'tmp_2243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2386 [1/1] (0.00ns)   --->   "%tmp_2244 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_129, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2386 'partselect' 'tmp_2244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2387 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_43 = load i7 %p_ZL9golden_w1_8_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 2387 'load' 'wt_43' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 2388 [1/1] (0.00ns)   --->   "%trunc_ln18_72 = trunc i32 %wt_43" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 2388 'trunc' 'trunc_ln18_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2389 [1/1] (0.99ns)   --->   "%xnr_42 = xor i32 %wt_43, i32 %xor_ln18_32" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 2389 'xor' 'xnr_42' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2390 [1/1] (0.99ns)   --->   "%xor_ln8_11 = xor i31 %trunc_ln18_72, i31 %xor_ln18_55" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2390 'xor' 'xor_ln8_11' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2391 [1/1] (0.00ns)   --->   "%tmp_2250 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_11, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2391 'bitselect' 'tmp_2250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2392 [1/1] (0.00ns)   --->   "%tmp_2251 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_11, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2392 'bitselect' 'tmp_2251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2393 [1/1] (0.00ns)   --->   "%tmp_2252 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_11, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2393 'bitselect' 'tmp_2252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2394 [1/1] (0.00ns)   --->   "%tmp_2253 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_11, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2394 'bitselect' 'tmp_2253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2395 [1/1] (0.00ns)   --->   "%tmp_2254 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_11, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2395 'bitselect' 'tmp_2254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2396 [1/1] (0.00ns)   --->   "%tmp_2255 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_11, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2396 'bitselect' 'tmp_2255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2397 [1/1] (0.00ns)   --->   "%tmp_2256 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_11, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2397 'bitselect' 'tmp_2256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2398 [1/1] (0.00ns)   --->   "%tmp_2257 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_11, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2398 'bitselect' 'tmp_2257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2399 [1/1] (0.00ns)   --->   "%tmp_2258 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_11, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2399 'bitselect' 'tmp_2258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2400 [1/1] (0.00ns)   --->   "%tmp_2259 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_11, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2400 'bitselect' 'tmp_2259' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2401 [1/1] (0.00ns)   --->   "%tmp_2260 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_11, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2401 'bitselect' 'tmp_2260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2402 [1/1] (0.00ns)   --->   "%tmp_2261 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_11, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2402 'bitselect' 'tmp_2261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2403 [1/1] (0.00ns)   --->   "%tmp_2262 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_11, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2403 'bitselect' 'tmp_2262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2404 [1/1] (0.00ns)   --->   "%tmp_2263 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_11, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2404 'bitselect' 'tmp_2263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2405 [1/1] (0.00ns)   --->   "%tmp_2264 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_11, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2405 'bitselect' 'tmp_2264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2406 [1/1] (0.00ns)   --->   "%trunc_ln8_44 = trunc i31 %xor_ln8_11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2406 'trunc' 'trunc_ln8_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2407 [1/1] (0.00ns)   --->   "%and_ln8_79 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2250, i1 0, i1 %tmp_2251, i1 0, i1 %tmp_2252, i1 0, i1 %tmp_2253, i1 0, i1 %tmp_2254, i1 0, i1 %tmp_2255, i1 0, i1 %tmp_2256, i1 0, i1 %tmp_2257, i1 0, i1 %tmp_2258, i1 0, i1 %tmp_2259, i1 0, i1 %tmp_2260, i1 0, i1 %tmp_2261, i1 0, i1 %tmp_2262, i1 0, i1 %tmp_2263, i1 0, i1 %tmp_2264, i1 0, i1 %trunc_ln8_44" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2407 'bitconcatenate' 'and_ln8_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2408 [1/1] (0.00ns)   --->   "%and_ln8_79_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2251, i1 0, i1 %tmp_2252, i1 0, i1 %tmp_2253, i1 0, i1 %tmp_2254, i1 0, i1 %tmp_2255, i1 0, i1 %tmp_2256, i1 0, i1 %tmp_2257, i1 0, i1 %tmp_2258, i1 0, i1 %tmp_2259, i1 0, i1 %tmp_2260, i1 0, i1 %tmp_2261, i1 0, i1 %tmp_2262, i1 0, i1 %tmp_2263, i1 0, i1 %tmp_2264, i1 0, i1 %trunc_ln8_44" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2408 'bitconcatenate' 'and_ln8_79_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2409 [1/1] (0.00ns)   --->   "%zext_ln8_186 = zext i29 %and_ln8_79_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2409 'zext' 'zext_ln8_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2410 [1/1] (0.00ns)   --->   "%zext_ln8_88 = zext i31 %and_ln8_79" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2410 'zext' 'zext_ln8_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2411 [1/1] (0.00ns)   --->   "%tmp_2265 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_42, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2411 'bitselect' 'tmp_2265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2412 [1/1] (0.00ns)   --->   "%tmp_2266 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_42, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2412 'bitselect' 'tmp_2266' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2413 [1/1] (0.00ns)   --->   "%tmp_2267 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_42, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2413 'bitselect' 'tmp_2267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2414 [1/1] (0.00ns)   --->   "%tmp_2268 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_42, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2414 'bitselect' 'tmp_2268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2415 [1/1] (0.00ns)   --->   "%tmp_2269 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_42, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2415 'bitselect' 'tmp_2269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2416 [1/1] (0.00ns)   --->   "%tmp_2270 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_42, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2416 'bitselect' 'tmp_2270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2417 [1/1] (0.00ns)   --->   "%tmp_2271 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_42, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2417 'bitselect' 'tmp_2271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2418 [1/1] (0.00ns)   --->   "%tmp_2272 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_42, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2418 'bitselect' 'tmp_2272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2419 [1/1] (0.00ns)   --->   "%tmp_2273 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_42, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2419 'bitselect' 'tmp_2273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2420 [1/1] (0.00ns)   --->   "%tmp_2274 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_42, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2420 'bitselect' 'tmp_2274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2421 [1/1] (0.00ns)   --->   "%tmp_2275 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_42, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2421 'bitselect' 'tmp_2275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2422 [1/1] (0.00ns)   --->   "%tmp_2276 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_42, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2422 'bitselect' 'tmp_2276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2423 [1/1] (0.00ns)   --->   "%tmp_2277 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_42, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2423 'bitselect' 'tmp_2277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2424 [1/1] (0.00ns)   --->   "%tmp_2278 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_42, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2424 'bitselect' 'tmp_2278' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2425 [1/1] (0.00ns)   --->   "%tmp_2279 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_42, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2425 'bitselect' 'tmp_2279' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2426 [1/1] (0.00ns)   --->   "%tmp_2280 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_42, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2426 'bitselect' 'tmp_2280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2427 [1/1] (0.00ns)   --->   "%and_ln8_80 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2265, i1 0, i1 %tmp_2266, i1 0, i1 %tmp_2267, i1 0, i1 %tmp_2268, i1 0, i1 %tmp_2269, i1 0, i1 %tmp_2270, i1 0, i1 %tmp_2271, i1 0, i1 %tmp_2272, i1 0, i1 %tmp_2273, i1 0, i1 %tmp_2274, i1 0, i1 %tmp_2275, i1 0, i1 %tmp_2276, i1 0, i1 %tmp_2277, i1 0, i1 %tmp_2278, i1 0, i1 %tmp_2279, i1 0, i1 %tmp_2280" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2427 'bitconcatenate' 'and_ln8_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2428 [1/1] (0.00ns)   --->   "%and_ln8_80_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2266, i1 0, i1 %tmp_2267, i1 0, i1 %tmp_2268, i1 0, i1 %tmp_2269, i1 0, i1 %tmp_2270, i1 0, i1 %tmp_2271, i1 0, i1 %tmp_2272, i1 0, i1 %tmp_2273, i1 0, i1 %tmp_2274, i1 0, i1 %tmp_2275, i1 0, i1 %tmp_2276, i1 0, i1 %tmp_2277, i1 0, i1 %tmp_2278, i1 0, i1 %tmp_2279, i1 0, i1 %tmp_2280" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2428 'bitconcatenate' 'and_ln8_80_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2429 [1/1] (0.00ns)   --->   "%zext_ln8_187 = zext i29 %and_ln8_80_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2429 'zext' 'zext_ln8_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2430 [1/1] (0.00ns)   --->   "%zext_ln8_89 = zext i31 %and_ln8_80" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2430 'zext' 'zext_ln8_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2431 [1/1] (2.46ns)   --->   "%add_ln8_132 = add i29 %and_ln8_80_cast1, i29 %and_ln8_79_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2431 'add' 'add_ln8_132' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2432 [1/1] (2.46ns)   --->   "%add_ln8_133 = add i30 %zext_ln8_187, i30 %zext_ln8_186" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2432 'add' 'add_ln8_133' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2433 [1/1] (2.52ns)   --->   "%s0_43 = add i32 %zext_ln8_89, i32 %zext_ln8_88" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2433 'add' 's0_43' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2434 [1/1] (0.00ns)   --->   "%tmp_2281 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_133, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2434 'partselect' 'tmp_2281' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2435 [1/1] (0.00ns)   --->   "%tmp_2282 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_132, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2435 'partselect' 'tmp_2282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2436 [1/1] (0.00ns)   --->   "%tmp_2283 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_132, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2436 'partselect' 'tmp_2283' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2437 [1/1] (0.00ns)   --->   "%tmp_2284 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_132, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2437 'partselect' 'tmp_2284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2438 [1/1] (0.00ns)   --->   "%tmp_2285 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_132, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2438 'partselect' 'tmp_2285' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2439 [1/1] (0.00ns)   --->   "%tmp_2286 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_132, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2439 'partselect' 'tmp_2286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2440 [1/1] (0.00ns)   --->   "%tmp_2287 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_132, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2440 'partselect' 'tmp_2287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2441 [1/1] (0.00ns)   --->   "%trunc_ln9_42 = trunc i29 %add_ln8_132" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2441 'trunc' 'trunc_ln9_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2442 [1/1] (0.00ns)   --->   "%tmp_2288 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_43, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2442 'partselect' 'tmp_2288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2443 [1/1] (0.00ns)   --->   "%tmp_2289 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_132, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2443 'partselect' 'tmp_2289' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2444 [1/1] (0.00ns)   --->   "%tmp_2290 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_132, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2444 'partselect' 'tmp_2290' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2445 [1/1] (0.00ns)   --->   "%tmp_2291 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_132, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2445 'partselect' 'tmp_2291' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2446 [1/1] (0.00ns)   --->   "%tmp_2292 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_132, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2446 'partselect' 'tmp_2292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2447 [1/1] (0.00ns)   --->   "%tmp_2293 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_132, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2447 'partselect' 'tmp_2293' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2448 [1/1] (0.00ns)   --->   "%tmp_2294 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_132, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2448 'partselect' 'tmp_2294' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2449 [1/1] (0.00ns)   --->   "%tmp_2295 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_132, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2449 'partselect' 'tmp_2295' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2450 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_44 = load i7 %p_ZL9golden_w1_9_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 2450 'load' 'wt_44' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 2451 [1/1] (0.00ns)   --->   "%trunc_ln18_73 = trunc i32 %wt_44" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 2451 'trunc' 'trunc_ln18_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2452 [1/1] (0.99ns)   --->   "%xnr_43 = xor i32 %wt_44, i32 %xor_ln18_34" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 2452 'xor' 'xnr_43' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2453 [1/1] (0.99ns)   --->   "%xor_ln8_12 = xor i31 %trunc_ln18_73, i31 %xor_ln18_59" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2453 'xor' 'xor_ln8_12' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2454 [1/1] (0.00ns)   --->   "%tmp_2301 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_12, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2454 'bitselect' 'tmp_2301' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2455 [1/1] (0.00ns)   --->   "%tmp_2302 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_12, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2455 'bitselect' 'tmp_2302' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2456 [1/1] (0.00ns)   --->   "%tmp_2303 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_12, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2456 'bitselect' 'tmp_2303' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2457 [1/1] (0.00ns)   --->   "%tmp_2304 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_12, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2457 'bitselect' 'tmp_2304' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2458 [1/1] (0.00ns)   --->   "%tmp_2305 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_12, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2458 'bitselect' 'tmp_2305' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2459 [1/1] (0.00ns)   --->   "%tmp_2306 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_12, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2459 'bitselect' 'tmp_2306' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2460 [1/1] (0.00ns)   --->   "%tmp_2307 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_12, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2460 'bitselect' 'tmp_2307' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2461 [1/1] (0.00ns)   --->   "%tmp_2308 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_12, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2461 'bitselect' 'tmp_2308' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2462 [1/1] (0.00ns)   --->   "%tmp_2309 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_12, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2462 'bitselect' 'tmp_2309' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2463 [1/1] (0.00ns)   --->   "%tmp_2310 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_12, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2463 'bitselect' 'tmp_2310' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2464 [1/1] (0.00ns)   --->   "%tmp_2311 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_12, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2464 'bitselect' 'tmp_2311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2465 [1/1] (0.00ns)   --->   "%tmp_2312 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_12, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2465 'bitselect' 'tmp_2312' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2466 [1/1] (0.00ns)   --->   "%tmp_2313 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_12, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2466 'bitselect' 'tmp_2313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2467 [1/1] (0.00ns)   --->   "%tmp_2314 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_12, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2467 'bitselect' 'tmp_2314' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2468 [1/1] (0.00ns)   --->   "%tmp_2315 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_12, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2468 'bitselect' 'tmp_2315' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2469 [1/1] (0.00ns)   --->   "%trunc_ln8_45 = trunc i31 %xor_ln8_12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2469 'trunc' 'trunc_ln8_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2470 [1/1] (0.00ns)   --->   "%and_ln8_81 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2301, i1 0, i1 %tmp_2302, i1 0, i1 %tmp_2303, i1 0, i1 %tmp_2304, i1 0, i1 %tmp_2305, i1 0, i1 %tmp_2306, i1 0, i1 %tmp_2307, i1 0, i1 %tmp_2308, i1 0, i1 %tmp_2309, i1 0, i1 %tmp_2310, i1 0, i1 %tmp_2311, i1 0, i1 %tmp_2312, i1 0, i1 %tmp_2313, i1 0, i1 %tmp_2314, i1 0, i1 %tmp_2315, i1 0, i1 %trunc_ln8_45" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2470 'bitconcatenate' 'and_ln8_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2471 [1/1] (0.00ns)   --->   "%and_ln8_81_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2302, i1 0, i1 %tmp_2303, i1 0, i1 %tmp_2304, i1 0, i1 %tmp_2305, i1 0, i1 %tmp_2306, i1 0, i1 %tmp_2307, i1 0, i1 %tmp_2308, i1 0, i1 %tmp_2309, i1 0, i1 %tmp_2310, i1 0, i1 %tmp_2311, i1 0, i1 %tmp_2312, i1 0, i1 %tmp_2313, i1 0, i1 %tmp_2314, i1 0, i1 %tmp_2315, i1 0, i1 %trunc_ln8_45" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2471 'bitconcatenate' 'and_ln8_81_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2472 [1/1] (0.00ns)   --->   "%zext_ln8_188 = zext i29 %and_ln8_81_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2472 'zext' 'zext_ln8_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2473 [1/1] (0.00ns)   --->   "%zext_ln8_90 = zext i31 %and_ln8_81" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2473 'zext' 'zext_ln8_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2474 [1/1] (0.00ns)   --->   "%tmp_2316 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_43, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2474 'bitselect' 'tmp_2316' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2475 [1/1] (0.00ns)   --->   "%tmp_2317 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_43, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2475 'bitselect' 'tmp_2317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2476 [1/1] (0.00ns)   --->   "%tmp_2318 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_43, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2476 'bitselect' 'tmp_2318' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2477 [1/1] (0.00ns)   --->   "%tmp_2319 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_43, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2477 'bitselect' 'tmp_2319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2478 [1/1] (0.00ns)   --->   "%tmp_2320 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_43, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2478 'bitselect' 'tmp_2320' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2479 [1/1] (0.00ns)   --->   "%tmp_2321 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_43, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2479 'bitselect' 'tmp_2321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2480 [1/1] (0.00ns)   --->   "%tmp_2322 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_43, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2480 'bitselect' 'tmp_2322' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2481 [1/1] (0.00ns)   --->   "%tmp_2323 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_43, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2481 'bitselect' 'tmp_2323' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2482 [1/1] (0.00ns)   --->   "%tmp_2324 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_43, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2482 'bitselect' 'tmp_2324' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2483 [1/1] (0.00ns)   --->   "%tmp_2325 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_43, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2483 'bitselect' 'tmp_2325' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2484 [1/1] (0.00ns)   --->   "%tmp_2326 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_43, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2484 'bitselect' 'tmp_2326' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2485 [1/1] (0.00ns)   --->   "%tmp_2327 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_43, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2485 'bitselect' 'tmp_2327' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2486 [1/1] (0.00ns)   --->   "%tmp_2328 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_43, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2486 'bitselect' 'tmp_2328' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2487 [1/1] (0.00ns)   --->   "%tmp_2329 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_43, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2487 'bitselect' 'tmp_2329' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2488 [1/1] (0.00ns)   --->   "%tmp_2330 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_43, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2488 'bitselect' 'tmp_2330' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2489 [1/1] (0.00ns)   --->   "%tmp_2331 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_43, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2489 'bitselect' 'tmp_2331' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2490 [1/1] (0.00ns)   --->   "%and_ln8_82 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2316, i1 0, i1 %tmp_2317, i1 0, i1 %tmp_2318, i1 0, i1 %tmp_2319, i1 0, i1 %tmp_2320, i1 0, i1 %tmp_2321, i1 0, i1 %tmp_2322, i1 0, i1 %tmp_2323, i1 0, i1 %tmp_2324, i1 0, i1 %tmp_2325, i1 0, i1 %tmp_2326, i1 0, i1 %tmp_2327, i1 0, i1 %tmp_2328, i1 0, i1 %tmp_2329, i1 0, i1 %tmp_2330, i1 0, i1 %tmp_2331" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2490 'bitconcatenate' 'and_ln8_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2491 [1/1] (0.00ns)   --->   "%and_ln8_82_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2317, i1 0, i1 %tmp_2318, i1 0, i1 %tmp_2319, i1 0, i1 %tmp_2320, i1 0, i1 %tmp_2321, i1 0, i1 %tmp_2322, i1 0, i1 %tmp_2323, i1 0, i1 %tmp_2324, i1 0, i1 %tmp_2325, i1 0, i1 %tmp_2326, i1 0, i1 %tmp_2327, i1 0, i1 %tmp_2328, i1 0, i1 %tmp_2329, i1 0, i1 %tmp_2330, i1 0, i1 %tmp_2331" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2491 'bitconcatenate' 'and_ln8_82_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2492 [1/1] (0.00ns)   --->   "%zext_ln8_189 = zext i29 %and_ln8_82_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2492 'zext' 'zext_ln8_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2493 [1/1] (0.00ns)   --->   "%zext_ln8_91 = zext i31 %and_ln8_82" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2493 'zext' 'zext_ln8_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2494 [1/1] (2.46ns)   --->   "%add_ln8_135 = add i29 %and_ln8_82_cast1, i29 %and_ln8_81_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2494 'add' 'add_ln8_135' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2495 [1/1] (2.46ns)   --->   "%add_ln8_136 = add i30 %zext_ln8_189, i30 %zext_ln8_188" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2495 'add' 'add_ln8_136' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2496 [1/1] (2.52ns)   --->   "%s0_44 = add i32 %zext_ln8_91, i32 %zext_ln8_90" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2496 'add' 's0_44' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2497 [1/1] (0.00ns)   --->   "%tmp_2332 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_136, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2497 'partselect' 'tmp_2332' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2498 [1/1] (0.00ns)   --->   "%tmp_2333 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_135, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2498 'partselect' 'tmp_2333' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2499 [1/1] (0.00ns)   --->   "%tmp_2334 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_135, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2499 'partselect' 'tmp_2334' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2500 [1/1] (0.00ns)   --->   "%tmp_2335 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_135, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2500 'partselect' 'tmp_2335' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2501 [1/1] (0.00ns)   --->   "%tmp_2336 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_135, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2501 'partselect' 'tmp_2336' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2502 [1/1] (0.00ns)   --->   "%tmp_2337 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_135, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2502 'partselect' 'tmp_2337' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2503 [1/1] (0.00ns)   --->   "%tmp_2338 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_135, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2503 'partselect' 'tmp_2338' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2504 [1/1] (0.00ns)   --->   "%trunc_ln9_43 = trunc i29 %add_ln8_135" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2504 'trunc' 'trunc_ln9_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2505 [1/1] (0.00ns)   --->   "%tmp_2339 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_44, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2505 'partselect' 'tmp_2339' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2506 [1/1] (0.00ns)   --->   "%tmp_2340 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_135, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2506 'partselect' 'tmp_2340' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2507 [1/1] (0.00ns)   --->   "%tmp_2341 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_135, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2507 'partselect' 'tmp_2341' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2508 [1/1] (0.00ns)   --->   "%tmp_2342 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_135, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2508 'partselect' 'tmp_2342' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2509 [1/1] (0.00ns)   --->   "%tmp_2343 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_135, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2509 'partselect' 'tmp_2343' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2510 [1/1] (0.00ns)   --->   "%tmp_2344 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_135, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2510 'partselect' 'tmp_2344' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2511 [1/1] (0.00ns)   --->   "%tmp_2345 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_135, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2511 'partselect' 'tmp_2345' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2512 [1/1] (0.00ns)   --->   "%tmp_2346 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_135, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2512 'partselect' 'tmp_2346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2513 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_45 = load i7 %p_ZL9golden_w1_10_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 2513 'load' 'wt_45' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 2514 [1/1] (0.00ns)   --->   "%trunc_ln18_74 = trunc i32 %wt_45" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 2514 'trunc' 'trunc_ln18_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2515 [1/1] (0.99ns)   --->   "%xnr_44 = xor i32 %wt_45, i32 %xor_ln18_36" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 2515 'xor' 'xnr_44' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2516 [1/1] (0.99ns)   --->   "%xor_ln8_13 = xor i31 %trunc_ln18_74, i31 %xor_ln18_63" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2516 'xor' 'xor_ln8_13' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2517 [1/1] (0.00ns)   --->   "%tmp_2352 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_13, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2517 'bitselect' 'tmp_2352' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2518 [1/1] (0.00ns)   --->   "%tmp_2353 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_13, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2518 'bitselect' 'tmp_2353' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2519 [1/1] (0.00ns)   --->   "%tmp_2354 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_13, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2519 'bitselect' 'tmp_2354' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2520 [1/1] (0.00ns)   --->   "%tmp_2355 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_13, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2520 'bitselect' 'tmp_2355' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2521 [1/1] (0.00ns)   --->   "%tmp_2356 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_13, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2521 'bitselect' 'tmp_2356' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2522 [1/1] (0.00ns)   --->   "%tmp_2357 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_13, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2522 'bitselect' 'tmp_2357' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2523 [1/1] (0.00ns)   --->   "%tmp_2358 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_13, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2523 'bitselect' 'tmp_2358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2524 [1/1] (0.00ns)   --->   "%tmp_2359 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_13, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2524 'bitselect' 'tmp_2359' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2525 [1/1] (0.00ns)   --->   "%tmp_2360 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_13, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2525 'bitselect' 'tmp_2360' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2526 [1/1] (0.00ns)   --->   "%tmp_2361 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_13, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2526 'bitselect' 'tmp_2361' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2527 [1/1] (0.00ns)   --->   "%tmp_2362 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_13, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2527 'bitselect' 'tmp_2362' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2528 [1/1] (0.00ns)   --->   "%tmp_2363 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_13, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2528 'bitselect' 'tmp_2363' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2529 [1/1] (0.00ns)   --->   "%tmp_2364 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_13, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2529 'bitselect' 'tmp_2364' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2530 [1/1] (0.00ns)   --->   "%tmp_2365 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_13, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2530 'bitselect' 'tmp_2365' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2531 [1/1] (0.00ns)   --->   "%tmp_2366 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_13, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2531 'bitselect' 'tmp_2366' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2532 [1/1] (0.00ns)   --->   "%trunc_ln8_46 = trunc i31 %xor_ln8_13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2532 'trunc' 'trunc_ln8_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2533 [1/1] (0.00ns)   --->   "%and_ln8_83 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2352, i1 0, i1 %tmp_2353, i1 0, i1 %tmp_2354, i1 0, i1 %tmp_2355, i1 0, i1 %tmp_2356, i1 0, i1 %tmp_2357, i1 0, i1 %tmp_2358, i1 0, i1 %tmp_2359, i1 0, i1 %tmp_2360, i1 0, i1 %tmp_2361, i1 0, i1 %tmp_2362, i1 0, i1 %tmp_2363, i1 0, i1 %tmp_2364, i1 0, i1 %tmp_2365, i1 0, i1 %tmp_2366, i1 0, i1 %trunc_ln8_46" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2533 'bitconcatenate' 'and_ln8_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2534 [1/1] (0.00ns)   --->   "%and_ln8_83_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2353, i1 0, i1 %tmp_2354, i1 0, i1 %tmp_2355, i1 0, i1 %tmp_2356, i1 0, i1 %tmp_2357, i1 0, i1 %tmp_2358, i1 0, i1 %tmp_2359, i1 0, i1 %tmp_2360, i1 0, i1 %tmp_2361, i1 0, i1 %tmp_2362, i1 0, i1 %tmp_2363, i1 0, i1 %tmp_2364, i1 0, i1 %tmp_2365, i1 0, i1 %tmp_2366, i1 0, i1 %trunc_ln8_46" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2534 'bitconcatenate' 'and_ln8_83_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2535 [1/1] (0.00ns)   --->   "%zext_ln8_190 = zext i29 %and_ln8_83_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2535 'zext' 'zext_ln8_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2536 [1/1] (0.00ns)   --->   "%zext_ln8_92 = zext i31 %and_ln8_83" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2536 'zext' 'zext_ln8_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2537 [1/1] (0.00ns)   --->   "%tmp_2367 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_44, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2537 'bitselect' 'tmp_2367' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2538 [1/1] (0.00ns)   --->   "%tmp_2368 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_44, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2538 'bitselect' 'tmp_2368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2539 [1/1] (0.00ns)   --->   "%tmp_2369 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_44, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2539 'bitselect' 'tmp_2369' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2540 [1/1] (0.00ns)   --->   "%tmp_2370 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_44, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2540 'bitselect' 'tmp_2370' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2541 [1/1] (0.00ns)   --->   "%tmp_2371 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_44, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2541 'bitselect' 'tmp_2371' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2542 [1/1] (0.00ns)   --->   "%tmp_2372 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_44, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2542 'bitselect' 'tmp_2372' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2543 [1/1] (0.00ns)   --->   "%tmp_2373 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_44, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2543 'bitselect' 'tmp_2373' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2544 [1/1] (0.00ns)   --->   "%tmp_2374 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_44, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2544 'bitselect' 'tmp_2374' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2545 [1/1] (0.00ns)   --->   "%tmp_2375 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_44, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2545 'bitselect' 'tmp_2375' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2546 [1/1] (0.00ns)   --->   "%tmp_2376 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_44, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2546 'bitselect' 'tmp_2376' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2547 [1/1] (0.00ns)   --->   "%tmp_2377 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_44, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2547 'bitselect' 'tmp_2377' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2548 [1/1] (0.00ns)   --->   "%tmp_2378 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_44, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2548 'bitselect' 'tmp_2378' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2549 [1/1] (0.00ns)   --->   "%tmp_2379 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_44, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2549 'bitselect' 'tmp_2379' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2550 [1/1] (0.00ns)   --->   "%tmp_2380 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_44, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2550 'bitselect' 'tmp_2380' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2551 [1/1] (0.00ns)   --->   "%tmp_2381 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_44, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2551 'bitselect' 'tmp_2381' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2552 [1/1] (0.00ns)   --->   "%tmp_2382 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_44, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2552 'bitselect' 'tmp_2382' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2553 [1/1] (0.00ns)   --->   "%and_ln8_84 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2367, i1 0, i1 %tmp_2368, i1 0, i1 %tmp_2369, i1 0, i1 %tmp_2370, i1 0, i1 %tmp_2371, i1 0, i1 %tmp_2372, i1 0, i1 %tmp_2373, i1 0, i1 %tmp_2374, i1 0, i1 %tmp_2375, i1 0, i1 %tmp_2376, i1 0, i1 %tmp_2377, i1 0, i1 %tmp_2378, i1 0, i1 %tmp_2379, i1 0, i1 %tmp_2380, i1 0, i1 %tmp_2381, i1 0, i1 %tmp_2382" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2553 'bitconcatenate' 'and_ln8_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2554 [1/1] (0.00ns)   --->   "%and_ln8_84_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2368, i1 0, i1 %tmp_2369, i1 0, i1 %tmp_2370, i1 0, i1 %tmp_2371, i1 0, i1 %tmp_2372, i1 0, i1 %tmp_2373, i1 0, i1 %tmp_2374, i1 0, i1 %tmp_2375, i1 0, i1 %tmp_2376, i1 0, i1 %tmp_2377, i1 0, i1 %tmp_2378, i1 0, i1 %tmp_2379, i1 0, i1 %tmp_2380, i1 0, i1 %tmp_2381, i1 0, i1 %tmp_2382" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2554 'bitconcatenate' 'and_ln8_84_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2555 [1/1] (0.00ns)   --->   "%zext_ln8_191 = zext i29 %and_ln8_84_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2555 'zext' 'zext_ln8_191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2556 [1/1] (0.00ns)   --->   "%zext_ln8_93 = zext i31 %and_ln8_84" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2556 'zext' 'zext_ln8_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2557 [1/1] (2.46ns)   --->   "%add_ln8_138 = add i29 %and_ln8_84_cast1, i29 %and_ln8_83_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2557 'add' 'add_ln8_138' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2558 [1/1] (2.46ns)   --->   "%add_ln8_139 = add i30 %zext_ln8_191, i30 %zext_ln8_190" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2558 'add' 'add_ln8_139' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2559 [1/1] (2.52ns)   --->   "%s0_45 = add i32 %zext_ln8_93, i32 %zext_ln8_92" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2559 'add' 's0_45' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2560 [1/1] (0.00ns)   --->   "%tmp_2383 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_139, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2560 'partselect' 'tmp_2383' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2561 [1/1] (0.00ns)   --->   "%tmp_2384 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_138, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2561 'partselect' 'tmp_2384' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2562 [1/1] (0.00ns)   --->   "%tmp_2385 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_138, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2562 'partselect' 'tmp_2385' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2563 [1/1] (0.00ns)   --->   "%tmp_2386 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_138, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2563 'partselect' 'tmp_2386' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2564 [1/1] (0.00ns)   --->   "%tmp_2387 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_138, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2564 'partselect' 'tmp_2387' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2565 [1/1] (0.00ns)   --->   "%tmp_2388 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_138, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2565 'partselect' 'tmp_2388' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2566 [1/1] (0.00ns)   --->   "%tmp_2389 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_138, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2566 'partselect' 'tmp_2389' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2567 [1/1] (0.00ns)   --->   "%trunc_ln9_44 = trunc i29 %add_ln8_138" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2567 'trunc' 'trunc_ln9_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2568 [1/1] (0.00ns)   --->   "%tmp_2390 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_45, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2568 'partselect' 'tmp_2390' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2569 [1/1] (0.00ns)   --->   "%tmp_2391 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_138, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2569 'partselect' 'tmp_2391' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2570 [1/1] (0.00ns)   --->   "%tmp_2392 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_138, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2570 'partselect' 'tmp_2392' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2571 [1/1] (0.00ns)   --->   "%tmp_2393 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_138, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2571 'partselect' 'tmp_2393' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2572 [1/1] (0.00ns)   --->   "%tmp_2394 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_138, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2572 'partselect' 'tmp_2394' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2573 [1/1] (0.00ns)   --->   "%tmp_2395 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_138, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2573 'partselect' 'tmp_2395' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2574 [1/1] (0.00ns)   --->   "%tmp_2396 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_138, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2574 'partselect' 'tmp_2396' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2575 [1/1] (0.00ns)   --->   "%tmp_2397 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_138, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2575 'partselect' 'tmp_2397' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2576 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_46 = load i7 %p_ZL9golden_w1_11_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 2576 'load' 'wt_46' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 2577 [1/1] (0.00ns)   --->   "%trunc_ln18_75 = trunc i32 %wt_46" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 2577 'trunc' 'trunc_ln18_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2578 [1/1] (0.99ns)   --->   "%xnr_45 = xor i32 %wt_46, i32 %xor_ln18_38" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 2578 'xor' 'xnr_45' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2579 [1/1] (0.99ns)   --->   "%xor_ln8_14 = xor i31 %trunc_ln18_75, i31 %xor_ln18_65" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2579 'xor' 'xor_ln8_14' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2580 [1/1] (0.00ns)   --->   "%tmp_2403 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_14, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2580 'bitselect' 'tmp_2403' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2581 [1/1] (0.00ns)   --->   "%tmp_2404 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_14, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2581 'bitselect' 'tmp_2404' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2582 [1/1] (0.00ns)   --->   "%tmp_2405 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_14, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2582 'bitselect' 'tmp_2405' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2583 [1/1] (0.00ns)   --->   "%tmp_2406 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_14, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2583 'bitselect' 'tmp_2406' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2584 [1/1] (0.00ns)   --->   "%tmp_2407 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_14, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2584 'bitselect' 'tmp_2407' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2585 [1/1] (0.00ns)   --->   "%tmp_2408 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_14, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2585 'bitselect' 'tmp_2408' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2586 [1/1] (0.00ns)   --->   "%tmp_2409 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_14, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2586 'bitselect' 'tmp_2409' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2587 [1/1] (0.00ns)   --->   "%tmp_2410 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_14, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2587 'bitselect' 'tmp_2410' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2588 [1/1] (0.00ns)   --->   "%tmp_2411 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_14, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2588 'bitselect' 'tmp_2411' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2589 [1/1] (0.00ns)   --->   "%tmp_2412 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_14, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2589 'bitselect' 'tmp_2412' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2590 [1/1] (0.00ns)   --->   "%tmp_2413 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_14, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2590 'bitselect' 'tmp_2413' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2591 [1/1] (0.00ns)   --->   "%tmp_2414 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_14, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2591 'bitselect' 'tmp_2414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2592 [1/1] (0.00ns)   --->   "%tmp_2415 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_14, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2592 'bitselect' 'tmp_2415' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2593 [1/1] (0.00ns)   --->   "%tmp_2416 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_14, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2593 'bitselect' 'tmp_2416' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2594 [1/1] (0.00ns)   --->   "%tmp_2417 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_14, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2594 'bitselect' 'tmp_2417' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2595 [1/1] (0.00ns)   --->   "%trunc_ln8_47 = trunc i31 %xor_ln8_14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2595 'trunc' 'trunc_ln8_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2596 [1/1] (0.00ns)   --->   "%and_ln8_85 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2403, i1 0, i1 %tmp_2404, i1 0, i1 %tmp_2405, i1 0, i1 %tmp_2406, i1 0, i1 %tmp_2407, i1 0, i1 %tmp_2408, i1 0, i1 %tmp_2409, i1 0, i1 %tmp_2410, i1 0, i1 %tmp_2411, i1 0, i1 %tmp_2412, i1 0, i1 %tmp_2413, i1 0, i1 %tmp_2414, i1 0, i1 %tmp_2415, i1 0, i1 %tmp_2416, i1 0, i1 %tmp_2417, i1 0, i1 %trunc_ln8_47" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2596 'bitconcatenate' 'and_ln8_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2597 [1/1] (0.00ns)   --->   "%and_ln8_85_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2404, i1 0, i1 %tmp_2405, i1 0, i1 %tmp_2406, i1 0, i1 %tmp_2407, i1 0, i1 %tmp_2408, i1 0, i1 %tmp_2409, i1 0, i1 %tmp_2410, i1 0, i1 %tmp_2411, i1 0, i1 %tmp_2412, i1 0, i1 %tmp_2413, i1 0, i1 %tmp_2414, i1 0, i1 %tmp_2415, i1 0, i1 %tmp_2416, i1 0, i1 %tmp_2417, i1 0, i1 %trunc_ln8_47" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2597 'bitconcatenate' 'and_ln8_85_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2598 [1/1] (0.00ns)   --->   "%zext_ln8_192 = zext i29 %and_ln8_85_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2598 'zext' 'zext_ln8_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2599 [1/1] (0.00ns)   --->   "%zext_ln8_94 = zext i31 %and_ln8_85" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2599 'zext' 'zext_ln8_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2600 [1/1] (0.00ns)   --->   "%tmp_2418 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_45, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2600 'bitselect' 'tmp_2418' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2601 [1/1] (0.00ns)   --->   "%tmp_2419 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_45, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2601 'bitselect' 'tmp_2419' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2602 [1/1] (0.00ns)   --->   "%tmp_2420 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_45, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2602 'bitselect' 'tmp_2420' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2603 [1/1] (0.00ns)   --->   "%tmp_2421 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_45, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2603 'bitselect' 'tmp_2421' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2604 [1/1] (0.00ns)   --->   "%tmp_2422 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_45, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2604 'bitselect' 'tmp_2422' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2605 [1/1] (0.00ns)   --->   "%tmp_2423 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_45, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2605 'bitselect' 'tmp_2423' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2606 [1/1] (0.00ns)   --->   "%tmp_2424 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_45, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2606 'bitselect' 'tmp_2424' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2607 [1/1] (0.00ns)   --->   "%tmp_2425 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_45, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2607 'bitselect' 'tmp_2425' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2608 [1/1] (0.00ns)   --->   "%tmp_2426 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_45, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2608 'bitselect' 'tmp_2426' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2609 [1/1] (0.00ns)   --->   "%tmp_2427 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_45, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2609 'bitselect' 'tmp_2427' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2610 [1/1] (0.00ns)   --->   "%tmp_2428 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_45, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2610 'bitselect' 'tmp_2428' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2611 [1/1] (0.00ns)   --->   "%tmp_2429 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_45, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2611 'bitselect' 'tmp_2429' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2612 [1/1] (0.00ns)   --->   "%tmp_2430 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_45, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2612 'bitselect' 'tmp_2430' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2613 [1/1] (0.00ns)   --->   "%tmp_2431 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_45, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2613 'bitselect' 'tmp_2431' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2614 [1/1] (0.00ns)   --->   "%tmp_2432 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_45, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2614 'bitselect' 'tmp_2432' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2615 [1/1] (0.00ns)   --->   "%tmp_2433 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_45, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2615 'bitselect' 'tmp_2433' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2616 [1/1] (0.00ns)   --->   "%and_ln8_86 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2418, i1 0, i1 %tmp_2419, i1 0, i1 %tmp_2420, i1 0, i1 %tmp_2421, i1 0, i1 %tmp_2422, i1 0, i1 %tmp_2423, i1 0, i1 %tmp_2424, i1 0, i1 %tmp_2425, i1 0, i1 %tmp_2426, i1 0, i1 %tmp_2427, i1 0, i1 %tmp_2428, i1 0, i1 %tmp_2429, i1 0, i1 %tmp_2430, i1 0, i1 %tmp_2431, i1 0, i1 %tmp_2432, i1 0, i1 %tmp_2433" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2616 'bitconcatenate' 'and_ln8_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2617 [1/1] (0.00ns)   --->   "%and_ln8_86_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2419, i1 0, i1 %tmp_2420, i1 0, i1 %tmp_2421, i1 0, i1 %tmp_2422, i1 0, i1 %tmp_2423, i1 0, i1 %tmp_2424, i1 0, i1 %tmp_2425, i1 0, i1 %tmp_2426, i1 0, i1 %tmp_2427, i1 0, i1 %tmp_2428, i1 0, i1 %tmp_2429, i1 0, i1 %tmp_2430, i1 0, i1 %tmp_2431, i1 0, i1 %tmp_2432, i1 0, i1 %tmp_2433" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2617 'bitconcatenate' 'and_ln8_86_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2618 [1/1] (0.00ns)   --->   "%zext_ln8_193 = zext i29 %and_ln8_86_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2618 'zext' 'zext_ln8_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2619 [1/1] (0.00ns)   --->   "%zext_ln8_95 = zext i31 %and_ln8_86" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2619 'zext' 'zext_ln8_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2620 [1/1] (2.46ns)   --->   "%add_ln8_141 = add i29 %and_ln8_86_cast1, i29 %and_ln8_85_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2620 'add' 'add_ln8_141' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2621 [1/1] (2.46ns)   --->   "%add_ln8_142 = add i30 %zext_ln8_193, i30 %zext_ln8_192" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2621 'add' 'add_ln8_142' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2622 [1/1] (2.52ns)   --->   "%s0_46 = add i32 %zext_ln8_95, i32 %zext_ln8_94" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2622 'add' 's0_46' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2623 [1/1] (0.00ns)   --->   "%tmp_2434 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_142, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2623 'partselect' 'tmp_2434' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2624 [1/1] (0.00ns)   --->   "%tmp_2435 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_141, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2624 'partselect' 'tmp_2435' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2625 [1/1] (0.00ns)   --->   "%tmp_2436 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_141, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2625 'partselect' 'tmp_2436' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2626 [1/1] (0.00ns)   --->   "%tmp_2437 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_141, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2626 'partselect' 'tmp_2437' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2627 [1/1] (0.00ns)   --->   "%tmp_2438 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_141, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2627 'partselect' 'tmp_2438' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2628 [1/1] (0.00ns)   --->   "%tmp_2439 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_141, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2628 'partselect' 'tmp_2439' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2629 [1/1] (0.00ns)   --->   "%tmp_2440 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_141, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2629 'partselect' 'tmp_2440' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2630 [1/1] (0.00ns)   --->   "%trunc_ln9_45 = trunc i29 %add_ln8_141" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2630 'trunc' 'trunc_ln9_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2631 [1/1] (0.00ns)   --->   "%tmp_2441 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_46, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2631 'partselect' 'tmp_2441' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2632 [1/1] (0.00ns)   --->   "%tmp_2442 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_141, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2632 'partselect' 'tmp_2442' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2633 [1/1] (0.00ns)   --->   "%tmp_2443 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_141, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2633 'partselect' 'tmp_2443' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2634 [1/1] (0.00ns)   --->   "%tmp_2444 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_141, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2634 'partselect' 'tmp_2444' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2635 [1/1] (0.00ns)   --->   "%tmp_2445 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_141, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2635 'partselect' 'tmp_2445' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2636 [1/1] (0.00ns)   --->   "%tmp_2446 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_141, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2636 'partselect' 'tmp_2446' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2637 [1/1] (0.00ns)   --->   "%tmp_2447 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_141, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2637 'partselect' 'tmp_2447' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2638 [1/1] (0.00ns)   --->   "%tmp_2448 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_141, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2638 'partselect' 'tmp_2448' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2639 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_47 = load i7 %p_ZL9golden_w1_12_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 2639 'load' 'wt_47' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 2640 [1/1] (0.00ns)   --->   "%trunc_ln18_76 = trunc i32 %wt_47" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 2640 'trunc' 'trunc_ln18_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2641 [1/1] (0.99ns)   --->   "%xnr_46 = xor i32 %wt_47, i32 %xor_ln18_40" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 2641 'xor' 'xnr_46' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2642 [1/1] (0.99ns)   --->   "%xor_ln8_15 = xor i31 %trunc_ln18_76, i31 %xor_ln18_67" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2642 'xor' 'xor_ln8_15' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2643 [1/1] (0.00ns)   --->   "%tmp_2454 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_15, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2643 'bitselect' 'tmp_2454' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2644 [1/1] (0.00ns)   --->   "%tmp_2455 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_15, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2644 'bitselect' 'tmp_2455' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2645 [1/1] (0.00ns)   --->   "%tmp_2456 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_15, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2645 'bitselect' 'tmp_2456' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2646 [1/1] (0.00ns)   --->   "%tmp_2457 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_15, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2646 'bitselect' 'tmp_2457' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2647 [1/1] (0.00ns)   --->   "%tmp_2458 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_15, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2647 'bitselect' 'tmp_2458' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2648 [1/1] (0.00ns)   --->   "%tmp_2459 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_15, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2648 'bitselect' 'tmp_2459' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2649 [1/1] (0.00ns)   --->   "%tmp_2460 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_15, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2649 'bitselect' 'tmp_2460' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2650 [1/1] (0.00ns)   --->   "%tmp_2461 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_15, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2650 'bitselect' 'tmp_2461' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2651 [1/1] (0.00ns)   --->   "%tmp_2462 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_15, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2651 'bitselect' 'tmp_2462' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2652 [1/1] (0.00ns)   --->   "%tmp_2463 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_15, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2652 'bitselect' 'tmp_2463' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2653 [1/1] (0.00ns)   --->   "%tmp_2464 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_15, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2653 'bitselect' 'tmp_2464' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2654 [1/1] (0.00ns)   --->   "%tmp_2465 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_15, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2654 'bitselect' 'tmp_2465' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2655 [1/1] (0.00ns)   --->   "%tmp_2466 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_15, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2655 'bitselect' 'tmp_2466' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2656 [1/1] (0.00ns)   --->   "%tmp_2467 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_15, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2656 'bitselect' 'tmp_2467' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2657 [1/1] (0.00ns)   --->   "%tmp_2468 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_15, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2657 'bitselect' 'tmp_2468' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2658 [1/1] (0.00ns)   --->   "%trunc_ln8_48 = trunc i31 %xor_ln8_15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2658 'trunc' 'trunc_ln8_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2659 [1/1] (0.00ns)   --->   "%and_ln8_87 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2454, i1 0, i1 %tmp_2455, i1 0, i1 %tmp_2456, i1 0, i1 %tmp_2457, i1 0, i1 %tmp_2458, i1 0, i1 %tmp_2459, i1 0, i1 %tmp_2460, i1 0, i1 %tmp_2461, i1 0, i1 %tmp_2462, i1 0, i1 %tmp_2463, i1 0, i1 %tmp_2464, i1 0, i1 %tmp_2465, i1 0, i1 %tmp_2466, i1 0, i1 %tmp_2467, i1 0, i1 %tmp_2468, i1 0, i1 %trunc_ln8_48" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2659 'bitconcatenate' 'and_ln8_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2660 [1/1] (0.00ns)   --->   "%and_ln8_87_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2455, i1 0, i1 %tmp_2456, i1 0, i1 %tmp_2457, i1 0, i1 %tmp_2458, i1 0, i1 %tmp_2459, i1 0, i1 %tmp_2460, i1 0, i1 %tmp_2461, i1 0, i1 %tmp_2462, i1 0, i1 %tmp_2463, i1 0, i1 %tmp_2464, i1 0, i1 %tmp_2465, i1 0, i1 %tmp_2466, i1 0, i1 %tmp_2467, i1 0, i1 %tmp_2468, i1 0, i1 %trunc_ln8_48" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2660 'bitconcatenate' 'and_ln8_87_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2661 [1/1] (0.00ns)   --->   "%zext_ln8_194 = zext i29 %and_ln8_87_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2661 'zext' 'zext_ln8_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2662 [1/1] (0.00ns)   --->   "%zext_ln8_96 = zext i31 %and_ln8_87" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2662 'zext' 'zext_ln8_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2663 [1/1] (0.00ns)   --->   "%tmp_2469 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_46, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2663 'bitselect' 'tmp_2469' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2664 [1/1] (0.00ns)   --->   "%tmp_2470 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_46, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2664 'bitselect' 'tmp_2470' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2665 [1/1] (0.00ns)   --->   "%tmp_2471 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_46, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2665 'bitselect' 'tmp_2471' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2666 [1/1] (0.00ns)   --->   "%tmp_2472 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_46, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2666 'bitselect' 'tmp_2472' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2667 [1/1] (0.00ns)   --->   "%tmp_2473 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_46, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2667 'bitselect' 'tmp_2473' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2668 [1/1] (0.00ns)   --->   "%tmp_2474 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_46, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2668 'bitselect' 'tmp_2474' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2669 [1/1] (0.00ns)   --->   "%tmp_2475 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_46, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2669 'bitselect' 'tmp_2475' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2670 [1/1] (0.00ns)   --->   "%tmp_2476 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_46, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2670 'bitselect' 'tmp_2476' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2671 [1/1] (0.00ns)   --->   "%tmp_2477 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_46, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2671 'bitselect' 'tmp_2477' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2672 [1/1] (0.00ns)   --->   "%tmp_2478 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_46, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2672 'bitselect' 'tmp_2478' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2673 [1/1] (0.00ns)   --->   "%tmp_2479 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_46, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2673 'bitselect' 'tmp_2479' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2674 [1/1] (0.00ns)   --->   "%tmp_2480 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_46, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2674 'bitselect' 'tmp_2480' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2675 [1/1] (0.00ns)   --->   "%tmp_2481 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_46, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2675 'bitselect' 'tmp_2481' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2676 [1/1] (0.00ns)   --->   "%tmp_2482 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_46, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2676 'bitselect' 'tmp_2482' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2677 [1/1] (0.00ns)   --->   "%tmp_2483 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_46, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2677 'bitselect' 'tmp_2483' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2678 [1/1] (0.00ns)   --->   "%tmp_2484 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_46, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2678 'bitselect' 'tmp_2484' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2679 [1/1] (0.00ns)   --->   "%and_ln8_88 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2469, i1 0, i1 %tmp_2470, i1 0, i1 %tmp_2471, i1 0, i1 %tmp_2472, i1 0, i1 %tmp_2473, i1 0, i1 %tmp_2474, i1 0, i1 %tmp_2475, i1 0, i1 %tmp_2476, i1 0, i1 %tmp_2477, i1 0, i1 %tmp_2478, i1 0, i1 %tmp_2479, i1 0, i1 %tmp_2480, i1 0, i1 %tmp_2481, i1 0, i1 %tmp_2482, i1 0, i1 %tmp_2483, i1 0, i1 %tmp_2484" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2679 'bitconcatenate' 'and_ln8_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2680 [1/1] (0.00ns)   --->   "%and_ln8_88_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2470, i1 0, i1 %tmp_2471, i1 0, i1 %tmp_2472, i1 0, i1 %tmp_2473, i1 0, i1 %tmp_2474, i1 0, i1 %tmp_2475, i1 0, i1 %tmp_2476, i1 0, i1 %tmp_2477, i1 0, i1 %tmp_2478, i1 0, i1 %tmp_2479, i1 0, i1 %tmp_2480, i1 0, i1 %tmp_2481, i1 0, i1 %tmp_2482, i1 0, i1 %tmp_2483, i1 0, i1 %tmp_2484" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2680 'bitconcatenate' 'and_ln8_88_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2681 [1/1] (0.00ns)   --->   "%zext_ln8_195 = zext i29 %and_ln8_88_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2681 'zext' 'zext_ln8_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2682 [1/1] (0.00ns)   --->   "%zext_ln8_97 = zext i31 %and_ln8_88" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2682 'zext' 'zext_ln8_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2683 [1/1] (2.46ns)   --->   "%add_ln8_144 = add i29 %and_ln8_88_cast1, i29 %and_ln8_87_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2683 'add' 'add_ln8_144' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2684 [1/1] (2.46ns)   --->   "%add_ln8_145 = add i30 %zext_ln8_195, i30 %zext_ln8_194" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2684 'add' 'add_ln8_145' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2685 [1/1] (2.52ns)   --->   "%s0_47 = add i32 %zext_ln8_97, i32 %zext_ln8_96" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2685 'add' 's0_47' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2686 [1/1] (0.00ns)   --->   "%tmp_2485 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_145, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2686 'partselect' 'tmp_2485' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2687 [1/1] (0.00ns)   --->   "%tmp_2486 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_144, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2687 'partselect' 'tmp_2486' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2688 [1/1] (0.00ns)   --->   "%tmp_2487 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_144, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2688 'partselect' 'tmp_2487' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2689 [1/1] (0.00ns)   --->   "%tmp_2488 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_144, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2689 'partselect' 'tmp_2488' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2690 [1/1] (0.00ns)   --->   "%tmp_2489 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_144, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2690 'partselect' 'tmp_2489' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2691 [1/1] (0.00ns)   --->   "%tmp_2490 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_144, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2691 'partselect' 'tmp_2490' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2692 [1/1] (0.00ns)   --->   "%tmp_2491 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_144, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2692 'partselect' 'tmp_2491' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2693 [1/1] (0.00ns)   --->   "%trunc_ln9_46 = trunc i29 %add_ln8_144" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2693 'trunc' 'trunc_ln9_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2694 [1/1] (0.00ns)   --->   "%tmp_2492 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_47, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2694 'partselect' 'tmp_2492' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2695 [1/1] (0.00ns)   --->   "%tmp_2493 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_144, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2695 'partselect' 'tmp_2493' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2696 [1/1] (0.00ns)   --->   "%tmp_2494 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_144, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2696 'partselect' 'tmp_2494' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2697 [1/1] (0.00ns)   --->   "%tmp_2495 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_144, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2697 'partselect' 'tmp_2495' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2698 [1/1] (0.00ns)   --->   "%tmp_2496 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_144, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2698 'partselect' 'tmp_2496' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2699 [1/1] (0.00ns)   --->   "%tmp_2497 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_144, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2699 'partselect' 'tmp_2497' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2700 [1/1] (0.00ns)   --->   "%tmp_2498 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_144, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2700 'partselect' 'tmp_2498' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2701 [1/1] (0.00ns)   --->   "%tmp_2499 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_144, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2701 'partselect' 'tmp_2499' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2702 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_48 = load i7 %p_ZL9golden_w1_13_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 2702 'load' 'wt_48' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 2703 [1/1] (0.00ns)   --->   "%trunc_ln18_77 = trunc i32 %wt_48" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 2703 'trunc' 'trunc_ln18_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2704 [1/1] (0.99ns)   --->   "%xnr_47 = xor i32 %wt_48, i32 %xor_ln18_42" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 2704 'xor' 'xnr_47' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2705 [1/1] (0.99ns)   --->   "%xor_ln8_16 = xor i31 %trunc_ln18_77, i31 %xor_ln18_69" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2705 'xor' 'xor_ln8_16' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2706 [1/1] (0.00ns)   --->   "%tmp_2505 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_16, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2706 'bitselect' 'tmp_2505' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2707 [1/1] (0.00ns)   --->   "%tmp_2506 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_16, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2707 'bitselect' 'tmp_2506' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2708 [1/1] (0.00ns)   --->   "%tmp_2507 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_16, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2708 'bitselect' 'tmp_2507' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2709 [1/1] (0.00ns)   --->   "%tmp_2508 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_16, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2709 'bitselect' 'tmp_2508' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2710 [1/1] (0.00ns)   --->   "%tmp_2509 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_16, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2710 'bitselect' 'tmp_2509' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2711 [1/1] (0.00ns)   --->   "%tmp_2510 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_16, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2711 'bitselect' 'tmp_2510' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2712 [1/1] (0.00ns)   --->   "%tmp_2511 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_16, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2712 'bitselect' 'tmp_2511' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2713 [1/1] (0.00ns)   --->   "%tmp_2512 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_16, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2713 'bitselect' 'tmp_2512' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2714 [1/1] (0.00ns)   --->   "%tmp_2513 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_16, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2714 'bitselect' 'tmp_2513' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2715 [1/1] (0.00ns)   --->   "%tmp_2514 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_16, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2715 'bitselect' 'tmp_2514' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2716 [1/1] (0.00ns)   --->   "%tmp_2515 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_16, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2716 'bitselect' 'tmp_2515' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2717 [1/1] (0.00ns)   --->   "%tmp_2516 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_16, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2717 'bitselect' 'tmp_2516' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2718 [1/1] (0.00ns)   --->   "%tmp_2517 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_16, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2718 'bitselect' 'tmp_2517' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2719 [1/1] (0.00ns)   --->   "%tmp_2518 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_16, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2719 'bitselect' 'tmp_2518' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2720 [1/1] (0.00ns)   --->   "%tmp_2519 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_16, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2720 'bitselect' 'tmp_2519' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2721 [1/1] (0.00ns)   --->   "%trunc_ln8_49 = trunc i31 %xor_ln8_16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2721 'trunc' 'trunc_ln8_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2722 [1/1] (0.00ns)   --->   "%and_ln8_89 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2505, i1 0, i1 %tmp_2506, i1 0, i1 %tmp_2507, i1 0, i1 %tmp_2508, i1 0, i1 %tmp_2509, i1 0, i1 %tmp_2510, i1 0, i1 %tmp_2511, i1 0, i1 %tmp_2512, i1 0, i1 %tmp_2513, i1 0, i1 %tmp_2514, i1 0, i1 %tmp_2515, i1 0, i1 %tmp_2516, i1 0, i1 %tmp_2517, i1 0, i1 %tmp_2518, i1 0, i1 %tmp_2519, i1 0, i1 %trunc_ln8_49" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2722 'bitconcatenate' 'and_ln8_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2723 [1/1] (0.00ns)   --->   "%and_ln8_89_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2506, i1 0, i1 %tmp_2507, i1 0, i1 %tmp_2508, i1 0, i1 %tmp_2509, i1 0, i1 %tmp_2510, i1 0, i1 %tmp_2511, i1 0, i1 %tmp_2512, i1 0, i1 %tmp_2513, i1 0, i1 %tmp_2514, i1 0, i1 %tmp_2515, i1 0, i1 %tmp_2516, i1 0, i1 %tmp_2517, i1 0, i1 %tmp_2518, i1 0, i1 %tmp_2519, i1 0, i1 %trunc_ln8_49" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2723 'bitconcatenate' 'and_ln8_89_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2724 [1/1] (0.00ns)   --->   "%zext_ln8_196 = zext i29 %and_ln8_89_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2724 'zext' 'zext_ln8_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2725 [1/1] (0.00ns)   --->   "%zext_ln8_98 = zext i31 %and_ln8_89" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2725 'zext' 'zext_ln8_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2726 [1/1] (0.00ns)   --->   "%tmp_2520 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_47, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2726 'bitselect' 'tmp_2520' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2727 [1/1] (0.00ns)   --->   "%tmp_2521 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_47, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2727 'bitselect' 'tmp_2521' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2728 [1/1] (0.00ns)   --->   "%tmp_2522 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_47, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2728 'bitselect' 'tmp_2522' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2729 [1/1] (0.00ns)   --->   "%tmp_2523 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_47, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2729 'bitselect' 'tmp_2523' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2730 [1/1] (0.00ns)   --->   "%tmp_2524 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_47, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2730 'bitselect' 'tmp_2524' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2731 [1/1] (0.00ns)   --->   "%tmp_2525 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_47, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2731 'bitselect' 'tmp_2525' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2732 [1/1] (0.00ns)   --->   "%tmp_2526 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_47, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2732 'bitselect' 'tmp_2526' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2733 [1/1] (0.00ns)   --->   "%tmp_2527 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_47, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2733 'bitselect' 'tmp_2527' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2734 [1/1] (0.00ns)   --->   "%tmp_2528 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_47, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2734 'bitselect' 'tmp_2528' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2735 [1/1] (0.00ns)   --->   "%tmp_2529 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_47, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2735 'bitselect' 'tmp_2529' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2736 [1/1] (0.00ns)   --->   "%tmp_2530 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_47, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2736 'bitselect' 'tmp_2530' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2737 [1/1] (0.00ns)   --->   "%tmp_2531 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_47, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2737 'bitselect' 'tmp_2531' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2738 [1/1] (0.00ns)   --->   "%tmp_2532 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_47, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2738 'bitselect' 'tmp_2532' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2739 [1/1] (0.00ns)   --->   "%tmp_2533 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_47, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2739 'bitselect' 'tmp_2533' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2740 [1/1] (0.00ns)   --->   "%tmp_2534 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_47, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2740 'bitselect' 'tmp_2534' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2741 [1/1] (0.00ns)   --->   "%tmp_2535 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_47, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2741 'bitselect' 'tmp_2535' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2742 [1/1] (0.00ns)   --->   "%and_ln8_90 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2520, i1 0, i1 %tmp_2521, i1 0, i1 %tmp_2522, i1 0, i1 %tmp_2523, i1 0, i1 %tmp_2524, i1 0, i1 %tmp_2525, i1 0, i1 %tmp_2526, i1 0, i1 %tmp_2527, i1 0, i1 %tmp_2528, i1 0, i1 %tmp_2529, i1 0, i1 %tmp_2530, i1 0, i1 %tmp_2531, i1 0, i1 %tmp_2532, i1 0, i1 %tmp_2533, i1 0, i1 %tmp_2534, i1 0, i1 %tmp_2535" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2742 'bitconcatenate' 'and_ln8_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2743 [1/1] (0.00ns)   --->   "%and_ln8_90_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2521, i1 0, i1 %tmp_2522, i1 0, i1 %tmp_2523, i1 0, i1 %tmp_2524, i1 0, i1 %tmp_2525, i1 0, i1 %tmp_2526, i1 0, i1 %tmp_2527, i1 0, i1 %tmp_2528, i1 0, i1 %tmp_2529, i1 0, i1 %tmp_2530, i1 0, i1 %tmp_2531, i1 0, i1 %tmp_2532, i1 0, i1 %tmp_2533, i1 0, i1 %tmp_2534, i1 0, i1 %tmp_2535" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2743 'bitconcatenate' 'and_ln8_90_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2744 [1/1] (0.00ns)   --->   "%zext_ln8_197 = zext i29 %and_ln8_90_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2744 'zext' 'zext_ln8_197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2745 [1/1] (0.00ns)   --->   "%zext_ln8_99 = zext i31 %and_ln8_90" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2745 'zext' 'zext_ln8_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2746 [1/1] (2.46ns)   --->   "%add_ln8_147 = add i29 %and_ln8_90_cast1, i29 %and_ln8_89_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2746 'add' 'add_ln8_147' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2747 [1/1] (2.46ns)   --->   "%add_ln8_148 = add i30 %zext_ln8_197, i30 %zext_ln8_196" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2747 'add' 'add_ln8_148' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2748 [1/1] (2.52ns)   --->   "%s0_48 = add i32 %zext_ln8_99, i32 %zext_ln8_98" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2748 'add' 's0_48' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2749 [1/1] (0.00ns)   --->   "%tmp_2536 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_148, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2749 'partselect' 'tmp_2536' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2750 [1/1] (0.00ns)   --->   "%tmp_2537 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_147, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2750 'partselect' 'tmp_2537' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2751 [1/1] (0.00ns)   --->   "%tmp_2538 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_147, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2751 'partselect' 'tmp_2538' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2752 [1/1] (0.00ns)   --->   "%tmp_2539 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_147, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2752 'partselect' 'tmp_2539' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2753 [1/1] (0.00ns)   --->   "%tmp_2540 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_147, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2753 'partselect' 'tmp_2540' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2754 [1/1] (0.00ns)   --->   "%tmp_2541 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_147, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2754 'partselect' 'tmp_2541' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2755 [1/1] (0.00ns)   --->   "%tmp_2542 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_147, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2755 'partselect' 'tmp_2542' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2756 [1/1] (0.00ns)   --->   "%trunc_ln9_47 = trunc i29 %add_ln8_147" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2756 'trunc' 'trunc_ln9_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2757 [1/1] (0.00ns)   --->   "%tmp_2543 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_48, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2757 'partselect' 'tmp_2543' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2758 [1/1] (0.00ns)   --->   "%tmp_2544 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_147, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2758 'partselect' 'tmp_2544' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2759 [1/1] (0.00ns)   --->   "%tmp_2545 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_147, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2759 'partselect' 'tmp_2545' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2760 [1/1] (0.00ns)   --->   "%tmp_2546 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_147, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2760 'partselect' 'tmp_2546' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2761 [1/1] (0.00ns)   --->   "%tmp_2547 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_147, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2761 'partselect' 'tmp_2547' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2762 [1/1] (0.00ns)   --->   "%tmp_2548 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_147, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2762 'partselect' 'tmp_2548' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2763 [1/1] (0.00ns)   --->   "%tmp_2549 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_147, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2763 'partselect' 'tmp_2549' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2764 [1/1] (0.00ns)   --->   "%tmp_2550 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_147, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2764 'partselect' 'tmp_2550' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2765 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_49 = load i7 %p_ZL9golden_w1_14_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 2765 'load' 'wt_49' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 2766 [1/1] (0.00ns)   --->   "%trunc_ln18_78 = trunc i32 %wt_49" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 2766 'trunc' 'trunc_ln18_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2767 [1/1] (0.99ns)   --->   "%xnr_48 = xor i32 %wt_49, i32 %xor_ln18_44" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 2767 'xor' 'xnr_48' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2768 [1/1] (0.99ns)   --->   "%xor_ln8_17 = xor i31 %trunc_ln18_78, i31 %xor_ln18_71" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2768 'xor' 'xor_ln8_17' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2769 [1/1] (0.00ns)   --->   "%tmp_2556 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_17, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2769 'bitselect' 'tmp_2556' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2770 [1/1] (0.00ns)   --->   "%tmp_2557 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_17, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2770 'bitselect' 'tmp_2557' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2771 [1/1] (0.00ns)   --->   "%tmp_2558 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_17, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2771 'bitselect' 'tmp_2558' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2772 [1/1] (0.00ns)   --->   "%tmp_2559 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_17, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2772 'bitselect' 'tmp_2559' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2773 [1/1] (0.00ns)   --->   "%tmp_2560 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_17, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2773 'bitselect' 'tmp_2560' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2774 [1/1] (0.00ns)   --->   "%tmp_2561 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_17, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2774 'bitselect' 'tmp_2561' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2775 [1/1] (0.00ns)   --->   "%tmp_2562 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_17, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2775 'bitselect' 'tmp_2562' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2776 [1/1] (0.00ns)   --->   "%tmp_2563 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_17, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2776 'bitselect' 'tmp_2563' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2777 [1/1] (0.00ns)   --->   "%tmp_2564 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_17, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2777 'bitselect' 'tmp_2564' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2778 [1/1] (0.00ns)   --->   "%tmp_2565 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_17, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2778 'bitselect' 'tmp_2565' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2779 [1/1] (0.00ns)   --->   "%tmp_2566 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_17, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2779 'bitselect' 'tmp_2566' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2780 [1/1] (0.00ns)   --->   "%tmp_2567 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_17, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2780 'bitselect' 'tmp_2567' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2781 [1/1] (0.00ns)   --->   "%tmp_2568 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_17, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2781 'bitselect' 'tmp_2568' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2782 [1/1] (0.00ns)   --->   "%tmp_2569 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_17, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2782 'bitselect' 'tmp_2569' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2783 [1/1] (0.00ns)   --->   "%tmp_2570 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_17, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2783 'bitselect' 'tmp_2570' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2784 [1/1] (0.00ns)   --->   "%trunc_ln8_50 = trunc i31 %xor_ln8_17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2784 'trunc' 'trunc_ln8_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2785 [1/1] (0.00ns)   --->   "%and_ln8_91 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2556, i1 0, i1 %tmp_2557, i1 0, i1 %tmp_2558, i1 0, i1 %tmp_2559, i1 0, i1 %tmp_2560, i1 0, i1 %tmp_2561, i1 0, i1 %tmp_2562, i1 0, i1 %tmp_2563, i1 0, i1 %tmp_2564, i1 0, i1 %tmp_2565, i1 0, i1 %tmp_2566, i1 0, i1 %tmp_2567, i1 0, i1 %tmp_2568, i1 0, i1 %tmp_2569, i1 0, i1 %tmp_2570, i1 0, i1 %trunc_ln8_50" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2785 'bitconcatenate' 'and_ln8_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2786 [1/1] (0.00ns)   --->   "%and_ln8_91_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2557, i1 0, i1 %tmp_2558, i1 0, i1 %tmp_2559, i1 0, i1 %tmp_2560, i1 0, i1 %tmp_2561, i1 0, i1 %tmp_2562, i1 0, i1 %tmp_2563, i1 0, i1 %tmp_2564, i1 0, i1 %tmp_2565, i1 0, i1 %tmp_2566, i1 0, i1 %tmp_2567, i1 0, i1 %tmp_2568, i1 0, i1 %tmp_2569, i1 0, i1 %tmp_2570, i1 0, i1 %trunc_ln8_50" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2786 'bitconcatenate' 'and_ln8_91_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2787 [1/1] (0.00ns)   --->   "%zext_ln8_198 = zext i29 %and_ln8_91_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2787 'zext' 'zext_ln8_198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2788 [1/1] (0.00ns)   --->   "%zext_ln8_100 = zext i31 %and_ln8_91" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2788 'zext' 'zext_ln8_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2789 [1/1] (0.00ns)   --->   "%tmp_2571 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_48, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2789 'bitselect' 'tmp_2571' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2790 [1/1] (0.00ns)   --->   "%tmp_2572 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_48, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2790 'bitselect' 'tmp_2572' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2791 [1/1] (0.00ns)   --->   "%tmp_2573 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_48, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2791 'bitselect' 'tmp_2573' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2792 [1/1] (0.00ns)   --->   "%tmp_2574 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_48, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2792 'bitselect' 'tmp_2574' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2793 [1/1] (0.00ns)   --->   "%tmp_2575 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_48, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2793 'bitselect' 'tmp_2575' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2794 [1/1] (0.00ns)   --->   "%tmp_2576 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_48, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2794 'bitselect' 'tmp_2576' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2795 [1/1] (0.00ns)   --->   "%tmp_2577 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_48, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2795 'bitselect' 'tmp_2577' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2796 [1/1] (0.00ns)   --->   "%tmp_2578 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_48, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2796 'bitselect' 'tmp_2578' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2797 [1/1] (0.00ns)   --->   "%tmp_2579 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_48, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2797 'bitselect' 'tmp_2579' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2798 [1/1] (0.00ns)   --->   "%tmp_2580 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_48, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2798 'bitselect' 'tmp_2580' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2799 [1/1] (0.00ns)   --->   "%tmp_2581 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_48, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2799 'bitselect' 'tmp_2581' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2800 [1/1] (0.00ns)   --->   "%tmp_2582 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_48, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2800 'bitselect' 'tmp_2582' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2801 [1/1] (0.00ns)   --->   "%tmp_2583 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_48, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2801 'bitselect' 'tmp_2583' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2802 [1/1] (0.00ns)   --->   "%tmp_2584 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_48, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2802 'bitselect' 'tmp_2584' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2803 [1/1] (0.00ns)   --->   "%tmp_2585 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_48, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2803 'bitselect' 'tmp_2585' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2804 [1/1] (0.00ns)   --->   "%tmp_2586 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_48, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2804 'bitselect' 'tmp_2586' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2805 [1/1] (0.00ns)   --->   "%and_ln8_92 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2571, i1 0, i1 %tmp_2572, i1 0, i1 %tmp_2573, i1 0, i1 %tmp_2574, i1 0, i1 %tmp_2575, i1 0, i1 %tmp_2576, i1 0, i1 %tmp_2577, i1 0, i1 %tmp_2578, i1 0, i1 %tmp_2579, i1 0, i1 %tmp_2580, i1 0, i1 %tmp_2581, i1 0, i1 %tmp_2582, i1 0, i1 %tmp_2583, i1 0, i1 %tmp_2584, i1 0, i1 %tmp_2585, i1 0, i1 %tmp_2586" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2805 'bitconcatenate' 'and_ln8_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2806 [1/1] (0.00ns)   --->   "%and_ln8_92_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2572, i1 0, i1 %tmp_2573, i1 0, i1 %tmp_2574, i1 0, i1 %tmp_2575, i1 0, i1 %tmp_2576, i1 0, i1 %tmp_2577, i1 0, i1 %tmp_2578, i1 0, i1 %tmp_2579, i1 0, i1 %tmp_2580, i1 0, i1 %tmp_2581, i1 0, i1 %tmp_2582, i1 0, i1 %tmp_2583, i1 0, i1 %tmp_2584, i1 0, i1 %tmp_2585, i1 0, i1 %tmp_2586" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2806 'bitconcatenate' 'and_ln8_92_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2807 [1/1] (0.00ns)   --->   "%zext_ln8_199 = zext i29 %and_ln8_92_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2807 'zext' 'zext_ln8_199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2808 [1/1] (0.00ns)   --->   "%zext_ln8_101 = zext i31 %and_ln8_92" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2808 'zext' 'zext_ln8_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2809 [1/1] (2.46ns)   --->   "%add_ln8_150 = add i29 %and_ln8_92_cast1, i29 %and_ln8_91_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2809 'add' 'add_ln8_150' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2810 [1/1] (2.46ns)   --->   "%add_ln8_151 = add i30 %zext_ln8_199, i30 %zext_ln8_198" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2810 'add' 'add_ln8_151' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2811 [1/1] (2.52ns)   --->   "%s0_49 = add i32 %zext_ln8_101, i32 %zext_ln8_100" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2811 'add' 's0_49' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2812 [1/1] (0.00ns)   --->   "%tmp_2587 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_151, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2812 'partselect' 'tmp_2587' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2813 [1/1] (0.00ns)   --->   "%tmp_2588 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_150, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2813 'partselect' 'tmp_2588' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2814 [1/1] (0.00ns)   --->   "%tmp_2589 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_150, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2814 'partselect' 'tmp_2589' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2815 [1/1] (0.00ns)   --->   "%tmp_2590 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_150, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2815 'partselect' 'tmp_2590' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2816 [1/1] (0.00ns)   --->   "%tmp_2591 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_150, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2816 'partselect' 'tmp_2591' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2817 [1/1] (0.00ns)   --->   "%tmp_2592 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_150, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2817 'partselect' 'tmp_2592' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2818 [1/1] (0.00ns)   --->   "%tmp_2593 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_150, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2818 'partselect' 'tmp_2593' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2819 [1/1] (0.00ns)   --->   "%trunc_ln9_48 = trunc i29 %add_ln8_150" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2819 'trunc' 'trunc_ln9_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2820 [1/1] (0.00ns)   --->   "%tmp_2594 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_49, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2820 'partselect' 'tmp_2594' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2821 [1/1] (0.00ns)   --->   "%tmp_2595 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_150, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2821 'partselect' 'tmp_2595' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2822 [1/1] (0.00ns)   --->   "%tmp_2596 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_150, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2822 'partselect' 'tmp_2596' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2823 [1/1] (0.00ns)   --->   "%tmp_2597 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_150, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2823 'partselect' 'tmp_2597' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2824 [1/1] (0.00ns)   --->   "%tmp_2598 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_150, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2824 'partselect' 'tmp_2598' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2825 [1/1] (0.00ns)   --->   "%tmp_2599 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_150, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2825 'partselect' 'tmp_2599' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2826 [1/1] (0.00ns)   --->   "%tmp_2600 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_150, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2826 'partselect' 'tmp_2600' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2827 [1/1] (0.00ns)   --->   "%tmp_2601 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_150, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2827 'partselect' 'tmp_2601' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2828 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_50 = load i7 %p_ZL9golden_w1_15_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 2828 'load' 'wt_50' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 2829 [1/1] (0.00ns)   --->   "%trunc_ln18_79 = trunc i32 %wt_50" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 2829 'trunc' 'trunc_ln18_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2830 [1/1] (0.99ns)   --->   "%xnr_49 = xor i32 %wt_50, i32 %xor_ln18_46" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 2830 'xor' 'xnr_49' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2831 [1/1] (0.99ns)   --->   "%xor_ln8_18 = xor i31 %trunc_ln18_79, i31 %xor_ln18_73" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2831 'xor' 'xor_ln8_18' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2832 [1/1] (0.00ns)   --->   "%tmp_2607 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_18, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2832 'bitselect' 'tmp_2607' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2833 [1/1] (0.00ns)   --->   "%tmp_2608 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_18, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2833 'bitselect' 'tmp_2608' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2834 [1/1] (0.00ns)   --->   "%tmp_2609 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_18, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2834 'bitselect' 'tmp_2609' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2835 [1/1] (0.00ns)   --->   "%tmp_2610 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_18, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2835 'bitselect' 'tmp_2610' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2836 [1/1] (0.00ns)   --->   "%tmp_2611 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_18, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2836 'bitselect' 'tmp_2611' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2837 [1/1] (0.00ns)   --->   "%tmp_2612 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_18, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2837 'bitselect' 'tmp_2612' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2838 [1/1] (0.00ns)   --->   "%tmp_2613 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_18, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2838 'bitselect' 'tmp_2613' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2839 [1/1] (0.00ns)   --->   "%tmp_2614 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_18, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2839 'bitselect' 'tmp_2614' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2840 [1/1] (0.00ns)   --->   "%tmp_2615 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_18, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2840 'bitselect' 'tmp_2615' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2841 [1/1] (0.00ns)   --->   "%tmp_2616 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_18, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2841 'bitselect' 'tmp_2616' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2842 [1/1] (0.00ns)   --->   "%tmp_2617 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_18, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2842 'bitselect' 'tmp_2617' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2843 [1/1] (0.00ns)   --->   "%tmp_2618 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_18, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2843 'bitselect' 'tmp_2618' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2844 [1/1] (0.00ns)   --->   "%tmp_2619 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_18, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2844 'bitselect' 'tmp_2619' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2845 [1/1] (0.00ns)   --->   "%tmp_2620 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_18, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2845 'bitselect' 'tmp_2620' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2846 [1/1] (0.00ns)   --->   "%tmp_2621 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_18, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2846 'bitselect' 'tmp_2621' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2847 [1/1] (0.00ns)   --->   "%trunc_ln8_51 = trunc i31 %xor_ln8_18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2847 'trunc' 'trunc_ln8_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2848 [1/1] (0.00ns)   --->   "%and_ln8_93 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2607, i1 0, i1 %tmp_2608, i1 0, i1 %tmp_2609, i1 0, i1 %tmp_2610, i1 0, i1 %tmp_2611, i1 0, i1 %tmp_2612, i1 0, i1 %tmp_2613, i1 0, i1 %tmp_2614, i1 0, i1 %tmp_2615, i1 0, i1 %tmp_2616, i1 0, i1 %tmp_2617, i1 0, i1 %tmp_2618, i1 0, i1 %tmp_2619, i1 0, i1 %tmp_2620, i1 0, i1 %tmp_2621, i1 0, i1 %trunc_ln8_51" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2848 'bitconcatenate' 'and_ln8_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2849 [1/1] (0.00ns)   --->   "%and_ln8_93_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2608, i1 0, i1 %tmp_2609, i1 0, i1 %tmp_2610, i1 0, i1 %tmp_2611, i1 0, i1 %tmp_2612, i1 0, i1 %tmp_2613, i1 0, i1 %tmp_2614, i1 0, i1 %tmp_2615, i1 0, i1 %tmp_2616, i1 0, i1 %tmp_2617, i1 0, i1 %tmp_2618, i1 0, i1 %tmp_2619, i1 0, i1 %tmp_2620, i1 0, i1 %tmp_2621, i1 0, i1 %trunc_ln8_51" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2849 'bitconcatenate' 'and_ln8_93_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2850 [1/1] (0.00ns)   --->   "%zext_ln8_200 = zext i29 %and_ln8_93_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2850 'zext' 'zext_ln8_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2851 [1/1] (0.00ns)   --->   "%zext_ln8_102 = zext i31 %and_ln8_93" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2851 'zext' 'zext_ln8_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2852 [1/1] (0.00ns)   --->   "%tmp_2622 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_49, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2852 'bitselect' 'tmp_2622' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2853 [1/1] (0.00ns)   --->   "%tmp_2623 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_49, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2853 'bitselect' 'tmp_2623' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2854 [1/1] (0.00ns)   --->   "%tmp_2624 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_49, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2854 'bitselect' 'tmp_2624' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2855 [1/1] (0.00ns)   --->   "%tmp_2625 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_49, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2855 'bitselect' 'tmp_2625' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2856 [1/1] (0.00ns)   --->   "%tmp_2626 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_49, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2856 'bitselect' 'tmp_2626' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2857 [1/1] (0.00ns)   --->   "%tmp_2627 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_49, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2857 'bitselect' 'tmp_2627' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2858 [1/1] (0.00ns)   --->   "%tmp_2628 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_49, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2858 'bitselect' 'tmp_2628' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2859 [1/1] (0.00ns)   --->   "%tmp_2629 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_49, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2859 'bitselect' 'tmp_2629' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2860 [1/1] (0.00ns)   --->   "%tmp_2630 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_49, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2860 'bitselect' 'tmp_2630' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2861 [1/1] (0.00ns)   --->   "%tmp_2631 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_49, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2861 'bitselect' 'tmp_2631' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2862 [1/1] (0.00ns)   --->   "%tmp_2632 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_49, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2862 'bitselect' 'tmp_2632' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2863 [1/1] (0.00ns)   --->   "%tmp_2633 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_49, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2863 'bitselect' 'tmp_2633' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2864 [1/1] (0.00ns)   --->   "%tmp_2634 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_49, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2864 'bitselect' 'tmp_2634' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2865 [1/1] (0.00ns)   --->   "%tmp_2635 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_49, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2865 'bitselect' 'tmp_2635' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2866 [1/1] (0.00ns)   --->   "%tmp_2636 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_49, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2866 'bitselect' 'tmp_2636' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2867 [1/1] (0.00ns)   --->   "%tmp_2637 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_49, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2867 'bitselect' 'tmp_2637' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2868 [1/1] (0.00ns)   --->   "%and_ln8_94 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2622, i1 0, i1 %tmp_2623, i1 0, i1 %tmp_2624, i1 0, i1 %tmp_2625, i1 0, i1 %tmp_2626, i1 0, i1 %tmp_2627, i1 0, i1 %tmp_2628, i1 0, i1 %tmp_2629, i1 0, i1 %tmp_2630, i1 0, i1 %tmp_2631, i1 0, i1 %tmp_2632, i1 0, i1 %tmp_2633, i1 0, i1 %tmp_2634, i1 0, i1 %tmp_2635, i1 0, i1 %tmp_2636, i1 0, i1 %tmp_2637" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2868 'bitconcatenate' 'and_ln8_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2869 [1/1] (0.00ns)   --->   "%and_ln8_94_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2623, i1 0, i1 %tmp_2624, i1 0, i1 %tmp_2625, i1 0, i1 %tmp_2626, i1 0, i1 %tmp_2627, i1 0, i1 %tmp_2628, i1 0, i1 %tmp_2629, i1 0, i1 %tmp_2630, i1 0, i1 %tmp_2631, i1 0, i1 %tmp_2632, i1 0, i1 %tmp_2633, i1 0, i1 %tmp_2634, i1 0, i1 %tmp_2635, i1 0, i1 %tmp_2636, i1 0, i1 %tmp_2637" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2869 'bitconcatenate' 'and_ln8_94_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2870 [1/1] (0.00ns)   --->   "%zext_ln8_201 = zext i29 %and_ln8_94_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2870 'zext' 'zext_ln8_201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2871 [1/1] (0.00ns)   --->   "%zext_ln8_103 = zext i31 %and_ln8_94" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2871 'zext' 'zext_ln8_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2872 [1/1] (2.46ns)   --->   "%add_ln8_153 = add i29 %and_ln8_94_cast1, i29 %and_ln8_93_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2872 'add' 'add_ln8_153' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2873 [1/1] (2.46ns)   --->   "%add_ln8_154 = add i30 %zext_ln8_201, i30 %zext_ln8_200" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2873 'add' 'add_ln8_154' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2874 [1/1] (2.52ns)   --->   "%s0_50 = add i32 %zext_ln8_103, i32 %zext_ln8_102" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2874 'add' 's0_50' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2875 [1/1] (0.00ns)   --->   "%tmp_2638 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_154, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2875 'partselect' 'tmp_2638' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2876 [1/1] (0.00ns)   --->   "%tmp_2639 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_153, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2876 'partselect' 'tmp_2639' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2877 [1/1] (0.00ns)   --->   "%tmp_2640 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_153, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2877 'partselect' 'tmp_2640' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2878 [1/1] (0.00ns)   --->   "%tmp_2641 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_153, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2878 'partselect' 'tmp_2641' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2879 [1/1] (0.00ns)   --->   "%tmp_2642 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_153, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2879 'partselect' 'tmp_2642' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2880 [1/1] (0.00ns)   --->   "%tmp_2643 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_153, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2880 'partselect' 'tmp_2643' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2881 [1/1] (0.00ns)   --->   "%tmp_2644 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_153, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2881 'partselect' 'tmp_2644' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2882 [1/1] (0.00ns)   --->   "%trunc_ln9_49 = trunc i29 %add_ln8_153" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2882 'trunc' 'trunc_ln9_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2883 [1/1] (0.00ns)   --->   "%tmp_2645 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_50, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2883 'partselect' 'tmp_2645' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2884 [1/1] (0.00ns)   --->   "%tmp_2646 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_153, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2884 'partselect' 'tmp_2646' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2885 [1/1] (0.00ns)   --->   "%tmp_2647 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_153, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2885 'partselect' 'tmp_2647' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2886 [1/1] (0.00ns)   --->   "%tmp_2648 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_153, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2886 'partselect' 'tmp_2648' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2887 [1/1] (0.00ns)   --->   "%tmp_2649 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_153, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2887 'partselect' 'tmp_2649' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2888 [1/1] (0.00ns)   --->   "%tmp_2650 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_153, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2888 'partselect' 'tmp_2650' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2889 [1/1] (0.00ns)   --->   "%tmp_2651 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_153, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2889 'partselect' 'tmp_2651' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2890 [1/1] (0.00ns)   --->   "%tmp_2652 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_153, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2890 'partselect' 'tmp_2652' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2891 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_51 = load i7 %p_ZL9golden_w1_16_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 2891 'load' 'wt_51' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 2892 [1/1] (0.00ns)   --->   "%trunc_ln18_80 = trunc i32 %wt_51" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 2892 'trunc' 'trunc_ln18_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2893 [1/1] (0.99ns)   --->   "%xnr_50 = xor i32 %wt_51, i32 %xor_ln18_48" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 2893 'xor' 'xnr_50' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2894 [1/1] (0.99ns)   --->   "%xor_ln8_19 = xor i31 %trunc_ln18_80, i31 %xor_ln18_75" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2894 'xor' 'xor_ln8_19' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2895 [1/1] (0.00ns)   --->   "%tmp_2658 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_19, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2895 'bitselect' 'tmp_2658' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2896 [1/1] (0.00ns)   --->   "%tmp_2659 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_19, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2896 'bitselect' 'tmp_2659' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2897 [1/1] (0.00ns)   --->   "%tmp_2660 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_19, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2897 'bitselect' 'tmp_2660' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2898 [1/1] (0.00ns)   --->   "%tmp_2661 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_19, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2898 'bitselect' 'tmp_2661' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2899 [1/1] (0.00ns)   --->   "%tmp_2662 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_19, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2899 'bitselect' 'tmp_2662' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2900 [1/1] (0.00ns)   --->   "%tmp_2663 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_19, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2900 'bitselect' 'tmp_2663' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2901 [1/1] (0.00ns)   --->   "%tmp_2664 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_19, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2901 'bitselect' 'tmp_2664' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2902 [1/1] (0.00ns)   --->   "%tmp_2665 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_19, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2902 'bitselect' 'tmp_2665' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2903 [1/1] (0.00ns)   --->   "%tmp_2666 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_19, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2903 'bitselect' 'tmp_2666' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2904 [1/1] (0.00ns)   --->   "%tmp_2667 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_19, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2904 'bitselect' 'tmp_2667' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2905 [1/1] (0.00ns)   --->   "%tmp_2668 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_19, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2905 'bitselect' 'tmp_2668' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2906 [1/1] (0.00ns)   --->   "%tmp_2669 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_19, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2906 'bitselect' 'tmp_2669' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2907 [1/1] (0.00ns)   --->   "%tmp_2670 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_19, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2907 'bitselect' 'tmp_2670' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2908 [1/1] (0.00ns)   --->   "%tmp_2671 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_19, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2908 'bitselect' 'tmp_2671' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2909 [1/1] (0.00ns)   --->   "%tmp_2672 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_19, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2909 'bitselect' 'tmp_2672' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2910 [1/1] (0.00ns)   --->   "%trunc_ln8_52 = trunc i31 %xor_ln8_19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2910 'trunc' 'trunc_ln8_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2911 [1/1] (0.00ns)   --->   "%and_ln8_95 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2658, i1 0, i1 %tmp_2659, i1 0, i1 %tmp_2660, i1 0, i1 %tmp_2661, i1 0, i1 %tmp_2662, i1 0, i1 %tmp_2663, i1 0, i1 %tmp_2664, i1 0, i1 %tmp_2665, i1 0, i1 %tmp_2666, i1 0, i1 %tmp_2667, i1 0, i1 %tmp_2668, i1 0, i1 %tmp_2669, i1 0, i1 %tmp_2670, i1 0, i1 %tmp_2671, i1 0, i1 %tmp_2672, i1 0, i1 %trunc_ln8_52" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2911 'bitconcatenate' 'and_ln8_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2912 [1/1] (0.00ns)   --->   "%and_ln8_95_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2659, i1 0, i1 %tmp_2660, i1 0, i1 %tmp_2661, i1 0, i1 %tmp_2662, i1 0, i1 %tmp_2663, i1 0, i1 %tmp_2664, i1 0, i1 %tmp_2665, i1 0, i1 %tmp_2666, i1 0, i1 %tmp_2667, i1 0, i1 %tmp_2668, i1 0, i1 %tmp_2669, i1 0, i1 %tmp_2670, i1 0, i1 %tmp_2671, i1 0, i1 %tmp_2672, i1 0, i1 %trunc_ln8_52" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2912 'bitconcatenate' 'and_ln8_95_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2913 [1/1] (0.00ns)   --->   "%zext_ln8_202 = zext i29 %and_ln8_95_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2913 'zext' 'zext_ln8_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2914 [1/1] (0.00ns)   --->   "%zext_ln8_104 = zext i31 %and_ln8_95" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2914 'zext' 'zext_ln8_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2915 [1/1] (0.00ns)   --->   "%tmp_2673 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_50, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2915 'bitselect' 'tmp_2673' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2916 [1/1] (0.00ns)   --->   "%tmp_2674 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_50, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2916 'bitselect' 'tmp_2674' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2917 [1/1] (0.00ns)   --->   "%tmp_2675 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_50, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2917 'bitselect' 'tmp_2675' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2918 [1/1] (0.00ns)   --->   "%tmp_2676 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_50, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2918 'bitselect' 'tmp_2676' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2919 [1/1] (0.00ns)   --->   "%tmp_2677 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_50, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2919 'bitselect' 'tmp_2677' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2920 [1/1] (0.00ns)   --->   "%tmp_2678 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_50, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2920 'bitselect' 'tmp_2678' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2921 [1/1] (0.00ns)   --->   "%tmp_2679 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_50, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2921 'bitselect' 'tmp_2679' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2922 [1/1] (0.00ns)   --->   "%tmp_2680 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_50, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2922 'bitselect' 'tmp_2680' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2923 [1/1] (0.00ns)   --->   "%tmp_2681 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_50, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2923 'bitselect' 'tmp_2681' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2924 [1/1] (0.00ns)   --->   "%tmp_2682 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_50, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2924 'bitselect' 'tmp_2682' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2925 [1/1] (0.00ns)   --->   "%tmp_2683 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_50, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2925 'bitselect' 'tmp_2683' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2926 [1/1] (0.00ns)   --->   "%tmp_2684 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_50, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2926 'bitselect' 'tmp_2684' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2927 [1/1] (0.00ns)   --->   "%tmp_2685 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_50, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2927 'bitselect' 'tmp_2685' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2928 [1/1] (0.00ns)   --->   "%tmp_2686 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_50, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2928 'bitselect' 'tmp_2686' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2929 [1/1] (0.00ns)   --->   "%tmp_2687 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_50, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2929 'bitselect' 'tmp_2687' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2930 [1/1] (0.00ns)   --->   "%tmp_2688 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_50, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2930 'bitselect' 'tmp_2688' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2931 [1/1] (0.00ns)   --->   "%and_ln8_96 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2673, i1 0, i1 %tmp_2674, i1 0, i1 %tmp_2675, i1 0, i1 %tmp_2676, i1 0, i1 %tmp_2677, i1 0, i1 %tmp_2678, i1 0, i1 %tmp_2679, i1 0, i1 %tmp_2680, i1 0, i1 %tmp_2681, i1 0, i1 %tmp_2682, i1 0, i1 %tmp_2683, i1 0, i1 %tmp_2684, i1 0, i1 %tmp_2685, i1 0, i1 %tmp_2686, i1 0, i1 %tmp_2687, i1 0, i1 %tmp_2688" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2931 'bitconcatenate' 'and_ln8_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2932 [1/1] (0.00ns)   --->   "%and_ln8_96_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2674, i1 0, i1 %tmp_2675, i1 0, i1 %tmp_2676, i1 0, i1 %tmp_2677, i1 0, i1 %tmp_2678, i1 0, i1 %tmp_2679, i1 0, i1 %tmp_2680, i1 0, i1 %tmp_2681, i1 0, i1 %tmp_2682, i1 0, i1 %tmp_2683, i1 0, i1 %tmp_2684, i1 0, i1 %tmp_2685, i1 0, i1 %tmp_2686, i1 0, i1 %tmp_2687, i1 0, i1 %tmp_2688" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2932 'bitconcatenate' 'and_ln8_96_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2933 [1/1] (0.00ns)   --->   "%zext_ln8_203 = zext i29 %and_ln8_96_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2933 'zext' 'zext_ln8_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2934 [1/1] (0.00ns)   --->   "%zext_ln8_105 = zext i31 %and_ln8_96" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2934 'zext' 'zext_ln8_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2935 [1/1] (2.46ns)   --->   "%add_ln8_156 = add i29 %and_ln8_96_cast1, i29 %and_ln8_95_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2935 'add' 'add_ln8_156' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2936 [1/1] (2.46ns)   --->   "%add_ln8_157 = add i30 %zext_ln8_203, i30 %zext_ln8_202" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2936 'add' 'add_ln8_157' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2937 [1/1] (2.52ns)   --->   "%s0_51 = add i32 %zext_ln8_105, i32 %zext_ln8_104" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2937 'add' 's0_51' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2938 [1/1] (0.00ns)   --->   "%tmp_2689 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_157, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2938 'partselect' 'tmp_2689' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2939 [1/1] (0.00ns)   --->   "%tmp_2690 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_156, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2939 'partselect' 'tmp_2690' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2940 [1/1] (0.00ns)   --->   "%tmp_2691 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_156, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2940 'partselect' 'tmp_2691' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2941 [1/1] (0.00ns)   --->   "%tmp_2692 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_156, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2941 'partselect' 'tmp_2692' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2942 [1/1] (0.00ns)   --->   "%tmp_2693 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_156, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2942 'partselect' 'tmp_2693' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2943 [1/1] (0.00ns)   --->   "%tmp_2694 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_156, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2943 'partselect' 'tmp_2694' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2944 [1/1] (0.00ns)   --->   "%tmp_2695 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_156, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2944 'partselect' 'tmp_2695' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2945 [1/1] (0.00ns)   --->   "%trunc_ln9_50 = trunc i29 %add_ln8_156" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2945 'trunc' 'trunc_ln9_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2946 [1/1] (0.00ns)   --->   "%tmp_2696 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_51, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2946 'partselect' 'tmp_2696' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2947 [1/1] (0.00ns)   --->   "%tmp_2697 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_156, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2947 'partselect' 'tmp_2697' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2948 [1/1] (0.00ns)   --->   "%tmp_2698 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_156, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2948 'partselect' 'tmp_2698' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2949 [1/1] (0.00ns)   --->   "%tmp_2699 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_156, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2949 'partselect' 'tmp_2699' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2950 [1/1] (0.00ns)   --->   "%tmp_2700 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_156, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2950 'partselect' 'tmp_2700' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2951 [1/1] (0.00ns)   --->   "%tmp_2701 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_156, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2951 'partselect' 'tmp_2701' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2952 [1/1] (0.00ns)   --->   "%tmp_2702 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_156, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2952 'partselect' 'tmp_2702' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2953 [1/1] (0.00ns)   --->   "%tmp_2703 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_156, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2953 'partselect' 'tmp_2703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2954 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_52 = load i7 %p_ZL9golden_w1_17_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 2954 'load' 'wt_52' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 2955 [1/1] (0.00ns)   --->   "%trunc_ln18_81 = trunc i32 %wt_52" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 2955 'trunc' 'trunc_ln18_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2956 [1/1] (0.99ns)   --->   "%xnr_51 = xor i32 %wt_52, i32 %xor_ln18_50" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 2956 'xor' 'xnr_51' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2957 [1/1] (0.99ns)   --->   "%xor_ln8_20 = xor i31 %trunc_ln18_81, i31 %xor_ln18_77" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2957 'xor' 'xor_ln8_20' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2958 [1/1] (0.00ns)   --->   "%tmp_2709 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_20, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2958 'bitselect' 'tmp_2709' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2959 [1/1] (0.00ns)   --->   "%tmp_2710 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_20, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2959 'bitselect' 'tmp_2710' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2960 [1/1] (0.00ns)   --->   "%tmp_2711 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_20, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2960 'bitselect' 'tmp_2711' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2961 [1/1] (0.00ns)   --->   "%tmp_2712 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_20, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2961 'bitselect' 'tmp_2712' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2962 [1/1] (0.00ns)   --->   "%tmp_2713 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_20, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2962 'bitselect' 'tmp_2713' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2963 [1/1] (0.00ns)   --->   "%tmp_2714 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_20, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2963 'bitselect' 'tmp_2714' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2964 [1/1] (0.00ns)   --->   "%tmp_2715 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_20, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2964 'bitselect' 'tmp_2715' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2965 [1/1] (0.00ns)   --->   "%tmp_2716 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_20, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2965 'bitselect' 'tmp_2716' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2966 [1/1] (0.00ns)   --->   "%tmp_2717 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_20, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2966 'bitselect' 'tmp_2717' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2967 [1/1] (0.00ns)   --->   "%tmp_2718 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_20, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2967 'bitselect' 'tmp_2718' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2968 [1/1] (0.00ns)   --->   "%tmp_2719 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_20, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2968 'bitselect' 'tmp_2719' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2969 [1/1] (0.00ns)   --->   "%tmp_2720 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_20, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2969 'bitselect' 'tmp_2720' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2970 [1/1] (0.00ns)   --->   "%tmp_2721 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_20, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2970 'bitselect' 'tmp_2721' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2971 [1/1] (0.00ns)   --->   "%tmp_2722 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_20, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2971 'bitselect' 'tmp_2722' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2972 [1/1] (0.00ns)   --->   "%tmp_2723 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_20, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2972 'bitselect' 'tmp_2723' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2973 [1/1] (0.00ns)   --->   "%trunc_ln8_53 = trunc i31 %xor_ln8_20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2973 'trunc' 'trunc_ln8_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2974 [1/1] (0.00ns)   --->   "%and_ln8_97 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2709, i1 0, i1 %tmp_2710, i1 0, i1 %tmp_2711, i1 0, i1 %tmp_2712, i1 0, i1 %tmp_2713, i1 0, i1 %tmp_2714, i1 0, i1 %tmp_2715, i1 0, i1 %tmp_2716, i1 0, i1 %tmp_2717, i1 0, i1 %tmp_2718, i1 0, i1 %tmp_2719, i1 0, i1 %tmp_2720, i1 0, i1 %tmp_2721, i1 0, i1 %tmp_2722, i1 0, i1 %tmp_2723, i1 0, i1 %trunc_ln8_53" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2974 'bitconcatenate' 'and_ln8_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2975 [1/1] (0.00ns)   --->   "%and_ln8_97_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2710, i1 0, i1 %tmp_2711, i1 0, i1 %tmp_2712, i1 0, i1 %tmp_2713, i1 0, i1 %tmp_2714, i1 0, i1 %tmp_2715, i1 0, i1 %tmp_2716, i1 0, i1 %tmp_2717, i1 0, i1 %tmp_2718, i1 0, i1 %tmp_2719, i1 0, i1 %tmp_2720, i1 0, i1 %tmp_2721, i1 0, i1 %tmp_2722, i1 0, i1 %tmp_2723, i1 0, i1 %trunc_ln8_53" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2975 'bitconcatenate' 'and_ln8_97_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2976 [1/1] (0.00ns)   --->   "%zext_ln8_204 = zext i29 %and_ln8_97_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2976 'zext' 'zext_ln8_204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2977 [1/1] (0.00ns)   --->   "%zext_ln8_106 = zext i31 %and_ln8_97" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2977 'zext' 'zext_ln8_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2978 [1/1] (0.00ns)   --->   "%tmp_2724 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_51, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2978 'bitselect' 'tmp_2724' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2979 [1/1] (0.00ns)   --->   "%tmp_2725 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_51, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2979 'bitselect' 'tmp_2725' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2980 [1/1] (0.00ns)   --->   "%tmp_2726 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_51, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2980 'bitselect' 'tmp_2726' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2981 [1/1] (0.00ns)   --->   "%tmp_2727 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_51, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2981 'bitselect' 'tmp_2727' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2982 [1/1] (0.00ns)   --->   "%tmp_2728 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_51, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2982 'bitselect' 'tmp_2728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2983 [1/1] (0.00ns)   --->   "%tmp_2729 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_51, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2983 'bitselect' 'tmp_2729' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2984 [1/1] (0.00ns)   --->   "%tmp_2730 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_51, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2984 'bitselect' 'tmp_2730' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2985 [1/1] (0.00ns)   --->   "%tmp_2731 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_51, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2985 'bitselect' 'tmp_2731' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2986 [1/1] (0.00ns)   --->   "%tmp_2732 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_51, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2986 'bitselect' 'tmp_2732' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2987 [1/1] (0.00ns)   --->   "%tmp_2733 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_51, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2987 'bitselect' 'tmp_2733' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2988 [1/1] (0.00ns)   --->   "%tmp_2734 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_51, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2988 'bitselect' 'tmp_2734' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2989 [1/1] (0.00ns)   --->   "%tmp_2735 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_51, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2989 'bitselect' 'tmp_2735' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2990 [1/1] (0.00ns)   --->   "%tmp_2736 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_51, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2990 'bitselect' 'tmp_2736' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2991 [1/1] (0.00ns)   --->   "%tmp_2737 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_51, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2991 'bitselect' 'tmp_2737' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2992 [1/1] (0.00ns)   --->   "%tmp_2738 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_51, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2992 'bitselect' 'tmp_2738' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2993 [1/1] (0.00ns)   --->   "%tmp_2739 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_51, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2993 'bitselect' 'tmp_2739' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2994 [1/1] (0.00ns)   --->   "%and_ln8_98 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2724, i1 0, i1 %tmp_2725, i1 0, i1 %tmp_2726, i1 0, i1 %tmp_2727, i1 0, i1 %tmp_2728, i1 0, i1 %tmp_2729, i1 0, i1 %tmp_2730, i1 0, i1 %tmp_2731, i1 0, i1 %tmp_2732, i1 0, i1 %tmp_2733, i1 0, i1 %tmp_2734, i1 0, i1 %tmp_2735, i1 0, i1 %tmp_2736, i1 0, i1 %tmp_2737, i1 0, i1 %tmp_2738, i1 0, i1 %tmp_2739" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2994 'bitconcatenate' 'and_ln8_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2995 [1/1] (0.00ns)   --->   "%and_ln8_98_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2725, i1 0, i1 %tmp_2726, i1 0, i1 %tmp_2727, i1 0, i1 %tmp_2728, i1 0, i1 %tmp_2729, i1 0, i1 %tmp_2730, i1 0, i1 %tmp_2731, i1 0, i1 %tmp_2732, i1 0, i1 %tmp_2733, i1 0, i1 %tmp_2734, i1 0, i1 %tmp_2735, i1 0, i1 %tmp_2736, i1 0, i1 %tmp_2737, i1 0, i1 %tmp_2738, i1 0, i1 %tmp_2739" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2995 'bitconcatenate' 'and_ln8_98_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2996 [1/1] (0.00ns)   --->   "%zext_ln8_205 = zext i29 %and_ln8_98_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2996 'zext' 'zext_ln8_205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2997 [1/1] (0.00ns)   --->   "%zext_ln8_107 = zext i31 %and_ln8_98" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2997 'zext' 'zext_ln8_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2998 [1/1] (2.46ns)   --->   "%add_ln8_159 = add i29 %and_ln8_98_cast1, i29 %and_ln8_97_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2998 'add' 'add_ln8_159' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2999 [1/1] (2.46ns)   --->   "%add_ln8_160 = add i30 %zext_ln8_205, i30 %zext_ln8_204" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 2999 'add' 'add_ln8_160' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3000 [1/1] (2.52ns)   --->   "%s0_52 = add i32 %zext_ln8_107, i32 %zext_ln8_106" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3000 'add' 's0_52' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3001 [1/1] (0.00ns)   --->   "%tmp_2740 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_160, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3001 'partselect' 'tmp_2740' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3002 [1/1] (0.00ns)   --->   "%tmp_2741 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_159, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3002 'partselect' 'tmp_2741' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3003 [1/1] (0.00ns)   --->   "%tmp_2742 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_159, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3003 'partselect' 'tmp_2742' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3004 [1/1] (0.00ns)   --->   "%tmp_2743 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_159, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3004 'partselect' 'tmp_2743' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3005 [1/1] (0.00ns)   --->   "%tmp_2744 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_159, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3005 'partselect' 'tmp_2744' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3006 [1/1] (0.00ns)   --->   "%tmp_2745 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_159, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3006 'partselect' 'tmp_2745' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3007 [1/1] (0.00ns)   --->   "%tmp_2746 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_159, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3007 'partselect' 'tmp_2746' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3008 [1/1] (0.00ns)   --->   "%trunc_ln9_51 = trunc i29 %add_ln8_159" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3008 'trunc' 'trunc_ln9_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3009 [1/1] (0.00ns)   --->   "%tmp_2747 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_52, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3009 'partselect' 'tmp_2747' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3010 [1/1] (0.00ns)   --->   "%tmp_2748 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_159, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3010 'partselect' 'tmp_2748' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3011 [1/1] (0.00ns)   --->   "%tmp_2749 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_159, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3011 'partselect' 'tmp_2749' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3012 [1/1] (0.00ns)   --->   "%tmp_2750 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_159, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3012 'partselect' 'tmp_2750' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3013 [1/1] (0.00ns)   --->   "%tmp_2751 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_159, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3013 'partselect' 'tmp_2751' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3014 [1/1] (0.00ns)   --->   "%tmp_2752 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_159, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3014 'partselect' 'tmp_2752' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3015 [1/1] (0.00ns)   --->   "%tmp_2753 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_159, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3015 'partselect' 'tmp_2753' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3016 [1/1] (0.00ns)   --->   "%tmp_2754 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_159, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3016 'partselect' 'tmp_2754' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3017 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_53 = load i7 %p_ZL9golden_w1_18_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 3017 'load' 'wt_53' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 3018 [1/1] (0.00ns)   --->   "%trunc_ln18_82 = trunc i32 %wt_53" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 3018 'trunc' 'trunc_ln18_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3019 [1/1] (0.99ns)   --->   "%xnr_52 = xor i32 %wt_53, i32 %xor_ln18_52" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 3019 'xor' 'xnr_52' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3020 [1/1] (0.99ns)   --->   "%xor_ln8_21 = xor i31 %trunc_ln18_82, i31 %xor_ln18_79" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3020 'xor' 'xor_ln8_21' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3021 [1/1] (0.00ns)   --->   "%tmp_2760 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_21, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3021 'bitselect' 'tmp_2760' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3022 [1/1] (0.00ns)   --->   "%tmp_2761 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_21, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3022 'bitselect' 'tmp_2761' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3023 [1/1] (0.00ns)   --->   "%tmp_2762 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_21, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3023 'bitselect' 'tmp_2762' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3024 [1/1] (0.00ns)   --->   "%tmp_2763 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_21, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3024 'bitselect' 'tmp_2763' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3025 [1/1] (0.00ns)   --->   "%tmp_2764 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_21, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3025 'bitselect' 'tmp_2764' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3026 [1/1] (0.00ns)   --->   "%tmp_2765 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_21, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3026 'bitselect' 'tmp_2765' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3027 [1/1] (0.00ns)   --->   "%tmp_2766 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_21, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3027 'bitselect' 'tmp_2766' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3028 [1/1] (0.00ns)   --->   "%tmp_2767 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_21, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3028 'bitselect' 'tmp_2767' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3029 [1/1] (0.00ns)   --->   "%tmp_2768 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_21, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3029 'bitselect' 'tmp_2768' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3030 [1/1] (0.00ns)   --->   "%tmp_2769 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_21, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3030 'bitselect' 'tmp_2769' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3031 [1/1] (0.00ns)   --->   "%tmp_2770 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_21, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3031 'bitselect' 'tmp_2770' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3032 [1/1] (0.00ns)   --->   "%tmp_2771 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_21, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3032 'bitselect' 'tmp_2771' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3033 [1/1] (0.00ns)   --->   "%tmp_2772 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_21, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3033 'bitselect' 'tmp_2772' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3034 [1/1] (0.00ns)   --->   "%tmp_2773 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_21, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3034 'bitselect' 'tmp_2773' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3035 [1/1] (0.00ns)   --->   "%tmp_2774 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_21, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3035 'bitselect' 'tmp_2774' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3036 [1/1] (0.00ns)   --->   "%trunc_ln8_54 = trunc i31 %xor_ln8_21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3036 'trunc' 'trunc_ln8_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3037 [1/1] (0.00ns)   --->   "%and_ln8_99 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2760, i1 0, i1 %tmp_2761, i1 0, i1 %tmp_2762, i1 0, i1 %tmp_2763, i1 0, i1 %tmp_2764, i1 0, i1 %tmp_2765, i1 0, i1 %tmp_2766, i1 0, i1 %tmp_2767, i1 0, i1 %tmp_2768, i1 0, i1 %tmp_2769, i1 0, i1 %tmp_2770, i1 0, i1 %tmp_2771, i1 0, i1 %tmp_2772, i1 0, i1 %tmp_2773, i1 0, i1 %tmp_2774, i1 0, i1 %trunc_ln8_54" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3037 'bitconcatenate' 'and_ln8_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3038 [1/1] (0.00ns)   --->   "%and_ln8_99_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2761, i1 0, i1 %tmp_2762, i1 0, i1 %tmp_2763, i1 0, i1 %tmp_2764, i1 0, i1 %tmp_2765, i1 0, i1 %tmp_2766, i1 0, i1 %tmp_2767, i1 0, i1 %tmp_2768, i1 0, i1 %tmp_2769, i1 0, i1 %tmp_2770, i1 0, i1 %tmp_2771, i1 0, i1 %tmp_2772, i1 0, i1 %tmp_2773, i1 0, i1 %tmp_2774, i1 0, i1 %trunc_ln8_54" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3038 'bitconcatenate' 'and_ln8_99_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3039 [1/1] (0.00ns)   --->   "%zext_ln8_206 = zext i29 %and_ln8_99_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3039 'zext' 'zext_ln8_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3040 [1/1] (0.00ns)   --->   "%zext_ln8_108 = zext i31 %and_ln8_99" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3040 'zext' 'zext_ln8_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3041 [1/1] (0.00ns)   --->   "%tmp_2775 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_52, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3041 'bitselect' 'tmp_2775' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3042 [1/1] (0.00ns)   --->   "%tmp_2776 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_52, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3042 'bitselect' 'tmp_2776' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3043 [1/1] (0.00ns)   --->   "%tmp_2777 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_52, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3043 'bitselect' 'tmp_2777' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3044 [1/1] (0.00ns)   --->   "%tmp_2778 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_52, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3044 'bitselect' 'tmp_2778' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3045 [1/1] (0.00ns)   --->   "%tmp_2779 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_52, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3045 'bitselect' 'tmp_2779' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3046 [1/1] (0.00ns)   --->   "%tmp_2780 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_52, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3046 'bitselect' 'tmp_2780' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3047 [1/1] (0.00ns)   --->   "%tmp_2781 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_52, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3047 'bitselect' 'tmp_2781' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3048 [1/1] (0.00ns)   --->   "%tmp_2782 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_52, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3048 'bitselect' 'tmp_2782' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3049 [1/1] (0.00ns)   --->   "%tmp_2783 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_52, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3049 'bitselect' 'tmp_2783' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3050 [1/1] (0.00ns)   --->   "%tmp_2784 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_52, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3050 'bitselect' 'tmp_2784' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3051 [1/1] (0.00ns)   --->   "%tmp_2785 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_52, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3051 'bitselect' 'tmp_2785' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3052 [1/1] (0.00ns)   --->   "%tmp_2786 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_52, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3052 'bitselect' 'tmp_2786' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3053 [1/1] (0.00ns)   --->   "%tmp_2787 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_52, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3053 'bitselect' 'tmp_2787' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3054 [1/1] (0.00ns)   --->   "%tmp_2788 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_52, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3054 'bitselect' 'tmp_2788' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3055 [1/1] (0.00ns)   --->   "%tmp_2789 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_52, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3055 'bitselect' 'tmp_2789' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3056 [1/1] (0.00ns)   --->   "%tmp_2790 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_52, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3056 'bitselect' 'tmp_2790' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3057 [1/1] (0.00ns)   --->   "%and_ln8_100 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2775, i1 0, i1 %tmp_2776, i1 0, i1 %tmp_2777, i1 0, i1 %tmp_2778, i1 0, i1 %tmp_2779, i1 0, i1 %tmp_2780, i1 0, i1 %tmp_2781, i1 0, i1 %tmp_2782, i1 0, i1 %tmp_2783, i1 0, i1 %tmp_2784, i1 0, i1 %tmp_2785, i1 0, i1 %tmp_2786, i1 0, i1 %tmp_2787, i1 0, i1 %tmp_2788, i1 0, i1 %tmp_2789, i1 0, i1 %tmp_2790" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3057 'bitconcatenate' 'and_ln8_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3058 [1/1] (0.00ns)   --->   "%and_ln8_100_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2776, i1 0, i1 %tmp_2777, i1 0, i1 %tmp_2778, i1 0, i1 %tmp_2779, i1 0, i1 %tmp_2780, i1 0, i1 %tmp_2781, i1 0, i1 %tmp_2782, i1 0, i1 %tmp_2783, i1 0, i1 %tmp_2784, i1 0, i1 %tmp_2785, i1 0, i1 %tmp_2786, i1 0, i1 %tmp_2787, i1 0, i1 %tmp_2788, i1 0, i1 %tmp_2789, i1 0, i1 %tmp_2790" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3058 'bitconcatenate' 'and_ln8_100_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3059 [1/1] (0.00ns)   --->   "%zext_ln8_207 = zext i29 %and_ln8_100_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3059 'zext' 'zext_ln8_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3060 [1/1] (0.00ns)   --->   "%zext_ln8_109 = zext i31 %and_ln8_100" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3060 'zext' 'zext_ln8_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3061 [1/1] (2.46ns)   --->   "%add_ln8_162 = add i29 %and_ln8_100_cast1, i29 %and_ln8_99_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3061 'add' 'add_ln8_162' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3062 [1/1] (2.46ns)   --->   "%add_ln8_163 = add i30 %zext_ln8_207, i30 %zext_ln8_206" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3062 'add' 'add_ln8_163' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3063 [1/1] (2.52ns)   --->   "%s0_53 = add i32 %zext_ln8_109, i32 %zext_ln8_108" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3063 'add' 's0_53' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3064 [1/1] (0.00ns)   --->   "%tmp_2791 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_163, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3064 'partselect' 'tmp_2791' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3065 [1/1] (0.00ns)   --->   "%tmp_2792 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_162, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3065 'partselect' 'tmp_2792' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3066 [1/1] (0.00ns)   --->   "%tmp_2793 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_162, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3066 'partselect' 'tmp_2793' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3067 [1/1] (0.00ns)   --->   "%tmp_2794 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_162, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3067 'partselect' 'tmp_2794' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3068 [1/1] (0.00ns)   --->   "%tmp_2795 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_162, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3068 'partselect' 'tmp_2795' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3069 [1/1] (0.00ns)   --->   "%tmp_2796 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_162, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3069 'partselect' 'tmp_2796' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3070 [1/1] (0.00ns)   --->   "%tmp_2797 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_162, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3070 'partselect' 'tmp_2797' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3071 [1/1] (0.00ns)   --->   "%trunc_ln9_52 = trunc i29 %add_ln8_162" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3071 'trunc' 'trunc_ln9_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3072 [1/1] (0.00ns)   --->   "%tmp_2798 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_53, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3072 'partselect' 'tmp_2798' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3073 [1/1] (0.00ns)   --->   "%tmp_2799 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_162, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3073 'partselect' 'tmp_2799' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3074 [1/1] (0.00ns)   --->   "%tmp_2800 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_162, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3074 'partselect' 'tmp_2800' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3075 [1/1] (0.00ns)   --->   "%tmp_2801 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_162, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3075 'partselect' 'tmp_2801' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3076 [1/1] (0.00ns)   --->   "%tmp_2802 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_162, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3076 'partselect' 'tmp_2802' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3077 [1/1] (0.00ns)   --->   "%tmp_2803 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_162, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3077 'partselect' 'tmp_2803' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3078 [1/1] (0.00ns)   --->   "%tmp_2804 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_162, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3078 'partselect' 'tmp_2804' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3079 [1/1] (0.00ns)   --->   "%tmp_2805 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_162, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3079 'partselect' 'tmp_2805' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3080 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_54 = load i7 %p_ZL9golden_w1_19_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 3080 'load' 'wt_54' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 3081 [1/1] (0.00ns)   --->   "%trunc_ln18_83 = trunc i32 %wt_54" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 3081 'trunc' 'trunc_ln18_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3082 [1/1] (0.99ns)   --->   "%xnr_53 = xor i32 %wt_54, i32 %xor_ln18_54" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 3082 'xor' 'xnr_53' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3083 [1/1] (0.99ns)   --->   "%xor_ln8_22 = xor i31 %trunc_ln18_83, i31 %xor_ln18_81" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3083 'xor' 'xor_ln8_22' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3084 [1/1] (0.00ns)   --->   "%tmp_2811 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_22, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3084 'bitselect' 'tmp_2811' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3085 [1/1] (0.00ns)   --->   "%tmp_2812 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_22, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3085 'bitselect' 'tmp_2812' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3086 [1/1] (0.00ns)   --->   "%tmp_2813 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_22, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3086 'bitselect' 'tmp_2813' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3087 [1/1] (0.00ns)   --->   "%tmp_2814 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_22, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3087 'bitselect' 'tmp_2814' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3088 [1/1] (0.00ns)   --->   "%tmp_2815 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_22, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3088 'bitselect' 'tmp_2815' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3089 [1/1] (0.00ns)   --->   "%tmp_2816 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_22, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3089 'bitselect' 'tmp_2816' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3090 [1/1] (0.00ns)   --->   "%tmp_2817 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_22, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3090 'bitselect' 'tmp_2817' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3091 [1/1] (0.00ns)   --->   "%tmp_2818 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_22, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3091 'bitselect' 'tmp_2818' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3092 [1/1] (0.00ns)   --->   "%tmp_2819 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_22, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3092 'bitselect' 'tmp_2819' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3093 [1/1] (0.00ns)   --->   "%tmp_2820 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_22, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3093 'bitselect' 'tmp_2820' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3094 [1/1] (0.00ns)   --->   "%tmp_2821 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_22, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3094 'bitselect' 'tmp_2821' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3095 [1/1] (0.00ns)   --->   "%tmp_2822 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_22, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3095 'bitselect' 'tmp_2822' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3096 [1/1] (0.00ns)   --->   "%tmp_2823 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_22, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3096 'bitselect' 'tmp_2823' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3097 [1/1] (0.00ns)   --->   "%tmp_2824 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_22, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3097 'bitselect' 'tmp_2824' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3098 [1/1] (0.00ns)   --->   "%tmp_2825 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_22, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3098 'bitselect' 'tmp_2825' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3099 [1/1] (0.00ns)   --->   "%trunc_ln8_55 = trunc i31 %xor_ln8_22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3099 'trunc' 'trunc_ln8_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3100 [1/1] (0.00ns)   --->   "%and_ln8_101 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2811, i1 0, i1 %tmp_2812, i1 0, i1 %tmp_2813, i1 0, i1 %tmp_2814, i1 0, i1 %tmp_2815, i1 0, i1 %tmp_2816, i1 0, i1 %tmp_2817, i1 0, i1 %tmp_2818, i1 0, i1 %tmp_2819, i1 0, i1 %tmp_2820, i1 0, i1 %tmp_2821, i1 0, i1 %tmp_2822, i1 0, i1 %tmp_2823, i1 0, i1 %tmp_2824, i1 0, i1 %tmp_2825, i1 0, i1 %trunc_ln8_55" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3100 'bitconcatenate' 'and_ln8_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3101 [1/1] (0.00ns)   --->   "%and_ln8_101_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2812, i1 0, i1 %tmp_2813, i1 0, i1 %tmp_2814, i1 0, i1 %tmp_2815, i1 0, i1 %tmp_2816, i1 0, i1 %tmp_2817, i1 0, i1 %tmp_2818, i1 0, i1 %tmp_2819, i1 0, i1 %tmp_2820, i1 0, i1 %tmp_2821, i1 0, i1 %tmp_2822, i1 0, i1 %tmp_2823, i1 0, i1 %tmp_2824, i1 0, i1 %tmp_2825, i1 0, i1 %trunc_ln8_55" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3101 'bitconcatenate' 'and_ln8_101_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3102 [1/1] (0.00ns)   --->   "%zext_ln8_208 = zext i29 %and_ln8_101_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3102 'zext' 'zext_ln8_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3103 [1/1] (0.00ns)   --->   "%zext_ln8_110 = zext i31 %and_ln8_101" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3103 'zext' 'zext_ln8_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3104 [1/1] (0.00ns)   --->   "%tmp_2826 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_53, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3104 'bitselect' 'tmp_2826' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3105 [1/1] (0.00ns)   --->   "%tmp_2827 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_53, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3105 'bitselect' 'tmp_2827' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3106 [1/1] (0.00ns)   --->   "%tmp_2828 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_53, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3106 'bitselect' 'tmp_2828' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3107 [1/1] (0.00ns)   --->   "%tmp_2829 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_53, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3107 'bitselect' 'tmp_2829' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3108 [1/1] (0.00ns)   --->   "%tmp_2830 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_53, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3108 'bitselect' 'tmp_2830' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3109 [1/1] (0.00ns)   --->   "%tmp_2831 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_53, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3109 'bitselect' 'tmp_2831' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3110 [1/1] (0.00ns)   --->   "%tmp_2832 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_53, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3110 'bitselect' 'tmp_2832' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3111 [1/1] (0.00ns)   --->   "%tmp_2833 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_53, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3111 'bitselect' 'tmp_2833' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3112 [1/1] (0.00ns)   --->   "%tmp_2834 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_53, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3112 'bitselect' 'tmp_2834' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3113 [1/1] (0.00ns)   --->   "%tmp_2835 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_53, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3113 'bitselect' 'tmp_2835' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3114 [1/1] (0.00ns)   --->   "%tmp_2836 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_53, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3114 'bitselect' 'tmp_2836' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3115 [1/1] (0.00ns)   --->   "%tmp_2837 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_53, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3115 'bitselect' 'tmp_2837' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3116 [1/1] (0.00ns)   --->   "%tmp_2838 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_53, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3116 'bitselect' 'tmp_2838' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3117 [1/1] (0.00ns)   --->   "%tmp_2839 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_53, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3117 'bitselect' 'tmp_2839' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3118 [1/1] (0.00ns)   --->   "%tmp_2840 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_53, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3118 'bitselect' 'tmp_2840' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3119 [1/1] (0.00ns)   --->   "%tmp_2841 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_53, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3119 'bitselect' 'tmp_2841' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3120 [1/1] (0.00ns)   --->   "%and_ln8_102 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2826, i1 0, i1 %tmp_2827, i1 0, i1 %tmp_2828, i1 0, i1 %tmp_2829, i1 0, i1 %tmp_2830, i1 0, i1 %tmp_2831, i1 0, i1 %tmp_2832, i1 0, i1 %tmp_2833, i1 0, i1 %tmp_2834, i1 0, i1 %tmp_2835, i1 0, i1 %tmp_2836, i1 0, i1 %tmp_2837, i1 0, i1 %tmp_2838, i1 0, i1 %tmp_2839, i1 0, i1 %tmp_2840, i1 0, i1 %tmp_2841" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3120 'bitconcatenate' 'and_ln8_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3121 [1/1] (0.00ns)   --->   "%and_ln8_102_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2827, i1 0, i1 %tmp_2828, i1 0, i1 %tmp_2829, i1 0, i1 %tmp_2830, i1 0, i1 %tmp_2831, i1 0, i1 %tmp_2832, i1 0, i1 %tmp_2833, i1 0, i1 %tmp_2834, i1 0, i1 %tmp_2835, i1 0, i1 %tmp_2836, i1 0, i1 %tmp_2837, i1 0, i1 %tmp_2838, i1 0, i1 %tmp_2839, i1 0, i1 %tmp_2840, i1 0, i1 %tmp_2841" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3121 'bitconcatenate' 'and_ln8_102_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3122 [1/1] (0.00ns)   --->   "%zext_ln8_209 = zext i29 %and_ln8_102_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3122 'zext' 'zext_ln8_209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3123 [1/1] (0.00ns)   --->   "%zext_ln8_111 = zext i31 %and_ln8_102" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3123 'zext' 'zext_ln8_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3124 [1/1] (2.46ns)   --->   "%add_ln8_165 = add i29 %and_ln8_102_cast1, i29 %and_ln8_101_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3124 'add' 'add_ln8_165' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3125 [1/1] (2.46ns)   --->   "%add_ln8_166 = add i30 %zext_ln8_209, i30 %zext_ln8_208" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3125 'add' 'add_ln8_166' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3126 [1/1] (2.52ns)   --->   "%s0_54 = add i32 %zext_ln8_111, i32 %zext_ln8_110" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3126 'add' 's0_54' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3127 [1/1] (0.00ns)   --->   "%tmp_2842 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_166, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3127 'partselect' 'tmp_2842' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3128 [1/1] (0.00ns)   --->   "%tmp_2843 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_165, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3128 'partselect' 'tmp_2843' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3129 [1/1] (0.00ns)   --->   "%tmp_2844 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_165, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3129 'partselect' 'tmp_2844' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3130 [1/1] (0.00ns)   --->   "%tmp_2845 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_165, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3130 'partselect' 'tmp_2845' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3131 [1/1] (0.00ns)   --->   "%tmp_2846 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_165, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3131 'partselect' 'tmp_2846' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3132 [1/1] (0.00ns)   --->   "%tmp_2847 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_165, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3132 'partselect' 'tmp_2847' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3133 [1/1] (0.00ns)   --->   "%tmp_2848 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_165, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3133 'partselect' 'tmp_2848' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3134 [1/1] (0.00ns)   --->   "%trunc_ln9_53 = trunc i29 %add_ln8_165" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3134 'trunc' 'trunc_ln9_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3135 [1/1] (0.00ns)   --->   "%tmp_2849 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_54, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3135 'partselect' 'tmp_2849' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3136 [1/1] (0.00ns)   --->   "%tmp_2850 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_165, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3136 'partselect' 'tmp_2850' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3137 [1/1] (0.00ns)   --->   "%tmp_2851 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_165, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3137 'partselect' 'tmp_2851' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3138 [1/1] (0.00ns)   --->   "%tmp_2852 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_165, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3138 'partselect' 'tmp_2852' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3139 [1/1] (0.00ns)   --->   "%tmp_2853 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_165, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3139 'partselect' 'tmp_2853' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3140 [1/1] (0.00ns)   --->   "%tmp_2854 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_165, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3140 'partselect' 'tmp_2854' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3141 [1/1] (0.00ns)   --->   "%tmp_2855 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_165, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3141 'partselect' 'tmp_2855' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3142 [1/1] (0.00ns)   --->   "%tmp_2856 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_165, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3142 'partselect' 'tmp_2856' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3143 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_55 = load i7 %p_ZL9golden_w1_20_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 3143 'load' 'wt_55' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 3144 [1/1] (0.00ns)   --->   "%trunc_ln18_84 = trunc i32 %wt_55" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 3144 'trunc' 'trunc_ln18_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3145 [1/1] (0.99ns)   --->   "%xnr_54 = xor i32 %wt_55, i32 %xor_ln18_56" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 3145 'xor' 'xnr_54' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3146 [1/1] (0.99ns)   --->   "%xor_ln8_23 = xor i31 %trunc_ln18_84, i31 %xor_ln18_83" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3146 'xor' 'xor_ln8_23' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3147 [1/1] (0.00ns)   --->   "%tmp_2862 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_23, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3147 'bitselect' 'tmp_2862' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3148 [1/1] (0.00ns)   --->   "%tmp_2863 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_23, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3148 'bitselect' 'tmp_2863' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3149 [1/1] (0.00ns)   --->   "%tmp_2864 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_23, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3149 'bitselect' 'tmp_2864' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3150 [1/1] (0.00ns)   --->   "%tmp_2865 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_23, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3150 'bitselect' 'tmp_2865' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3151 [1/1] (0.00ns)   --->   "%tmp_2866 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_23, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3151 'bitselect' 'tmp_2866' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3152 [1/1] (0.00ns)   --->   "%tmp_2867 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_23, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3152 'bitselect' 'tmp_2867' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3153 [1/1] (0.00ns)   --->   "%tmp_2868 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_23, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3153 'bitselect' 'tmp_2868' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3154 [1/1] (0.00ns)   --->   "%tmp_2869 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_23, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3154 'bitselect' 'tmp_2869' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3155 [1/1] (0.00ns)   --->   "%tmp_2870 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_23, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3155 'bitselect' 'tmp_2870' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3156 [1/1] (0.00ns)   --->   "%tmp_2871 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_23, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3156 'bitselect' 'tmp_2871' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3157 [1/1] (0.00ns)   --->   "%tmp_2872 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_23, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3157 'bitselect' 'tmp_2872' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3158 [1/1] (0.00ns)   --->   "%tmp_2873 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_23, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3158 'bitselect' 'tmp_2873' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3159 [1/1] (0.00ns)   --->   "%tmp_2874 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_23, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3159 'bitselect' 'tmp_2874' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3160 [1/1] (0.00ns)   --->   "%tmp_2875 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_23, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3160 'bitselect' 'tmp_2875' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3161 [1/1] (0.00ns)   --->   "%tmp_2876 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_23, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3161 'bitselect' 'tmp_2876' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3162 [1/1] (0.00ns)   --->   "%trunc_ln8_56 = trunc i31 %xor_ln8_23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3162 'trunc' 'trunc_ln8_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3163 [1/1] (0.00ns)   --->   "%and_ln8_103 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2862, i1 0, i1 %tmp_2863, i1 0, i1 %tmp_2864, i1 0, i1 %tmp_2865, i1 0, i1 %tmp_2866, i1 0, i1 %tmp_2867, i1 0, i1 %tmp_2868, i1 0, i1 %tmp_2869, i1 0, i1 %tmp_2870, i1 0, i1 %tmp_2871, i1 0, i1 %tmp_2872, i1 0, i1 %tmp_2873, i1 0, i1 %tmp_2874, i1 0, i1 %tmp_2875, i1 0, i1 %tmp_2876, i1 0, i1 %trunc_ln8_56" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3163 'bitconcatenate' 'and_ln8_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3164 [1/1] (0.00ns)   --->   "%and_ln8_103_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2863, i1 0, i1 %tmp_2864, i1 0, i1 %tmp_2865, i1 0, i1 %tmp_2866, i1 0, i1 %tmp_2867, i1 0, i1 %tmp_2868, i1 0, i1 %tmp_2869, i1 0, i1 %tmp_2870, i1 0, i1 %tmp_2871, i1 0, i1 %tmp_2872, i1 0, i1 %tmp_2873, i1 0, i1 %tmp_2874, i1 0, i1 %tmp_2875, i1 0, i1 %tmp_2876, i1 0, i1 %trunc_ln8_56" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3164 'bitconcatenate' 'and_ln8_103_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3165 [1/1] (0.00ns)   --->   "%zext_ln8_210 = zext i29 %and_ln8_103_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3165 'zext' 'zext_ln8_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3166 [1/1] (0.00ns)   --->   "%zext_ln8_112 = zext i31 %and_ln8_103" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3166 'zext' 'zext_ln8_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3167 [1/1] (0.00ns)   --->   "%tmp_2877 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_54, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3167 'bitselect' 'tmp_2877' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3168 [1/1] (0.00ns)   --->   "%tmp_2878 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_54, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3168 'bitselect' 'tmp_2878' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3169 [1/1] (0.00ns)   --->   "%tmp_2879 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_54, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3169 'bitselect' 'tmp_2879' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3170 [1/1] (0.00ns)   --->   "%tmp_2880 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_54, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3170 'bitselect' 'tmp_2880' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3171 [1/1] (0.00ns)   --->   "%tmp_2881 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_54, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3171 'bitselect' 'tmp_2881' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3172 [1/1] (0.00ns)   --->   "%tmp_2882 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_54, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3172 'bitselect' 'tmp_2882' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3173 [1/1] (0.00ns)   --->   "%tmp_2883 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_54, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3173 'bitselect' 'tmp_2883' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3174 [1/1] (0.00ns)   --->   "%tmp_2884 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_54, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3174 'bitselect' 'tmp_2884' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3175 [1/1] (0.00ns)   --->   "%tmp_2885 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_54, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3175 'bitselect' 'tmp_2885' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3176 [1/1] (0.00ns)   --->   "%tmp_2886 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_54, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3176 'bitselect' 'tmp_2886' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3177 [1/1] (0.00ns)   --->   "%tmp_2887 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_54, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3177 'bitselect' 'tmp_2887' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3178 [1/1] (0.00ns)   --->   "%tmp_2888 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_54, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3178 'bitselect' 'tmp_2888' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3179 [1/1] (0.00ns)   --->   "%tmp_2889 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_54, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3179 'bitselect' 'tmp_2889' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3180 [1/1] (0.00ns)   --->   "%tmp_2890 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_54, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3180 'bitselect' 'tmp_2890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3181 [1/1] (0.00ns)   --->   "%tmp_2891 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_54, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3181 'bitselect' 'tmp_2891' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3182 [1/1] (0.00ns)   --->   "%tmp_2892 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_54, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3182 'bitselect' 'tmp_2892' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3183 [1/1] (0.00ns)   --->   "%and_ln8_104 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2877, i1 0, i1 %tmp_2878, i1 0, i1 %tmp_2879, i1 0, i1 %tmp_2880, i1 0, i1 %tmp_2881, i1 0, i1 %tmp_2882, i1 0, i1 %tmp_2883, i1 0, i1 %tmp_2884, i1 0, i1 %tmp_2885, i1 0, i1 %tmp_2886, i1 0, i1 %tmp_2887, i1 0, i1 %tmp_2888, i1 0, i1 %tmp_2889, i1 0, i1 %tmp_2890, i1 0, i1 %tmp_2891, i1 0, i1 %tmp_2892" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3183 'bitconcatenate' 'and_ln8_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3184 [1/1] (0.00ns)   --->   "%and_ln8_104_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2878, i1 0, i1 %tmp_2879, i1 0, i1 %tmp_2880, i1 0, i1 %tmp_2881, i1 0, i1 %tmp_2882, i1 0, i1 %tmp_2883, i1 0, i1 %tmp_2884, i1 0, i1 %tmp_2885, i1 0, i1 %tmp_2886, i1 0, i1 %tmp_2887, i1 0, i1 %tmp_2888, i1 0, i1 %tmp_2889, i1 0, i1 %tmp_2890, i1 0, i1 %tmp_2891, i1 0, i1 %tmp_2892" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3184 'bitconcatenate' 'and_ln8_104_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3185 [1/1] (0.00ns)   --->   "%zext_ln8_211 = zext i29 %and_ln8_104_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3185 'zext' 'zext_ln8_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3186 [1/1] (0.00ns)   --->   "%zext_ln8_113 = zext i31 %and_ln8_104" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3186 'zext' 'zext_ln8_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3187 [1/1] (2.46ns)   --->   "%add_ln8_168 = add i29 %and_ln8_104_cast1, i29 %and_ln8_103_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3187 'add' 'add_ln8_168' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3188 [1/1] (2.46ns)   --->   "%add_ln8_169 = add i30 %zext_ln8_211, i30 %zext_ln8_210" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3188 'add' 'add_ln8_169' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3189 [1/1] (2.52ns)   --->   "%s0_55 = add i32 %zext_ln8_113, i32 %zext_ln8_112" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3189 'add' 's0_55' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3190 [1/1] (0.00ns)   --->   "%tmp_2893 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_169, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3190 'partselect' 'tmp_2893' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3191 [1/1] (0.00ns)   --->   "%tmp_2894 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_168, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3191 'partselect' 'tmp_2894' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3192 [1/1] (0.00ns)   --->   "%tmp_2895 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_168, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3192 'partselect' 'tmp_2895' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3193 [1/1] (0.00ns)   --->   "%tmp_2896 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_168, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3193 'partselect' 'tmp_2896' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3194 [1/1] (0.00ns)   --->   "%tmp_2897 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_168, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3194 'partselect' 'tmp_2897' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3195 [1/1] (0.00ns)   --->   "%tmp_2898 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_168, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3195 'partselect' 'tmp_2898' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3196 [1/1] (0.00ns)   --->   "%tmp_2899 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_168, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3196 'partselect' 'tmp_2899' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3197 [1/1] (0.00ns)   --->   "%trunc_ln9_54 = trunc i29 %add_ln8_168" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3197 'trunc' 'trunc_ln9_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3198 [1/1] (0.00ns)   --->   "%tmp_2900 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_55, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3198 'partselect' 'tmp_2900' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3199 [1/1] (0.00ns)   --->   "%tmp_2901 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_168, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3199 'partselect' 'tmp_2901' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3200 [1/1] (0.00ns)   --->   "%tmp_2902 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_168, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3200 'partselect' 'tmp_2902' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3201 [1/1] (0.00ns)   --->   "%tmp_2903 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_168, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3201 'partselect' 'tmp_2903' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3202 [1/1] (0.00ns)   --->   "%tmp_2904 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_168, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3202 'partselect' 'tmp_2904' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3203 [1/1] (0.00ns)   --->   "%tmp_2905 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_168, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3203 'partselect' 'tmp_2905' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3204 [1/1] (0.00ns)   --->   "%tmp_2906 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_168, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3204 'partselect' 'tmp_2906' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3205 [1/1] (0.00ns)   --->   "%tmp_2907 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_168, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3205 'partselect' 'tmp_2907' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3206 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_56 = load i7 %p_ZL9golden_w1_21_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 3206 'load' 'wt_56' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 3207 [1/1] (0.00ns)   --->   "%trunc_ln18_85 = trunc i32 %wt_56" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 3207 'trunc' 'trunc_ln18_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3208 [1/1] (0.99ns)   --->   "%xnr_55 = xor i32 %wt_56, i32 %xor_ln18_58" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 3208 'xor' 'xnr_55' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3209 [1/1] (0.99ns)   --->   "%xor_ln8_24 = xor i31 %trunc_ln18_85, i31 %xor_ln18_85" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3209 'xor' 'xor_ln8_24' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3210 [1/1] (0.00ns)   --->   "%tmp_2913 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_24, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3210 'bitselect' 'tmp_2913' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3211 [1/1] (0.00ns)   --->   "%tmp_2914 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_24, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3211 'bitselect' 'tmp_2914' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3212 [1/1] (0.00ns)   --->   "%tmp_2915 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_24, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3212 'bitselect' 'tmp_2915' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3213 [1/1] (0.00ns)   --->   "%tmp_2916 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_24, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3213 'bitselect' 'tmp_2916' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3214 [1/1] (0.00ns)   --->   "%tmp_2917 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_24, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3214 'bitselect' 'tmp_2917' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3215 [1/1] (0.00ns)   --->   "%tmp_2918 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_24, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3215 'bitselect' 'tmp_2918' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3216 [1/1] (0.00ns)   --->   "%tmp_2919 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_24, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3216 'bitselect' 'tmp_2919' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3217 [1/1] (0.00ns)   --->   "%tmp_2920 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_24, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3217 'bitselect' 'tmp_2920' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3218 [1/1] (0.00ns)   --->   "%tmp_2921 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_24, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3218 'bitselect' 'tmp_2921' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3219 [1/1] (0.00ns)   --->   "%tmp_2922 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_24, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3219 'bitselect' 'tmp_2922' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3220 [1/1] (0.00ns)   --->   "%tmp_2923 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_24, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3220 'bitselect' 'tmp_2923' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3221 [1/1] (0.00ns)   --->   "%tmp_2924 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_24, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3221 'bitselect' 'tmp_2924' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3222 [1/1] (0.00ns)   --->   "%tmp_2925 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_24, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3222 'bitselect' 'tmp_2925' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3223 [1/1] (0.00ns)   --->   "%tmp_2926 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_24, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3223 'bitselect' 'tmp_2926' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3224 [1/1] (0.00ns)   --->   "%tmp_2927 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_24, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3224 'bitselect' 'tmp_2927' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3225 [1/1] (0.00ns)   --->   "%trunc_ln8_57 = trunc i31 %xor_ln8_24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3225 'trunc' 'trunc_ln8_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3226 [1/1] (0.00ns)   --->   "%and_ln8_105 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2913, i1 0, i1 %tmp_2914, i1 0, i1 %tmp_2915, i1 0, i1 %tmp_2916, i1 0, i1 %tmp_2917, i1 0, i1 %tmp_2918, i1 0, i1 %tmp_2919, i1 0, i1 %tmp_2920, i1 0, i1 %tmp_2921, i1 0, i1 %tmp_2922, i1 0, i1 %tmp_2923, i1 0, i1 %tmp_2924, i1 0, i1 %tmp_2925, i1 0, i1 %tmp_2926, i1 0, i1 %tmp_2927, i1 0, i1 %trunc_ln8_57" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3226 'bitconcatenate' 'and_ln8_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3227 [1/1] (0.00ns)   --->   "%and_ln8_105_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2914, i1 0, i1 %tmp_2915, i1 0, i1 %tmp_2916, i1 0, i1 %tmp_2917, i1 0, i1 %tmp_2918, i1 0, i1 %tmp_2919, i1 0, i1 %tmp_2920, i1 0, i1 %tmp_2921, i1 0, i1 %tmp_2922, i1 0, i1 %tmp_2923, i1 0, i1 %tmp_2924, i1 0, i1 %tmp_2925, i1 0, i1 %tmp_2926, i1 0, i1 %tmp_2927, i1 0, i1 %trunc_ln8_57" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3227 'bitconcatenate' 'and_ln8_105_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3228 [1/1] (0.00ns)   --->   "%zext_ln8_212 = zext i29 %and_ln8_105_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3228 'zext' 'zext_ln8_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3229 [1/1] (0.00ns)   --->   "%zext_ln8_114 = zext i31 %and_ln8_105" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3229 'zext' 'zext_ln8_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3230 [1/1] (0.00ns)   --->   "%tmp_2928 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_55, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3230 'bitselect' 'tmp_2928' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3231 [1/1] (0.00ns)   --->   "%tmp_2929 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_55, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3231 'bitselect' 'tmp_2929' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3232 [1/1] (0.00ns)   --->   "%tmp_2930 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_55, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3232 'bitselect' 'tmp_2930' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3233 [1/1] (0.00ns)   --->   "%tmp_2931 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_55, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3233 'bitselect' 'tmp_2931' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3234 [1/1] (0.00ns)   --->   "%tmp_2932 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_55, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3234 'bitselect' 'tmp_2932' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3235 [1/1] (0.00ns)   --->   "%tmp_2933 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_55, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3235 'bitselect' 'tmp_2933' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3236 [1/1] (0.00ns)   --->   "%tmp_2934 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_55, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3236 'bitselect' 'tmp_2934' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3237 [1/1] (0.00ns)   --->   "%tmp_2935 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_55, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3237 'bitselect' 'tmp_2935' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3238 [1/1] (0.00ns)   --->   "%tmp_2936 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_55, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3238 'bitselect' 'tmp_2936' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3239 [1/1] (0.00ns)   --->   "%tmp_2937 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_55, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3239 'bitselect' 'tmp_2937' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3240 [1/1] (0.00ns)   --->   "%tmp_2938 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_55, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3240 'bitselect' 'tmp_2938' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3241 [1/1] (0.00ns)   --->   "%tmp_2939 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_55, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3241 'bitselect' 'tmp_2939' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3242 [1/1] (0.00ns)   --->   "%tmp_2940 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_55, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3242 'bitselect' 'tmp_2940' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3243 [1/1] (0.00ns)   --->   "%tmp_2941 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_55, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3243 'bitselect' 'tmp_2941' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3244 [1/1] (0.00ns)   --->   "%tmp_2942 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_55, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3244 'bitselect' 'tmp_2942' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3245 [1/1] (0.00ns)   --->   "%tmp_2943 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_55, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3245 'bitselect' 'tmp_2943' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3246 [1/1] (0.00ns)   --->   "%and_ln8_106 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2928, i1 0, i1 %tmp_2929, i1 0, i1 %tmp_2930, i1 0, i1 %tmp_2931, i1 0, i1 %tmp_2932, i1 0, i1 %tmp_2933, i1 0, i1 %tmp_2934, i1 0, i1 %tmp_2935, i1 0, i1 %tmp_2936, i1 0, i1 %tmp_2937, i1 0, i1 %tmp_2938, i1 0, i1 %tmp_2939, i1 0, i1 %tmp_2940, i1 0, i1 %tmp_2941, i1 0, i1 %tmp_2942, i1 0, i1 %tmp_2943" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3246 'bitconcatenate' 'and_ln8_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3247 [1/1] (0.00ns)   --->   "%and_ln8_106_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2929, i1 0, i1 %tmp_2930, i1 0, i1 %tmp_2931, i1 0, i1 %tmp_2932, i1 0, i1 %tmp_2933, i1 0, i1 %tmp_2934, i1 0, i1 %tmp_2935, i1 0, i1 %tmp_2936, i1 0, i1 %tmp_2937, i1 0, i1 %tmp_2938, i1 0, i1 %tmp_2939, i1 0, i1 %tmp_2940, i1 0, i1 %tmp_2941, i1 0, i1 %tmp_2942, i1 0, i1 %tmp_2943" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3247 'bitconcatenate' 'and_ln8_106_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3248 [1/1] (0.00ns)   --->   "%zext_ln8_213 = zext i29 %and_ln8_106_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3248 'zext' 'zext_ln8_213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3249 [1/1] (0.00ns)   --->   "%zext_ln8_115 = zext i31 %and_ln8_106" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3249 'zext' 'zext_ln8_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3250 [1/1] (2.46ns)   --->   "%add_ln8_171 = add i29 %and_ln8_106_cast1, i29 %and_ln8_105_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3250 'add' 'add_ln8_171' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3251 [1/1] (2.46ns)   --->   "%add_ln8_172 = add i30 %zext_ln8_213, i30 %zext_ln8_212" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3251 'add' 'add_ln8_172' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3252 [1/1] (2.52ns)   --->   "%s0_56 = add i32 %zext_ln8_115, i32 %zext_ln8_114" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3252 'add' 's0_56' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3253 [1/1] (0.00ns)   --->   "%tmp_2944 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_172, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3253 'partselect' 'tmp_2944' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3254 [1/1] (0.00ns)   --->   "%tmp_2945 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_171, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3254 'partselect' 'tmp_2945' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3255 [1/1] (0.00ns)   --->   "%tmp_2946 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_171, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3255 'partselect' 'tmp_2946' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3256 [1/1] (0.00ns)   --->   "%tmp_2947 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_171, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3256 'partselect' 'tmp_2947' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3257 [1/1] (0.00ns)   --->   "%tmp_2948 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_171, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3257 'partselect' 'tmp_2948' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3258 [1/1] (0.00ns)   --->   "%tmp_2949 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_171, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3258 'partselect' 'tmp_2949' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3259 [1/1] (0.00ns)   --->   "%tmp_2950 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_171, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3259 'partselect' 'tmp_2950' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3260 [1/1] (0.00ns)   --->   "%trunc_ln9_55 = trunc i29 %add_ln8_171" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3260 'trunc' 'trunc_ln9_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3261 [1/1] (0.00ns)   --->   "%tmp_2951 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_56, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3261 'partselect' 'tmp_2951' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3262 [1/1] (0.00ns)   --->   "%tmp_2952 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_171, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3262 'partselect' 'tmp_2952' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3263 [1/1] (0.00ns)   --->   "%tmp_2953 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_171, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3263 'partselect' 'tmp_2953' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3264 [1/1] (0.00ns)   --->   "%tmp_2954 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_171, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3264 'partselect' 'tmp_2954' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3265 [1/1] (0.00ns)   --->   "%tmp_2955 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_171, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3265 'partselect' 'tmp_2955' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3266 [1/1] (0.00ns)   --->   "%tmp_2956 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_171, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3266 'partselect' 'tmp_2956' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3267 [1/1] (0.00ns)   --->   "%tmp_2957 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_171, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3267 'partselect' 'tmp_2957' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3268 [1/1] (0.00ns)   --->   "%tmp_2958 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_171, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3268 'partselect' 'tmp_2958' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3269 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_57 = load i7 %p_ZL9golden_w1_22_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 3269 'load' 'wt_57' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 3270 [1/1] (0.00ns)   --->   "%trunc_ln18_86 = trunc i32 %wt_57" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 3270 'trunc' 'trunc_ln18_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3271 [1/1] (0.99ns)   --->   "%xnr_56 = xor i32 %wt_57, i32 %xor_ln18_60" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 3271 'xor' 'xnr_56' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3272 [1/1] (0.99ns)   --->   "%xor_ln8_25 = xor i31 %trunc_ln18_86, i31 %xor_ln18_87" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3272 'xor' 'xor_ln8_25' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3273 [1/1] (0.00ns)   --->   "%tmp_2964 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_25, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3273 'bitselect' 'tmp_2964' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3274 [1/1] (0.00ns)   --->   "%tmp_2965 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_25, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3274 'bitselect' 'tmp_2965' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3275 [1/1] (0.00ns)   --->   "%tmp_2966 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_25, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3275 'bitselect' 'tmp_2966' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3276 [1/1] (0.00ns)   --->   "%tmp_2967 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_25, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3276 'bitselect' 'tmp_2967' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3277 [1/1] (0.00ns)   --->   "%tmp_2968 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_25, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3277 'bitselect' 'tmp_2968' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3278 [1/1] (0.00ns)   --->   "%tmp_2969 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_25, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3278 'bitselect' 'tmp_2969' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3279 [1/1] (0.00ns)   --->   "%tmp_2970 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_25, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3279 'bitselect' 'tmp_2970' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3280 [1/1] (0.00ns)   --->   "%tmp_2971 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_25, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3280 'bitselect' 'tmp_2971' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3281 [1/1] (0.00ns)   --->   "%tmp_2972 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_25, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3281 'bitselect' 'tmp_2972' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3282 [1/1] (0.00ns)   --->   "%tmp_2973 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_25, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3282 'bitselect' 'tmp_2973' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3283 [1/1] (0.00ns)   --->   "%tmp_2974 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_25, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3283 'bitselect' 'tmp_2974' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3284 [1/1] (0.00ns)   --->   "%tmp_2975 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_25, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3284 'bitselect' 'tmp_2975' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3285 [1/1] (0.00ns)   --->   "%tmp_2976 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_25, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3285 'bitselect' 'tmp_2976' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3286 [1/1] (0.00ns)   --->   "%tmp_2977 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_25, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3286 'bitselect' 'tmp_2977' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3287 [1/1] (0.00ns)   --->   "%tmp_2978 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_25, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3287 'bitselect' 'tmp_2978' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3288 [1/1] (0.00ns)   --->   "%trunc_ln8_58 = trunc i31 %xor_ln8_25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3288 'trunc' 'trunc_ln8_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3289 [1/1] (0.00ns)   --->   "%and_ln8_107 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2964, i1 0, i1 %tmp_2965, i1 0, i1 %tmp_2966, i1 0, i1 %tmp_2967, i1 0, i1 %tmp_2968, i1 0, i1 %tmp_2969, i1 0, i1 %tmp_2970, i1 0, i1 %tmp_2971, i1 0, i1 %tmp_2972, i1 0, i1 %tmp_2973, i1 0, i1 %tmp_2974, i1 0, i1 %tmp_2975, i1 0, i1 %tmp_2976, i1 0, i1 %tmp_2977, i1 0, i1 %tmp_2978, i1 0, i1 %trunc_ln8_58" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3289 'bitconcatenate' 'and_ln8_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3290 [1/1] (0.00ns)   --->   "%and_ln8_107_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2965, i1 0, i1 %tmp_2966, i1 0, i1 %tmp_2967, i1 0, i1 %tmp_2968, i1 0, i1 %tmp_2969, i1 0, i1 %tmp_2970, i1 0, i1 %tmp_2971, i1 0, i1 %tmp_2972, i1 0, i1 %tmp_2973, i1 0, i1 %tmp_2974, i1 0, i1 %tmp_2975, i1 0, i1 %tmp_2976, i1 0, i1 %tmp_2977, i1 0, i1 %tmp_2978, i1 0, i1 %trunc_ln8_58" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3290 'bitconcatenate' 'and_ln8_107_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3291 [1/1] (0.00ns)   --->   "%zext_ln8_214 = zext i29 %and_ln8_107_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3291 'zext' 'zext_ln8_214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3292 [1/1] (0.00ns)   --->   "%zext_ln8_116 = zext i31 %and_ln8_107" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3292 'zext' 'zext_ln8_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3293 [1/1] (0.00ns)   --->   "%tmp_2979 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_56, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3293 'bitselect' 'tmp_2979' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3294 [1/1] (0.00ns)   --->   "%tmp_2980 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_56, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3294 'bitselect' 'tmp_2980' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3295 [1/1] (0.00ns)   --->   "%tmp_2981 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_56, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3295 'bitselect' 'tmp_2981' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3296 [1/1] (0.00ns)   --->   "%tmp_2982 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_56, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3296 'bitselect' 'tmp_2982' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3297 [1/1] (0.00ns)   --->   "%tmp_2983 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_56, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3297 'bitselect' 'tmp_2983' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3298 [1/1] (0.00ns)   --->   "%tmp_2984 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_56, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3298 'bitselect' 'tmp_2984' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3299 [1/1] (0.00ns)   --->   "%tmp_2985 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_56, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3299 'bitselect' 'tmp_2985' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3300 [1/1] (0.00ns)   --->   "%tmp_2986 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_56, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3300 'bitselect' 'tmp_2986' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3301 [1/1] (0.00ns)   --->   "%tmp_2987 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_56, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3301 'bitselect' 'tmp_2987' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3302 [1/1] (0.00ns)   --->   "%tmp_2988 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_56, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3302 'bitselect' 'tmp_2988' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3303 [1/1] (0.00ns)   --->   "%tmp_2989 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_56, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3303 'bitselect' 'tmp_2989' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3304 [1/1] (0.00ns)   --->   "%tmp_2990 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_56, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3304 'bitselect' 'tmp_2990' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3305 [1/1] (0.00ns)   --->   "%tmp_2991 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_56, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3305 'bitselect' 'tmp_2991' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3306 [1/1] (0.00ns)   --->   "%tmp_2992 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_56, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3306 'bitselect' 'tmp_2992' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3307 [1/1] (0.00ns)   --->   "%tmp_2993 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_56, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3307 'bitselect' 'tmp_2993' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3308 [1/1] (0.00ns)   --->   "%tmp_2994 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_56, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3308 'bitselect' 'tmp_2994' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3309 [1/1] (0.00ns)   --->   "%and_ln8_108 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2979, i1 0, i1 %tmp_2980, i1 0, i1 %tmp_2981, i1 0, i1 %tmp_2982, i1 0, i1 %tmp_2983, i1 0, i1 %tmp_2984, i1 0, i1 %tmp_2985, i1 0, i1 %tmp_2986, i1 0, i1 %tmp_2987, i1 0, i1 %tmp_2988, i1 0, i1 %tmp_2989, i1 0, i1 %tmp_2990, i1 0, i1 %tmp_2991, i1 0, i1 %tmp_2992, i1 0, i1 %tmp_2993, i1 0, i1 %tmp_2994" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3309 'bitconcatenate' 'and_ln8_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3310 [1/1] (0.00ns)   --->   "%and_ln8_108_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_2980, i1 0, i1 %tmp_2981, i1 0, i1 %tmp_2982, i1 0, i1 %tmp_2983, i1 0, i1 %tmp_2984, i1 0, i1 %tmp_2985, i1 0, i1 %tmp_2986, i1 0, i1 %tmp_2987, i1 0, i1 %tmp_2988, i1 0, i1 %tmp_2989, i1 0, i1 %tmp_2990, i1 0, i1 %tmp_2991, i1 0, i1 %tmp_2992, i1 0, i1 %tmp_2993, i1 0, i1 %tmp_2994" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3310 'bitconcatenate' 'and_ln8_108_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3311 [1/1] (0.00ns)   --->   "%zext_ln8_215 = zext i29 %and_ln8_108_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3311 'zext' 'zext_ln8_215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3312 [1/1] (0.00ns)   --->   "%zext_ln8_117 = zext i31 %and_ln8_108" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3312 'zext' 'zext_ln8_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3313 [1/1] (2.46ns)   --->   "%add_ln8_174 = add i29 %and_ln8_108_cast1, i29 %and_ln8_107_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3313 'add' 'add_ln8_174' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3314 [1/1] (2.46ns)   --->   "%add_ln8_175 = add i30 %zext_ln8_215, i30 %zext_ln8_214" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3314 'add' 'add_ln8_175' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3315 [1/1] (2.52ns)   --->   "%s0_57 = add i32 %zext_ln8_117, i32 %zext_ln8_116" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3315 'add' 's0_57' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3316 [1/1] (0.00ns)   --->   "%tmp_2995 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_175, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3316 'partselect' 'tmp_2995' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3317 [1/1] (0.00ns)   --->   "%tmp_2996 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_174, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3317 'partselect' 'tmp_2996' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3318 [1/1] (0.00ns)   --->   "%tmp_2997 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_174, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3318 'partselect' 'tmp_2997' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3319 [1/1] (0.00ns)   --->   "%tmp_2998 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_174, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3319 'partselect' 'tmp_2998' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3320 [1/1] (0.00ns)   --->   "%tmp_2999 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_174, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3320 'partselect' 'tmp_2999' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3321 [1/1] (0.00ns)   --->   "%tmp_3000 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_174, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3321 'partselect' 'tmp_3000' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3322 [1/1] (0.00ns)   --->   "%tmp_3001 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_174, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3322 'partselect' 'tmp_3001' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3323 [1/1] (0.00ns)   --->   "%trunc_ln9_56 = trunc i29 %add_ln8_174" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3323 'trunc' 'trunc_ln9_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3324 [1/1] (0.00ns)   --->   "%tmp_3002 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_57, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3324 'partselect' 'tmp_3002' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3325 [1/1] (0.00ns)   --->   "%tmp_3003 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_174, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3325 'partselect' 'tmp_3003' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3326 [1/1] (0.00ns)   --->   "%tmp_3004 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_174, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3326 'partselect' 'tmp_3004' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3327 [1/1] (0.00ns)   --->   "%tmp_3005 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_174, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3327 'partselect' 'tmp_3005' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3328 [1/1] (0.00ns)   --->   "%tmp_3006 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_174, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3328 'partselect' 'tmp_3006' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3329 [1/1] (0.00ns)   --->   "%tmp_3007 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_174, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3329 'partselect' 'tmp_3007' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3330 [1/1] (0.00ns)   --->   "%tmp_3008 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_174, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3330 'partselect' 'tmp_3008' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3331 [1/1] (0.00ns)   --->   "%tmp_3009 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_174, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3331 'partselect' 'tmp_3009' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3332 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_58 = load i7 %p_ZL9golden_w1_23_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 3332 'load' 'wt_58' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 3333 [1/1] (0.00ns)   --->   "%trunc_ln18_87 = trunc i32 %wt_58" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 3333 'trunc' 'trunc_ln18_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3334 [1/1] (0.99ns)   --->   "%xnr_57 = xor i32 %wt_58, i32 %xor_ln18_62" [bnn.cpp:18->bnn.cpp:46->bnn.cpp:123]   --->   Operation 3334 'xor' 'xnr_57' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3335 [1/1] (0.99ns)   --->   "%xor_ln8_26 = xor i31 %trunc_ln18_87, i31 %xor_ln18_89" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3335 'xor' 'xor_ln8_26' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3336 [1/1] (0.00ns)   --->   "%tmp_3015 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_26, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3336 'bitselect' 'tmp_3015' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3337 [1/1] (0.00ns)   --->   "%tmp_3016 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_26, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3337 'bitselect' 'tmp_3016' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3338 [1/1] (0.00ns)   --->   "%tmp_3017 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_26, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3338 'bitselect' 'tmp_3017' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3339 [1/1] (0.00ns)   --->   "%tmp_3018 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_26, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3339 'bitselect' 'tmp_3018' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3340 [1/1] (0.00ns)   --->   "%tmp_3019 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_26, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3340 'bitselect' 'tmp_3019' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3341 [1/1] (0.00ns)   --->   "%tmp_3020 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_26, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3341 'bitselect' 'tmp_3020' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3342 [1/1] (0.00ns)   --->   "%tmp_3021 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_26, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3342 'bitselect' 'tmp_3021' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3343 [1/1] (0.00ns)   --->   "%tmp_3022 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_26, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3343 'bitselect' 'tmp_3022' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3344 [1/1] (0.00ns)   --->   "%tmp_3023 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_26, i32 14" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3344 'bitselect' 'tmp_3023' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3345 [1/1] (0.00ns)   --->   "%tmp_3024 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_26, i32 12" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3345 'bitselect' 'tmp_3024' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3346 [1/1] (0.00ns)   --->   "%tmp_3025 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_26, i32 10" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3346 'bitselect' 'tmp_3025' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3347 [1/1] (0.00ns)   --->   "%tmp_3026 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_26, i32 8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3347 'bitselect' 'tmp_3026' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3348 [1/1] (0.00ns)   --->   "%tmp_3027 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_26, i32 6" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3348 'bitselect' 'tmp_3027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3349 [1/1] (0.00ns)   --->   "%tmp_3028 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_26, i32 4" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3349 'bitselect' 'tmp_3028' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3350 [1/1] (0.00ns)   --->   "%tmp_3029 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln8_26, i32 2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3350 'bitselect' 'tmp_3029' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3351 [1/1] (0.00ns)   --->   "%trunc_ln8_59 = trunc i31 %xor_ln8_26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3351 'trunc' 'trunc_ln8_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3352 [1/1] (0.00ns)   --->   "%and_ln8_109 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_3015, i1 0, i1 %tmp_3016, i1 0, i1 %tmp_3017, i1 0, i1 %tmp_3018, i1 0, i1 %tmp_3019, i1 0, i1 %tmp_3020, i1 0, i1 %tmp_3021, i1 0, i1 %tmp_3022, i1 0, i1 %tmp_3023, i1 0, i1 %tmp_3024, i1 0, i1 %tmp_3025, i1 0, i1 %tmp_3026, i1 0, i1 %tmp_3027, i1 0, i1 %tmp_3028, i1 0, i1 %tmp_3029, i1 0, i1 %trunc_ln8_59" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3352 'bitconcatenate' 'and_ln8_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3353 [1/1] (0.00ns)   --->   "%and_ln8_109_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_3016, i1 0, i1 %tmp_3017, i1 0, i1 %tmp_3018, i1 0, i1 %tmp_3019, i1 0, i1 %tmp_3020, i1 0, i1 %tmp_3021, i1 0, i1 %tmp_3022, i1 0, i1 %tmp_3023, i1 0, i1 %tmp_3024, i1 0, i1 %tmp_3025, i1 0, i1 %tmp_3026, i1 0, i1 %tmp_3027, i1 0, i1 %tmp_3028, i1 0, i1 %tmp_3029, i1 0, i1 %trunc_ln8_59" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3353 'bitconcatenate' 'and_ln8_109_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3354 [1/1] (0.00ns)   --->   "%zext_ln8_216 = zext i29 %and_ln8_109_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3354 'zext' 'zext_ln8_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3355 [1/1] (0.00ns)   --->   "%zext_ln8_118 = zext i31 %and_ln8_109" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3355 'zext' 'zext_ln8_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3356 [1/1] (0.00ns)   --->   "%tmp_3030 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_57, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3356 'bitselect' 'tmp_3030' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3357 [1/1] (0.00ns)   --->   "%tmp_3031 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_57, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3357 'bitselect' 'tmp_3031' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3358 [1/1] (0.00ns)   --->   "%tmp_3032 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_57, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3358 'bitselect' 'tmp_3032' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3359 [1/1] (0.00ns)   --->   "%tmp_3033 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_57, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3359 'bitselect' 'tmp_3033' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3360 [1/1] (0.00ns)   --->   "%tmp_3034 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_57, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3360 'bitselect' 'tmp_3034' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3361 [1/1] (0.00ns)   --->   "%tmp_3035 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_57, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3361 'bitselect' 'tmp_3035' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3362 [1/1] (0.00ns)   --->   "%tmp_3036 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_57, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3362 'bitselect' 'tmp_3036' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3363 [1/1] (0.00ns)   --->   "%tmp_3037 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_57, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3363 'bitselect' 'tmp_3037' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3364 [1/1] (0.00ns)   --->   "%tmp_3038 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_57, i32 15" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3364 'bitselect' 'tmp_3038' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3365 [1/1] (0.00ns)   --->   "%tmp_3039 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_57, i32 13" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3365 'bitselect' 'tmp_3039' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3366 [1/1] (0.00ns)   --->   "%tmp_3040 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_57, i32 11" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3366 'bitselect' 'tmp_3040' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3367 [1/1] (0.00ns)   --->   "%tmp_3041 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_57, i32 9" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3367 'bitselect' 'tmp_3041' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3368 [1/1] (0.00ns)   --->   "%tmp_3042 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_57, i32 7" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3368 'bitselect' 'tmp_3042' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3369 [1/1] (0.00ns)   --->   "%tmp_3043 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_57, i32 5" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3369 'bitselect' 'tmp_3043' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3370 [1/1] (0.00ns)   --->   "%tmp_3044 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_57, i32 3" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3370 'bitselect' 'tmp_3044' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3371 [1/1] (0.00ns)   --->   "%tmp_3045 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnr_57, i32 1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3371 'bitselect' 'tmp_3045' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3372 [1/1] (0.00ns)   --->   "%and_ln8_110 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_3030, i1 0, i1 %tmp_3031, i1 0, i1 %tmp_3032, i1 0, i1 %tmp_3033, i1 0, i1 %tmp_3034, i1 0, i1 %tmp_3035, i1 0, i1 %tmp_3036, i1 0, i1 %tmp_3037, i1 0, i1 %tmp_3038, i1 0, i1 %tmp_3039, i1 0, i1 %tmp_3040, i1 0, i1 %tmp_3041, i1 0, i1 %tmp_3042, i1 0, i1 %tmp_3043, i1 0, i1 %tmp_3044, i1 0, i1 %tmp_3045" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3372 'bitconcatenate' 'and_ln8_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3373 [1/1] (0.00ns)   --->   "%and_ln8_110_cast1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %tmp_3031, i1 0, i1 %tmp_3032, i1 0, i1 %tmp_3033, i1 0, i1 %tmp_3034, i1 0, i1 %tmp_3035, i1 0, i1 %tmp_3036, i1 0, i1 %tmp_3037, i1 0, i1 %tmp_3038, i1 0, i1 %tmp_3039, i1 0, i1 %tmp_3040, i1 0, i1 %tmp_3041, i1 0, i1 %tmp_3042, i1 0, i1 %tmp_3043, i1 0, i1 %tmp_3044, i1 0, i1 %tmp_3045" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3373 'bitconcatenate' 'and_ln8_110_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3374 [1/1] (0.00ns)   --->   "%zext_ln8_217 = zext i29 %and_ln8_110_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3374 'zext' 'zext_ln8_217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3375 [1/1] (0.00ns)   --->   "%zext_ln8_119 = zext i31 %and_ln8_110" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3375 'zext' 'zext_ln8_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3376 [1/1] (2.46ns)   --->   "%add_ln8_177 = add i29 %and_ln8_110_cast1, i29 %and_ln8_109_cast1" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3376 'add' 'add_ln8_177' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3377 [1/1] (2.46ns)   --->   "%add_ln8_178 = add i30 %zext_ln8_217, i30 %zext_ln8_216" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3377 'add' 'add_ln8_178' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3378 [1/1] (2.52ns)   --->   "%s0_58 = add i32 %zext_ln8_119, i32 %zext_ln8_118" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3378 'add' 's0_58' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3379 [1/1] (0.00ns)   --->   "%tmp_3046 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_178, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3379 'partselect' 'tmp_3046' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3380 [1/1] (0.00ns)   --->   "%tmp_3047 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_177, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3380 'partselect' 'tmp_3047' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3381 [1/1] (0.00ns)   --->   "%tmp_3048 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_177, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3381 'partselect' 'tmp_3048' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3382 [1/1] (0.00ns)   --->   "%tmp_3049 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_177, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3382 'partselect' 'tmp_3049' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3383 [1/1] (0.00ns)   --->   "%tmp_3050 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_177, i32 12, i32 13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3383 'partselect' 'tmp_3050' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3384 [1/1] (0.00ns)   --->   "%tmp_3051 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_177, i32 8, i32 9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3384 'partselect' 'tmp_3051' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3385 [1/1] (0.00ns)   --->   "%tmp_3052 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_177, i32 4, i32 5" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3385 'partselect' 'tmp_3052' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3386 [1/1] (0.00ns)   --->   "%trunc_ln9_57 = trunc i29 %add_ln8_177" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3386 'trunc' 'trunc_ln9_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3387 [1/1] (0.00ns)   --->   "%tmp_3053 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_58, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3387 'partselect' 'tmp_3053' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3388 [1/1] (0.00ns)   --->   "%tmp_3054 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_177, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3388 'partselect' 'tmp_3054' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3389 [1/1] (0.00ns)   --->   "%tmp_3055 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_177, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3389 'partselect' 'tmp_3055' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3390 [1/1] (0.00ns)   --->   "%tmp_3056 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_177, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3390 'partselect' 'tmp_3056' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3391 [1/1] (0.00ns)   --->   "%tmp_3057 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_177, i32 14, i32 15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3391 'partselect' 'tmp_3057' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3392 [1/1] (0.00ns)   --->   "%tmp_3058 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_177, i32 10, i32 11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3392 'partselect' 'tmp_3058' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3393 [1/1] (0.00ns)   --->   "%tmp_3059 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_177, i32 6, i32 7" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3393 'partselect' 'tmp_3059' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3394 [1/1] (0.00ns)   --->   "%tmp_3060 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln8_177, i32 2, i32 3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3394 'partselect' 'tmp_3060' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3395 [1/2] ( I:3.25ns O:3.25ns )   --->   "%wt_59 = load i7 %p_ZL9golden_w1_24_addr_1" [bnn.cpp:45->bnn.cpp:123]   --->   Operation 3395 'load' 'wt_59' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_2 : Operation 3396 [1/1] (0.00ns)   --->   "%trunc_ln53_2 = trunc i32 %wt_59" [bnn.cpp:53->bnn.cpp:123]   --->   Operation 3396 'trunc' 'trunc_ln53_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3397 [1/1] (0.99ns)   --->   "%xor_ln53_2 = xor i32 %wt_59, i32 %p_read_182" [bnn.cpp:53->bnn.cpp:123]   --->   Operation 3397 'xor' 'xor_ln53_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3398 [1/1] (0.99ns)   --->   "%xor_ln53_3 = xor i31 %trunc_ln53_2, i31 %trunc_ln53" [bnn.cpp:53->bnn.cpp:123]   --->   Operation 3398 'xor' 'xor_ln53_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3399 [1/1] (0.00ns)   --->   "%tmp_3066 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln53_3, i32 30" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3399 'bitselect' 'tmp_3066' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3400 [1/1] (0.00ns)   --->   "%tmp_3067 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln53_3, i32 28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3400 'bitselect' 'tmp_3067' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3401 [1/1] (0.00ns)   --->   "%tmp_3068 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln53_3, i32 26" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3401 'bitselect' 'tmp_3068' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3402 [1/1] (0.00ns)   --->   "%tmp_3069 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln53_3, i32 24" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3402 'bitselect' 'tmp_3069' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3403 [1/1] (0.00ns)   --->   "%tmp_3070 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln53_3, i32 22" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3403 'bitselect' 'tmp_3070' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3404 [1/1] (0.00ns)   --->   "%tmp_3071 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln53_3, i32 20" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3404 'bitselect' 'tmp_3071' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3405 [1/1] (0.00ns)   --->   "%tmp_3072 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln53_3, i32 18" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3405 'bitselect' 'tmp_3072' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3406 [1/1] (0.00ns)   --->   "%tmp_3073 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln53_3, i32 16" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3406 'bitselect' 'tmp_3073' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3407 [1/1] (0.00ns)   --->   "%tmp_3074 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xor_ln53_2, i32 31" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3407 'bitselect' 'tmp_3074' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3408 [1/1] (0.00ns)   --->   "%tmp_3075 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xor_ln53_2, i32 29" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3408 'bitselect' 'tmp_3075' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3409 [1/1] (0.00ns)   --->   "%tmp_3076 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xor_ln53_2, i32 27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3409 'bitselect' 'tmp_3076' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3410 [1/1] (0.00ns)   --->   "%tmp_3077 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xor_ln53_2, i32 25" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3410 'bitselect' 'tmp_3077' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3411 [1/1] (0.00ns)   --->   "%tmp_3078 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xor_ln53_2, i32 23" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3411 'bitselect' 'tmp_3078' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3412 [1/1] (0.00ns)   --->   "%tmp_3079 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xor_ln53_2, i32 21" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3412 'bitselect' 'tmp_3079' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3413 [1/1] (0.00ns)   --->   "%tmp_3080 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xor_ln53_2, i32 19" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3413 'bitselect' 'tmp_3080' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3414 [1/1] (0.00ns)   --->   "%tmp_3081 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xor_ln53_2, i32 17" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3414 'bitselect' 'tmp_3081' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.71>
ST_3 : Operation 3415 [1/1] (0.00ns)   --->   "%and_ln9 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_s, i2 0, i2 %tmp_591, i2 0, i2 %tmp_622, i2 0, i2 %tmp_623, i2 0, i2 %tmp_624, i2 0, i2 %tmp_625, i2 0, i2 %tmp_626, i2 0, i2 %trunc_ln9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3415 'bitconcatenate' 'and_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3416 [1/1] (0.00ns)   --->   "%and_ln9_cast3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_591, i2 0, i2 %tmp_622, i2 0, i2 %tmp_623, i2 0, i2 %tmp_624, i2 0, i2 %tmp_625, i2 0, i2 %tmp_626, i2 0, i2 %trunc_ln9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3416 'bitconcatenate' 'and_ln9_cast3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3417 [1/1] (0.00ns)   --->   "%zext_ln9_122 = zext i26 %and_ln9_cast3" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3417 'zext' 'zext_ln9_122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3418 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i30 %and_ln9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3418 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3419 [1/1] (0.00ns)   --->   "%and_ln9_s = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_627, i2 0, i2 %tmp_628, i2 0, i2 %tmp_629, i2 0, i2 %tmp_630, i2 0, i2 %tmp_631, i2 0, i2 %tmp_632, i2 0, i2 %tmp_633, i2 0, i2 %tmp_634" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3419 'bitconcatenate' 'and_ln9_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3420 [1/1] (0.00ns)   --->   "%and_ln9_cast2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_628, i2 0, i2 %tmp_629, i2 0, i2 %tmp_630, i2 0, i2 %tmp_631, i2 0, i2 %tmp_632, i2 0, i2 %tmp_633, i2 0, i2 %tmp_634" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3420 'bitconcatenate' 'and_ln9_cast2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3421 [1/1] (0.00ns)   --->   "%zext_ln9_123 = zext i26 %and_ln9_cast2" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3421 'zext' 'zext_ln9_123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3422 [1/1] (0.00ns)   --->   "%zext_ln9_23 = zext i30 %and_ln9_s" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3422 'zext' 'zext_ln9_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3423 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9 = add i28 %zext_ln9_123, i28 %zext_ln9_122" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3423 'add' 'add_ln9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3424 [1/1] (2.49ns)   --->   "%s1 = add i31 %zext_ln9_23, i31 %zext_ln9" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3424 'add' 's1' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3425 [1/1] (0.00ns)   --->   "%tmp_635 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3425 'partselect' 'tmp_635' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3426 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i27 %tmp_635" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3426 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3427 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10 = add i28 %zext_ln10, i28 %add_ln9" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3427 'add' 'add_ln10' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3428 [1/1] (0.00ns)   --->   "%tmp_636 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10, i32 16, i32 19" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3428 'partselect' 'tmp_636' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3429 [1/1] (0.00ns)   --->   "%tmp_637 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10, i32 8, i32 11" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3429 'partselect' 'tmp_637' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3430 [1/1] (0.00ns)   --->   "%trunc_ln10 = trunc i28 %add_ln10" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3430 'trunc' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3431 [1/1] (0.00ns)   --->   "%tmp_638 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3431 'partselect' 'tmp_638' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3432 [1/1] (0.00ns)   --->   "%and_ln9_15 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_671, i2 0, i2 %tmp_672, i2 0, i2 %tmp_673, i2 0, i2 %tmp_674, i2 0, i2 %tmp_675, i2 0, i2 %tmp_676, i2 0, i2 %tmp_677, i2 0, i2 %trunc_ln9_11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3432 'bitconcatenate' 'and_ln9_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3433 [1/1] (0.00ns)   --->   "%and_ln9_15_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_672, i2 0, i2 %tmp_673, i2 0, i2 %tmp_674, i2 0, i2 %tmp_675, i2 0, i2 %tmp_676, i2 0, i2 %tmp_677, i2 0, i2 %trunc_ln9_11" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3433 'bitconcatenate' 'and_ln9_15_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3434 [1/1] (0.00ns)   --->   "%zext_ln9_124 = zext i26 %and_ln9_15_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3434 'zext' 'zext_ln9_124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3435 [1/1] (0.00ns)   --->   "%zext_ln9_24 = zext i30 %and_ln9_15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3435 'zext' 'zext_ln9_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3436 [1/1] (0.00ns)   --->   "%and_ln9_16 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_678, i2 0, i2 %tmp_679, i2 0, i2 %tmp_680, i2 0, i2 %tmp_681, i2 0, i2 %tmp_682, i2 0, i2 %tmp_683, i2 0, i2 %tmp_684, i2 0, i2 %tmp_685" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3436 'bitconcatenate' 'and_ln9_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3437 [1/1] (0.00ns)   --->   "%and_ln9_16_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_679, i2 0, i2 %tmp_680, i2 0, i2 %tmp_681, i2 0, i2 %tmp_682, i2 0, i2 %tmp_683, i2 0, i2 %tmp_684, i2 0, i2 %tmp_685" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3437 'bitconcatenate' 'and_ln9_16_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3438 [1/1] (0.00ns)   --->   "%zext_ln9_125 = zext i26 %and_ln9_16_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3438 'zext' 'zext_ln9_125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3439 [1/1] (0.00ns)   --->   "%zext_ln9_25 = zext i30 %and_ln9_16" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3439 'zext' 'zext_ln9_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3440 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_22 = add i28 %zext_ln9_125, i28 %zext_ln9_124" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3440 'add' 'add_ln9_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3441 [1/1] (2.49ns)   --->   "%s1_11 = add i31 %zext_ln9_25, i31 %zext_ln9_24" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3441 'add' 's1_11' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3442 [1/1] (0.00ns)   --->   "%tmp_686 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_11, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3442 'partselect' 'tmp_686' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3443 [1/1] (0.00ns)   --->   "%zext_ln10_11 = zext i27 %tmp_686" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3443 'zext' 'zext_ln10_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3444 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_11 = add i28 %zext_ln10_11, i28 %add_ln9_22" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3444 'add' 'add_ln10_11' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3445 [1/1] (0.00ns)   --->   "%tmp_687 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_11, i32 16, i32 19" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3445 'partselect' 'tmp_687' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3446 [1/1] (0.00ns)   --->   "%tmp_688 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_11, i32 8, i32 11" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3446 'partselect' 'tmp_688' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3447 [1/1] (0.00ns)   --->   "%trunc_ln10_9 = trunc i28 %add_ln10_11" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3447 'trunc' 'trunc_ln10_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3448 [1/1] (0.00ns)   --->   "%tmp_689 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_11, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3448 'partselect' 'tmp_689' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3449 [1/1] (0.00ns)   --->   "%and_ln9_17 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_722, i2 0, i2 %tmp_723, i2 0, i2 %tmp_724, i2 0, i2 %tmp_725, i2 0, i2 %tmp_726, i2 0, i2 %tmp_727, i2 0, i2 %tmp_728, i2 0, i2 %trunc_ln9_12" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3449 'bitconcatenate' 'and_ln9_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3450 [1/1] (0.00ns)   --->   "%and_ln9_17_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_723, i2 0, i2 %tmp_724, i2 0, i2 %tmp_725, i2 0, i2 %tmp_726, i2 0, i2 %tmp_727, i2 0, i2 %tmp_728, i2 0, i2 %trunc_ln9_12" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3450 'bitconcatenate' 'and_ln9_17_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3451 [1/1] (0.00ns)   --->   "%zext_ln9_126 = zext i26 %and_ln9_17_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3451 'zext' 'zext_ln9_126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3452 [1/1] (0.00ns)   --->   "%zext_ln9_26 = zext i30 %and_ln9_17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3452 'zext' 'zext_ln9_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3453 [1/1] (0.00ns)   --->   "%and_ln9_18 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_729, i2 0, i2 %tmp_730, i2 0, i2 %tmp_731, i2 0, i2 %tmp_732, i2 0, i2 %tmp_733, i2 0, i2 %tmp_734, i2 0, i2 %tmp_735, i2 0, i2 %tmp_736" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3453 'bitconcatenate' 'and_ln9_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3454 [1/1] (0.00ns)   --->   "%and_ln9_18_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_730, i2 0, i2 %tmp_731, i2 0, i2 %tmp_732, i2 0, i2 %tmp_733, i2 0, i2 %tmp_734, i2 0, i2 %tmp_735, i2 0, i2 %tmp_736" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3454 'bitconcatenate' 'and_ln9_18_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3455 [1/1] (0.00ns)   --->   "%zext_ln9_127 = zext i26 %and_ln9_18_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3455 'zext' 'zext_ln9_127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3456 [1/1] (0.00ns)   --->   "%zext_ln9_27 = zext i30 %and_ln9_18" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3456 'zext' 'zext_ln9_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3457 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_24 = add i28 %zext_ln9_127, i28 %zext_ln9_126" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3457 'add' 'add_ln9_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3458 [1/1] (2.49ns)   --->   "%s1_12 = add i31 %zext_ln9_27, i31 %zext_ln9_26" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3458 'add' 's1_12' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3459 [1/1] (0.00ns)   --->   "%tmp_737 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_12, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3459 'partselect' 'tmp_737' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3460 [1/1] (0.00ns)   --->   "%zext_ln10_12 = zext i27 %tmp_737" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3460 'zext' 'zext_ln10_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3461 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_12 = add i28 %zext_ln10_12, i28 %add_ln9_24" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3461 'add' 'add_ln10_12' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3462 [1/1] (0.00ns)   --->   "%tmp_738 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_12, i32 16, i32 19" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3462 'partselect' 'tmp_738' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3463 [1/1] (0.00ns)   --->   "%tmp_739 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_12, i32 8, i32 11" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3463 'partselect' 'tmp_739' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3464 [1/1] (0.00ns)   --->   "%trunc_ln10_10 = trunc i28 %add_ln10_12" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3464 'trunc' 'trunc_ln10_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3465 [1/1] (0.00ns)   --->   "%tmp_740 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_12, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3465 'partselect' 'tmp_740' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3466 [1/1] (0.00ns)   --->   "%and_ln9_19 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_773, i2 0, i2 %tmp_774, i2 0, i2 %tmp_775, i2 0, i2 %tmp_776, i2 0, i2 %tmp_777, i2 0, i2 %tmp_778, i2 0, i2 %tmp_779, i2 0, i2 %trunc_ln9_13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3466 'bitconcatenate' 'and_ln9_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3467 [1/1] (0.00ns)   --->   "%and_ln9_19_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_774, i2 0, i2 %tmp_775, i2 0, i2 %tmp_776, i2 0, i2 %tmp_777, i2 0, i2 %tmp_778, i2 0, i2 %tmp_779, i2 0, i2 %trunc_ln9_13" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3467 'bitconcatenate' 'and_ln9_19_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3468 [1/1] (0.00ns)   --->   "%zext_ln9_128 = zext i26 %and_ln9_19_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3468 'zext' 'zext_ln9_128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3469 [1/1] (0.00ns)   --->   "%zext_ln9_28 = zext i30 %and_ln9_19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3469 'zext' 'zext_ln9_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3470 [1/1] (0.00ns)   --->   "%and_ln9_20 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_780, i2 0, i2 %tmp_781, i2 0, i2 %tmp_782, i2 0, i2 %tmp_783, i2 0, i2 %tmp_784, i2 0, i2 %tmp_785, i2 0, i2 %tmp_786, i2 0, i2 %tmp_787" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3470 'bitconcatenate' 'and_ln9_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3471 [1/1] (0.00ns)   --->   "%and_ln9_20_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_781, i2 0, i2 %tmp_782, i2 0, i2 %tmp_783, i2 0, i2 %tmp_784, i2 0, i2 %tmp_785, i2 0, i2 %tmp_786, i2 0, i2 %tmp_787" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3471 'bitconcatenate' 'and_ln9_20_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3472 [1/1] (0.00ns)   --->   "%zext_ln9_129 = zext i26 %and_ln9_20_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3472 'zext' 'zext_ln9_129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3473 [1/1] (0.00ns)   --->   "%zext_ln9_29 = zext i30 %and_ln9_20" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3473 'zext' 'zext_ln9_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3474 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_26 = add i28 %zext_ln9_129, i28 %zext_ln9_128" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3474 'add' 'add_ln9_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3475 [1/1] (2.49ns)   --->   "%s1_13 = add i31 %zext_ln9_29, i31 %zext_ln9_28" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3475 'add' 's1_13' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3476 [1/1] (0.00ns)   --->   "%tmp_788 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_13, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3476 'partselect' 'tmp_788' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3477 [1/1] (0.00ns)   --->   "%zext_ln10_13 = zext i27 %tmp_788" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3477 'zext' 'zext_ln10_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3478 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_13 = add i28 %zext_ln10_13, i28 %add_ln9_26" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3478 'add' 'add_ln10_13' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3479 [1/1] (0.00ns)   --->   "%tmp_789 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_13, i32 16, i32 19" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3479 'partselect' 'tmp_789' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3480 [1/1] (0.00ns)   --->   "%tmp_790 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_13, i32 8, i32 11" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3480 'partselect' 'tmp_790' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3481 [1/1] (0.00ns)   --->   "%trunc_ln10_11 = trunc i28 %add_ln10_13" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3481 'trunc' 'trunc_ln10_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3482 [1/1] (0.00ns)   --->   "%tmp_791 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_13, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3482 'partselect' 'tmp_791' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3483 [1/1] (0.00ns)   --->   "%and_ln9_21 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_824, i2 0, i2 %tmp_825, i2 0, i2 %tmp_826, i2 0, i2 %tmp_827, i2 0, i2 %tmp_828, i2 0, i2 %tmp_829, i2 0, i2 %tmp_830, i2 0, i2 %trunc_ln9_14" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3483 'bitconcatenate' 'and_ln9_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3484 [1/1] (0.00ns)   --->   "%and_ln9_21_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_825, i2 0, i2 %tmp_826, i2 0, i2 %tmp_827, i2 0, i2 %tmp_828, i2 0, i2 %tmp_829, i2 0, i2 %tmp_830, i2 0, i2 %trunc_ln9_14" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3484 'bitconcatenate' 'and_ln9_21_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3485 [1/1] (0.00ns)   --->   "%zext_ln9_130 = zext i26 %and_ln9_21_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3485 'zext' 'zext_ln9_130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3486 [1/1] (0.00ns)   --->   "%zext_ln9_30 = zext i30 %and_ln9_21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3486 'zext' 'zext_ln9_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3487 [1/1] (0.00ns)   --->   "%and_ln9_22 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_831, i2 0, i2 %tmp_832, i2 0, i2 %tmp_833, i2 0, i2 %tmp_834, i2 0, i2 %tmp_835, i2 0, i2 %tmp_836, i2 0, i2 %tmp_837, i2 0, i2 %tmp_838" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3487 'bitconcatenate' 'and_ln9_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3488 [1/1] (0.00ns)   --->   "%and_ln9_22_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_832, i2 0, i2 %tmp_833, i2 0, i2 %tmp_834, i2 0, i2 %tmp_835, i2 0, i2 %tmp_836, i2 0, i2 %tmp_837, i2 0, i2 %tmp_838" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3488 'bitconcatenate' 'and_ln9_22_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3489 [1/1] (0.00ns)   --->   "%zext_ln9_131 = zext i26 %and_ln9_22_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3489 'zext' 'zext_ln9_131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3490 [1/1] (0.00ns)   --->   "%zext_ln9_31 = zext i30 %and_ln9_22" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3490 'zext' 'zext_ln9_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3491 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_28 = add i28 %zext_ln9_131, i28 %zext_ln9_130" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3491 'add' 'add_ln9_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3492 [1/1] (2.49ns)   --->   "%s1_14 = add i31 %zext_ln9_31, i31 %zext_ln9_30" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3492 'add' 's1_14' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3493 [1/1] (0.00ns)   --->   "%tmp_839 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_14, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3493 'partselect' 'tmp_839' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3494 [1/1] (0.00ns)   --->   "%zext_ln10_14 = zext i27 %tmp_839" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3494 'zext' 'zext_ln10_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3495 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_14 = add i28 %zext_ln10_14, i28 %add_ln9_28" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3495 'add' 'add_ln10_14' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3496 [1/1] (0.00ns)   --->   "%tmp_840 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_14, i32 16, i32 19" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3496 'partselect' 'tmp_840' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3497 [1/1] (0.00ns)   --->   "%tmp_841 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_14, i32 8, i32 11" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3497 'partselect' 'tmp_841' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3498 [1/1] (0.00ns)   --->   "%trunc_ln10_12 = trunc i28 %add_ln10_14" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3498 'trunc' 'trunc_ln10_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3499 [1/1] (0.00ns)   --->   "%tmp_842 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_14, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3499 'partselect' 'tmp_842' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3500 [1/1] (0.00ns)   --->   "%and_ln9_23 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_875, i2 0, i2 %tmp_876, i2 0, i2 %tmp_877, i2 0, i2 %tmp_878, i2 0, i2 %tmp_879, i2 0, i2 %tmp_880, i2 0, i2 %tmp_881, i2 0, i2 %trunc_ln9_15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3500 'bitconcatenate' 'and_ln9_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3501 [1/1] (0.00ns)   --->   "%and_ln9_23_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_876, i2 0, i2 %tmp_877, i2 0, i2 %tmp_878, i2 0, i2 %tmp_879, i2 0, i2 %tmp_880, i2 0, i2 %tmp_881, i2 0, i2 %trunc_ln9_15" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3501 'bitconcatenate' 'and_ln9_23_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3502 [1/1] (0.00ns)   --->   "%zext_ln9_132 = zext i26 %and_ln9_23_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3502 'zext' 'zext_ln9_132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3503 [1/1] (0.00ns)   --->   "%zext_ln9_32 = zext i30 %and_ln9_23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3503 'zext' 'zext_ln9_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3504 [1/1] (0.00ns)   --->   "%and_ln9_24 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_882, i2 0, i2 %tmp_883, i2 0, i2 %tmp_884, i2 0, i2 %tmp_885, i2 0, i2 %tmp_886, i2 0, i2 %tmp_887, i2 0, i2 %tmp_888, i2 0, i2 %tmp_889" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3504 'bitconcatenate' 'and_ln9_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3505 [1/1] (0.00ns)   --->   "%and_ln9_24_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_883, i2 0, i2 %tmp_884, i2 0, i2 %tmp_885, i2 0, i2 %tmp_886, i2 0, i2 %tmp_887, i2 0, i2 %tmp_888, i2 0, i2 %tmp_889" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3505 'bitconcatenate' 'and_ln9_24_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3506 [1/1] (0.00ns)   --->   "%zext_ln9_133 = zext i26 %and_ln9_24_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3506 'zext' 'zext_ln9_133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3507 [1/1] (0.00ns)   --->   "%zext_ln9_33 = zext i30 %and_ln9_24" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3507 'zext' 'zext_ln9_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3508 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_30 = add i28 %zext_ln9_133, i28 %zext_ln9_132" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3508 'add' 'add_ln9_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3509 [1/1] (2.49ns)   --->   "%s1_15 = add i31 %zext_ln9_33, i31 %zext_ln9_32" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3509 'add' 's1_15' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3510 [1/1] (0.00ns)   --->   "%tmp_890 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_15, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3510 'partselect' 'tmp_890' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3511 [1/1] (0.00ns)   --->   "%zext_ln10_15 = zext i27 %tmp_890" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3511 'zext' 'zext_ln10_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3512 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_15 = add i28 %zext_ln10_15, i28 %add_ln9_30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3512 'add' 'add_ln10_15' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3513 [1/1] (0.00ns)   --->   "%tmp_891 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_15, i32 16, i32 19" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3513 'partselect' 'tmp_891' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3514 [1/1] (0.00ns)   --->   "%tmp_892 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_15, i32 8, i32 11" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3514 'partselect' 'tmp_892' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3515 [1/1] (0.00ns)   --->   "%trunc_ln10_13 = trunc i28 %add_ln10_15" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3515 'trunc' 'trunc_ln10_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3516 [1/1] (0.00ns)   --->   "%tmp_893 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_15, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3516 'partselect' 'tmp_893' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3517 [1/1] (0.00ns)   --->   "%and_ln9_25 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_926, i2 0, i2 %tmp_927, i2 0, i2 %tmp_928, i2 0, i2 %tmp_929, i2 0, i2 %tmp_930, i2 0, i2 %tmp_931, i2 0, i2 %tmp_932, i2 0, i2 %trunc_ln9_16" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3517 'bitconcatenate' 'and_ln9_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3518 [1/1] (0.00ns)   --->   "%and_ln9_25_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_927, i2 0, i2 %tmp_928, i2 0, i2 %tmp_929, i2 0, i2 %tmp_930, i2 0, i2 %tmp_931, i2 0, i2 %tmp_932, i2 0, i2 %trunc_ln9_16" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3518 'bitconcatenate' 'and_ln9_25_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3519 [1/1] (0.00ns)   --->   "%zext_ln9_134 = zext i26 %and_ln9_25_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3519 'zext' 'zext_ln9_134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3520 [1/1] (0.00ns)   --->   "%zext_ln9_34 = zext i30 %and_ln9_25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3520 'zext' 'zext_ln9_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3521 [1/1] (0.00ns)   --->   "%and_ln9_26 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_933, i2 0, i2 %tmp_934, i2 0, i2 %tmp_935, i2 0, i2 %tmp_936, i2 0, i2 %tmp_937, i2 0, i2 %tmp_938, i2 0, i2 %tmp_939, i2 0, i2 %tmp_940" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3521 'bitconcatenate' 'and_ln9_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3522 [1/1] (0.00ns)   --->   "%and_ln9_26_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_934, i2 0, i2 %tmp_935, i2 0, i2 %tmp_936, i2 0, i2 %tmp_937, i2 0, i2 %tmp_938, i2 0, i2 %tmp_939, i2 0, i2 %tmp_940" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3522 'bitconcatenate' 'and_ln9_26_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3523 [1/1] (0.00ns)   --->   "%zext_ln9_135 = zext i26 %and_ln9_26_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3523 'zext' 'zext_ln9_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3524 [1/1] (0.00ns)   --->   "%zext_ln9_35 = zext i30 %and_ln9_26" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3524 'zext' 'zext_ln9_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3525 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_32 = add i28 %zext_ln9_135, i28 %zext_ln9_134" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3525 'add' 'add_ln9_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3526 [1/1] (2.49ns)   --->   "%s1_16 = add i31 %zext_ln9_35, i31 %zext_ln9_34" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3526 'add' 's1_16' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3527 [1/1] (0.00ns)   --->   "%tmp_941 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_16, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3527 'partselect' 'tmp_941' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3528 [1/1] (0.00ns)   --->   "%zext_ln10_16 = zext i27 %tmp_941" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3528 'zext' 'zext_ln10_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3529 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_16 = add i28 %zext_ln10_16, i28 %add_ln9_32" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3529 'add' 'add_ln10_16' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3530 [1/1] (0.00ns)   --->   "%tmp_942 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_16, i32 16, i32 19" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3530 'partselect' 'tmp_942' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3531 [1/1] (0.00ns)   --->   "%tmp_943 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_16, i32 8, i32 11" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3531 'partselect' 'tmp_943' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3532 [1/1] (0.00ns)   --->   "%trunc_ln10_14 = trunc i28 %add_ln10_16" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3532 'trunc' 'trunc_ln10_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3533 [1/1] (0.00ns)   --->   "%tmp_944 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_16, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3533 'partselect' 'tmp_944' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3534 [1/1] (0.00ns)   --->   "%and_ln9_27 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_977, i2 0, i2 %tmp_978, i2 0, i2 %tmp_979, i2 0, i2 %tmp_980, i2 0, i2 %tmp_981, i2 0, i2 %tmp_982, i2 0, i2 %tmp_983, i2 0, i2 %trunc_ln9_17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3534 'bitconcatenate' 'and_ln9_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3535 [1/1] (0.00ns)   --->   "%and_ln9_27_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_978, i2 0, i2 %tmp_979, i2 0, i2 %tmp_980, i2 0, i2 %tmp_981, i2 0, i2 %tmp_982, i2 0, i2 %tmp_983, i2 0, i2 %trunc_ln9_17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3535 'bitconcatenate' 'and_ln9_27_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3536 [1/1] (0.00ns)   --->   "%zext_ln9_136 = zext i26 %and_ln9_27_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3536 'zext' 'zext_ln9_136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3537 [1/1] (0.00ns)   --->   "%zext_ln9_36 = zext i30 %and_ln9_27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3537 'zext' 'zext_ln9_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3538 [1/1] (0.00ns)   --->   "%and_ln9_28 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_984, i2 0, i2 %tmp_985, i2 0, i2 %tmp_986, i2 0, i2 %tmp_987, i2 0, i2 %tmp_988, i2 0, i2 %tmp_989, i2 0, i2 %tmp_990, i2 0, i2 %tmp_991" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3538 'bitconcatenate' 'and_ln9_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3539 [1/1] (0.00ns)   --->   "%and_ln9_28_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_985, i2 0, i2 %tmp_986, i2 0, i2 %tmp_987, i2 0, i2 %tmp_988, i2 0, i2 %tmp_989, i2 0, i2 %tmp_990, i2 0, i2 %tmp_991" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3539 'bitconcatenate' 'and_ln9_28_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3540 [1/1] (0.00ns)   --->   "%zext_ln9_137 = zext i26 %and_ln9_28_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3540 'zext' 'zext_ln9_137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3541 [1/1] (0.00ns)   --->   "%zext_ln9_37 = zext i30 %and_ln9_28" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3541 'zext' 'zext_ln9_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3542 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_34 = add i28 %zext_ln9_137, i28 %zext_ln9_136" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3542 'add' 'add_ln9_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3543 [1/1] (2.49ns)   --->   "%s1_17 = add i31 %zext_ln9_37, i31 %zext_ln9_36" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3543 'add' 's1_17' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3544 [1/1] (0.00ns)   --->   "%tmp_992 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_17, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3544 'partselect' 'tmp_992' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3545 [1/1] (0.00ns)   --->   "%zext_ln10_17 = zext i27 %tmp_992" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3545 'zext' 'zext_ln10_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3546 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_17 = add i28 %zext_ln10_17, i28 %add_ln9_34" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3546 'add' 'add_ln10_17' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3547 [1/1] (0.00ns)   --->   "%tmp_993 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_17, i32 16, i32 19" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3547 'partselect' 'tmp_993' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3548 [1/1] (0.00ns)   --->   "%tmp_994 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_17, i32 8, i32 11" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3548 'partselect' 'tmp_994' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3549 [1/1] (0.00ns)   --->   "%trunc_ln10_15 = trunc i28 %add_ln10_17" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3549 'trunc' 'trunc_ln10_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3550 [1/1] (0.00ns)   --->   "%tmp_995 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_17, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3550 'partselect' 'tmp_995' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3551 [1/1] (0.00ns)   --->   "%and_ln9_29 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1028, i2 0, i2 %tmp_1029, i2 0, i2 %tmp_1030, i2 0, i2 %tmp_1031, i2 0, i2 %tmp_1032, i2 0, i2 %tmp_1033, i2 0, i2 %tmp_1034, i2 0, i2 %trunc_ln9_18" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3551 'bitconcatenate' 'and_ln9_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3552 [1/1] (0.00ns)   --->   "%and_ln9_29_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1029, i2 0, i2 %tmp_1030, i2 0, i2 %tmp_1031, i2 0, i2 %tmp_1032, i2 0, i2 %tmp_1033, i2 0, i2 %tmp_1034, i2 0, i2 %trunc_ln9_18" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3552 'bitconcatenate' 'and_ln9_29_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3553 [1/1] (0.00ns)   --->   "%zext_ln9_138 = zext i26 %and_ln9_29_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3553 'zext' 'zext_ln9_138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3554 [1/1] (0.00ns)   --->   "%zext_ln9_38 = zext i30 %and_ln9_29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3554 'zext' 'zext_ln9_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3555 [1/1] (0.00ns)   --->   "%and_ln9_30 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1035, i2 0, i2 %tmp_1036, i2 0, i2 %tmp_1037, i2 0, i2 %tmp_1038, i2 0, i2 %tmp_1039, i2 0, i2 %tmp_1040, i2 0, i2 %tmp_1041, i2 0, i2 %tmp_1042" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3555 'bitconcatenate' 'and_ln9_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3556 [1/1] (0.00ns)   --->   "%and_ln9_30_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1036, i2 0, i2 %tmp_1037, i2 0, i2 %tmp_1038, i2 0, i2 %tmp_1039, i2 0, i2 %tmp_1040, i2 0, i2 %tmp_1041, i2 0, i2 %tmp_1042" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3556 'bitconcatenate' 'and_ln9_30_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3557 [1/1] (0.00ns)   --->   "%zext_ln9_139 = zext i26 %and_ln9_30_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3557 'zext' 'zext_ln9_139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3558 [1/1] (0.00ns)   --->   "%zext_ln9_39 = zext i30 %and_ln9_30" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3558 'zext' 'zext_ln9_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3559 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_36 = add i28 %zext_ln9_139, i28 %zext_ln9_138" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3559 'add' 'add_ln9_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3560 [1/1] (2.49ns)   --->   "%s1_18 = add i31 %zext_ln9_39, i31 %zext_ln9_38" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3560 'add' 's1_18' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3561 [1/1] (0.00ns)   --->   "%tmp_1043 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_18, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3561 'partselect' 'tmp_1043' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3562 [1/1] (0.00ns)   --->   "%zext_ln10_18 = zext i27 %tmp_1043" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3562 'zext' 'zext_ln10_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3563 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_18 = add i28 %zext_ln10_18, i28 %add_ln9_36" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3563 'add' 'add_ln10_18' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3564 [1/1] (0.00ns)   --->   "%tmp_1044 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_18, i32 16, i32 19" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3564 'partselect' 'tmp_1044' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3565 [1/1] (0.00ns)   --->   "%tmp_1045 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_18, i32 8, i32 11" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3565 'partselect' 'tmp_1045' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3566 [1/1] (0.00ns)   --->   "%trunc_ln10_16 = trunc i28 %add_ln10_18" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3566 'trunc' 'trunc_ln10_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3567 [1/1] (0.00ns)   --->   "%tmp_1046 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_18, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3567 'partselect' 'tmp_1046' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3568 [1/1] (0.00ns)   --->   "%and_ln9_31 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1079, i2 0, i2 %tmp_1080, i2 0, i2 %tmp_1081, i2 0, i2 %tmp_1082, i2 0, i2 %tmp_1083, i2 0, i2 %tmp_1084, i2 0, i2 %tmp_1085, i2 0, i2 %trunc_ln9_19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3568 'bitconcatenate' 'and_ln9_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3569 [1/1] (0.00ns)   --->   "%and_ln9_31_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1080, i2 0, i2 %tmp_1081, i2 0, i2 %tmp_1082, i2 0, i2 %tmp_1083, i2 0, i2 %tmp_1084, i2 0, i2 %tmp_1085, i2 0, i2 %trunc_ln9_19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3569 'bitconcatenate' 'and_ln9_31_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3570 [1/1] (0.00ns)   --->   "%zext_ln9_140 = zext i26 %and_ln9_31_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3570 'zext' 'zext_ln9_140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3571 [1/1] (0.00ns)   --->   "%zext_ln9_40 = zext i30 %and_ln9_31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3571 'zext' 'zext_ln9_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3572 [1/1] (0.00ns)   --->   "%and_ln9_32 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1086, i2 0, i2 %tmp_1087, i2 0, i2 %tmp_1088, i2 0, i2 %tmp_1089, i2 0, i2 %tmp_1090, i2 0, i2 %tmp_1091, i2 0, i2 %tmp_1092, i2 0, i2 %tmp_1093" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3572 'bitconcatenate' 'and_ln9_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3573 [1/1] (0.00ns)   --->   "%and_ln9_32_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1087, i2 0, i2 %tmp_1088, i2 0, i2 %tmp_1089, i2 0, i2 %tmp_1090, i2 0, i2 %tmp_1091, i2 0, i2 %tmp_1092, i2 0, i2 %tmp_1093" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3573 'bitconcatenate' 'and_ln9_32_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3574 [1/1] (0.00ns)   --->   "%zext_ln9_141 = zext i26 %and_ln9_32_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3574 'zext' 'zext_ln9_141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3575 [1/1] (0.00ns)   --->   "%zext_ln9_41 = zext i30 %and_ln9_32" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3575 'zext' 'zext_ln9_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3576 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_38 = add i28 %zext_ln9_141, i28 %zext_ln9_140" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3576 'add' 'add_ln9_38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3577 [1/1] (2.49ns)   --->   "%s1_19 = add i31 %zext_ln9_41, i31 %zext_ln9_40" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3577 'add' 's1_19' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3578 [1/1] (0.00ns)   --->   "%tmp_1094 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_19, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3578 'partselect' 'tmp_1094' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3579 [1/1] (0.00ns)   --->   "%zext_ln10_19 = zext i27 %tmp_1094" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3579 'zext' 'zext_ln10_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3580 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_19 = add i28 %zext_ln10_19, i28 %add_ln9_38" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3580 'add' 'add_ln10_19' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3581 [1/1] (0.00ns)   --->   "%tmp_1095 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_19, i32 16, i32 19" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3581 'partselect' 'tmp_1095' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3582 [1/1] (0.00ns)   --->   "%tmp_1096 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_19, i32 8, i32 11" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3582 'partselect' 'tmp_1096' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3583 [1/1] (0.00ns)   --->   "%trunc_ln10_17 = trunc i28 %add_ln10_19" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3583 'trunc' 'trunc_ln10_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3584 [1/1] (0.00ns)   --->   "%tmp_1097 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_19, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3584 'partselect' 'tmp_1097' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3585 [1/1] (0.00ns)   --->   "%and_ln9_33 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1130, i2 0, i2 %tmp_1131, i2 0, i2 %tmp_1132, i2 0, i2 %tmp_1133, i2 0, i2 %tmp_1134, i2 0, i2 %tmp_1135, i2 0, i2 %tmp_1136, i2 0, i2 %trunc_ln9_20" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3585 'bitconcatenate' 'and_ln9_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3586 [1/1] (0.00ns)   --->   "%and_ln9_33_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1131, i2 0, i2 %tmp_1132, i2 0, i2 %tmp_1133, i2 0, i2 %tmp_1134, i2 0, i2 %tmp_1135, i2 0, i2 %tmp_1136, i2 0, i2 %trunc_ln9_20" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3586 'bitconcatenate' 'and_ln9_33_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3587 [1/1] (0.00ns)   --->   "%zext_ln9_142 = zext i26 %and_ln9_33_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3587 'zext' 'zext_ln9_142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3588 [1/1] (0.00ns)   --->   "%zext_ln9_42 = zext i30 %and_ln9_33" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3588 'zext' 'zext_ln9_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3589 [1/1] (0.00ns)   --->   "%and_ln9_34 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1137, i2 0, i2 %tmp_1138, i2 0, i2 %tmp_1139, i2 0, i2 %tmp_1140, i2 0, i2 %tmp_1141, i2 0, i2 %tmp_1142, i2 0, i2 %tmp_1143, i2 0, i2 %tmp_1144" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3589 'bitconcatenate' 'and_ln9_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3590 [1/1] (0.00ns)   --->   "%and_ln9_34_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1138, i2 0, i2 %tmp_1139, i2 0, i2 %tmp_1140, i2 0, i2 %tmp_1141, i2 0, i2 %tmp_1142, i2 0, i2 %tmp_1143, i2 0, i2 %tmp_1144" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3590 'bitconcatenate' 'and_ln9_34_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3591 [1/1] (0.00ns)   --->   "%zext_ln9_143 = zext i26 %and_ln9_34_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3591 'zext' 'zext_ln9_143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3592 [1/1] (0.00ns)   --->   "%zext_ln9_43 = zext i30 %and_ln9_34" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3592 'zext' 'zext_ln9_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3593 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_40 = add i28 %zext_ln9_143, i28 %zext_ln9_142" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3593 'add' 'add_ln9_40' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3594 [1/1] (2.49ns)   --->   "%s1_20 = add i31 %zext_ln9_43, i31 %zext_ln9_42" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3594 'add' 's1_20' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3595 [1/1] (0.00ns)   --->   "%tmp_1145 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_20, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3595 'partselect' 'tmp_1145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3596 [1/1] (0.00ns)   --->   "%zext_ln10_20 = zext i27 %tmp_1145" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3596 'zext' 'zext_ln10_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3597 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_20 = add i28 %zext_ln10_20, i28 %add_ln9_40" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3597 'add' 'add_ln10_20' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3598 [1/1] (0.00ns)   --->   "%tmp_1146 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_20, i32 16, i32 19" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3598 'partselect' 'tmp_1146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3599 [1/1] (0.00ns)   --->   "%tmp_1147 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_20, i32 8, i32 11" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3599 'partselect' 'tmp_1147' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3600 [1/1] (0.00ns)   --->   "%trunc_ln10_18 = trunc i28 %add_ln10_20" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3600 'trunc' 'trunc_ln10_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3601 [1/1] (0.00ns)   --->   "%tmp_1148 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_20, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3601 'partselect' 'tmp_1148' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3602 [1/1] (0.00ns)   --->   "%and_ln9_35 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1181, i2 0, i2 %tmp_1182, i2 0, i2 %tmp_1183, i2 0, i2 %tmp_1184, i2 0, i2 %tmp_1185, i2 0, i2 %tmp_1186, i2 0, i2 %tmp_1187, i2 0, i2 %trunc_ln9_21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3602 'bitconcatenate' 'and_ln9_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3603 [1/1] (0.00ns)   --->   "%and_ln9_35_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1182, i2 0, i2 %tmp_1183, i2 0, i2 %tmp_1184, i2 0, i2 %tmp_1185, i2 0, i2 %tmp_1186, i2 0, i2 %tmp_1187, i2 0, i2 %trunc_ln9_21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3603 'bitconcatenate' 'and_ln9_35_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3604 [1/1] (0.00ns)   --->   "%zext_ln9_144 = zext i26 %and_ln9_35_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3604 'zext' 'zext_ln9_144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3605 [1/1] (0.00ns)   --->   "%zext_ln9_44 = zext i30 %and_ln9_35" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3605 'zext' 'zext_ln9_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3606 [1/1] (0.00ns)   --->   "%and_ln9_36 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1188, i2 0, i2 %tmp_1189, i2 0, i2 %tmp_1190, i2 0, i2 %tmp_1191, i2 0, i2 %tmp_1192, i2 0, i2 %tmp_1193, i2 0, i2 %tmp_1194, i2 0, i2 %tmp_1195" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3606 'bitconcatenate' 'and_ln9_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3607 [1/1] (0.00ns)   --->   "%and_ln9_36_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1189, i2 0, i2 %tmp_1190, i2 0, i2 %tmp_1191, i2 0, i2 %tmp_1192, i2 0, i2 %tmp_1193, i2 0, i2 %tmp_1194, i2 0, i2 %tmp_1195" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3607 'bitconcatenate' 'and_ln9_36_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3608 [1/1] (0.00ns)   --->   "%zext_ln9_145 = zext i26 %and_ln9_36_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3608 'zext' 'zext_ln9_145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3609 [1/1] (0.00ns)   --->   "%zext_ln9_45 = zext i30 %and_ln9_36" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3609 'zext' 'zext_ln9_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3610 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_42 = add i28 %zext_ln9_145, i28 %zext_ln9_144" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3610 'add' 'add_ln9_42' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3611 [1/1] (2.49ns)   --->   "%s1_21 = add i31 %zext_ln9_45, i31 %zext_ln9_44" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3611 'add' 's1_21' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3612 [1/1] (0.00ns)   --->   "%tmp_1196 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_21, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3612 'partselect' 'tmp_1196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3613 [1/1] (0.00ns)   --->   "%zext_ln10_21 = zext i27 %tmp_1196" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3613 'zext' 'zext_ln10_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3614 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_21 = add i28 %zext_ln10_21, i28 %add_ln9_42" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3614 'add' 'add_ln10_21' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3615 [1/1] (0.00ns)   --->   "%tmp_1197 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_21, i32 16, i32 19" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3615 'partselect' 'tmp_1197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3616 [1/1] (0.00ns)   --->   "%tmp_1198 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_21, i32 8, i32 11" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3616 'partselect' 'tmp_1198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3617 [1/1] (0.00ns)   --->   "%trunc_ln10_19 = trunc i28 %add_ln10_21" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3617 'trunc' 'trunc_ln10_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3618 [1/1] (0.00ns)   --->   "%tmp_1199 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_21, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3618 'partselect' 'tmp_1199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3619 [1/1] (0.00ns)   --->   "%and_ln9_37 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1232, i2 0, i2 %tmp_1233, i2 0, i2 %tmp_1234, i2 0, i2 %tmp_1235, i2 0, i2 %tmp_1236, i2 0, i2 %tmp_1237, i2 0, i2 %tmp_1238, i2 0, i2 %trunc_ln9_22" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3619 'bitconcatenate' 'and_ln9_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3620 [1/1] (0.00ns)   --->   "%and_ln9_37_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1233, i2 0, i2 %tmp_1234, i2 0, i2 %tmp_1235, i2 0, i2 %tmp_1236, i2 0, i2 %tmp_1237, i2 0, i2 %tmp_1238, i2 0, i2 %trunc_ln9_22" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3620 'bitconcatenate' 'and_ln9_37_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3621 [1/1] (0.00ns)   --->   "%zext_ln9_146 = zext i26 %and_ln9_37_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3621 'zext' 'zext_ln9_146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3622 [1/1] (0.00ns)   --->   "%zext_ln9_46 = zext i30 %and_ln9_37" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3622 'zext' 'zext_ln9_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3623 [1/1] (0.00ns)   --->   "%and_ln9_38 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1239, i2 0, i2 %tmp_1240, i2 0, i2 %tmp_1241, i2 0, i2 %tmp_1242, i2 0, i2 %tmp_1243, i2 0, i2 %tmp_1244, i2 0, i2 %tmp_1245, i2 0, i2 %tmp_1246" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3623 'bitconcatenate' 'and_ln9_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3624 [1/1] (0.00ns)   --->   "%and_ln9_38_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1240, i2 0, i2 %tmp_1241, i2 0, i2 %tmp_1242, i2 0, i2 %tmp_1243, i2 0, i2 %tmp_1244, i2 0, i2 %tmp_1245, i2 0, i2 %tmp_1246" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3624 'bitconcatenate' 'and_ln9_38_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3625 [1/1] (0.00ns)   --->   "%zext_ln9_147 = zext i26 %and_ln9_38_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3625 'zext' 'zext_ln9_147' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3626 [1/1] (0.00ns)   --->   "%zext_ln9_47 = zext i30 %and_ln9_38" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3626 'zext' 'zext_ln9_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3627 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_44 = add i28 %zext_ln9_147, i28 %zext_ln9_146" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3627 'add' 'add_ln9_44' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3628 [1/1] (2.49ns)   --->   "%s1_22 = add i31 %zext_ln9_47, i31 %zext_ln9_46" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3628 'add' 's1_22' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3629 [1/1] (0.00ns)   --->   "%tmp_1247 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_22, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3629 'partselect' 'tmp_1247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3630 [1/1] (0.00ns)   --->   "%zext_ln10_22 = zext i27 %tmp_1247" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3630 'zext' 'zext_ln10_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3631 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_22 = add i28 %zext_ln10_22, i28 %add_ln9_44" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3631 'add' 'add_ln10_22' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3632 [1/1] (0.00ns)   --->   "%tmp_1248 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_22, i32 16, i32 19" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3632 'partselect' 'tmp_1248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3633 [1/1] (0.00ns)   --->   "%tmp_1249 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_22, i32 8, i32 11" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3633 'partselect' 'tmp_1249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3634 [1/1] (0.00ns)   --->   "%trunc_ln10_20 = trunc i28 %add_ln10_22" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3634 'trunc' 'trunc_ln10_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3635 [1/1] (0.00ns)   --->   "%tmp_1250 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_22, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3635 'partselect' 'tmp_1250' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3636 [1/1] (0.00ns)   --->   "%and_ln9_39 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1283, i2 0, i2 %tmp_1284, i2 0, i2 %tmp_1285, i2 0, i2 %tmp_1286, i2 0, i2 %tmp_1287, i2 0, i2 %tmp_1288, i2 0, i2 %tmp_1289, i2 0, i2 %trunc_ln9_23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3636 'bitconcatenate' 'and_ln9_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3637 [1/1] (0.00ns)   --->   "%and_ln9_39_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1284, i2 0, i2 %tmp_1285, i2 0, i2 %tmp_1286, i2 0, i2 %tmp_1287, i2 0, i2 %tmp_1288, i2 0, i2 %tmp_1289, i2 0, i2 %trunc_ln9_23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3637 'bitconcatenate' 'and_ln9_39_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3638 [1/1] (0.00ns)   --->   "%zext_ln9_148 = zext i26 %and_ln9_39_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3638 'zext' 'zext_ln9_148' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3639 [1/1] (0.00ns)   --->   "%zext_ln9_48 = zext i30 %and_ln9_39" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3639 'zext' 'zext_ln9_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3640 [1/1] (0.00ns)   --->   "%and_ln9_40 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1290, i2 0, i2 %tmp_1291, i2 0, i2 %tmp_1292, i2 0, i2 %tmp_1293, i2 0, i2 %tmp_1294, i2 0, i2 %tmp_1295, i2 0, i2 %tmp_1296, i2 0, i2 %tmp_1297" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3640 'bitconcatenate' 'and_ln9_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3641 [1/1] (0.00ns)   --->   "%and_ln9_40_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1291, i2 0, i2 %tmp_1292, i2 0, i2 %tmp_1293, i2 0, i2 %tmp_1294, i2 0, i2 %tmp_1295, i2 0, i2 %tmp_1296, i2 0, i2 %tmp_1297" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3641 'bitconcatenate' 'and_ln9_40_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3642 [1/1] (0.00ns)   --->   "%zext_ln9_149 = zext i26 %and_ln9_40_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3642 'zext' 'zext_ln9_149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3643 [1/1] (0.00ns)   --->   "%zext_ln9_49 = zext i30 %and_ln9_40" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3643 'zext' 'zext_ln9_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3644 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_46 = add i28 %zext_ln9_149, i28 %zext_ln9_148" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3644 'add' 'add_ln9_46' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3645 [1/1] (2.49ns)   --->   "%s1_23 = add i31 %zext_ln9_49, i31 %zext_ln9_48" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3645 'add' 's1_23' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3646 [1/1] (0.00ns)   --->   "%tmp_1298 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_23, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3646 'partselect' 'tmp_1298' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3647 [1/1] (0.00ns)   --->   "%zext_ln10_23 = zext i27 %tmp_1298" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3647 'zext' 'zext_ln10_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3648 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_23 = add i28 %zext_ln10_23, i28 %add_ln9_46" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3648 'add' 'add_ln10_23' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3649 [1/1] (0.00ns)   --->   "%tmp_1299 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_23, i32 16, i32 19" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3649 'partselect' 'tmp_1299' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3650 [1/1] (0.00ns)   --->   "%tmp_1300 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_23, i32 8, i32 11" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3650 'partselect' 'tmp_1300' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3651 [1/1] (0.00ns)   --->   "%trunc_ln10_21 = trunc i28 %add_ln10_23" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3651 'trunc' 'trunc_ln10_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3652 [1/1] (0.00ns)   --->   "%tmp_1301 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_23, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3652 'partselect' 'tmp_1301' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3653 [1/1] (0.00ns)   --->   "%and_ln9_41 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1334, i2 0, i2 %tmp_1335, i2 0, i2 %tmp_1336, i2 0, i2 %tmp_1337, i2 0, i2 %tmp_1338, i2 0, i2 %tmp_1339, i2 0, i2 %tmp_1340, i2 0, i2 %trunc_ln9_24" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3653 'bitconcatenate' 'and_ln9_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3654 [1/1] (0.00ns)   --->   "%and_ln9_41_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1335, i2 0, i2 %tmp_1336, i2 0, i2 %tmp_1337, i2 0, i2 %tmp_1338, i2 0, i2 %tmp_1339, i2 0, i2 %tmp_1340, i2 0, i2 %trunc_ln9_24" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3654 'bitconcatenate' 'and_ln9_41_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3655 [1/1] (0.00ns)   --->   "%zext_ln9_150 = zext i26 %and_ln9_41_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3655 'zext' 'zext_ln9_150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3656 [1/1] (0.00ns)   --->   "%zext_ln9_50 = zext i30 %and_ln9_41" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3656 'zext' 'zext_ln9_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3657 [1/1] (0.00ns)   --->   "%and_ln9_42 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1341, i2 0, i2 %tmp_1342, i2 0, i2 %tmp_1343, i2 0, i2 %tmp_1344, i2 0, i2 %tmp_1345, i2 0, i2 %tmp_1346, i2 0, i2 %tmp_1347, i2 0, i2 %tmp_1348" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3657 'bitconcatenate' 'and_ln9_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3658 [1/1] (0.00ns)   --->   "%and_ln9_42_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1342, i2 0, i2 %tmp_1343, i2 0, i2 %tmp_1344, i2 0, i2 %tmp_1345, i2 0, i2 %tmp_1346, i2 0, i2 %tmp_1347, i2 0, i2 %tmp_1348" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3658 'bitconcatenate' 'and_ln9_42_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3659 [1/1] (0.00ns)   --->   "%zext_ln9_151 = zext i26 %and_ln9_42_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3659 'zext' 'zext_ln9_151' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3660 [1/1] (0.00ns)   --->   "%zext_ln9_51 = zext i30 %and_ln9_42" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3660 'zext' 'zext_ln9_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3661 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_48 = add i28 %zext_ln9_151, i28 %zext_ln9_150" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3661 'add' 'add_ln9_48' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3662 [1/1] (2.49ns)   --->   "%s1_24 = add i31 %zext_ln9_51, i31 %zext_ln9_50" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3662 'add' 's1_24' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3663 [1/1] (0.00ns)   --->   "%tmp_1349 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_24, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3663 'partselect' 'tmp_1349' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3664 [1/1] (0.00ns)   --->   "%zext_ln10_24 = zext i27 %tmp_1349" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3664 'zext' 'zext_ln10_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3665 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_24 = add i28 %zext_ln10_24, i28 %add_ln9_48" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3665 'add' 'add_ln10_24' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3666 [1/1] (0.00ns)   --->   "%tmp_1350 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_24, i32 16, i32 19" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3666 'partselect' 'tmp_1350' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3667 [1/1] (0.00ns)   --->   "%tmp_1351 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_24, i32 8, i32 11" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3667 'partselect' 'tmp_1351' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3668 [1/1] (0.00ns)   --->   "%trunc_ln10_22 = trunc i28 %add_ln10_24" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3668 'trunc' 'trunc_ln10_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3669 [1/1] (0.00ns)   --->   "%tmp_1352 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_24, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3669 'partselect' 'tmp_1352' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3670 [1/1] (0.00ns)   --->   "%and_ln9_43 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1385, i2 0, i2 %tmp_1386, i2 0, i2 %tmp_1387, i2 0, i2 %tmp_1388, i2 0, i2 %tmp_1389, i2 0, i2 %tmp_1390, i2 0, i2 %tmp_1391, i2 0, i2 %trunc_ln9_25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3670 'bitconcatenate' 'and_ln9_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3671 [1/1] (0.00ns)   --->   "%and_ln9_43_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1386, i2 0, i2 %tmp_1387, i2 0, i2 %tmp_1388, i2 0, i2 %tmp_1389, i2 0, i2 %tmp_1390, i2 0, i2 %tmp_1391, i2 0, i2 %trunc_ln9_25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3671 'bitconcatenate' 'and_ln9_43_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3672 [1/1] (0.00ns)   --->   "%zext_ln9_152 = zext i26 %and_ln9_43_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3672 'zext' 'zext_ln9_152' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3673 [1/1] (0.00ns)   --->   "%zext_ln9_52 = zext i30 %and_ln9_43" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3673 'zext' 'zext_ln9_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3674 [1/1] (0.00ns)   --->   "%and_ln9_44 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1392, i2 0, i2 %tmp_1393, i2 0, i2 %tmp_1394, i2 0, i2 %tmp_1395, i2 0, i2 %tmp_1396, i2 0, i2 %tmp_1397, i2 0, i2 %tmp_1398, i2 0, i2 %tmp_1399" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3674 'bitconcatenate' 'and_ln9_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3675 [1/1] (0.00ns)   --->   "%and_ln9_44_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1393, i2 0, i2 %tmp_1394, i2 0, i2 %tmp_1395, i2 0, i2 %tmp_1396, i2 0, i2 %tmp_1397, i2 0, i2 %tmp_1398, i2 0, i2 %tmp_1399" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3675 'bitconcatenate' 'and_ln9_44_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3676 [1/1] (0.00ns)   --->   "%zext_ln9_153 = zext i26 %and_ln9_44_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3676 'zext' 'zext_ln9_153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3677 [1/1] (0.00ns)   --->   "%zext_ln9_53 = zext i30 %and_ln9_44" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3677 'zext' 'zext_ln9_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3678 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_50 = add i28 %zext_ln9_153, i28 %zext_ln9_152" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3678 'add' 'add_ln9_50' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3679 [1/1] (2.49ns)   --->   "%s1_25 = add i31 %zext_ln9_53, i31 %zext_ln9_52" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3679 'add' 's1_25' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3680 [1/1] (0.00ns)   --->   "%tmp_1400 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_25, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3680 'partselect' 'tmp_1400' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3681 [1/1] (0.00ns)   --->   "%zext_ln10_25 = zext i27 %tmp_1400" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3681 'zext' 'zext_ln10_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3682 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_25 = add i28 %zext_ln10_25, i28 %add_ln9_50" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3682 'add' 'add_ln10_25' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3683 [1/1] (0.00ns)   --->   "%tmp_1401 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_25, i32 16, i32 19" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3683 'partselect' 'tmp_1401' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3684 [1/1] (0.00ns)   --->   "%tmp_1402 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_25, i32 8, i32 11" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3684 'partselect' 'tmp_1402' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3685 [1/1] (0.00ns)   --->   "%trunc_ln10_23 = trunc i28 %add_ln10_25" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3685 'trunc' 'trunc_ln10_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3686 [1/1] (0.00ns)   --->   "%tmp_1403 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_25, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3686 'partselect' 'tmp_1403' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3687 [1/1] (0.00ns)   --->   "%and_ln9_45 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1436, i2 0, i2 %tmp_1437, i2 0, i2 %tmp_1438, i2 0, i2 %tmp_1439, i2 0, i2 %tmp_1440, i2 0, i2 %tmp_1441, i2 0, i2 %tmp_1442, i2 0, i2 %trunc_ln9_26" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3687 'bitconcatenate' 'and_ln9_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3688 [1/1] (0.00ns)   --->   "%and_ln9_45_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1437, i2 0, i2 %tmp_1438, i2 0, i2 %tmp_1439, i2 0, i2 %tmp_1440, i2 0, i2 %tmp_1441, i2 0, i2 %tmp_1442, i2 0, i2 %trunc_ln9_26" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3688 'bitconcatenate' 'and_ln9_45_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3689 [1/1] (0.00ns)   --->   "%zext_ln9_154 = zext i26 %and_ln9_45_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3689 'zext' 'zext_ln9_154' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3690 [1/1] (0.00ns)   --->   "%zext_ln9_54 = zext i30 %and_ln9_45" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3690 'zext' 'zext_ln9_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3691 [1/1] (0.00ns)   --->   "%and_ln9_46 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1443, i2 0, i2 %tmp_1444, i2 0, i2 %tmp_1445, i2 0, i2 %tmp_1446, i2 0, i2 %tmp_1447, i2 0, i2 %tmp_1448, i2 0, i2 %tmp_1449, i2 0, i2 %tmp_1450" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3691 'bitconcatenate' 'and_ln9_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3692 [1/1] (0.00ns)   --->   "%and_ln9_46_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1444, i2 0, i2 %tmp_1445, i2 0, i2 %tmp_1446, i2 0, i2 %tmp_1447, i2 0, i2 %tmp_1448, i2 0, i2 %tmp_1449, i2 0, i2 %tmp_1450" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3692 'bitconcatenate' 'and_ln9_46_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3693 [1/1] (0.00ns)   --->   "%zext_ln9_155 = zext i26 %and_ln9_46_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3693 'zext' 'zext_ln9_155' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3694 [1/1] (0.00ns)   --->   "%zext_ln9_55 = zext i30 %and_ln9_46" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3694 'zext' 'zext_ln9_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3695 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_52 = add i28 %zext_ln9_155, i28 %zext_ln9_154" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3695 'add' 'add_ln9_52' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3696 [1/1] (2.49ns)   --->   "%s1_26 = add i31 %zext_ln9_55, i31 %zext_ln9_54" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3696 'add' 's1_26' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3697 [1/1] (0.00ns)   --->   "%tmp_1451 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_26, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3697 'partselect' 'tmp_1451' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3698 [1/1] (0.00ns)   --->   "%zext_ln10_26 = zext i27 %tmp_1451" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3698 'zext' 'zext_ln10_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3699 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_26 = add i28 %zext_ln10_26, i28 %add_ln9_52" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3699 'add' 'add_ln10_26' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3700 [1/1] (0.00ns)   --->   "%tmp_1452 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_26, i32 16, i32 19" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3700 'partselect' 'tmp_1452' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3701 [1/1] (0.00ns)   --->   "%tmp_1453 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_26, i32 8, i32 11" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3701 'partselect' 'tmp_1453' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3702 [1/1] (0.00ns)   --->   "%trunc_ln10_24 = trunc i28 %add_ln10_26" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3702 'trunc' 'trunc_ln10_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3703 [1/1] (0.00ns)   --->   "%tmp_1454 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_26, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3703 'partselect' 'tmp_1454' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3704 [1/1] (0.00ns)   --->   "%and_ln9_47 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1487, i2 0, i2 %tmp_1488, i2 0, i2 %tmp_1489, i2 0, i2 %tmp_1490, i2 0, i2 %tmp_1491, i2 0, i2 %tmp_1492, i2 0, i2 %tmp_1493, i2 0, i2 %trunc_ln9_27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3704 'bitconcatenate' 'and_ln9_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3705 [1/1] (0.00ns)   --->   "%and_ln9_47_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1488, i2 0, i2 %tmp_1489, i2 0, i2 %tmp_1490, i2 0, i2 %tmp_1491, i2 0, i2 %tmp_1492, i2 0, i2 %tmp_1493, i2 0, i2 %trunc_ln9_27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3705 'bitconcatenate' 'and_ln9_47_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3706 [1/1] (0.00ns)   --->   "%zext_ln9_156 = zext i26 %and_ln9_47_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3706 'zext' 'zext_ln9_156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3707 [1/1] (0.00ns)   --->   "%zext_ln9_56 = zext i30 %and_ln9_47" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3707 'zext' 'zext_ln9_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3708 [1/1] (0.00ns)   --->   "%and_ln9_48 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1494, i2 0, i2 %tmp_1495, i2 0, i2 %tmp_1496, i2 0, i2 %tmp_1497, i2 0, i2 %tmp_1498, i2 0, i2 %tmp_1499, i2 0, i2 %tmp_1500, i2 0, i2 %tmp_1501" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3708 'bitconcatenate' 'and_ln9_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3709 [1/1] (0.00ns)   --->   "%and_ln9_48_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1495, i2 0, i2 %tmp_1496, i2 0, i2 %tmp_1497, i2 0, i2 %tmp_1498, i2 0, i2 %tmp_1499, i2 0, i2 %tmp_1500, i2 0, i2 %tmp_1501" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3709 'bitconcatenate' 'and_ln9_48_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3710 [1/1] (0.00ns)   --->   "%zext_ln9_157 = zext i26 %and_ln9_48_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3710 'zext' 'zext_ln9_157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3711 [1/1] (0.00ns)   --->   "%zext_ln9_57 = zext i30 %and_ln9_48" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3711 'zext' 'zext_ln9_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3712 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_54 = add i28 %zext_ln9_157, i28 %zext_ln9_156" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3712 'add' 'add_ln9_54' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3713 [1/1] (2.49ns)   --->   "%s1_27 = add i31 %zext_ln9_57, i31 %zext_ln9_56" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3713 'add' 's1_27' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3714 [1/1] (0.00ns)   --->   "%tmp_1502 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_27, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3714 'partselect' 'tmp_1502' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3715 [1/1] (0.00ns)   --->   "%zext_ln10_27 = zext i27 %tmp_1502" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3715 'zext' 'zext_ln10_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3716 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_27 = add i28 %zext_ln10_27, i28 %add_ln9_54" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3716 'add' 'add_ln10_27' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3717 [1/1] (0.00ns)   --->   "%tmp_1503 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_27, i32 16, i32 19" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3717 'partselect' 'tmp_1503' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3718 [1/1] (0.00ns)   --->   "%tmp_1504 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_27, i32 8, i32 11" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3718 'partselect' 'tmp_1504' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3719 [1/1] (0.00ns)   --->   "%trunc_ln10_25 = trunc i28 %add_ln10_27" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3719 'trunc' 'trunc_ln10_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3720 [1/1] (0.00ns)   --->   "%tmp_1505 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_27, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3720 'partselect' 'tmp_1505' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3721 [1/1] (0.00ns)   --->   "%and_ln9_49 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1538, i2 0, i2 %tmp_1539, i2 0, i2 %tmp_1540, i2 0, i2 %tmp_1541, i2 0, i2 %tmp_1542, i2 0, i2 %tmp_1543, i2 0, i2 %tmp_1544, i2 0, i2 %trunc_ln9_28" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3721 'bitconcatenate' 'and_ln9_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3722 [1/1] (0.00ns)   --->   "%and_ln9_49_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1539, i2 0, i2 %tmp_1540, i2 0, i2 %tmp_1541, i2 0, i2 %tmp_1542, i2 0, i2 %tmp_1543, i2 0, i2 %tmp_1544, i2 0, i2 %trunc_ln9_28" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3722 'bitconcatenate' 'and_ln9_49_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3723 [1/1] (0.00ns)   --->   "%zext_ln9_158 = zext i26 %and_ln9_49_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3723 'zext' 'zext_ln9_158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3724 [1/1] (0.00ns)   --->   "%zext_ln9_58 = zext i30 %and_ln9_49" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3724 'zext' 'zext_ln9_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3725 [1/1] (0.00ns)   --->   "%and_ln9_50 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1545, i2 0, i2 %tmp_1546, i2 0, i2 %tmp_1547, i2 0, i2 %tmp_1548, i2 0, i2 %tmp_1549, i2 0, i2 %tmp_1550, i2 0, i2 %tmp_1551, i2 0, i2 %tmp_1552" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3725 'bitconcatenate' 'and_ln9_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3726 [1/1] (0.00ns)   --->   "%and_ln9_50_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1546, i2 0, i2 %tmp_1547, i2 0, i2 %tmp_1548, i2 0, i2 %tmp_1549, i2 0, i2 %tmp_1550, i2 0, i2 %tmp_1551, i2 0, i2 %tmp_1552" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3726 'bitconcatenate' 'and_ln9_50_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3727 [1/1] (0.00ns)   --->   "%zext_ln9_159 = zext i26 %and_ln9_50_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3727 'zext' 'zext_ln9_159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3728 [1/1] (0.00ns)   --->   "%zext_ln9_59 = zext i30 %and_ln9_50" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3728 'zext' 'zext_ln9_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3729 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_56 = add i28 %zext_ln9_159, i28 %zext_ln9_158" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3729 'add' 'add_ln9_56' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3730 [1/1] (2.49ns)   --->   "%s1_28 = add i31 %zext_ln9_59, i31 %zext_ln9_58" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3730 'add' 's1_28' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3731 [1/1] (0.00ns)   --->   "%tmp_1553 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_28, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3731 'partselect' 'tmp_1553' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3732 [1/1] (0.00ns)   --->   "%zext_ln10_28 = zext i27 %tmp_1553" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3732 'zext' 'zext_ln10_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3733 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_28 = add i28 %zext_ln10_28, i28 %add_ln9_56" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3733 'add' 'add_ln10_28' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3734 [1/1] (0.00ns)   --->   "%tmp_1554 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_28, i32 16, i32 19" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3734 'partselect' 'tmp_1554' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3735 [1/1] (0.00ns)   --->   "%tmp_1555 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_28, i32 8, i32 11" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3735 'partselect' 'tmp_1555' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3736 [1/1] (0.00ns)   --->   "%trunc_ln10_26 = trunc i28 %add_ln10_28" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3736 'trunc' 'trunc_ln10_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3737 [1/1] (0.00ns)   --->   "%tmp_1556 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_28, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3737 'partselect' 'tmp_1556' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3738 [1/1] (0.00ns)   --->   "%and_ln9_51 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1589, i2 0, i2 %tmp_1590, i2 0, i2 %tmp_1591, i2 0, i2 %tmp_1592, i2 0, i2 %tmp_1593, i2 0, i2 %tmp_1594, i2 0, i2 %tmp_1595, i2 0, i2 %trunc_ln9_29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3738 'bitconcatenate' 'and_ln9_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3739 [1/1] (0.00ns)   --->   "%and_ln9_51_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1590, i2 0, i2 %tmp_1591, i2 0, i2 %tmp_1592, i2 0, i2 %tmp_1593, i2 0, i2 %tmp_1594, i2 0, i2 %tmp_1595, i2 0, i2 %trunc_ln9_29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3739 'bitconcatenate' 'and_ln9_51_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3740 [1/1] (0.00ns)   --->   "%zext_ln9_160 = zext i26 %and_ln9_51_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3740 'zext' 'zext_ln9_160' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3741 [1/1] (0.00ns)   --->   "%zext_ln9_60 = zext i30 %and_ln9_51" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3741 'zext' 'zext_ln9_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3742 [1/1] (0.00ns)   --->   "%and_ln9_52 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1596, i2 0, i2 %tmp_1597, i2 0, i2 %tmp_1598, i2 0, i2 %tmp_1599, i2 0, i2 %tmp_1600, i2 0, i2 %tmp_1601, i2 0, i2 %tmp_1602, i2 0, i2 %tmp_1603" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3742 'bitconcatenate' 'and_ln9_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3743 [1/1] (0.00ns)   --->   "%and_ln9_52_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1597, i2 0, i2 %tmp_1598, i2 0, i2 %tmp_1599, i2 0, i2 %tmp_1600, i2 0, i2 %tmp_1601, i2 0, i2 %tmp_1602, i2 0, i2 %tmp_1603" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3743 'bitconcatenate' 'and_ln9_52_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3744 [1/1] (0.00ns)   --->   "%zext_ln9_161 = zext i26 %and_ln9_52_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3744 'zext' 'zext_ln9_161' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3745 [1/1] (0.00ns)   --->   "%zext_ln9_61 = zext i30 %and_ln9_52" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3745 'zext' 'zext_ln9_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3746 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_58 = add i28 %zext_ln9_161, i28 %zext_ln9_160" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3746 'add' 'add_ln9_58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3747 [1/1] (2.49ns)   --->   "%s1_29 = add i31 %zext_ln9_61, i31 %zext_ln9_60" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3747 'add' 's1_29' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3748 [1/1] (0.00ns)   --->   "%tmp_1604 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_29, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3748 'partselect' 'tmp_1604' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3749 [1/1] (0.00ns)   --->   "%zext_ln10_29 = zext i27 %tmp_1604" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3749 'zext' 'zext_ln10_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3750 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_29 = add i28 %zext_ln10_29, i28 %add_ln9_58" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3750 'add' 'add_ln10_29' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3751 [1/1] (0.00ns)   --->   "%tmp_1605 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_29, i32 16, i32 19" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3751 'partselect' 'tmp_1605' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3752 [1/1] (0.00ns)   --->   "%tmp_1606 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_29, i32 8, i32 11" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3752 'partselect' 'tmp_1606' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3753 [1/1] (0.00ns)   --->   "%trunc_ln10_27 = trunc i28 %add_ln10_29" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3753 'trunc' 'trunc_ln10_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3754 [1/1] (0.00ns)   --->   "%tmp_1607 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_29, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3754 'partselect' 'tmp_1607' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3755 [1/1] (0.00ns)   --->   "%and_ln9_53 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1640, i2 0, i2 %tmp_1641, i2 0, i2 %tmp_1642, i2 0, i2 %tmp_1643, i2 0, i2 %tmp_1644, i2 0, i2 %tmp_1645, i2 0, i2 %tmp_1646, i2 0, i2 %trunc_ln9_30" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3755 'bitconcatenate' 'and_ln9_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3756 [1/1] (0.00ns)   --->   "%and_ln9_53_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1641, i2 0, i2 %tmp_1642, i2 0, i2 %tmp_1643, i2 0, i2 %tmp_1644, i2 0, i2 %tmp_1645, i2 0, i2 %tmp_1646, i2 0, i2 %trunc_ln9_30" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3756 'bitconcatenate' 'and_ln9_53_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3757 [1/1] (0.00ns)   --->   "%zext_ln9_162 = zext i26 %and_ln9_53_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3757 'zext' 'zext_ln9_162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3758 [1/1] (0.00ns)   --->   "%zext_ln9_62 = zext i30 %and_ln9_53" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3758 'zext' 'zext_ln9_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3759 [1/1] (0.00ns)   --->   "%and_ln9_54 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1647, i2 0, i2 %tmp_1648, i2 0, i2 %tmp_1649, i2 0, i2 %tmp_1650, i2 0, i2 %tmp_1651, i2 0, i2 %tmp_1652, i2 0, i2 %tmp_1653, i2 0, i2 %tmp_1654" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3759 'bitconcatenate' 'and_ln9_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3760 [1/1] (0.00ns)   --->   "%and_ln9_54_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1648, i2 0, i2 %tmp_1649, i2 0, i2 %tmp_1650, i2 0, i2 %tmp_1651, i2 0, i2 %tmp_1652, i2 0, i2 %tmp_1653, i2 0, i2 %tmp_1654" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3760 'bitconcatenate' 'and_ln9_54_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3761 [1/1] (0.00ns)   --->   "%zext_ln9_163 = zext i26 %and_ln9_54_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3761 'zext' 'zext_ln9_163' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3762 [1/1] (0.00ns)   --->   "%zext_ln9_63 = zext i30 %and_ln9_54" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3762 'zext' 'zext_ln9_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3763 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_60 = add i28 %zext_ln9_163, i28 %zext_ln9_162" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3763 'add' 'add_ln9_60' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3764 [1/1] (2.49ns)   --->   "%s1_30 = add i31 %zext_ln9_63, i31 %zext_ln9_62" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3764 'add' 's1_30' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3765 [1/1] (0.00ns)   --->   "%tmp_1655 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_30, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3765 'partselect' 'tmp_1655' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3766 [1/1] (0.00ns)   --->   "%zext_ln10_30 = zext i27 %tmp_1655" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3766 'zext' 'zext_ln10_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3767 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_30 = add i28 %zext_ln10_30, i28 %add_ln9_60" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3767 'add' 'add_ln10_30' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3768 [1/1] (0.00ns)   --->   "%tmp_1656 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_30, i32 16, i32 19" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3768 'partselect' 'tmp_1656' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3769 [1/1] (0.00ns)   --->   "%tmp_1657 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_30, i32 8, i32 11" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3769 'partselect' 'tmp_1657' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3770 [1/1] (0.00ns)   --->   "%trunc_ln10_28 = trunc i28 %add_ln10_30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3770 'trunc' 'trunc_ln10_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3771 [1/1] (0.00ns)   --->   "%tmp_1658 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_30, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3771 'partselect' 'tmp_1658' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3772 [1/1] (0.00ns)   --->   "%and_ln9_55 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1691, i2 0, i2 %tmp_1692, i2 0, i2 %tmp_1693, i2 0, i2 %tmp_1694, i2 0, i2 %tmp_1695, i2 0, i2 %tmp_1696, i2 0, i2 %tmp_1697, i2 0, i2 %trunc_ln9_31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3772 'bitconcatenate' 'and_ln9_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3773 [1/1] (0.00ns)   --->   "%and_ln9_55_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1692, i2 0, i2 %tmp_1693, i2 0, i2 %tmp_1694, i2 0, i2 %tmp_1695, i2 0, i2 %tmp_1696, i2 0, i2 %tmp_1697, i2 0, i2 %trunc_ln9_31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3773 'bitconcatenate' 'and_ln9_55_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3774 [1/1] (0.00ns)   --->   "%zext_ln9_164 = zext i26 %and_ln9_55_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3774 'zext' 'zext_ln9_164' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3775 [1/1] (0.00ns)   --->   "%zext_ln9_64 = zext i30 %and_ln9_55" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3775 'zext' 'zext_ln9_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3776 [1/1] (0.00ns)   --->   "%and_ln9_56 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1698, i2 0, i2 %tmp_1699, i2 0, i2 %tmp_1700, i2 0, i2 %tmp_1701, i2 0, i2 %tmp_1702, i2 0, i2 %tmp_1703, i2 0, i2 %tmp_1704, i2 0, i2 %tmp_1705" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3776 'bitconcatenate' 'and_ln9_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3777 [1/1] (0.00ns)   --->   "%and_ln9_56_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1699, i2 0, i2 %tmp_1700, i2 0, i2 %tmp_1701, i2 0, i2 %tmp_1702, i2 0, i2 %tmp_1703, i2 0, i2 %tmp_1704, i2 0, i2 %tmp_1705" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3777 'bitconcatenate' 'and_ln9_56_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3778 [1/1] (0.00ns)   --->   "%zext_ln9_165 = zext i26 %and_ln9_56_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3778 'zext' 'zext_ln9_165' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3779 [1/1] (0.00ns)   --->   "%zext_ln9_65 = zext i30 %and_ln9_56" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3779 'zext' 'zext_ln9_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3780 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_62 = add i28 %zext_ln9_165, i28 %zext_ln9_164" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3780 'add' 'add_ln9_62' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3781 [1/1] (2.49ns)   --->   "%s1_31 = add i31 %zext_ln9_65, i31 %zext_ln9_64" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3781 'add' 's1_31' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3782 [1/1] (0.00ns)   --->   "%tmp_1706 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_31, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3782 'partselect' 'tmp_1706' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3783 [1/1] (0.00ns)   --->   "%zext_ln10_31 = zext i27 %tmp_1706" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3783 'zext' 'zext_ln10_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3784 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_31 = add i28 %zext_ln10_31, i28 %add_ln9_62" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3784 'add' 'add_ln10_31' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3785 [1/1] (0.00ns)   --->   "%tmp_1707 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_31, i32 16, i32 19" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3785 'partselect' 'tmp_1707' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3786 [1/1] (0.00ns)   --->   "%tmp_1708 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_31, i32 8, i32 11" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3786 'partselect' 'tmp_1708' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3787 [1/1] (0.00ns)   --->   "%trunc_ln10_29 = trunc i28 %add_ln10_31" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3787 'trunc' 'trunc_ln10_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3788 [1/1] (0.00ns)   --->   "%tmp_1709 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_31, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3788 'partselect' 'tmp_1709' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3789 [1/1] (0.00ns)   --->   "%and_ln9_57 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1742, i2 0, i2 %tmp_1743, i2 0, i2 %tmp_1744, i2 0, i2 %tmp_1745, i2 0, i2 %tmp_1746, i2 0, i2 %tmp_1747, i2 0, i2 %tmp_1748, i2 0, i2 %trunc_ln9_32" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3789 'bitconcatenate' 'and_ln9_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3790 [1/1] (0.00ns)   --->   "%and_ln9_57_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1743, i2 0, i2 %tmp_1744, i2 0, i2 %tmp_1745, i2 0, i2 %tmp_1746, i2 0, i2 %tmp_1747, i2 0, i2 %tmp_1748, i2 0, i2 %trunc_ln9_32" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3790 'bitconcatenate' 'and_ln9_57_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3791 [1/1] (0.00ns)   --->   "%zext_ln9_166 = zext i26 %and_ln9_57_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3791 'zext' 'zext_ln9_166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3792 [1/1] (0.00ns)   --->   "%zext_ln9_66 = zext i30 %and_ln9_57" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3792 'zext' 'zext_ln9_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3793 [1/1] (0.00ns)   --->   "%and_ln9_58 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1749, i2 0, i2 %tmp_1750, i2 0, i2 %tmp_1751, i2 0, i2 %tmp_1752, i2 0, i2 %tmp_1753, i2 0, i2 %tmp_1754, i2 0, i2 %tmp_1755, i2 0, i2 %tmp_1756" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3793 'bitconcatenate' 'and_ln9_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3794 [1/1] (0.00ns)   --->   "%and_ln9_58_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1750, i2 0, i2 %tmp_1751, i2 0, i2 %tmp_1752, i2 0, i2 %tmp_1753, i2 0, i2 %tmp_1754, i2 0, i2 %tmp_1755, i2 0, i2 %tmp_1756" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3794 'bitconcatenate' 'and_ln9_58_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3795 [1/1] (0.00ns)   --->   "%zext_ln9_167 = zext i26 %and_ln9_58_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3795 'zext' 'zext_ln9_167' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3796 [1/1] (0.00ns)   --->   "%zext_ln9_67 = zext i30 %and_ln9_58" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3796 'zext' 'zext_ln9_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3797 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_64 = add i28 %zext_ln9_167, i28 %zext_ln9_166" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3797 'add' 'add_ln9_64' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3798 [1/1] (2.49ns)   --->   "%s1_32 = add i31 %zext_ln9_67, i31 %zext_ln9_66" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3798 'add' 's1_32' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3799 [1/1] (0.00ns)   --->   "%tmp_1757 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_32, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3799 'partselect' 'tmp_1757' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3800 [1/1] (0.00ns)   --->   "%zext_ln10_32 = zext i27 %tmp_1757" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3800 'zext' 'zext_ln10_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3801 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_32 = add i28 %zext_ln10_32, i28 %add_ln9_64" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3801 'add' 'add_ln10_32' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3802 [1/1] (0.00ns)   --->   "%tmp_1758 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_32, i32 16, i32 19" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3802 'partselect' 'tmp_1758' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3803 [1/1] (0.00ns)   --->   "%tmp_1759 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_32, i32 8, i32 11" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3803 'partselect' 'tmp_1759' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3804 [1/1] (0.00ns)   --->   "%trunc_ln10_30 = trunc i28 %add_ln10_32" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3804 'trunc' 'trunc_ln10_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3805 [1/1] (0.00ns)   --->   "%tmp_1760 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_32, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3805 'partselect' 'tmp_1760' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3806 [1/1] (0.00ns)   --->   "%and_ln9_59 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1793, i2 0, i2 %tmp_1794, i2 0, i2 %tmp_1795, i2 0, i2 %tmp_1796, i2 0, i2 %tmp_1797, i2 0, i2 %tmp_1798, i2 0, i2 %tmp_1799, i2 0, i2 %trunc_ln9_33" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3806 'bitconcatenate' 'and_ln9_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3807 [1/1] (0.00ns)   --->   "%and_ln9_59_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1794, i2 0, i2 %tmp_1795, i2 0, i2 %tmp_1796, i2 0, i2 %tmp_1797, i2 0, i2 %tmp_1798, i2 0, i2 %tmp_1799, i2 0, i2 %trunc_ln9_33" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3807 'bitconcatenate' 'and_ln9_59_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3808 [1/1] (0.00ns)   --->   "%zext_ln9_168 = zext i26 %and_ln9_59_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3808 'zext' 'zext_ln9_168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3809 [1/1] (0.00ns)   --->   "%zext_ln9_68 = zext i30 %and_ln9_59" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3809 'zext' 'zext_ln9_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3810 [1/1] (0.00ns)   --->   "%and_ln9_60 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1800, i2 0, i2 %tmp_1801, i2 0, i2 %tmp_1802, i2 0, i2 %tmp_1803, i2 0, i2 %tmp_1804, i2 0, i2 %tmp_1805, i2 0, i2 %tmp_1806, i2 0, i2 %tmp_1807" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3810 'bitconcatenate' 'and_ln9_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3811 [1/1] (0.00ns)   --->   "%and_ln9_60_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1801, i2 0, i2 %tmp_1802, i2 0, i2 %tmp_1803, i2 0, i2 %tmp_1804, i2 0, i2 %tmp_1805, i2 0, i2 %tmp_1806, i2 0, i2 %tmp_1807" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3811 'bitconcatenate' 'and_ln9_60_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3812 [1/1] (0.00ns)   --->   "%zext_ln9_169 = zext i26 %and_ln9_60_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3812 'zext' 'zext_ln9_169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3813 [1/1] (0.00ns)   --->   "%zext_ln9_69 = zext i30 %and_ln9_60" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3813 'zext' 'zext_ln9_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3814 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_66 = add i28 %zext_ln9_169, i28 %zext_ln9_168" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3814 'add' 'add_ln9_66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3815 [1/1] (2.49ns)   --->   "%s1_33 = add i31 %zext_ln9_69, i31 %zext_ln9_68" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3815 'add' 's1_33' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3816 [1/1] (0.00ns)   --->   "%tmp_1808 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_33, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3816 'partselect' 'tmp_1808' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3817 [1/1] (0.00ns)   --->   "%zext_ln10_33 = zext i27 %tmp_1808" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3817 'zext' 'zext_ln10_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3818 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_33 = add i28 %zext_ln10_33, i28 %add_ln9_66" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3818 'add' 'add_ln10_33' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3819 [1/1] (0.00ns)   --->   "%tmp_1809 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_33, i32 16, i32 19" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3819 'partselect' 'tmp_1809' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3820 [1/1] (0.00ns)   --->   "%tmp_1810 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_33, i32 8, i32 11" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3820 'partselect' 'tmp_1810' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3821 [1/1] (0.00ns)   --->   "%trunc_ln10_31 = trunc i28 %add_ln10_33" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3821 'trunc' 'trunc_ln10_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3822 [1/1] (0.00ns)   --->   "%tmp_1811 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_33, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3822 'partselect' 'tmp_1811' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3823 [1/1] (0.00ns)   --->   "%and_ln8_61 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i16, i1 %tmp_1813, i1 0, i1 %tmp_1814, i1 0, i1 %tmp_1815, i1 0, i1 %tmp_1816, i1 0, i1 %tmp_1817, i1 0, i1 %tmp_1818, i1 0, i1 %tmp_1819, i1 0, i1 %tmp_1820, i16 0" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3823 'bitconcatenate' 'and_ln8_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3824 [1/1] (0.99ns)   --->   "%xor_ln8 = xor i31 %and_ln8_61, i31 1431633920" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3824 'xor' 'xor_ln8' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3825 [1/1] (0.00ns)   --->   "%trunc_ln8_34 = trunc i31 %xor_ln8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3825 'trunc' 'trunc_ln8_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3826 [1/1] (0.00ns)   --->   "%zext_ln8_70 = zext i31 %xor_ln8" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3826 'zext' 'zext_ln8_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3827 [1/1] (0.00ns)   --->   "%and_ln8_62 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i16, i1 %tmp_1821, i1 0, i1 %tmp_1822, i1 0, i1 %tmp_1823, i1 0, i1 %tmp_1824, i1 0, i1 %tmp_1825, i1 0, i1 %tmp_1826, i1 0, i1 %tmp_1827, i1 0, i1 %tmp_1828, i16 0" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3827 'bitconcatenate' 'and_ln8_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3828 [1/1] (0.99ns)   --->   "%xor_ln8_2 = xor i31 %and_ln8_62, i31 1431633920" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3828 'xor' 'xor_ln8_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3829 [1/1] (0.00ns)   --->   "%trunc_ln8_35 = trunc i31 %xor_ln8_2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3829 'trunc' 'trunc_ln8_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3830 [1/1] (0.00ns)   --->   "%zext_ln8_71 = zext i31 %xor_ln8_2" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3830 'zext' 'zext_ln8_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3831 [1/1] (2.49ns)   --->   "%add_ln8_106 = add i30 %trunc_ln8_35, i30 %trunc_ln8_34" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3831 'add' 'add_ln8_106' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3832 [1/1] (2.52ns)   --->   "%s0_34 = add i32 %zext_ln8_71, i32 %zext_ln8_70" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3832 'add' 's0_34' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3833 [1/1] (0.00ns)   --->   "%tmp_1829 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_106, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3833 'partselect' 'tmp_1829' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3834 [1/1] (0.00ns)   --->   "%tmp_1830 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_106, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3834 'partselect' 'tmp_1830' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3835 [1/1] (0.00ns)   --->   "%tmp_1831 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_106, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3835 'partselect' 'tmp_1831' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3836 [1/1] (0.00ns)   --->   "%tmp_1832 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_106, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3836 'partselect' 'tmp_1832' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3837 [1/1] (0.00ns)   --->   "%tmp_1833 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_34, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3837 'partselect' 'tmp_1833' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3838 [1/1] (0.00ns)   --->   "%tmp_1834 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_106, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3838 'partselect' 'tmp_1834' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3839 [1/1] (0.00ns)   --->   "%tmp_1835 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_106, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3839 'partselect' 'tmp_1835' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3840 [1/1] (0.00ns)   --->   "%tmp_1836 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_106, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3840 'partselect' 'tmp_1836' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3841 [1/1] (0.00ns)   --->   "%and_ln9_63 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1873, i2 0, i2 %tmp_1874, i2 0, i2 %tmp_1875, i2 0, i2 %tmp_1876, i2 0, i2 %tmp_1877, i2 0, i2 %tmp_1878, i2 0, i2 %tmp_1879, i2 0, i2 %trunc_ln9_34" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3841 'bitconcatenate' 'and_ln9_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3842 [1/1] (0.00ns)   --->   "%and_ln9_63_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1874, i2 0, i2 %tmp_1875, i2 0, i2 %tmp_1876, i2 0, i2 %tmp_1877, i2 0, i2 %tmp_1878, i2 0, i2 %tmp_1879, i2 0, i2 %trunc_ln9_34" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3842 'bitconcatenate' 'and_ln9_63_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3843 [1/1] (0.00ns)   --->   "%zext_ln9_172 = zext i26 %and_ln9_63_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3843 'zext' 'zext_ln9_172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3844 [1/1] (0.00ns)   --->   "%zext_ln9_72 = zext i30 %and_ln9_63" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3844 'zext' 'zext_ln9_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3845 [1/1] (0.00ns)   --->   "%and_ln9_64 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1880, i2 0, i2 %tmp_1881, i2 0, i2 %tmp_1882, i2 0, i2 %tmp_1883, i2 0, i2 %tmp_1884, i2 0, i2 %tmp_1885, i2 0, i2 %tmp_1886, i2 0, i2 %tmp_1887" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3845 'bitconcatenate' 'and_ln9_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3846 [1/1] (0.00ns)   --->   "%and_ln9_64_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1881, i2 0, i2 %tmp_1882, i2 0, i2 %tmp_1883, i2 0, i2 %tmp_1884, i2 0, i2 %tmp_1885, i2 0, i2 %tmp_1886, i2 0, i2 %tmp_1887" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3846 'bitconcatenate' 'and_ln9_64_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3847 [1/1] (0.00ns)   --->   "%zext_ln9_173 = zext i26 %and_ln9_64_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3847 'zext' 'zext_ln9_173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3848 [1/1] (0.00ns)   --->   "%zext_ln9_73 = zext i30 %and_ln9_64" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3848 'zext' 'zext_ln9_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3849 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_60 = add i28 %zext_ln9_173, i28 %zext_ln9_172" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3849 'add' 'add_ln10_60' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3850 [1/1] (2.49ns)   --->   "%s1_35 = add i31 %zext_ln9_73, i31 %zext_ln9_72" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3850 'add' 's1_35' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3851 [1/1] (0.00ns)   --->   "%tmp_1888 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_35, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3851 'partselect' 'tmp_1888' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3852 [1/1] (0.00ns)   --->   "%zext_ln10_35 = zext i27 %tmp_1888" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3852 'zext' 'zext_ln10_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3853 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_35 = add i28 %zext_ln10_35, i28 %add_ln10_60" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3853 'add' 'add_ln10_35' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3854 [1/1] (0.00ns)   --->   "%tmp_1889 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_35, i32 16, i32 19" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3854 'partselect' 'tmp_1889' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3855 [1/1] (0.00ns)   --->   "%tmp_1890 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_35, i32 8, i32 11" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3855 'partselect' 'tmp_1890' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3856 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i28 %add_ln10_35" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3856 'trunc' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3857 [1/1] (0.00ns)   --->   "%tmp_1891 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_35, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3857 'partselect' 'tmp_1891' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3858 [1/1] (0.00ns)   --->   "%and_ln9_65 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1924, i2 0, i2 %tmp_1925, i2 0, i2 %tmp_1926, i2 0, i2 %tmp_1927, i2 0, i2 %tmp_1928, i2 0, i2 %tmp_1929, i2 0, i2 %tmp_1930, i2 0, i2 %trunc_ln9_35" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3858 'bitconcatenate' 'and_ln9_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3859 [1/1] (0.00ns)   --->   "%and_ln9_65_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1925, i2 0, i2 %tmp_1926, i2 0, i2 %tmp_1927, i2 0, i2 %tmp_1928, i2 0, i2 %tmp_1929, i2 0, i2 %tmp_1930, i2 0, i2 %trunc_ln9_35" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3859 'bitconcatenate' 'and_ln9_65_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3860 [1/1] (0.00ns)   --->   "%zext_ln9_174 = zext i26 %and_ln9_65_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3860 'zext' 'zext_ln9_174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3861 [1/1] (0.00ns)   --->   "%zext_ln9_74 = zext i30 %and_ln9_65" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3861 'zext' 'zext_ln9_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3862 [1/1] (0.00ns)   --->   "%and_ln9_66 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1931, i2 0, i2 %tmp_1932, i2 0, i2 %tmp_1933, i2 0, i2 %tmp_1934, i2 0, i2 %tmp_1935, i2 0, i2 %tmp_1936, i2 0, i2 %tmp_1937, i2 0, i2 %tmp_1938" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3862 'bitconcatenate' 'and_ln9_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3863 [1/1] (0.00ns)   --->   "%and_ln9_66_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1932, i2 0, i2 %tmp_1933, i2 0, i2 %tmp_1934, i2 0, i2 %tmp_1935, i2 0, i2 %tmp_1936, i2 0, i2 %tmp_1937, i2 0, i2 %tmp_1938" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3863 'bitconcatenate' 'and_ln9_66_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3864 [1/1] (0.00ns)   --->   "%zext_ln9_175 = zext i26 %and_ln9_66_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3864 'zext' 'zext_ln9_175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3865 [1/1] (0.00ns)   --->   "%zext_ln9_75 = zext i30 %and_ln9_66" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3865 'zext' 'zext_ln9_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3866 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_61 = add i28 %zext_ln9_175, i28 %zext_ln9_174" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3866 'add' 'add_ln10_61' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3867 [1/1] (2.49ns)   --->   "%s1_36 = add i31 %zext_ln9_75, i31 %zext_ln9_74" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3867 'add' 's1_36' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3868 [1/1] (0.00ns)   --->   "%tmp_1939 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_36, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3868 'partselect' 'tmp_1939' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3869 [1/1] (0.00ns)   --->   "%zext_ln10_36 = zext i27 %tmp_1939" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3869 'zext' 'zext_ln10_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3870 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_36 = add i28 %zext_ln10_36, i28 %add_ln10_61" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3870 'add' 'add_ln10_36' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3871 [1/1] (0.00ns)   --->   "%tmp_1940 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_36, i32 16, i32 19" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3871 'partselect' 'tmp_1940' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3872 [1/1] (0.00ns)   --->   "%tmp_1941 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_36, i32 8, i32 11" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3872 'partselect' 'tmp_1941' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3873 [1/1] (0.00ns)   --->   "%trunc_ln11_2 = trunc i28 %add_ln10_36" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3873 'trunc' 'trunc_ln11_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3874 [1/1] (0.00ns)   --->   "%tmp_1942 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_36, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3874 'partselect' 'tmp_1942' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3875 [1/1] (0.00ns)   --->   "%and_ln9_67 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1975, i2 0, i2 %tmp_1976, i2 0, i2 %tmp_1977, i2 0, i2 %tmp_1978, i2 0, i2 %tmp_1979, i2 0, i2 %tmp_1980, i2 0, i2 %tmp_1981, i2 0, i2 %trunc_ln9_36" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3875 'bitconcatenate' 'and_ln9_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3876 [1/1] (0.00ns)   --->   "%and_ln9_67_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1976, i2 0, i2 %tmp_1977, i2 0, i2 %tmp_1978, i2 0, i2 %tmp_1979, i2 0, i2 %tmp_1980, i2 0, i2 %tmp_1981, i2 0, i2 %trunc_ln9_36" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3876 'bitconcatenate' 'and_ln9_67_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3877 [1/1] (0.00ns)   --->   "%zext_ln9_176 = zext i26 %and_ln9_67_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3877 'zext' 'zext_ln9_176' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3878 [1/1] (0.00ns)   --->   "%zext_ln9_76 = zext i30 %and_ln9_67" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3878 'zext' 'zext_ln9_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3879 [1/1] (0.00ns)   --->   "%and_ln9_68 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1982, i2 0, i2 %tmp_1983, i2 0, i2 %tmp_1984, i2 0, i2 %tmp_1985, i2 0, i2 %tmp_1986, i2 0, i2 %tmp_1987, i2 0, i2 %tmp_1988, i2 0, i2 %tmp_1989" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3879 'bitconcatenate' 'and_ln9_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3880 [1/1] (0.00ns)   --->   "%and_ln9_68_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_1983, i2 0, i2 %tmp_1984, i2 0, i2 %tmp_1985, i2 0, i2 %tmp_1986, i2 0, i2 %tmp_1987, i2 0, i2 %tmp_1988, i2 0, i2 %tmp_1989" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3880 'bitconcatenate' 'and_ln9_68_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3881 [1/1] (0.00ns)   --->   "%zext_ln9_177 = zext i26 %and_ln9_68_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3881 'zext' 'zext_ln9_177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3882 [1/1] (0.00ns)   --->   "%zext_ln9_77 = zext i30 %and_ln9_68" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3882 'zext' 'zext_ln9_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3883 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_62 = add i28 %zext_ln9_177, i28 %zext_ln9_176" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3883 'add' 'add_ln10_62' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3884 [1/1] (2.49ns)   --->   "%s1_37 = add i31 %zext_ln9_77, i31 %zext_ln9_76" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3884 'add' 's1_37' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3885 [1/1] (0.00ns)   --->   "%tmp_1990 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_37, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3885 'partselect' 'tmp_1990' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3886 [1/1] (0.00ns)   --->   "%zext_ln10_37 = zext i27 %tmp_1990" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3886 'zext' 'zext_ln10_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3887 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_37 = add i28 %zext_ln10_37, i28 %add_ln10_62" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3887 'add' 'add_ln10_37' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3888 [1/1] (0.00ns)   --->   "%tmp_1991 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_37, i32 16, i32 19" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3888 'partselect' 'tmp_1991' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3889 [1/1] (0.00ns)   --->   "%tmp_1992 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_37, i32 8, i32 11" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3889 'partselect' 'tmp_1992' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3890 [1/1] (0.00ns)   --->   "%trunc_ln11_3 = trunc i28 %add_ln10_37" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3890 'trunc' 'trunc_ln11_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3891 [1/1] (0.00ns)   --->   "%tmp_1993 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_37, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3891 'partselect' 'tmp_1993' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3892 [1/1] (0.00ns)   --->   "%and_ln9_69 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2026, i2 0, i2 %tmp_2027, i2 0, i2 %tmp_2028, i2 0, i2 %tmp_2029, i2 0, i2 %tmp_2030, i2 0, i2 %tmp_2031, i2 0, i2 %tmp_2032, i2 0, i2 %trunc_ln9_37" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3892 'bitconcatenate' 'and_ln9_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3893 [1/1] (0.00ns)   --->   "%and_ln9_69_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2027, i2 0, i2 %tmp_2028, i2 0, i2 %tmp_2029, i2 0, i2 %tmp_2030, i2 0, i2 %tmp_2031, i2 0, i2 %tmp_2032, i2 0, i2 %trunc_ln9_37" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3893 'bitconcatenate' 'and_ln9_69_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3894 [1/1] (0.00ns)   --->   "%zext_ln9_178 = zext i26 %and_ln9_69_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3894 'zext' 'zext_ln9_178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3895 [1/1] (0.00ns)   --->   "%zext_ln9_78 = zext i30 %and_ln9_69" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3895 'zext' 'zext_ln9_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3896 [1/1] (0.00ns)   --->   "%and_ln9_70 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2033, i2 0, i2 %tmp_2034, i2 0, i2 %tmp_2035, i2 0, i2 %tmp_2036, i2 0, i2 %tmp_2037, i2 0, i2 %tmp_2038, i2 0, i2 %tmp_2039, i2 0, i2 %tmp_2040" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3896 'bitconcatenate' 'and_ln9_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3897 [1/1] (0.00ns)   --->   "%and_ln9_70_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2034, i2 0, i2 %tmp_2035, i2 0, i2 %tmp_2036, i2 0, i2 %tmp_2037, i2 0, i2 %tmp_2038, i2 0, i2 %tmp_2039, i2 0, i2 %tmp_2040" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3897 'bitconcatenate' 'and_ln9_70_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3898 [1/1] (0.00ns)   --->   "%zext_ln9_179 = zext i26 %and_ln9_70_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3898 'zext' 'zext_ln9_179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3899 [1/1] (0.00ns)   --->   "%zext_ln9_79 = zext i30 %and_ln9_70" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3899 'zext' 'zext_ln9_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3900 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_63 = add i28 %zext_ln9_179, i28 %zext_ln9_178" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3900 'add' 'add_ln10_63' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3901 [1/1] (2.49ns)   --->   "%s1_38 = add i31 %zext_ln9_79, i31 %zext_ln9_78" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3901 'add' 's1_38' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3902 [1/1] (0.00ns)   --->   "%tmp_2041 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_38, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3902 'partselect' 'tmp_2041' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3903 [1/1] (0.00ns)   --->   "%zext_ln10_38 = zext i27 %tmp_2041" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3903 'zext' 'zext_ln10_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3904 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_38 = add i28 %zext_ln10_38, i28 %add_ln10_63" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3904 'add' 'add_ln10_38' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3905 [1/1] (0.00ns)   --->   "%tmp_2042 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_38, i32 16, i32 19" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3905 'partselect' 'tmp_2042' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3906 [1/1] (0.00ns)   --->   "%tmp_2043 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_38, i32 8, i32 11" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3906 'partselect' 'tmp_2043' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3907 [1/1] (0.00ns)   --->   "%trunc_ln11_4 = trunc i28 %add_ln10_38" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3907 'trunc' 'trunc_ln11_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3908 [1/1] (0.00ns)   --->   "%tmp_2044 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_38, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3908 'partselect' 'tmp_2044' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3909 [1/1] (0.00ns)   --->   "%and_ln9_71 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2077, i2 0, i2 %tmp_2078, i2 0, i2 %tmp_2079, i2 0, i2 %tmp_2080, i2 0, i2 %tmp_2081, i2 0, i2 %tmp_2082, i2 0, i2 %tmp_2083, i2 0, i2 %trunc_ln9_38" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3909 'bitconcatenate' 'and_ln9_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3910 [1/1] (0.00ns)   --->   "%and_ln9_71_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2078, i2 0, i2 %tmp_2079, i2 0, i2 %tmp_2080, i2 0, i2 %tmp_2081, i2 0, i2 %tmp_2082, i2 0, i2 %tmp_2083, i2 0, i2 %trunc_ln9_38" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3910 'bitconcatenate' 'and_ln9_71_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3911 [1/1] (0.00ns)   --->   "%zext_ln9_180 = zext i26 %and_ln9_71_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3911 'zext' 'zext_ln9_180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3912 [1/1] (0.00ns)   --->   "%zext_ln9_80 = zext i30 %and_ln9_71" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3912 'zext' 'zext_ln9_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3913 [1/1] (0.00ns)   --->   "%and_ln9_72 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2084, i2 0, i2 %tmp_2085, i2 0, i2 %tmp_2086, i2 0, i2 %tmp_2087, i2 0, i2 %tmp_2088, i2 0, i2 %tmp_2089, i2 0, i2 %tmp_2090, i2 0, i2 %tmp_2091" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3913 'bitconcatenate' 'and_ln9_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3914 [1/1] (0.00ns)   --->   "%and_ln9_72_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2085, i2 0, i2 %tmp_2086, i2 0, i2 %tmp_2087, i2 0, i2 %tmp_2088, i2 0, i2 %tmp_2089, i2 0, i2 %tmp_2090, i2 0, i2 %tmp_2091" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3914 'bitconcatenate' 'and_ln9_72_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3915 [1/1] (0.00ns)   --->   "%zext_ln9_181 = zext i26 %and_ln9_72_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3915 'zext' 'zext_ln9_181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3916 [1/1] (0.00ns)   --->   "%zext_ln9_81 = zext i30 %and_ln9_72" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3916 'zext' 'zext_ln9_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3917 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_64 = add i28 %zext_ln9_181, i28 %zext_ln9_180" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3917 'add' 'add_ln10_64' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3918 [1/1] (2.49ns)   --->   "%s1_39 = add i31 %zext_ln9_81, i31 %zext_ln9_80" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3918 'add' 's1_39' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3919 [1/1] (0.00ns)   --->   "%tmp_2092 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_39, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3919 'partselect' 'tmp_2092' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3920 [1/1] (0.00ns)   --->   "%zext_ln10_39 = zext i27 %tmp_2092" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3920 'zext' 'zext_ln10_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3921 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_39 = add i28 %zext_ln10_39, i28 %add_ln10_64" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3921 'add' 'add_ln10_39' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3922 [1/1] (0.00ns)   --->   "%tmp_2093 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_39, i32 16, i32 19" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3922 'partselect' 'tmp_2093' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3923 [1/1] (0.00ns)   --->   "%tmp_2094 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_39, i32 8, i32 11" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3923 'partselect' 'tmp_2094' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3924 [1/1] (0.00ns)   --->   "%trunc_ln11_5 = trunc i28 %add_ln10_39" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3924 'trunc' 'trunc_ln11_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3925 [1/1] (0.00ns)   --->   "%tmp_2095 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_39, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3925 'partselect' 'tmp_2095' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3926 [1/1] (0.00ns)   --->   "%and_ln9_73 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2128, i2 0, i2 %tmp_2129, i2 0, i2 %tmp_2130, i2 0, i2 %tmp_2131, i2 0, i2 %tmp_2132, i2 0, i2 %tmp_2133, i2 0, i2 %tmp_2134, i2 0, i2 %trunc_ln9_39" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3926 'bitconcatenate' 'and_ln9_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3927 [1/1] (0.00ns)   --->   "%and_ln9_73_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2129, i2 0, i2 %tmp_2130, i2 0, i2 %tmp_2131, i2 0, i2 %tmp_2132, i2 0, i2 %tmp_2133, i2 0, i2 %tmp_2134, i2 0, i2 %trunc_ln9_39" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3927 'bitconcatenate' 'and_ln9_73_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3928 [1/1] (0.00ns)   --->   "%zext_ln9_182 = zext i26 %and_ln9_73_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3928 'zext' 'zext_ln9_182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3929 [1/1] (0.00ns)   --->   "%zext_ln9_82 = zext i30 %and_ln9_73" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3929 'zext' 'zext_ln9_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3930 [1/1] (0.00ns)   --->   "%and_ln9_74 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2135, i2 0, i2 %tmp_2136, i2 0, i2 %tmp_2137, i2 0, i2 %tmp_2138, i2 0, i2 %tmp_2139, i2 0, i2 %tmp_2140, i2 0, i2 %tmp_2141, i2 0, i2 %tmp_2142" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3930 'bitconcatenate' 'and_ln9_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3931 [1/1] (0.00ns)   --->   "%and_ln9_74_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2136, i2 0, i2 %tmp_2137, i2 0, i2 %tmp_2138, i2 0, i2 %tmp_2139, i2 0, i2 %tmp_2140, i2 0, i2 %tmp_2141, i2 0, i2 %tmp_2142" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3931 'bitconcatenate' 'and_ln9_74_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3932 [1/1] (0.00ns)   --->   "%zext_ln9_183 = zext i26 %and_ln9_74_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3932 'zext' 'zext_ln9_183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3933 [1/1] (0.00ns)   --->   "%zext_ln9_83 = zext i30 %and_ln9_74" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3933 'zext' 'zext_ln9_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3934 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_65 = add i28 %zext_ln9_183, i28 %zext_ln9_182" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3934 'add' 'add_ln10_65' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3935 [1/1] (2.49ns)   --->   "%s1_40 = add i31 %zext_ln9_83, i31 %zext_ln9_82" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3935 'add' 's1_40' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3936 [1/1] (0.00ns)   --->   "%tmp_2143 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_40, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3936 'partselect' 'tmp_2143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3937 [1/1] (0.00ns)   --->   "%zext_ln10_40 = zext i27 %tmp_2143" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3937 'zext' 'zext_ln10_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3938 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_40 = add i28 %zext_ln10_40, i28 %add_ln10_65" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3938 'add' 'add_ln10_40' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3939 [1/1] (0.00ns)   --->   "%tmp_2144 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_40, i32 16, i32 19" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3939 'partselect' 'tmp_2144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3940 [1/1] (0.00ns)   --->   "%tmp_2145 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_40, i32 8, i32 11" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3940 'partselect' 'tmp_2145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3941 [1/1] (0.00ns)   --->   "%trunc_ln11_6 = trunc i28 %add_ln10_40" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3941 'trunc' 'trunc_ln11_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3942 [1/1] (0.00ns)   --->   "%tmp_2146 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_40, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3942 'partselect' 'tmp_2146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3943 [1/1] (0.00ns)   --->   "%and_ln9_75 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2179, i2 0, i2 %tmp_2180, i2 0, i2 %tmp_2181, i2 0, i2 %tmp_2182, i2 0, i2 %tmp_2183, i2 0, i2 %tmp_2184, i2 0, i2 %tmp_2185, i2 0, i2 %trunc_ln9_40" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3943 'bitconcatenate' 'and_ln9_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3944 [1/1] (0.00ns)   --->   "%and_ln9_75_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2180, i2 0, i2 %tmp_2181, i2 0, i2 %tmp_2182, i2 0, i2 %tmp_2183, i2 0, i2 %tmp_2184, i2 0, i2 %tmp_2185, i2 0, i2 %trunc_ln9_40" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3944 'bitconcatenate' 'and_ln9_75_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3945 [1/1] (0.00ns)   --->   "%zext_ln9_184 = zext i26 %and_ln9_75_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3945 'zext' 'zext_ln9_184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3946 [1/1] (0.00ns)   --->   "%zext_ln9_84 = zext i30 %and_ln9_75" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3946 'zext' 'zext_ln9_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3947 [1/1] (0.00ns)   --->   "%and_ln9_76 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2186, i2 0, i2 %tmp_2187, i2 0, i2 %tmp_2188, i2 0, i2 %tmp_2189, i2 0, i2 %tmp_2190, i2 0, i2 %tmp_2191, i2 0, i2 %tmp_2192, i2 0, i2 %tmp_2193" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3947 'bitconcatenate' 'and_ln9_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3948 [1/1] (0.00ns)   --->   "%and_ln9_76_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2187, i2 0, i2 %tmp_2188, i2 0, i2 %tmp_2189, i2 0, i2 %tmp_2190, i2 0, i2 %tmp_2191, i2 0, i2 %tmp_2192, i2 0, i2 %tmp_2193" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3948 'bitconcatenate' 'and_ln9_76_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3949 [1/1] (0.00ns)   --->   "%zext_ln9_185 = zext i26 %and_ln9_76_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3949 'zext' 'zext_ln9_185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3950 [1/1] (0.00ns)   --->   "%zext_ln9_85 = zext i30 %and_ln9_76" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3950 'zext' 'zext_ln9_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3951 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_66 = add i28 %zext_ln9_185, i28 %zext_ln9_184" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3951 'add' 'add_ln10_66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3952 [1/1] (2.49ns)   --->   "%s1_41 = add i31 %zext_ln9_85, i31 %zext_ln9_84" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3952 'add' 's1_41' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3953 [1/1] (0.00ns)   --->   "%tmp_2194 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_41, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3953 'partselect' 'tmp_2194' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3954 [1/1] (0.00ns)   --->   "%zext_ln10_41 = zext i27 %tmp_2194" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3954 'zext' 'zext_ln10_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3955 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_41 = add i28 %zext_ln10_41, i28 %add_ln10_66" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3955 'add' 'add_ln10_41' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3956 [1/1] (0.00ns)   --->   "%tmp_2195 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_41, i32 16, i32 19" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3956 'partselect' 'tmp_2195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3957 [1/1] (0.00ns)   --->   "%tmp_2196 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_41, i32 8, i32 11" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3957 'partselect' 'tmp_2196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3958 [1/1] (0.00ns)   --->   "%trunc_ln11_7 = trunc i28 %add_ln10_41" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3958 'trunc' 'trunc_ln11_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3959 [1/1] (0.00ns)   --->   "%tmp_2197 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_41, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3959 'partselect' 'tmp_2197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3960 [1/1] (0.00ns)   --->   "%and_ln9_77 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2230, i2 0, i2 %tmp_2231, i2 0, i2 %tmp_2232, i2 0, i2 %tmp_2233, i2 0, i2 %tmp_2234, i2 0, i2 %tmp_2235, i2 0, i2 %tmp_2236, i2 0, i2 %trunc_ln9_41" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3960 'bitconcatenate' 'and_ln9_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3961 [1/1] (0.00ns)   --->   "%and_ln9_77_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2231, i2 0, i2 %tmp_2232, i2 0, i2 %tmp_2233, i2 0, i2 %tmp_2234, i2 0, i2 %tmp_2235, i2 0, i2 %tmp_2236, i2 0, i2 %trunc_ln9_41" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3961 'bitconcatenate' 'and_ln9_77_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3962 [1/1] (0.00ns)   --->   "%zext_ln9_186 = zext i26 %and_ln9_77_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3962 'zext' 'zext_ln9_186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3963 [1/1] (0.00ns)   --->   "%zext_ln9_86 = zext i30 %and_ln9_77" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3963 'zext' 'zext_ln9_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3964 [1/1] (0.00ns)   --->   "%and_ln9_78 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2237, i2 0, i2 %tmp_2238, i2 0, i2 %tmp_2239, i2 0, i2 %tmp_2240, i2 0, i2 %tmp_2241, i2 0, i2 %tmp_2242, i2 0, i2 %tmp_2243, i2 0, i2 %tmp_2244" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3964 'bitconcatenate' 'and_ln9_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3965 [1/1] (0.00ns)   --->   "%and_ln9_78_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2238, i2 0, i2 %tmp_2239, i2 0, i2 %tmp_2240, i2 0, i2 %tmp_2241, i2 0, i2 %tmp_2242, i2 0, i2 %tmp_2243, i2 0, i2 %tmp_2244" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3965 'bitconcatenate' 'and_ln9_78_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3966 [1/1] (0.00ns)   --->   "%zext_ln9_187 = zext i26 %and_ln9_78_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3966 'zext' 'zext_ln9_187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3967 [1/1] (0.00ns)   --->   "%zext_ln9_87 = zext i30 %and_ln9_78" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3967 'zext' 'zext_ln9_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3968 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_67 = add i28 %zext_ln9_187, i28 %zext_ln9_186" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3968 'add' 'add_ln10_67' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3969 [1/1] (2.49ns)   --->   "%s1_42 = add i31 %zext_ln9_87, i31 %zext_ln9_86" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3969 'add' 's1_42' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3970 [1/1] (0.00ns)   --->   "%tmp_2245 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_42, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3970 'partselect' 'tmp_2245' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3971 [1/1] (0.00ns)   --->   "%zext_ln10_42 = zext i27 %tmp_2245" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3971 'zext' 'zext_ln10_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3972 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_42 = add i28 %zext_ln10_42, i28 %add_ln10_67" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3972 'add' 'add_ln10_42' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3973 [1/1] (0.00ns)   --->   "%tmp_2246 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_42, i32 16, i32 19" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3973 'partselect' 'tmp_2246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3974 [1/1] (0.00ns)   --->   "%tmp_2247 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_42, i32 8, i32 11" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3974 'partselect' 'tmp_2247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3975 [1/1] (0.00ns)   --->   "%trunc_ln11_8 = trunc i28 %add_ln10_42" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3975 'trunc' 'trunc_ln11_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3976 [1/1] (0.00ns)   --->   "%tmp_2248 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_42, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3976 'partselect' 'tmp_2248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3977 [1/1] (0.00ns)   --->   "%and_ln9_79 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2281, i2 0, i2 %tmp_2282, i2 0, i2 %tmp_2283, i2 0, i2 %tmp_2284, i2 0, i2 %tmp_2285, i2 0, i2 %tmp_2286, i2 0, i2 %tmp_2287, i2 0, i2 %trunc_ln9_42" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3977 'bitconcatenate' 'and_ln9_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3978 [1/1] (0.00ns)   --->   "%and_ln9_79_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2282, i2 0, i2 %tmp_2283, i2 0, i2 %tmp_2284, i2 0, i2 %tmp_2285, i2 0, i2 %tmp_2286, i2 0, i2 %tmp_2287, i2 0, i2 %trunc_ln9_42" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3978 'bitconcatenate' 'and_ln9_79_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3979 [1/1] (0.00ns)   --->   "%zext_ln9_188 = zext i26 %and_ln9_79_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3979 'zext' 'zext_ln9_188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3980 [1/1] (0.00ns)   --->   "%zext_ln9_88 = zext i30 %and_ln9_79" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3980 'zext' 'zext_ln9_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3981 [1/1] (0.00ns)   --->   "%and_ln9_80 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2288, i2 0, i2 %tmp_2289, i2 0, i2 %tmp_2290, i2 0, i2 %tmp_2291, i2 0, i2 %tmp_2292, i2 0, i2 %tmp_2293, i2 0, i2 %tmp_2294, i2 0, i2 %tmp_2295" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3981 'bitconcatenate' 'and_ln9_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3982 [1/1] (0.00ns)   --->   "%and_ln9_80_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2289, i2 0, i2 %tmp_2290, i2 0, i2 %tmp_2291, i2 0, i2 %tmp_2292, i2 0, i2 %tmp_2293, i2 0, i2 %tmp_2294, i2 0, i2 %tmp_2295" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3982 'bitconcatenate' 'and_ln9_80_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3983 [1/1] (0.00ns)   --->   "%zext_ln9_189 = zext i26 %and_ln9_80_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3983 'zext' 'zext_ln9_189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3984 [1/1] (0.00ns)   --->   "%zext_ln9_89 = zext i30 %and_ln9_80" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3984 'zext' 'zext_ln9_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3985 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_68 = add i28 %zext_ln9_189, i28 %zext_ln9_188" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3985 'add' 'add_ln10_68' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3986 [1/1] (2.49ns)   --->   "%s1_43 = add i31 %zext_ln9_89, i31 %zext_ln9_88" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3986 'add' 's1_43' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3987 [1/1] (0.00ns)   --->   "%tmp_2296 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_43, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3987 'partselect' 'tmp_2296' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3988 [1/1] (0.00ns)   --->   "%zext_ln10_43 = zext i27 %tmp_2296" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3988 'zext' 'zext_ln10_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3989 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_43 = add i28 %zext_ln10_43, i28 %add_ln10_68" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3989 'add' 'add_ln10_43' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3990 [1/1] (0.00ns)   --->   "%tmp_2297 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_43, i32 16, i32 19" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3990 'partselect' 'tmp_2297' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3991 [1/1] (0.00ns)   --->   "%tmp_2298 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_43, i32 8, i32 11" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3991 'partselect' 'tmp_2298' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3992 [1/1] (0.00ns)   --->   "%trunc_ln11_9 = trunc i28 %add_ln10_43" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3992 'trunc' 'trunc_ln11_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3993 [1/1] (0.00ns)   --->   "%tmp_2299 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_43, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3993 'partselect' 'tmp_2299' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3994 [1/1] (0.00ns)   --->   "%and_ln9_81 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2332, i2 0, i2 %tmp_2333, i2 0, i2 %tmp_2334, i2 0, i2 %tmp_2335, i2 0, i2 %tmp_2336, i2 0, i2 %tmp_2337, i2 0, i2 %tmp_2338, i2 0, i2 %trunc_ln9_43" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3994 'bitconcatenate' 'and_ln9_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3995 [1/1] (0.00ns)   --->   "%and_ln9_81_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2333, i2 0, i2 %tmp_2334, i2 0, i2 %tmp_2335, i2 0, i2 %tmp_2336, i2 0, i2 %tmp_2337, i2 0, i2 %tmp_2338, i2 0, i2 %trunc_ln9_43" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3995 'bitconcatenate' 'and_ln9_81_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3996 [1/1] (0.00ns)   --->   "%zext_ln9_190 = zext i26 %and_ln9_81_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3996 'zext' 'zext_ln9_190' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3997 [1/1] (0.00ns)   --->   "%zext_ln9_90 = zext i30 %and_ln9_81" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3997 'zext' 'zext_ln9_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3998 [1/1] (0.00ns)   --->   "%and_ln9_82 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2339, i2 0, i2 %tmp_2340, i2 0, i2 %tmp_2341, i2 0, i2 %tmp_2342, i2 0, i2 %tmp_2343, i2 0, i2 %tmp_2344, i2 0, i2 %tmp_2345, i2 0, i2 %tmp_2346" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3998 'bitconcatenate' 'and_ln9_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3999 [1/1] (0.00ns)   --->   "%and_ln9_82_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2340, i2 0, i2 %tmp_2341, i2 0, i2 %tmp_2342, i2 0, i2 %tmp_2343, i2 0, i2 %tmp_2344, i2 0, i2 %tmp_2345, i2 0, i2 %tmp_2346" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 3999 'bitconcatenate' 'and_ln9_82_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4000 [1/1] (0.00ns)   --->   "%zext_ln9_191 = zext i26 %and_ln9_82_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4000 'zext' 'zext_ln9_191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4001 [1/1] (0.00ns)   --->   "%zext_ln9_91 = zext i30 %and_ln9_82" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4001 'zext' 'zext_ln9_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4002 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_69 = add i28 %zext_ln9_191, i28 %zext_ln9_190" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4002 'add' 'add_ln10_69' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4003 [1/1] (2.49ns)   --->   "%s1_44 = add i31 %zext_ln9_91, i31 %zext_ln9_90" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4003 'add' 's1_44' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4004 [1/1] (0.00ns)   --->   "%tmp_2347 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_44, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4004 'partselect' 'tmp_2347' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4005 [1/1] (0.00ns)   --->   "%zext_ln10_44 = zext i27 %tmp_2347" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4005 'zext' 'zext_ln10_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4006 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_44 = add i28 %zext_ln10_44, i28 %add_ln10_69" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4006 'add' 'add_ln10_44' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4007 [1/1] (0.00ns)   --->   "%tmp_2348 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_44, i32 16, i32 19" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4007 'partselect' 'tmp_2348' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4008 [1/1] (0.00ns)   --->   "%tmp_2349 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_44, i32 8, i32 11" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4008 'partselect' 'tmp_2349' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4009 [1/1] (0.00ns)   --->   "%trunc_ln11_10 = trunc i28 %add_ln10_44" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4009 'trunc' 'trunc_ln11_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4010 [1/1] (0.00ns)   --->   "%tmp_2350 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_44, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4010 'partselect' 'tmp_2350' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4011 [1/1] (0.00ns)   --->   "%and_ln9_83 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2383, i2 0, i2 %tmp_2384, i2 0, i2 %tmp_2385, i2 0, i2 %tmp_2386, i2 0, i2 %tmp_2387, i2 0, i2 %tmp_2388, i2 0, i2 %tmp_2389, i2 0, i2 %trunc_ln9_44" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4011 'bitconcatenate' 'and_ln9_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4012 [1/1] (0.00ns)   --->   "%and_ln9_83_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2384, i2 0, i2 %tmp_2385, i2 0, i2 %tmp_2386, i2 0, i2 %tmp_2387, i2 0, i2 %tmp_2388, i2 0, i2 %tmp_2389, i2 0, i2 %trunc_ln9_44" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4012 'bitconcatenate' 'and_ln9_83_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4013 [1/1] (0.00ns)   --->   "%zext_ln9_192 = zext i26 %and_ln9_83_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4013 'zext' 'zext_ln9_192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4014 [1/1] (0.00ns)   --->   "%zext_ln9_92 = zext i30 %and_ln9_83" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4014 'zext' 'zext_ln9_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4015 [1/1] (0.00ns)   --->   "%and_ln9_84 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2390, i2 0, i2 %tmp_2391, i2 0, i2 %tmp_2392, i2 0, i2 %tmp_2393, i2 0, i2 %tmp_2394, i2 0, i2 %tmp_2395, i2 0, i2 %tmp_2396, i2 0, i2 %tmp_2397" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4015 'bitconcatenate' 'and_ln9_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4016 [1/1] (0.00ns)   --->   "%and_ln9_84_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2391, i2 0, i2 %tmp_2392, i2 0, i2 %tmp_2393, i2 0, i2 %tmp_2394, i2 0, i2 %tmp_2395, i2 0, i2 %tmp_2396, i2 0, i2 %tmp_2397" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4016 'bitconcatenate' 'and_ln9_84_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4017 [1/1] (0.00ns)   --->   "%zext_ln9_193 = zext i26 %and_ln9_84_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4017 'zext' 'zext_ln9_193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4018 [1/1] (0.00ns)   --->   "%zext_ln9_93 = zext i30 %and_ln9_84" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4018 'zext' 'zext_ln9_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4019 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_70 = add i28 %zext_ln9_193, i28 %zext_ln9_192" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4019 'add' 'add_ln10_70' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4020 [1/1] (2.49ns)   --->   "%s1_45 = add i31 %zext_ln9_93, i31 %zext_ln9_92" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4020 'add' 's1_45' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4021 [1/1] (0.00ns)   --->   "%tmp_2398 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_45, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4021 'partselect' 'tmp_2398' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4022 [1/1] (0.00ns)   --->   "%zext_ln10_45 = zext i27 %tmp_2398" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4022 'zext' 'zext_ln10_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4023 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_45 = add i28 %zext_ln10_45, i28 %add_ln10_70" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4023 'add' 'add_ln10_45' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4024 [1/1] (0.00ns)   --->   "%tmp_2399 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_45, i32 16, i32 19" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4024 'partselect' 'tmp_2399' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4025 [1/1] (0.00ns)   --->   "%tmp_2400 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_45, i32 8, i32 11" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4025 'partselect' 'tmp_2400' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4026 [1/1] (0.00ns)   --->   "%trunc_ln11_11 = trunc i28 %add_ln10_45" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4026 'trunc' 'trunc_ln11_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4027 [1/1] (0.00ns)   --->   "%tmp_2401 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_45, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4027 'partselect' 'tmp_2401' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4028 [1/1] (0.00ns)   --->   "%and_ln9_85 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2434, i2 0, i2 %tmp_2435, i2 0, i2 %tmp_2436, i2 0, i2 %tmp_2437, i2 0, i2 %tmp_2438, i2 0, i2 %tmp_2439, i2 0, i2 %tmp_2440, i2 0, i2 %trunc_ln9_45" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4028 'bitconcatenate' 'and_ln9_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4029 [1/1] (0.00ns)   --->   "%and_ln9_85_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2435, i2 0, i2 %tmp_2436, i2 0, i2 %tmp_2437, i2 0, i2 %tmp_2438, i2 0, i2 %tmp_2439, i2 0, i2 %tmp_2440, i2 0, i2 %trunc_ln9_45" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4029 'bitconcatenate' 'and_ln9_85_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4030 [1/1] (0.00ns)   --->   "%zext_ln9_194 = zext i26 %and_ln9_85_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4030 'zext' 'zext_ln9_194' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4031 [1/1] (0.00ns)   --->   "%zext_ln9_94 = zext i30 %and_ln9_85" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4031 'zext' 'zext_ln9_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4032 [1/1] (0.00ns)   --->   "%and_ln9_86 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2441, i2 0, i2 %tmp_2442, i2 0, i2 %tmp_2443, i2 0, i2 %tmp_2444, i2 0, i2 %tmp_2445, i2 0, i2 %tmp_2446, i2 0, i2 %tmp_2447, i2 0, i2 %tmp_2448" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4032 'bitconcatenate' 'and_ln9_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4033 [1/1] (0.00ns)   --->   "%and_ln9_86_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2442, i2 0, i2 %tmp_2443, i2 0, i2 %tmp_2444, i2 0, i2 %tmp_2445, i2 0, i2 %tmp_2446, i2 0, i2 %tmp_2447, i2 0, i2 %tmp_2448" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4033 'bitconcatenate' 'and_ln9_86_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4034 [1/1] (0.00ns)   --->   "%zext_ln9_195 = zext i26 %and_ln9_86_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4034 'zext' 'zext_ln9_195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4035 [1/1] (0.00ns)   --->   "%zext_ln9_95 = zext i30 %and_ln9_86" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4035 'zext' 'zext_ln9_95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4036 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_71 = add i28 %zext_ln9_195, i28 %zext_ln9_194" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4036 'add' 'add_ln10_71' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4037 [1/1] (2.49ns)   --->   "%s1_46 = add i31 %zext_ln9_95, i31 %zext_ln9_94" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4037 'add' 's1_46' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4038 [1/1] (0.00ns)   --->   "%tmp_2449 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_46, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4038 'partselect' 'tmp_2449' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4039 [1/1] (0.00ns)   --->   "%zext_ln10_46 = zext i27 %tmp_2449" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4039 'zext' 'zext_ln10_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4040 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_46 = add i28 %zext_ln10_46, i28 %add_ln10_71" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4040 'add' 'add_ln10_46' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4041 [1/1] (0.00ns)   --->   "%tmp_2450 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_46, i32 16, i32 19" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4041 'partselect' 'tmp_2450' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4042 [1/1] (0.00ns)   --->   "%tmp_2451 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_46, i32 8, i32 11" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4042 'partselect' 'tmp_2451' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4043 [1/1] (0.00ns)   --->   "%trunc_ln11_12 = trunc i28 %add_ln10_46" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4043 'trunc' 'trunc_ln11_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4044 [1/1] (0.00ns)   --->   "%tmp_2452 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_46, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4044 'partselect' 'tmp_2452' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4045 [1/1] (0.00ns)   --->   "%and_ln9_87 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2485, i2 0, i2 %tmp_2486, i2 0, i2 %tmp_2487, i2 0, i2 %tmp_2488, i2 0, i2 %tmp_2489, i2 0, i2 %tmp_2490, i2 0, i2 %tmp_2491, i2 0, i2 %trunc_ln9_46" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4045 'bitconcatenate' 'and_ln9_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4046 [1/1] (0.00ns)   --->   "%and_ln9_87_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2486, i2 0, i2 %tmp_2487, i2 0, i2 %tmp_2488, i2 0, i2 %tmp_2489, i2 0, i2 %tmp_2490, i2 0, i2 %tmp_2491, i2 0, i2 %trunc_ln9_46" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4046 'bitconcatenate' 'and_ln9_87_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4047 [1/1] (0.00ns)   --->   "%zext_ln9_196 = zext i26 %and_ln9_87_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4047 'zext' 'zext_ln9_196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4048 [1/1] (0.00ns)   --->   "%zext_ln9_96 = zext i30 %and_ln9_87" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4048 'zext' 'zext_ln9_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4049 [1/1] (0.00ns)   --->   "%and_ln9_88 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2492, i2 0, i2 %tmp_2493, i2 0, i2 %tmp_2494, i2 0, i2 %tmp_2495, i2 0, i2 %tmp_2496, i2 0, i2 %tmp_2497, i2 0, i2 %tmp_2498, i2 0, i2 %tmp_2499" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4049 'bitconcatenate' 'and_ln9_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4050 [1/1] (0.00ns)   --->   "%and_ln9_88_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2493, i2 0, i2 %tmp_2494, i2 0, i2 %tmp_2495, i2 0, i2 %tmp_2496, i2 0, i2 %tmp_2497, i2 0, i2 %tmp_2498, i2 0, i2 %tmp_2499" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4050 'bitconcatenate' 'and_ln9_88_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4051 [1/1] (0.00ns)   --->   "%zext_ln9_197 = zext i26 %and_ln9_88_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4051 'zext' 'zext_ln9_197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4052 [1/1] (0.00ns)   --->   "%zext_ln9_97 = zext i30 %and_ln9_88" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4052 'zext' 'zext_ln9_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4053 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_72 = add i28 %zext_ln9_197, i28 %zext_ln9_196" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4053 'add' 'add_ln10_72' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4054 [1/1] (2.49ns)   --->   "%s1_47 = add i31 %zext_ln9_97, i31 %zext_ln9_96" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4054 'add' 's1_47' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4055 [1/1] (0.00ns)   --->   "%tmp_2500 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_47, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4055 'partselect' 'tmp_2500' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4056 [1/1] (0.00ns)   --->   "%zext_ln10_47 = zext i27 %tmp_2500" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4056 'zext' 'zext_ln10_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4057 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_47 = add i28 %zext_ln10_47, i28 %add_ln10_72" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4057 'add' 'add_ln10_47' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4058 [1/1] (0.00ns)   --->   "%tmp_2501 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_47, i32 16, i32 19" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4058 'partselect' 'tmp_2501' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4059 [1/1] (0.00ns)   --->   "%tmp_2502 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_47, i32 8, i32 11" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4059 'partselect' 'tmp_2502' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4060 [1/1] (0.00ns)   --->   "%trunc_ln11_13 = trunc i28 %add_ln10_47" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4060 'trunc' 'trunc_ln11_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4061 [1/1] (0.00ns)   --->   "%tmp_2503 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_47, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4061 'partselect' 'tmp_2503' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4062 [1/1] (0.00ns)   --->   "%and_ln9_89 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2536, i2 0, i2 %tmp_2537, i2 0, i2 %tmp_2538, i2 0, i2 %tmp_2539, i2 0, i2 %tmp_2540, i2 0, i2 %tmp_2541, i2 0, i2 %tmp_2542, i2 0, i2 %trunc_ln9_47" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4062 'bitconcatenate' 'and_ln9_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4063 [1/1] (0.00ns)   --->   "%and_ln9_89_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2537, i2 0, i2 %tmp_2538, i2 0, i2 %tmp_2539, i2 0, i2 %tmp_2540, i2 0, i2 %tmp_2541, i2 0, i2 %tmp_2542, i2 0, i2 %trunc_ln9_47" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4063 'bitconcatenate' 'and_ln9_89_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4064 [1/1] (0.00ns)   --->   "%zext_ln9_198 = zext i26 %and_ln9_89_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4064 'zext' 'zext_ln9_198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4065 [1/1] (0.00ns)   --->   "%zext_ln9_98 = zext i30 %and_ln9_89" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4065 'zext' 'zext_ln9_98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4066 [1/1] (0.00ns)   --->   "%and_ln9_90 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2543, i2 0, i2 %tmp_2544, i2 0, i2 %tmp_2545, i2 0, i2 %tmp_2546, i2 0, i2 %tmp_2547, i2 0, i2 %tmp_2548, i2 0, i2 %tmp_2549, i2 0, i2 %tmp_2550" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4066 'bitconcatenate' 'and_ln9_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4067 [1/1] (0.00ns)   --->   "%and_ln9_90_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2544, i2 0, i2 %tmp_2545, i2 0, i2 %tmp_2546, i2 0, i2 %tmp_2547, i2 0, i2 %tmp_2548, i2 0, i2 %tmp_2549, i2 0, i2 %tmp_2550" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4067 'bitconcatenate' 'and_ln9_90_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4068 [1/1] (0.00ns)   --->   "%zext_ln9_199 = zext i26 %and_ln9_90_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4068 'zext' 'zext_ln9_199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4069 [1/1] (0.00ns)   --->   "%zext_ln9_99 = zext i30 %and_ln9_90" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4069 'zext' 'zext_ln9_99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4070 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_73 = add i28 %zext_ln9_199, i28 %zext_ln9_198" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4070 'add' 'add_ln10_73' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4071 [1/1] (2.49ns)   --->   "%s1_48 = add i31 %zext_ln9_99, i31 %zext_ln9_98" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4071 'add' 's1_48' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4072 [1/1] (0.00ns)   --->   "%tmp_2551 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_48, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4072 'partselect' 'tmp_2551' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4073 [1/1] (0.00ns)   --->   "%zext_ln10_48 = zext i27 %tmp_2551" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4073 'zext' 'zext_ln10_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4074 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_48 = add i28 %zext_ln10_48, i28 %add_ln10_73" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4074 'add' 'add_ln10_48' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4075 [1/1] (0.00ns)   --->   "%tmp_2552 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_48, i32 16, i32 19" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4075 'partselect' 'tmp_2552' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4076 [1/1] (0.00ns)   --->   "%tmp_2553 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_48, i32 8, i32 11" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4076 'partselect' 'tmp_2553' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4077 [1/1] (0.00ns)   --->   "%trunc_ln11_14 = trunc i28 %add_ln10_48" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4077 'trunc' 'trunc_ln11_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4078 [1/1] (0.00ns)   --->   "%tmp_2554 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_48, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4078 'partselect' 'tmp_2554' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4079 [1/1] (0.00ns)   --->   "%and_ln9_91 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2587, i2 0, i2 %tmp_2588, i2 0, i2 %tmp_2589, i2 0, i2 %tmp_2590, i2 0, i2 %tmp_2591, i2 0, i2 %tmp_2592, i2 0, i2 %tmp_2593, i2 0, i2 %trunc_ln9_48" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4079 'bitconcatenate' 'and_ln9_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4080 [1/1] (0.00ns)   --->   "%and_ln9_91_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2588, i2 0, i2 %tmp_2589, i2 0, i2 %tmp_2590, i2 0, i2 %tmp_2591, i2 0, i2 %tmp_2592, i2 0, i2 %tmp_2593, i2 0, i2 %trunc_ln9_48" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4080 'bitconcatenate' 'and_ln9_91_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4081 [1/1] (0.00ns)   --->   "%zext_ln9_200 = zext i26 %and_ln9_91_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4081 'zext' 'zext_ln9_200' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4082 [1/1] (0.00ns)   --->   "%zext_ln9_100 = zext i30 %and_ln9_91" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4082 'zext' 'zext_ln9_100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4083 [1/1] (0.00ns)   --->   "%and_ln9_92 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2594, i2 0, i2 %tmp_2595, i2 0, i2 %tmp_2596, i2 0, i2 %tmp_2597, i2 0, i2 %tmp_2598, i2 0, i2 %tmp_2599, i2 0, i2 %tmp_2600, i2 0, i2 %tmp_2601" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4083 'bitconcatenate' 'and_ln9_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4084 [1/1] (0.00ns)   --->   "%and_ln9_92_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2595, i2 0, i2 %tmp_2596, i2 0, i2 %tmp_2597, i2 0, i2 %tmp_2598, i2 0, i2 %tmp_2599, i2 0, i2 %tmp_2600, i2 0, i2 %tmp_2601" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4084 'bitconcatenate' 'and_ln9_92_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4085 [1/1] (0.00ns)   --->   "%zext_ln9_201 = zext i26 %and_ln9_92_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4085 'zext' 'zext_ln9_201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4086 [1/1] (0.00ns)   --->   "%zext_ln9_101 = zext i30 %and_ln9_92" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4086 'zext' 'zext_ln9_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4087 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_74 = add i28 %zext_ln9_201, i28 %zext_ln9_200" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4087 'add' 'add_ln10_74' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4088 [1/1] (2.49ns)   --->   "%s1_49 = add i31 %zext_ln9_101, i31 %zext_ln9_100" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4088 'add' 's1_49' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4089 [1/1] (0.00ns)   --->   "%tmp_2602 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_49, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4089 'partselect' 'tmp_2602' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4090 [1/1] (0.00ns)   --->   "%zext_ln10_49 = zext i27 %tmp_2602" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4090 'zext' 'zext_ln10_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4091 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_49 = add i28 %zext_ln10_49, i28 %add_ln10_74" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4091 'add' 'add_ln10_49' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4092 [1/1] (0.00ns)   --->   "%tmp_2603 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_49, i32 16, i32 19" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4092 'partselect' 'tmp_2603' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4093 [1/1] (0.00ns)   --->   "%tmp_2604 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_49, i32 8, i32 11" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4093 'partselect' 'tmp_2604' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4094 [1/1] (0.00ns)   --->   "%trunc_ln11_15 = trunc i28 %add_ln10_49" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4094 'trunc' 'trunc_ln11_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4095 [1/1] (0.00ns)   --->   "%tmp_2605 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_49, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4095 'partselect' 'tmp_2605' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4096 [1/1] (0.00ns)   --->   "%and_ln9_93 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2638, i2 0, i2 %tmp_2639, i2 0, i2 %tmp_2640, i2 0, i2 %tmp_2641, i2 0, i2 %tmp_2642, i2 0, i2 %tmp_2643, i2 0, i2 %tmp_2644, i2 0, i2 %trunc_ln9_49" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4096 'bitconcatenate' 'and_ln9_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4097 [1/1] (0.00ns)   --->   "%and_ln9_93_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2639, i2 0, i2 %tmp_2640, i2 0, i2 %tmp_2641, i2 0, i2 %tmp_2642, i2 0, i2 %tmp_2643, i2 0, i2 %tmp_2644, i2 0, i2 %trunc_ln9_49" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4097 'bitconcatenate' 'and_ln9_93_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4098 [1/1] (0.00ns)   --->   "%zext_ln9_202 = zext i26 %and_ln9_93_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4098 'zext' 'zext_ln9_202' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4099 [1/1] (0.00ns)   --->   "%zext_ln9_102 = zext i30 %and_ln9_93" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4099 'zext' 'zext_ln9_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4100 [1/1] (0.00ns)   --->   "%and_ln9_94 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2645, i2 0, i2 %tmp_2646, i2 0, i2 %tmp_2647, i2 0, i2 %tmp_2648, i2 0, i2 %tmp_2649, i2 0, i2 %tmp_2650, i2 0, i2 %tmp_2651, i2 0, i2 %tmp_2652" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4100 'bitconcatenate' 'and_ln9_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4101 [1/1] (0.00ns)   --->   "%and_ln9_94_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2646, i2 0, i2 %tmp_2647, i2 0, i2 %tmp_2648, i2 0, i2 %tmp_2649, i2 0, i2 %tmp_2650, i2 0, i2 %tmp_2651, i2 0, i2 %tmp_2652" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4101 'bitconcatenate' 'and_ln9_94_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4102 [1/1] (0.00ns)   --->   "%zext_ln9_203 = zext i26 %and_ln9_94_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4102 'zext' 'zext_ln9_203' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4103 [1/1] (0.00ns)   --->   "%zext_ln9_103 = zext i30 %and_ln9_94" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4103 'zext' 'zext_ln9_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4104 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_75 = add i28 %zext_ln9_203, i28 %zext_ln9_202" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4104 'add' 'add_ln10_75' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4105 [1/1] (2.49ns)   --->   "%s1_50 = add i31 %zext_ln9_103, i31 %zext_ln9_102" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4105 'add' 's1_50' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4106 [1/1] (0.00ns)   --->   "%tmp_2653 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_50, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4106 'partselect' 'tmp_2653' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4107 [1/1] (0.00ns)   --->   "%zext_ln10_50 = zext i27 %tmp_2653" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4107 'zext' 'zext_ln10_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4108 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_50 = add i28 %zext_ln10_50, i28 %add_ln10_75" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4108 'add' 'add_ln10_50' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4109 [1/1] (0.00ns)   --->   "%tmp_2654 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_50, i32 16, i32 19" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4109 'partselect' 'tmp_2654' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4110 [1/1] (0.00ns)   --->   "%tmp_2655 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_50, i32 8, i32 11" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4110 'partselect' 'tmp_2655' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4111 [1/1] (0.00ns)   --->   "%trunc_ln11_16 = trunc i28 %add_ln10_50" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4111 'trunc' 'trunc_ln11_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4112 [1/1] (0.00ns)   --->   "%tmp_2656 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_50, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4112 'partselect' 'tmp_2656' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4113 [1/1] (0.00ns)   --->   "%and_ln9_95 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2689, i2 0, i2 %tmp_2690, i2 0, i2 %tmp_2691, i2 0, i2 %tmp_2692, i2 0, i2 %tmp_2693, i2 0, i2 %tmp_2694, i2 0, i2 %tmp_2695, i2 0, i2 %trunc_ln9_50" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4113 'bitconcatenate' 'and_ln9_95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4114 [1/1] (0.00ns)   --->   "%and_ln9_95_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2690, i2 0, i2 %tmp_2691, i2 0, i2 %tmp_2692, i2 0, i2 %tmp_2693, i2 0, i2 %tmp_2694, i2 0, i2 %tmp_2695, i2 0, i2 %trunc_ln9_50" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4114 'bitconcatenate' 'and_ln9_95_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4115 [1/1] (0.00ns)   --->   "%zext_ln9_204 = zext i26 %and_ln9_95_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4115 'zext' 'zext_ln9_204' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4116 [1/1] (0.00ns)   --->   "%zext_ln9_104 = zext i30 %and_ln9_95" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4116 'zext' 'zext_ln9_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4117 [1/1] (0.00ns)   --->   "%and_ln9_96 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2696, i2 0, i2 %tmp_2697, i2 0, i2 %tmp_2698, i2 0, i2 %tmp_2699, i2 0, i2 %tmp_2700, i2 0, i2 %tmp_2701, i2 0, i2 %tmp_2702, i2 0, i2 %tmp_2703" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4117 'bitconcatenate' 'and_ln9_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4118 [1/1] (0.00ns)   --->   "%and_ln9_96_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2697, i2 0, i2 %tmp_2698, i2 0, i2 %tmp_2699, i2 0, i2 %tmp_2700, i2 0, i2 %tmp_2701, i2 0, i2 %tmp_2702, i2 0, i2 %tmp_2703" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4118 'bitconcatenate' 'and_ln9_96_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4119 [1/1] (0.00ns)   --->   "%zext_ln9_205 = zext i26 %and_ln9_96_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4119 'zext' 'zext_ln9_205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4120 [1/1] (0.00ns)   --->   "%zext_ln9_105 = zext i30 %and_ln9_96" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4120 'zext' 'zext_ln9_105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_76 = add i28 %zext_ln9_205, i28 %zext_ln9_204" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4121 'add' 'add_ln10_76' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4122 [1/1] (2.49ns)   --->   "%s1_51 = add i31 %zext_ln9_105, i31 %zext_ln9_104" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4122 'add' 's1_51' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4123 [1/1] (0.00ns)   --->   "%tmp_2704 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_51, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4123 'partselect' 'tmp_2704' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4124 [1/1] (0.00ns)   --->   "%zext_ln10_51 = zext i27 %tmp_2704" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4124 'zext' 'zext_ln10_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4125 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_51 = add i28 %zext_ln10_51, i28 %add_ln10_76" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4125 'add' 'add_ln10_51' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4126 [1/1] (0.00ns)   --->   "%tmp_2705 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_51, i32 16, i32 19" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4126 'partselect' 'tmp_2705' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4127 [1/1] (0.00ns)   --->   "%tmp_2706 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_51, i32 8, i32 11" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4127 'partselect' 'tmp_2706' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4128 [1/1] (0.00ns)   --->   "%trunc_ln11_17 = trunc i28 %add_ln10_51" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4128 'trunc' 'trunc_ln11_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4129 [1/1] (0.00ns)   --->   "%tmp_2707 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_51, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4129 'partselect' 'tmp_2707' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4130 [1/1] (0.00ns)   --->   "%and_ln9_97 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2740, i2 0, i2 %tmp_2741, i2 0, i2 %tmp_2742, i2 0, i2 %tmp_2743, i2 0, i2 %tmp_2744, i2 0, i2 %tmp_2745, i2 0, i2 %tmp_2746, i2 0, i2 %trunc_ln9_51" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4130 'bitconcatenate' 'and_ln9_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4131 [1/1] (0.00ns)   --->   "%and_ln9_97_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2741, i2 0, i2 %tmp_2742, i2 0, i2 %tmp_2743, i2 0, i2 %tmp_2744, i2 0, i2 %tmp_2745, i2 0, i2 %tmp_2746, i2 0, i2 %trunc_ln9_51" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4131 'bitconcatenate' 'and_ln9_97_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4132 [1/1] (0.00ns)   --->   "%zext_ln9_206 = zext i26 %and_ln9_97_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4132 'zext' 'zext_ln9_206' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4133 [1/1] (0.00ns)   --->   "%zext_ln9_106 = zext i30 %and_ln9_97" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4133 'zext' 'zext_ln9_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4134 [1/1] (0.00ns)   --->   "%and_ln9_98 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2747, i2 0, i2 %tmp_2748, i2 0, i2 %tmp_2749, i2 0, i2 %tmp_2750, i2 0, i2 %tmp_2751, i2 0, i2 %tmp_2752, i2 0, i2 %tmp_2753, i2 0, i2 %tmp_2754" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4134 'bitconcatenate' 'and_ln9_98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4135 [1/1] (0.00ns)   --->   "%and_ln9_98_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2748, i2 0, i2 %tmp_2749, i2 0, i2 %tmp_2750, i2 0, i2 %tmp_2751, i2 0, i2 %tmp_2752, i2 0, i2 %tmp_2753, i2 0, i2 %tmp_2754" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4135 'bitconcatenate' 'and_ln9_98_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4136 [1/1] (0.00ns)   --->   "%zext_ln9_207 = zext i26 %and_ln9_98_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4136 'zext' 'zext_ln9_207' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4137 [1/1] (0.00ns)   --->   "%zext_ln9_107 = zext i30 %and_ln9_98" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4137 'zext' 'zext_ln9_107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4138 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_77 = add i28 %zext_ln9_207, i28 %zext_ln9_206" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4138 'add' 'add_ln10_77' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4139 [1/1] (2.49ns)   --->   "%s1_52 = add i31 %zext_ln9_107, i31 %zext_ln9_106" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4139 'add' 's1_52' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4140 [1/1] (0.00ns)   --->   "%tmp_2755 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_52, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4140 'partselect' 'tmp_2755' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4141 [1/1] (0.00ns)   --->   "%zext_ln10_52 = zext i27 %tmp_2755" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4141 'zext' 'zext_ln10_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4142 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_52 = add i28 %zext_ln10_52, i28 %add_ln10_77" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4142 'add' 'add_ln10_52' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4143 [1/1] (0.00ns)   --->   "%tmp_2756 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_52, i32 16, i32 19" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4143 'partselect' 'tmp_2756' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4144 [1/1] (0.00ns)   --->   "%tmp_2757 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_52, i32 8, i32 11" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4144 'partselect' 'tmp_2757' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4145 [1/1] (0.00ns)   --->   "%trunc_ln11_18 = trunc i28 %add_ln10_52" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4145 'trunc' 'trunc_ln11_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4146 [1/1] (0.00ns)   --->   "%tmp_2758 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_52, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4146 'partselect' 'tmp_2758' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4147 [1/1] (0.00ns)   --->   "%and_ln9_99 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2791, i2 0, i2 %tmp_2792, i2 0, i2 %tmp_2793, i2 0, i2 %tmp_2794, i2 0, i2 %tmp_2795, i2 0, i2 %tmp_2796, i2 0, i2 %tmp_2797, i2 0, i2 %trunc_ln9_52" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4147 'bitconcatenate' 'and_ln9_99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4148 [1/1] (0.00ns)   --->   "%and_ln9_99_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2792, i2 0, i2 %tmp_2793, i2 0, i2 %tmp_2794, i2 0, i2 %tmp_2795, i2 0, i2 %tmp_2796, i2 0, i2 %tmp_2797, i2 0, i2 %trunc_ln9_52" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4148 'bitconcatenate' 'and_ln9_99_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4149 [1/1] (0.00ns)   --->   "%zext_ln9_208 = zext i26 %and_ln9_99_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4149 'zext' 'zext_ln9_208' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4150 [1/1] (0.00ns)   --->   "%zext_ln9_108 = zext i30 %and_ln9_99" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4150 'zext' 'zext_ln9_108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4151 [1/1] (0.00ns)   --->   "%and_ln9_100 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2798, i2 0, i2 %tmp_2799, i2 0, i2 %tmp_2800, i2 0, i2 %tmp_2801, i2 0, i2 %tmp_2802, i2 0, i2 %tmp_2803, i2 0, i2 %tmp_2804, i2 0, i2 %tmp_2805" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4151 'bitconcatenate' 'and_ln9_100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4152 [1/1] (0.00ns)   --->   "%and_ln9_100_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2799, i2 0, i2 %tmp_2800, i2 0, i2 %tmp_2801, i2 0, i2 %tmp_2802, i2 0, i2 %tmp_2803, i2 0, i2 %tmp_2804, i2 0, i2 %tmp_2805" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4152 'bitconcatenate' 'and_ln9_100_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4153 [1/1] (0.00ns)   --->   "%zext_ln9_209 = zext i26 %and_ln9_100_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4153 'zext' 'zext_ln9_209' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4154 [1/1] (0.00ns)   --->   "%zext_ln9_109 = zext i30 %and_ln9_100" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4154 'zext' 'zext_ln9_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4155 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_78 = add i28 %zext_ln9_209, i28 %zext_ln9_208" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4155 'add' 'add_ln10_78' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4156 [1/1] (2.49ns)   --->   "%s1_53 = add i31 %zext_ln9_109, i31 %zext_ln9_108" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4156 'add' 's1_53' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4157 [1/1] (0.00ns)   --->   "%tmp_2806 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_53, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4157 'partselect' 'tmp_2806' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4158 [1/1] (0.00ns)   --->   "%zext_ln10_53 = zext i27 %tmp_2806" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4158 'zext' 'zext_ln10_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4159 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_53 = add i28 %zext_ln10_53, i28 %add_ln10_78" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4159 'add' 'add_ln10_53' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4160 [1/1] (0.00ns)   --->   "%tmp_2807 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_53, i32 16, i32 19" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4160 'partselect' 'tmp_2807' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4161 [1/1] (0.00ns)   --->   "%tmp_2808 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_53, i32 8, i32 11" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4161 'partselect' 'tmp_2808' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4162 [1/1] (0.00ns)   --->   "%trunc_ln11_19 = trunc i28 %add_ln10_53" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4162 'trunc' 'trunc_ln11_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4163 [1/1] (0.00ns)   --->   "%tmp_2809 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_53, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4163 'partselect' 'tmp_2809' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4164 [1/1] (0.00ns)   --->   "%and_ln9_101 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2842, i2 0, i2 %tmp_2843, i2 0, i2 %tmp_2844, i2 0, i2 %tmp_2845, i2 0, i2 %tmp_2846, i2 0, i2 %tmp_2847, i2 0, i2 %tmp_2848, i2 0, i2 %trunc_ln9_53" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4164 'bitconcatenate' 'and_ln9_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4165 [1/1] (0.00ns)   --->   "%and_ln9_101_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2843, i2 0, i2 %tmp_2844, i2 0, i2 %tmp_2845, i2 0, i2 %tmp_2846, i2 0, i2 %tmp_2847, i2 0, i2 %tmp_2848, i2 0, i2 %trunc_ln9_53" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4165 'bitconcatenate' 'and_ln9_101_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4166 [1/1] (0.00ns)   --->   "%zext_ln9_210 = zext i26 %and_ln9_101_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4166 'zext' 'zext_ln9_210' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4167 [1/1] (0.00ns)   --->   "%zext_ln9_110 = zext i30 %and_ln9_101" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4167 'zext' 'zext_ln9_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4168 [1/1] (0.00ns)   --->   "%and_ln9_102 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2849, i2 0, i2 %tmp_2850, i2 0, i2 %tmp_2851, i2 0, i2 %tmp_2852, i2 0, i2 %tmp_2853, i2 0, i2 %tmp_2854, i2 0, i2 %tmp_2855, i2 0, i2 %tmp_2856" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4168 'bitconcatenate' 'and_ln9_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4169 [1/1] (0.00ns)   --->   "%and_ln9_102_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2850, i2 0, i2 %tmp_2851, i2 0, i2 %tmp_2852, i2 0, i2 %tmp_2853, i2 0, i2 %tmp_2854, i2 0, i2 %tmp_2855, i2 0, i2 %tmp_2856" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4169 'bitconcatenate' 'and_ln9_102_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4170 [1/1] (0.00ns)   --->   "%zext_ln9_211 = zext i26 %and_ln9_102_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4170 'zext' 'zext_ln9_211' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4171 [1/1] (0.00ns)   --->   "%zext_ln9_111 = zext i30 %and_ln9_102" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4171 'zext' 'zext_ln9_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4172 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_79 = add i28 %zext_ln9_211, i28 %zext_ln9_210" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4172 'add' 'add_ln10_79' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4173 [1/1] (2.49ns)   --->   "%s1_54 = add i31 %zext_ln9_111, i31 %zext_ln9_110" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4173 'add' 's1_54' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4174 [1/1] (0.00ns)   --->   "%tmp_2857 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_54, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4174 'partselect' 'tmp_2857' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4175 [1/1] (0.00ns)   --->   "%zext_ln10_54 = zext i27 %tmp_2857" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4175 'zext' 'zext_ln10_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4176 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_54 = add i28 %zext_ln10_54, i28 %add_ln10_79" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4176 'add' 'add_ln10_54' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4177 [1/1] (0.00ns)   --->   "%tmp_2858 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_54, i32 16, i32 19" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4177 'partselect' 'tmp_2858' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4178 [1/1] (0.00ns)   --->   "%tmp_2859 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_54, i32 8, i32 11" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4178 'partselect' 'tmp_2859' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4179 [1/1] (0.00ns)   --->   "%trunc_ln11_20 = trunc i28 %add_ln10_54" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4179 'trunc' 'trunc_ln11_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4180 [1/1] (0.00ns)   --->   "%tmp_2860 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_54, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4180 'partselect' 'tmp_2860' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4181 [1/1] (0.00ns)   --->   "%and_ln9_103 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2893, i2 0, i2 %tmp_2894, i2 0, i2 %tmp_2895, i2 0, i2 %tmp_2896, i2 0, i2 %tmp_2897, i2 0, i2 %tmp_2898, i2 0, i2 %tmp_2899, i2 0, i2 %trunc_ln9_54" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4181 'bitconcatenate' 'and_ln9_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4182 [1/1] (0.00ns)   --->   "%and_ln9_103_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2894, i2 0, i2 %tmp_2895, i2 0, i2 %tmp_2896, i2 0, i2 %tmp_2897, i2 0, i2 %tmp_2898, i2 0, i2 %tmp_2899, i2 0, i2 %trunc_ln9_54" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4182 'bitconcatenate' 'and_ln9_103_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4183 [1/1] (0.00ns)   --->   "%zext_ln9_212 = zext i26 %and_ln9_103_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4183 'zext' 'zext_ln9_212' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4184 [1/1] (0.00ns)   --->   "%zext_ln9_112 = zext i30 %and_ln9_103" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4184 'zext' 'zext_ln9_112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4185 [1/1] (0.00ns)   --->   "%and_ln9_104 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2900, i2 0, i2 %tmp_2901, i2 0, i2 %tmp_2902, i2 0, i2 %tmp_2903, i2 0, i2 %tmp_2904, i2 0, i2 %tmp_2905, i2 0, i2 %tmp_2906, i2 0, i2 %tmp_2907" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4185 'bitconcatenate' 'and_ln9_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4186 [1/1] (0.00ns)   --->   "%and_ln9_104_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2901, i2 0, i2 %tmp_2902, i2 0, i2 %tmp_2903, i2 0, i2 %tmp_2904, i2 0, i2 %tmp_2905, i2 0, i2 %tmp_2906, i2 0, i2 %tmp_2907" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4186 'bitconcatenate' 'and_ln9_104_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4187 [1/1] (0.00ns)   --->   "%zext_ln9_213 = zext i26 %and_ln9_104_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4187 'zext' 'zext_ln9_213' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4188 [1/1] (0.00ns)   --->   "%zext_ln9_113 = zext i30 %and_ln9_104" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4188 'zext' 'zext_ln9_113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4189 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_80 = add i28 %zext_ln9_213, i28 %zext_ln9_212" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4189 'add' 'add_ln10_80' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4190 [1/1] (2.49ns)   --->   "%s1_55 = add i31 %zext_ln9_113, i31 %zext_ln9_112" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4190 'add' 's1_55' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4191 [1/1] (0.00ns)   --->   "%tmp_2908 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_55, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4191 'partselect' 'tmp_2908' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4192 [1/1] (0.00ns)   --->   "%zext_ln10_55 = zext i27 %tmp_2908" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4192 'zext' 'zext_ln10_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4193 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_55 = add i28 %zext_ln10_55, i28 %add_ln10_80" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4193 'add' 'add_ln10_55' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4194 [1/1] (0.00ns)   --->   "%tmp_2909 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_55, i32 16, i32 19" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4194 'partselect' 'tmp_2909' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4195 [1/1] (0.00ns)   --->   "%tmp_2910 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_55, i32 8, i32 11" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4195 'partselect' 'tmp_2910' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4196 [1/1] (0.00ns)   --->   "%trunc_ln11_21 = trunc i28 %add_ln10_55" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4196 'trunc' 'trunc_ln11_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4197 [1/1] (0.00ns)   --->   "%tmp_2911 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_55, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4197 'partselect' 'tmp_2911' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4198 [1/1] (0.00ns)   --->   "%and_ln9_105 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2944, i2 0, i2 %tmp_2945, i2 0, i2 %tmp_2946, i2 0, i2 %tmp_2947, i2 0, i2 %tmp_2948, i2 0, i2 %tmp_2949, i2 0, i2 %tmp_2950, i2 0, i2 %trunc_ln9_55" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4198 'bitconcatenate' 'and_ln9_105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4199 [1/1] (0.00ns)   --->   "%and_ln9_105_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2945, i2 0, i2 %tmp_2946, i2 0, i2 %tmp_2947, i2 0, i2 %tmp_2948, i2 0, i2 %tmp_2949, i2 0, i2 %tmp_2950, i2 0, i2 %trunc_ln9_55" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4199 'bitconcatenate' 'and_ln9_105_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4200 [1/1] (0.00ns)   --->   "%zext_ln9_214 = zext i26 %and_ln9_105_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4200 'zext' 'zext_ln9_214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4201 [1/1] (0.00ns)   --->   "%zext_ln9_114 = zext i30 %and_ln9_105" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4201 'zext' 'zext_ln9_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4202 [1/1] (0.00ns)   --->   "%and_ln9_106 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2951, i2 0, i2 %tmp_2952, i2 0, i2 %tmp_2953, i2 0, i2 %tmp_2954, i2 0, i2 %tmp_2955, i2 0, i2 %tmp_2956, i2 0, i2 %tmp_2957, i2 0, i2 %tmp_2958" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4202 'bitconcatenate' 'and_ln9_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4203 [1/1] (0.00ns)   --->   "%and_ln9_106_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2952, i2 0, i2 %tmp_2953, i2 0, i2 %tmp_2954, i2 0, i2 %tmp_2955, i2 0, i2 %tmp_2956, i2 0, i2 %tmp_2957, i2 0, i2 %tmp_2958" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4203 'bitconcatenate' 'and_ln9_106_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4204 [1/1] (0.00ns)   --->   "%zext_ln9_215 = zext i26 %and_ln9_106_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4204 'zext' 'zext_ln9_215' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4205 [1/1] (0.00ns)   --->   "%zext_ln9_115 = zext i30 %and_ln9_106" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4205 'zext' 'zext_ln9_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4206 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_81 = add i28 %zext_ln9_215, i28 %zext_ln9_214" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4206 'add' 'add_ln10_81' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4207 [1/1] (2.49ns)   --->   "%s1_56 = add i31 %zext_ln9_115, i31 %zext_ln9_114" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4207 'add' 's1_56' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4208 [1/1] (0.00ns)   --->   "%tmp_2959 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_56, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4208 'partselect' 'tmp_2959' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4209 [1/1] (0.00ns)   --->   "%zext_ln10_56 = zext i27 %tmp_2959" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4209 'zext' 'zext_ln10_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4210 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_56 = add i28 %zext_ln10_56, i28 %add_ln10_81" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4210 'add' 'add_ln10_56' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4211 [1/1] (0.00ns)   --->   "%tmp_2960 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_56, i32 16, i32 19" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4211 'partselect' 'tmp_2960' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4212 [1/1] (0.00ns)   --->   "%tmp_2961 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_56, i32 8, i32 11" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4212 'partselect' 'tmp_2961' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4213 [1/1] (0.00ns)   --->   "%trunc_ln11_22 = trunc i28 %add_ln10_56" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4213 'trunc' 'trunc_ln11_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4214 [1/1] (0.00ns)   --->   "%tmp_2962 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_56, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4214 'partselect' 'tmp_2962' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4215 [1/1] (0.00ns)   --->   "%and_ln9_107 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2995, i2 0, i2 %tmp_2996, i2 0, i2 %tmp_2997, i2 0, i2 %tmp_2998, i2 0, i2 %tmp_2999, i2 0, i2 %tmp_3000, i2 0, i2 %tmp_3001, i2 0, i2 %trunc_ln9_56" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4215 'bitconcatenate' 'and_ln9_107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4216 [1/1] (0.00ns)   --->   "%and_ln9_107_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_2996, i2 0, i2 %tmp_2997, i2 0, i2 %tmp_2998, i2 0, i2 %tmp_2999, i2 0, i2 %tmp_3000, i2 0, i2 %tmp_3001, i2 0, i2 %trunc_ln9_56" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4216 'bitconcatenate' 'and_ln9_107_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4217 [1/1] (0.00ns)   --->   "%zext_ln9_216 = zext i26 %and_ln9_107_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4217 'zext' 'zext_ln9_216' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4218 [1/1] (0.00ns)   --->   "%zext_ln9_116 = zext i30 %and_ln9_107" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4218 'zext' 'zext_ln9_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4219 [1/1] (0.00ns)   --->   "%and_ln9_108 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_3002, i2 0, i2 %tmp_3003, i2 0, i2 %tmp_3004, i2 0, i2 %tmp_3005, i2 0, i2 %tmp_3006, i2 0, i2 %tmp_3007, i2 0, i2 %tmp_3008, i2 0, i2 %tmp_3009" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4219 'bitconcatenate' 'and_ln9_108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4220 [1/1] (0.00ns)   --->   "%and_ln9_108_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_3003, i2 0, i2 %tmp_3004, i2 0, i2 %tmp_3005, i2 0, i2 %tmp_3006, i2 0, i2 %tmp_3007, i2 0, i2 %tmp_3008, i2 0, i2 %tmp_3009" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4220 'bitconcatenate' 'and_ln9_108_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4221 [1/1] (0.00ns)   --->   "%zext_ln9_217 = zext i26 %and_ln9_108_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4221 'zext' 'zext_ln9_217' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4222 [1/1] (0.00ns)   --->   "%zext_ln9_117 = zext i30 %and_ln9_108" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4222 'zext' 'zext_ln9_117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4223 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_82 = add i28 %zext_ln9_217, i28 %zext_ln9_216" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4223 'add' 'add_ln10_82' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4224 [1/1] (2.49ns)   --->   "%s1_57 = add i31 %zext_ln9_117, i31 %zext_ln9_116" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4224 'add' 's1_57' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4225 [1/1] (0.00ns)   --->   "%tmp_3010 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_57, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4225 'partselect' 'tmp_3010' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4226 [1/1] (0.00ns)   --->   "%zext_ln10_57 = zext i27 %tmp_3010" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4226 'zext' 'zext_ln10_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4227 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_57 = add i28 %zext_ln10_57, i28 %add_ln10_82" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4227 'add' 'add_ln10_57' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4228 [1/1] (0.00ns)   --->   "%tmp_3011 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_57, i32 16, i32 19" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4228 'partselect' 'tmp_3011' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4229 [1/1] (0.00ns)   --->   "%tmp_3012 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_57, i32 8, i32 11" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4229 'partselect' 'tmp_3012' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4230 [1/1] (0.00ns)   --->   "%trunc_ln11_23 = trunc i28 %add_ln10_57" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4230 'trunc' 'trunc_ln11_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4231 [1/1] (0.00ns)   --->   "%tmp_3013 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_57, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4231 'partselect' 'tmp_3013' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4232 [1/1] (0.00ns)   --->   "%and_ln9_109 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_3046, i2 0, i2 %tmp_3047, i2 0, i2 %tmp_3048, i2 0, i2 %tmp_3049, i2 0, i2 %tmp_3050, i2 0, i2 %tmp_3051, i2 0, i2 %tmp_3052, i2 0, i2 %trunc_ln9_57" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4232 'bitconcatenate' 'and_ln9_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4233 [1/1] (0.00ns)   --->   "%and_ln9_109_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_3047, i2 0, i2 %tmp_3048, i2 0, i2 %tmp_3049, i2 0, i2 %tmp_3050, i2 0, i2 %tmp_3051, i2 0, i2 %tmp_3052, i2 0, i2 %trunc_ln9_57" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4233 'bitconcatenate' 'and_ln9_109_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4234 [1/1] (0.00ns)   --->   "%zext_ln9_218 = zext i26 %and_ln9_109_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4234 'zext' 'zext_ln9_218' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4235 [1/1] (0.00ns)   --->   "%zext_ln9_118 = zext i30 %and_ln9_109" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4235 'zext' 'zext_ln9_118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4236 [1/1] (0.00ns)   --->   "%and_ln9_110 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_3053, i2 0, i2 %tmp_3054, i2 0, i2 %tmp_3055, i2 0, i2 %tmp_3056, i2 0, i2 %tmp_3057, i2 0, i2 %tmp_3058, i2 0, i2 %tmp_3059, i2 0, i2 %tmp_3060" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4236 'bitconcatenate' 'and_ln9_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4237 [1/1] (0.00ns)   --->   "%and_ln9_110_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2, i2 %tmp_3054, i2 0, i2 %tmp_3055, i2 0, i2 %tmp_3056, i2 0, i2 %tmp_3057, i2 0, i2 %tmp_3058, i2 0, i2 %tmp_3059, i2 0, i2 %tmp_3060" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4237 'bitconcatenate' 'and_ln9_110_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4238 [1/1] (0.00ns)   --->   "%zext_ln9_219 = zext i26 %and_ln9_110_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4238 'zext' 'zext_ln9_219' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4239 [1/1] (0.00ns)   --->   "%zext_ln9_119 = zext i30 %and_ln9_110" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4239 'zext' 'zext_ln9_119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4240 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_83 = add i28 %zext_ln9_219, i28 %zext_ln9_218" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4240 'add' 'add_ln10_83' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4241 [1/1] (2.49ns)   --->   "%s1_58 = add i31 %zext_ln9_119, i31 %zext_ln9_118" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4241 'add' 's1_58' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4242 [1/1] (0.00ns)   --->   "%tmp_3061 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_58, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4242 'partselect' 'tmp_3061' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4243 [1/1] (0.00ns)   --->   "%zext_ln10_58 = zext i27 %tmp_3061" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4243 'zext' 'zext_ln10_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4244 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_58 = add i28 %zext_ln10_58, i28 %add_ln10_83" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4244 'add' 'add_ln10_58' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 4245 [1/1] (0.00ns)   --->   "%tmp_3062 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_58, i32 16, i32 19" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4245 'partselect' 'tmp_3062' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4246 [1/1] (0.00ns)   --->   "%tmp_3063 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_58, i32 8, i32 11" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4246 'partselect' 'tmp_3063' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4247 [1/1] (0.00ns)   --->   "%trunc_ln11_24 = trunc i28 %add_ln10_58" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4247 'trunc' 'trunc_ln11_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4248 [1/1] (0.00ns)   --->   "%tmp_3064 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_58, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4248 'partselect' 'tmp_3064' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4249 [1/1] (0.00ns)   --->   "%and_ln8_111 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i16, i1 %tmp_3066, i1 0, i1 %tmp_3067, i1 0, i1 %tmp_3068, i1 0, i1 %tmp_3069, i1 0, i1 %tmp_3070, i1 0, i1 %tmp_3071, i1 0, i1 %tmp_3072, i1 0, i1 %tmp_3073, i16 0" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4249 'bitconcatenate' 'and_ln8_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4250 [1/1] (0.99ns)   --->   "%xor_ln8_27 = xor i31 %and_ln8_111, i31 1431633920" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4250 'xor' 'xor_ln8_27' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4251 [1/1] (0.00ns)   --->   "%trunc_ln8_60 = trunc i31 %xor_ln8_27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4251 'trunc' 'trunc_ln8_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4252 [1/1] (0.00ns)   --->   "%zext_ln8_120 = zext i31 %xor_ln8_27" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4252 'zext' 'zext_ln8_120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4253 [1/1] (0.00ns)   --->   "%and_ln8_112 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i16, i1 %tmp_3074, i1 0, i1 %tmp_3075, i1 0, i1 %tmp_3076, i1 0, i1 %tmp_3077, i1 0, i1 %tmp_3078, i1 0, i1 %tmp_3079, i1 0, i1 %tmp_3080, i1 0, i1 %tmp_3081, i16 0" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4253 'bitconcatenate' 'and_ln8_112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4254 [1/1] (0.99ns)   --->   "%xor_ln8_28 = xor i31 %and_ln8_112, i31 1431633920" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4254 'xor' 'xor_ln8_28' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4255 [1/1] (0.00ns)   --->   "%trunc_ln8_61 = trunc i31 %xor_ln8_28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4255 'trunc' 'trunc_ln8_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4256 [1/1] (0.00ns)   --->   "%zext_ln8_121 = zext i31 %xor_ln8_28" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4256 'zext' 'zext_ln8_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4257 [1/1] (2.49ns)   --->   "%add_ln8_180 = add i30 %trunc_ln8_61, i30 %trunc_ln8_60" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4257 'add' 'add_ln8_180' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4258 [1/1] (2.52ns)   --->   "%s0_59 = add i32 %zext_ln8_121, i32 %zext_ln8_120" [bnn.cpp:8->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4258 'add' 's0_59' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4259 [1/1] (0.00ns)   --->   "%tmp_3082 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_180, i32 28, i32 29" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4259 'partselect' 'tmp_3082' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4260 [1/1] (0.00ns)   --->   "%tmp_3083 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_180, i32 24, i32 25" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4260 'partselect' 'tmp_3083' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4261 [1/1] (0.00ns)   --->   "%tmp_3084 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_180, i32 20, i32 21" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4261 'partselect' 'tmp_3084' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4262 [1/1] (0.00ns)   --->   "%tmp_3085 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_180, i32 16, i32 17" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4262 'partselect' 'tmp_3085' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4263 [1/1] (0.00ns)   --->   "%tmp_3086 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %s0_59, i32 30, i32 31" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4263 'partselect' 'tmp_3086' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4264 [1/1] (0.00ns)   --->   "%tmp_3087 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_180, i32 26, i32 27" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4264 'partselect' 'tmp_3087' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4265 [1/1] (0.00ns)   --->   "%tmp_3088 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_180, i32 22, i32 23" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4265 'partselect' 'tmp_3088' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4266 [1/1] (0.00ns)   --->   "%tmp_3089 = partselect i2 @_ssdm_op_PartSelect.i2.i30.i32.i32, i30 %add_ln8_180, i32 18, i32 19" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4266 'partselect' 'tmp_3089' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.71>
ST_4 : Operation 4267 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_636, i4 0, i4 %tmp_637, i4 0, i4 %trunc_ln10" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4267 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4268 [1/1] (0.00ns)   --->   "%zext_ln11_122 = zext i4 %trunc_ln10" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4268 'zext' 'zext_ln11_122' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4269 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i20 %and_ln" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4269 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4270 [1/1] (0.00ns)   --->   "%and_ln3 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_638, i4 0, i4 %tmp_636, i4 0, i4 %tmp_637" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4270 'bitconcatenate' 'and_ln3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4271 [1/1] (0.00ns)   --->   "%zext_ln11_123 = zext i4 %tmp_637" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4271 'zext' 'zext_ln11_123' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4272 [1/1] (0.00ns)   --->   "%zext_ln11_23 = zext i20 %and_ln3" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4272 'zext' 'zext_ln11_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4273 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11 = add i6 %zext_ln11_123, i6 %zext_ln11_122" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4273 'add' 'add_ln11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4274 [1/1] (2.19ns)   --->   "%s3 = add i21 %zext_ln11_23, i21 %zext_ln11" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4274 'add' 's3' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4275 [1/1] (0.00ns)   --->   "%tmp_639 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4275 'partselect' 'tmp_639' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4276 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i5 %tmp_639" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4276 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4277 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4 = add i6 %zext_ln12, i6 %add_ln11" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4277 'add' 's4' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4278 [1/1] (0.00ns)   --->   "%and_ln10_9 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_687, i4 0, i4 %tmp_688, i4 0, i4 %trunc_ln10_9" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4278 'bitconcatenate' 'and_ln10_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4279 [1/1] (0.00ns)   --->   "%zext_ln11_124 = zext i4 %trunc_ln10_9" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4279 'zext' 'zext_ln11_124' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4280 [1/1] (0.00ns)   --->   "%zext_ln11_24 = zext i20 %and_ln10_9" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4280 'zext' 'zext_ln11_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4281 [1/1] (0.00ns)   --->   "%and_ln11_s = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_689, i4 0, i4 %tmp_687, i4 0, i4 %tmp_688" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4281 'bitconcatenate' 'and_ln11_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4282 [1/1] (0.00ns)   --->   "%zext_ln11_125 = zext i4 %tmp_688" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4282 'zext' 'zext_ln11_125' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4283 [1/1] (0.00ns)   --->   "%zext_ln11_25 = zext i20 %and_ln11_s" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4283 'zext' 'zext_ln11_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4284 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_22 = add i6 %zext_ln11_125, i6 %zext_ln11_124" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4284 'add' 'add_ln11_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4285 [1/1] (2.19ns)   --->   "%s3_11 = add i21 %zext_ln11_25, i21 %zext_ln11_24" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4285 'add' 's3_11' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4286 [1/1] (0.00ns)   --->   "%tmp_690 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_11, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4286 'partselect' 'tmp_690' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4287 [1/1] (0.00ns)   --->   "%zext_ln12_11 = zext i5 %tmp_690" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4287 'zext' 'zext_ln12_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4288 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_11 = add i6 %zext_ln12_11, i6 %add_ln11_22" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4288 'add' 's4_11' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4289 [1/1] (0.00ns)   --->   "%and_ln10_s = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_738, i4 0, i4 %tmp_739, i4 0, i4 %trunc_ln10_10" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4289 'bitconcatenate' 'and_ln10_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4290 [1/1] (0.00ns)   --->   "%zext_ln11_126 = zext i4 %trunc_ln10_10" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4290 'zext' 'zext_ln11_126' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4291 [1/1] (0.00ns)   --->   "%zext_ln11_26 = zext i20 %and_ln10_s" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4291 'zext' 'zext_ln11_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4292 [1/1] (0.00ns)   --->   "%and_ln11_3 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_740, i4 0, i4 %tmp_738, i4 0, i4 %tmp_739" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4292 'bitconcatenate' 'and_ln11_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4293 [1/1] (0.00ns)   --->   "%zext_ln11_127 = zext i4 %tmp_739" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4293 'zext' 'zext_ln11_127' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4294 [1/1] (0.00ns)   --->   "%zext_ln11_27 = zext i20 %and_ln11_3" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4294 'zext' 'zext_ln11_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4295 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_24 = add i6 %zext_ln11_127, i6 %zext_ln11_126" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4295 'add' 'add_ln11_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4296 [1/1] (2.19ns)   --->   "%s3_12 = add i21 %zext_ln11_27, i21 %zext_ln11_26" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4296 'add' 's3_12' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4297 [1/1] (0.00ns)   --->   "%tmp_741 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_12, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4297 'partselect' 'tmp_741' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4298 [1/1] (0.00ns)   --->   "%zext_ln12_12 = zext i5 %tmp_741" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4298 'zext' 'zext_ln12_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4299 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_12 = add i6 %zext_ln12_12, i6 %add_ln11_24" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4299 'add' 's4_12' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4300 [1/1] (0.00ns)   --->   "%and_ln10_1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_789, i4 0, i4 %tmp_790, i4 0, i4 %trunc_ln10_11" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4300 'bitconcatenate' 'and_ln10_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4301 [1/1] (0.00ns)   --->   "%zext_ln11_128 = zext i4 %trunc_ln10_11" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4301 'zext' 'zext_ln11_128' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4302 [1/1] (0.00ns)   --->   "%zext_ln11_28 = zext i20 %and_ln10_1" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4302 'zext' 'zext_ln11_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4303 [1/1] (0.00ns)   --->   "%and_ln11_4 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_791, i4 0, i4 %tmp_789, i4 0, i4 %tmp_790" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4303 'bitconcatenate' 'and_ln11_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4304 [1/1] (0.00ns)   --->   "%zext_ln11_129 = zext i4 %tmp_790" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4304 'zext' 'zext_ln11_129' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4305 [1/1] (0.00ns)   --->   "%zext_ln11_29 = zext i20 %and_ln11_4" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4305 'zext' 'zext_ln11_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4306 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_26 = add i6 %zext_ln11_129, i6 %zext_ln11_128" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4306 'add' 'add_ln11_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4307 [1/1] (2.19ns)   --->   "%s3_13 = add i21 %zext_ln11_29, i21 %zext_ln11_28" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4307 'add' 's3_13' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4308 [1/1] (0.00ns)   --->   "%tmp_792 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_13, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4308 'partselect' 'tmp_792' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4309 [1/1] (0.00ns)   --->   "%zext_ln12_13 = zext i5 %tmp_792" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4309 'zext' 'zext_ln12_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4310 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_13 = add i6 %zext_ln12_13, i6 %add_ln11_26" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4310 'add' 's4_13' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4311 [1/1] (0.00ns)   --->   "%and_ln10_2 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_840, i4 0, i4 %tmp_841, i4 0, i4 %trunc_ln10_12" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4311 'bitconcatenate' 'and_ln10_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4312 [1/1] (0.00ns)   --->   "%zext_ln11_130 = zext i4 %trunc_ln10_12" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4312 'zext' 'zext_ln11_130' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4313 [1/1] (0.00ns)   --->   "%zext_ln11_30 = zext i20 %and_ln10_2" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4313 'zext' 'zext_ln11_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4314 [1/1] (0.00ns)   --->   "%and_ln11_5 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_842, i4 0, i4 %tmp_840, i4 0, i4 %tmp_841" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4314 'bitconcatenate' 'and_ln11_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4315 [1/1] (0.00ns)   --->   "%zext_ln11_131 = zext i4 %tmp_841" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4315 'zext' 'zext_ln11_131' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4316 [1/1] (0.00ns)   --->   "%zext_ln11_31 = zext i20 %and_ln11_5" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4316 'zext' 'zext_ln11_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4317 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_28 = add i6 %zext_ln11_131, i6 %zext_ln11_130" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4317 'add' 'add_ln11_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4318 [1/1] (2.19ns)   --->   "%s3_14 = add i21 %zext_ln11_31, i21 %zext_ln11_30" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4318 'add' 's3_14' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4319 [1/1] (0.00ns)   --->   "%tmp_843 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_14, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4319 'partselect' 'tmp_843' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4320 [1/1] (0.00ns)   --->   "%zext_ln12_14 = zext i5 %tmp_843" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4320 'zext' 'zext_ln12_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4321 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_14 = add i6 %zext_ln12_14, i6 %add_ln11_28" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4321 'add' 's4_14' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4322 [1/1] (0.00ns)   --->   "%and_ln10_3 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_891, i4 0, i4 %tmp_892, i4 0, i4 %trunc_ln10_13" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4322 'bitconcatenate' 'and_ln10_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4323 [1/1] (0.00ns)   --->   "%zext_ln11_132 = zext i4 %trunc_ln10_13" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4323 'zext' 'zext_ln11_132' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4324 [1/1] (0.00ns)   --->   "%zext_ln11_32 = zext i20 %and_ln10_3" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4324 'zext' 'zext_ln11_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4325 [1/1] (0.00ns)   --->   "%and_ln11_6 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_893, i4 0, i4 %tmp_891, i4 0, i4 %tmp_892" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4325 'bitconcatenate' 'and_ln11_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4326 [1/1] (0.00ns)   --->   "%zext_ln11_133 = zext i4 %tmp_892" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4326 'zext' 'zext_ln11_133' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4327 [1/1] (0.00ns)   --->   "%zext_ln11_33 = zext i20 %and_ln11_6" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4327 'zext' 'zext_ln11_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4328 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_30 = add i6 %zext_ln11_133, i6 %zext_ln11_132" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4328 'add' 'add_ln11_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4329 [1/1] (2.19ns)   --->   "%s3_15 = add i21 %zext_ln11_33, i21 %zext_ln11_32" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4329 'add' 's3_15' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4330 [1/1] (0.00ns)   --->   "%tmp_894 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_15, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4330 'partselect' 'tmp_894' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4331 [1/1] (0.00ns)   --->   "%zext_ln12_15 = zext i5 %tmp_894" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4331 'zext' 'zext_ln12_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4332 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_15 = add i6 %zext_ln12_15, i6 %add_ln11_30" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4332 'add' 's4_15' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4333 [1/1] (0.00ns)   --->   "%and_ln10_4 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_942, i4 0, i4 %tmp_943, i4 0, i4 %trunc_ln10_14" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4333 'bitconcatenate' 'and_ln10_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4334 [1/1] (0.00ns)   --->   "%zext_ln11_134 = zext i4 %trunc_ln10_14" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4334 'zext' 'zext_ln11_134' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4335 [1/1] (0.00ns)   --->   "%zext_ln11_34 = zext i20 %and_ln10_4" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4335 'zext' 'zext_ln11_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4336 [1/1] (0.00ns)   --->   "%and_ln11_7 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_944, i4 0, i4 %tmp_942, i4 0, i4 %tmp_943" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4336 'bitconcatenate' 'and_ln11_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4337 [1/1] (0.00ns)   --->   "%zext_ln11_135 = zext i4 %tmp_943" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4337 'zext' 'zext_ln11_135' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4338 [1/1] (0.00ns)   --->   "%zext_ln11_35 = zext i20 %and_ln11_7" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4338 'zext' 'zext_ln11_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4339 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_32 = add i6 %zext_ln11_135, i6 %zext_ln11_134" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4339 'add' 'add_ln11_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4340 [1/1] (2.19ns)   --->   "%s3_16 = add i21 %zext_ln11_35, i21 %zext_ln11_34" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4340 'add' 's3_16' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4341 [1/1] (0.00ns)   --->   "%tmp_945 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_16, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4341 'partselect' 'tmp_945' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4342 [1/1] (0.00ns)   --->   "%zext_ln12_16 = zext i5 %tmp_945" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4342 'zext' 'zext_ln12_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4343 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_16 = add i6 %zext_ln12_16, i6 %add_ln11_32" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4343 'add' 's4_16' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4344 [1/1] (0.00ns)   --->   "%and_ln10_5 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_993, i4 0, i4 %tmp_994, i4 0, i4 %trunc_ln10_15" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4344 'bitconcatenate' 'and_ln10_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4345 [1/1] (0.00ns)   --->   "%zext_ln11_136 = zext i4 %trunc_ln10_15" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4345 'zext' 'zext_ln11_136' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4346 [1/1] (0.00ns)   --->   "%zext_ln11_36 = zext i20 %and_ln10_5" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4346 'zext' 'zext_ln11_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4347 [1/1] (0.00ns)   --->   "%and_ln11_8 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_995, i4 0, i4 %tmp_993, i4 0, i4 %tmp_994" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4347 'bitconcatenate' 'and_ln11_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4348 [1/1] (0.00ns)   --->   "%zext_ln11_137 = zext i4 %tmp_994" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4348 'zext' 'zext_ln11_137' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4349 [1/1] (0.00ns)   --->   "%zext_ln11_37 = zext i20 %and_ln11_8" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4349 'zext' 'zext_ln11_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4350 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_34 = add i6 %zext_ln11_137, i6 %zext_ln11_136" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4350 'add' 'add_ln11_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4351 [1/1] (2.19ns)   --->   "%s3_17 = add i21 %zext_ln11_37, i21 %zext_ln11_36" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4351 'add' 's3_17' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4352 [1/1] (0.00ns)   --->   "%tmp_996 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_17, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4352 'partselect' 'tmp_996' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4353 [1/1] (0.00ns)   --->   "%zext_ln12_17 = zext i5 %tmp_996" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4353 'zext' 'zext_ln12_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4354 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_17 = add i6 %zext_ln12_17, i6 %add_ln11_34" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4354 'add' 's4_17' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4355 [1/1] (0.00ns)   --->   "%and_ln10_6 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1044, i4 0, i4 %tmp_1045, i4 0, i4 %trunc_ln10_16" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4355 'bitconcatenate' 'and_ln10_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4356 [1/1] (0.00ns)   --->   "%zext_ln11_138 = zext i4 %trunc_ln10_16" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4356 'zext' 'zext_ln11_138' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4357 [1/1] (0.00ns)   --->   "%zext_ln11_38 = zext i20 %and_ln10_6" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4357 'zext' 'zext_ln11_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4358 [1/1] (0.00ns)   --->   "%and_ln11_9 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1046, i4 0, i4 %tmp_1044, i4 0, i4 %tmp_1045" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4358 'bitconcatenate' 'and_ln11_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4359 [1/1] (0.00ns)   --->   "%zext_ln11_139 = zext i4 %tmp_1045" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4359 'zext' 'zext_ln11_139' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4360 [1/1] (0.00ns)   --->   "%zext_ln11_39 = zext i20 %and_ln11_9" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4360 'zext' 'zext_ln11_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4361 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_36 = add i6 %zext_ln11_139, i6 %zext_ln11_138" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4361 'add' 'add_ln11_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4362 [1/1] (2.19ns)   --->   "%s3_18 = add i21 %zext_ln11_39, i21 %zext_ln11_38" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4362 'add' 's3_18' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4363 [1/1] (0.00ns)   --->   "%tmp_1047 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_18, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4363 'partselect' 'tmp_1047' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4364 [1/1] (0.00ns)   --->   "%zext_ln12_18 = zext i5 %tmp_1047" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4364 'zext' 'zext_ln12_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4365 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_18 = add i6 %zext_ln12_18, i6 %add_ln11_36" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4365 'add' 's4_18' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4366 [1/1] (0.00ns)   --->   "%and_ln10_7 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1095, i4 0, i4 %tmp_1096, i4 0, i4 %trunc_ln10_17" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4366 'bitconcatenate' 'and_ln10_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4367 [1/1] (0.00ns)   --->   "%zext_ln11_140 = zext i4 %trunc_ln10_17" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4367 'zext' 'zext_ln11_140' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4368 [1/1] (0.00ns)   --->   "%zext_ln11_40 = zext i20 %and_ln10_7" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4368 'zext' 'zext_ln11_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4369 [1/1] (0.00ns)   --->   "%and_ln11_1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1097, i4 0, i4 %tmp_1095, i4 0, i4 %tmp_1096" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4369 'bitconcatenate' 'and_ln11_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4370 [1/1] (0.00ns)   --->   "%zext_ln11_141 = zext i4 %tmp_1096" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4370 'zext' 'zext_ln11_141' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4371 [1/1] (0.00ns)   --->   "%zext_ln11_41 = zext i20 %and_ln11_1" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4371 'zext' 'zext_ln11_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4372 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_38 = add i6 %zext_ln11_141, i6 %zext_ln11_140" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4372 'add' 'add_ln11_38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4373 [1/1] (2.19ns)   --->   "%s3_19 = add i21 %zext_ln11_41, i21 %zext_ln11_40" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4373 'add' 's3_19' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4374 [1/1] (0.00ns)   --->   "%tmp_1098 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_19, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4374 'partselect' 'tmp_1098' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4375 [1/1] (0.00ns)   --->   "%zext_ln12_19 = zext i5 %tmp_1098" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4375 'zext' 'zext_ln12_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4376 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_19 = add i6 %zext_ln12_19, i6 %add_ln11_38" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4376 'add' 's4_19' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4377 [1/1] (0.00ns)   --->   "%and_ln10_8 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1146, i4 0, i4 %tmp_1147, i4 0, i4 %trunc_ln10_18" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4377 'bitconcatenate' 'and_ln10_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4378 [1/1] (0.00ns)   --->   "%zext_ln11_142 = zext i4 %trunc_ln10_18" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4378 'zext' 'zext_ln11_142' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4379 [1/1] (0.00ns)   --->   "%zext_ln11_42 = zext i20 %and_ln10_8" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4379 'zext' 'zext_ln11_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4380 [1/1] (0.00ns)   --->   "%and_ln11_2 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1148, i4 0, i4 %tmp_1146, i4 0, i4 %tmp_1147" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4380 'bitconcatenate' 'and_ln11_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4381 [1/1] (0.00ns)   --->   "%zext_ln11_143 = zext i4 %tmp_1147" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4381 'zext' 'zext_ln11_143' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4382 [1/1] (0.00ns)   --->   "%zext_ln11_43 = zext i20 %and_ln11_2" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4382 'zext' 'zext_ln11_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4383 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_40 = add i6 %zext_ln11_143, i6 %zext_ln11_142" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4383 'add' 'add_ln11_40' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4384 [1/1] (2.19ns)   --->   "%s3_20 = add i21 %zext_ln11_43, i21 %zext_ln11_42" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4384 'add' 's3_20' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4385 [1/1] (0.00ns)   --->   "%tmp_1149 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_20, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4385 'partselect' 'tmp_1149' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4386 [1/1] (0.00ns)   --->   "%zext_ln12_20 = zext i5 %tmp_1149" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4386 'zext' 'zext_ln12_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4387 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_20 = add i6 %zext_ln12_20, i6 %add_ln11_40" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4387 'add' 's4_20' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4388 [1/1] (0.00ns)   --->   "%and_ln10_10 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1197, i4 0, i4 %tmp_1198, i4 0, i4 %trunc_ln10_19" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4388 'bitconcatenate' 'and_ln10_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4389 [1/1] (0.00ns)   --->   "%zext_ln11_144 = zext i4 %trunc_ln10_19" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4389 'zext' 'zext_ln11_144' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4390 [1/1] (0.00ns)   --->   "%zext_ln11_44 = zext i20 %and_ln10_10" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4390 'zext' 'zext_ln11_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4391 [1/1] (0.00ns)   --->   "%and_ln11_10 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1199, i4 0, i4 %tmp_1197, i4 0, i4 %tmp_1198" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4391 'bitconcatenate' 'and_ln11_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4392 [1/1] (0.00ns)   --->   "%zext_ln11_145 = zext i4 %tmp_1198" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4392 'zext' 'zext_ln11_145' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4393 [1/1] (0.00ns)   --->   "%zext_ln11_45 = zext i20 %and_ln11_10" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4393 'zext' 'zext_ln11_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4394 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_42 = add i6 %zext_ln11_145, i6 %zext_ln11_144" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4394 'add' 'add_ln11_42' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4395 [1/1] (2.19ns)   --->   "%s3_21 = add i21 %zext_ln11_45, i21 %zext_ln11_44" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4395 'add' 's3_21' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4396 [1/1] (0.00ns)   --->   "%tmp_1200 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_21, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4396 'partselect' 'tmp_1200' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4397 [1/1] (0.00ns)   --->   "%zext_ln12_21 = zext i5 %tmp_1200" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4397 'zext' 'zext_ln12_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4398 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_21 = add i6 %zext_ln12_21, i6 %add_ln11_42" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4398 'add' 's4_21' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4399 [1/1] (0.00ns)   --->   "%and_ln10_11 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1248, i4 0, i4 %tmp_1249, i4 0, i4 %trunc_ln10_20" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4399 'bitconcatenate' 'and_ln10_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4400 [1/1] (0.00ns)   --->   "%zext_ln11_146 = zext i4 %trunc_ln10_20" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4400 'zext' 'zext_ln11_146' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4401 [1/1] (0.00ns)   --->   "%zext_ln11_46 = zext i20 %and_ln10_11" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4401 'zext' 'zext_ln11_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4402 [1/1] (0.00ns)   --->   "%and_ln11_11 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1250, i4 0, i4 %tmp_1248, i4 0, i4 %tmp_1249" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4402 'bitconcatenate' 'and_ln11_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4403 [1/1] (0.00ns)   --->   "%zext_ln11_147 = zext i4 %tmp_1249" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4403 'zext' 'zext_ln11_147' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4404 [1/1] (0.00ns)   --->   "%zext_ln11_47 = zext i20 %and_ln11_11" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4404 'zext' 'zext_ln11_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4405 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_44 = add i6 %zext_ln11_147, i6 %zext_ln11_146" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4405 'add' 'add_ln11_44' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4406 [1/1] (2.19ns)   --->   "%s3_22 = add i21 %zext_ln11_47, i21 %zext_ln11_46" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4406 'add' 's3_22' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4407 [1/1] (0.00ns)   --->   "%tmp_1251 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_22, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4407 'partselect' 'tmp_1251' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4408 [1/1] (0.00ns)   --->   "%zext_ln12_22 = zext i5 %tmp_1251" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4408 'zext' 'zext_ln12_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4409 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_22 = add i6 %zext_ln12_22, i6 %add_ln11_44" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4409 'add' 's4_22' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4410 [1/1] (0.00ns)   --->   "%and_ln10_12 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1299, i4 0, i4 %tmp_1300, i4 0, i4 %trunc_ln10_21" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4410 'bitconcatenate' 'and_ln10_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4411 [1/1] (0.00ns)   --->   "%zext_ln11_148 = zext i4 %trunc_ln10_21" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4411 'zext' 'zext_ln11_148' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4412 [1/1] (0.00ns)   --->   "%zext_ln11_48 = zext i20 %and_ln10_12" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4412 'zext' 'zext_ln11_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4413 [1/1] (0.00ns)   --->   "%and_ln11_12 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1301, i4 0, i4 %tmp_1299, i4 0, i4 %tmp_1300" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4413 'bitconcatenate' 'and_ln11_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4414 [1/1] (0.00ns)   --->   "%zext_ln11_149 = zext i4 %tmp_1300" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4414 'zext' 'zext_ln11_149' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4415 [1/1] (0.00ns)   --->   "%zext_ln11_49 = zext i20 %and_ln11_12" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4415 'zext' 'zext_ln11_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4416 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_46 = add i6 %zext_ln11_149, i6 %zext_ln11_148" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4416 'add' 'add_ln11_46' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4417 [1/1] (2.19ns)   --->   "%s3_23 = add i21 %zext_ln11_49, i21 %zext_ln11_48" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4417 'add' 's3_23' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4418 [1/1] (0.00ns)   --->   "%tmp_1302 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_23, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4418 'partselect' 'tmp_1302' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4419 [1/1] (0.00ns)   --->   "%zext_ln12_23 = zext i5 %tmp_1302" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4419 'zext' 'zext_ln12_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4420 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_23 = add i6 %zext_ln12_23, i6 %add_ln11_46" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4420 'add' 's4_23' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4421 [1/1] (0.00ns)   --->   "%and_ln10_13 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1350, i4 0, i4 %tmp_1351, i4 0, i4 %trunc_ln10_22" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4421 'bitconcatenate' 'and_ln10_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4422 [1/1] (0.00ns)   --->   "%zext_ln11_150 = zext i4 %trunc_ln10_22" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4422 'zext' 'zext_ln11_150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4423 [1/1] (0.00ns)   --->   "%zext_ln11_50 = zext i20 %and_ln10_13" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4423 'zext' 'zext_ln11_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4424 [1/1] (0.00ns)   --->   "%and_ln11_13 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1352, i4 0, i4 %tmp_1350, i4 0, i4 %tmp_1351" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4424 'bitconcatenate' 'and_ln11_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4425 [1/1] (0.00ns)   --->   "%zext_ln11_151 = zext i4 %tmp_1351" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4425 'zext' 'zext_ln11_151' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4426 [1/1] (0.00ns)   --->   "%zext_ln11_51 = zext i20 %and_ln11_13" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4426 'zext' 'zext_ln11_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4427 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_48 = add i6 %zext_ln11_151, i6 %zext_ln11_150" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4427 'add' 'add_ln11_48' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4428 [1/1] (2.19ns)   --->   "%s3_24 = add i21 %zext_ln11_51, i21 %zext_ln11_50" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4428 'add' 's3_24' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4429 [1/1] (0.00ns)   --->   "%tmp_1353 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_24, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4429 'partselect' 'tmp_1353' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4430 [1/1] (0.00ns)   --->   "%zext_ln12_24 = zext i5 %tmp_1353" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4430 'zext' 'zext_ln12_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4431 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_24 = add i6 %zext_ln12_24, i6 %add_ln11_48" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4431 'add' 's4_24' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4432 [1/1] (0.00ns)   --->   "%and_ln10_14 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1401, i4 0, i4 %tmp_1402, i4 0, i4 %trunc_ln10_23" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4432 'bitconcatenate' 'and_ln10_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4433 [1/1] (0.00ns)   --->   "%zext_ln11_152 = zext i4 %trunc_ln10_23" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4433 'zext' 'zext_ln11_152' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4434 [1/1] (0.00ns)   --->   "%zext_ln11_52 = zext i20 %and_ln10_14" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4434 'zext' 'zext_ln11_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4435 [1/1] (0.00ns)   --->   "%and_ln11_14 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1403, i4 0, i4 %tmp_1401, i4 0, i4 %tmp_1402" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4435 'bitconcatenate' 'and_ln11_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4436 [1/1] (0.00ns)   --->   "%zext_ln11_153 = zext i4 %tmp_1402" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4436 'zext' 'zext_ln11_153' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4437 [1/1] (0.00ns)   --->   "%zext_ln11_53 = zext i20 %and_ln11_14" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4437 'zext' 'zext_ln11_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4438 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_50 = add i6 %zext_ln11_153, i6 %zext_ln11_152" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4438 'add' 'add_ln11_50' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4439 [1/1] (2.19ns)   --->   "%s3_25 = add i21 %zext_ln11_53, i21 %zext_ln11_52" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4439 'add' 's3_25' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4440 [1/1] (0.00ns)   --->   "%tmp_1404 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_25, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4440 'partselect' 'tmp_1404' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4441 [1/1] (0.00ns)   --->   "%zext_ln12_25 = zext i5 %tmp_1404" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4441 'zext' 'zext_ln12_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4442 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_25 = add i6 %zext_ln12_25, i6 %add_ln11_50" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4442 'add' 's4_25' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4443 [1/1] (0.00ns)   --->   "%and_ln10_15 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1452, i4 0, i4 %tmp_1453, i4 0, i4 %trunc_ln10_24" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4443 'bitconcatenate' 'and_ln10_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4444 [1/1] (0.00ns)   --->   "%zext_ln11_154 = zext i4 %trunc_ln10_24" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4444 'zext' 'zext_ln11_154' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4445 [1/1] (0.00ns)   --->   "%zext_ln11_54 = zext i20 %and_ln10_15" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4445 'zext' 'zext_ln11_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4446 [1/1] (0.00ns)   --->   "%and_ln11_15 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1454, i4 0, i4 %tmp_1452, i4 0, i4 %tmp_1453" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4446 'bitconcatenate' 'and_ln11_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4447 [1/1] (0.00ns)   --->   "%zext_ln11_155 = zext i4 %tmp_1453" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4447 'zext' 'zext_ln11_155' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4448 [1/1] (0.00ns)   --->   "%zext_ln11_55 = zext i20 %and_ln11_15" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4448 'zext' 'zext_ln11_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4449 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_52 = add i6 %zext_ln11_155, i6 %zext_ln11_154" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4449 'add' 'add_ln11_52' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4450 [1/1] (2.19ns)   --->   "%s3_26 = add i21 %zext_ln11_55, i21 %zext_ln11_54" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4450 'add' 's3_26' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4451 [1/1] (0.00ns)   --->   "%tmp_1455 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_26, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4451 'partselect' 'tmp_1455' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4452 [1/1] (0.00ns)   --->   "%zext_ln12_26 = zext i5 %tmp_1455" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4452 'zext' 'zext_ln12_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4453 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_26 = add i6 %zext_ln12_26, i6 %add_ln11_52" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4453 'add' 's4_26' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4454 [1/1] (0.00ns)   --->   "%and_ln10_16 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1503, i4 0, i4 %tmp_1504, i4 0, i4 %trunc_ln10_25" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4454 'bitconcatenate' 'and_ln10_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4455 [1/1] (0.00ns)   --->   "%zext_ln11_156 = zext i4 %trunc_ln10_25" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4455 'zext' 'zext_ln11_156' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4456 [1/1] (0.00ns)   --->   "%zext_ln11_56 = zext i20 %and_ln10_16" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4456 'zext' 'zext_ln11_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4457 [1/1] (0.00ns)   --->   "%and_ln11_16 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1505, i4 0, i4 %tmp_1503, i4 0, i4 %tmp_1504" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4457 'bitconcatenate' 'and_ln11_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4458 [1/1] (0.00ns)   --->   "%zext_ln11_157 = zext i4 %tmp_1504" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4458 'zext' 'zext_ln11_157' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4459 [1/1] (0.00ns)   --->   "%zext_ln11_57 = zext i20 %and_ln11_16" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4459 'zext' 'zext_ln11_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4460 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_54 = add i6 %zext_ln11_157, i6 %zext_ln11_156" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4460 'add' 'add_ln11_54' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4461 [1/1] (2.19ns)   --->   "%s3_27 = add i21 %zext_ln11_57, i21 %zext_ln11_56" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4461 'add' 's3_27' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4462 [1/1] (0.00ns)   --->   "%tmp_1506 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_27, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4462 'partselect' 'tmp_1506' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4463 [1/1] (0.00ns)   --->   "%zext_ln12_27 = zext i5 %tmp_1506" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4463 'zext' 'zext_ln12_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4464 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_27 = add i6 %zext_ln12_27, i6 %add_ln11_54" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4464 'add' 's4_27' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4465 [1/1] (0.00ns)   --->   "%and_ln10_17 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1554, i4 0, i4 %tmp_1555, i4 0, i4 %trunc_ln10_26" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4465 'bitconcatenate' 'and_ln10_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4466 [1/1] (0.00ns)   --->   "%zext_ln11_158 = zext i4 %trunc_ln10_26" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4466 'zext' 'zext_ln11_158' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4467 [1/1] (0.00ns)   --->   "%zext_ln11_58 = zext i20 %and_ln10_17" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4467 'zext' 'zext_ln11_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4468 [1/1] (0.00ns)   --->   "%and_ln11_17 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1556, i4 0, i4 %tmp_1554, i4 0, i4 %tmp_1555" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4468 'bitconcatenate' 'and_ln11_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4469 [1/1] (0.00ns)   --->   "%zext_ln11_159 = zext i4 %tmp_1555" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4469 'zext' 'zext_ln11_159' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4470 [1/1] (0.00ns)   --->   "%zext_ln11_59 = zext i20 %and_ln11_17" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4470 'zext' 'zext_ln11_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4471 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_56 = add i6 %zext_ln11_159, i6 %zext_ln11_158" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4471 'add' 'add_ln11_56' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4472 [1/1] (2.19ns)   --->   "%s3_28 = add i21 %zext_ln11_59, i21 %zext_ln11_58" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4472 'add' 's3_28' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4473 [1/1] (0.00ns)   --->   "%tmp_1557 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_28, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4473 'partselect' 'tmp_1557' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4474 [1/1] (0.00ns)   --->   "%zext_ln12_28 = zext i5 %tmp_1557" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4474 'zext' 'zext_ln12_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4475 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_28 = add i6 %zext_ln12_28, i6 %add_ln11_56" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4475 'add' 's4_28' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4476 [1/1] (0.00ns)   --->   "%and_ln10_18 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1605, i4 0, i4 %tmp_1606, i4 0, i4 %trunc_ln10_27" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4476 'bitconcatenate' 'and_ln10_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4477 [1/1] (0.00ns)   --->   "%zext_ln11_160 = zext i4 %trunc_ln10_27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4477 'zext' 'zext_ln11_160' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4478 [1/1] (0.00ns)   --->   "%zext_ln11_60 = zext i20 %and_ln10_18" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4478 'zext' 'zext_ln11_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4479 [1/1] (0.00ns)   --->   "%and_ln11_18 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1607, i4 0, i4 %tmp_1605, i4 0, i4 %tmp_1606" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4479 'bitconcatenate' 'and_ln11_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4480 [1/1] (0.00ns)   --->   "%zext_ln11_161 = zext i4 %tmp_1606" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4480 'zext' 'zext_ln11_161' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4481 [1/1] (0.00ns)   --->   "%zext_ln11_61 = zext i20 %and_ln11_18" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4481 'zext' 'zext_ln11_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4482 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_58 = add i6 %zext_ln11_161, i6 %zext_ln11_160" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4482 'add' 'add_ln11_58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4483 [1/1] (2.19ns)   --->   "%s3_29 = add i21 %zext_ln11_61, i21 %zext_ln11_60" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4483 'add' 's3_29' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4484 [1/1] (0.00ns)   --->   "%tmp_1608 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_29, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4484 'partselect' 'tmp_1608' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4485 [1/1] (0.00ns)   --->   "%zext_ln12_29 = zext i5 %tmp_1608" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4485 'zext' 'zext_ln12_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4486 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_29 = add i6 %zext_ln12_29, i6 %add_ln11_58" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4486 'add' 's4_29' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4487 [1/1] (0.00ns)   --->   "%and_ln10_19 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1656, i4 0, i4 %tmp_1657, i4 0, i4 %trunc_ln10_28" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4487 'bitconcatenate' 'and_ln10_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4488 [1/1] (0.00ns)   --->   "%zext_ln11_162 = zext i4 %trunc_ln10_28" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4488 'zext' 'zext_ln11_162' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4489 [1/1] (0.00ns)   --->   "%zext_ln11_62 = zext i20 %and_ln10_19" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4489 'zext' 'zext_ln11_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4490 [1/1] (0.00ns)   --->   "%and_ln11_19 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1658, i4 0, i4 %tmp_1656, i4 0, i4 %tmp_1657" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4490 'bitconcatenate' 'and_ln11_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4491 [1/1] (0.00ns)   --->   "%zext_ln11_163 = zext i4 %tmp_1657" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4491 'zext' 'zext_ln11_163' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4492 [1/1] (0.00ns)   --->   "%zext_ln11_63 = zext i20 %and_ln11_19" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4492 'zext' 'zext_ln11_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4493 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_60 = add i6 %zext_ln11_163, i6 %zext_ln11_162" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4493 'add' 'add_ln11_60' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4494 [1/1] (2.19ns)   --->   "%s3_30 = add i21 %zext_ln11_63, i21 %zext_ln11_62" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4494 'add' 's3_30' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4495 [1/1] (0.00ns)   --->   "%tmp_1659 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_30, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4495 'partselect' 'tmp_1659' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4496 [1/1] (0.00ns)   --->   "%zext_ln12_30 = zext i5 %tmp_1659" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4496 'zext' 'zext_ln12_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4497 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_30 = add i6 %zext_ln12_30, i6 %add_ln11_60" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4497 'add' 's4_30' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4498 [1/1] (0.00ns)   --->   "%and_ln10_20 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1707, i4 0, i4 %tmp_1708, i4 0, i4 %trunc_ln10_29" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4498 'bitconcatenate' 'and_ln10_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4499 [1/1] (0.00ns)   --->   "%zext_ln11_164 = zext i4 %trunc_ln10_29" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4499 'zext' 'zext_ln11_164' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4500 [1/1] (0.00ns)   --->   "%zext_ln11_64 = zext i20 %and_ln10_20" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4500 'zext' 'zext_ln11_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4501 [1/1] (0.00ns)   --->   "%and_ln11_20 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1709, i4 0, i4 %tmp_1707, i4 0, i4 %tmp_1708" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4501 'bitconcatenate' 'and_ln11_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4502 [1/1] (0.00ns)   --->   "%zext_ln11_165 = zext i4 %tmp_1708" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4502 'zext' 'zext_ln11_165' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4503 [1/1] (0.00ns)   --->   "%zext_ln11_65 = zext i20 %and_ln11_20" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4503 'zext' 'zext_ln11_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4504 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_62 = add i6 %zext_ln11_165, i6 %zext_ln11_164" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4504 'add' 'add_ln11_62' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4505 [1/1] (2.19ns)   --->   "%s3_31 = add i21 %zext_ln11_65, i21 %zext_ln11_64" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4505 'add' 's3_31' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4506 [1/1] (0.00ns)   --->   "%tmp_1710 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_31, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4506 'partselect' 'tmp_1710' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4507 [1/1] (0.00ns)   --->   "%zext_ln12_31 = zext i5 %tmp_1710" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4507 'zext' 'zext_ln12_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4508 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_31 = add i6 %zext_ln12_31, i6 %add_ln11_62" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4508 'add' 's4_31' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4509 [1/1] (0.00ns)   --->   "%and_ln10_21 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1758, i4 0, i4 %tmp_1759, i4 0, i4 %trunc_ln10_30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4509 'bitconcatenate' 'and_ln10_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4510 [1/1] (0.00ns)   --->   "%zext_ln11_166 = zext i4 %trunc_ln10_30" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4510 'zext' 'zext_ln11_166' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4511 [1/1] (0.00ns)   --->   "%zext_ln11_66 = zext i20 %and_ln10_21" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4511 'zext' 'zext_ln11_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4512 [1/1] (0.00ns)   --->   "%and_ln11_21 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1760, i4 0, i4 %tmp_1758, i4 0, i4 %tmp_1759" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4512 'bitconcatenate' 'and_ln11_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4513 [1/1] (0.00ns)   --->   "%zext_ln11_167 = zext i4 %tmp_1759" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4513 'zext' 'zext_ln11_167' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4514 [1/1] (0.00ns)   --->   "%zext_ln11_67 = zext i20 %and_ln11_21" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4514 'zext' 'zext_ln11_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4515 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_64 = add i6 %zext_ln11_167, i6 %zext_ln11_166" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4515 'add' 'add_ln11_64' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4516 [1/1] (2.19ns)   --->   "%s3_32 = add i21 %zext_ln11_67, i21 %zext_ln11_66" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4516 'add' 's3_32' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4517 [1/1] (0.00ns)   --->   "%tmp_1761 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_32, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4517 'partselect' 'tmp_1761' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4518 [1/1] (0.00ns)   --->   "%zext_ln12_32 = zext i5 %tmp_1761" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4518 'zext' 'zext_ln12_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4519 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_32 = add i6 %zext_ln12_32, i6 %add_ln11_64" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4519 'add' 's4_32' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4520 [1/1] (0.00ns)   --->   "%and_ln10_22 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1809, i4 0, i4 %tmp_1810, i4 0, i4 %trunc_ln10_31" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4520 'bitconcatenate' 'and_ln10_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4521 [1/1] (0.00ns)   --->   "%zext_ln11_168 = zext i4 %trunc_ln10_31" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4521 'zext' 'zext_ln11_168' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4522 [1/1] (0.00ns)   --->   "%zext_ln11_68 = zext i20 %and_ln10_22" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4522 'zext' 'zext_ln11_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4523 [1/1] (0.00ns)   --->   "%and_ln11_22 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1811, i4 0, i4 %tmp_1809, i4 0, i4 %tmp_1810" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4523 'bitconcatenate' 'and_ln11_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4524 [1/1] (0.00ns)   --->   "%zext_ln11_169 = zext i4 %tmp_1810" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4524 'zext' 'zext_ln11_169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4525 [1/1] (0.00ns)   --->   "%zext_ln11_69 = zext i20 %and_ln11_22" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4525 'zext' 'zext_ln11_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4526 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_66 = add i6 %zext_ln11_169, i6 %zext_ln11_168" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4526 'add' 'add_ln11_66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4527 [1/1] (2.19ns)   --->   "%s3_33 = add i21 %zext_ln11_69, i21 %zext_ln11_68" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4527 'add' 's3_33' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4528 [1/1] (0.00ns)   --->   "%tmp_1812 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_33, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4528 'partselect' 'tmp_1812' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4529 [1/1] (0.00ns)   --->   "%zext_ln12_33 = zext i5 %tmp_1812" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4529 'zext' 'zext_ln12_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4530 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_33 = add i6 %zext_ln12_33, i6 %add_ln11_66" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4530 'add' 's4_33' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4531 [1/1] (0.00ns)   --->   "%and_ln9_61 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i16, i2 %tmp_1829, i2 0, i2 %tmp_1830, i2 0, i2 %tmp_1831, i2 0, i2 %tmp_1832, i16 0" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4531 'bitconcatenate' 'and_ln9_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4532 [1/1] (0.00ns)   --->   "%and_ln9_61_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i16, i2 %tmp_1830, i2 0, i2 %tmp_1831, i2 0, i2 %tmp_1832, i16 0" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4532 'bitconcatenate' 'and_ln9_61_cast1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4533 [1/1] (0.00ns)   --->   "%zext_ln9_170 = zext i26 %and_ln9_61_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4533 'zext' 'zext_ln9_170' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4534 [1/1] (0.00ns)   --->   "%zext_ln9_70 = zext i30 %and_ln9_61" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4534 'zext' 'zext_ln9_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4535 [1/1] (0.00ns)   --->   "%and_ln9_62 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i16, i2 %tmp_1833, i2 0, i2 %tmp_1834, i2 0, i2 %tmp_1835, i2 0, i2 %tmp_1836, i16 0" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4535 'bitconcatenate' 'and_ln9_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4536 [1/1] (0.00ns)   --->   "%and_ln9_62_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i16, i2 %tmp_1834, i2 0, i2 %tmp_1835, i2 0, i2 %tmp_1836, i16 0" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4536 'bitconcatenate' 'and_ln9_62_cast1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4537 [1/1] (0.00ns)   --->   "%zext_ln9_171 = zext i26 %and_ln9_62_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4537 'zext' 'zext_ln9_171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4538 [1/1] (0.00ns)   --->   "%zext_ln9_71 = zext i30 %and_ln9_62" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4538 'zext' 'zext_ln9_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4539 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_68 = add i28 %zext_ln9_171, i28 %zext_ln9_170" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4539 'add' 'add_ln9_68' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4540 [1/1] (2.49ns)   --->   "%s1_34 = add i31 %zext_ln9_71, i31 %zext_ln9_70" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4540 'add' 's1_34' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4541 [1/1] (0.00ns)   --->   "%tmp_1837 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_34, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4541 'partselect' 'tmp_1837' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4542 [1/1] (0.00ns)   --->   "%zext_ln10_34 = zext i27 %tmp_1837" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4542 'zext' 'zext_ln10_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4543 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_34 = add i28 %zext_ln10_34, i28 %add_ln9_68" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4543 'add' 'add_ln10_34' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4544 [1/1] (0.00ns)   --->   "%tmp_1838 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_34, i32 16, i32 19" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4544 'partselect' 'tmp_1838' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4545 [1/1] (0.00ns)   --->   "%tmp_1839 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_34, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4545 'partselect' 'tmp_1839' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4546 [1/1] (0.00ns)   --->   "%and_ln11_24 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1889, i4 0, i4 %tmp_1890, i4 0, i4 %trunc_ln11" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4546 'bitconcatenate' 'and_ln11_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4547 [1/1] (0.00ns)   --->   "%zext_ln11_170 = zext i4 %trunc_ln11" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4547 'zext' 'zext_ln11_170' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4548 [1/1] (0.00ns)   --->   "%zext_ln11_72 = zext i20 %and_ln11_24" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4548 'zext' 'zext_ln11_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4549 [1/1] (0.00ns)   --->   "%and_ln11_25 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1891, i4 0, i4 %tmp_1889, i4 0, i4 %tmp_1890" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4549 'bitconcatenate' 'and_ln11_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4550 [1/1] (0.00ns)   --->   "%zext_ln11_171 = zext i4 %tmp_1890" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4550 'zext' 'zext_ln11_171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4551 [1/1] (0.00ns)   --->   "%zext_ln11_73 = zext i20 %and_ln11_25" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4551 'zext' 'zext_ln11_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4552 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12 = add i6 %zext_ln11_171, i6 %zext_ln11_170" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4552 'add' 'add_ln12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4553 [1/1] (2.19ns)   --->   "%s3_35 = add i21 %zext_ln11_73, i21 %zext_ln11_72" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4553 'add' 's3_35' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4554 [1/1] (0.00ns)   --->   "%tmp_1892 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_35, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4554 'partselect' 'tmp_1892' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4555 [1/1] (0.00ns)   --->   "%zext_ln12_34 = zext i5 %tmp_1892" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4555 'zext' 'zext_ln12_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4556 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_34 = add i6 %zext_ln12_34, i6 %add_ln12" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4556 'add' 's4_34' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4557 [1/1] (0.00ns)   --->   "%and_ln11_26 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1940, i4 0, i4 %tmp_1941, i4 0, i4 %trunc_ln11_2" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4557 'bitconcatenate' 'and_ln11_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4558 [1/1] (0.00ns)   --->   "%zext_ln11_172 = zext i4 %trunc_ln11_2" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4558 'zext' 'zext_ln11_172' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4559 [1/1] (0.00ns)   --->   "%zext_ln11_74 = zext i20 %and_ln11_26" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4559 'zext' 'zext_ln11_74' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4560 [1/1] (0.00ns)   --->   "%and_ln11_27 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1942, i4 0, i4 %tmp_1940, i4 0, i4 %tmp_1941" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4560 'bitconcatenate' 'and_ln11_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4561 [1/1] (0.00ns)   --->   "%zext_ln11_173 = zext i4 %tmp_1941" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4561 'zext' 'zext_ln11_173' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4562 [1/1] (0.00ns)   --->   "%zext_ln11_75 = zext i20 %and_ln11_27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4562 'zext' 'zext_ln11_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4563 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_5 = add i6 %zext_ln11_173, i6 %zext_ln11_172" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4563 'add' 'add_ln12_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4564 [1/1] (2.19ns)   --->   "%s3_36 = add i21 %zext_ln11_75, i21 %zext_ln11_74" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4564 'add' 's3_36' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4565 [1/1] (0.00ns)   --->   "%tmp_1943 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_36, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4565 'partselect' 'tmp_1943' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4566 [1/1] (0.00ns)   --->   "%zext_ln12_35 = zext i5 %tmp_1943" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4566 'zext' 'zext_ln12_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4567 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_35 = add i6 %zext_ln12_35, i6 %add_ln12_5" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4567 'add' 's4_35' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4568 [1/1] (0.00ns)   --->   "%and_ln11_28 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1991, i4 0, i4 %tmp_1992, i4 0, i4 %trunc_ln11_3" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4568 'bitconcatenate' 'and_ln11_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4569 [1/1] (0.00ns)   --->   "%zext_ln11_174 = zext i4 %trunc_ln11_3" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4569 'zext' 'zext_ln11_174' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4570 [1/1] (0.00ns)   --->   "%zext_ln11_76 = zext i20 %and_ln11_28" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4570 'zext' 'zext_ln11_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4571 [1/1] (0.00ns)   --->   "%and_ln11_29 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_1993, i4 0, i4 %tmp_1991, i4 0, i4 %tmp_1992" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4571 'bitconcatenate' 'and_ln11_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4572 [1/1] (0.00ns)   --->   "%zext_ln11_175 = zext i4 %tmp_1992" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4572 'zext' 'zext_ln11_175' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4573 [1/1] (0.00ns)   --->   "%zext_ln11_77 = zext i20 %and_ln11_29" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4573 'zext' 'zext_ln11_77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4574 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_7 = add i6 %zext_ln11_175, i6 %zext_ln11_174" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4574 'add' 'add_ln12_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4575 [1/1] (2.19ns)   --->   "%s3_37 = add i21 %zext_ln11_77, i21 %zext_ln11_76" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4575 'add' 's3_37' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4576 [1/1] (0.00ns)   --->   "%tmp_1994 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_37, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4576 'partselect' 'tmp_1994' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4577 [1/1] (0.00ns)   --->   "%zext_ln12_36 = zext i5 %tmp_1994" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4577 'zext' 'zext_ln12_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4578 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_36 = add i6 %zext_ln12_36, i6 %add_ln12_7" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4578 'add' 's4_36' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4579 [1/1] (0.00ns)   --->   "%and_ln11_30 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_2042, i4 0, i4 %tmp_2043, i4 0, i4 %trunc_ln11_4" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4579 'bitconcatenate' 'and_ln11_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4580 [1/1] (0.00ns)   --->   "%zext_ln11_176 = zext i4 %trunc_ln11_4" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4580 'zext' 'zext_ln11_176' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4581 [1/1] (0.00ns)   --->   "%zext_ln11_78 = zext i20 %and_ln11_30" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4581 'zext' 'zext_ln11_78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4582 [1/1] (0.00ns)   --->   "%and_ln11_31 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_2044, i4 0, i4 %tmp_2042, i4 0, i4 %tmp_2043" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4582 'bitconcatenate' 'and_ln11_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4583 [1/1] (0.00ns)   --->   "%zext_ln11_177 = zext i4 %tmp_2043" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4583 'zext' 'zext_ln11_177' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4584 [1/1] (0.00ns)   --->   "%zext_ln11_79 = zext i20 %and_ln11_31" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4584 'zext' 'zext_ln11_79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4585 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_9 = add i6 %zext_ln11_177, i6 %zext_ln11_176" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4585 'add' 'add_ln12_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4586 [1/1] (2.19ns)   --->   "%s3_38 = add i21 %zext_ln11_79, i21 %zext_ln11_78" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4586 'add' 's3_38' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4587 [1/1] (0.00ns)   --->   "%tmp_2045 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_38, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4587 'partselect' 'tmp_2045' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4588 [1/1] (0.00ns)   --->   "%zext_ln12_37 = zext i5 %tmp_2045" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4588 'zext' 'zext_ln12_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4589 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_37 = add i6 %zext_ln12_37, i6 %add_ln12_9" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4589 'add' 's4_37' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4590 [1/1] (0.00ns)   --->   "%and_ln11_32 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_2093, i4 0, i4 %tmp_2094, i4 0, i4 %trunc_ln11_5" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4590 'bitconcatenate' 'and_ln11_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4591 [1/1] (0.00ns)   --->   "%zext_ln11_178 = zext i4 %trunc_ln11_5" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4591 'zext' 'zext_ln11_178' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4592 [1/1] (0.00ns)   --->   "%zext_ln11_80 = zext i20 %and_ln11_32" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4592 'zext' 'zext_ln11_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4593 [1/1] (0.00ns)   --->   "%and_ln11_33 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_2095, i4 0, i4 %tmp_2093, i4 0, i4 %tmp_2094" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4593 'bitconcatenate' 'and_ln11_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4594 [1/1] (0.00ns)   --->   "%zext_ln11_179 = zext i4 %tmp_2094" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4594 'zext' 'zext_ln11_179' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4595 [1/1] (0.00ns)   --->   "%zext_ln11_81 = zext i20 %and_ln11_33" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4595 'zext' 'zext_ln11_81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4596 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_11 = add i6 %zext_ln11_179, i6 %zext_ln11_178" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4596 'add' 'add_ln12_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4597 [1/1] (2.19ns)   --->   "%s3_39 = add i21 %zext_ln11_81, i21 %zext_ln11_80" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4597 'add' 's3_39' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4598 [1/1] (0.00ns)   --->   "%tmp_2096 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_39, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4598 'partselect' 'tmp_2096' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4599 [1/1] (0.00ns)   --->   "%zext_ln12_38 = zext i5 %tmp_2096" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4599 'zext' 'zext_ln12_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4600 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_38 = add i6 %zext_ln12_38, i6 %add_ln12_11" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4600 'add' 's4_38' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4601 [1/1] (0.00ns)   --->   "%and_ln11_34 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_2144, i4 0, i4 %tmp_2145, i4 0, i4 %trunc_ln11_6" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4601 'bitconcatenate' 'and_ln11_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4602 [1/1] (0.00ns)   --->   "%zext_ln11_180 = zext i4 %trunc_ln11_6" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4602 'zext' 'zext_ln11_180' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4603 [1/1] (0.00ns)   --->   "%zext_ln11_82 = zext i20 %and_ln11_34" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4603 'zext' 'zext_ln11_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4604 [1/1] (0.00ns)   --->   "%and_ln11_35 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_2146, i4 0, i4 %tmp_2144, i4 0, i4 %tmp_2145" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4604 'bitconcatenate' 'and_ln11_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4605 [1/1] (0.00ns)   --->   "%zext_ln11_181 = zext i4 %tmp_2145" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4605 'zext' 'zext_ln11_181' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4606 [1/1] (0.00ns)   --->   "%zext_ln11_83 = zext i20 %and_ln11_35" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4606 'zext' 'zext_ln11_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4607 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_13 = add i6 %zext_ln11_181, i6 %zext_ln11_180" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4607 'add' 'add_ln12_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4608 [1/1] (2.19ns)   --->   "%s3_40 = add i21 %zext_ln11_83, i21 %zext_ln11_82" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4608 'add' 's3_40' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4609 [1/1] (0.00ns)   --->   "%tmp_2147 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_40, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4609 'partselect' 'tmp_2147' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4610 [1/1] (0.00ns)   --->   "%zext_ln12_39 = zext i5 %tmp_2147" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4610 'zext' 'zext_ln12_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4611 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_39 = add i6 %zext_ln12_39, i6 %add_ln12_13" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4611 'add' 's4_39' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4612 [1/1] (0.00ns)   --->   "%and_ln11_36 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_2195, i4 0, i4 %tmp_2196, i4 0, i4 %trunc_ln11_7" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4612 'bitconcatenate' 'and_ln11_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4613 [1/1] (0.00ns)   --->   "%zext_ln11_182 = zext i4 %trunc_ln11_7" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4613 'zext' 'zext_ln11_182' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4614 [1/1] (0.00ns)   --->   "%zext_ln11_84 = zext i20 %and_ln11_36" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4614 'zext' 'zext_ln11_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4615 [1/1] (0.00ns)   --->   "%and_ln11_37 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_2197, i4 0, i4 %tmp_2195, i4 0, i4 %tmp_2196" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4615 'bitconcatenate' 'and_ln11_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4616 [1/1] (0.00ns)   --->   "%zext_ln11_183 = zext i4 %tmp_2196" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4616 'zext' 'zext_ln11_183' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4617 [1/1] (0.00ns)   --->   "%zext_ln11_85 = zext i20 %and_ln11_37" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4617 'zext' 'zext_ln11_85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4618 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_15 = add i6 %zext_ln11_183, i6 %zext_ln11_182" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4618 'add' 'add_ln12_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4619 [1/1] (2.19ns)   --->   "%s3_41 = add i21 %zext_ln11_85, i21 %zext_ln11_84" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4619 'add' 's3_41' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4620 [1/1] (0.00ns)   --->   "%tmp_2198 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_41, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4620 'partselect' 'tmp_2198' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4621 [1/1] (0.00ns)   --->   "%zext_ln12_40 = zext i5 %tmp_2198" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4621 'zext' 'zext_ln12_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4622 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_40 = add i6 %zext_ln12_40, i6 %add_ln12_15" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4622 'add' 's4_40' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4623 [1/1] (0.00ns)   --->   "%and_ln11_38 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_2246, i4 0, i4 %tmp_2247, i4 0, i4 %trunc_ln11_8" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4623 'bitconcatenate' 'and_ln11_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4624 [1/1] (0.00ns)   --->   "%zext_ln11_184 = zext i4 %trunc_ln11_8" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4624 'zext' 'zext_ln11_184' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4625 [1/1] (0.00ns)   --->   "%zext_ln11_86 = zext i20 %and_ln11_38" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4625 'zext' 'zext_ln11_86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4626 [1/1] (0.00ns)   --->   "%and_ln11_39 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_2248, i4 0, i4 %tmp_2246, i4 0, i4 %tmp_2247" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4626 'bitconcatenate' 'and_ln11_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4627 [1/1] (0.00ns)   --->   "%zext_ln11_185 = zext i4 %tmp_2247" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4627 'zext' 'zext_ln11_185' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4628 [1/1] (0.00ns)   --->   "%zext_ln11_87 = zext i20 %and_ln11_39" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4628 'zext' 'zext_ln11_87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4629 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_17 = add i6 %zext_ln11_185, i6 %zext_ln11_184" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4629 'add' 'add_ln12_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4630 [1/1] (2.19ns)   --->   "%s3_42 = add i21 %zext_ln11_87, i21 %zext_ln11_86" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4630 'add' 's3_42' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4631 [1/1] (0.00ns)   --->   "%tmp_2249 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_42, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4631 'partselect' 'tmp_2249' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4632 [1/1] (0.00ns)   --->   "%zext_ln12_41 = zext i5 %tmp_2249" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4632 'zext' 'zext_ln12_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4633 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_41 = add i6 %zext_ln12_41, i6 %add_ln12_17" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4633 'add' 's4_41' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4634 [1/1] (0.00ns)   --->   "%and_ln11_40 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_2297, i4 0, i4 %tmp_2298, i4 0, i4 %trunc_ln11_9" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4634 'bitconcatenate' 'and_ln11_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4635 [1/1] (0.00ns)   --->   "%zext_ln11_186 = zext i4 %trunc_ln11_9" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4635 'zext' 'zext_ln11_186' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4636 [1/1] (0.00ns)   --->   "%zext_ln11_88 = zext i20 %and_ln11_40" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4636 'zext' 'zext_ln11_88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4637 [1/1] (0.00ns)   --->   "%and_ln11_41 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_2299, i4 0, i4 %tmp_2297, i4 0, i4 %tmp_2298" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4637 'bitconcatenate' 'and_ln11_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4638 [1/1] (0.00ns)   --->   "%zext_ln11_187 = zext i4 %tmp_2298" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4638 'zext' 'zext_ln11_187' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4639 [1/1] (0.00ns)   --->   "%zext_ln11_89 = zext i20 %and_ln11_41" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4639 'zext' 'zext_ln11_89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4640 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_19 = add i6 %zext_ln11_187, i6 %zext_ln11_186" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4640 'add' 'add_ln12_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4641 [1/1] (2.19ns)   --->   "%s3_43 = add i21 %zext_ln11_89, i21 %zext_ln11_88" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4641 'add' 's3_43' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4642 [1/1] (0.00ns)   --->   "%tmp_2300 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_43, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4642 'partselect' 'tmp_2300' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4643 [1/1] (0.00ns)   --->   "%zext_ln12_42 = zext i5 %tmp_2300" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4643 'zext' 'zext_ln12_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4644 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_42 = add i6 %zext_ln12_42, i6 %add_ln12_19" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4644 'add' 's4_42' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4645 [1/1] (0.00ns)   --->   "%and_ln11_42 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_2348, i4 0, i4 %tmp_2349, i4 0, i4 %trunc_ln11_10" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4645 'bitconcatenate' 'and_ln11_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4646 [1/1] (0.00ns)   --->   "%zext_ln11_188 = zext i4 %trunc_ln11_10" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4646 'zext' 'zext_ln11_188' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4647 [1/1] (0.00ns)   --->   "%zext_ln11_90 = zext i20 %and_ln11_42" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4647 'zext' 'zext_ln11_90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4648 [1/1] (0.00ns)   --->   "%and_ln11_43 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_2350, i4 0, i4 %tmp_2348, i4 0, i4 %tmp_2349" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4648 'bitconcatenate' 'and_ln11_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4649 [1/1] (0.00ns)   --->   "%zext_ln11_189 = zext i4 %tmp_2349" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4649 'zext' 'zext_ln11_189' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4650 [1/1] (0.00ns)   --->   "%zext_ln11_91 = zext i20 %and_ln11_43" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4650 'zext' 'zext_ln11_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4651 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_21 = add i6 %zext_ln11_189, i6 %zext_ln11_188" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4651 'add' 'add_ln12_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4652 [1/1] (2.19ns)   --->   "%s3_44 = add i21 %zext_ln11_91, i21 %zext_ln11_90" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4652 'add' 's3_44' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4653 [1/1] (0.00ns)   --->   "%tmp_2351 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_44, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4653 'partselect' 'tmp_2351' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4654 [1/1] (0.00ns)   --->   "%zext_ln12_43 = zext i5 %tmp_2351" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4654 'zext' 'zext_ln12_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4655 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_43 = add i6 %zext_ln12_43, i6 %add_ln12_21" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4655 'add' 's4_43' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4656 [1/1] (0.00ns)   --->   "%and_ln11_44 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_2399, i4 0, i4 %tmp_2400, i4 0, i4 %trunc_ln11_11" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4656 'bitconcatenate' 'and_ln11_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4657 [1/1] (0.00ns)   --->   "%zext_ln11_190 = zext i4 %trunc_ln11_11" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4657 'zext' 'zext_ln11_190' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4658 [1/1] (0.00ns)   --->   "%zext_ln11_92 = zext i20 %and_ln11_44" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4658 'zext' 'zext_ln11_92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4659 [1/1] (0.00ns)   --->   "%and_ln11_45 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_2401, i4 0, i4 %tmp_2399, i4 0, i4 %tmp_2400" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4659 'bitconcatenate' 'and_ln11_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4660 [1/1] (0.00ns)   --->   "%zext_ln11_191 = zext i4 %tmp_2400" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4660 'zext' 'zext_ln11_191' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4661 [1/1] (0.00ns)   --->   "%zext_ln11_93 = zext i20 %and_ln11_45" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4661 'zext' 'zext_ln11_93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4662 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_23 = add i6 %zext_ln11_191, i6 %zext_ln11_190" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4662 'add' 'add_ln12_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4663 [1/1] (2.19ns)   --->   "%s3_45 = add i21 %zext_ln11_93, i21 %zext_ln11_92" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4663 'add' 's3_45' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4664 [1/1] (0.00ns)   --->   "%tmp_2402 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_45, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4664 'partselect' 'tmp_2402' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4665 [1/1] (0.00ns)   --->   "%zext_ln12_44 = zext i5 %tmp_2402" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4665 'zext' 'zext_ln12_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4666 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_44 = add i6 %zext_ln12_44, i6 %add_ln12_23" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4666 'add' 's4_44' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4667 [1/1] (0.00ns)   --->   "%and_ln11_46 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_2450, i4 0, i4 %tmp_2451, i4 0, i4 %trunc_ln11_12" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4667 'bitconcatenate' 'and_ln11_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4668 [1/1] (0.00ns)   --->   "%zext_ln11_192 = zext i4 %trunc_ln11_12" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4668 'zext' 'zext_ln11_192' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4669 [1/1] (0.00ns)   --->   "%zext_ln11_94 = zext i20 %and_ln11_46" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4669 'zext' 'zext_ln11_94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4670 [1/1] (0.00ns)   --->   "%and_ln11_47 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_2452, i4 0, i4 %tmp_2450, i4 0, i4 %tmp_2451" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4670 'bitconcatenate' 'and_ln11_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4671 [1/1] (0.00ns)   --->   "%zext_ln11_193 = zext i4 %tmp_2451" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4671 'zext' 'zext_ln11_193' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4672 [1/1] (0.00ns)   --->   "%zext_ln11_95 = zext i20 %and_ln11_47" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4672 'zext' 'zext_ln11_95' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4673 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_25 = add i6 %zext_ln11_193, i6 %zext_ln11_192" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4673 'add' 'add_ln12_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4674 [1/1] (2.19ns)   --->   "%s3_46 = add i21 %zext_ln11_95, i21 %zext_ln11_94" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4674 'add' 's3_46' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4675 [1/1] (0.00ns)   --->   "%tmp_2453 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_46, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4675 'partselect' 'tmp_2453' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4676 [1/1] (0.00ns)   --->   "%zext_ln12_45 = zext i5 %tmp_2453" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4676 'zext' 'zext_ln12_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4677 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_45 = add i6 %zext_ln12_45, i6 %add_ln12_25" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4677 'add' 's4_45' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4678 [1/1] (0.00ns)   --->   "%and_ln11_48 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_2501, i4 0, i4 %tmp_2502, i4 0, i4 %trunc_ln11_13" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4678 'bitconcatenate' 'and_ln11_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4679 [1/1] (0.00ns)   --->   "%zext_ln11_194 = zext i4 %trunc_ln11_13" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4679 'zext' 'zext_ln11_194' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4680 [1/1] (0.00ns)   --->   "%zext_ln11_96 = zext i20 %and_ln11_48" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4680 'zext' 'zext_ln11_96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4681 [1/1] (0.00ns)   --->   "%and_ln11_49 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_2503, i4 0, i4 %tmp_2501, i4 0, i4 %tmp_2502" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4681 'bitconcatenate' 'and_ln11_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4682 [1/1] (0.00ns)   --->   "%zext_ln11_195 = zext i4 %tmp_2502" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4682 'zext' 'zext_ln11_195' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4683 [1/1] (0.00ns)   --->   "%zext_ln11_97 = zext i20 %and_ln11_49" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4683 'zext' 'zext_ln11_97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4684 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_27 = add i6 %zext_ln11_195, i6 %zext_ln11_194" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4684 'add' 'add_ln12_27' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4685 [1/1] (2.19ns)   --->   "%s3_47 = add i21 %zext_ln11_97, i21 %zext_ln11_96" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4685 'add' 's3_47' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4686 [1/1] (0.00ns)   --->   "%tmp_2504 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_47, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4686 'partselect' 'tmp_2504' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4687 [1/1] (0.00ns)   --->   "%zext_ln12_46 = zext i5 %tmp_2504" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4687 'zext' 'zext_ln12_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4688 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_46 = add i6 %zext_ln12_46, i6 %add_ln12_27" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4688 'add' 's4_46' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4689 [1/1] (0.00ns)   --->   "%and_ln11_50 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_2552, i4 0, i4 %tmp_2553, i4 0, i4 %trunc_ln11_14" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4689 'bitconcatenate' 'and_ln11_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4690 [1/1] (0.00ns)   --->   "%zext_ln11_196 = zext i4 %trunc_ln11_14" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4690 'zext' 'zext_ln11_196' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4691 [1/1] (0.00ns)   --->   "%zext_ln11_98 = zext i20 %and_ln11_50" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4691 'zext' 'zext_ln11_98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4692 [1/1] (0.00ns)   --->   "%and_ln11_51 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_2554, i4 0, i4 %tmp_2552, i4 0, i4 %tmp_2553" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4692 'bitconcatenate' 'and_ln11_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4693 [1/1] (0.00ns)   --->   "%zext_ln11_197 = zext i4 %tmp_2553" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4693 'zext' 'zext_ln11_197' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4694 [1/1] (0.00ns)   --->   "%zext_ln11_99 = zext i20 %and_ln11_51" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4694 'zext' 'zext_ln11_99' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4695 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_29 = add i6 %zext_ln11_197, i6 %zext_ln11_196" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4695 'add' 'add_ln12_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4696 [1/1] (2.19ns)   --->   "%s3_48 = add i21 %zext_ln11_99, i21 %zext_ln11_98" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4696 'add' 's3_48' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4697 [1/1] (0.00ns)   --->   "%tmp_2555 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_48, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4697 'partselect' 'tmp_2555' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4698 [1/1] (0.00ns)   --->   "%zext_ln12_47 = zext i5 %tmp_2555" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4698 'zext' 'zext_ln12_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4699 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_47 = add i6 %zext_ln12_47, i6 %add_ln12_29" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4699 'add' 's4_47' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4700 [1/1] (0.00ns)   --->   "%and_ln11_52 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_2603, i4 0, i4 %tmp_2604, i4 0, i4 %trunc_ln11_15" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4700 'bitconcatenate' 'and_ln11_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4701 [1/1] (0.00ns)   --->   "%zext_ln11_198 = zext i4 %trunc_ln11_15" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4701 'zext' 'zext_ln11_198' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4702 [1/1] (0.00ns)   --->   "%zext_ln11_100 = zext i20 %and_ln11_52" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4702 'zext' 'zext_ln11_100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4703 [1/1] (0.00ns)   --->   "%and_ln11_53 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_2605, i4 0, i4 %tmp_2603, i4 0, i4 %tmp_2604" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4703 'bitconcatenate' 'and_ln11_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4704 [1/1] (0.00ns)   --->   "%zext_ln11_199 = zext i4 %tmp_2604" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4704 'zext' 'zext_ln11_199' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4705 [1/1] (0.00ns)   --->   "%zext_ln11_101 = zext i20 %and_ln11_53" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4705 'zext' 'zext_ln11_101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4706 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_31 = add i6 %zext_ln11_199, i6 %zext_ln11_198" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4706 'add' 'add_ln12_31' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4707 [1/1] (2.19ns)   --->   "%s3_49 = add i21 %zext_ln11_101, i21 %zext_ln11_100" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4707 'add' 's3_49' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4708 [1/1] (0.00ns)   --->   "%tmp_2606 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_49, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4708 'partselect' 'tmp_2606' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4709 [1/1] (0.00ns)   --->   "%zext_ln12_48 = zext i5 %tmp_2606" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4709 'zext' 'zext_ln12_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4710 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_48 = add i6 %zext_ln12_48, i6 %add_ln12_31" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4710 'add' 's4_48' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4711 [1/1] (0.00ns)   --->   "%and_ln11_54 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_2654, i4 0, i4 %tmp_2655, i4 0, i4 %trunc_ln11_16" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4711 'bitconcatenate' 'and_ln11_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4712 [1/1] (0.00ns)   --->   "%zext_ln11_200 = zext i4 %trunc_ln11_16" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4712 'zext' 'zext_ln11_200' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4713 [1/1] (0.00ns)   --->   "%zext_ln11_102 = zext i20 %and_ln11_54" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4713 'zext' 'zext_ln11_102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4714 [1/1] (0.00ns)   --->   "%and_ln11_55 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_2656, i4 0, i4 %tmp_2654, i4 0, i4 %tmp_2655" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4714 'bitconcatenate' 'and_ln11_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4715 [1/1] (0.00ns)   --->   "%zext_ln11_201 = zext i4 %tmp_2655" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4715 'zext' 'zext_ln11_201' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4716 [1/1] (0.00ns)   --->   "%zext_ln11_103 = zext i20 %and_ln11_55" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4716 'zext' 'zext_ln11_103' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4717 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_33 = add i6 %zext_ln11_201, i6 %zext_ln11_200" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4717 'add' 'add_ln12_33' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4718 [1/1] (2.19ns)   --->   "%s3_50 = add i21 %zext_ln11_103, i21 %zext_ln11_102" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4718 'add' 's3_50' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4719 [1/1] (0.00ns)   --->   "%tmp_2657 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_50, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4719 'partselect' 'tmp_2657' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4720 [1/1] (0.00ns)   --->   "%zext_ln12_49 = zext i5 %tmp_2657" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4720 'zext' 'zext_ln12_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4721 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_49 = add i6 %zext_ln12_49, i6 %add_ln12_33" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4721 'add' 's4_49' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4722 [1/1] (0.00ns)   --->   "%and_ln11_56 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_2705, i4 0, i4 %tmp_2706, i4 0, i4 %trunc_ln11_17" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4722 'bitconcatenate' 'and_ln11_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4723 [1/1] (0.00ns)   --->   "%zext_ln11_202 = zext i4 %trunc_ln11_17" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4723 'zext' 'zext_ln11_202' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4724 [1/1] (0.00ns)   --->   "%zext_ln11_104 = zext i20 %and_ln11_56" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4724 'zext' 'zext_ln11_104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4725 [1/1] (0.00ns)   --->   "%and_ln11_57 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_2707, i4 0, i4 %tmp_2705, i4 0, i4 %tmp_2706" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4725 'bitconcatenate' 'and_ln11_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4726 [1/1] (0.00ns)   --->   "%zext_ln11_203 = zext i4 %tmp_2706" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4726 'zext' 'zext_ln11_203' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4727 [1/1] (0.00ns)   --->   "%zext_ln11_105 = zext i20 %and_ln11_57" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4727 'zext' 'zext_ln11_105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4728 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_35 = add i6 %zext_ln11_203, i6 %zext_ln11_202" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4728 'add' 'add_ln12_35' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4729 [1/1] (2.19ns)   --->   "%s3_51 = add i21 %zext_ln11_105, i21 %zext_ln11_104" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4729 'add' 's3_51' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4730 [1/1] (0.00ns)   --->   "%tmp_2708 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_51, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4730 'partselect' 'tmp_2708' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4731 [1/1] (0.00ns)   --->   "%zext_ln12_50 = zext i5 %tmp_2708" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4731 'zext' 'zext_ln12_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4732 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_50 = add i6 %zext_ln12_50, i6 %add_ln12_35" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4732 'add' 's4_50' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4733 [1/1] (0.00ns)   --->   "%and_ln11_58 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_2756, i4 0, i4 %tmp_2757, i4 0, i4 %trunc_ln11_18" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4733 'bitconcatenate' 'and_ln11_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4734 [1/1] (0.00ns)   --->   "%zext_ln11_204 = zext i4 %trunc_ln11_18" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4734 'zext' 'zext_ln11_204' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4735 [1/1] (0.00ns)   --->   "%zext_ln11_106 = zext i20 %and_ln11_58" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4735 'zext' 'zext_ln11_106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4736 [1/1] (0.00ns)   --->   "%and_ln11_59 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_2758, i4 0, i4 %tmp_2756, i4 0, i4 %tmp_2757" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4736 'bitconcatenate' 'and_ln11_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4737 [1/1] (0.00ns)   --->   "%zext_ln11_205 = zext i4 %tmp_2757" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4737 'zext' 'zext_ln11_205' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4738 [1/1] (0.00ns)   --->   "%zext_ln11_107 = zext i20 %and_ln11_59" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4738 'zext' 'zext_ln11_107' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4739 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_37 = add i6 %zext_ln11_205, i6 %zext_ln11_204" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4739 'add' 'add_ln12_37' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4740 [1/1] (2.19ns)   --->   "%s3_52 = add i21 %zext_ln11_107, i21 %zext_ln11_106" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4740 'add' 's3_52' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4741 [1/1] (0.00ns)   --->   "%tmp_2759 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_52, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4741 'partselect' 'tmp_2759' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4742 [1/1] (0.00ns)   --->   "%zext_ln12_51 = zext i5 %tmp_2759" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4742 'zext' 'zext_ln12_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4743 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_51 = add i6 %zext_ln12_51, i6 %add_ln12_37" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4743 'add' 's4_51' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4744 [1/1] (0.00ns)   --->   "%and_ln11_60 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_2807, i4 0, i4 %tmp_2808, i4 0, i4 %trunc_ln11_19" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4744 'bitconcatenate' 'and_ln11_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4745 [1/1] (0.00ns)   --->   "%zext_ln11_206 = zext i4 %trunc_ln11_19" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4745 'zext' 'zext_ln11_206' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4746 [1/1] (0.00ns)   --->   "%zext_ln11_108 = zext i20 %and_ln11_60" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4746 'zext' 'zext_ln11_108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4747 [1/1] (0.00ns)   --->   "%and_ln11_61 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_2809, i4 0, i4 %tmp_2807, i4 0, i4 %tmp_2808" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4747 'bitconcatenate' 'and_ln11_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4748 [1/1] (0.00ns)   --->   "%zext_ln11_207 = zext i4 %tmp_2808" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4748 'zext' 'zext_ln11_207' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4749 [1/1] (0.00ns)   --->   "%zext_ln11_109 = zext i20 %and_ln11_61" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4749 'zext' 'zext_ln11_109' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4750 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_39 = add i6 %zext_ln11_207, i6 %zext_ln11_206" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4750 'add' 'add_ln12_39' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4751 [1/1] (2.19ns)   --->   "%s3_53 = add i21 %zext_ln11_109, i21 %zext_ln11_108" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4751 'add' 's3_53' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4752 [1/1] (0.00ns)   --->   "%tmp_2810 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_53, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4752 'partselect' 'tmp_2810' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4753 [1/1] (0.00ns)   --->   "%zext_ln12_52 = zext i5 %tmp_2810" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4753 'zext' 'zext_ln12_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4754 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_52 = add i6 %zext_ln12_52, i6 %add_ln12_39" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4754 'add' 's4_52' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4755 [1/1] (0.00ns)   --->   "%and_ln11_62 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_2858, i4 0, i4 %tmp_2859, i4 0, i4 %trunc_ln11_20" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4755 'bitconcatenate' 'and_ln11_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4756 [1/1] (0.00ns)   --->   "%zext_ln11_208 = zext i4 %trunc_ln11_20" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4756 'zext' 'zext_ln11_208' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4757 [1/1] (0.00ns)   --->   "%zext_ln11_110 = zext i20 %and_ln11_62" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4757 'zext' 'zext_ln11_110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4758 [1/1] (0.00ns)   --->   "%and_ln11_63 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_2860, i4 0, i4 %tmp_2858, i4 0, i4 %tmp_2859" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4758 'bitconcatenate' 'and_ln11_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4759 [1/1] (0.00ns)   --->   "%zext_ln11_209 = zext i4 %tmp_2859" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4759 'zext' 'zext_ln11_209' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4760 [1/1] (0.00ns)   --->   "%zext_ln11_111 = zext i20 %and_ln11_63" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4760 'zext' 'zext_ln11_111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4761 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_41 = add i6 %zext_ln11_209, i6 %zext_ln11_208" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4761 'add' 'add_ln12_41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4762 [1/1] (2.19ns)   --->   "%s3_54 = add i21 %zext_ln11_111, i21 %zext_ln11_110" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4762 'add' 's3_54' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4763 [1/1] (0.00ns)   --->   "%tmp_2861 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_54, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4763 'partselect' 'tmp_2861' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4764 [1/1] (0.00ns)   --->   "%zext_ln12_53 = zext i5 %tmp_2861" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4764 'zext' 'zext_ln12_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4765 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_53 = add i6 %zext_ln12_53, i6 %add_ln12_41" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4765 'add' 's4_53' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4766 [1/1] (0.00ns)   --->   "%and_ln11_64 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_2909, i4 0, i4 %tmp_2910, i4 0, i4 %trunc_ln11_21" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4766 'bitconcatenate' 'and_ln11_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4767 [1/1] (0.00ns)   --->   "%zext_ln11_210 = zext i4 %trunc_ln11_21" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4767 'zext' 'zext_ln11_210' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4768 [1/1] (0.00ns)   --->   "%zext_ln11_112 = zext i20 %and_ln11_64" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4768 'zext' 'zext_ln11_112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4769 [1/1] (0.00ns)   --->   "%and_ln11_65 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_2911, i4 0, i4 %tmp_2909, i4 0, i4 %tmp_2910" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4769 'bitconcatenate' 'and_ln11_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4770 [1/1] (0.00ns)   --->   "%zext_ln11_211 = zext i4 %tmp_2910" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4770 'zext' 'zext_ln11_211' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4771 [1/1] (0.00ns)   --->   "%zext_ln11_113 = zext i20 %and_ln11_65" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4771 'zext' 'zext_ln11_113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4772 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_43 = add i6 %zext_ln11_211, i6 %zext_ln11_210" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4772 'add' 'add_ln12_43' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4773 [1/1] (2.19ns)   --->   "%s3_55 = add i21 %zext_ln11_113, i21 %zext_ln11_112" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4773 'add' 's3_55' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4774 [1/1] (0.00ns)   --->   "%tmp_2912 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_55, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4774 'partselect' 'tmp_2912' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4775 [1/1] (0.00ns)   --->   "%zext_ln12_54 = zext i5 %tmp_2912" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4775 'zext' 'zext_ln12_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4776 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_54 = add i6 %zext_ln12_54, i6 %add_ln12_43" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4776 'add' 's4_54' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4777 [1/1] (0.00ns)   --->   "%and_ln11_66 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_2960, i4 0, i4 %tmp_2961, i4 0, i4 %trunc_ln11_22" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4777 'bitconcatenate' 'and_ln11_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4778 [1/1] (0.00ns)   --->   "%zext_ln11_212 = zext i4 %trunc_ln11_22" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4778 'zext' 'zext_ln11_212' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4779 [1/1] (0.00ns)   --->   "%zext_ln11_114 = zext i20 %and_ln11_66" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4779 'zext' 'zext_ln11_114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4780 [1/1] (0.00ns)   --->   "%and_ln11_67 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_2962, i4 0, i4 %tmp_2960, i4 0, i4 %tmp_2961" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4780 'bitconcatenate' 'and_ln11_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4781 [1/1] (0.00ns)   --->   "%zext_ln11_213 = zext i4 %tmp_2961" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4781 'zext' 'zext_ln11_213' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4782 [1/1] (0.00ns)   --->   "%zext_ln11_115 = zext i20 %and_ln11_67" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4782 'zext' 'zext_ln11_115' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4783 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_45 = add i6 %zext_ln11_213, i6 %zext_ln11_212" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4783 'add' 'add_ln12_45' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4784 [1/1] (2.19ns)   --->   "%s3_56 = add i21 %zext_ln11_115, i21 %zext_ln11_114" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4784 'add' 's3_56' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4785 [1/1] (0.00ns)   --->   "%tmp_2963 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_56, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4785 'partselect' 'tmp_2963' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4786 [1/1] (0.00ns)   --->   "%zext_ln12_55 = zext i5 %tmp_2963" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4786 'zext' 'zext_ln12_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4787 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_55 = add i6 %zext_ln12_55, i6 %add_ln12_45" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4787 'add' 's4_55' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4788 [1/1] (0.00ns)   --->   "%and_ln11_68 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_3011, i4 0, i4 %tmp_3012, i4 0, i4 %trunc_ln11_23" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4788 'bitconcatenate' 'and_ln11_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4789 [1/1] (0.00ns)   --->   "%zext_ln11_214 = zext i4 %trunc_ln11_23" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4789 'zext' 'zext_ln11_214' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4790 [1/1] (0.00ns)   --->   "%zext_ln11_116 = zext i20 %and_ln11_68" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4790 'zext' 'zext_ln11_116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4791 [1/1] (0.00ns)   --->   "%and_ln11_69 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_3013, i4 0, i4 %tmp_3011, i4 0, i4 %tmp_3012" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4791 'bitconcatenate' 'and_ln11_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4792 [1/1] (0.00ns)   --->   "%zext_ln11_215 = zext i4 %tmp_3012" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4792 'zext' 'zext_ln11_215' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4793 [1/1] (0.00ns)   --->   "%zext_ln11_117 = zext i20 %and_ln11_69" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4793 'zext' 'zext_ln11_117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4794 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_47 = add i6 %zext_ln11_215, i6 %zext_ln11_214" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4794 'add' 'add_ln12_47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4795 [1/1] (2.19ns)   --->   "%s3_57 = add i21 %zext_ln11_117, i21 %zext_ln11_116" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4795 'add' 's3_57' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4796 [1/1] (0.00ns)   --->   "%tmp_3014 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_57, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4796 'partselect' 'tmp_3014' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4797 [1/1] (0.00ns)   --->   "%zext_ln12_56 = zext i5 %tmp_3014" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4797 'zext' 'zext_ln12_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4798 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_56 = add i6 %zext_ln12_56, i6 %add_ln12_47" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4798 'add' 's4_56' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4799 [1/1] (0.00ns)   --->   "%and_ln11_70 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_3062, i4 0, i4 %tmp_3063, i4 0, i4 %trunc_ln11_24" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4799 'bitconcatenate' 'and_ln11_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4800 [1/1] (0.00ns)   --->   "%zext_ln11_216 = zext i4 %trunc_ln11_24" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4800 'zext' 'zext_ln11_216' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4801 [1/1] (0.00ns)   --->   "%zext_ln11_118 = zext i20 %and_ln11_70" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4801 'zext' 'zext_ln11_118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4802 [1/1] (0.00ns)   --->   "%and_ln11_71 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i4.i4, i4 %tmp_3064, i4 0, i4 %tmp_3062, i4 0, i4 %tmp_3063" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4802 'bitconcatenate' 'and_ln11_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4803 [1/1] (0.00ns)   --->   "%zext_ln11_217 = zext i4 %tmp_3063" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4803 'zext' 'zext_ln11_217' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4804 [1/1] (0.00ns)   --->   "%zext_ln11_119 = zext i20 %and_ln11_71" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4804 'zext' 'zext_ln11_119' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4805 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_49 = add i6 %zext_ln11_217, i6 %zext_ln11_216" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4805 'add' 'add_ln12_49' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4806 [1/1] (2.19ns)   --->   "%s3_58 = add i21 %zext_ln11_119, i21 %zext_ln11_118" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4806 'add' 's3_58' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4807 [1/1] (0.00ns)   --->   "%tmp_3065 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_58, i32 16, i32 20" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4807 'partselect' 'tmp_3065' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4808 [1/1] (0.00ns)   --->   "%zext_ln12_57 = zext i5 %tmp_3065" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4808 'zext' 'zext_ln12_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4809 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%s4_57 = add i6 %zext_ln12_57, i6 %add_ln12_49" [bnn.cpp:12->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4809 'add' 's4_57' <Predicate = true> <Delay = 3.40> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4810 [1/1] (0.00ns)   --->   "%and_ln9_111 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i16, i2 %tmp_3082, i2 0, i2 %tmp_3083, i2 0, i2 %tmp_3084, i2 0, i2 %tmp_3085, i16 0" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4810 'bitconcatenate' 'and_ln9_111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4811 [1/1] (0.00ns)   --->   "%and_ln9_111_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i16, i2 %tmp_3083, i2 0, i2 %tmp_3084, i2 0, i2 %tmp_3085, i16 0" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4811 'bitconcatenate' 'and_ln9_111_cast1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4812 [1/1] (0.00ns)   --->   "%zext_ln9_220 = zext i26 %and_ln9_111_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4812 'zext' 'zext_ln9_220' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4813 [1/1] (0.00ns)   --->   "%zext_ln9_120 = zext i30 %and_ln9_111" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4813 'zext' 'zext_ln9_120' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4814 [1/1] (0.00ns)   --->   "%and_ln9_112 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i2.i2.i2.i2.i2.i2.i2.i16, i2 %tmp_3086, i2 0, i2 %tmp_3087, i2 0, i2 %tmp_3088, i2 0, i2 %tmp_3089, i16 0" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4814 'bitconcatenate' 'and_ln9_112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4815 [1/1] (0.00ns)   --->   "%and_ln9_112_cast1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i2.i2.i2.i2.i2.i16, i2 %tmp_3087, i2 0, i2 %tmp_3088, i2 0, i2 %tmp_3089, i16 0" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4815 'bitconcatenate' 'and_ln9_112_cast1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4816 [1/1] (0.00ns)   --->   "%zext_ln9_221 = zext i26 %and_ln9_112_cast1" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4816 'zext' 'zext_ln9_221' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4817 [1/1] (0.00ns)   --->   "%zext_ln9_121 = zext i30 %and_ln9_112" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4817 'zext' 'zext_ln9_121' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4818 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_84 = add i28 %zext_ln9_221, i28 %zext_ln9_220" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4818 'add' 'add_ln10_84' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4819 [1/1] (2.49ns)   --->   "%s1_59 = add i31 %zext_ln9_121, i31 %zext_ln9_120" [bnn.cpp:9->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4819 'add' 's1_59' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4820 [1/1] (0.00ns)   --->   "%tmp_3090 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %s1_59, i32 4, i32 30" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4820 'partselect' 'tmp_3090' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4821 [1/1] (0.00ns)   --->   "%zext_ln10_59 = zext i27 %tmp_3090" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4821 'zext' 'zext_ln10_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4822 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln10_59 = add i28 %zext_ln10_59, i28 %add_ln10_84" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4822 'add' 'add_ln10_59' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4823 [1/1] (0.00ns)   --->   "%tmp_3091 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_59, i32 16, i32 19" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4823 'partselect' 'tmp_3091' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4824 [1/1] (0.00ns)   --->   "%tmp_3092 = partselect i4 @_ssdm_op_PartSelect.i4.i28.i32.i32, i28 %add_ln10_59, i32 24, i32 27" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4824 'partselect' 'tmp_3092' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.89>
ST_5 : Operation 4825 [1/1] (0.00ns)   --->   "%and_ln10_23 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i16, i4 %tmp_1838, i16 0" [bnn.cpp:10->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4825 'bitconcatenate' 'and_ln10_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4826 [1/1] (0.00ns)   --->   "%zext_ln11_70 = zext i20 %and_ln10_23" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4826 'zext' 'zext_ln11_70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4827 [1/1] (0.00ns)   --->   "%and_ln11_23 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i8, i4 %tmp_1839, i4 0, i4 %tmp_1838, i8 0" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4827 'bitconcatenate' 'and_ln11_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4828 [1/1] (0.00ns)   --->   "%zext_ln11_71 = zext i20 %and_ln11_23" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4828 'zext' 'zext_ln11_71' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4829 [1/1] (2.19ns)   --->   "%s3_34 = add i21 %zext_ln11_71, i21 %zext_ln11_70" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4829 'add' 's3_34' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4830 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i6 %s4" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4830 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4831 [1/1] (0.00ns)   --->   "%zext_ln56_9 = zext i6 %s4_11" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4831 'zext' 'zext_ln56_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4832 [1/1] (0.00ns)   --->   "%zext_ln56_10 = zext i6 %s4_12" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4832 'zext' 'zext_ln56_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4833 [1/1] (1.82ns)   --->   "%add_ln56 = add i7 %zext_ln56_9, i7 %zext_ln56" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4833 'add' 'add_ln56' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4834 [1/1] (0.00ns)   --->   "%zext_ln56_11 = zext i7 %add_ln56" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4834 'zext' 'zext_ln56_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4835 [1/1] (0.00ns)   --->   "%zext_ln56_12 = zext i6 %s4_13" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4835 'zext' 'zext_ln56_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4836 [1/1] (1.82ns)   --->   "%add_ln56_2 = add i7 %zext_ln56_10, i7 %zext_ln56_12" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4836 'add' 'add_ln56_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4837 [1/1] (0.00ns)   --->   "%zext_ln56_14 = zext i7 %add_ln56_2" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4837 'zext' 'zext_ln56_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4838 [1/1] (1.87ns)   --->   "%add_ln56_3 = add i8 %zext_ln56_14, i8 %zext_ln56_11" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4838 'add' 'add_ln56_3' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4839 [1/1] (0.00ns)   --->   "%zext_ln56_16 = zext i6 %s4_15" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4839 'zext' 'zext_ln56_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4840 [1/1] (0.00ns)   --->   "%zext_ln56_17 = zext i6 %s4_16" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4840 'zext' 'zext_ln56_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4841 [1/1] (0.00ns)   --->   "%zext_ln56_18 = zext i6 %s4_17" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4841 'zext' 'zext_ln56_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4842 [1/1] (1.82ns)   --->   "%add_ln56_5 = add i7 %zext_ln56_17, i7 %zext_ln56_18" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4842 'add' 'add_ln56_5' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4843 [1/1] (0.00ns)   --->   "%zext_ln56_20 = zext i7 %add_ln56_5" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4843 'zext' 'zext_ln56_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4844 [1/1] (1.87ns)   --->   "%add_ln56_6 = add i8 %zext_ln56_20, i8 %zext_ln56_16" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4844 'add' 'add_ln56_6' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4845 [1/1] (0.00ns)   --->   "%zext_ln56_23 = zext i6 %s4_19" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4845 'zext' 'zext_ln56_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4846 [1/1] (0.00ns)   --->   "%zext_ln56_24 = zext i6 %s4_20" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4846 'zext' 'zext_ln56_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4847 [1/1] (0.00ns)   --->   "%zext_ln56_25 = zext i6 %s4_21" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4847 'zext' 'zext_ln56_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4848 [1/1] (0.00ns)   --->   "%zext_ln56_26 = zext i6 %s4_22" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4848 'zext' 'zext_ln56_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4849 [1/1] (0.00ns)   --->   "%zext_ln56_27 = zext i6 %s4_23" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4849 'zext' 'zext_ln56_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4850 [1/1] (0.00ns)   --->   "%zext_ln56_28 = zext i6 %s4_24" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4850 'zext' 'zext_ln56_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4851 [1/1] (0.00ns)   --->   "%zext_ln56_31 = zext i6 %s4_25" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4851 'zext' 'zext_ln56_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4852 [1/1] (1.82ns)   --->   "%add_ln56_9 = add i7 %zext_ln56_23, i7 %zext_ln56_24" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4852 'add' 'add_ln56_9' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4853 [1/1] (1.82ns)   --->   "%add_ln56_11 = add i7 %zext_ln56_25, i7 %zext_ln56_26" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4853 'add' 'add_ln56_11' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4854 [1/1] (0.00ns)   --->   "%zext_ln56_33 = zext i7 %add_ln56_11" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4854 'zext' 'zext_ln56_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4855 [1/1] (1.82ns)   --->   "%add_ln56_12 = add i7 %zext_ln56_28, i7 %zext_ln56_31" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4855 'add' 'add_ln56_12' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4856 [1/1] (0.00ns)   --->   "%zext_ln56_34 = zext i7 %add_ln56_12" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4856 'zext' 'zext_ln56_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4857 [1/1] (1.87ns)   --->   "%add_ln56_13 = add i8 %zext_ln56_34, i8 %zext_ln56_27" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4857 'add' 'add_ln56_13' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4858 [1/1] (0.00ns)   --->   "%zext_ln56_35 = zext i8 %add_ln56_13" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4858 'zext' 'zext_ln56_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4859 [1/1] (1.91ns)   --->   "%add_ln56_14 = add i9 %zext_ln56_35, i9 %zext_ln56_33" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4859 'add' 'add_ln56_14' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4860 [1/1] (0.00ns)   --->   "%zext_ln56_37 = zext i6 %s4_27" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4860 'zext' 'zext_ln56_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4861 [1/1] (0.00ns)   --->   "%zext_ln56_38 = zext i6 %s4_28" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4861 'zext' 'zext_ln56_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4862 [1/1] (0.00ns)   --->   "%zext_ln56_41 = zext i6 %s4_29" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4862 'zext' 'zext_ln56_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4863 [1/1] (0.00ns)   --->   "%zext_ln56_43 = zext i6 %s4_30" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4863 'zext' 'zext_ln56_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4864 [1/1] (0.00ns)   --->   "%zext_ln56_46 = zext i6 %s4_31" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4864 'zext' 'zext_ln56_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4865 [1/1] (0.00ns)   --->   "%zext_ln56_47 = zext i6 %s4_32" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4865 'zext' 'zext_ln56_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4866 [1/1] (0.00ns)   --->   "%zext_ln56_48 = zext i6 %s4_33" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4866 'zext' 'zext_ln56_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4867 [1/1] (0.00ns)   --->   "%tmp_1840 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_34, i32 16, i32 20" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4867 'partselect' 'tmp_1840' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4868 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i5 %tmp_1840" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4868 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4869 [1/1] (1.82ns)   --->   "%add_ln60_11 = add i7 %zext_ln56_38, i7 %zext_ln56_41" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4869 'add' 'add_ln60_11' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4870 [1/1] (0.00ns)   --->   "%zext_ln60_10 = zext i7 %add_ln60_11" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4870 'zext' 'zext_ln60_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4871 [1/1] (1.87ns)   --->   "%add_ln60_12 = add i8 %zext_ln60_10, i8 %zext_ln56_37" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4871 'add' 'add_ln60_12' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4872 [1/1] (1.82ns)   --->   "%add_ln60_14 = add i7 %zext_ln56_43, i7 %zext_ln56_46" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4872 'add' 'add_ln60_14' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4873 [1/1] (1.82ns)   --->   "%add_ln60_15 = add i7 %zext_ln56_48, i7 %zext_ln60" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4873 'add' 'add_ln60_15' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4874 [1/1] (0.00ns)   --->   "%zext_ln60_14 = zext i7 %add_ln60_15" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4874 'zext' 'zext_ln60_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4875 [1/1] (1.87ns)   --->   "%add_ln60_16 = add i8 %zext_ln60_14, i8 %zext_ln56_47" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4875 'add' 'add_ln60_16' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4876 [1/1] (0.00ns)   --->   "%and_ln11_72 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i16, i4 %tmp_3091, i16 0" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4876 'bitconcatenate' 'and_ln11_72' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4877 [1/1] (0.00ns)   --->   "%zext_ln11_120 = zext i20 %and_ln11_72" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4877 'zext' 'zext_ln11_120' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4878 [1/1] (0.00ns)   --->   "%and_ln11_73 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i4.i4.i8, i4 %tmp_3092, i4 0, i4 %tmp_3091, i8 0" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4878 'bitconcatenate' 'and_ln11_73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4879 [1/1] (0.00ns)   --->   "%zext_ln11_121 = zext i20 %and_ln11_73" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4879 'zext' 'zext_ln11_121' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4880 [1/1] (2.19ns)   --->   "%s3_59 = add i21 %zext_ln11_121, i21 %zext_ln11_120" [bnn.cpp:11->bnn.cpp:56->bnn.cpp:123]   --->   Operation 4880 'add' 's3_59' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4881 [1/1] (0.00ns)   --->   "%zext_ln56_39 = zext i6 %s4_34" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4881 'zext' 'zext_ln56_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4882 [1/1] (0.00ns)   --->   "%zext_ln56_40 = zext i6 %s4_35" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4882 'zext' 'zext_ln56_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4883 [1/1] (0.00ns)   --->   "%zext_ln56_51 = zext i6 %s4_36" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4883 'zext' 'zext_ln56_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4884 [1/1] (1.82ns)   --->   "%add_ln56_16 = add i7 %zext_ln56_40, i7 %zext_ln56_39" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4884 'add' 'add_ln56_16' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4885 [1/1] (0.00ns)   --->   "%zext_ln56_42 = zext i7 %add_ln56_16" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4885 'zext' 'zext_ln56_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4886 [1/1] (0.00ns)   --->   "%zext_ln56_52 = zext i6 %s4_37" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4886 'zext' 'zext_ln56_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4887 [1/1] (1.82ns)   --->   "%add_ln56_17 = add i7 %zext_ln56_51, i7 %zext_ln56_52" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4887 'add' 'add_ln56_17' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4888 [1/1] (0.00ns)   --->   "%zext_ln56_53 = zext i7 %add_ln56_17" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4888 'zext' 'zext_ln56_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4889 [1/1] (1.87ns)   --->   "%add_ln56_18 = add i8 %zext_ln56_53, i8 %zext_ln56_42" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4889 'add' 'add_ln56_18' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4890 [1/1] (0.00ns)   --->   "%zext_ln56_54 = zext i6 %s4_39" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4890 'zext' 'zext_ln56_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4891 [1/1] (0.00ns)   --->   "%zext_ln56_55 = zext i6 %s4_40" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4891 'zext' 'zext_ln56_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4892 [1/1] (0.00ns)   --->   "%zext_ln56_56 = zext i6 %s4_41" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4892 'zext' 'zext_ln56_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4893 [1/1] (1.82ns)   --->   "%add_ln56_20 = add i7 %zext_ln56_55, i7 %zext_ln56_56" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4893 'add' 'add_ln56_20' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4894 [1/1] (0.00ns)   --->   "%zext_ln56_57 = zext i7 %add_ln56_20" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4894 'zext' 'zext_ln56_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4895 [1/1] (1.87ns)   --->   "%add_ln56_21 = add i8 %zext_ln56_57, i8 %zext_ln56_54" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4895 'add' 'add_ln56_21' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4896 [1/1] (0.00ns)   --->   "%zext_ln56_61 = zext i6 %s4_43" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4896 'zext' 'zext_ln56_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4897 [1/1] (0.00ns)   --->   "%zext_ln56_62 = zext i6 %s4_44" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4897 'zext' 'zext_ln56_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4898 [1/1] (0.00ns)   --->   "%zext_ln56_63 = zext i6 %s4_45" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4898 'zext' 'zext_ln56_63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4899 [1/1] (0.00ns)   --->   "%zext_ln56_64 = zext i6 %s4_46" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4899 'zext' 'zext_ln56_64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4900 [1/1] (0.00ns)   --->   "%zext_ln56_65 = zext i6 %s4_47" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4900 'zext' 'zext_ln56_65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4901 [1/1] (0.00ns)   --->   "%zext_ln56_66 = zext i6 %s4_48" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4901 'zext' 'zext_ln56_66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4902 [1/1] (0.00ns)   --->   "%zext_ln56_67 = zext i6 %s4_49" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4902 'zext' 'zext_ln56_67' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4903 [1/1] (1.82ns)   --->   "%add_ln56_24 = add i7 %zext_ln56_61, i7 %zext_ln56_62" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4903 'add' 'add_ln56_24' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4904 [1/1] (1.82ns)   --->   "%add_ln56_26 = add i7 %zext_ln56_63, i7 %zext_ln56_64" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4904 'add' 'add_ln56_26' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4905 [1/1] (0.00ns)   --->   "%zext_ln56_69 = zext i7 %add_ln56_26" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4905 'zext' 'zext_ln56_69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4906 [1/1] (1.82ns)   --->   "%add_ln56_27 = add i7 %zext_ln56_66, i7 %zext_ln56_67" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4906 'add' 'add_ln56_27' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4907 [1/1] (0.00ns)   --->   "%zext_ln56_70 = zext i7 %add_ln56_27" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4907 'zext' 'zext_ln56_70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4908 [1/1] (1.87ns)   --->   "%add_ln56_28 = add i8 %zext_ln56_70, i8 %zext_ln56_65" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4908 'add' 'add_ln56_28' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4909 [1/1] (0.00ns)   --->   "%zext_ln56_71 = zext i8 %add_ln56_28" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4909 'zext' 'zext_ln56_71' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4910 [1/1] (1.91ns)   --->   "%add_ln56_29 = add i9 %zext_ln56_71, i9 %zext_ln56_69" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4910 'add' 'add_ln56_29' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4911 [1/1] (0.00ns)   --->   "%zext_ln56_73 = zext i6 %s4_51" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4911 'zext' 'zext_ln56_73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4912 [1/1] (0.00ns)   --->   "%zext_ln56_74 = zext i6 %s4_52" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4912 'zext' 'zext_ln56_74' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4913 [1/1] (0.00ns)   --->   "%zext_ln56_75 = zext i6 %s4_53" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4913 'zext' 'zext_ln56_75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4914 [1/1] (0.00ns)   --->   "%zext_ln56_76 = zext i6 %s4_54" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4914 'zext' 'zext_ln56_76' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4915 [1/1] (0.00ns)   --->   "%zext_ln56_77 = zext i6 %s4_55" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4915 'zext' 'zext_ln56_77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4916 [1/1] (0.00ns)   --->   "%zext_ln56_78 = zext i6 %s4_56" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4916 'zext' 'zext_ln56_78' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4917 [1/1] (0.00ns)   --->   "%zext_ln56_79 = zext i6 %s4_57" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4917 'zext' 'zext_ln56_79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4918 [1/1] (0.00ns)   --->   "%tmp_3093 = partselect i5 @_ssdm_op_PartSelect.i5.i21.i32.i32, i21 %s3_59, i32 16, i32 20" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4918 'partselect' 'tmp_3093' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4919 [1/1] (0.00ns)   --->   "%zext_ln60_17 = zext i5 %tmp_3093" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4919 'zext' 'zext_ln60_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4920 [1/1] (1.82ns)   --->   "%add_ln60_19 = add i7 %zext_ln56_74, i7 %zext_ln56_75" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4920 'add' 'add_ln60_19' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4921 [1/1] (0.00ns)   --->   "%zext_ln60_18 = zext i7 %add_ln60_19" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4921 'zext' 'zext_ln60_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4922 [1/1] (1.87ns)   --->   "%add_ln60_20 = add i8 %zext_ln60_18, i8 %zext_ln56_73" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4922 'add' 'add_ln60_20' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4923 [1/1] (1.82ns)   --->   "%add_ln60_22 = add i7 %zext_ln56_76, i7 %zext_ln56_77" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4923 'add' 'add_ln60_22' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4924 [1/1] (1.82ns)   --->   "%add_ln60_23 = add i7 %zext_ln56_79, i7 %zext_ln60_17" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4924 'add' 'add_ln60_23' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 4925 [1/1] (0.00ns)   --->   "%zext_ln60_21 = zext i7 %add_ln60_23" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4925 'zext' 'zext_ln60_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 4926 [1/1] (1.87ns)   --->   "%add_ln60_24 = add i8 %zext_ln60_21, i8 %zext_ln56_78" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4926 'add' 'add_ln60_24' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.52>
ST_6 : Operation 4927 [1/1] (0.00ns)   --->   "%zext_ln56_13 = zext i6 %s4_14" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4927 'zext' 'zext_ln56_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4928 [1/1] (0.00ns)   --->   "%zext_ln56_15 = zext i8 %add_ln56_3" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4928 'zext' 'zext_ln56_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4929 [1/1] (0.00ns)   --->   "%zext_ln56_19 = zext i6 %s4_18" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4929 'zext' 'zext_ln56_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4930 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln56_4 = add i9 %zext_ln56_15, i9 %zext_ln56_13" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4930 'add' 'add_ln56_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4931 [1/1] (0.00ns)   --->   "%zext_ln56_22 = zext i8 %add_ln56_6" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4931 'zext' 'zext_ln56_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4932 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln56_7 = add i9 %zext_ln56_22, i9 %add_ln56_4" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4932 'add' 'add_ln56_7' <Predicate = true> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4933 [1/1] (0.00ns)   --->   "%zext_ln56_21 = zext i9 %add_ln56_7" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4933 'zext' 'zext_ln56_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4934 [1/1] (1.82ns)   --->   "%add_ln56_8 = add i10 %zext_ln56_21, i10 %zext_ln56_19" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4934 'add' 'add_ln56_8' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4935 [1/1] (0.00ns)   --->   "%zext_ln60_13 = zext i7 %add_ln60_14" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4935 'zext' 'zext_ln60_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4936 [1/1] (0.00ns)   --->   "%zext_ln60_15 = zext i8 %add_ln60_16" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4936 'zext' 'zext_ln60_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4937 [1/1] (1.91ns)   --->   "%add_ln60_17 = add i9 %zext_ln60_15, i9 %zext_ln60_13" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4937 'add' 'add_ln60_17' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4938 [1/1] (0.00ns)   --->   "%zext_ln56_44 = zext i6 %s4_38" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4938 'zext' 'zext_ln56_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4939 [1/1] (0.00ns)   --->   "%zext_ln56_45 = zext i8 %add_ln56_18" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4939 'zext' 'zext_ln56_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4940 [1/1] (0.00ns)   --->   "%zext_ln56_49 = zext i6 %s4_42" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4940 'zext' 'zext_ln56_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4941 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln56_19 = add i9 %zext_ln56_45, i9 %zext_ln56_44" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4941 'add' 'add_ln56_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4942 [1/1] (0.00ns)   --->   "%zext_ln56_60 = zext i8 %add_ln56_21" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4942 'zext' 'zext_ln56_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4943 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln56_22 = add i9 %zext_ln56_60, i9 %add_ln56_19" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4943 'add' 'add_ln56_22' <Predicate = true> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4944 [1/1] (0.00ns)   --->   "%zext_ln56_50 = zext i9 %add_ln56_22" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4944 'zext' 'zext_ln56_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4945 [1/1] (1.82ns)   --->   "%add_ln56_23 = add i10 %zext_ln56_50, i10 %zext_ln56_49" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4945 'add' 'add_ln56_23' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4946 [1/1] (0.00ns)   --->   "%zext_ln60_20 = zext i7 %add_ln60_22" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4946 'zext' 'zext_ln60_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4947 [1/1] (0.00ns)   --->   "%zext_ln60_22 = zext i8 %add_ln60_24" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4947 'zext' 'zext_ln60_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4948 [1/1] (1.91ns)   --->   "%add_ln60_25 = add i9 %zext_ln60_22, i9 %zext_ln60_20" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4948 'add' 'add_ln60_25' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.45>
ST_7 : Operation 4949 [1/1] (0.00ns)   --->   "%zext_ln56_29 = zext i6 %s4_26" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4949 'zext' 'zext_ln56_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4950 [1/1] (0.00ns)   --->   "%zext_ln56_32 = zext i7 %add_ln56_9" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4950 'zext' 'zext_ln56_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4951 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln56_10 = add i10 %zext_ln56_32, i10 %add_ln56_8" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4951 'add' 'add_ln56_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4952 [1/1] (0.00ns)   --->   "%zext_ln56_36 = zext i9 %add_ln56_14" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4952 'zext' 'zext_ln56_36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4953 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln56_15 = add i10 %zext_ln56_36, i10 %add_ln56_10" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4953 'add' 'add_ln56_15' <Predicate = true> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4954 [1/1] (0.00ns)   --->   "%zext_ln56_30 = zext i10 %add_ln56_15" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4954 'zext' 'zext_ln56_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4955 [1/1] (1.73ns)   --->   "%add_ln60_10 = add i11 %zext_ln56_30, i11 %zext_ln56_29" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4955 'add' 'add_ln60_10' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 4956 [1/1] (0.00ns)   --->   "%zext_ln56_58 = zext i6 %s4_50" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4956 'zext' 'zext_ln56_58' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4957 [1/1] (0.00ns)   --->   "%zext_ln56_68 = zext i7 %add_ln56_24" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4957 'zext' 'zext_ln56_68' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4958 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln56_25 = add i10 %zext_ln56_68, i10 %add_ln56_23" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4958 'add' 'add_ln56_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4959 [1/1] (0.00ns)   --->   "%zext_ln56_72 = zext i9 %add_ln56_29" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4959 'zext' 'zext_ln56_72' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4960 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln56_30 = add i10 %zext_ln56_72, i10 %add_ln56_25" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4960 'add' 'add_ln56_30' <Predicate = true> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 4961 [1/1] (0.00ns)   --->   "%zext_ln56_59 = zext i10 %add_ln56_30" [bnn.cpp:56->bnn.cpp:123]   --->   Operation 4961 'zext' 'zext_ln56_59' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 4962 [1/1] (1.73ns)   --->   "%add_ln60_18 = add i11 %zext_ln56_59, i11 %zext_ln56_58" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4962 'add' 'add_ln60_18' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.30>
ST_8 : Operation 4963 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 4963 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 4964 [1/1] (0.00ns)   --->   "%specpipeline_ln35 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [bnn.cpp:35->bnn.cpp:123]   --->   Operation 4964 'specpipeline' 'specpipeline_ln35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 4965 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [bnn.cpp:34->bnn.cpp:123]   --->   Operation 4965 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 4966 [1/1] (0.00ns)   --->   "%zext_ln60_12 = zext i8 %add_ln60_12" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4966 'zext' 'zext_ln60_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 4967 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_13 = add i11 %zext_ln60_12, i11 %add_ln60_10" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4967 'add' 'add_ln60_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 4968 [1/1] (0.00ns)   --->   "%zext_ln60_16 = zext i9 %add_ln60_17" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4968 'zext' 'zext_ln60_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 4969 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln60 = add i11 %zext_ln60_16, i11 %add_ln60_13" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4969 'add' 'add_ln60' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 4970 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %add_ln60, i1 0" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4970 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 4971 [1/1] (0.00ns)   --->   "%zext_ln60_9 = zext i12 %shl_ln" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4971 'zext' 'zext_ln60_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 4972 [1/1] (1.54ns)   --->   "%add_ln60_7 = add i13 %zext_ln60_9, i13 7408" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4972 'add' 'add_ln60_7' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 4973 [1/1] (0.00ns)   --->   "%zext_ln60_19 = zext i8 %add_ln60_20" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4973 'zext' 'zext_ln60_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 4974 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln60_21 = add i11 %zext_ln60_19, i11 %add_ln60_18" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4974 'add' 'add_ln60_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 4975 [1/1] (0.00ns)   --->   "%zext_ln60_23 = zext i9 %add_ln60_25" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4975 'zext' 'zext_ln60_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 4976 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln60_8 = add i11 %zext_ln60_23, i11 %add_ln60_21" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4976 'add' 'add_ln60_8' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 4977 [1/1] (0.00ns)   --->   "%shl_ln60_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %add_ln60_8, i1 0" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4977 'bitconcatenate' 'shl_ln60_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 4978 [1/1] (0.00ns)   --->   "%zext_ln60_11 = zext i12 %shl_ln60_3" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4978 'zext' 'zext_ln60_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 4979 [1/1] (1.54ns)   --->   "%add_ln60_9 = add i13 %zext_ln60_11, i13 7408" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4979 'add' 'add_ln60_9' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 4980 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_200" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4980 'store' 'store_ln60' <Predicate = (trunc_ln34 == 124)> <Delay = 0.00>
ST_8 : Operation 4981 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_201" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4981 'store' 'store_ln60' <Predicate = (trunc_ln34 == 124)> <Delay = 0.00>
ST_8 : Operation 4982 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4982 'br' 'br_ln60' <Predicate = (trunc_ln34 == 124)> <Delay = 0.00>
ST_8 : Operation 4983 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_198" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4983 'store' 'store_ln60' <Predicate = (trunc_ln34 == 122)> <Delay = 0.00>
ST_8 : Operation 4984 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_199" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4984 'store' 'store_ln60' <Predicate = (trunc_ln34 == 122)> <Delay = 0.00>
ST_8 : Operation 4985 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4985 'br' 'br_ln60' <Predicate = (trunc_ln34 == 122)> <Delay = 0.00>
ST_8 : Operation 4986 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_196" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4986 'store' 'store_ln60' <Predicate = (trunc_ln34 == 120)> <Delay = 0.00>
ST_8 : Operation 4987 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_197" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4987 'store' 'store_ln60' <Predicate = (trunc_ln34 == 120)> <Delay = 0.00>
ST_8 : Operation 4988 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4988 'br' 'br_ln60' <Predicate = (trunc_ln34 == 120)> <Delay = 0.00>
ST_8 : Operation 4989 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_194" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4989 'store' 'store_ln60' <Predicate = (trunc_ln34 == 118)> <Delay = 0.00>
ST_8 : Operation 4990 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_195" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4990 'store' 'store_ln60' <Predicate = (trunc_ln34 == 118)> <Delay = 0.00>
ST_8 : Operation 4991 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4991 'br' 'br_ln60' <Predicate = (trunc_ln34 == 118)> <Delay = 0.00>
ST_8 : Operation 4992 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_192" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4992 'store' 'store_ln60' <Predicate = (trunc_ln34 == 116)> <Delay = 0.00>
ST_8 : Operation 4993 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_193" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4993 'store' 'store_ln60' <Predicate = (trunc_ln34 == 116)> <Delay = 0.00>
ST_8 : Operation 4994 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4994 'br' 'br_ln60' <Predicate = (trunc_ln34 == 116)> <Delay = 0.00>
ST_8 : Operation 4995 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_190" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4995 'store' 'store_ln60' <Predicate = (trunc_ln34 == 114)> <Delay = 0.00>
ST_8 : Operation 4996 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_191" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4996 'store' 'store_ln60' <Predicate = (trunc_ln34 == 114)> <Delay = 0.00>
ST_8 : Operation 4997 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4997 'br' 'br_ln60' <Predicate = (trunc_ln34 == 114)> <Delay = 0.00>
ST_8 : Operation 4998 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_188" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4998 'store' 'store_ln60' <Predicate = (trunc_ln34 == 112)> <Delay = 0.00>
ST_8 : Operation 4999 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_189" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 4999 'store' 'store_ln60' <Predicate = (trunc_ln34 == 112)> <Delay = 0.00>
ST_8 : Operation 5000 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5000 'br' 'br_ln60' <Predicate = (trunc_ln34 == 112)> <Delay = 0.00>
ST_8 : Operation 5001 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_186" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5001 'store' 'store_ln60' <Predicate = (trunc_ln34 == 110)> <Delay = 0.00>
ST_8 : Operation 5002 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_187" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5002 'store' 'store_ln60' <Predicate = (trunc_ln34 == 110)> <Delay = 0.00>
ST_8 : Operation 5003 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5003 'br' 'br_ln60' <Predicate = (trunc_ln34 == 110)> <Delay = 0.00>
ST_8 : Operation 5004 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_184" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5004 'store' 'store_ln60' <Predicate = (trunc_ln34 == 108)> <Delay = 0.00>
ST_8 : Operation 5005 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_185" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5005 'store' 'store_ln60' <Predicate = (trunc_ln34 == 108)> <Delay = 0.00>
ST_8 : Operation 5006 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5006 'br' 'br_ln60' <Predicate = (trunc_ln34 == 108)> <Delay = 0.00>
ST_8 : Operation 5007 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_182" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5007 'store' 'store_ln60' <Predicate = (trunc_ln34 == 106)> <Delay = 0.00>
ST_8 : Operation 5008 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_183" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5008 'store' 'store_ln60' <Predicate = (trunc_ln34 == 106)> <Delay = 0.00>
ST_8 : Operation 5009 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5009 'br' 'br_ln60' <Predicate = (trunc_ln34 == 106)> <Delay = 0.00>
ST_8 : Operation 5010 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_180" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5010 'store' 'store_ln60' <Predicate = (trunc_ln34 == 104)> <Delay = 0.00>
ST_8 : Operation 5011 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_181" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5011 'store' 'store_ln60' <Predicate = (trunc_ln34 == 104)> <Delay = 0.00>
ST_8 : Operation 5012 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5012 'br' 'br_ln60' <Predicate = (trunc_ln34 == 104)> <Delay = 0.00>
ST_8 : Operation 5013 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_178" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5013 'store' 'store_ln60' <Predicate = (trunc_ln34 == 102)> <Delay = 0.00>
ST_8 : Operation 5014 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_179" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5014 'store' 'store_ln60' <Predicate = (trunc_ln34 == 102)> <Delay = 0.00>
ST_8 : Operation 5015 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5015 'br' 'br_ln60' <Predicate = (trunc_ln34 == 102)> <Delay = 0.00>
ST_8 : Operation 5016 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_176" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5016 'store' 'store_ln60' <Predicate = (trunc_ln34 == 100)> <Delay = 0.00>
ST_8 : Operation 5017 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_177" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5017 'store' 'store_ln60' <Predicate = (trunc_ln34 == 100)> <Delay = 0.00>
ST_8 : Operation 5018 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5018 'br' 'br_ln60' <Predicate = (trunc_ln34 == 100)> <Delay = 0.00>
ST_8 : Operation 5019 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_174" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5019 'store' 'store_ln60' <Predicate = (trunc_ln34 == 98)> <Delay = 0.00>
ST_8 : Operation 5020 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_175" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5020 'store' 'store_ln60' <Predicate = (trunc_ln34 == 98)> <Delay = 0.00>
ST_8 : Operation 5021 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5021 'br' 'br_ln60' <Predicate = (trunc_ln34 == 98)> <Delay = 0.00>
ST_8 : Operation 5022 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_172" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5022 'store' 'store_ln60' <Predicate = (trunc_ln34 == 96)> <Delay = 0.00>
ST_8 : Operation 5023 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_173" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5023 'store' 'store_ln60' <Predicate = (trunc_ln34 == 96)> <Delay = 0.00>
ST_8 : Operation 5024 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5024 'br' 'br_ln60' <Predicate = (trunc_ln34 == 96)> <Delay = 0.00>
ST_8 : Operation 5025 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_170" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5025 'store' 'store_ln60' <Predicate = (trunc_ln34 == 94)> <Delay = 0.00>
ST_8 : Operation 5026 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_171" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5026 'store' 'store_ln60' <Predicate = (trunc_ln34 == 94)> <Delay = 0.00>
ST_8 : Operation 5027 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5027 'br' 'br_ln60' <Predicate = (trunc_ln34 == 94)> <Delay = 0.00>
ST_8 : Operation 5028 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_168" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5028 'store' 'store_ln60' <Predicate = (trunc_ln34 == 92)> <Delay = 0.00>
ST_8 : Operation 5029 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_169" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5029 'store' 'store_ln60' <Predicate = (trunc_ln34 == 92)> <Delay = 0.00>
ST_8 : Operation 5030 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5030 'br' 'br_ln60' <Predicate = (trunc_ln34 == 92)> <Delay = 0.00>
ST_8 : Operation 5031 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_166" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5031 'store' 'store_ln60' <Predicate = (trunc_ln34 == 90)> <Delay = 0.00>
ST_8 : Operation 5032 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_167" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5032 'store' 'store_ln60' <Predicate = (trunc_ln34 == 90)> <Delay = 0.00>
ST_8 : Operation 5033 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5033 'br' 'br_ln60' <Predicate = (trunc_ln34 == 90)> <Delay = 0.00>
ST_8 : Operation 5034 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_164" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5034 'store' 'store_ln60' <Predicate = (trunc_ln34 == 88)> <Delay = 0.00>
ST_8 : Operation 5035 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_165" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5035 'store' 'store_ln60' <Predicate = (trunc_ln34 == 88)> <Delay = 0.00>
ST_8 : Operation 5036 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5036 'br' 'br_ln60' <Predicate = (trunc_ln34 == 88)> <Delay = 0.00>
ST_8 : Operation 5037 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_162" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5037 'store' 'store_ln60' <Predicate = (trunc_ln34 == 86)> <Delay = 0.00>
ST_8 : Operation 5038 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_163" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5038 'store' 'store_ln60' <Predicate = (trunc_ln34 == 86)> <Delay = 0.00>
ST_8 : Operation 5039 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5039 'br' 'br_ln60' <Predicate = (trunc_ln34 == 86)> <Delay = 0.00>
ST_8 : Operation 5040 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_160" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5040 'store' 'store_ln60' <Predicate = (trunc_ln34 == 84)> <Delay = 0.00>
ST_8 : Operation 5041 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_161" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5041 'store' 'store_ln60' <Predicate = (trunc_ln34 == 84)> <Delay = 0.00>
ST_8 : Operation 5042 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5042 'br' 'br_ln60' <Predicate = (trunc_ln34 == 84)> <Delay = 0.00>
ST_8 : Operation 5043 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_158" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5043 'store' 'store_ln60' <Predicate = (trunc_ln34 == 82)> <Delay = 0.00>
ST_8 : Operation 5044 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_159" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5044 'store' 'store_ln60' <Predicate = (trunc_ln34 == 82)> <Delay = 0.00>
ST_8 : Operation 5045 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5045 'br' 'br_ln60' <Predicate = (trunc_ln34 == 82)> <Delay = 0.00>
ST_8 : Operation 5046 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_156" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5046 'store' 'store_ln60' <Predicate = (trunc_ln34 == 80)> <Delay = 0.00>
ST_8 : Operation 5047 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_157" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5047 'store' 'store_ln60' <Predicate = (trunc_ln34 == 80)> <Delay = 0.00>
ST_8 : Operation 5048 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5048 'br' 'br_ln60' <Predicate = (trunc_ln34 == 80)> <Delay = 0.00>
ST_8 : Operation 5049 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_154" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5049 'store' 'store_ln60' <Predicate = (trunc_ln34 == 78)> <Delay = 0.00>
ST_8 : Operation 5050 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_155" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5050 'store' 'store_ln60' <Predicate = (trunc_ln34 == 78)> <Delay = 0.00>
ST_8 : Operation 5051 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5051 'br' 'br_ln60' <Predicate = (trunc_ln34 == 78)> <Delay = 0.00>
ST_8 : Operation 5052 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_152" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5052 'store' 'store_ln60' <Predicate = (trunc_ln34 == 76)> <Delay = 0.00>
ST_8 : Operation 5053 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_153" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5053 'store' 'store_ln60' <Predicate = (trunc_ln34 == 76)> <Delay = 0.00>
ST_8 : Operation 5054 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5054 'br' 'br_ln60' <Predicate = (trunc_ln34 == 76)> <Delay = 0.00>
ST_8 : Operation 5055 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_150" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5055 'store' 'store_ln60' <Predicate = (trunc_ln34 == 74)> <Delay = 0.00>
ST_8 : Operation 5056 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_151" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5056 'store' 'store_ln60' <Predicate = (trunc_ln34 == 74)> <Delay = 0.00>
ST_8 : Operation 5057 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5057 'br' 'br_ln60' <Predicate = (trunc_ln34 == 74)> <Delay = 0.00>
ST_8 : Operation 5058 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_148" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5058 'store' 'store_ln60' <Predicate = (trunc_ln34 == 72)> <Delay = 0.00>
ST_8 : Operation 5059 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_149" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5059 'store' 'store_ln60' <Predicate = (trunc_ln34 == 72)> <Delay = 0.00>
ST_8 : Operation 5060 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5060 'br' 'br_ln60' <Predicate = (trunc_ln34 == 72)> <Delay = 0.00>
ST_8 : Operation 5061 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_146" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5061 'store' 'store_ln60' <Predicate = (trunc_ln34 == 70)> <Delay = 0.00>
ST_8 : Operation 5062 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_147" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5062 'store' 'store_ln60' <Predicate = (trunc_ln34 == 70)> <Delay = 0.00>
ST_8 : Operation 5063 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5063 'br' 'br_ln60' <Predicate = (trunc_ln34 == 70)> <Delay = 0.00>
ST_8 : Operation 5064 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_144" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5064 'store' 'store_ln60' <Predicate = (trunc_ln34 == 68)> <Delay = 0.00>
ST_8 : Operation 5065 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_145" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5065 'store' 'store_ln60' <Predicate = (trunc_ln34 == 68)> <Delay = 0.00>
ST_8 : Operation 5066 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5066 'br' 'br_ln60' <Predicate = (trunc_ln34 == 68)> <Delay = 0.00>
ST_8 : Operation 5067 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_142" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5067 'store' 'store_ln60' <Predicate = (trunc_ln34 == 66)> <Delay = 0.00>
ST_8 : Operation 5068 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_143" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5068 'store' 'store_ln60' <Predicate = (trunc_ln34 == 66)> <Delay = 0.00>
ST_8 : Operation 5069 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5069 'br' 'br_ln60' <Predicate = (trunc_ln34 == 66)> <Delay = 0.00>
ST_8 : Operation 5070 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_140" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5070 'store' 'store_ln60' <Predicate = (trunc_ln34 == 64)> <Delay = 0.00>
ST_8 : Operation 5071 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_141" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5071 'store' 'store_ln60' <Predicate = (trunc_ln34 == 64)> <Delay = 0.00>
ST_8 : Operation 5072 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5072 'br' 'br_ln60' <Predicate = (trunc_ln34 == 64)> <Delay = 0.00>
ST_8 : Operation 5073 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_138" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5073 'store' 'store_ln60' <Predicate = (trunc_ln34 == 62)> <Delay = 0.00>
ST_8 : Operation 5074 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_139" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5074 'store' 'store_ln60' <Predicate = (trunc_ln34 == 62)> <Delay = 0.00>
ST_8 : Operation 5075 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5075 'br' 'br_ln60' <Predicate = (trunc_ln34 == 62)> <Delay = 0.00>
ST_8 : Operation 5076 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_136" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5076 'store' 'store_ln60' <Predicate = (trunc_ln34 == 60)> <Delay = 0.00>
ST_8 : Operation 5077 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_137" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5077 'store' 'store_ln60' <Predicate = (trunc_ln34 == 60)> <Delay = 0.00>
ST_8 : Operation 5078 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5078 'br' 'br_ln60' <Predicate = (trunc_ln34 == 60)> <Delay = 0.00>
ST_8 : Operation 5079 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_134" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5079 'store' 'store_ln60' <Predicate = (trunc_ln34 == 58)> <Delay = 0.00>
ST_8 : Operation 5080 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_135" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5080 'store' 'store_ln60' <Predicate = (trunc_ln34 == 58)> <Delay = 0.00>
ST_8 : Operation 5081 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5081 'br' 'br_ln60' <Predicate = (trunc_ln34 == 58)> <Delay = 0.00>
ST_8 : Operation 5082 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_132" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5082 'store' 'store_ln60' <Predicate = (trunc_ln34 == 56)> <Delay = 0.00>
ST_8 : Operation 5083 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_133" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5083 'store' 'store_ln60' <Predicate = (trunc_ln34 == 56)> <Delay = 0.00>
ST_8 : Operation 5084 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5084 'br' 'br_ln60' <Predicate = (trunc_ln34 == 56)> <Delay = 0.00>
ST_8 : Operation 5085 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_130" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5085 'store' 'store_ln60' <Predicate = (trunc_ln34 == 54)> <Delay = 0.00>
ST_8 : Operation 5086 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_131" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5086 'store' 'store_ln60' <Predicate = (trunc_ln34 == 54)> <Delay = 0.00>
ST_8 : Operation 5087 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5087 'br' 'br_ln60' <Predicate = (trunc_ln34 == 54)> <Delay = 0.00>
ST_8 : Operation 5088 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_128" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5088 'store' 'store_ln60' <Predicate = (trunc_ln34 == 52)> <Delay = 0.00>
ST_8 : Operation 5089 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_129" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5089 'store' 'store_ln60' <Predicate = (trunc_ln34 == 52)> <Delay = 0.00>
ST_8 : Operation 5090 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5090 'br' 'br_ln60' <Predicate = (trunc_ln34 == 52)> <Delay = 0.00>
ST_8 : Operation 5091 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_126" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5091 'store' 'store_ln60' <Predicate = (trunc_ln34 == 50)> <Delay = 0.00>
ST_8 : Operation 5092 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_127" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5092 'store' 'store_ln60' <Predicate = (trunc_ln34 == 50)> <Delay = 0.00>
ST_8 : Operation 5093 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5093 'br' 'br_ln60' <Predicate = (trunc_ln34 == 50)> <Delay = 0.00>
ST_8 : Operation 5094 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_124" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5094 'store' 'store_ln60' <Predicate = (trunc_ln34 == 48)> <Delay = 0.00>
ST_8 : Operation 5095 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_125" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5095 'store' 'store_ln60' <Predicate = (trunc_ln34 == 48)> <Delay = 0.00>
ST_8 : Operation 5096 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5096 'br' 'br_ln60' <Predicate = (trunc_ln34 == 48)> <Delay = 0.00>
ST_8 : Operation 5097 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_122" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5097 'store' 'store_ln60' <Predicate = (trunc_ln34 == 46)> <Delay = 0.00>
ST_8 : Operation 5098 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_123" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5098 'store' 'store_ln60' <Predicate = (trunc_ln34 == 46)> <Delay = 0.00>
ST_8 : Operation 5099 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5099 'br' 'br_ln60' <Predicate = (trunc_ln34 == 46)> <Delay = 0.00>
ST_8 : Operation 5100 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_120" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5100 'store' 'store_ln60' <Predicate = (trunc_ln34 == 44)> <Delay = 0.00>
ST_8 : Operation 5101 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_121" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5101 'store' 'store_ln60' <Predicate = (trunc_ln34 == 44)> <Delay = 0.00>
ST_8 : Operation 5102 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5102 'br' 'br_ln60' <Predicate = (trunc_ln34 == 44)> <Delay = 0.00>
ST_8 : Operation 5103 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_118" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5103 'store' 'store_ln60' <Predicate = (trunc_ln34 == 42)> <Delay = 0.00>
ST_8 : Operation 5104 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_119" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5104 'store' 'store_ln60' <Predicate = (trunc_ln34 == 42)> <Delay = 0.00>
ST_8 : Operation 5105 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5105 'br' 'br_ln60' <Predicate = (trunc_ln34 == 42)> <Delay = 0.00>
ST_8 : Operation 5106 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_116" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5106 'store' 'store_ln60' <Predicate = (trunc_ln34 == 40)> <Delay = 0.00>
ST_8 : Operation 5107 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_117" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5107 'store' 'store_ln60' <Predicate = (trunc_ln34 == 40)> <Delay = 0.00>
ST_8 : Operation 5108 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5108 'br' 'br_ln60' <Predicate = (trunc_ln34 == 40)> <Delay = 0.00>
ST_8 : Operation 5109 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_114" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5109 'store' 'store_ln60' <Predicate = (trunc_ln34 == 38)> <Delay = 0.00>
ST_8 : Operation 5110 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_115" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5110 'store' 'store_ln60' <Predicate = (trunc_ln34 == 38)> <Delay = 0.00>
ST_8 : Operation 5111 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5111 'br' 'br_ln60' <Predicate = (trunc_ln34 == 38)> <Delay = 0.00>
ST_8 : Operation 5112 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_112" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5112 'store' 'store_ln60' <Predicate = (trunc_ln34 == 36)> <Delay = 0.00>
ST_8 : Operation 5113 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_113" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5113 'store' 'store_ln60' <Predicate = (trunc_ln34 == 36)> <Delay = 0.00>
ST_8 : Operation 5114 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5114 'br' 'br_ln60' <Predicate = (trunc_ln34 == 36)> <Delay = 0.00>
ST_8 : Operation 5115 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_110" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5115 'store' 'store_ln60' <Predicate = (trunc_ln34 == 34)> <Delay = 0.00>
ST_8 : Operation 5116 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_111" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5116 'store' 'store_ln60' <Predicate = (trunc_ln34 == 34)> <Delay = 0.00>
ST_8 : Operation 5117 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5117 'br' 'br_ln60' <Predicate = (trunc_ln34 == 34)> <Delay = 0.00>
ST_8 : Operation 5118 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_108" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5118 'store' 'store_ln60' <Predicate = (trunc_ln34 == 32)> <Delay = 0.00>
ST_8 : Operation 5119 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_109" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5119 'store' 'store_ln60' <Predicate = (trunc_ln34 == 32)> <Delay = 0.00>
ST_8 : Operation 5120 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5120 'br' 'br_ln60' <Predicate = (trunc_ln34 == 32)> <Delay = 0.00>
ST_8 : Operation 5121 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_106" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5121 'store' 'store_ln60' <Predicate = (trunc_ln34 == 30)> <Delay = 0.00>
ST_8 : Operation 5122 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_107" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5122 'store' 'store_ln60' <Predicate = (trunc_ln34 == 30)> <Delay = 0.00>
ST_8 : Operation 5123 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5123 'br' 'br_ln60' <Predicate = (trunc_ln34 == 30)> <Delay = 0.00>
ST_8 : Operation 5124 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_104" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5124 'store' 'store_ln60' <Predicate = (trunc_ln34 == 28)> <Delay = 0.00>
ST_8 : Operation 5125 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_105" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5125 'store' 'store_ln60' <Predicate = (trunc_ln34 == 28)> <Delay = 0.00>
ST_8 : Operation 5126 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5126 'br' 'br_ln60' <Predicate = (trunc_ln34 == 28)> <Delay = 0.00>
ST_8 : Operation 5127 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_102" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5127 'store' 'store_ln60' <Predicate = (trunc_ln34 == 26)> <Delay = 0.00>
ST_8 : Operation 5128 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_103" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5128 'store' 'store_ln60' <Predicate = (trunc_ln34 == 26)> <Delay = 0.00>
ST_8 : Operation 5129 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5129 'br' 'br_ln60' <Predicate = (trunc_ln34 == 26)> <Delay = 0.00>
ST_8 : Operation 5130 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_100" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5130 'store' 'store_ln60' <Predicate = (trunc_ln34 == 24)> <Delay = 0.00>
ST_8 : Operation 5131 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_101" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5131 'store' 'store_ln60' <Predicate = (trunc_ln34 == 24)> <Delay = 0.00>
ST_8 : Operation 5132 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5132 'br' 'br_ln60' <Predicate = (trunc_ln34 == 24)> <Delay = 0.00>
ST_8 : Operation 5133 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_98" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5133 'store' 'store_ln60' <Predicate = (trunc_ln34 == 22)> <Delay = 0.00>
ST_8 : Operation 5134 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_99" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5134 'store' 'store_ln60' <Predicate = (trunc_ln34 == 22)> <Delay = 0.00>
ST_8 : Operation 5135 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5135 'br' 'br_ln60' <Predicate = (trunc_ln34 == 22)> <Delay = 0.00>
ST_8 : Operation 5136 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_96" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5136 'store' 'store_ln60' <Predicate = (trunc_ln34 == 20)> <Delay = 0.00>
ST_8 : Operation 5137 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_97" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5137 'store' 'store_ln60' <Predicate = (trunc_ln34 == 20)> <Delay = 0.00>
ST_8 : Operation 5138 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5138 'br' 'br_ln60' <Predicate = (trunc_ln34 == 20)> <Delay = 0.00>
ST_8 : Operation 5139 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_94" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5139 'store' 'store_ln60' <Predicate = (trunc_ln34 == 18)> <Delay = 0.00>
ST_8 : Operation 5140 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_95" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5140 'store' 'store_ln60' <Predicate = (trunc_ln34 == 18)> <Delay = 0.00>
ST_8 : Operation 5141 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5141 'br' 'br_ln60' <Predicate = (trunc_ln34 == 18)> <Delay = 0.00>
ST_8 : Operation 5142 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_92" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5142 'store' 'store_ln60' <Predicate = (trunc_ln34 == 16)> <Delay = 0.00>
ST_8 : Operation 5143 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_93" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5143 'store' 'store_ln60' <Predicate = (trunc_ln34 == 16)> <Delay = 0.00>
ST_8 : Operation 5144 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5144 'br' 'br_ln60' <Predicate = (trunc_ln34 == 16)> <Delay = 0.00>
ST_8 : Operation 5145 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_90" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5145 'store' 'store_ln60' <Predicate = (trunc_ln34 == 14)> <Delay = 0.00>
ST_8 : Operation 5146 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_91" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5146 'store' 'store_ln60' <Predicate = (trunc_ln34 == 14)> <Delay = 0.00>
ST_8 : Operation 5147 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5147 'br' 'br_ln60' <Predicate = (trunc_ln34 == 14)> <Delay = 0.00>
ST_8 : Operation 5148 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_88" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5148 'store' 'store_ln60' <Predicate = (trunc_ln34 == 12)> <Delay = 0.00>
ST_8 : Operation 5149 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_89" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5149 'store' 'store_ln60' <Predicate = (trunc_ln34 == 12)> <Delay = 0.00>
ST_8 : Operation 5150 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5150 'br' 'br_ln60' <Predicate = (trunc_ln34 == 12)> <Delay = 0.00>
ST_8 : Operation 5151 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_86" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5151 'store' 'store_ln60' <Predicate = (trunc_ln34 == 10)> <Delay = 0.00>
ST_8 : Operation 5152 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_87" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5152 'store' 'store_ln60' <Predicate = (trunc_ln34 == 10)> <Delay = 0.00>
ST_8 : Operation 5153 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5153 'br' 'br_ln60' <Predicate = (trunc_ln34 == 10)> <Delay = 0.00>
ST_8 : Operation 5154 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_84" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5154 'store' 'store_ln60' <Predicate = (trunc_ln34 == 8)> <Delay = 0.00>
ST_8 : Operation 5155 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_85" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5155 'store' 'store_ln60' <Predicate = (trunc_ln34 == 8)> <Delay = 0.00>
ST_8 : Operation 5156 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5156 'br' 'br_ln60' <Predicate = (trunc_ln34 == 8)> <Delay = 0.00>
ST_8 : Operation 5157 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_82" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5157 'store' 'store_ln60' <Predicate = (trunc_ln34 == 6)> <Delay = 0.00>
ST_8 : Operation 5158 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_83" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5158 'store' 'store_ln60' <Predicate = (trunc_ln34 == 6)> <Delay = 0.00>
ST_8 : Operation 5159 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5159 'br' 'br_ln60' <Predicate = (trunc_ln34 == 6)> <Delay = 0.00>
ST_8 : Operation 5160 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_80" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5160 'store' 'store_ln60' <Predicate = (trunc_ln34 == 4)> <Delay = 0.00>
ST_8 : Operation 5161 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_81" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5161 'store' 'store_ln60' <Predicate = (trunc_ln34 == 4)> <Delay = 0.00>
ST_8 : Operation 5162 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5162 'br' 'br_ln60' <Predicate = (trunc_ln34 == 4)> <Delay = 0.00>
ST_8 : Operation 5163 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_78" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5163 'store' 'store_ln60' <Predicate = (trunc_ln34 == 2)> <Delay = 0.00>
ST_8 : Operation 5164 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_79" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5164 'store' 'store_ln60' <Predicate = (trunc_ln34 == 2)> <Delay = 0.00>
ST_8 : Operation 5165 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5165 'br' 'br_ln60' <Predicate = (trunc_ln34 == 2)> <Delay = 0.00>
ST_8 : Operation 5166 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5166 'store' 'store_ln60' <Predicate = (trunc_ln34 == 0)> <Delay = 0.00>
ST_8 : Operation 5167 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_77" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5167 'store' 'store_ln60' <Predicate = (trunc_ln34 == 0)> <Delay = 0.00>
ST_8 : Operation 5168 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5168 'br' 'br_ln60' <Predicate = (trunc_ln34 == 0)> <Delay = 0.00>
ST_8 : Operation 5169 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_7, i13 %output_202" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5169 'store' 'store_ln60' <Predicate = (trunc_ln34 != 0 & trunc_ln34 != 2 & trunc_ln34 != 4 & trunc_ln34 != 6 & trunc_ln34 != 8 & trunc_ln34 != 10 & trunc_ln34 != 12 & trunc_ln34 != 14 & trunc_ln34 != 16 & trunc_ln34 != 18 & trunc_ln34 != 20 & trunc_ln34 != 22 & trunc_ln34 != 24 & trunc_ln34 != 26 & trunc_ln34 != 28 & trunc_ln34 != 30 & trunc_ln34 != 32 & trunc_ln34 != 34 & trunc_ln34 != 36 & trunc_ln34 != 38 & trunc_ln34 != 40 & trunc_ln34 != 42 & trunc_ln34 != 44 & trunc_ln34 != 46 & trunc_ln34 != 48 & trunc_ln34 != 50 & trunc_ln34 != 52 & trunc_ln34 != 54 & trunc_ln34 != 56 & trunc_ln34 != 58 & trunc_ln34 != 60 & trunc_ln34 != 62 & trunc_ln34 != 64 & trunc_ln34 != 66 & trunc_ln34 != 68 & trunc_ln34 != 70 & trunc_ln34 != 72 & trunc_ln34 != 74 & trunc_ln34 != 76 & trunc_ln34 != 78 & trunc_ln34 != 80 & trunc_ln34 != 82 & trunc_ln34 != 84 & trunc_ln34 != 86 & trunc_ln34 != 88 & trunc_ln34 != 90 & trunc_ln34 != 92 & trunc_ln34 != 94 & trunc_ln34 != 96 & trunc_ln34 != 98 & trunc_ln34 != 100 & trunc_ln34 != 102 & trunc_ln34 != 104 & trunc_ln34 != 106 & trunc_ln34 != 108 & trunc_ln34 != 110 & trunc_ln34 != 112 & trunc_ln34 != 114 & trunc_ln34 != 116 & trunc_ln34 != 118 & trunc_ln34 != 120 & trunc_ln34 != 122 & trunc_ln34 != 124)> <Delay = 0.00>
ST_8 : Operation 5170 [1/1] (0.00ns)   --->   "%store_ln60 = store i13 %add_ln60_9, i13 %output_203" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5170 'store' 'store_ln60' <Predicate = (trunc_ln34 != 0 & trunc_ln34 != 2 & trunc_ln34 != 4 & trunc_ln34 != 6 & trunc_ln34 != 8 & trunc_ln34 != 10 & trunc_ln34 != 12 & trunc_ln34 != 14 & trunc_ln34 != 16 & trunc_ln34 != 18 & trunc_ln34 != 20 & trunc_ln34 != 22 & trunc_ln34 != 24 & trunc_ln34 != 26 & trunc_ln34 != 28 & trunc_ln34 != 30 & trunc_ln34 != 32 & trunc_ln34 != 34 & trunc_ln34 != 36 & trunc_ln34 != 38 & trunc_ln34 != 40 & trunc_ln34 != 42 & trunc_ln34 != 44 & trunc_ln34 != 46 & trunc_ln34 != 48 & trunc_ln34 != 50 & trunc_ln34 != 52 & trunc_ln34 != 54 & trunc_ln34 != 56 & trunc_ln34 != 58 & trunc_ln34 != 60 & trunc_ln34 != 62 & trunc_ln34 != 64 & trunc_ln34 != 66 & trunc_ln34 != 68 & trunc_ln34 != 70 & trunc_ln34 != 72 & trunc_ln34 != 74 & trunc_ln34 != 76 & trunc_ln34 != 78 & trunc_ln34 != 80 & trunc_ln34 != 82 & trunc_ln34 != 84 & trunc_ln34 != 86 & trunc_ln34 != 88 & trunc_ln34 != 90 & trunc_ln34 != 92 & trunc_ln34 != 94 & trunc_ln34 != 96 & trunc_ln34 != 98 & trunc_ln34 != 100 & trunc_ln34 != 102 & trunc_ln34 != 104 & trunc_ln34 != 106 & trunc_ln34 != 108 & trunc_ln34 != 110 & trunc_ln34 != 112 & trunc_ln34 != 114 & trunc_ln34 != 116 & trunc_ln34 != 118 & trunc_ln34 != 120 & trunc_ln34 != 122 & trunc_ln34 != 124)> <Delay = 0.00>
ST_8 : Operation 5171 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx17.184.exit.i" [bnn.cpp:60->bnn.cpp:123]   --->   Operation 5171 'br' 'br_ln60' <Predicate = (trunc_ln34 != 0 & trunc_ln34 != 2 & trunc_ln34 != 4 & trunc_ln34 != 6 & trunc_ln34 != 8 & trunc_ln34 != 10 & trunc_ln34 != 12 & trunc_ln34 != 14 & trunc_ln34 != 16 & trunc_ln34 != 18 & trunc_ln34 != 20 & trunc_ln34 != 22 & trunc_ln34 != 24 & trunc_ln34 != 26 & trunc_ln34 != 28 & trunc_ln34 != 30 & trunc_ln34 != 32 & trunc_ln34 != 34 & trunc_ln34 != 36 & trunc_ln34 != 38 & trunc_ln34 != 40 & trunc_ln34 != 42 & trunc_ln34 != 44 & trunc_ln34 != 46 & trunc_ln34 != 48 & trunc_ln34 != 50 & trunc_ln34 != 52 & trunc_ln34 != 54 & trunc_ln34 != 56 & trunc_ln34 != 58 & trunc_ln34 != 60 & trunc_ln34 != 62 & trunc_ln34 != 64 & trunc_ln34 != 66 & trunc_ln34 != 68 & trunc_ln34 != 70 & trunc_ln34 != 72 & trunc_ln34 != 74 & trunc_ln34 != 76 & trunc_ln34 != 78 & trunc_ln34 != 80 & trunc_ln34 != 82 & trunc_ln34 != 84 & trunc_ln34 != 86 & trunc_ln34 != 88 & trunc_ln34 != 90 & trunc_ln34 != 92 & trunc_ln34 != 94 & trunc_ln34 != 96 & trunc_ln34 != 98 & trunc_ln34 != 100 & trunc_ln34 != 102 & trunc_ln34 != 104 & trunc_ln34 != 106 & trunc_ln34 != 108 & trunc_ln34 != 110 & trunc_ln34 != 112 & trunc_ln34 != 114 & trunc_ln34 != 116 & trunc_ln34 != 118 & trunc_ln34 != 120 & trunc_ln34 != 122 & trunc_ln34 != 124)> <Delay = 0.00>
ST_8 : Operation 5172 [1/1] (0.00ns)   --->   "%output_203_load = load i13 %output_203" [bnn.cpp:123]   --->   Operation 5172 'load' 'output_203_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5173 [1/1] (0.00ns)   --->   "%output_202_load = load i13 %output_202" [bnn.cpp:123]   --->   Operation 5173 'load' 'output_202_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5174 [1/1] (0.00ns)   --->   "%output_201_load = load i13 %output_201" [bnn.cpp:123]   --->   Operation 5174 'load' 'output_201_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5175 [1/1] (0.00ns)   --->   "%output_200_load = load i13 %output_200" [bnn.cpp:123]   --->   Operation 5175 'load' 'output_200_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5176 [1/1] (0.00ns)   --->   "%output_199_load = load i13 %output_199" [bnn.cpp:123]   --->   Operation 5176 'load' 'output_199_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5177 [1/1] (0.00ns)   --->   "%output_198_load = load i13 %output_198" [bnn.cpp:123]   --->   Operation 5177 'load' 'output_198_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5178 [1/1] (0.00ns)   --->   "%output_197_load = load i13 %output_197" [bnn.cpp:123]   --->   Operation 5178 'load' 'output_197_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5179 [1/1] (0.00ns)   --->   "%output_196_load = load i13 %output_196" [bnn.cpp:123]   --->   Operation 5179 'load' 'output_196_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5180 [1/1] (0.00ns)   --->   "%output_195_load = load i13 %output_195" [bnn.cpp:123]   --->   Operation 5180 'load' 'output_195_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5181 [1/1] (0.00ns)   --->   "%output_194_load = load i13 %output_194" [bnn.cpp:123]   --->   Operation 5181 'load' 'output_194_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5182 [1/1] (0.00ns)   --->   "%output_193_load = load i13 %output_193" [bnn.cpp:123]   --->   Operation 5182 'load' 'output_193_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5183 [1/1] (0.00ns)   --->   "%output_192_load = load i13 %output_192" [bnn.cpp:123]   --->   Operation 5183 'load' 'output_192_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5184 [1/1] (0.00ns)   --->   "%output_191_load = load i13 %output_191" [bnn.cpp:123]   --->   Operation 5184 'load' 'output_191_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5185 [1/1] (0.00ns)   --->   "%output_190_load = load i13 %output_190" [bnn.cpp:123]   --->   Operation 5185 'load' 'output_190_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5186 [1/1] (0.00ns)   --->   "%output_189_load = load i13 %output_189" [bnn.cpp:123]   --->   Operation 5186 'load' 'output_189_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5187 [1/1] (0.00ns)   --->   "%output_188_load = load i13 %output_188" [bnn.cpp:123]   --->   Operation 5187 'load' 'output_188_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5188 [1/1] (0.00ns)   --->   "%output_187_load = load i13 %output_187" [bnn.cpp:123]   --->   Operation 5188 'load' 'output_187_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5189 [1/1] (0.00ns)   --->   "%output_186_load = load i13 %output_186" [bnn.cpp:123]   --->   Operation 5189 'load' 'output_186_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5190 [1/1] (0.00ns)   --->   "%output_185_load = load i13 %output_185" [bnn.cpp:123]   --->   Operation 5190 'load' 'output_185_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5191 [1/1] (0.00ns)   --->   "%output_184_load = load i13 %output_184" [bnn.cpp:123]   --->   Operation 5191 'load' 'output_184_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5192 [1/1] (0.00ns)   --->   "%output_183_load = load i13 %output_183" [bnn.cpp:123]   --->   Operation 5192 'load' 'output_183_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5193 [1/1] (0.00ns)   --->   "%output_182_load = load i13 %output_182" [bnn.cpp:123]   --->   Operation 5193 'load' 'output_182_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5194 [1/1] (0.00ns)   --->   "%output_181_load = load i13 %output_181" [bnn.cpp:123]   --->   Operation 5194 'load' 'output_181_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5195 [1/1] (0.00ns)   --->   "%output_180_load = load i13 %output_180" [bnn.cpp:123]   --->   Operation 5195 'load' 'output_180_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5196 [1/1] (0.00ns)   --->   "%output_179_load = load i13 %output_179" [bnn.cpp:123]   --->   Operation 5196 'load' 'output_179_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5197 [1/1] (0.00ns)   --->   "%output_178_load = load i13 %output_178" [bnn.cpp:123]   --->   Operation 5197 'load' 'output_178_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5198 [1/1] (0.00ns)   --->   "%output_177_load = load i13 %output_177" [bnn.cpp:123]   --->   Operation 5198 'load' 'output_177_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5199 [1/1] (0.00ns)   --->   "%output_176_load = load i13 %output_176" [bnn.cpp:123]   --->   Operation 5199 'load' 'output_176_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5200 [1/1] (0.00ns)   --->   "%output_175_load = load i13 %output_175" [bnn.cpp:123]   --->   Operation 5200 'load' 'output_175_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5201 [1/1] (0.00ns)   --->   "%output_174_load = load i13 %output_174" [bnn.cpp:123]   --->   Operation 5201 'load' 'output_174_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5202 [1/1] (0.00ns)   --->   "%output_173_load = load i13 %output_173" [bnn.cpp:123]   --->   Operation 5202 'load' 'output_173_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5203 [1/1] (0.00ns)   --->   "%output_172_load = load i13 %output_172" [bnn.cpp:123]   --->   Operation 5203 'load' 'output_172_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5204 [1/1] (0.00ns)   --->   "%output_171_load = load i13 %output_171" [bnn.cpp:123]   --->   Operation 5204 'load' 'output_171_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5205 [1/1] (0.00ns)   --->   "%output_170_load = load i13 %output_170" [bnn.cpp:123]   --->   Operation 5205 'load' 'output_170_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5206 [1/1] (0.00ns)   --->   "%output_169_load = load i13 %output_169" [bnn.cpp:123]   --->   Operation 5206 'load' 'output_169_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5207 [1/1] (0.00ns)   --->   "%output_168_load = load i13 %output_168" [bnn.cpp:123]   --->   Operation 5207 'load' 'output_168_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5208 [1/1] (0.00ns)   --->   "%output_167_load = load i13 %output_167" [bnn.cpp:123]   --->   Operation 5208 'load' 'output_167_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5209 [1/1] (0.00ns)   --->   "%output_166_load = load i13 %output_166" [bnn.cpp:123]   --->   Operation 5209 'load' 'output_166_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5210 [1/1] (0.00ns)   --->   "%output_165_load = load i13 %output_165" [bnn.cpp:123]   --->   Operation 5210 'load' 'output_165_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5211 [1/1] (0.00ns)   --->   "%output_164_load = load i13 %output_164" [bnn.cpp:123]   --->   Operation 5211 'load' 'output_164_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5212 [1/1] (0.00ns)   --->   "%output_163_load = load i13 %output_163" [bnn.cpp:123]   --->   Operation 5212 'load' 'output_163_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5213 [1/1] (0.00ns)   --->   "%output_162_load = load i13 %output_162" [bnn.cpp:123]   --->   Operation 5213 'load' 'output_162_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5214 [1/1] (0.00ns)   --->   "%output_161_load = load i13 %output_161" [bnn.cpp:123]   --->   Operation 5214 'load' 'output_161_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5215 [1/1] (0.00ns)   --->   "%output_160_load = load i13 %output_160" [bnn.cpp:123]   --->   Operation 5215 'load' 'output_160_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5216 [1/1] (0.00ns)   --->   "%output_159_load = load i13 %output_159" [bnn.cpp:123]   --->   Operation 5216 'load' 'output_159_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5217 [1/1] (0.00ns)   --->   "%output_158_load = load i13 %output_158" [bnn.cpp:123]   --->   Operation 5217 'load' 'output_158_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5218 [1/1] (0.00ns)   --->   "%output_157_load = load i13 %output_157" [bnn.cpp:123]   --->   Operation 5218 'load' 'output_157_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5219 [1/1] (0.00ns)   --->   "%output_156_load = load i13 %output_156" [bnn.cpp:123]   --->   Operation 5219 'load' 'output_156_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5220 [1/1] (0.00ns)   --->   "%output_155_load = load i13 %output_155" [bnn.cpp:123]   --->   Operation 5220 'load' 'output_155_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5221 [1/1] (0.00ns)   --->   "%output_154_load = load i13 %output_154" [bnn.cpp:123]   --->   Operation 5221 'load' 'output_154_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5222 [1/1] (0.00ns)   --->   "%output_153_load = load i13 %output_153" [bnn.cpp:123]   --->   Operation 5222 'load' 'output_153_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5223 [1/1] (0.00ns)   --->   "%output_152_load = load i13 %output_152" [bnn.cpp:123]   --->   Operation 5223 'load' 'output_152_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5224 [1/1] (0.00ns)   --->   "%output_151_load = load i13 %output_151" [bnn.cpp:123]   --->   Operation 5224 'load' 'output_151_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5225 [1/1] (0.00ns)   --->   "%output_150_load = load i13 %output_150" [bnn.cpp:123]   --->   Operation 5225 'load' 'output_150_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5226 [1/1] (0.00ns)   --->   "%output_149_load = load i13 %output_149" [bnn.cpp:123]   --->   Operation 5226 'load' 'output_149_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5227 [1/1] (0.00ns)   --->   "%output_148_load = load i13 %output_148" [bnn.cpp:123]   --->   Operation 5227 'load' 'output_148_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5228 [1/1] (0.00ns)   --->   "%output_147_load = load i13 %output_147" [bnn.cpp:123]   --->   Operation 5228 'load' 'output_147_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5229 [1/1] (0.00ns)   --->   "%output_146_load = load i13 %output_146" [bnn.cpp:123]   --->   Operation 5229 'load' 'output_146_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5230 [1/1] (0.00ns)   --->   "%output_145_load = load i13 %output_145" [bnn.cpp:123]   --->   Operation 5230 'load' 'output_145_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5231 [1/1] (0.00ns)   --->   "%output_144_load = load i13 %output_144" [bnn.cpp:123]   --->   Operation 5231 'load' 'output_144_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5232 [1/1] (0.00ns)   --->   "%output_143_load = load i13 %output_143" [bnn.cpp:123]   --->   Operation 5232 'load' 'output_143_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5233 [1/1] (0.00ns)   --->   "%output_142_load = load i13 %output_142" [bnn.cpp:123]   --->   Operation 5233 'load' 'output_142_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5234 [1/1] (0.00ns)   --->   "%output_141_load = load i13 %output_141" [bnn.cpp:123]   --->   Operation 5234 'load' 'output_141_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5235 [1/1] (0.00ns)   --->   "%output_140_load = load i13 %output_140" [bnn.cpp:123]   --->   Operation 5235 'load' 'output_140_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5236 [1/1] (0.00ns)   --->   "%output_139_load = load i13 %output_139" [bnn.cpp:123]   --->   Operation 5236 'load' 'output_139_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5237 [1/1] (0.00ns)   --->   "%output_138_load = load i13 %output_138" [bnn.cpp:123]   --->   Operation 5237 'load' 'output_138_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5238 [1/1] (0.00ns)   --->   "%output_137_load = load i13 %output_137" [bnn.cpp:123]   --->   Operation 5238 'load' 'output_137_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5239 [1/1] (0.00ns)   --->   "%output_136_load = load i13 %output_136" [bnn.cpp:123]   --->   Operation 5239 'load' 'output_136_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5240 [1/1] (0.00ns)   --->   "%output_135_load = load i13 %output_135" [bnn.cpp:123]   --->   Operation 5240 'load' 'output_135_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5241 [1/1] (0.00ns)   --->   "%output_134_load = load i13 %output_134" [bnn.cpp:123]   --->   Operation 5241 'load' 'output_134_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5242 [1/1] (0.00ns)   --->   "%output_133_load = load i13 %output_133" [bnn.cpp:123]   --->   Operation 5242 'load' 'output_133_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5243 [1/1] (0.00ns)   --->   "%output_132_load = load i13 %output_132" [bnn.cpp:123]   --->   Operation 5243 'load' 'output_132_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5244 [1/1] (0.00ns)   --->   "%output_131_load = load i13 %output_131" [bnn.cpp:123]   --->   Operation 5244 'load' 'output_131_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5245 [1/1] (0.00ns)   --->   "%output_130_load = load i13 %output_130" [bnn.cpp:123]   --->   Operation 5245 'load' 'output_130_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5246 [1/1] (0.00ns)   --->   "%output_129_load = load i13 %output_129" [bnn.cpp:123]   --->   Operation 5246 'load' 'output_129_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5247 [1/1] (0.00ns)   --->   "%output_128_load = load i13 %output_128" [bnn.cpp:123]   --->   Operation 5247 'load' 'output_128_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5248 [1/1] (0.00ns)   --->   "%output_127_load = load i13 %output_127" [bnn.cpp:123]   --->   Operation 5248 'load' 'output_127_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5249 [1/1] (0.00ns)   --->   "%output_126_load = load i13 %output_126" [bnn.cpp:123]   --->   Operation 5249 'load' 'output_126_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5250 [1/1] (0.00ns)   --->   "%output_125_load = load i13 %output_125" [bnn.cpp:123]   --->   Operation 5250 'load' 'output_125_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5251 [1/1] (0.00ns)   --->   "%output_124_load = load i13 %output_124" [bnn.cpp:123]   --->   Operation 5251 'load' 'output_124_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5252 [1/1] (0.00ns)   --->   "%output_123_load = load i13 %output_123" [bnn.cpp:123]   --->   Operation 5252 'load' 'output_123_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5253 [1/1] (0.00ns)   --->   "%output_122_load = load i13 %output_122" [bnn.cpp:123]   --->   Operation 5253 'load' 'output_122_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5254 [1/1] (0.00ns)   --->   "%output_121_load = load i13 %output_121" [bnn.cpp:123]   --->   Operation 5254 'load' 'output_121_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5255 [1/1] (0.00ns)   --->   "%output_120_load = load i13 %output_120" [bnn.cpp:123]   --->   Operation 5255 'load' 'output_120_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5256 [1/1] (0.00ns)   --->   "%output_119_load = load i13 %output_119" [bnn.cpp:123]   --->   Operation 5256 'load' 'output_119_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5257 [1/1] (0.00ns)   --->   "%output_118_load = load i13 %output_118" [bnn.cpp:123]   --->   Operation 5257 'load' 'output_118_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5258 [1/1] (0.00ns)   --->   "%output_117_load = load i13 %output_117" [bnn.cpp:123]   --->   Operation 5258 'load' 'output_117_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5259 [1/1] (0.00ns)   --->   "%output_116_load = load i13 %output_116" [bnn.cpp:123]   --->   Operation 5259 'load' 'output_116_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5260 [1/1] (0.00ns)   --->   "%output_115_load = load i13 %output_115" [bnn.cpp:123]   --->   Operation 5260 'load' 'output_115_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5261 [1/1] (0.00ns)   --->   "%output_114_load = load i13 %output_114" [bnn.cpp:123]   --->   Operation 5261 'load' 'output_114_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5262 [1/1] (0.00ns)   --->   "%output_113_load = load i13 %output_113" [bnn.cpp:123]   --->   Operation 5262 'load' 'output_113_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5263 [1/1] (0.00ns)   --->   "%output_112_load = load i13 %output_112" [bnn.cpp:123]   --->   Operation 5263 'load' 'output_112_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5264 [1/1] (0.00ns)   --->   "%output_111_load = load i13 %output_111" [bnn.cpp:123]   --->   Operation 5264 'load' 'output_111_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5265 [1/1] (0.00ns)   --->   "%output_110_load = load i13 %output_110" [bnn.cpp:123]   --->   Operation 5265 'load' 'output_110_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5266 [1/1] (0.00ns)   --->   "%output_109_load = load i13 %output_109" [bnn.cpp:123]   --->   Operation 5266 'load' 'output_109_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5267 [1/1] (0.00ns)   --->   "%output_108_load = load i13 %output_108" [bnn.cpp:123]   --->   Operation 5267 'load' 'output_108_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5268 [1/1] (0.00ns)   --->   "%output_107_load = load i13 %output_107" [bnn.cpp:123]   --->   Operation 5268 'load' 'output_107_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5269 [1/1] (0.00ns)   --->   "%output_106_load = load i13 %output_106" [bnn.cpp:123]   --->   Operation 5269 'load' 'output_106_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5270 [1/1] (0.00ns)   --->   "%output_105_load = load i13 %output_105" [bnn.cpp:123]   --->   Operation 5270 'load' 'output_105_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5271 [1/1] (0.00ns)   --->   "%output_104_load = load i13 %output_104" [bnn.cpp:123]   --->   Operation 5271 'load' 'output_104_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5272 [1/1] (0.00ns)   --->   "%output_103_load = load i13 %output_103" [bnn.cpp:123]   --->   Operation 5272 'load' 'output_103_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5273 [1/1] (0.00ns)   --->   "%output_102_load = load i13 %output_102" [bnn.cpp:123]   --->   Operation 5273 'load' 'output_102_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5274 [1/1] (0.00ns)   --->   "%output_101_load = load i13 %output_101" [bnn.cpp:123]   --->   Operation 5274 'load' 'output_101_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5275 [1/1] (0.00ns)   --->   "%output_100_load = load i13 %output_100" [bnn.cpp:123]   --->   Operation 5275 'load' 'output_100_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5276 [1/1] (0.00ns)   --->   "%output_99_load = load i13 %output_99" [bnn.cpp:123]   --->   Operation 5276 'load' 'output_99_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5277 [1/1] (0.00ns)   --->   "%output_98_load = load i13 %output_98" [bnn.cpp:123]   --->   Operation 5277 'load' 'output_98_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5278 [1/1] (0.00ns)   --->   "%output_97_load = load i13 %output_97" [bnn.cpp:123]   --->   Operation 5278 'load' 'output_97_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5279 [1/1] (0.00ns)   --->   "%output_96_load = load i13 %output_96" [bnn.cpp:123]   --->   Operation 5279 'load' 'output_96_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5280 [1/1] (0.00ns)   --->   "%output_95_load = load i13 %output_95" [bnn.cpp:123]   --->   Operation 5280 'load' 'output_95_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5281 [1/1] (0.00ns)   --->   "%output_94_load = load i13 %output_94" [bnn.cpp:123]   --->   Operation 5281 'load' 'output_94_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5282 [1/1] (0.00ns)   --->   "%output_93_load = load i13 %output_93" [bnn.cpp:123]   --->   Operation 5282 'load' 'output_93_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5283 [1/1] (0.00ns)   --->   "%output_92_load = load i13 %output_92" [bnn.cpp:123]   --->   Operation 5283 'load' 'output_92_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5284 [1/1] (0.00ns)   --->   "%output_91_load = load i13 %output_91" [bnn.cpp:123]   --->   Operation 5284 'load' 'output_91_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5285 [1/1] (0.00ns)   --->   "%output_90_load = load i13 %output_90" [bnn.cpp:123]   --->   Operation 5285 'load' 'output_90_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5286 [1/1] (0.00ns)   --->   "%output_89_load = load i13 %output_89" [bnn.cpp:123]   --->   Operation 5286 'load' 'output_89_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5287 [1/1] (0.00ns)   --->   "%output_88_load = load i13 %output_88" [bnn.cpp:123]   --->   Operation 5287 'load' 'output_88_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5288 [1/1] (0.00ns)   --->   "%output_87_load = load i13 %output_87" [bnn.cpp:123]   --->   Operation 5288 'load' 'output_87_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5289 [1/1] (0.00ns)   --->   "%output_86_load = load i13 %output_86" [bnn.cpp:123]   --->   Operation 5289 'load' 'output_86_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5290 [1/1] (0.00ns)   --->   "%output_85_load = load i13 %output_85" [bnn.cpp:123]   --->   Operation 5290 'load' 'output_85_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5291 [1/1] (0.00ns)   --->   "%output_84_load = load i13 %output_84" [bnn.cpp:123]   --->   Operation 5291 'load' 'output_84_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5292 [1/1] (0.00ns)   --->   "%output_83_load = load i13 %output_83" [bnn.cpp:123]   --->   Operation 5292 'load' 'output_83_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5293 [1/1] (0.00ns)   --->   "%output_82_load = load i13 %output_82" [bnn.cpp:123]   --->   Operation 5293 'load' 'output_82_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5294 [1/1] (0.00ns)   --->   "%output_81_load = load i13 %output_81" [bnn.cpp:123]   --->   Operation 5294 'load' 'output_81_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5295 [1/1] (0.00ns)   --->   "%output_80_load = load i13 %output_80" [bnn.cpp:123]   --->   Operation 5295 'load' 'output_80_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5296 [1/1] (0.00ns)   --->   "%output_79_load = load i13 %output_79" [bnn.cpp:123]   --->   Operation 5296 'load' 'output_79_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5297 [1/1] (0.00ns)   --->   "%output_78_load = load i13 %output_78" [bnn.cpp:123]   --->   Operation 5297 'load' 'output_78_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5298 [1/1] (0.00ns)   --->   "%output_77_load = load i13 %output_77" [bnn.cpp:123]   --->   Operation 5298 'load' 'output_77_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5299 [1/1] (0.00ns)   --->   "%output_load = load i13 %output" [bnn.cpp:123]   --->   Operation 5299 'load' 'output_load' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5300 [1/1] (0.00ns) (grouped into LUT with out node mrv_5)   --->   "%mrv = insertvalue i1664 <undef>, i13 %output_load" [bnn.cpp:123]   --->   Operation 5300 'insertvalue' 'mrv' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5301 [1/1] (0.00ns) (grouped into LUT with out node mrv_5)   --->   "%mrv_1 = insertvalue i1664 %mrv, i13 %output_77_load" [bnn.cpp:123]   --->   Operation 5301 'insertvalue' 'mrv_1' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5302 [1/1] (0.00ns) (grouped into LUT with out node mrv_5)   --->   "%mrv_2 = insertvalue i1664 %mrv_1, i13 %output_78_load" [bnn.cpp:123]   --->   Operation 5302 'insertvalue' 'mrv_2' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5303 [1/1] (0.00ns) (grouped into LUT with out node mrv_5)   --->   "%mrv_3 = insertvalue i1664 %mrv_2, i13 %output_79_load" [bnn.cpp:123]   --->   Operation 5303 'insertvalue' 'mrv_3' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5304 [1/1] (0.00ns) (grouped into LUT with out node mrv_5)   --->   "%mrv_4 = insertvalue i1664 %mrv_3, i13 %output_80_load" [bnn.cpp:123]   --->   Operation 5304 'insertvalue' 'mrv_4' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5305 [1/1] (0.00ns) (out node of the LUT)   --->   "%mrv_5 = insertvalue i1664 %mrv_4, i13 %output_81_load" [bnn.cpp:123]   --->   Operation 5305 'insertvalue' 'mrv_5' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5306 [1/1] (0.00ns) (grouped into LUT with out node mrv_10)   --->   "%mrv_6 = insertvalue i1664 %mrv_5, i13 %output_82_load" [bnn.cpp:123]   --->   Operation 5306 'insertvalue' 'mrv_6' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5307 [1/1] (0.00ns) (grouped into LUT with out node mrv_10)   --->   "%mrv_7 = insertvalue i1664 %mrv_6, i13 %output_83_load" [bnn.cpp:123]   --->   Operation 5307 'insertvalue' 'mrv_7' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5308 [1/1] (0.00ns) (grouped into LUT with out node mrv_10)   --->   "%mrv_8 = insertvalue i1664 %mrv_7, i13 %output_84_load" [bnn.cpp:123]   --->   Operation 5308 'insertvalue' 'mrv_8' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5309 [1/1] (0.00ns) (grouped into LUT with out node mrv_10)   --->   "%mrv_9 = insertvalue i1664 %mrv_8, i13 %output_85_load" [bnn.cpp:123]   --->   Operation 5309 'insertvalue' 'mrv_9' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5310 [1/1] (0.00ns) (out node of the LUT)   --->   "%mrv_10 = insertvalue i1664 %mrv_9, i13 %output_86_load" [bnn.cpp:123]   --->   Operation 5310 'insertvalue' 'mrv_10' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5311 [1/1] (0.00ns) (grouped into LUT with out node mrv_15)   --->   "%mrv_11 = insertvalue i1664 %mrv_10, i13 %output_87_load" [bnn.cpp:123]   --->   Operation 5311 'insertvalue' 'mrv_11' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5312 [1/1] (0.00ns) (grouped into LUT with out node mrv_15)   --->   "%mrv_12 = insertvalue i1664 %mrv_11, i13 %output_88_load" [bnn.cpp:123]   --->   Operation 5312 'insertvalue' 'mrv_12' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5313 [1/1] (0.00ns) (grouped into LUT with out node mrv_15)   --->   "%mrv_13 = insertvalue i1664 %mrv_12, i13 %output_89_load" [bnn.cpp:123]   --->   Operation 5313 'insertvalue' 'mrv_13' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5314 [1/1] (0.00ns) (grouped into LUT with out node mrv_15)   --->   "%mrv_14 = insertvalue i1664 %mrv_13, i13 %output_90_load" [bnn.cpp:123]   --->   Operation 5314 'insertvalue' 'mrv_14' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5315 [1/1] (0.00ns) (out node of the LUT)   --->   "%mrv_15 = insertvalue i1664 %mrv_14, i13 %output_91_load" [bnn.cpp:123]   --->   Operation 5315 'insertvalue' 'mrv_15' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5316 [1/1] (0.00ns) (grouped into LUT with out node mrv_20)   --->   "%mrv_16 = insertvalue i1664 %mrv_15, i13 %output_92_load" [bnn.cpp:123]   --->   Operation 5316 'insertvalue' 'mrv_16' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5317 [1/1] (0.00ns) (grouped into LUT with out node mrv_20)   --->   "%mrv_17 = insertvalue i1664 %mrv_16, i13 %output_93_load" [bnn.cpp:123]   --->   Operation 5317 'insertvalue' 'mrv_17' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5318 [1/1] (0.00ns) (grouped into LUT with out node mrv_20)   --->   "%mrv_18 = insertvalue i1664 %mrv_17, i13 %output_94_load" [bnn.cpp:123]   --->   Operation 5318 'insertvalue' 'mrv_18' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5319 [1/1] (0.00ns) (grouped into LUT with out node mrv_20)   --->   "%mrv_19 = insertvalue i1664 %mrv_18, i13 %output_95_load" [bnn.cpp:123]   --->   Operation 5319 'insertvalue' 'mrv_19' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5320 [1/1] (0.00ns) (out node of the LUT)   --->   "%mrv_20 = insertvalue i1664 %mrv_19, i13 %output_96_load" [bnn.cpp:123]   --->   Operation 5320 'insertvalue' 'mrv_20' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5321 [1/1] (0.00ns) (grouped into LUT with out node mrv_25)   --->   "%mrv_21 = insertvalue i1664 %mrv_20, i13 %output_97_load" [bnn.cpp:123]   --->   Operation 5321 'insertvalue' 'mrv_21' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5322 [1/1] (0.00ns) (grouped into LUT with out node mrv_25)   --->   "%mrv_22 = insertvalue i1664 %mrv_21, i13 %output_98_load" [bnn.cpp:123]   --->   Operation 5322 'insertvalue' 'mrv_22' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5323 [1/1] (0.00ns) (grouped into LUT with out node mrv_25)   --->   "%mrv_23 = insertvalue i1664 %mrv_22, i13 %output_99_load" [bnn.cpp:123]   --->   Operation 5323 'insertvalue' 'mrv_23' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5324 [1/1] (0.00ns) (grouped into LUT with out node mrv_25)   --->   "%mrv_24 = insertvalue i1664 %mrv_23, i13 %output_100_load" [bnn.cpp:123]   --->   Operation 5324 'insertvalue' 'mrv_24' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5325 [1/1] (0.00ns) (out node of the LUT)   --->   "%mrv_25 = insertvalue i1664 %mrv_24, i13 %output_101_load" [bnn.cpp:123]   --->   Operation 5325 'insertvalue' 'mrv_25' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5326 [1/1] (0.00ns) (grouped into LUT with out node mrv_30)   --->   "%mrv_26 = insertvalue i1664 %mrv_25, i13 %output_102_load" [bnn.cpp:123]   --->   Operation 5326 'insertvalue' 'mrv_26' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5327 [1/1] (0.00ns) (grouped into LUT with out node mrv_30)   --->   "%mrv_27 = insertvalue i1664 %mrv_26, i13 %output_103_load" [bnn.cpp:123]   --->   Operation 5327 'insertvalue' 'mrv_27' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5328 [1/1] (0.00ns) (grouped into LUT with out node mrv_30)   --->   "%mrv_28 = insertvalue i1664 %mrv_27, i13 %output_104_load" [bnn.cpp:123]   --->   Operation 5328 'insertvalue' 'mrv_28' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5329 [1/1] (0.00ns) (grouped into LUT with out node mrv_30)   --->   "%mrv_29 = insertvalue i1664 %mrv_28, i13 %output_105_load" [bnn.cpp:123]   --->   Operation 5329 'insertvalue' 'mrv_29' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5330 [1/1] (0.00ns) (out node of the LUT)   --->   "%mrv_30 = insertvalue i1664 %mrv_29, i13 %output_106_load" [bnn.cpp:123]   --->   Operation 5330 'insertvalue' 'mrv_30' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5331 [1/1] (0.00ns) (grouped into LUT with out node mrv_35)   --->   "%mrv_31 = insertvalue i1664 %mrv_30, i13 %output_107_load" [bnn.cpp:123]   --->   Operation 5331 'insertvalue' 'mrv_31' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5332 [1/1] (0.00ns) (grouped into LUT with out node mrv_35)   --->   "%mrv_32 = insertvalue i1664 %mrv_31, i13 %output_108_load" [bnn.cpp:123]   --->   Operation 5332 'insertvalue' 'mrv_32' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5333 [1/1] (0.00ns) (grouped into LUT with out node mrv_35)   --->   "%mrv_33 = insertvalue i1664 %mrv_32, i13 %output_109_load" [bnn.cpp:123]   --->   Operation 5333 'insertvalue' 'mrv_33' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5334 [1/1] (0.00ns) (grouped into LUT with out node mrv_35)   --->   "%mrv_34 = insertvalue i1664 %mrv_33, i13 %output_110_load" [bnn.cpp:123]   --->   Operation 5334 'insertvalue' 'mrv_34' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5335 [1/1] (0.00ns) (out node of the LUT)   --->   "%mrv_35 = insertvalue i1664 %mrv_34, i13 %output_111_load" [bnn.cpp:123]   --->   Operation 5335 'insertvalue' 'mrv_35' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5336 [1/1] (0.00ns) (grouped into LUT with out node mrv_40)   --->   "%mrv_36 = insertvalue i1664 %mrv_35, i13 %output_112_load" [bnn.cpp:123]   --->   Operation 5336 'insertvalue' 'mrv_36' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5337 [1/1] (0.00ns) (grouped into LUT with out node mrv_40)   --->   "%mrv_37 = insertvalue i1664 %mrv_36, i13 %output_113_load" [bnn.cpp:123]   --->   Operation 5337 'insertvalue' 'mrv_37' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5338 [1/1] (0.00ns) (grouped into LUT with out node mrv_40)   --->   "%mrv_38 = insertvalue i1664 %mrv_37, i13 %output_114_load" [bnn.cpp:123]   --->   Operation 5338 'insertvalue' 'mrv_38' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5339 [1/1] (0.00ns) (grouped into LUT with out node mrv_40)   --->   "%mrv_39 = insertvalue i1664 %mrv_38, i13 %output_115_load" [bnn.cpp:123]   --->   Operation 5339 'insertvalue' 'mrv_39' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5340 [1/1] (0.00ns) (out node of the LUT)   --->   "%mrv_40 = insertvalue i1664 %mrv_39, i13 %output_116_load" [bnn.cpp:123]   --->   Operation 5340 'insertvalue' 'mrv_40' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5341 [1/1] (0.00ns) (grouped into LUT with out node mrv_45)   --->   "%mrv_41 = insertvalue i1664 %mrv_40, i13 %output_117_load" [bnn.cpp:123]   --->   Operation 5341 'insertvalue' 'mrv_41' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5342 [1/1] (0.00ns) (grouped into LUT with out node mrv_45)   --->   "%mrv_42 = insertvalue i1664 %mrv_41, i13 %output_118_load" [bnn.cpp:123]   --->   Operation 5342 'insertvalue' 'mrv_42' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5343 [1/1] (0.00ns) (grouped into LUT with out node mrv_45)   --->   "%mrv_43 = insertvalue i1664 %mrv_42, i13 %output_119_load" [bnn.cpp:123]   --->   Operation 5343 'insertvalue' 'mrv_43' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5344 [1/1] (0.00ns) (grouped into LUT with out node mrv_45)   --->   "%mrv_44 = insertvalue i1664 %mrv_43, i13 %output_120_load" [bnn.cpp:123]   --->   Operation 5344 'insertvalue' 'mrv_44' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5345 [1/1] (0.00ns) (out node of the LUT)   --->   "%mrv_45 = insertvalue i1664 %mrv_44, i13 %output_121_load" [bnn.cpp:123]   --->   Operation 5345 'insertvalue' 'mrv_45' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5346 [1/1] (0.00ns) (grouped into LUT with out node mrv_50)   --->   "%mrv_46 = insertvalue i1664 %mrv_45, i13 %output_122_load" [bnn.cpp:123]   --->   Operation 5346 'insertvalue' 'mrv_46' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5347 [1/1] (0.00ns) (grouped into LUT with out node mrv_50)   --->   "%mrv_47 = insertvalue i1664 %mrv_46, i13 %output_123_load" [bnn.cpp:123]   --->   Operation 5347 'insertvalue' 'mrv_47' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5348 [1/1] (0.00ns) (grouped into LUT with out node mrv_50)   --->   "%mrv_48 = insertvalue i1664 %mrv_47, i13 %output_124_load" [bnn.cpp:123]   --->   Operation 5348 'insertvalue' 'mrv_48' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5349 [1/1] (0.00ns) (grouped into LUT with out node mrv_50)   --->   "%mrv_49 = insertvalue i1664 %mrv_48, i13 %output_125_load" [bnn.cpp:123]   --->   Operation 5349 'insertvalue' 'mrv_49' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5350 [1/1] (0.00ns) (out node of the LUT)   --->   "%mrv_50 = insertvalue i1664 %mrv_49, i13 %output_126_load" [bnn.cpp:123]   --->   Operation 5350 'insertvalue' 'mrv_50' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5351 [1/1] (0.00ns) (grouped into LUT with out node mrv_55)   --->   "%mrv_51 = insertvalue i1664 %mrv_50, i13 %output_127_load" [bnn.cpp:123]   --->   Operation 5351 'insertvalue' 'mrv_51' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5352 [1/1] (0.00ns) (grouped into LUT with out node mrv_55)   --->   "%mrv_52 = insertvalue i1664 %mrv_51, i13 %output_128_load" [bnn.cpp:123]   --->   Operation 5352 'insertvalue' 'mrv_52' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5353 [1/1] (0.00ns) (grouped into LUT with out node mrv_55)   --->   "%mrv_53 = insertvalue i1664 %mrv_52, i13 %output_129_load" [bnn.cpp:123]   --->   Operation 5353 'insertvalue' 'mrv_53' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5354 [1/1] (0.00ns) (grouped into LUT with out node mrv_55)   --->   "%mrv_54 = insertvalue i1664 %mrv_53, i13 %output_130_load" [bnn.cpp:123]   --->   Operation 5354 'insertvalue' 'mrv_54' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5355 [1/1] (0.00ns) (out node of the LUT)   --->   "%mrv_55 = insertvalue i1664 %mrv_54, i13 %output_131_load" [bnn.cpp:123]   --->   Operation 5355 'insertvalue' 'mrv_55' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5356 [1/1] (0.00ns) (grouped into LUT with out node mrv_60)   --->   "%mrv_56 = insertvalue i1664 %mrv_55, i13 %output_132_load" [bnn.cpp:123]   --->   Operation 5356 'insertvalue' 'mrv_56' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5357 [1/1] (0.00ns) (grouped into LUT with out node mrv_60)   --->   "%mrv_57 = insertvalue i1664 %mrv_56, i13 %output_133_load" [bnn.cpp:123]   --->   Operation 5357 'insertvalue' 'mrv_57' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5358 [1/1] (0.00ns) (grouped into LUT with out node mrv_60)   --->   "%mrv_58 = insertvalue i1664 %mrv_57, i13 %output_134_load" [bnn.cpp:123]   --->   Operation 5358 'insertvalue' 'mrv_58' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5359 [1/1] (0.00ns) (grouped into LUT with out node mrv_60)   --->   "%mrv_59 = insertvalue i1664 %mrv_58, i13 %output_135_load" [bnn.cpp:123]   --->   Operation 5359 'insertvalue' 'mrv_59' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5360 [1/1] (0.00ns) (out node of the LUT)   --->   "%mrv_60 = insertvalue i1664 %mrv_59, i13 %output_136_load" [bnn.cpp:123]   --->   Operation 5360 'insertvalue' 'mrv_60' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5361 [1/1] (0.00ns) (grouped into LUT with out node mrv_64)   --->   "%mrv_61 = insertvalue i1664 %mrv_60, i13 %output_137_load" [bnn.cpp:123]   --->   Operation 5361 'insertvalue' 'mrv_61' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5362 [1/1] (0.00ns) (grouped into LUT with out node mrv_64)   --->   "%mrv_62 = insertvalue i1664 %mrv_61, i13 %output_138_load" [bnn.cpp:123]   --->   Operation 5362 'insertvalue' 'mrv_62' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5363 [1/1] (0.00ns) (grouped into LUT with out node mrv_64)   --->   "%mrv_s = insertvalue i1664 %mrv_62, i13 %output_139_load" [bnn.cpp:123]   --->   Operation 5363 'insertvalue' 'mrv_s' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5364 [1/1] (0.00ns) (grouped into LUT with out node mrv_64)   --->   "%mrv_63 = insertvalue i1664 %mrv_s, i13 %output_140_load" [bnn.cpp:123]   --->   Operation 5364 'insertvalue' 'mrv_63' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5365 [1/1] (0.00ns) (out node of the LUT)   --->   "%mrv_64 = insertvalue i1664 %mrv_63, i13 %output_141_load" [bnn.cpp:123]   --->   Operation 5365 'insertvalue' 'mrv_64' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5366 [1/1] (0.00ns) (grouped into LUT with out node mrv_69)   --->   "%mrv_65 = insertvalue i1664 %mrv_64, i13 %output_142_load" [bnn.cpp:123]   --->   Operation 5366 'insertvalue' 'mrv_65' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5367 [1/1] (0.00ns) (grouped into LUT with out node mrv_69)   --->   "%mrv_66 = insertvalue i1664 %mrv_65, i13 %output_143_load" [bnn.cpp:123]   --->   Operation 5367 'insertvalue' 'mrv_66' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5368 [1/1] (0.00ns) (grouped into LUT with out node mrv_69)   --->   "%mrv_67 = insertvalue i1664 %mrv_66, i13 %output_144_load" [bnn.cpp:123]   --->   Operation 5368 'insertvalue' 'mrv_67' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5369 [1/1] (0.00ns) (grouped into LUT with out node mrv_69)   --->   "%mrv_68 = insertvalue i1664 %mrv_67, i13 %output_145_load" [bnn.cpp:123]   --->   Operation 5369 'insertvalue' 'mrv_68' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5370 [1/1] (0.00ns) (out node of the LUT)   --->   "%mrv_69 = insertvalue i1664 %mrv_68, i13 %output_146_load" [bnn.cpp:123]   --->   Operation 5370 'insertvalue' 'mrv_69' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5371 [1/1] (0.00ns) (grouped into LUT with out node mrv_74)   --->   "%mrv_70 = insertvalue i1664 %mrv_69, i13 %output_147_load" [bnn.cpp:123]   --->   Operation 5371 'insertvalue' 'mrv_70' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5372 [1/1] (0.00ns) (grouped into LUT with out node mrv_74)   --->   "%mrv_71 = insertvalue i1664 %mrv_70, i13 %output_148_load" [bnn.cpp:123]   --->   Operation 5372 'insertvalue' 'mrv_71' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5373 [1/1] (0.00ns) (grouped into LUT with out node mrv_74)   --->   "%mrv_72 = insertvalue i1664 %mrv_71, i13 %output_149_load" [bnn.cpp:123]   --->   Operation 5373 'insertvalue' 'mrv_72' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5374 [1/1] (0.00ns) (grouped into LUT with out node mrv_74)   --->   "%mrv_73 = insertvalue i1664 %mrv_72, i13 %output_150_load" [bnn.cpp:123]   --->   Operation 5374 'insertvalue' 'mrv_73' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5375 [1/1] (0.00ns) (out node of the LUT)   --->   "%mrv_74 = insertvalue i1664 %mrv_73, i13 %output_151_load" [bnn.cpp:123]   --->   Operation 5375 'insertvalue' 'mrv_74' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5376 [1/1] (0.00ns) (grouped into LUT with out node mrv_79)   --->   "%mrv_75 = insertvalue i1664 %mrv_74, i13 %output_152_load" [bnn.cpp:123]   --->   Operation 5376 'insertvalue' 'mrv_75' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5377 [1/1] (0.00ns) (grouped into LUT with out node mrv_79)   --->   "%mrv_76 = insertvalue i1664 %mrv_75, i13 %output_153_load" [bnn.cpp:123]   --->   Operation 5377 'insertvalue' 'mrv_76' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5378 [1/1] (0.00ns) (grouped into LUT with out node mrv_79)   --->   "%mrv_77 = insertvalue i1664 %mrv_76, i13 %output_154_load" [bnn.cpp:123]   --->   Operation 5378 'insertvalue' 'mrv_77' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5379 [1/1] (0.00ns) (grouped into LUT with out node mrv_79)   --->   "%mrv_78 = insertvalue i1664 %mrv_77, i13 %output_155_load" [bnn.cpp:123]   --->   Operation 5379 'insertvalue' 'mrv_78' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5380 [1/1] (0.00ns) (out node of the LUT)   --->   "%mrv_79 = insertvalue i1664 %mrv_78, i13 %output_156_load" [bnn.cpp:123]   --->   Operation 5380 'insertvalue' 'mrv_79' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5381 [1/1] (0.00ns) (grouped into LUT with out node mrv_84)   --->   "%mrv_80 = insertvalue i1664 %mrv_79, i13 %output_157_load" [bnn.cpp:123]   --->   Operation 5381 'insertvalue' 'mrv_80' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5382 [1/1] (0.00ns) (grouped into LUT with out node mrv_84)   --->   "%mrv_81 = insertvalue i1664 %mrv_80, i13 %output_158_load" [bnn.cpp:123]   --->   Operation 5382 'insertvalue' 'mrv_81' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5383 [1/1] (0.00ns) (grouped into LUT with out node mrv_84)   --->   "%mrv_82 = insertvalue i1664 %mrv_81, i13 %output_159_load" [bnn.cpp:123]   --->   Operation 5383 'insertvalue' 'mrv_82' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5384 [1/1] (0.00ns) (grouped into LUT with out node mrv_84)   --->   "%mrv_83 = insertvalue i1664 %mrv_82, i13 %output_160_load" [bnn.cpp:123]   --->   Operation 5384 'insertvalue' 'mrv_83' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5385 [1/1] (0.00ns) (out node of the LUT)   --->   "%mrv_84 = insertvalue i1664 %mrv_83, i13 %output_161_load" [bnn.cpp:123]   --->   Operation 5385 'insertvalue' 'mrv_84' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5386 [1/1] (0.00ns) (grouped into LUT with out node mrv_89)   --->   "%mrv_85 = insertvalue i1664 %mrv_84, i13 %output_162_load" [bnn.cpp:123]   --->   Operation 5386 'insertvalue' 'mrv_85' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5387 [1/1] (0.00ns) (grouped into LUT with out node mrv_89)   --->   "%mrv_86 = insertvalue i1664 %mrv_85, i13 %output_163_load" [bnn.cpp:123]   --->   Operation 5387 'insertvalue' 'mrv_86' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5388 [1/1] (0.00ns) (grouped into LUT with out node mrv_89)   --->   "%mrv_87 = insertvalue i1664 %mrv_86, i13 %output_164_load" [bnn.cpp:123]   --->   Operation 5388 'insertvalue' 'mrv_87' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5389 [1/1] (0.00ns) (grouped into LUT with out node mrv_89)   --->   "%mrv_88 = insertvalue i1664 %mrv_87, i13 %output_165_load" [bnn.cpp:123]   --->   Operation 5389 'insertvalue' 'mrv_88' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5390 [1/1] (0.00ns) (out node of the LUT)   --->   "%mrv_89 = insertvalue i1664 %mrv_88, i13 %output_166_load" [bnn.cpp:123]   --->   Operation 5390 'insertvalue' 'mrv_89' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5391 [1/1] (0.00ns) (grouped into LUT with out node mrv_94)   --->   "%mrv_90 = insertvalue i1664 %mrv_89, i13 %output_167_load" [bnn.cpp:123]   --->   Operation 5391 'insertvalue' 'mrv_90' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5392 [1/1] (0.00ns) (grouped into LUT with out node mrv_94)   --->   "%mrv_91 = insertvalue i1664 %mrv_90, i13 %output_168_load" [bnn.cpp:123]   --->   Operation 5392 'insertvalue' 'mrv_91' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5393 [1/1] (0.00ns) (grouped into LUT with out node mrv_94)   --->   "%mrv_92 = insertvalue i1664 %mrv_91, i13 %output_169_load" [bnn.cpp:123]   --->   Operation 5393 'insertvalue' 'mrv_92' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5394 [1/1] (0.00ns) (grouped into LUT with out node mrv_94)   --->   "%mrv_93 = insertvalue i1664 %mrv_92, i13 %output_170_load" [bnn.cpp:123]   --->   Operation 5394 'insertvalue' 'mrv_93' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5395 [1/1] (0.00ns) (out node of the LUT)   --->   "%mrv_94 = insertvalue i1664 %mrv_93, i13 %output_171_load" [bnn.cpp:123]   --->   Operation 5395 'insertvalue' 'mrv_94' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5396 [1/1] (0.00ns) (grouped into LUT with out node mrv_99)   --->   "%mrv_95 = insertvalue i1664 %mrv_94, i13 %output_172_load" [bnn.cpp:123]   --->   Operation 5396 'insertvalue' 'mrv_95' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5397 [1/1] (0.00ns) (grouped into LUT with out node mrv_99)   --->   "%mrv_96 = insertvalue i1664 %mrv_95, i13 %output_173_load" [bnn.cpp:123]   --->   Operation 5397 'insertvalue' 'mrv_96' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5398 [1/1] (0.00ns) (grouped into LUT with out node mrv_99)   --->   "%mrv_97 = insertvalue i1664 %mrv_96, i13 %output_174_load" [bnn.cpp:123]   --->   Operation 5398 'insertvalue' 'mrv_97' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5399 [1/1] (0.00ns) (grouped into LUT with out node mrv_99)   --->   "%mrv_98 = insertvalue i1664 %mrv_97, i13 %output_175_load" [bnn.cpp:123]   --->   Operation 5399 'insertvalue' 'mrv_98' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5400 [1/1] (0.00ns) (out node of the LUT)   --->   "%mrv_99 = insertvalue i1664 %mrv_98, i13 %output_176_load" [bnn.cpp:123]   --->   Operation 5400 'insertvalue' 'mrv_99' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5401 [1/1] (0.00ns) (grouped into LUT with out node mrv_104)   --->   "%mrv_100 = insertvalue i1664 %mrv_99, i13 %output_177_load" [bnn.cpp:123]   --->   Operation 5401 'insertvalue' 'mrv_100' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5402 [1/1] (0.00ns) (grouped into LUT with out node mrv_104)   --->   "%mrv_101 = insertvalue i1664 %mrv_100, i13 %output_178_load" [bnn.cpp:123]   --->   Operation 5402 'insertvalue' 'mrv_101' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5403 [1/1] (0.00ns) (grouped into LUT with out node mrv_104)   --->   "%mrv_102 = insertvalue i1664 %mrv_101, i13 %output_179_load" [bnn.cpp:123]   --->   Operation 5403 'insertvalue' 'mrv_102' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5404 [1/1] (0.00ns) (grouped into LUT with out node mrv_104)   --->   "%mrv_103 = insertvalue i1664 %mrv_102, i13 %output_180_load" [bnn.cpp:123]   --->   Operation 5404 'insertvalue' 'mrv_103' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5405 [1/1] (0.00ns) (out node of the LUT)   --->   "%mrv_104 = insertvalue i1664 %mrv_103, i13 %output_181_load" [bnn.cpp:123]   --->   Operation 5405 'insertvalue' 'mrv_104' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5406 [1/1] (0.00ns) (grouped into LUT with out node mrv_109)   --->   "%mrv_105 = insertvalue i1664 %mrv_104, i13 %output_182_load" [bnn.cpp:123]   --->   Operation 5406 'insertvalue' 'mrv_105' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5407 [1/1] (0.00ns) (grouped into LUT with out node mrv_109)   --->   "%mrv_106 = insertvalue i1664 %mrv_105, i13 %output_183_load" [bnn.cpp:123]   --->   Operation 5407 'insertvalue' 'mrv_106' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5408 [1/1] (0.00ns) (grouped into LUT with out node mrv_109)   --->   "%mrv_107 = insertvalue i1664 %mrv_106, i13 %output_184_load" [bnn.cpp:123]   --->   Operation 5408 'insertvalue' 'mrv_107' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5409 [1/1] (0.00ns) (grouped into LUT with out node mrv_109)   --->   "%mrv_108 = insertvalue i1664 %mrv_107, i13 %output_185_load" [bnn.cpp:123]   --->   Operation 5409 'insertvalue' 'mrv_108' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5410 [1/1] (0.00ns) (out node of the LUT)   --->   "%mrv_109 = insertvalue i1664 %mrv_108, i13 %output_186_load" [bnn.cpp:123]   --->   Operation 5410 'insertvalue' 'mrv_109' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5411 [1/1] (0.00ns) (grouped into LUT with out node mrv_114)   --->   "%mrv_110 = insertvalue i1664 %mrv_109, i13 %output_187_load" [bnn.cpp:123]   --->   Operation 5411 'insertvalue' 'mrv_110' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5412 [1/1] (0.00ns) (grouped into LUT with out node mrv_114)   --->   "%mrv_111 = insertvalue i1664 %mrv_110, i13 %output_188_load" [bnn.cpp:123]   --->   Operation 5412 'insertvalue' 'mrv_111' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5413 [1/1] (0.00ns) (grouped into LUT with out node mrv_114)   --->   "%mrv_112 = insertvalue i1664 %mrv_111, i13 %output_189_load" [bnn.cpp:123]   --->   Operation 5413 'insertvalue' 'mrv_112' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5414 [1/1] (0.00ns) (grouped into LUT with out node mrv_114)   --->   "%mrv_113 = insertvalue i1664 %mrv_112, i13 %output_190_load" [bnn.cpp:123]   --->   Operation 5414 'insertvalue' 'mrv_113' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5415 [1/1] (0.00ns) (out node of the LUT)   --->   "%mrv_114 = insertvalue i1664 %mrv_113, i13 %output_191_load" [bnn.cpp:123]   --->   Operation 5415 'insertvalue' 'mrv_114' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5416 [1/1] (0.00ns) (grouped into LUT with out node mrv_119)   --->   "%mrv_115 = insertvalue i1664 %mrv_114, i13 %output_192_load" [bnn.cpp:123]   --->   Operation 5416 'insertvalue' 'mrv_115' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5417 [1/1] (0.00ns) (grouped into LUT with out node mrv_119)   --->   "%mrv_116 = insertvalue i1664 %mrv_115, i13 %output_193_load" [bnn.cpp:123]   --->   Operation 5417 'insertvalue' 'mrv_116' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5418 [1/1] (0.00ns) (grouped into LUT with out node mrv_119)   --->   "%mrv_117 = insertvalue i1664 %mrv_116, i13 %output_194_load" [bnn.cpp:123]   --->   Operation 5418 'insertvalue' 'mrv_117' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5419 [1/1] (0.00ns) (grouped into LUT with out node mrv_119)   --->   "%mrv_118 = insertvalue i1664 %mrv_117, i13 %output_195_load" [bnn.cpp:123]   --->   Operation 5419 'insertvalue' 'mrv_118' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5420 [1/1] (0.00ns) (out node of the LUT)   --->   "%mrv_119 = insertvalue i1664 %mrv_118, i13 %output_196_load" [bnn.cpp:123]   --->   Operation 5420 'insertvalue' 'mrv_119' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5421 [1/1] (0.00ns) (grouped into LUT with out node mrv_124)   --->   "%mrv_120 = insertvalue i1664 %mrv_119, i13 %output_197_load" [bnn.cpp:123]   --->   Operation 5421 'insertvalue' 'mrv_120' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5422 [1/1] (0.00ns) (grouped into LUT with out node mrv_124)   --->   "%mrv_121 = insertvalue i1664 %mrv_120, i13 %output_198_load" [bnn.cpp:123]   --->   Operation 5422 'insertvalue' 'mrv_121' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5423 [1/1] (0.00ns) (grouped into LUT with out node mrv_124)   --->   "%mrv_122 = insertvalue i1664 %mrv_121, i13 %output_199_load" [bnn.cpp:123]   --->   Operation 5423 'insertvalue' 'mrv_122' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5424 [1/1] (0.00ns) (grouped into LUT with out node mrv_124)   --->   "%mrv_123 = insertvalue i1664 %mrv_122, i13 %output_200_load" [bnn.cpp:123]   --->   Operation 5424 'insertvalue' 'mrv_123' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5425 [1/1] (0.00ns) (out node of the LUT)   --->   "%mrv_124 = insertvalue i1664 %mrv_123, i13 %output_201_load" [bnn.cpp:123]   --->   Operation 5425 'insertvalue' 'mrv_124' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5426 [1/1] (0.00ns) (grouped into LUT with out node ret_ln123)   --->   "%mrv_125 = insertvalue i1664 %mrv_124, i13 %output_202_load" [bnn.cpp:123]   --->   Operation 5426 'insertvalue' 'mrv_125' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5427 [1/1] (0.00ns) (grouped into LUT with out node ret_ln123)   --->   "%mrv_126 = insertvalue i1664 %mrv_125, i13 %output_203_load" [bnn.cpp:123]   --->   Operation 5427 'insertvalue' 'mrv_126' <Predicate = (tmp_3094)> <Delay = 0.00>
ST_8 : Operation 5428 [1/1] (1.58ns) (out node of the LUT)   --->   "%ret_ln123 = ret i1664 %mrv_126" [bnn.cpp:123]   --->   Operation 5428 'ret' 'ret_ln123' <Predicate = (tmp_3094)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.091ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'n297' [230]  (1.588 ns)
	'load' operation 8 bit ('n297_load', bnn.cpp:34->bnn.cpp:123) on local variable 'n297' [233]  (0.000 ns)
	'add' operation 8 bit ('n', bnn.cpp:34->bnn.cpp:123) [5224]  (1.915 ns)
	'store' operation 0 bit ('store_ln34', bnn.cpp:34->bnn.cpp:123) of variable 'n', bnn.cpp:34->bnn.cpp:123 on local variable 'n297' [5226]  (1.588 ns)

 <State 2>: 6.769ns
The critical path consists of the following:
	'load' operation 32 bit ('wt', bnn.cpp:45->bnn.cpp:123) on array 'p_ZL9golden_w1_0' [240]  (3.254 ns)
	'xor' operation 32 bit ('xnr', bnn.cpp:18->bnn.cpp:46->bnn.cpp:123) [244]  (0.993 ns)
	'add' operation 32 bit ('s0', bnn.cpp:8->bnn.cpp:56->bnn.cpp:123) [288]  (2.522 ns)

 <State 3>: 6.717ns
The critical path consists of the following:
	'add' operation 31 bit ('s1', bnn.cpp:9->bnn.cpp:56->bnn.cpp:123) [314]  (2.493 ns)
	'add' operation 28 bit ('add_ln10', bnn.cpp:10->bnn.cpp:56->bnn.cpp:123) [317]  (4.225 ns)

 <State 4>: 6.717ns
The critical path consists of the following:
	'add' operation 31 bit ('s1', bnn.cpp:9->bnn.cpp:56->bnn.cpp:123) [2543]  (2.493 ns)
	'add' operation 28 bit ('add_ln10_34', bnn.cpp:10->bnn.cpp:56->bnn.cpp:123) [2546]  (4.225 ns)

 <State 5>: 5.891ns
The critical path consists of the following:
	'add' operation 21 bit ('s3', bnn.cpp:11->bnn.cpp:56->bnn.cpp:123) [2553]  (2.196 ns)
	'add' operation 7 bit ('add_ln60_15', bnn.cpp:60->bnn.cpp:123) [2615]  (1.825 ns)
	'add' operation 8 bit ('add_ln60_16', bnn.cpp:60->bnn.cpp:123) [2617]  (1.870 ns)

 <State 6>: 5.521ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln56_4', bnn.cpp:56->bnn.cpp:123) [2569]  (0.000 ns)
	'add' operation 9 bit ('add_ln56_7', bnn.cpp:56->bnn.cpp:123) [2574]  (3.698 ns)
	'add' operation 10 bit ('add_ln56_8', bnn.cpp:56->bnn.cpp:123) [2584]  (1.823 ns)

 <State 7>: 5.458ns
The critical path consists of the following:
	'add' operation 10 bit ('add_ln56_10', bnn.cpp:56->bnn.cpp:123) [2587]  (0.000 ns)
	'add' operation 10 bit ('add_ln56_15', bnn.cpp:56->bnn.cpp:123) [2596]  (3.728 ns)
	'add' operation 11 bit ('add_ln60_10', bnn.cpp:60->bnn.cpp:123) [2607]  (1.731 ns)

 <State 8>: 5.304ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln60_13', bnn.cpp:60->bnn.cpp:123) [2612]  (0.000 ns)
	'add' operation 11 bit ('add_ln60', bnn.cpp:60->bnn.cpp:123) [2621]  (3.757 ns)
	'add' operation 13 bit ('add_ln60_7', bnn.cpp:60->bnn.cpp:123) [2624]  (1.547 ns)
	'store' operation 0 bit ('store_ln60', bnn.cpp:60->bnn.cpp:123) of variable 'add_ln60_7', bnn.cpp:60->bnn.cpp:123 on local variable 'output' [4976]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
