msm_fb_data_type	,	V_39
lcdc	,	V_92
MDP_BASE	,	V_83
h_back_porch	,	V_21
lcdc_height	,	V_4
lcdc_hsync_skew	,	V_8
active_h_start	,	V_16
bits_per_pixel	,	V_53
MDP_BGR_565	,	V_63
MDP_OUTP	,	F_6
MDP_BLOCK_POWER_ON	,	V_52
hsync_period	,	V_9
mdp_pipe_ctrl	,	F_3
xres	,	V_85
active_v_start	,	V_18
DMA_DSTC2R_6BITS	,	V_75
hsync_pulse_width	,	V_25
fix	,	V_54
lcdc_bpp	,	V_5
DMA_DSTC0G_6BITS	,	V_73
panel_next_on	,	F_7
DMA_OUT_SEL_LCDC	,	V_61
CONFIG_FB_MSM_MDP40	,	F_5
DMA_E_BASE	,	V_82
block	,	V_44
active_hctl	,	V_15
mdp_lcdc_update	,	F_11
MDP_CMD_BLOCK	,	V_51
comp	,	V_115
var	,	V_38
xoffset	,	V_56
fbi	,	V_36
lower_margin	,	V_89
LCDC_BASE	,	V_43
hsync_end_x	,	V_31
DMA_DSTC0G_8BITS	,	V_70
fb_info	,	V_35
lcdc_width	,	V_3
DMA_P_BASE	,	V_79
INIT_COMPLETION	,	F_14
visible_swapped	,	V_110
h_front_porch	,	V_22
DMA_DSTC1B_8BITS	,	V_71
vsync_len	,	V_91
ACTIVE_START_Y_EN	,	V_99
hsync_start_x	,	V_30
hsync_polarity	,	V_27
dma2_cfg_reg	,	V_34
ENODEV	,	V_47
flag	,	V_103
yoffset	,	V_57
upper_margin	,	V_88
mdp_spin_lock	,	V_113
display_hctl	,	V_12
mdp_lcdc_on	,	F_1
intr	,	V_106
vsync_polarity	,	V_28
dma_base	,	V_41
panel_info	,	V_69
MFD_KEY	,	V_49
left_margin	,	V_86
ibuf	,	V_109
panel	,	V_80
fb_imgType	,	V_62
DMA_DSTC1B_6BITS	,	V_74
border_clr	,	V_93
irq_block	,	V_104
key	,	V_48
mdp_lcdc_off	,	F_8
DMA_PACK_PATTERN_RGB	,	V_65
DMA_PACK_PATTERN_BGR	,	V_64
display_v_end	,	V_14
MDP_DMA2_TERM	,	V_105
INTR_DMA_E_DONE	,	V_111
MDP_DMA_E_TERM	,	V_112
wait_for_completion_killable	,	F_17
hsync_ctrl	,	V_10
EINVAL	,	V_50
buf	,	V_32
timer_base	,	V_42
right_margin	,	V_87
panel_next_off	,	F_9
v_front_porch	,	V_24
lcdc_underflow_clr	,	V_7
platform_device	,	V_1
DMA_IBUF_FORMAT_RGB565	,	V_66
first_pixel_start_y	,	V_98
DMA_DSTC2R_5BITS	,	V_77
first_pixel_start_x	,	V_96
mdelay	,	F_10
hsync_skew	,	V_95
vsync_period	,	V_11
underflow_clr	,	V_94
pdev	,	V_2
DMA_IBUF_FORMAT_xRGB8888_OR_ARGB8888	,	V_68
ctrl_polarity	,	V_20
active_v_end	,	V_19
uint32	,	T_2
MDP_DMA_E_BLOCK	,	V_100
v_back_porch	,	V_23
ACTIVE_START_X_EN	,	V_97
ret	,	V_46
HDMI_PANEL	,	V_81
MDP_BLOCK_POWER_OFF	,	V_102
vsync_enable	,	V_121
MDP_DMA2_BLOCK	,	V_45
LCDC_FRAME_START	,	V_120
spin_unlock_irqrestore	,	F_16
MDP_INTR_ENABLE	,	V_119
vsync_pulse_width	,	V_26
spin_lock_irqsave	,	F_12
active_h_end	,	V_17
uint8	,	T_1
yres	,	V_84
DMA_PACK_ALIGN_LSB	,	V_59
hsync_len	,	V_90
platform_get_drvdata	,	F_2
smem_start	,	V_55
waiting	,	V_116
line_length	,	V_58
printk	,	F_4
INTR_DMA_P_DONE	,	V_107
outp32	,	F_15
DMA_DSTC1B_5BITS	,	V_76
"mdp lcdc can't support format %d bpp!\n"	,	L_1
mdp_intr_mask	,	V_118
lcdc_border_clr	,	V_6
DTV_BASE	,	V_101
fb_var_screeninfo	,	V_37
display_v_start	,	V_13
bpp	,	V_33
mdp_enable_irq	,	F_13
mfd	,	V_40
DMA_DSTC2R_8BITS	,	V_72
MDP_INTR_CLEAR	,	V_117
DMA_DITHER_EN	,	V_60
KERN_ERR	,	V_78
mdp_disable_irq	,	F_18
dma	,	V_114
DMA_IBUF_FORMAT_RGB888	,	V_67
data_en_polarity	,	V_29
panel_power_on	,	V_108
