

================================================================
== Vitis HLS Report for 'gcd_custom'
================================================================
* Date:           Thu Mar 24 00:18:38 2022

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        gcd_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.336 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |        ?|        ?|        36|         36|          1|     ?|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    100|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     144|    232|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    191|    -|
|Register         |        -|    -|     102|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     246|    523|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|   ~0   |   ~0  |    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+------------------------+---------+----+-----+-----+-----+
    |          Instance         |         Module         | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------+------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U            |control_s_axi           |        0|   0|  144|  232|    0|
    |srem_32ns_32ns_32_36_1_U1  |srem_32ns_32ns_32_36_1  |        0|   0|    0|    0|    0|
    +---------------------------+------------------------+---------+----+-----+-----+-----+
    |Total                      |                        |        0|   0|  144|  232|    0|
    +---------------------------+------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |icmp_ln10_fu_89_p2       |   icmp   |   0|  0|  18|          32|          32|
    |icmp_ln18_fu_111_p2      |   icmp   |   0|  0|  18|          32|           1|
    |select_ln10_1_fu_103_p3  |  select  |   0|  0|  32|           1|          32|
    |select_ln10_fu_95_p3     |  select  |   0|  0|  32|           1|          32|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 100|          66|          97|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |a_assign_1_reg_77  |    9|          2|   32|         64|
    |ap_NS_fsm          |  173|         39|    1|         39|
    |tmp_reg_67         |    9|          2|   32|         64|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  191|         43|   65|        167|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |a_assign_1_reg_77  |  32|   0|   32|          0|
    |ap_CS_fsm          |  38|   0|   38|          0|
    |tmp_reg_67         |  32|   0|   32|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 102|   0|  102|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+--------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|     s_axi    |    control   |    pointer   |
|s_axi_control_AWREADY  | out |    1|     s_axi    |    control   |    pointer   |
|s_axi_control_AWADDR   |  in |    6|     s_axi    |    control   |    pointer   |
|s_axi_control_WVALID   |  in |    1|     s_axi    |    control   |    pointer   |
|s_axi_control_WREADY   | out |    1|     s_axi    |    control   |    pointer   |
|s_axi_control_WDATA    |  in |   32|     s_axi    |    control   |    pointer   |
|s_axi_control_WSTRB    |  in |    4|     s_axi    |    control   |    pointer   |
|s_axi_control_ARVALID  |  in |    1|     s_axi    |    control   |    pointer   |
|s_axi_control_ARREADY  | out |    1|     s_axi    |    control   |    pointer   |
|s_axi_control_ARADDR   |  in |    6|     s_axi    |    control   |    pointer   |
|s_axi_control_RVALID   | out |    1|     s_axi    |    control   |    pointer   |
|s_axi_control_RREADY   |  in |    1|     s_axi    |    control   |    pointer   |
|s_axi_control_RDATA    | out |   32|     s_axi    |    control   |    pointer   |
|s_axi_control_RRESP    | out |    2|     s_axi    |    control   |    pointer   |
|s_axi_control_BVALID   | out |    1|     s_axi    |    control   |    pointer   |
|s_axi_control_BREADY   |  in |    1|     s_axi    |    control   |    pointer   |
|s_axi_control_BRESP    | out |    2|     s_axi    |    control   |    pointer   |
|ap_clk                 |  in |    1| ap_ctrl_none |  gcd_custom  | return value |
|ap_rst_n               |  in |    1| ap_ctrl_none |  gcd_custom  | return value |
+-----------------------+-----+-----+--------------+--------------+--------------+

