$date
	Thu Aug 15 15:10:20 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module UpASync_tb $end
$var wire 4 ! q [4:1] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module upasync $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 4 $ q [4:1] $end
$scope module dff_1 $end
$var wire 1 " clk $end
$var wire 1 % d $end
$var wire 1 # reset $end
$var reg 1 & q $end
$upscope $end
$scope module dff_2 $end
$var wire 1 ' clk $end
$var wire 1 ( d $end
$var wire 1 # reset $end
$var reg 1 ) q $end
$upscope $end
$scope module dff_3 $end
$var wire 1 * clk $end
$var wire 1 + d $end
$var wire 1 # reset $end
$var reg 1 , q $end
$upscope $end
$scope module dff_4 $end
$var wire 1 - clk $end
$var wire 1 . d $end
$var wire 1 # reset $end
$var reg 1 / q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1/
0.
0-
1,
0+
0*
1)
0(
1'
0&
1%
b1110 $
0#
0"
b1110 !
$end
#5
0'
0%
b1111 !
b1111 $
1&
1"
#10
0"
#15
1.
0/
1-
1+
0,
1*
1(
0)
1'
1%
b0 !
b0 $
0&
1"
#20
0"
#25
0'
0%
b1 !
b1 $
1&
1"
#30
0"
#35
0*
0(
1)
1'
1%
b10 !
b10 $
0&
1"
#40
0"
#45
0'
0%
b11 !
b11 $
1&
1"
#50
0"
#55
0-
0+
1,
1*
1(
0)
1'
1%
b100 !
b100 $
0&
1"
#60
0"
#65
0'
0%
b101 !
b101 $
1&
1"
#70
0"
#75
0*
0(
1)
1'
1%
b110 !
b110 $
0&
1"
#80
0"
#85
0'
0%
b111 !
b111 $
1&
1"
#90
0"
#95
0.
1/
1-
1+
0,
1*
1(
0)
1'
1%
b1000 !
b1000 $
0&
1"
#100
0"
