# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2024.06
# platform  : Linux 4.18.0-553.83.1.el8_10.x86_64
# version   : 2024.06p002 64 bits
# build date: 2024.09.02 16:28:38 UTC
# ----------------------------------------
# started   : 2025-11-22 18:52:44 EST
# hostname  : micro11.(none)
# pid       : 566386
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:35557' '-style' 'windows' '-data' 'AAAAkHicY2RgYLCp////PwMYMD6A0Aw2jAyoAMRnQhUJbEChGRhYYZphSkAaOBh0GdIYChjKgGwZBjeGAIYwhnggv4ghnyEZyCpj0GMoAbJywDoAwvkNpA==' '-proj' '/homes/user/stud/fall24/fga2116/FV/CSEE6863_Project/FPV/jgproject/sessionLogs/session_0' '-init' '-hidden' '/homes/user/stud/fall24/fga2116/FV/CSEE6863_Project/FPV/jgproject/.tmp/.initCmds.tcl' 'FPV_proc_v.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /homes/user/stud/fall24/fga2116/FV/CSEE6863_Project/FPV/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fao".
INFO: reading configuration file "/user/stud/fall24/fga2116/.config/cadence/jasper.conf".
% # ------------------------------------------
% # CSEE6863 - Columbia University
% # FIFO example FPV introduction
% # Hardware group 1
% # 	- Michael John Flynn: mf3657
% # 	- Felipe Andrade: fga2116
% # ------------------------------------------
% 
% # Analyze design under verifcation files
% set ROOT_PATH ../design
../design
% 
% analyze -sv \
	${ROOT_PATH}/proc.v
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../design/proc.v'
% 
% # We will place assertions directly into our .sv
% # But if using .sva files use the following
% # analyze -sva \
# 	${PROP_PATH}/generic.sva
% 
% elaborate -top processor_top
INFO (ISW003): Top module name is "processor_top".
[INFO (HIER-8002)] ../design/proc.v(41): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../design/proc.v(44): compiling module 'instr_and_data_mem'
[INFO (VERI-2571)] ../design/proc.v(61): extracting RAM for identifier 'instr_mem'
[WARN (VERI-9033)] ../design/proc.v(61): array instr_mem (size 16384) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[WARN (VERI-1060)] ../design/proc.v(83): 'initial' construct is ignored
[WARN (VERI-1221)] ../design/proc.v(87): 'data_mem' should be on the sensitivity list
[WARN (VDB-1002)] ../design/proc.v(61): net 'instr_mem' does not have a driver
[INFO (VERI-1018)] ../design/proc.v(97): compiling module 'processor_core'
[WARN (VERI-1209)] ../design/proc.v(651): expression size 8 truncated to fit in target size 3
[WARN (VERI-1209)] ../design/proc.v(652): expression size 8 truncated to fit in target size 1
[WARN (VDB-1000)] ../design/proc.v(205): net 'prog_ctr[9]' is constantly driven from multiple places
[WARN (VDB-1001)] ../design/proc.v(726): found another driver here
[INFO (VERI-1018)] ../design/proc.v(735): compiling module 'register_file'
[WARN (VERI-1221)] ../design/proc.v(751): 'reg_file' should be on the sensitivity list
[WARN (VERI-1221)] ../design/proc.v(752): 'reg_file' should be on the sensitivity list
[INFO (VERI-1018)] ../design/proc.v(22): compiling module 'processor_top'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          4 (0 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (4 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IMDS005): Number of multiple-driven bits in design: 26. Use "get_design_info -list multiple_driven" for more information.
processor_top
[<embedded>] % 
[<embedded>] % clock clk
[<embedded>] % reset ~reset
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
[<embedded>] % 
[<embedded>] % # Get design information to check general complexity
[<embedded>] % get_design_info
Statistics [for instance "processor_top"]
---------------------------
# Flops:         321 (2313) (16 property flop bits)
# Latches:       4 (13)
# Gates:         654 (8014)
# Nets:          948
# Ports:         2
# RTL Lines:     734
# RTL Instances: 4
# Embedded Assumptions: 2
# Embedded Assertions:  1
# Embedded Covers:      1
2326
[<embedded>] % 
[<embedded>] % # Prove properties
[<embedded>] % prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
INFO (IPF036): Starting proof on task: "<embedded>", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 5 of 2271 design flops, 0 of 39 design latches, 4 of 46 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
0.0.PRE: A proof was found: No trace exists. [0.00 s]
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
INFO (IPF057): 0.0.PRE: The property "processor_top.proc1.pc_assert" was proven in 0.00 s.
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "processor_top.proc1.pc_assert:precondition1" was proven unreachable in 0.00 s.
0: Found proofs for 2 properties in preprocessing
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 1 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 1 (100%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 0 (0%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
determined
[<embedded>] % #autoprove -time_limit 1h
[<embedded>] % 
[<embedded>] % # Report proof results
[<embedded>] % report

==============================================================
    Jasper Verification Results
==============================================================
    2024.06p002 64 bits for Linux64 3.10.0-1160.21.1.el7.x86_64
    Host Name: micro11.ee.columbia.edu
    User Name: fga2116
    Printed on: Saturday, Nov22, 2025 06:52:46 PM EST
    Working Directory: /homes/user/stud/fall24/fga2116/FV/CSEE6863_Project/FPV


==============================================================
RESULTS
==============================================================

--------------------------------------------------------------------------------------------------------
       Name                                            |    Result    |  Engine  |  Bound  |  Time    
--------------------------------------------------------------------------------------------------------

---[ <embedded> ]---------------------------------------------------------------------------------------
[1]   processor_top.proc1.pc_assert                         proven          PRE    Infinite    0.000 s      
[2]   processor_top.proc1.pc_assert:precondition1           unreachable     PRE    Infinite    0.000 s      

==============================================================
ASSUMPTIONS
==============================================================

-------------------------------------------------------------------------------
       Name    |  Expression  |  Location     |  Status      |  Dependencies                  
-------------------------------------------------------------------------------
[1]   <embedded>::processor_top.proc1.valid_opcode  proc1.valid_opcode  N/A temporary         
[2]   <embedded>::processor_top.proc1.valid_pc  proc1.valid_pc  N/A temporary                 
[<embedded>] % 
INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 0.500 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
