{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648550686634 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648550686635 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 29 11:44:46 2022 " "Processing started: Tue Mar 29 11:44:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648550686635 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648550686635 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AdderDemo -c AdderDemo " "Command: quartus_map --read_settings_files=on --write_settings_files=off AdderDemo -c AdderDemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648550686635 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648550686952 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648550686952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-Behavioral " "Found design unit 1: FullAdder-Behavioral" {  } { { "FullAdder.vhd" "" { Text "C:/Users/Asus/Documents/Disciplinas/2Sem/Lsd/3Pratica/FullAdder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648550692961 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.vhd" "" { Text "C:/Users/Asus/Documents/Disciplinas/2Sem/Lsd/3Pratica/FullAdder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648550692961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648550692961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder4-Structural " "Found design unit 1: Adder4-Structural" {  } { { "Adder4.vhd" "" { Text "C:/Users/Asus/Documents/Disciplinas/2Sem/Lsd/3Pratica/Adder4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648550692962 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder4 " "Found entity 1: Adder4" {  } { { "Adder4.vhd" "" { Text "C:/Users/Asus/Documents/Disciplinas/2Sem/Lsd/3Pratica/Adder4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648550692962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648550692962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adderdemo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adderdemo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AdderDemo " "Found entity 1: AdderDemo" {  } { { "AdderDemo.bdf" "" { Schematic "C:/Users/Asus/Documents/Disciplinas/2Sem/Lsd/3Pratica/AdderDemo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648550692964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648550692964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddSub4-Behavioral " "Found design unit 1: AddSub4-Behavioral" {  } { { "AddSub.vhd" "" { Text "C:/Users/Asus/Documents/Disciplinas/2Sem/Lsd/3Pratica/AddSub.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648550692965 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddSub4 " "Found entity 1: AddSub4" {  } { { "AddSub.vhd" "" { Text "C:/Users/Asus/Documents/Disciplinas/2Sem/Lsd/3Pratica/AddSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648550692965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648550692965 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AdderDemo " "Elaborating entity \"AdderDemo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648550692989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSub4 AddSub4:inst1 " "Elaborating entity \"AddSub4\" for hierarchy \"AddSub4:inst1\"" {  } { { "AdderDemo.bdf" "inst1" { Schematic "C:/Users/Asus/Documents/Disciplinas/2Sem/Lsd/3Pratica/AdderDemo.bdf" { { 296 584 736 408 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648550692990 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "AdderDemo.bdf" "" { Schematic "C:/Users/Asus/Documents/Disciplinas/2Sem/Lsd/3Pratica/AdderDemo.bdf" { { 336 736 912 352 "LEDR\[14\]" "" } { 320 736 912 336 "LEDR\[13..10\]" "" } { 88 688 864 104 "LEDR\[9..5\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648550693288 "|AdderDemo|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "AdderDemo.bdf" "" { Schematic "C:/Users/Asus/Documents/Disciplinas/2Sem/Lsd/3Pratica/AdderDemo.bdf" { { 336 736 912 352 "LEDR\[14\]" "" } { 320 736 912 336 "LEDR\[13..10\]" "" } { 88 688 864 104 "LEDR\[9..5\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648550693288 "|AdderDemo|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "AdderDemo.bdf" "" { Schematic "C:/Users/Asus/Documents/Disciplinas/2Sem/Lsd/3Pratica/AdderDemo.bdf" { { 336 736 912 352 "LEDR\[14\]" "" } { 320 736 912 336 "LEDR\[13..10\]" "" } { 88 688 864 104 "LEDR\[9..5\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648550693288 "|AdderDemo|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "AdderDemo.bdf" "" { Schematic "C:/Users/Asus/Documents/Disciplinas/2Sem/Lsd/3Pratica/AdderDemo.bdf" { { 336 736 912 352 "LEDR\[14\]" "" } { 320 736 912 336 "LEDR\[13..10\]" "" } { 88 688 864 104 "LEDR\[9..5\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648550693288 "|AdderDemo|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "AdderDemo.bdf" "" { Schematic "C:/Users/Asus/Documents/Disciplinas/2Sem/Lsd/3Pratica/AdderDemo.bdf" { { 336 736 912 352 "LEDR\[14\]" "" } { 320 736 912 336 "LEDR\[13..10\]" "" } { 88 688 864 104 "LEDR\[9..5\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648550693288 "|AdderDemo|LEDR[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1648550693288 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1648550693338 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1648550693657 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648550693657 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1648550693680 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1648550693680 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1648550693680 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1648550693680 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648550693689 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 29 11:44:53 2022 " "Processing ended: Tue Mar 29 11:44:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648550693689 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648550693689 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648550693689 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648550693689 ""}
