
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000355                       # Number of seconds simulated
sim_ticks                                   354574000                       # Number of ticks simulated
final_tick                               2261608337000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              208352055                       # Simulator instruction rate (inst/s)
host_op_rate                                208343666                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              626707180                       # Simulator tick rate (ticks/s)
host_mem_usage                                 755592                       # Number of bytes of host memory used
host_seconds                                     0.57                       # Real time elapsed on the host
sim_insts                                   117870662                       # Number of instructions simulated
sim_ops                                     117870662                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst          704                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data          384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data         2432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total              6720                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks         5376                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total           5376                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst           48                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data           38                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                105                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks           84                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total                84                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst      1985481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data      1082990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst       360997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst      8663918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data      6858935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             18952320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst      1985481                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst       360997                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst      8663918                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        11010396                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks       15161856                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            15161856                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks       15161856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst      1985481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data      1082990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst       360997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst      8663918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data      6858935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            34114176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst          512                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data         2176                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data         1472                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.inst           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data        65984                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             70208                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus3.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total          576                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks        76416                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total          76416                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data           34                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data           23                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data         1031                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               1097                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks         1194                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              1194                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst      1443986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data      6136942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data      4151461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.inst       180498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data    186093735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            198006622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst      1443986                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus3.inst       180498                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total         1624485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      215514956                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           215514956                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      215514956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst      1443986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data      6136942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data      4151461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.inst       180498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data    186093735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           413521578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       576                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     164     47.67%     47.67% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.29%     47.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    179     52.03%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 344                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      164     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     163     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  328                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               138980500     91.89%     91.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.11%     92.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               12095000      8.00%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           151240000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.910615                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.953488                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.27%      0.27% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.25%      3.52% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.54%      4.07% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  325     88.08%     92.14% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.27%     92.41% # number of callpals executed
system.cpu0.kern.callpal::rti                      18      4.88%     97.29% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.44%     99.73% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.27%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   369                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          61998000     75.52%     75.52% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            20102000     24.48%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5023                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          496.415930                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              64916                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5023                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.923751                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    24.623002                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   471.792928                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.048092                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.921471                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.969562                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           130062                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          130062                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        30571                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          30571                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        25653                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         25653                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          514                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          514                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          570                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          570                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        56224                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           56224                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        56224                       # number of overall hits
system.cpu0.dcache.overall_hits::total          56224                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2867                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2867                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2194                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2194                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           98                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           98                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           41                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           41                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         5061                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5061                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         5061                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5061                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        33438                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        33438                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        27847                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        27847                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        61285                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        61285                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        61285                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        61285                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.085741                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.085741                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.078788                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.078788                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.160131                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.160131                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.067103                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.067103                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.082581                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.082581                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.082581                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.082581                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3268                       # number of writebacks
system.cpu0.dcache.writebacks::total             3268                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             2482                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.971964                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             338193                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2482                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           136.258259                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    26.619302                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   485.352661                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.051991                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.947954                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           334817                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          334817                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       163684                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         163684                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       163684                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          163684                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       163684                       # number of overall hits
system.cpu0.icache.overall_hits::total         163684                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         2483                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2483                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         2483                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2483                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         2483                       # number of overall misses
system.cpu0.icache.overall_misses::total         2483                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       166167                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       166167                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       166167                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       166167                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       166167                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       166167                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.014943                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014943                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.014943                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014943                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.014943                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014943                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         2482                       # number of writebacks
system.cpu0.icache.writebacks::total             2482                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       794                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      98     47.12%     47.12% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.44%     48.56% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    107     51.44%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 208                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       98     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.52%     51.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      97     48.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  198                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               351623500     98.38%     98.38% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 361000      0.10%     98.48% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                5425000      1.52%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           357409500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.906542                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.951923                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.35%      0.35% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     20.57%     20.92% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.77%     22.70% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  137     48.58%     71.28% # number of callpals executed
system.cpu1.kern.callpal::rdps                      1      0.35%     71.63% # number of callpals executed
system.cpu1.kern.callpal::rti                      69     24.47%     96.10% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      3.19%     99.29% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.71%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   282                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  4                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.250000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.701031                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          59104500      5.44%      5.44% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8186500      0.75%      6.20% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1018431500     93.80%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2113                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          457.274797                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              49017                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2113                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            23.197823                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    87.334762                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   369.940035                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.170576                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.722539                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.893115                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            78632                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           78632                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        22218                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          22218                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        12768                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         12768                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          438                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          438                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          453                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          453                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        34986                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           34986                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        34986                       # number of overall hits
system.cpu1.dcache.overall_hits::total          34986                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1572                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1572                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          681                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          681                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           39                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           23                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2253                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2253                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2253                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2253                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.066078                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.066078                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.050636                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.050636                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.081761                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.081761                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.048319                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.048319                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.060501                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.060501                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.060501                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.060501                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1008                       # number of writebacks
system.cpu1.dcache.writebacks::total             1008                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1268                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.803883                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              99894                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1268                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            78.780757                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   192.423790                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   319.380093                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.375828                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.623789                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999617                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          434                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           273001                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          273001                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       134597                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         134597                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       134597                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          134597                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       134597                       # number of overall hits
system.cpu1.icache.overall_hits::total         134597                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1269                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1269                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1269                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1269                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1269                       # number of overall misses
system.cpu1.icache.overall_misses::total         1269                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       135866                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       135866                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       135866                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       135866                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009340                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009340                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1268                       # number of writebacks
system.cpu1.icache.writebacks::total             1268                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               357146000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           357310500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                1                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          273.198517                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   272.049323                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     1.149195                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.531346                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.002245                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.533591                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          265                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          265                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.517578                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           52                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            1                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          127                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          127                       # number of overall hits
system.cpu2.dcache.overall_hits::total            127                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            2                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::total            5                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu2.dcache.writebacks::total                1                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1204                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     248     50.20%     50.20% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    245     49.60%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 494                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      246     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     245     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  492                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               551095000     98.32%     98.32% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 112000      0.02%     98.34% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                9321000      1.66%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           560528000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.991935                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.995951                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.53%      0.53% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.33%      9.86% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  393     69.19%     79.05% # number of callpals executed
system.cpu3.kern.callpal::rdps                      1      0.18%     79.23% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.18%     79.40% # number of callpals executed
system.cpu3.kern.callpal::rti                     100     17.61%     97.01% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.64%     99.65% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   568                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         510003000     87.10%     87.10% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            75503500     12.90%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            12775                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          489.432151                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             159032                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12775                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.448689                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   171.339940                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   318.092211                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.334648                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.621274                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.955922                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          455                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           355487                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          355487                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        75991                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          75991                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        79880                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         79880                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1158                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1158                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1134                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1134                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       155871                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          155871                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       155871                       # number of overall hits
system.cpu3.dcache.overall_hits::total         155871                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5868                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5868                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         6995                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6995                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          132                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          132                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          150                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          150                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12863                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12863                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12863                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12863                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.071684                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.071684                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.080518                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.080518                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.102326                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.102326                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.116822                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.116822                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.076232                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.076232                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.076232                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.076232                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8472                       # number of writebacks
system.cpu3.dcache.writebacks::total             8472                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4270                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.871209                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             253769                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4270                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            59.430679                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   205.433734                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   306.437475                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.401238                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.598511                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999748                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           906533                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          906533                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       446860                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         446860                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       446860                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          446860                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       446860                       # number of overall hits
system.cpu3.icache.overall_hits::total         446860                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4271                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4271                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4271                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4271                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4271                       # number of overall misses
system.cpu3.icache.overall_misses::total         4271                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       451131                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       451131                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       451131                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       451131                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009467                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009467                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4270                       # number of writebacks
system.cpu3.icache.writebacks::total             4270                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  10                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 10                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       80                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         22153                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        11326                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests         1302                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            2863                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         2837                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops           26                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadResp               8328                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                  5                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp                 5                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty         4276                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         3045                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             2333                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              157                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq             64                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             221                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              2718                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             2718                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq           3752                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq          4576                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side         7102                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side        15063                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side         3447                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side         6586                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                  32198                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side       295616                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side       532112                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side       139392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side       208408                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 1175528                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                             9494                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples             31522                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.181334                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.388090                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                   25840     81.97%     81.97% # Request fanout histogram
system.l2bus0.snoop_fanout::1                    5648     17.92%     99.89% # Request fanout histogram
system.l2bus0.snoop_fanout::2                      34      0.11%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus0.snoop_fanout::total               31522                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         34471                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        17158                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests         1271                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops             578                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops          557                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops           21                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp              10275                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                  5                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                 5                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty         8473                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         3421                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             3888                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              126                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            153                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             279                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              6871                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             6871                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq           4271                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq          6004                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.icache.mem_side::system.l2cache1.cpu_side        11963                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side        38658                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                  50642                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.icache.mem_side::system.l2cache1.cpu_side       492288                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side      1365984                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 1858600                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                             5124                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             39124                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.076015                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.267043                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   36171     92.45%     92.45% # Request fanout histogram
system.l2bus1.snoop_fanout::1                    2932      7.49%     99.95% # Request fanout histogram
system.l2bus1.snoop_fanout::2                      21      0.05%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               39124                       # Request fanout histogram
system.l2cache0.tags.replacements                1512                       # number of replacements
system.l2cache0.tags.tagsinuse           31365.350507                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                105126                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs                1512                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs               69.527778                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks 15036.538251                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.inst  5538.644229                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data  6864.725924                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst  1382.524233                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data  1452.195395                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst    17.195264                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data   741.130110                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst     2.600585                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data   329.796514                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.458879                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.inst     0.169026                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.209495                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.042191                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.044317                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.000525                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.022617                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.000079                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.010065                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.957195                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024        30917                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         8224                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3        15414                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4         7279                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.943512                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              171055                       # Number of tag accesses
system.l2cache0.tags.data_accesses             171055                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks         4276                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total         4276                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         3045                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         3045                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data            4                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total              4                       # number of UpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data         1847                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data          609                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total            2456                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst         2464                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst         1265                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total         3729                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data         1878                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data         1067                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         2945                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst         2464                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data         3725                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst         1265                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data         1676                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total               9130                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst         2464                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data         3725                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst         1265                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data         1676                       # number of overall hits
system.l2cache0.overall_hits::total              9130                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data          110                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data           24                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          134                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data           36                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data           14                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total           50                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data          234                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data           27                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total           261                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst           19                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst            4                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total           23                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data         1041                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data          491                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         1532                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data         1275                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst            4                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data          518                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total             1816                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data         1275                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst            4                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data          518                       # number of overall misses
system.l2cache0.overall_misses::total            1816                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks         4276                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total         4276                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         3045                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         3045                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data          110                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          138                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total           50                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data         2081                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data          636                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         2717                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst         2483                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst         1269                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total         3752                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data         2919                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data         1558                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total         4477                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst         2483                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data         5000                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst         1269                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data         2194                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total          10946                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst         2483                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data         5000                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst         1269                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data         2194                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total         10946                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.857143                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.971014                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.112446                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.042453                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.096062                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.007652                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.003152                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.006130                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.356629                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.315148                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.342193                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.007652                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.255000                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.003152                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.236098                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.165905                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.007652                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.255000                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.003152                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.236098                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.165905                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks            892                       # number of writebacks
system.l2cache0.writebacks::total                 892                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                 869                       # number of replacements
system.l2cache1.tags.tagsinuse           30149.722351                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                  6165                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                 869                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                7.094361                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks 15479.383523                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.inst  5478.687448                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.data  6034.226806                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.inst  1761.745767                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.data  1302.765558                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data     0.574415                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.inst    24.520467                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data    67.818368                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.472393                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.inst     0.167196                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.data     0.184150                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.inst     0.053764                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.data     0.039757                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.000018                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.inst     0.000748                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.002070                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.920097                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024        30577                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0          854                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         3246                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         5264                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3        15295                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4         5918                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.933136                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              274530                       # Number of tag accesses
system.l2cache1.tags.data_accesses             274530                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks         8473                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total         8473                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         3421                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         3421                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total              1                       # number of UpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus3.data         5149                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total            5149                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus3.inst         4222                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total         4222                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus2.data            1                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data         5556                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total         5557                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus2.data            1                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.inst         4222                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.data        10705                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total              14928                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus2.data            1                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.inst         4222                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.data        10705                       # number of overall hits
system.l2cache1.overall_hits::total             14928                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus2.data            2                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus3.data          123                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          125                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data          149                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total          151                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus3.data         1722                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          1722                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus3.inst           49                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total           49                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data          439                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total          440                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.inst           49                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data         2161                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total             2211                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.inst           49                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data         2161                       # number of overall misses
system.l2cache1.overall_misses::total            2211                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks         8473                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total         8473                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         3421                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         3421                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus3.data          124                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          126                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data          149                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total          151                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus3.data         6871                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         6871                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus3.inst         4271                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total         4271                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data         5995                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total         5997                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.data            2                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.inst         4271                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data        12866                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          17139                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data            2                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.inst         4271                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data        12866                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         17139                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus3.data     0.991935                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.992063                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus3.data     0.250619                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.250619                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus3.inst     0.011473                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.011473                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.073228                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.073370                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data     0.500000                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.inst     0.011473                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.167962                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.129004                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data     0.500000                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.inst     0.011473                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.167962                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.129004                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks            367                       # number of writebacks
system.l2cache1.writebacks::total                 367                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadResp              1763                       # Transaction distribution
system.membus0.trans_dist::WriteReq                10                       # Transaction distribution
system.membus0.trans_dist::WriteResp               10                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty          908                       # Transaction distribution
system.membus0.trans_dist::CleanEvict             655                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             184                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           175                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp            324                       # Transaction distribution
system.membus0.trans_dist::ReadExReq              247                       # Transaction distribution
system.membus0.trans_dist::ReadExResp             246                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq         1763                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port          517                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side         4906                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave           10                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total         5433                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port          842                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           10                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total          852                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                  6285                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port         8576                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       163392                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total       172008                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        14720                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total        14760                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                 186768                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                            8206                       # Total snoops (count)
system.membus0.snoop_fanout::samples            11400                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.634035                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.481721                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                   4172     36.60%     36.60% # Request fanout histogram
system.membus0.snoop_fanout::3                   7228     63.40%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              11400                       # Request fanout histogram
system.membus1.trans_dist::ReadResp              1984                       # Transaction distribution
system.membus1.trans_dist::WriteReq                 5                       # Transaction distribution
system.membus1.trans_dist::WriteResp                5                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty         1208                       # Transaction distribution
system.membus1.trans_dist::CleanEvict             534                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             461                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           180                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            624                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             1776                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            1775                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         1984                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port         4782                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side          964                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total         5746                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port         4790                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total         4790                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 10536                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port       138688                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        14760                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total       153448                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port       164480                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total       164480                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                 317928                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                             832                       # Total snoops (count)
system.membus1.snoop_fanout::samples             7142                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.105293                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.306952                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                   6390     89.47%     89.47% # Request fanout histogram
system.membus1.snoop_fanout::2                    752     10.53%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total               7142                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements         2239                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    13.980525                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs           70                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs         2239                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.031264                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     8.686934                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.015103                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     1.842198                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.012531                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     3.423759                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.542933                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.000944                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.115137                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.000783                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.213985                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.873783                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses        26505                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses        26505                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks          824                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total          824                       # number of WritebackDirty hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data          121                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data           22                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          143                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data           15                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data            9                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           24                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data          214                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data           20                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total          234                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst            8                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data         1004                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst            2                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data          481                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         1495                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst            8                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data         1218                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst            2                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data          501                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         1729                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst            8                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data         1218                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst            2                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data          501                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         1729                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks          824                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total          824                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data          121                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data           22                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          143                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           24                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data          214                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data           20                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total          234                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst            8                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data         1004                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data          481                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         1495                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst            8                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data         1218                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data          501                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         1729                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst            8                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data         1218                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data          501                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         1729                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks          831                       # number of writebacks
system.numa_caches_downward0.writebacks::total          831                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements          107                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    13.904048                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           98                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs          107                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.915888                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     2.406725                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu3.inst     2.940465                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu3.data     0.122288                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.inst     6.314695                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     2.119876                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.150420                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu3.inst     0.183779                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu3.data     0.007643                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.inst     0.394668                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.132492                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.869003                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses         5166                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses         5166                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks           14                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total           14                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus3.data           10                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total           10                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data          109                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total          109                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus3.data            6                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total            6                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.inst           48                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.data          162                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total          210                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus3.inst           48                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.data          168                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total          216                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus3.inst           48                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.data          168                       # number of overall misses
system.numa_caches_downward1.overall_misses::total          216                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks           14                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total           14                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus3.data           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data          109                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total          109                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus3.data            6                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total            6                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.inst           48                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.data          162                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total          210                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus3.inst           48                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.data          168                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total          216                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.inst           48                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.data          168                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total          216                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks           17                       # number of writebacks
system.numa_caches_downward1.writebacks::total           17                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements          107                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    13.459286                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs          101                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs          107                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.943925                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     1.560436                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu3.inst     3.332210                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu3.data     0.122288                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.inst     6.490659                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     1.953694                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.097527                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu3.inst     0.208263                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu3.data     0.007643                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.inst     0.405666                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.122106                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.841205                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses         5191                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses         5191                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks           17                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total           17                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus3.data            2                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total            2                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus3.data            2                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total            2                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus3.data            2                       # number of overall hits
system.numa_caches_upward0.overall_hits::total            2                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data           10                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total           10                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data          109                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total          109                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus3.data            6                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total            6                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.inst           48                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data          160                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total          208                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus3.inst           48                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data          166                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total          214                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus3.inst           48                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data          166                       # number of overall misses
system.numa_caches_upward0.overall_misses::total          214                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks           17                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total           17                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data          109                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total          109                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus3.data            6                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total            6                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.inst           48                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data          162                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total          210                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus3.inst           48                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.data          168                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total          216                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.inst           48                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data          168                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total          216                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.987654                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.990476                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data     0.988095                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.990741                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data     0.988095                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.990741                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks           16                       # number of writebacks
system.numa_caches_upward0.writebacks::total           16                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements         2250                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    13.404093                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs           67                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs         2250                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.029778                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     6.846985                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     0.013062                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     1.910591                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.012402                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     4.621052                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.427937                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.000816                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.119412                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.000775                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.288816                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.837756                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses        26568                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses        26568                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks          831                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total          831                       # number of WritebackDirty hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data          121                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data           22                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          143                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data           15                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data            9                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           24                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data          214                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data           20                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total          234                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst            8                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data         1004                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst            2                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data          481                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         1495                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst            8                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data         1218                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst            2                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data          501                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total         1729                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst            8                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data         1218                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst            2                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data          501                       # number of overall misses
system.numa_caches_upward1.overall_misses::total         1729                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks          831                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total          831                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data          121                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data           22                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          143                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           24                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data          214                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data           20                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total          234                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst            8                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data         1004                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data          481                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         1495                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst            8                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data         1218                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data          501                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total         1729                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst            8                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data         1218                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data          501                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total         1729                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks          841                       # number of writebacks
system.numa_caches_upward1.writebacks::total          841                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               33936                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses            8141                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              28440                       # DTB write hits
system.switch_cpus0.dtb.write_misses               15                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           4596                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               62376                       # DTB hits
system.switch_cpus0.dtb.data_misses               105                       # DTB misses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           12737                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              43649                       # ITB hits
system.switch_cpus0.itb.fetch_misses               94                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          43743                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  301786                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             166055                       # Number of instructions committed
system.switch_cpus0.committedOps               166055                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       160248                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           246                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               4115                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        17165                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              160248                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  246                       # number of float instructions
system.switch_cpus0.num_int_register_reads       221002                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       112999                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                62640                       # number of memory refs
system.switch_cpus0.num_load_insts              34140                       # Number of load instructions
system.switch_cpus0.num_store_insts             28500                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      231032.165513                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      70753.834487                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.234450                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.765550                       # Percentage of idle cycles
system.switch_cpus0.Branches                    22563                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         2862      1.72%      1.72% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            96001     57.77%     59.50% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             157      0.09%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             31      0.02%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.61% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           35100     21.12%     80.73% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          28780     17.32%     98.05% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3236      1.95%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            166167                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               23721                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              13820                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               37541                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              23252                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          23377                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4522809596                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             135481                       # Number of instructions committed
system.switch_cpus1.committedOps               135481                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       130166                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               2695                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        16016                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              130166                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_int_register_reads       172842                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        99144                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                38649                       # number of memory refs
system.switch_cpus1.num_load_insts              24605                       # Number of load instructions
system.switch_cpus1.num_store_insts             14044                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3655497903.072966                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      867311692.927034                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.191764                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.808236                       # Percentage of idle cycles
system.switch_cpus1.Branches                    19745                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         2816      2.07%      2.07% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            86816     63.90%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::IntMult              87      0.06%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           25655     18.88%     84.94% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          14054     10.34%     95.28% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6410      4.72%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            135866                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4522809482                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4520456071.013646                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2353410.986354                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000520                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999480                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               82681                       # DTB read hits
system.switch_cpus3.dtb.read_misses               372                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              88100                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              170781                       # DTB hits
system.switch_cpus3.dtb.data_misses               478                       # DTB misses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             161857                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         162009                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4523216675                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             450648                       # Number of instructions committed
system.switch_cpus3.committedOps               450648                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       433704                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               8515                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        46908                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              433704                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_int_register_reads       624037                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       294555                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               171895                       # number of memory refs
system.switch_cpus3.num_load_insts              83521                       # Number of load instructions
system.switch_cpus3.num_store_insts             88374                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1644767788.707032                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2878448886.292968                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.636372                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.363628                       # Percentage of idle cycles
system.switch_cpus3.Branches                    58289                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         9711      2.15%      2.15% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           256300     56.81%     58.97% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             512      0.11%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85781     19.01%     78.40% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          88441     19.60%     98.01% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          8987      1.99%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            451131                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           1705                       # Transaction distribution
system.system_bus.trans_dist::WriteReq              5                       # Transaction distribution
system.system_bus.trans_dist::WriteResp             5                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty          848                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict          542                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          165                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          138                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          286                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq           241                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp          240                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         1705                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side         4913                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total         4913                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side          967                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total          967                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total               5880                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side       163840                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        14952                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total        14952                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total              178792                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                         6692                       # Total snoops (count)
system.system_bus.snoop_fanout::samples          9278                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.607243                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.488390                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1                3644     39.28%     39.28% # Request fanout histogram
system.system_bus.snoop_fanout::2                5634     60.72%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total            9278                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.017010                       # Number of seconds simulated
sim_ticks                                 17009955000                       # Number of ticks simulated
final_tick                               2278974817500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                6790595                       # Simulator instruction rate (inst/s)
host_op_rate                                  6790588                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              759760779                       # Simulator tick rate (ticks/s)
host_mem_usage                                 767912                       # Number of bytes of host memory used
host_seconds                                    22.39                       # Real time elapsed on the host
sim_insts                                   152031389                       # Number of instructions simulated
sim_ops                                     152031389                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst         1088                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data         1728                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst         1344                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data         1088                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst       267008                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data       942848                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst         7040                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data         2112                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           1224256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst         1344                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst       267008                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst         7040                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       276480                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks      2256448                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        2256448                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data           27                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data           17                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst         4172                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data        14732                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst          110                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data           33                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              19129                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks        35257                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             35257                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst        63963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data       101588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst        79013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data        63963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst     15697161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data     55429188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst       413875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data       124163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             71972912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst        63963                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst        79013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst     15697161                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst       413875                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        16254011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      132654554                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           132654554                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      132654554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst        63963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data       101588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst        79013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data        63963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst     15697161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data     55429188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst       413875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data       124163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           204627467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.data         2624                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data         3392                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst        73792                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data      9596608                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data        10368                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide      6516800                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          16205248                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst        73792                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        75456                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks     11790784                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       11790784                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.data           41                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data           53                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst         1153                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data       149947                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data          162                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide       101825                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             253207                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks       184231                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            184231                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.data       154263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst        97825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data       199413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst      4338166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data    564175978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data       609525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide      383116828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            952691997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst        97825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst      4338166                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total         4435991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      693169617                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           693169617                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      693169617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data       154263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst        97825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data       199413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst      4338166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data    564175978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data       609525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide     383116828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          1645861615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      19                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      1030                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     367     36.88%     36.88% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     72      7.24%     44.12% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     17      1.71%     45.83% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.10%     45.93% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    538     54.07%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 995                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      367     44.54%     44.54% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      72      8.74%     53.28% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      17      2.06%     55.34% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.12%     55.46% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     367     44.54%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  824                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             17164105500     99.69%     99.69% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                5400000      0.03%     99.73% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                 833000      0.00%     99.73% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.00%     99.73% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               46319000      0.27%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         17216822000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.682156                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.828141                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                  817     86.91%     86.91% # number of callpals executed
system.cpu0.kern.callpal::rdps                     35      3.72%     90.64% # number of callpals executed
system.cpu0.kern.callpal::rti                      88      9.36%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   940                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               90                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements              326                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          469.700234                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              17709                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              326                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            54.322086                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   469.700234                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.917383                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.917383                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          470                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          453                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.917969                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            90045                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           90045                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        27612                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          27612                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        15465                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         15465                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          608                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          608                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          516                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          516                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        43077                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           43077                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        43077                       # number of overall hits
system.cpu0.dcache.overall_hits::total          43077                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          356                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          356                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          152                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          152                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           36                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           36                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           53                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           53                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          508                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           508                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          508                       # number of overall misses
system.cpu0.dcache.overall_misses::total          508                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        27968                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        27968                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        15617                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        15617                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          644                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          644                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          569                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          569                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        43585                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        43585                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        43585                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        43585                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012729                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012729                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.009733                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.009733                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.055901                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.055901                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.093146                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.093146                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011655                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011655                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011655                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011655                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          165                       # number of writebacks
system.cpu0.dcache.writebacks::total              165                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              571                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              81748                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              571                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           143.166375                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          458                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           284331                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          284331                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       141309                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         141309                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       141309                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          141309                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       141309                       # number of overall hits
system.cpu0.icache.overall_hits::total         141309                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          571                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          571                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          571                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           571                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          571                       # number of overall misses
system.cpu0.icache.overall_misses::total          571                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       141880                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       141880                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       141880                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       141880                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       141880                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       141880                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.004025                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004025                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.004025                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004025                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.004025                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004025                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks          571                       # number of writebacks
system.cpu0.icache.writebacks::total              571                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      19                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      1037                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     268     38.45%     38.45% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     17      2.44%     40.89% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.14%     41.03% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    411     58.97%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 697                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      268     48.46%     48.46% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      17      3.07%     51.54% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.18%     51.72% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     267     48.28%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  553                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             16333157000     99.86%     99.86% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 833000      0.01%     99.86% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.00%     99.86% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               22165500      0.14%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         16356320000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.649635                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.793400                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.13%      0.13% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   14      1.89%      2.02% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.27%      2.29% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  641     86.50%     88.80% # number of callpals executed
system.cpu1.kern.callpal::rdps                     34      4.59%     93.39% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.13%     93.52% # number of callpals executed
system.cpu1.kern.callpal::rti                      38      5.13%     98.65% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      1.21%     99.87% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.13%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   741                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               34                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 19                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 21                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.617647                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.052632                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.575342                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          65221000     43.51%     43.51% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            84678000     56.49%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             5406                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          492.141695                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             106765                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5406                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            19.749353                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   492.141695                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.961214                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.961214                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          475                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           247877                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          247877                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        67331                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          67331                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        46878                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         46878                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          589                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          589                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          634                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          634                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       114209                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          114209                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       114209                       # number of overall hits
system.cpu1.dcache.overall_hits::total         114209                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         3248                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3248                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2321                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2321                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          114                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          114                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           65                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           65                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         5569                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          5569                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         5569                       # number of overall misses
system.cpu1.dcache.overall_misses::total         5569                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        70579                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        70579                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        49199                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        49199                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          703                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          703                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          699                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          699                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       119778                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       119778                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       119778                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       119778                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.046019                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.046019                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.047176                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.047176                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.162162                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.162162                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.092990                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.092990                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.046494                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.046494                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.046494                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.046494                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3418                       # number of writebacks
system.cpu1.dcache.writebacks::total             3418                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2966                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999125                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             502849                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2966                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           169.537761                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.004957                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.994168                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.000010                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999989                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           667440                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          667440                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       329268                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         329268                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       329268                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          329268                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       329268                       # number of overall hits
system.cpu1.icache.overall_hits::total         329268                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2968                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2968                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2968                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2968                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2968                       # number of overall misses
system.cpu1.icache.overall_misses::total         2968                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       332236                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       332236                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       332236                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       332236                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       332236                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       332236                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.008933                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.008933                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.008933                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.008933                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.008933                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.008933                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         2966                       # number of writebacks
system.cpu1.icache.writebacks::total             2966                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     410                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     61692                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    6510     40.31%     40.31% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    119      0.74%     41.05% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     17      0.11%     41.16% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.01%     41.16% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   9501     58.84%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               16148                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     6139     49.45%     49.45% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     119      0.96%     50.41% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      17      0.14%     50.55% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.01%     50.56% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    6138     49.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                12414                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             16086105000     93.43%     93.43% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                8508500      0.05%     93.48% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                 833000      0.00%     93.49% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 112000      0.00%     93.49% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             1121332500      6.51%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         17216891000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.943011                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.646037                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.768764                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                       397     88.03%     88.03% # number of syscalls executed
system.cpu2.kern.syscall::4                         3      0.67%     88.69% # number of syscalls executed
system.cpu2.kern.syscall::6                         6      1.33%     90.02% # number of syscalls executed
system.cpu2.kern.syscall::17                       17      3.77%     93.79% # number of syscalls executed
system.cpu2.kern.syscall::45                        6      1.33%     95.12% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      0.22%     95.34% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.22%     95.57% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      0.22%     95.79% # number of syscalls executed
system.cpu2.kern.syscall::71                       10      2.22%     98.00% # number of syscalls executed
system.cpu2.kern.syscall::73                        5      1.11%     99.11% # number of syscalls executed
system.cpu2.kern.syscall::144                       2      0.44%     99.56% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      0.22%     99.78% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      0.22%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   451                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.01%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  347      0.63%      0.64% # number of callpals executed
system.cpu2.kern.callpal::tbi                       9      0.02%      0.66% # number of callpals executed
system.cpu2.kern.callpal::swpipl                14487     26.41%     27.07% # number of callpals executed
system.cpu2.kern.callpal::rdps                    628      1.15%     28.22% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%     28.22% # number of callpals executed
system.cpu2.kern.callpal::rti                    1524      2.78%     31.00% # number of callpals executed
system.cpu2.kern.callpal::callsys                 475      0.87%     31.86% # number of callpals executed
system.cpu2.kern.callpal::imb                       3      0.01%     31.87% # number of callpals executed
system.cpu2.kern.callpal::rdunique              37367     68.13%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 54846                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             1870                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               1038                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               1037                      
system.cpu2.kern.mode_good::user                 1038                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.554545                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.713549                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        6906790000     38.38%     38.38% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         11088751000     61.62%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     347                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements           316396                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          510.205720                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            8804387                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           316396                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            27.827112                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     2.157542                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   508.048178                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.004214                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.992282                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.996496                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          181                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          242                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         18631282                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        18631282                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      4721204                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4721204                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      3908967                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3908967                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       103076                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       103076                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       106741                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       106741                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      8630171                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8630171                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      8630171                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8630171                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       185805                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       185805                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       127321                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       127321                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         3928                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3928                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          203                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          203                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       313126                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        313126                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       313126                       # number of overall misses
system.cpu2.dcache.overall_misses::total       313126                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      4907009                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4907009                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4036288                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4036288                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       107004                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       107004                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       106944                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       106944                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      8943297                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      8943297                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      8943297                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      8943297                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.037865                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.037865                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.031544                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.031544                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.036709                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.036709                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.001898                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001898                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.035012                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.035012                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.035012                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.035012                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       192531                       # number of writebacks
system.cpu2.dcache.writebacks::total           192531                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           214566                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           32674231                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           214566                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           152.280562                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     4.035692                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   507.964308                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.007882                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.992118                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          312                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          156                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         65967866                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        65967866                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     32662084                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       32662084                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     32662084                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        32662084                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     32662084                       # number of overall hits
system.cpu2.icache.overall_hits::total       32662084                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       214566                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       214566                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       214566                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        214566                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       214566                       # number of overall misses
system.cpu2.icache.overall_misses::total       214566                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     32876650                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     32876650                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     32876650                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     32876650                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     32876650                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     32876650                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.006526                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006526                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.006526                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006526                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.006526                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006526                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks       214566                       # number of writebacks
system.cpu2.icache.writebacks::total           214566                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      22                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       485                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     144     32.51%     32.51% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     17      3.84%     36.34% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.68%     37.02% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    279     62.98%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 443                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      144     46.91%     46.91% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      17      5.54%     52.44% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.98%     53.42% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     143     46.58%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  307                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             16547751500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                 833000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 351500      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               14022000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         16562958000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.512545                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.693002                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      0.65%      0.65% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  405     87.28%     87.93% # number of callpals executed
system.cpu3.kern.callpal::rdps                     37      7.97%     95.91% # number of callpals executed
system.cpu3.kern.callpal::rti                      19      4.09%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   464                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel               22                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements              712                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          443.721759                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               4476                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              712                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             6.286517                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   443.721759                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.866644                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.866644                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          434                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            37549                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           37549                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        10222                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          10222                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data         6817                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          6817                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           96                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           96                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           84                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           84                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        17039                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           17039                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        17039                       # number of overall hits
system.cpu3.dcache.overall_hits::total          17039                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          677                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          677                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          319                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          319                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           39                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           39                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           39                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data          996                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           996                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data          996                       # number of overall misses
system.cpu3.dcache.overall_misses::total          996                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        10899                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        10899                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data         7136                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         7136                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          135                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          135                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          123                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          123                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        18035                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        18035                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        18035                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        18035                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.062116                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.062116                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.044703                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.044703                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.288889                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.288889                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.317073                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.317073                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.055226                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.055226                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.055226                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.055226                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          368                       # number of writebacks
system.cpu3.dcache.writebacks::total              368                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1164                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              64380                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1164                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            55.309278                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          496                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           108328                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          108328                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        52418                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          52418                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        52418                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           52418                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        52418                       # number of overall hits
system.cpu3.icache.overall_hits::total          52418                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1164                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1164                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1164                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1164                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1164                       # number of overall misses
system.cpu3.icache.overall_misses::total         1164                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        53582                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        53582                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        53582                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        53582                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        53582                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        53582                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.021724                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.021724                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.021724                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.021724                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.021724                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.021724                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         1164                       # number of writebacks
system.cpu3.icache.writebacks::total             1164                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                1014                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  8372224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       1030                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1956                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1956                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133246                       # Transaction distribution
system.iobus.trans_dist::WriteResp             133246                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1014                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          574                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          726                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         8178                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  270404                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4056                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          791                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          363                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9031                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8383631                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements               131113                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               131113                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1180017                       # Number of tag accesses
system.iocache.tags.data_accesses             1180017                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          297                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              297                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       130816                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          297                       # number of demand (read+write) misses
system.iocache.demand_misses::total               297                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          297                       # number of overall misses
system.iocache.overall_misses::total              297                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            297                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          297                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             297                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          297                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            297                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          130816                       # number of writebacks
system.iocache.writebacks::total               130816                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         19153                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests         9950                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests         1062                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            3631                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         3034                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops          597                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 431                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp               7724                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                325                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp               325                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty         3583                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         2881                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             1826                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              261                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq            118                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             379                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              2212                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             2212                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq           3539                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq          3754                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side         1480                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side         2944                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side         8479                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side        16667                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                  29570                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side        58176                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side        41167                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side       352704                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side       571992                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 1024039                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                           816145                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples            835717                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.007962                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.096591                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                  829661     99.28%     99.28% # Request fanout histogram
system.l2bus0.snoop_fanout::1                    5458      0.65%     99.93% # Request fanout histogram
system.l2bus0.snoop_fanout::2                     598      0.07%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus0.snoop_fanout::total              835717                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests       1066899                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests       533006                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests        60323                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops           24104                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops        22737                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops         1367                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadReq                1228                       # Transaction distribution
system.l2bus1.trans_dist::ReadResp             407407                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq               2105                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp              2105                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty       192899                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean       178068                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict           101751                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              334                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            242                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             576                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq            127306                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp           127306                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq         215730                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq        190449                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.icache.mem_side::system.l2cache1.cpu_side       606319                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side       935117                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.icache.mem_side::system.l2cache1.cpu_side         3209                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side         2861                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                1547506                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.icache.mem_side::system.l2cache1.cpu_side     25072192                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side     32603508                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.icache.mem_side::system.l2cache1.cpu_side       130880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side        85356                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                57891936                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                           474745                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples           1544478                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.094343                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.295327                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                 1400138     90.65%     90.65% # Request fanout histogram
system.l2bus1.snoop_fanout::1                  142969      9.26%     99.91% # Request fanout histogram
system.l2bus1.snoop_fanout::2                    1371      0.09%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus1.snoop_fanout::total             1544478                       # Request fanout histogram
system.l2cache0.tags.replacements                1112                       # number of replacements
system.l2cache0.tags.tagsinuse           30747.772238                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                 85488                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs                1112                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs               76.877698                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks 16331.568276                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.inst  4811.034219                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data  5836.307940                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst  1181.362758                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data  1030.881542                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst    31.031395                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data   274.256657                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst    82.716967                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data  1168.612483                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.498400                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.inst     0.146821                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.178110                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.036052                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.031460                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.000947                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.008370                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.002524                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.035663                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.938348                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024        30694                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4        30687                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.936707                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              148756                       # Number of tag accesses
system.l2cache0.tags.data_accesses             148756                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks         3583                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total         3583                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         2881                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         2881                       # number of WritebackClean hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data           25                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data         1864                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total            1889                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst          554                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst         2921                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total         3475                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data          270                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data         2341                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         2611                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst          554                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data          295                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst         2921                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data         4205                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total               7975                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst          554                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data          295                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst         2921                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data         4205                       # number of overall hits
system.l2cache0.overall_hits::total              7975                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data           93                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data          163                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          256                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data           50                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data           58                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total          108                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data           27                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data          291                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total           318                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst           17                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst           47                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total           64                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data           98                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data          976                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         1074                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data          125                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst           47                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data         1267                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total             1456                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data          125                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst           47                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data         1267                       # number of overall misses
system.l2cache0.overall_misses::total            1456                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks         3583                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total         3583                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         2881                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         2881                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data           93                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data          163                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          256                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data           51                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data           58                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total          109                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data         2155                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         2207                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst          571                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst         2968                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total         3539                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data          368                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data         3317                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total         3685                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst          571                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data          420                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst         2968                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data         5472                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total           9431                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst          571                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data          420                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst         2968                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data         5472                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total          9431                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data     0.980392                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.990826                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.519231                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.135035                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.144087                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.029772                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.015836                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.018084                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.266304                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.294242                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.291452                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.029772                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.297619                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.015836                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.231542                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.154384                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.029772                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.297619                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.015836                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.231542                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.154384                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks            588                       # number of writebacks
system.l2cache0.writebacks::total                 588                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements              167725                       # number of replacements
system.l2cache1.tags.tagsinuse           32472.559395                       # Cycle average of tags in use
system.l2cache1.tags.total_refs               1420570                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs              167725                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                8.469638                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks 17552.996024                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.inst  1067.881422                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.data   620.989523                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.inst   267.937900                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.data   110.761175                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.inst  1250.994368                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data 11464.894102                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.inst    37.236597                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data    98.868284                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.535675                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.inst     0.032589                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.data     0.018951                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.inst     0.008177                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.data     0.003380                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.inst     0.038177                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.349881                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.inst     0.001136                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.003017                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.990984                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024        32600                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0          372                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1          320                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         2330                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3        27925                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4         1653                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.994873                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses             8346970                       # Number of tag accesses
system.l2cache1.tags.data_accesses            8346970                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks       192899                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total       192899                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks       178068                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total       178068                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus2.data            3                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total              4                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus2.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus2.data        36902                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus3.data           57                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total           36959                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus2.inst       209206                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus3.inst         1054                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total       210260                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus2.data       113378                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data          462                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total       113840                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus2.inst       209206                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus2.data       150280                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.inst         1054                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.data          519                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total             361059                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus2.inst       209206                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus2.data       150280                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.inst         1054                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.data          519                       # number of overall hits
system.l2cache1.overall_hits::total            361059                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus2.data          202                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus3.data           42                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          244                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data          185                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data           27                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total          212                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus2.data        90119                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus3.data          174                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total         90293                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus2.inst         5360                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus3.inst          110                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         5470                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data        75752                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data          191                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total        75943                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.inst         5360                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus2.data       165871                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.inst          110                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data          365                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total           171706                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.inst         5360                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus2.data       165871                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.inst          110                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data          365                       # number of overall misses
system.l2cache1.overall_misses::total          171706                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks       192899                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total       192899                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks       178068                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total       178068                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus2.data          205                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus3.data           43                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          248                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data          186                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total          213                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus2.data       127021                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus3.data          231                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total       127252                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus2.inst       214566                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus3.inst         1164                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total       215730                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data       189130                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data          653                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total       189783                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.inst       214566                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus2.data       316151                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.inst         1164                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data          884                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total         532765                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.inst       214566                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data       316151                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.inst         1164                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data          884                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total        532765                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus2.data     0.985366                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus3.data     0.976744                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.983871                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data     0.994624                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.995305                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus2.data     0.709481                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus3.data     0.753247                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.709561                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus2.inst     0.024981                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus3.inst     0.094502                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.025356                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data     0.400529                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.292496                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.400157                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.inst     0.024981                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data     0.524658                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.inst     0.094502                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.412896                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.322292                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.inst     0.024981                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data     0.524658                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.inst     0.094502                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.412896                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.322292                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks          88081                       # number of writebacks
system.l2cache1.writebacks::total               88081                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq               1659                       # Transaction distribution
system.membus0.trans_dist::ReadResp             15861                       # Transaction distribution
system.membus0.trans_dist::WriteReq              2430                       # Transaction distribution
system.membus0.trans_dist::WriteResp             2430                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty       139189                       # Transaction distribution
system.membus0.trans_dist::CleanEvict           10118                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             383                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           306                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp            636                       # Transaction distribution
system.membus0.trans_dist::ReadExReq             6947                       # Transaction distribution
system.membus0.trans_dist::ReadExResp            6939                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq        14202                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq       130816                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp       130816                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port          999                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side         3639                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         1512                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total         6150                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        56577                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave         6666                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        63243                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port        82368                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side       310971                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total       393339                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                462732                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port        13312                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       116224                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave         2023                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total       131559                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port      1740352                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave         7008                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total      1747360                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port      1757184                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side      6634048                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total      8391232                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total               10270151                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                          507880                       # Total snoops (count)
system.membus0.snoop_fanout::samples           818399                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.619314                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.485556                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                 311553     38.07%     38.07% # Request fanout histogram
system.membus0.snoop_fanout::3                 506846     61.93%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total             818399                       # Request fanout histogram
system.membus1.trans_dist::ReadReq               1228                       # Transaction distribution
system.membus1.trans_dist::ReadResp             83882                       # Transaction distribution
system.membus1.trans_dist::WriteReq              2105                       # Transaction distribution
system.membus1.trans_dist::WriteResp             2105                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty       192016                       # Transaction distribution
system.membus1.trans_dist::CleanEvict           73962                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             636                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           262                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            780                       # Transaction distribution
system.membus1.trans_dist::ReadExReq           193820                       # Transaction distribution
system.membus1.trans_dist::ReadExResp          193766                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq        82654                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port       444442                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        68635                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total       513077                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port       314139                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total       314139                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                827216                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port     14875392                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side      1747936                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total     16623328                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port     13363584                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total     13363584                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total               29986912                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           97242                       # Total snoops (count)
system.membus1.snoop_fanout::samples           648914                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.149595                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.356674                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                 551840     85.04%     85.04% # Request fanout histogram
system.membus1.snoop_fanout::2                  97074     14.96%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total             648914                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements       105040                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.982682                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs          193                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs       105040                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.001837                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    15.775629                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.039220                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.009158                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     0.093955                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::tsunami.ide     0.064721                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.985977                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.002451                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.000572                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.005872                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::tsunami.ide     0.004045                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.998918                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1023           14                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_blocks::1024            1                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1023::1           14                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1023     0.875000                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses      1781755                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses      1781755                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks       103932                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total       103932                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus1.data            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::tsunami.ide           29                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total           29                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus1.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::tsunami.ide           29                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total           30                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus1.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::tsunami.ide           29                       # number of overall hits
system.numa_caches_downward0.overall_hits::total           30                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data            5                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data          142                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          147                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data            5                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data           15                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           20                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data            9                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data          261                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total          270                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data           46                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst           26                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data          901                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::tsunami.ide          268                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         1241                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide       103360                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total       103360                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data           55                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst           26                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data         1162                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::tsunami.ide          268                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         1511                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data           55                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst           26                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data         1162                       # number of overall misses
system.numa_caches_downward0.overall_misses::tsunami.ide          268                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         1511                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks       103932                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total       103932                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data          142                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          147                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           20                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data            9                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data          262                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total          271                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data           46                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst           26                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data          901                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::tsunami.ide          297                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         1270                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide       103360                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total       103360                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.data           55                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst           26                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data         1163                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::tsunami.ide          297                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         1541                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data           55                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst           26                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data         1163                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::tsunami.ide          297                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         1541                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data     0.996183                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.996310                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::tsunami.ide     0.902357                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.977165                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data     0.999140                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::tsunami.ide     0.902357                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.980532                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data     0.999140                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::tsunami.ide     0.902357                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.980532                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks       103933                       # number of writebacks
system.numa_caches_downward0.writebacks::total       103933                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements        20344                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    14.718797                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs          180                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs        20344                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.008848                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     3.801300                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.inst     4.493055                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.data     4.995876                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.inst     0.692025                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     0.736541                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.237581                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.inst     0.280816                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.data     0.312242                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.inst     0.043252                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.046034                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.919925                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses       365260                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses       365260                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks         7785                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total         7785                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus2.data            6                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total            6                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus2.data            6                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total            6                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus2.data            6                       # number of overall hits
system.numa_caches_downward1.overall_hits::total            6                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus2.data           48                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus3.data           35                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total           83                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus2.data          145                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data           24                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total          169                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus2.data         6634                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus3.data            7                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total         6641                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.inst         4172                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.data         8380                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.inst          110                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.data          108                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total        12770                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus2.inst         4172                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus2.data        15014                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.inst          110                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.data          115                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total        19411                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus2.inst         4172                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus2.data        15014                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.inst          110                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.data          115                       # number of overall misses
system.numa_caches_downward1.overall_misses::total        19411                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks         7785                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total         7785                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus2.data           48                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus3.data           35                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total           83                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus2.data          145                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total          169                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus2.data         6634                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus3.data            7                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total         6641                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.inst         4172                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.data         8386                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.inst          110                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.data          108                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total        12776                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus2.inst         4172                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus2.data        15020                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.inst          110                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.data          115                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total        19417                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.inst         4172                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.data        15020                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.inst          110                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.data          115                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total        19417                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.999285                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.999530                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.data     0.999601                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999691                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.data     0.999601                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999691                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks         7784                       # number of writebacks
system.numa_caches_downward1.writebacks::total         7784                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements        20343                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    14.720720                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs          173                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs        20343                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.008504                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     4.441654                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.inst     4.111848                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.data     4.713979                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.inst     0.716445                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     0.736793                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.277603                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.inst     0.256991                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.data     0.294624                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.inst     0.044778                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.046050                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.920045                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses       365200                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses       365200                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks         7784                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total         7784                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus2.data            3                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total            3                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus2.data            3                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total            3                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus2.data            3                       # number of overall hits
system.numa_caches_upward0.overall_hits::total            3                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus2.data           48                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data           35                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total           83                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus2.data          145                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data           24                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total          169                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus2.data         6634                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus3.data            7                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total         6641                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.inst         4172                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.data         8377                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.inst          110                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data          108                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total        12767                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus2.inst         4172                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus2.data        15011                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.inst          110                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data          115                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total        19408                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus2.inst         4172                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus2.data        15011                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.inst          110                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data          115                       # number of overall misses
system.numa_caches_upward0.overall_misses::total        19408                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks         7784                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total         7784                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus2.data           48                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data           35                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total           83                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus2.data          145                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total          169                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus2.data         6634                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus3.data            7                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total         6641                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.inst         4172                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.data         8380                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.inst          110                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data          108                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total        12770                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus2.inst         4172                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus2.data        15014                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.inst          110                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.data          115                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total        19411                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.inst         4172                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.data        15014                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.inst          110                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data          115                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total        19411                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.999642                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.999765                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.data     0.999800                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.999845                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.data     0.999800                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.999845                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks         7785                       # number of writebacks
system.numa_caches_upward0.writebacks::total         7785                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements       105046                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.980448                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs           91                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs       105046                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.000866                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks    15.764061                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     0.051031                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.009500                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     0.092318                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::tsunami.ide     0.063539                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.985254                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.003189                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.000594                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.005770                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::tsunami.ide     0.003971                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.998778                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1023           14                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_blocks::1024            1                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1023::0            2                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1023::1           12                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1023     0.875000                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses      1884340                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses      1884340                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks       103933                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total       103933                       # number of WritebackDirty hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data            5                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data          142                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          147                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data            5                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data           15                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           20                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data            9                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data          261                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide       103360                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total       103630                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data           46                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst           26                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data          901                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::tsunami.ide          268                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         1241                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data           55                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst           26                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data         1162                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide       103628                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total       104871                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data           55                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst           26                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data         1162                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide       103628                       # number of overall misses
system.numa_caches_upward1.overall_misses::total       104871                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks       103933                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total       103933                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data          142                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          147                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           20                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data            9                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data          261                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide       103360                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total       103630                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data           46                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst           26                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data          901                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::tsunami.ide          268                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         1241                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.data           55                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst           26                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data         1162                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide       103628                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total       104871                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data           55                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst           26                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data         1162                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide       103628                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total       104871                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks       103935                       # number of writebacks
system.numa_caches_upward1.writebacks::total       103935                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               28899                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              16565                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               45464                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              15998                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          15998                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                34433805                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             141880                       # Number of instructions committed
system.switch_cpus0.committedOps               141880                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       136192                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              10898                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts         9591                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              136192                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads       177028                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       106117                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                45626                       # number of memory refs
system.switch_cpus0.num_load_insts              29043                       # Number of load instructions
system.switch_cpus0.num_store_insts             16583                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      34290219.092633                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      143585.907367                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.004170                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.995830                       # Percentage of idle cycles
system.switch_cpus0.Branches                    22638                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass          600      0.42%      0.42% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            88763     62.56%     62.98% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             213      0.15%     63.14% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     63.14% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     63.14% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     63.14% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     63.14% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     63.14% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     63.14% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     63.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     63.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     63.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     63.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     63.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     63.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     63.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     63.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     63.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     63.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     63.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     63.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     63.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     63.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     63.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     63.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     63.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     63.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     63.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     63.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     63.14% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           30899     21.78%     84.91% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          16617     11.71%     96.63% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          4788      3.37%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            141880                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               71152                       # DTB read hits
system.switch_cpus1.dtb.read_misses               129                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           37718                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              49897                       # DTB write hits
system.switch_cpus1.dtb.write_misses               18                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          21980                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              121049                       # DTB hits
system.switch_cpus1.dtb.data_misses               147                       # DTB misses
system.switch_cpus1.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           59698                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             177504                       # ITB hits
system.switch_cpus1.itb.fetch_misses              121                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         177625                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                32712211                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             332079                       # Number of instructions committed
system.switch_cpus1.committedOps               332079                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       321245                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           373                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               9147                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        34923                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              321245                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  373                       # number of float instructions
system.switch_cpus1.num_int_register_reads       439301                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       232559                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          208                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               121397                       # number of memory refs
system.switch_cpus1.num_load_insts              71411                       # Number of load instructions
system.switch_cpus1.num_store_insts             49986                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      32392646.853861                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      319564.146139                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.009769                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.990231                       # Percentage of idle cycles
system.switch_cpus1.Branches                    47015                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         5648      1.70%      1.70% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           198028     59.60%     61.30% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             267      0.08%     61.38% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     61.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             46      0.01%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     61.40% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           72563     21.84%     83.24% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          50267     15.13%     98.37% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          5414      1.63%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            332236                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits             4974753                       # DTB read hits
system.switch_cpus2.dtb.read_misses              3743                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses         3250443                       # DTB read accesses
system.switch_cpus2.dtb.write_hits            4145765                       # DTB write hits
system.switch_cpus2.dtb.write_misses              963                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses        2773658                       # DTB write accesses
system.switch_cpus2.dtb.data_hits             9120518                       # DTB hits
system.switch_cpus2.dtb.data_misses              4706                       # DTB misses
system.switch_cpus2.dtb.data_acv                   24                       # DTB access violations
system.switch_cpus2.dtb.data_accesses         6024101                       # DTB accesses
system.switch_cpus2.itb.fetch_hits           22403701                       # ITB hits
system.switch_cpus2.itb.fetch_misses             1979                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses       22405680                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                34434219                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts           32871920                       # Number of instructions committed
system.switch_cpus2.committedOps             32871920                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses     28652895                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses       3851703                       # Number of float alu accesses
system.switch_cpus2.num_func_calls            1046123                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts      2950394                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts            28652895                       # number of integer instructions
system.switch_cpus2.num_fp_insts              3851703                       # number of float instructions
system.switch_cpus2.num_int_register_reads     41682421                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     20137106                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads      2564736                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes      2564220                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs              9166796                       # number of memory refs
system.switch_cpus2.num_load_insts            5018992                       # Number of load instructions
system.switch_cpus2.num_store_insts           4147804                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      1155554.133035                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      33278664.866965                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.966442                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.033558                       # Percentage of idle cycles
system.switch_cpus2.Branches                  4175107                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass      2321793      7.06%      7.06% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         18243173     55.49%     62.55% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          533422      1.62%     64.17% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     64.17% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd        1282192      3.90%     68.07% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp             48      0.00%     68.07% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt         767567      2.33%     70.41% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult            51      0.00%     70.41% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv         255850      0.78%     71.19% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     71.19% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     71.19% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     71.19% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     71.19% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     71.19% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     71.19% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     71.19% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     71.19% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     71.19% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     71.19% # Class of executed instruction
system.switch_cpus2.op_class::MemRead         5145881     15.65%     86.84% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        4150910     12.63%     99.47% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess        175763      0.53%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total          32876650                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               11021                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 2                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              22                       # DTB read accesses
system.switch_cpus3.dtb.write_hits               7290                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               18311                       # DTB hits
system.switch_cpus3.dtb.data_misses                 2                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              22                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               5458                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           5458                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                33125938                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts              53580                       # Number of instructions committed
system.switch_cpus3.committedOps                53580                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses        51507                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               2204                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts         4539                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts               51507                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_int_register_reads        70509                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes        38992                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                18358                       # number of memory refs
system.switch_cpus3.num_load_insts              11040                       # Number of load instructions
system.switch_cpus3.num_store_insts              7318                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      33073785.444653                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      52152.555347                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.001574                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.998426                       # Percentage of idle cycles
system.switch_cpus3.Branches                     7678                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass          367      0.68%      0.68% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            32449     60.56%     61.24% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             145      0.27%     61.52% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     61.52% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.02%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     61.54% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           11293     21.08%     82.61% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite           7324     13.67%     96.28% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          1993      3.72%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total             53582                       # Class of executed instruction
system.system_bus.trans_dist::ReadReq            1228                       # Transaction distribution
system.system_bus.trans_dist::ReadResp          15239                       # Transaction distribution
system.system_bus.trans_dist::WriteReq           2105                       # Transaction distribution
system.system_bus.trans_dist::WriteResp          2105                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty       111717                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict        15275                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          251                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          210                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          419                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq        110274                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp       110271                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq        14011                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side       314483                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total       314483                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        68622                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        68622                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total             383105                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side     13363456                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total     13363456                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side      1747488                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total      1747488                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total            15110944                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                       479760                       # Total snoops (count)
system.system_bus.snoop_fanout::samples        733607                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.652306                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.476239                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1              255071     34.77%     34.77% # Request fanout histogram
system.system_bus.snoop_fanout::2              478536     65.23%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total          733607                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.462864                       # Number of seconds simulated
sim_ticks                                462864489000                       # Number of ticks simulated
final_tick                               2741839306500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1741981                       # Simulator instruction rate (inst/s)
host_op_rate                                  1741981                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              292285121                       # Simulator tick rate (ticks/s)
host_mem_usage                                 775244                       # Number of bytes of host memory used
host_seconds                                  1583.61                       # Real time elapsed on the host
sim_insts                                  2758610989                       # Number of instructions simulated
sim_ops                                    2758610989                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst       199808                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data       221440                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst       113728                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data       260672                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst      1653888                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data       609280                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst       515136                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data       892032                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           4465984                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst       199808                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst       113728                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst      1653888                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst       515136                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total      2482560                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks       367744                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         367744                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst         3122                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data         3460                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst         1777                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data         4073                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst        25842                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data         9520                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst         8049                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data        13938                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              69781                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks         5746                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              5746                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst       431677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data       478412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst       245705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data       563171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst      3573158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data      1316325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst      1112930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data      1927199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total              9648578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst       431677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst       245705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst      3573158                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst      1112930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total         5363470                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks         794496                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total              794496                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks         794496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst       431677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data       478412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst       245705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data       563171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst      3573158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data      1316325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst      1112930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data      1927199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            10443074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst        18816                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data      6390144                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst        18560                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data      3981888                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst      1339200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data     17366784                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.inst        89792                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data     14544704                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide       817984                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          44567872                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst        18816                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst        18560                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst      1339200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus3.inst        89792                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total      1466368                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks     27694784                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       27694784                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst          294                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data        99846                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst          290                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data        62217                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst        20925                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data       271356                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.inst         1403                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data       227261                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide        12781                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             696373                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks       432731                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            432731                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst        40651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data     13805648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst        40098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data      8602708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst      2893287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data     37520234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.inst       193992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data     31423244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide        1767221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             96287084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst        40651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst        40098                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst      2893287                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus3.inst       193992                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total         3168029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks       59833460                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            59833460                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks       59833460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst        40651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data     13805648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst        40098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data      8602708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst      2893287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data     37520234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.inst       193992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data     31423244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide       1767221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           156120544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     434                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     94966                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    6607     36.23%     36.23% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    150      0.82%     37.05% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    474      2.60%     39.65% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    146      0.80%     40.45% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  10860     59.55%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               18237                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     6606     47.73%     47.73% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     150      1.08%     48.81% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     474      3.42%     52.24% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     146      1.05%     53.29% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    6465     46.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                13841                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            461861406000     99.78%     99.78% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               11250000      0.00%     99.79% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               23226000      0.01%     99.79% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               28928000      0.01%     99.80% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              933828000      0.20%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        462858638000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999849                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.595304                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.758952                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::17                       37     80.43%     80.43% # number of syscalls executed
system.cpu0.kern.syscall::71                        4      8.70%     89.13% # number of syscalls executed
system.cpu0.kern.syscall::73                        4      8.70%     97.83% # number of syscalls executed
system.cpu0.kern.syscall::75                        1      2.17%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    46                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   65      0.33%      0.33% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  212      1.08%      1.41% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.01%      1.41% # number of callpals executed
system.cpu0.kern.callpal::swpipl                15339     77.80%     79.21% # number of callpals executed
system.cpu0.kern.callpal::rdps                    989      5.02%     84.23% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.01%     84.24% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.01%     84.24% # number of callpals executed
system.cpu0.kern.callpal::rti                    2130     10.80%     95.04% # number of callpals executed
system.cpu0.kern.callpal::callsys                 139      0.71%     95.75% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.01%     95.75% # number of callpals executed
system.cpu0.kern.callpal::rdunique                837      4.25%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 19715                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             2339                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               1550                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               1549                      
system.cpu0.kern.mode_good::user                 1550                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.662249                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.796863                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      301802749000     62.86%     62.86% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        178296327500     37.14%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     212                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements          2544466                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          454.036316                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           93607361                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2544466                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            36.788608                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   454.036316                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.886790                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.886790                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          254                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          152                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        194874278                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       194874278                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     72177164                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       72177164                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     21398358                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      21398358                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17031                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17031                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        18094                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        18094                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     93575522                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        93575522                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     93575522                       # number of overall hits
system.cpu0.dcache.overall_hits::total       93575522                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      1529178                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1529178                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      1018691                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1018691                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         3010                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         3010                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         1663                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1663                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      2547869                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2547869                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      2547869                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2547869                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     73706342                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     73706342                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     22417049                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     22417049                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20041                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20041                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        19757                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        19757                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     96123391                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     96123391                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     96123391                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     96123391                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.020747                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.020747                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.045443                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.045443                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.150192                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.150192                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.084173                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.084173                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.026506                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.026506                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.026506                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.026506                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      2334206                       # number of writebacks
system.cpu0.dcache.writebacks::total          2334206                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            53248                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          350458139                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            53248                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          6581.620699                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          239                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        724150192                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       724150192                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    361995224                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      361995224                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    361995224                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       361995224                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    361995224                       # number of overall hits
system.cpu0.icache.overall_hits::total      361995224                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        53248                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        53248                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        53248                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         53248                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        53248                       # number of overall misses
system.cpu0.icache.overall_misses::total        53248                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    362048472                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    362048472                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    362048472                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    362048472                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    362048472                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    362048472                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000147                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000147                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000147                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000147                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000147                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000147                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks        53248                       # number of writebacks
system.cpu0.icache.writebacks::total            53248                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     247                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    183563                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    2328     26.90%     26.90% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    474      5.48%     32.37% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    142      1.64%     34.02% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   5711     65.98%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                8655                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     2327     45.21%     45.21% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     474      9.21%     54.42% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     142      2.76%     57.18% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    2204     42.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 5147                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            463146365500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               23226000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               23579500      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              325139000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        463518310000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.999570                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.385922                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.594685                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::4                         2     66.67%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::17                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    7      0.06%      0.06% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   43      0.39%      0.46% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.01%      0.47% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 7381     67.49%     67.95% # number of callpals executed
system.cpu1.kern.callpal::rdps                    958      8.76%     76.71% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.01%     76.72% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.01%     76.73% # number of callpals executed
system.cpu1.kern.callpal::rti                     658      6.02%     82.75% # number of callpals executed
system.cpu1.kern.callpal::callsys                  38      0.35%     83.09% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.01%     83.10% # number of callpals executed
system.cpu1.kern.callpal::rdunique               1848     16.90%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 10937                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              444                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                409                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                257                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                414                      
system.cpu1.kern.mode_good::user                  409                      
system.cpu1.kern.mode_good::idle                    4                      
system.cpu1.kern.mode_switch_good::kernel     0.932432                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.015564                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.745045                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         349295000      0.07%      0.07% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        341506568000     71.19%     71.26% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        137868701500     28.74%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      43                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements          3543536                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          497.136279                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          164970752                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3543536                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            46.555405                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   497.136279                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.970969                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.970969                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          221                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          224                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        340633592                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       340633592                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    137196495                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      137196495                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     27794458                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      27794458                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2951                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2951                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         2973                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2973                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    164990953                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       164990953                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    164990953                       # number of overall hits
system.cpu1.dcache.overall_hits::total      164990953                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      1230374                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1230374                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data      2315415                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2315415                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          740                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          740                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          693                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          693                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      3545789                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3545789                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      3545789                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3545789                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    138426869                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    138426869                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     30109873                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     30109873                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         3691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         3691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         3666                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         3666                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    168536742                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    168536742                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    168536742                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    168536742                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008888                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008888                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.076899                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.076899                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.200488                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.200488                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.189034                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.189034                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.021039                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021039                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.021039                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021039                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks      3264475                       # number of writebacks
system.cpu1.dcache.writebacks::total          3264475                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements            51710                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          648499600                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            51710                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         12541.086830                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0          178                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          273                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       1367983382                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      1367983382                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    683914126                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      683914126                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    683914126                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       683914126                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    683914126                       # number of overall hits
system.cpu1.icache.overall_hits::total      683914126                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        51710                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        51710                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        51710                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         51710                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        51710                       # number of overall misses
system.cpu1.icache.overall_misses::total        51710                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    683965836                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    683965836                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    683965836                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    683965836                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    683965836                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    683965836                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000076                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000076                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000076                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000076                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000076                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000076                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks        51710                       # number of writebacks
system.cpu1.icache.writebacks::total            51710                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     164                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    275939                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    8032     37.83%     37.83% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     27      0.13%     37.96% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    474      2.23%     40.19% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     67      0.32%     40.50% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  12633     59.50%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               21233                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     8028     48.28%     48.28% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      27      0.16%     48.45% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     474      2.85%     51.30% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      67      0.40%     51.70% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    8031     48.30%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                16627                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            461825105500     99.78%     99.78% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                1930500      0.00%     99.78% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               23226000      0.01%     99.78% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                8577000      0.00%     99.78% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             1005641500      0.22%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        462864480500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999502                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.635716                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.783074                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1      0.27%      0.27% # number of syscalls executed
system.cpu2.kern.syscall::3                       114     31.32%     31.59% # number of syscalls executed
system.cpu2.kern.syscall::4                        12      3.30%     34.89% # number of syscalls executed
system.cpu2.kern.syscall::6                        33      9.07%     43.96% # number of syscalls executed
system.cpu2.kern.syscall::17                       32      8.79%     52.75% # number of syscalls executed
system.cpu2.kern.syscall::19                       32      8.79%     61.54% # number of syscalls executed
system.cpu2.kern.syscall::45                       32      8.79%     70.33% # number of syscalls executed
system.cpu2.kern.syscall::71                       51     14.01%     84.34% # number of syscalls executed
system.cpu2.kern.syscall::73                       34      9.34%     93.68% # number of syscalls executed
system.cpu2.kern.syscall::74                       23      6.32%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   364                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                  370      0.21%      0.21% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  301      0.17%      0.39% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.00%      0.39% # number of callpals executed
system.cpu2.kern.callpal::swpipl                18035     10.46%     10.85% # number of callpals executed
system.cpu2.kern.callpal::rdps                   1190      0.69%     11.54% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     3      0.00%     11.54% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     3      0.00%     11.54% # number of callpals executed
system.cpu2.kern.callpal::rti                    2648      1.54%     13.08% # number of callpals executed
system.cpu2.kern.callpal::callsys                 793      0.46%     13.54% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.00%     13.54% # number of callpals executed
system.cpu2.kern.callpal::rdunique             149100     86.46%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                172446                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             2949                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               2541                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               2541                      
system.cpu2.kern.mode_good::user                 2541                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.861648                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.925683                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       60488787500     13.07%     13.07% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        402375693000     86.93%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     301                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements          4122170                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          509.610623                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          208687068                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          4122170                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            50.625537                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   509.610623                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.995333                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.995333                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          473                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          273                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.923828                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        429700245                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       429700245                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    154374922                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      154374922                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     54030387                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      54030387                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       118323                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       118323                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       121796                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       121796                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    208405309                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       208405309                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    208405309                       # number of overall hits
system.cpu2.dcache.overall_hits::total      208405309                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      2536234                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2536234                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      1597596                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1597596                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         5212                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         5212                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         1574                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1574                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      4133830                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4133830                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      4133830                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4133830                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    156911156                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    156911156                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     55627983                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     55627983                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       123535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       123535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       123370                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       123370                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    212539139                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    212539139                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    212539139                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    212539139                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.016164                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016164                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.028719                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.028719                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.042190                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.042190                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.012758                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.012758                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.019450                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.019450                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.019450                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.019450                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      3818655                       # number of writebacks
system.cpu2.dcache.writebacks::total          3818655                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           452895                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          811148577                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           452895                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1791.030100                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          185                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          265                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       1623692403                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      1623692403                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    811166859                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      811166859                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    811166859                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       811166859                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    811166859                       # number of overall hits
system.cpu2.icache.overall_hits::total      811166859                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       452895                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       452895                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       452895                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        452895                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       452895                       # number of overall misses
system.cpu2.icache.overall_misses::total       452895                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    811619754                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    811619754                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    811619754                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    811619754                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    811619754                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    811619754                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000558                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000558                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000558                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000558                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000558                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000558                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks       452895                       # number of writebacks
system.cpu2.icache.writebacks::total           452895                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     232                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                    268107                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    4820     34.34%     34.34% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    474      3.38%     37.71% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    277      1.97%     39.69% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   8466     60.31%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               14037                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     4817     46.51%     46.51% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     474      4.58%     51.08% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     277      2.67%     53.76% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    4790     46.24%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                10358                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            462830506000     99.85%     99.85% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               23226000      0.01%     99.86% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               32794500      0.01%     99.86% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              631595000      0.14%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        463518121500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.999378                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.565793                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.737907                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::4                         3     15.00%     15.00% # number of syscalls executed
system.cpu3.kern.syscall::17                        9     45.00%     60.00% # number of syscalls executed
system.cpu3.kern.syscall::45                        1      5.00%     65.00% # number of syscalls executed
system.cpu3.kern.syscall::71                        5     25.00%     90.00% # number of syscalls executed
system.cpu3.kern.syscall::75                        1      5.00%     95.00% # number of syscalls executed
system.cpu3.kern.syscall::92                        1      5.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    20                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   53      0.30%      0.30% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  280      1.58%      1.87% # number of callpals executed
system.cpu3.kern.callpal::tbi                       1      0.01%      1.88% # number of callpals executed
system.cpu3.kern.callpal::swpipl                12013     67.60%     69.47% # number of callpals executed
system.cpu3.kern.callpal::rdps                    976      5.49%     74.97% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     3      0.02%     74.98% # number of callpals executed
system.cpu3.kern.callpal::rdusp                     4      0.02%     75.01% # number of callpals executed
system.cpu3.kern.callpal::rti                    1390      7.82%     82.83% # number of callpals executed
system.cpu3.kern.callpal::callsys                 226      1.27%     84.10% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.01%     84.10% # number of callpals executed
system.cpu3.kern.callpal::rdunique               2825     15.90%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 17772                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             1670                       # number of protection mode switches
system.cpu3.kern.mode_switch::user               1155                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel               1155                      
system.cpu3.kern.mode_good::user                 1155                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.691617                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.817699                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      106942532000     22.27%     22.27% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        373203620000     77.73%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     280                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements          4169648                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          504.740153                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          187810183                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          4169648                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            45.042215                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   504.740153                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.985821                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.985821                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          288                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        388145789                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       388145789                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    151915558                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      151915558                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     35870955                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      35870955                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        11699                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        11699                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        12443                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        12443                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    187786513                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       187786513                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    187786513                       # number of overall hits
system.cpu3.dcache.overall_hits::total      187786513                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      1713852                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1713852                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data      2458904                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2458904                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         1999                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1999                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         1184                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1184                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      4172756                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4172756                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      4172756                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4172756                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    153629410                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    153629410                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     38329859                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     38329859                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        13698                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        13698                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        13627                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        13627                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    191959269                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    191959269                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    191959269                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    191959269                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.011156                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.011156                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.064151                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.064151                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.145934                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.145934                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.086886                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.086886                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.021738                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.021738                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.021738                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.021738                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks      3745002                       # number of writebacks
system.cpu3.dcache.writebacks::total          3745002                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements           116265                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          708119034                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           116265                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          6090.560650                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0          142                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          223                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          141                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       1499188305                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      1499188305                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    749419755                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      749419755                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    749419755                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       749419755                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    749419755                       # number of overall hits
system.cpu3.icache.overall_hits::total      749419755                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst       116265                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       116265                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst       116265                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        116265                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst       116265                       # number of overall misses
system.cpu3.icache.overall_misses::total       116265                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    749536020                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    749536020                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    749536020                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    749536020                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    749536020                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    749536020                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000155                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000155                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000155                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000155                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000155                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000155                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks       116265                       # number of writebacks
system.cpu3.icache.writebacks::total           116265                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  96                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   835584                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        108                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1233                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1233                       # Transaction distribution
system.iobus.trans_dist::WriteReq               17055                       # Transaction distribution
system.iobus.trans_dist::WriteResp              17055                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         6234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         1202                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1570                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1296                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        10378                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        26198                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        26198                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   36576                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        24936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1651                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          785                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          729                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        28405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       835928                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       835928                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   864333                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                13099                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                13099                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               117891                       # Number of tag accesses
system.iocache.tags.data_accesses              117891                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           43                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               43                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        13056                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        13056                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           43                       # number of demand (read+write) misses
system.iocache.demand_misses::total                43                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           43                       # number of overall misses
system.iocache.overall_misses::total               43                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           43                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             43                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        13056                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        13056                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           43                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              43                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           43                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             43                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           13056                       # number of writebacks
system.iocache.writebacks::total                13056                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests      12397682                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests      6199862                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests        63642                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops          148822                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops       146532                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops         2290                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 901                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp            2869161                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq               1927                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp              1927                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty      5598681                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean        72499                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict           459630                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq             4114                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq           2356                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp            6470                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq           3329992                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp          3329992                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq         104958                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq       2763302                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side       144617                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side      7642266                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side       137798                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side     10621229                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total               18545910                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side      5847616                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side    312463868                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side      5509632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side    435836602                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total               759657718                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                          1759026                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples          14153164                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.019701                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.140129                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                13876626     98.05%     98.05% # Request fanout histogram
system.l2bus0.snoop_fanout::1                  274248      1.94%     99.98% # Request fanout histogram
system.l2bus0.snoop_fanout::2                    2290      0.02%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus0.snoop_fanout::total            14153164                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests      17746693                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests      8877926                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests       115429                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops          110560                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops       106274                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops         4286                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadReq                 289                       # Transaction distribution
system.l2bus1.trans_dist::ReadResp            4826746                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq               2072                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp              2072                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty      7563657                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean       492760                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict           692645                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq            13039                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq           2758                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp           15797                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq           4043461                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp          4043461                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq         569160                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq       4257297                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.icache.mem_side::system.l2cache1.cpu_side      1310940                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side     12385486                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.icache.mem_side::system.l2cache1.cpu_side       320140                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side     12508648                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total               26525214                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.icache.mem_side::system.l2cache1.cpu_side     54914880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side    508604784                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.icache.mem_side::system.l2cache1.cpu_side     13048000                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side    506732111                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total              1083299775                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                          1119683                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples          18864624                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.018387                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.136025                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                18522055     98.18%     98.18% # Request fanout histogram
system.l2bus1.snoop_fanout::1                  338283      1.79%     99.98% # Request fanout histogram
system.l2bus1.snoop_fanout::2                    4286      0.02%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus1.snoop_fanout::total            18864624                       # Request fanout histogram
system.l2cache0.tags.replacements              136358                       # number of replacements
system.l2cache0.tags.tagsinuse           28584.220549                       # Cycle average of tags in use
system.l2cache0.tags.total_refs               5373054                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs              136358                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs               39.404025                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks 17515.560050                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.inst   624.631589                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data   506.080570                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst   170.052297                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data    80.647069                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst   730.704850                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data  2132.822565                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst   387.038318                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data  6436.683240                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.534532                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.inst     0.019062                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.015444                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.005190                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.002461                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.022299                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.065089                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.011811                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.196432                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.872321                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024        30003                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          292                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1          632                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4        29078                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.915619                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses           102196321                       # Number of tag accesses
system.l2cache0.tags.data_accesses          102196321                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks      5598681                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total      5598681                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks        72499                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total        72499                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data            7                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data           12                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total             19                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus0.data            3                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus1.data            5                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            8                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data       921285                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data      2299506                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total         3220791                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst        49832                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst        49643                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total        99475                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data      1501463                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data      1173850                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total      2675313                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst        49832                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data      2422748                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst        49643                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data      3473356                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total            5995579                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst        49832                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data      2422748                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst        49643                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data      3473356                       # number of overall hits
system.l2cache0.overall_hits::total           5995579                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data         2896                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data         1091                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total         3987                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data         1520                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data          596                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total         2116                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data        94404                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data        14749                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total        109153                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst         3416                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst         2067                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         5483                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data        30003                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data        55777                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total        85780                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst         3416                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data       124407                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst         2067                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data        70526                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total           200416                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst         3416                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data       124407                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst         2067                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data        70526                       # number of overall misses
system.l2cache0.overall_misses::total          200416                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks      5598681                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total      5598681                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks        72499                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total        72499                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data         2903                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data         1103                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total         4006                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data         1523                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data          601                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total         2124                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data      1015689                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data      2314255                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total      3329944                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst        53248                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst        51710                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total       104958                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data      1531466                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data      1229627                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total      2761093                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst        53248                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data      2547155                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst        51710                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data      3543882                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total        6195995                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst        53248                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data      2547155                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst        51710                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data      3543882                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total       6195995                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     0.997589                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.989121                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.995257                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data     0.998030                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data     0.991681                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.996234                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.092946                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.006373                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.032779                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.064153                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.039973                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.052240                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.019591                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.045361                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.031067                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.064153                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.048842                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.039973                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.019901                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.032346                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.064153                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.048842                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.039973                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.019901                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.032346                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks          71972                       # number of writebacks
system.l2cache0.writebacks::total               71972                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements              624709                       # number of replacements
system.l2cache1.tags.tagsinuse           32097.040719                       # Cycle average of tags in use
system.l2cache1.tags.total_refs              10363004                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs              624709                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs               16.588530                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks 16910.974040                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.inst    86.227402                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.data    35.165195                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.inst    17.069566                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.data     2.031120                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.inst  2528.713364                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data  4033.086166                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.inst   607.573193                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data  7876.200672                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.516082                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.inst     0.002631                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.data     0.001073                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.inst     0.000521                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.data     0.000062                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.inst     0.077170                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.123080                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.inst     0.018542                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.240363                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.979524                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024        32322                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0          574                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         1281                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         1306                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3          529                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4        28632                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.986389                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses           145724669                       # Number of tag accesses
system.l2cache1.tags.data_accesses          145724669                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks      7563657                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total      7563657                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks       492760                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total       492760                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus2.data           37                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus3.data           36                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total             73                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus2.data           13                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus3.data            4                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total           17                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus2.data      1339996                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus3.data      2376368                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total         3716364                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus2.inst       406126                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus3.inst       106802                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total       512928                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus2.data      2465324                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data      1535163                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total      4000487                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus2.inst       406126                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus2.data      3805320                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.inst       106802                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.data      3911531                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total            8229779                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus2.inst       406126                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus2.data      3805320                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.inst       106802                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.data      3911531                       # number of overall hits
system.l2cache1.overall_hits::total           8229779                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus2.data        10372                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus3.data         1527                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total        11899                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data         1071                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data          712                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total         1783                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus2.data       246569                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus3.data        80183                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total        326752                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus2.inst        46769                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus3.inst         9463                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total        56232                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data        74056                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data       179043                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total       253099                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.inst        46769                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus2.data       320625                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.inst         9463                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data       259226                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total           636083                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.inst        46769                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus2.data       320625                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.inst         9463                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data       259226                       # number of overall misses
system.l2cache1.overall_misses::total          636083                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks      7563657                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total      7563657                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks       492760                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total       492760                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus2.data        10409                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus3.data         1563                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total        11972                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data         1084                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data          716                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total         1800                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus2.data      1586565                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus3.data      2456551                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total      4043116                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus2.inst       452895                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus3.inst       116265                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total       569160                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data      2539380                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data      1714206                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total      4253586                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.inst       452895                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus2.data      4125945                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.inst       116265                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data      4170757                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total        8865862                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.inst       452895                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data      4125945                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.inst       116265                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data      4170757                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total       8865862                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus2.data     0.996445                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus3.data     0.976967                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.993902                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data     0.988007                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data     0.994413                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.990556                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus2.data     0.155411                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus3.data     0.032640                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.080817                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus2.inst     0.103267                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus3.inst     0.081392                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.098798                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data     0.029163                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.104447                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.059502                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.inst     0.103267                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data     0.077709                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.inst     0.081392                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.062153                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.071745                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.inst     0.103267                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data     0.077709                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.inst     0.081392                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.062153                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.071745                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks         354259                       # number of writebacks
system.l2cache1.writebacks::total              354259                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq               1190                       # Transaction distribution
system.membus0.trans_dist::ReadResp            152950                       # Transaction distribution
system.membus0.trans_dist::WriteReq              3999                       # Transaction distribution
system.membus0.trans_dist::WriteResp             3999                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty        89241                       # Transaction distribution
system.membus0.trans_dist::CleanEvict           95293                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq            7704                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq          4111                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp          10241                       # Transaction distribution
system.membus0.trans_dist::ReadExReq           108955                       # Transaction distribution
system.membus0.trans_dist::ReadExResp          108880                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq       151760                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq        13056                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp        13056                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port        47838                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       494860                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         5656                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total       548354                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       172062                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave         4722                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total       176784                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port          176                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side        39121                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total        39297                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                764435                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port      1044288                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side     16275456                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave        14070                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total     17333814                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port      4234304                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave        14335                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total      4248639                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port         3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side       835264                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total       838336                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total               22420789                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                         1519782                       # Total snoops (count)
system.membus0.snoop_fanout::samples          1960321                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.747952                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.434189                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                 494095     25.20%     25.20% # Request fanout histogram
system.membus0.snoop_fanout::3                1466226     74.80%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total            1960321                       # Request fanout histogram
system.membus1.trans_dist::ReadReq                289                       # Transaction distribution
system.membus1.trans_dist::ReadResp            386928                       # Transaction distribution
system.membus1.trans_dist::WriteReq              2072                       # Transaction distribution
system.membus1.trans_dist::WriteResp             2072                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty       437034                       # Transaction distribution
system.membus1.trans_dist::CleanEvict          281054                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq           16980                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq          3557                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp          18348                       # Transaction distribution
system.membus1.trans_dist::ReadExReq           445390                       # Transaction distribution
system.membus1.trans_dist::ReadExResp          445010                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq       386639                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port      1713392                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       190790                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total      1904182                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port       521191                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total       521191                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total               2425373                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port     59099520                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side      4259199                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total     63358719                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port     17851328                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total     17851328                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total               81210047                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                          163083                       # Total snoops (count)
system.membus1.snoop_fanout::samples          1763733                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.090281                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.286584                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                1604501     90.97%     90.97% # Request fanout histogram
system.membus1.snoop_fanout::2                 159232      9.03%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total            1763733                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements       158847                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.522132                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs         1734                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs       158847                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.010916                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     6.105037                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.002260                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     2.634794                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.004198                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     6.775735                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::tsunami.ide     0.000108                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.381565                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.000141                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.164675                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.000262                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.423483                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::tsunami.ide     0.000007                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.970133                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses      2929648                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses      2929648                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks        83495                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total        83495                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus0.data          115                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus1.data          280                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total          395                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus0.data          112                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total          112                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus0.data          227                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus1.data          280                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total          507                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus0.data          227                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus1.data          280                       # number of overall hits
system.numa_caches_downward0.overall_hits::total          507                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data         2532                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data          875                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total         3407                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data          381                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data          292                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total          673                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data        91673                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data        14305                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total       105978                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst          294                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data        25571                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst          290                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data        51177                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::tsunami.ide           43                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total        77375                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide        12992                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total        12992                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst          294                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data       117244                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst          290                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data        65482                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::tsunami.ide           43                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total       183353                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst          294                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data       117244                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst          290                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data        65482                       # number of overall misses
system.numa_caches_downward0.overall_misses::tsunami.ide           43                       # number of overall misses
system.numa_caches_downward0.overall_misses::total       183353                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks        83495                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total        83495                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data         2532                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data          875                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total         3407                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data          381                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data          292                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total          673                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data        91788                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data        14585                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total       106373                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst          294                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data        25683                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst          290                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data        51177                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::tsunami.ide           43                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total        77487                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide        12992                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total        12992                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst          294                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data       117471                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst          290                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data        65762                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::tsunami.ide           43                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total       183860                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst          294                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data       117471                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst          290                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data        65762                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::tsunami.ide           43                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total       183860                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data     0.998747                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data     0.980802                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.996287                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data     0.995639                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.998555                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data     0.998068                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data     0.995742                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.997242                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data     0.998068                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data     0.995742                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.997242                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks        82975                       # number of writebacks
system.numa_caches_downward0.writebacks::total        82975                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements        61051                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    13.697242                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs         1784                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs        61051                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.029221                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     1.652584                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.inst     2.486694                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.data     3.723170                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.inst     1.280890                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     4.553904                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.103286                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.inst     0.155418                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.data     0.232698                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.inst     0.080056                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.284619                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.856078                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses      1029591                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses      1029591                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks         4303                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total         4303                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus2.data           12                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus3.data            4                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total           16                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus2.data           18                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus3.data           12                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total           30                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus2.data           30                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus3.data           16                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total           46                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus2.data           30                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus3.data           16                       # number of overall hits
system.numa_caches_downward1.overall_hits::total           46                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus2.data          755                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus3.data          527                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total         1282                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus2.data          685                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data          403                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total         1088                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus2.data          988                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus3.data          518                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total         1506                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.inst        25842                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.data        11731                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.inst         8049                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.data        14849                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total        60471                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus2.inst        25842                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus2.data        12719                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.inst         8049                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.data        15367                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total        61977                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus2.inst        25842                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus2.data        12719                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.inst         8049                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.data        15367                       # number of overall misses
system.numa_caches_downward1.overall_misses::total        61977                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks         4303                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total         4303                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus2.data          755                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus3.data          527                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total         1282                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus2.data          685                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data          403                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total         1088                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus2.data         1000                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus3.data          522                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total         1522                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.inst        25842                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.data        11749                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.inst         8049                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.data        14861                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total        60501                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus2.inst        25842                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus2.data        12749                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.inst         8049                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.data        15383                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total        62023                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.inst        25842                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.data        12749                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.inst         8049                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.data        15383                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total        62023                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus2.data     0.988000                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus3.data     0.992337                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.989488                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.998468                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.data     0.999193                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.999504                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.data     0.997647                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.data     0.998960                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999258                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.data     0.997647                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.data     0.998960                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999258                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks         4246                       # number of writebacks
system.numa_caches_downward1.writebacks::total         4246                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements        61007                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    13.639296                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs         1758                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs        61007                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.028816                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     1.482380                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.inst     2.523266                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.data     3.708419                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.inst     1.275554                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     4.649677                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.092649                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.inst     0.157704                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.data     0.231776                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.inst     0.079722                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.290605                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.852456                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses      1028682                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses      1028682                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks         4246                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total         4246                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus2.data            7                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus3.data            4                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total           11                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus2.data           12                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus3.data            5                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total           17                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus2.data           19                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus3.data            9                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total           28                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus2.data           19                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus3.data            9                       # number of overall hits
system.numa_caches_upward0.overall_hits::total           28                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus2.data          756                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data          527                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total         1283                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus2.data          685                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data          403                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total         1088                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus2.data          980                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus3.data          514                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total         1494                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.inst        25842                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.data        11719                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.inst         8049                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data        14844                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total        60454                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus2.inst        25842                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus2.data        12699                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.inst         8049                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data        15358                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total        61948                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus2.inst        25842                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus2.data        12699                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.inst         8049                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data        15358                       # number of overall misses
system.numa_caches_upward0.overall_misses::total        61948                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks         4246                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total         4246                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus2.data          756                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data          527                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total         1283                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus2.data          685                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data          403                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total         1088                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus2.data          987                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus3.data          518                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total         1505                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.inst        25842                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.data        11731                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.inst         8049                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data        14849                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total        60471                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus2.inst        25842                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus2.data        12718                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.inst         8049                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.data        15367                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total        61976                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.inst        25842                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.data        12718                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.inst         8049                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data        15367                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total        61976                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus2.data     0.992908                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus3.data     0.992278                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.992691                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.998977                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.999663                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.999719                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.data     0.998506                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data     0.999414                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.999548                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.data     0.998506                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data     0.999414                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.999548                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks         4213                       # number of writebacks
system.numa_caches_upward0.writebacks::total         4213                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements       158543                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.470607                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs         1429                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs       158543                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.009013                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     6.099657                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     0.011154                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     2.661523                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.004548                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     6.693183                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::tsunami.ide     0.000543                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.381229                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.000697                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.166345                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.000284                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.418324                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::tsunami.ide     0.000034                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.966913                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses      2933711                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses      2933711                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks        82975                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total        82975                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus0.data           16                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus1.data          110                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total          126                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus0.data           67                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total           67                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus0.data           83                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus1.data          110                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total          193                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus0.data           83                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus1.data          110                       # number of overall hits
system.numa_caches_upward1.overall_hits::total          193                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data         2532                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data          875                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total         3407                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data          381                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data          292                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total          673                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data        91657                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data        14195                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide        12992                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total       118844                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst          294                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data        25504                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst          290                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data        51177                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::tsunami.ide           43                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total        77308                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst          294                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data       117161                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst          290                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data        65372                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide        13035                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total       196152                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst          294                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data       117161                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst          290                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data        65372                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide        13035                       # number of overall misses
system.numa_caches_upward1.overall_misses::total       196152                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks        82975                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total        82975                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data         2532                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data          875                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total         3407                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data          381                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data          292                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total          673                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data        91673                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data        14305                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide        12992                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total       118970                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst          294                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data        25571                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst          290                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data        51177                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::tsunami.ide           43                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total        77375                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst          294                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data       117244                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst          290                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data        65482                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide        13035                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total       196345                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst          294                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data       117244                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst          290                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data        65482                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide        13035                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total       196345                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data     0.999825                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data     0.992310                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.998941                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data     0.997380                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999134                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data     0.999292                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data     0.998320                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999017                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data     0.999292                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data     0.998320                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999017                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks        82775                       # number of writebacks
system.numa_caches_upward1.writebacks::total        82775                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits            73718537                       # DTB read hits
system.switch_cpus0.dtb.read_misses             38797                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses        73001635                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           22439013                       # DTB write hits
system.switch_cpus0.dtb.write_misses            35376                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       20772592                       # DTB write accesses
system.switch_cpus0.dtb.data_hits            96157550                       # DTB hits
system.switch_cpus0.dtb.data_misses             74173                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses        93774227                       # DTB accesses
system.switch_cpus0.itb.fetch_hits          356874324                       # ITB hits
system.switch_cpus0.itb.fetch_misses              310                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses      356874634                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               925729412                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts          361974299                       # Number of instructions committed
system.switch_cpus0.committedOps            361974299                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses    284250039                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses      89910631                       # Number of float alu accesses
system.switch_cpus0.num_func_calls            2730513                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts     33382102                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts           284250039                       # number of integer instructions
system.switch_cpus0.num_fp_insts             89910631                       # number of float instructions
system.switch_cpus0.num_int_register_reads    489165026                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    205407380                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads    105917588                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes     76402643                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs             96241789                       # number of memory refs
system.switch_cpus0.num_load_insts           73766081                       # Number of load instructions
system.switch_cpus0.num_store_insts          22475708                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      563680894.263377                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      362048517.736623                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.391095                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.608905                       # Percentage of idle cycles
system.switch_cpus0.Branches                 37896005                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass     19802276      5.47%      5.47% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        186270880     51.45%     56.92% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          118920      0.03%     56.95% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     56.95% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       38154232     10.54%     67.49% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp        9971131      2.75%     70.24% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt        2455301      0.68%     70.92% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult       7088267      1.96%     72.88% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv         789585      0.22%     73.10% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt        282316      0.08%     73.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     73.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     73.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     73.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     73.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     73.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     73.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     73.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     73.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     73.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     73.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     73.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     73.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     73.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     73.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     73.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     73.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     73.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     73.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     73.18% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     73.18% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        73798157     20.38%     93.56% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       22478030      6.21%     99.77% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess        839377      0.23%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         362048472                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           138413047                       # DTB read hits
system.switch_cpus1.dtb.read_misses             59203                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       138266947                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           30114088                       # DTB write hits
system.switch_cpus1.dtb.write_misses           112517                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       30107455                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           168527135                       # DTB hits
system.switch_cpus1.dtb.data_misses            171720                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses       168374402                       # DTB accesses
system.switch_cpus1.itb.fetch_hits          683131999                       # ITB hits
system.switch_cpus1.itb.fetch_misses              290                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses      683132289                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               927036943                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts          683794116                       # Number of instructions committed
system.switch_cpus1.committedOps            683794116                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses    557834340                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses     141407803                       # Number of float alu accesses
system.switch_cpus1.num_func_calls            2793292                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts     78901180                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts           557834340                       # number of integer instructions
system.switch_cpus1.num_fp_insts            141407803                       # number of float instructions
system.switch_cpus1.num_int_register_reads    901461987                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    408446957                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads    149601352                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    118953777                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs            168717120                       # number of memory refs
system.switch_cpus1.num_load_insts          138489763                       # Number of load instructions
system.switch_cpus1.num_store_insts          30227357                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      242104687.743413                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      684932255.256587                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.738840                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.261160                       # Percentage of idle cycles
system.switch_cpus1.Branches                 84046076                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass     40918946      5.98%      5.98% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        389794271     56.99%     62.97% # Class of executed instruction
system.switch_cpus1.op_class::IntMult           74953      0.01%     62.98% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     62.98% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       57007914      8.33%     71.32% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp       18608271      2.72%     74.04% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt           1306      0.00%     74.04% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult       6602867      0.97%     75.00% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv          22886      0.00%     75.01% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt        447640      0.07%     75.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     75.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     75.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     75.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     75.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     75.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     75.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     75.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     75.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     75.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     75.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     75.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     75.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     75.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     75.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     75.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     75.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     75.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     75.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     75.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     75.07% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       138496370     20.25%     95.32% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       30227392      4.42%     99.74% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess       1763020      0.26%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         683965836                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           156874310                       # DTB read hits
system.switch_cpus2.dtb.read_misses             59608                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       155894276                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           55753574                       # DTB write hits
system.switch_cpus2.dtb.write_misses            36010                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   1                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       53905969                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           212627884                       # DTB hits
system.switch_cpus2.dtb.data_misses             95618                       # DTB misses
system.switch_cpus2.dtb.data_acv                    1                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       209800245                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          805047427                       # ITB hits
system.switch_cpus2.itb.fetch_misses             7324                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      805054751                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               925729142                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts          811524135                       # Number of instructions committed
system.switch_cpus2.committedOps            811524135                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses    637966029                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses     175668814                       # Number of float alu accesses
system.switch_cpus2.num_func_calls            7848302                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts     74891302                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts           637966029                       # number of integer instructions
system.switch_cpus2.num_fp_insts            175668814                       # number of float instructions
system.switch_cpus2.num_int_register_reads   1057428067                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    464913437                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads    205813493                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    149536022                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs            212885965                       # number of memory refs
system.switch_cpus2.num_load_insts          157094584                       # Number of load instructions
system.switch_cpus2.num_store_insts          55791381                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      114102071.221808                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      811627070.778192                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.876744                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.123256                       # Percentage of idle cycles
system.switch_cpus2.Branches                 85715645                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     56163740      6.92%      6.92% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        420668128     51.83%     58.75% # Class of executed instruction
system.switch_cpus2.op_class::IntMult         3285157      0.40%     59.16% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     59.16% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       78195720      9.63%     68.79% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp       19035043      2.35%     71.14% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt        2158206      0.27%     71.40% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult      16103443      1.98%     73.39% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv        1404110      0.17%     73.56% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt        310554      0.04%     73.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     73.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     73.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     73.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     73.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     73.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     73.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     73.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     73.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     73.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     73.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     73.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     73.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     73.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     73.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     73.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     73.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     73.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     73.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     73.60% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     73.60% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       157244875     19.37%     92.97% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       55793731      6.87%     99.85% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       1257047      0.15%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         811619754                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits           153614001                       # DTB read hits
system.switch_cpus3.dtb.read_misses            134631                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses       153262430                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           38344072                       # DTB write hits
system.switch_cpus3.dtb.write_misses           114339                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses       37635730                       # DTB write accesses
system.switch_cpus3.dtb.data_hits           191958073                       # DTB hits
system.switch_cpus3.dtb.data_misses            248970                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses       190898160                       # DTB accesses
system.switch_cpus3.itb.fetch_hits          746606760                       # ITB hits
system.switch_cpus3.itb.fetch_misses              731                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses      746607491                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               927036928                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts          749287050                       # Number of instructions committed
system.switch_cpus3.committedOps            749287050                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses    608578055                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses     158546359                       # Number of float alu accesses
system.switch_cpus3.num_func_calls            3507521                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts     83078662                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts           608578055                       # number of integer instructions
system.switch_cpus3.num_fp_insts            158546359                       # number of float instructions
system.switch_cpus3.num_int_register_reads    990061422                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    441666695                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads    169141338                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes    133532641                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs            192237681                       # number of memory refs
system.switch_cpus3.num_load_insts          153777743                       # Number of load instructions
system.switch_cpus3.num_store_insts          38459938                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      176441399.952384                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      750595528.047616                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.809672                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.190328                       # Percentage of idle cycles
system.switch_cpus3.Branches                 89020450                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass     45339185      6.05%      6.05% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        415823043     55.48%     61.53% # Class of executed instruction
system.switch_cpus3.op_class::IntMult          310404      0.04%     61.57% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     61.57% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       63578820      8.48%     70.05% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp       19787217      2.64%     72.69% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt         297776      0.04%     72.73% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult       8804490      1.17%     73.90% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv         260567      0.03%     73.94% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt        505232      0.07%     74.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     74.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     74.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     74.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     74.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     74.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     74.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     74.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     74.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     74.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     74.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     74.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     74.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     74.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     74.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     74.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     74.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     74.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     74.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     74.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     74.01% # Class of executed instruction
system.switch_cpus3.op_class::MemRead       153798803     20.52%     94.53% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       38460786      5.13%     99.66% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess       2569697      0.34%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         749536020                       # Class of executed instruction
system.system_bus.trans_dist::ReadReq             289                       # Transaction distribution
system.system_bus.trans_dist::ReadResp         138135                       # Transaction distribution
system.system_bus.trans_dist::WriteReq           2072                       # Transaction distribution
system.system_bus.trans_dist::WriteResp          2072                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty        87221                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict       100141                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq         5270                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq         2579                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp         6451                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq        120537                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp       120475                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq       137846                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side       532447                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total       532447                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       190641                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total       190641                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total             723088                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side     17876480                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total     17876480                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side      4252543                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total      4252543                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total            22129023                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                      1463062                       # Total snoops (count)
system.system_bus.snoop_fanout::samples       1861515                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.755062                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.430050                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1              455955     24.49%     24.49% # Request fanout histogram
system.system_bus.snoop_fanout::2             1405560     75.51%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total         1861515                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.013279                       # Number of seconds simulated
sim_ticks                                 13279377500                       # Number of ticks simulated
final_tick                               2755118684000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              256972824                       # Simulator instruction rate (inst/s)
host_op_rate                                256972273                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1230316732                       # Simulator tick rate (ticks/s)
host_mem_usage                                 775244                       # Number of bytes of host memory used
host_seconds                                    10.79                       # Real time elapsed on the host
sim_insts                                  2773615001                       # Number of instructions simulated
sim_ops                                    2773615001                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst       121024                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data       136512                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst        19136                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data         8000                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst       132096                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data       102464                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst         5824                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data         3904                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            528960                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst       121024                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst        19136                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst       132096                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst         5824                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       278080                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks        17728                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total          17728                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst         1891                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data         2133                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst          299                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data          125                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst         2064                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data         1601                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst           91                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data           61                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               8265                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks          277                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total               277                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst      9113680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data     10280000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst      1441031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data       602438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst      9947454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data      7716024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst       438575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data       293990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             39833192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst      9113680                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst      1441031                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst      9947454                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst       438575                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        20940741                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks        1335002                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             1335002                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks        1335002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst      9113680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data     10280000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst      1441031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data       602438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst      9947454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data      7716024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst       438575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data       293990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            41168195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst        49728                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data       450368                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data        75712                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst        32640                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data      1282560                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.inst          384                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data        20032                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide       155648                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           2070144                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst        49728                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst        32640                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus3.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        85824                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks      1177472                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        1177472                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst          777                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data         7037                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst           48                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data         1183                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst          510                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data        20040                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data          313                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide         2432                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              32346                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks        18398                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             18398                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst      3744754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data     33914843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst       231336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data      5701472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst      2457947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data     96582841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.inst        28917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data      1508504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide       11721031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            155891645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst      3744754                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst       231336                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst      2457947                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus3.inst        28917                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total         6462954                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks       88669217                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            88669217                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks       88669217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst      3744754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data     33914843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst       231336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data      5701472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst      2457947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data     96582841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.inst        28917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data      1508504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide      11721031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           244560861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      28                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      4842                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1725     44.71%     44.71% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    119      3.08%     47.80% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     14      0.36%     48.16% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     17      0.44%     48.60% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   1983     51.40%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                3858                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1721     48.10%     48.10% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     119      3.33%     51.43% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      14      0.39%     51.82% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      17      0.48%     52.29% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1707     47.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 3578                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             12775750500     97.70%     97.70% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                8925000      0.07%     97.76% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                 686000      0.01%     97.77% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                2725000      0.02%     97.79% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              288975000      2.21%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         13077061500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.997681                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.860817                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.927424                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1     12.50%     12.50% # number of syscalls executed
system.cpu0.kern.syscall::2                         1     12.50%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     12.50%     37.50% # number of syscalls executed
system.cpu0.kern.syscall::4                         1     12.50%     50.00% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     12.50%     62.50% # number of syscalls executed
system.cpu0.kern.syscall::54                        1     12.50%     75.00% # number of syscalls executed
system.cpu0.kern.syscall::71                        1     12.50%     87.50% # number of syscalls executed
system.cpu0.kern.syscall::75                        1     12.50%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     8                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   43      1.07%      1.07% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   70      1.74%      2.81% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.05%      2.86% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 3465     86.04%     88.90% # number of callpals executed
system.cpu0.kern.callpal::rdps                     52      1.29%     90.19% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     4      0.10%     90.29% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     5      0.12%     90.41% # number of callpals executed
system.cpu0.kern.callpal::rti                     244      6.06%     96.47% # number of callpals executed
system.cpu0.kern.callpal::callsys                  68      1.69%     98.16% # number of callpals executed
system.cpu0.kern.callpal::imb                       5      0.12%     98.29% # number of callpals executed
system.cpu0.kern.callpal::rdunique                 69      1.71%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  4027                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              315                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 98                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 99                      
system.cpu0.kern.mode_good::user                   98                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.314286                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.476998                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       12140390500     93.33%     93.33% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           867981000      6.67%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      70                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            24556                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          471.289422                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             766209                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            25015                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            30.629982                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   471.289422                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.920487                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.920487                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          459                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          1512103                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         1512103                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       472024                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         472024                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       235412                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        235412                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         4502                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         4502                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         4590                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4590                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       707436                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          707436                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       707436                       # number of overall hits
system.cpu0.dcache.overall_hits::total         707436                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        19854                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        19854                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         5704                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         5704                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          746                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          746                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          470                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          470                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        25558                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         25558                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        25558                       # number of overall misses
system.cpu0.dcache.overall_misses::total        25558                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       491878                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       491878                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       241116                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       241116                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         5248                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5248                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         5060                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5060                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       732994                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       732994                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       732994                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       732994                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.040364                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.040364                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.023657                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.023657                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.142149                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.142149                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.092885                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.092885                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.034868                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.034868                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.034868                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.034868                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10920                       # number of writebacks
system.cpu0.dcache.writebacks::total            10920                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             9867                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.996487                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           14609561                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            10379                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1407.607766                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.996487                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999993                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          5947072                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         5947072                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      2958728                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2958728                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      2958728                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2958728                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      2958728                       # number of overall hits
system.cpu0.icache.overall_hits::total        2958728                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         9872                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         9872                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         9872                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          9872                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         9872                       # number of overall misses
system.cpu0.icache.overall_misses::total         9872                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      2968600                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2968600                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      2968600                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2968600                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      2968600                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2968600                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.003325                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003325                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.003325                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003325                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.003325                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003325                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         9867                       # number of writebacks
system.cpu0.icache.writebacks::total             9867                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      41                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      1704                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     320     37.34%     37.34% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     14      1.63%     38.97% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     31      3.62%     42.59% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    492     57.41%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 857                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      318     48.70%     48.70% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      14      2.14%     50.84% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      31      4.75%     55.59% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     290     44.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  653                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             13017008000     99.58%     99.58% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 686000      0.01%     99.59% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                5577000      0.04%     99.63% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               48048000      0.37%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         13071319000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.993750                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.589431                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.761960                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1     25.00%     25.00% # number of syscalls executed
system.cpu1.kern.syscall::6                         1     25.00%     50.00% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     25.00%     75.00% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     25.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     4                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    5      0.46%      0.46% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  106      9.70%     10.16% # number of callpals executed
system.cpu1.kern.callpal::tbi                       4      0.37%     10.52% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  651     59.56%     70.08% # number of callpals executed
system.cpu1.kern.callpal::rdps                     33      3.02%     73.10% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     2      0.18%     73.28% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     2      0.18%     73.47% # number of callpals executed
system.cpu1.kern.callpal::rti                     162     14.82%     88.29% # number of callpals executed
system.cpu1.kern.callpal::callsys                  60      5.49%     93.78% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.09%     93.87% # number of callpals executed
system.cpu1.kern.callpal::rdunique                 67      6.13%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1093                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              200                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                120                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 68                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                124                      
system.cpu1.kern.mode_good::user                  120                      
system.cpu1.kern.mode_good::idle                    5                      
system.cpu1.kern.mode_switch_good::kernel     0.620000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.073529                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.641753                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         113730500      0.87%      0.87% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            79036000      0.61%      1.48% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         12858283000     98.52%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     106                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             4446                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          466.279800                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             162268                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             4901                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            33.109161                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   466.279800                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.910703                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.910703                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          455                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           254337                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          254337                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        73763                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          73763                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        42636                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         42636                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          880                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          880                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          781                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          781                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       116399                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          116399                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       116399                       # number of overall hits
system.cpu1.dcache.overall_hits::total         116399                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         3793                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3793                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         1820                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         1820                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          371                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          371                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          405                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          405                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         5613                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          5613                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         5613                       # number of overall misses
system.cpu1.dcache.overall_misses::total         5613                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        77556                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        77556                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        44456                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        44456                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1251                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1251                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1186                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1186                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       122012                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       122012                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       122012                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       122012                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.048907                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.048907                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.040939                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.040939                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.296563                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.296563                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.341484                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.341484                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.046004                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.046004                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.046004                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.046004                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2681                       # number of writebacks
system.cpu1.dcache.writebacks::total             2681                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             4776                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           35894543                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5288                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          6787.924168                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          477                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           848750                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          848750                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       417211                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         417211                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       417211                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          417211                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       417211                       # number of overall hits
system.cpu1.icache.overall_hits::total         417211                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         4776                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4776                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         4776                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4776                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         4776                       # number of overall misses
system.cpu1.icache.overall_misses::total         4776                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       421987                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       421987                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       421987                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       421987                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       421987                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       421987                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.011318                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.011318                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.011318                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.011318                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.011318                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.011318                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         4776                       # number of writebacks
system.cpu1.icache.writebacks::total             4776                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      14                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     85234                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1050     43.07%     43.07% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      2      0.08%     43.15% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     14      0.57%     43.72% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     20      0.82%     44.54% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   1352     55.46%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                2438                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1048     49.18%     49.18% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       2      0.09%     49.27% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      14      0.66%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      20      0.94%     50.87% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1047     49.13%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 2131                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             13120701500     98.81%     98.81% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                 143000      0.00%     98.81% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                 686000      0.01%     98.81% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                3041000      0.02%     98.84% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              154631500      1.16%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         13279203000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.998095                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.774408                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.874077                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         2      8.00%      8.00% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      4.00%     12.00% # number of syscalls executed
system.cpu2.kern.syscall::4                         5     20.00%     32.00% # number of syscalls executed
system.cpu2.kern.syscall::6                         2      8.00%     40.00% # number of syscalls executed
system.cpu2.kern.syscall::17                        1      4.00%     44.00% # number of syscalls executed
system.cpu2.kern.syscall::33                        1      4.00%     48.00% # number of syscalls executed
system.cpu2.kern.syscall::45                        3     12.00%     60.00% # number of syscalls executed
system.cpu2.kern.syscall::71                        4     16.00%     76.00% # number of syscalls executed
system.cpu2.kern.syscall::73                        4     16.00%     92.00% # number of syscalls executed
system.cpu2.kern.syscall::74                        1      4.00%     96.00% # number of syscalls executed
system.cpu2.kern.syscall::75                        1      4.00%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    25                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   38      0.05%      0.05% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   92      0.11%      0.16% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.00%      0.16% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 2225      2.68%      2.84% # number of callpals executed
system.cpu2.kern.callpal::rdps                     46      0.06%      2.90% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%      2.90% # number of callpals executed
system.cpu2.kern.callpal::rti                     179      0.22%      3.12% # number of callpals executed
system.cpu2.kern.callpal::callsys                  58      0.07%      3.19% # number of callpals executed
system.cpu2.kern.callpal::imb                       3      0.00%      3.19% # number of callpals executed
system.cpu2.kern.callpal::rdunique              80244     96.81%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 82887                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              271                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                164                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                164                      
system.cpu2.kern.mode_good::user                  164                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.605166                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.754023                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        8011726000     60.33%     60.33% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user          5267477000     39.67%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      92                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements            49087                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          501.602440                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            3680254                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            49599                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            74.200165                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   501.602440                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.979692                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.979692                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          384                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          7485991                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         7485991                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      2311202                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2311202                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      1260475                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1260475                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        47458                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        47458                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        47531                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        47531                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      3571677                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3571677                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      3571677                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3571677                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        39676                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        39676                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        10546                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        10546                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          605                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          605                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          480                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          480                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        50222                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         50222                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        50222                       # number of overall misses
system.cpu2.dcache.overall_misses::total        50222                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      2350878                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2350878                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      1271021                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1271021                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        48063                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        48063                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        48011                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        48011                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      3621899                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      3621899                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      3621899                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      3621899                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.016877                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016877                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.008297                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.008297                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.012588                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.012588                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.009998                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.009998                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.013866                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.013866                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.013866                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.013866                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        36910                       # number of writebacks
system.cpu2.dcache.writebacks::total            36910                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            12826                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.999960                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           11368294                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            13338                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           852.323737                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.999960                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     1.000000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          329                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         22662532                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        22662532                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11312024                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11312024                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11312024                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11312024                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11312024                       # number of overall hits
system.cpu2.icache.overall_hits::total       11312024                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        12828                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        12828                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        12828                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         12828                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        12828                       # number of overall misses
system.cpu2.icache.overall_misses::total        12828                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11324852                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11324852                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11324852                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11324852                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11324852                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11324852                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.001133                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001133                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.001133                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001133                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.001133                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001133                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        12826                       # number of writebacks
system.cpu2.icache.writebacks::total            12826                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      40                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       989                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     254     35.03%     35.03% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     14      1.93%     36.97% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     47      6.48%     43.45% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    410     56.55%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 725                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      252     45.24%     45.24% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      14      2.51%     47.76% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      47      8.44%     56.19% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     244     43.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  557                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             13023323500     99.63%     99.63% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                 686000      0.01%     99.64% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                5867000      0.04%     99.68% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               41574500      0.32%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         13071451000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.992126                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.595122                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.768276                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     1                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    6      0.67%      0.67% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   48      5.39%      6.07% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  586     65.84%     71.91% # number of callpals executed
system.cpu3.kern.callpal::rdps                     28      3.15%     75.06% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     2      0.22%     75.28% # number of callpals executed
system.cpu3.kern.callpal::rdusp                     1      0.11%     75.39% # number of callpals executed
system.cpu3.kern.callpal::rti                      97     10.90%     86.29% # number of callpals executed
system.cpu3.kern.callpal::callsys                  54      6.07%     92.36% # number of callpals executed
system.cpu3.kern.callpal::rdunique                 68      7.64%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   890                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              145                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 56                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 56                      
system.cpu3.kern.mode_good::user                   56                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.386207                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.557214                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         969138500     93.12%     93.12% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            71563000      6.88%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      48                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements             2686                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          482.012512                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             106341                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             3136                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            33.909758                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   482.012512                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.941431                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.941431                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          175                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          257                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           183942                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          183942                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        54034                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          54034                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        30831                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         30831                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          482                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          482                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          332                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          332                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        84865                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           84865                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        84865                       # number of overall hits
system.cpu3.dcache.overall_hits::total          84865                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         2302                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         2302                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         1457                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1457                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          342                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          342                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          415                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          415                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         3759                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          3759                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         3759                       # number of overall misses
system.cpu3.dcache.overall_misses::total         3759                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        56336                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        56336                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        32288                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        32288                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          824                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          824                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          747                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          747                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        88624                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        88624                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        88624                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        88624                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.040862                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.040862                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.045125                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.045125                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.415049                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.415049                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.555556                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.555556                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.042415                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.042415                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.042415                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.042415                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1803                       # number of writebacks
system.cpu3.dcache.writebacks::total             1803                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             3428                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           41626797                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             3940                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         10565.176904                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          211                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          276                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           586148                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          586148                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       287932                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         287932                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       287932                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          287932                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       287932                       # number of overall hits
system.cpu3.icache.overall_hits::total         287932                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         3428                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3428                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         3428                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3428                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         3428                       # number of overall misses
system.cpu3.icache.overall_misses::total         3428                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       291360                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       291360                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       291360                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       291360                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       291360                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       291360                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.011766                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.011766                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.011766                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.011766                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.011766                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.011766                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         3428                       # number of writebacks
system.cpu3.icache.writebacks::total             3428                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  19                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   155648                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         19                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  739                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 739                       # Transaction distribution
system.iobus.trans_dist::WriteReq                3190                       # Transaction distribution
system.iobus.trans_dist::WriteResp               3190                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          730                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          952                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1206                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2984                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         4874                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         4874                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    7858                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2920                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1309                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          603                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           54                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4886                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       155688                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       155688                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   160574                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                 2437                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 2453                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                21933                       # Number of tag accesses
system.iocache.tags.data_accesses               21933                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            5                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                5                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         2432                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         2432                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            5                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 5                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            5                       # number of overall misses
system.iocache.overall_misses::total                5                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            5                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              5                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         2432                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         2432                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            5                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               5                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            5                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              5                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            2432                       # number of writebacks
system.iocache.writebacks::total                 2432                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         91456                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        45925                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests         7412                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops           15427                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops        15219                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops          208                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 718                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp              40130                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                617                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp               617                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty        13601                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         9488                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict            13801                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq             1350                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq            875                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp            2225                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              6174                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             6174                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq          14648                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq         24764                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side        26467                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side        79614                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side        12317                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side        16784                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                 135182                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side      1062080                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side      2334282                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side       482624                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side       520072                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 4399058                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            98637                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples            189342                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.161179                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.370787                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                  159040     84.00%     84.00% # Request fanout histogram
system.l2bus0.snoop_fanout::1                   30086     15.89%     99.89% # Request fanout histogram
system.l2bus0.snoop_fanout::2                     216      0.11%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus0.snoop_fanout::total              189342                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests        140106                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        70091                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests         7077                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops            9484                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops         9033                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops          451                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadReq                  16                       # Transaction distribution
system.l2bus1.trans_dist::ReadResp              59197                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                141                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp               141                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty        38713                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean        11524                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict            11286                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq             1331                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            895                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp            2226                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq             10672                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp            10672                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq          16256                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq         42925                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.icache.mem_side::system.l2cache1.cpu_side        35311                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side       150397                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.icache.mem_side::system.l2cache1.cpu_side         8725                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side        11562                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                 205995                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.icache.mem_side::system.l2cache1.cpu_side      1438912                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side      5565764                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.icache.mem_side::system.l2cache1.cpu_side       339008                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side       343104                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 7686788                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            69675                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples            207992                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.115038                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.325794                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                  184516     88.71%     88.71% # Request fanout histogram
system.l2bus1.snoop_fanout::1                   23025     11.07%     99.78% # Request fanout histogram
system.l2bus1.snoop_fanout::2                     451      0.22%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus1.snoop_fanout::total              207992                       # Request fanout histogram
system.l2cache0.tags.replacements               11317                       # number of replacements
system.l2cache0.tags.tagsinuse           30752.741101                       # Cycle average of tags in use
system.l2cache0.tags.total_refs               4856558                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs               41999                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs              115.635087                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks 11289.845417                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.inst   103.955095                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data    40.951883                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst           51                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data            8                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst  2000.797074                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data  7385.902548                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst   483.587921                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data  9388.701162                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.344539                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.inst     0.003172                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.001250                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.001556                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.000244                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.061059                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.225400                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.014758                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.286520                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.938499                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024        30682                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         8641                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4        21992                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.936340                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              691432                       # Number of tag accesses
system.l2cache0.tags.data_accesses             691432                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks        13601                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total        13601                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         9488                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         9488                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data           61                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data            7                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total             68                       # number of UpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data         2312                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data          475                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total            2787                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst         7204                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst         4429                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total        11633                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data        12341                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data         2454                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total        14795                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst         7204                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data        14653                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst         4429                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data         2929                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total              29215                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst         7204                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data        14653                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst         4429                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data         2929                       # number of overall hits
system.l2cache0.overall_hits::total             29215                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data          662                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data          470                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total         1132                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data          370                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data          272                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total          642                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data         2560                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data          769                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          3329                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst         2668                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst          347                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         3015                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data         7958                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data         1371                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         9329                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst         2668                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data        10518                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst          347                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data         2140                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total            15673                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst         2668                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data        10518                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst          347                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data         2140                       # number of overall misses
system.l2cache0.overall_misses::total           15673                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks        13601                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total        13601                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         9488                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         9488                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data          723                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data          477                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total         1200                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data          370                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data          272                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total          642                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data         4872                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data         1244                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         6116                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst         9872                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst         4776                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total        14648                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data        20299                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data         3825                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total        24124                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst         9872                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data        25171                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst         4776                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data         5069                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total          44888                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst         9872                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data        25171                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst         4776                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data         5069                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total         44888                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     0.915629                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.985325                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.943333                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.525452                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.618167                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.544310                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.270259                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.072655                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.205830                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.392039                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.358431                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.386710                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.270259                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.417862                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.072655                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.422174                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.349158                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.270259                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.417862                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.072655                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.422174                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.349158                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks           4419                       # number of writebacks
system.l2cache0.writebacks::total                4419                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements               24558                       # number of replacements
system.l2cache1.tags.tagsinuse           32354.616598                       # Cycle average of tags in use
system.l2cache1.tags.total_refs               3442141                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs               56903                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs               60.491380                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  8787.101251                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.inst           14                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.data           15                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.inst            3                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.inst  2862.359915                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data 13153.275448                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.inst   474.886532                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data  7044.993452                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.268161                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.inst     0.000427                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.data     0.000458                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.inst     0.000092                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.inst     0.087352                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.401406                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.inst     0.014492                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.214996                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.987385                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024        32345                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0          860                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         3992                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         6288                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3         2155                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4        19050                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.987091                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses             1099523                       # Number of tag accesses
system.l2cache1.tags.data_accesses            1099523                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks        38713                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total        38713                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks        11524                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total        11524                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus2.data            5                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus3.data            7                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total             12                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus2.data         2273                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus3.data          576                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total            2849                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus2.inst        10253                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus3.inst         3331                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total        13584                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus2.data        24142                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data         1636                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total        25778                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus2.inst        10253                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus2.data        26415                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.inst         3331                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.data         2212                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total              42211                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus2.inst        10253                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus2.data        26415                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.inst         3331                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.data         2212                       # number of overall hits
system.l2cache1.overall_hits::total             42211                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus2.data          695                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus3.data          455                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total         1150                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data          372                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data          311                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total          683                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus2.data         7470                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus3.data          310                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          7780                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus2.inst         2574                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus3.inst           97                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         2671                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data        15843                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data          760                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total        16603                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.inst         2574                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus2.data        23313                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.inst           97                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data         1070                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total            27054                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.inst         2574                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus2.data        23313                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.inst           97                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data         1070                       # number of overall misses
system.l2cache1.overall_misses::total           27054                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks        38713                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total        38713                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks        11524                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total        11524                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus2.data          700                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus3.data          462                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total         1162                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data          372                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data          312                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total          684                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus2.data         9743                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus3.data          886                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total        10629                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus2.inst        12827                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus3.inst         3428                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total        16255                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data        39985                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data         2396                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total        42381                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.inst        12827                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus2.data        49728                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.inst         3428                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data         3282                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          69265                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.inst        12827                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data        49728                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.inst         3428                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data         3282                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         69265                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus2.data     0.992857                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus3.data     0.984848                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.989673                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data     0.996795                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.998538                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus2.data     0.766704                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus3.data     0.349887                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.731960                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus2.inst     0.200670                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus3.inst     0.028296                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.164319                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data     0.396224                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.317195                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.391756                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.inst     0.200670                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data     0.468810                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.inst     0.028296                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.326021                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.390587                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.inst     0.200670                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data     0.468810                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.inst     0.028296                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.326021                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.390587                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks          11840                       # number of writebacks
system.l2cache1.writebacks::total               11840                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                734                       # Transaction distribution
system.membus0.trans_dist::ReadResp             17461                       # Transaction distribution
system.membus0.trans_dist::WriteReq               758                       # Transaction distribution
system.membus0.trans_dist::WriteResp              758                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty         7033                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            7723                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq            1778                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq          1379                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp           2588                       # Transaction distribution
system.membus0.trans_dist::ReadExReq             3503                       # Transaction distribution
system.membus0.trans_dist::ReadExResp            3437                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq        16727                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq         2432                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp         2432                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port        12628                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        33759                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         2670                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        49057                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        12062                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave          314                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        12376                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port           16                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side         7294                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total         7310                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 68743                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       334272                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       944896                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave         3858                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total      1283026                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       305472                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave         1028                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       306500                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side       154944                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total       155968                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                1745494                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           74916                       # Total snoops (count)
system.membus0.snoop_fanout::samples           115750                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.627741                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.483409                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  43089     37.23%     37.23% # Request fanout histogram
system.membus0.snoop_fanout::3                  72661     62.77%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total             115750                       # Request fanout histogram
system.membus1.trans_dist::ReadReq                 16                       # Transaction distribution
system.membus1.trans_dist::ReadResp             26649                       # Transaction distribution
system.membus1.trans_dist::WriteReq               141                       # Transaction distribution
system.membus1.trans_dist::WriteResp              141                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty        18596                       # Transaction distribution
system.membus1.trans_dist::CleanEvict           14212                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq            2377                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq          1270                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp           3058                       # Transaction distribution
system.membus1.trans_dist::ReadExReq            13290                       # Transaction distribution
system.membus1.trans_dist::ReadExResp           13202                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq        26633                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        66498                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        13174                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        79672                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port        39913                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total        39913                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                119585                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port      2178624                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       307588                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total      2486212                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port      1254400                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total      1254400                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                3740612                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           17361                       # Total snoops (count)
system.membus1.snoop_fanout::samples            97144                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.166330                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.372379                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  80986     83.37%     83.37% # Request fanout histogram
system.membus1.snoop_fanout::2                  16158     16.63%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              97144                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements        13194                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    13.841061                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs          751                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs        13208                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.056859                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    10.344651                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.352949                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.775359                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.008594                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     2.359158                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::tsunami.ide     0.000349                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.646541                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.022059                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.048460                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.000537                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.147447                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::tsunami.ide     0.000022                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.865066                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses       231240                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses       231240                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks         6756                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total         6756                       # number of WritebackDirty hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data          555                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data          340                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          895                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data          133                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data          134                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total          267                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data         2320                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data          733                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         3053                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst          777                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data         5543                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst           48                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data          987                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::tsunami.ide            4                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         7359                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide         2432                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total         2432                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst          777                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data         7863                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst           48                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data         1720                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::tsunami.ide            4                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total        10412                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst          777                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data         7863                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst           48                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data         1720                       # number of overall misses
system.numa_caches_downward0.overall_misses::tsunami.ide            4                       # number of overall misses
system.numa_caches_downward0.overall_misses::total        10412                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks         6756                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total         6756                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data          555                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data          340                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          895                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data          133                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data          134                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total          267                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data         2320                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data          733                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         3053                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst          777                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data         5543                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst           48                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data          987                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::tsunami.ide            4                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         7359                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide         2432                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total         2432                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst          777                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data         7863                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst           48                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data         1720                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::tsunami.ide            4                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total        10412                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst          777                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data         7863                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst           48                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data         1720                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::tsunami.ide            4                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total        10412                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks         6757                       # number of writebacks
system.numa_caches_downward0.writebacks::total         6757                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         3903                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    13.544133                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs          554                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         3919                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.141363                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     0.865103                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.inst     2.646713                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.data     5.251144                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.inst     0.557434                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     4.223738                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.054069                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.inst     0.165420                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.data     0.328197                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.inst     0.034840                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.263984                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.846508                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses        63710                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses        63710                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks          198                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total          198                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus2.data          164                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus3.data          156                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total          320                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus2.data          222                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data          167                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total          389                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus2.data          198                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus3.data           15                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total          213                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.inst         2064                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.data         1859                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.inst           91                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.data          365                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         4379                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus2.inst         2064                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus2.data         2057                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.inst           91                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.data          380                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         4592                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus2.inst         2064                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus2.data         2057                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.inst           91                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.data          380                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         4592                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks          198                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total          198                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus2.data          164                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus3.data          156                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total          320                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus2.data          222                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data          167                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total          389                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus2.data          198                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus3.data           15                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total          213                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.inst         2064                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.data         1859                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.inst           91                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.data          365                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         4379                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus2.inst         2064                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus2.data         2057                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.inst           91                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.data          380                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         4592                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.inst         2064                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.data         2057                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.inst           91                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.data          380                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         4592                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks          192                       # number of writebacks
system.numa_caches_downward1.writebacks::total          192                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         3896                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    13.494779                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs          555                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         3912                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.141871                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     0.737994                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.inst     2.539549                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.data     5.334171                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.inst     0.557446                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     4.325617                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.046125                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.inst     0.158722                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.data     0.333386                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.inst     0.034840                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.270351                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.843424                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses        63655                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses        63655                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks          192                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total          192                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus2.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus2.data            1                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total            1                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus2.data            1                       # number of overall hits
system.numa_caches_upward0.overall_hits::total            1                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus2.data          164                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data          156                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total          320                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus2.data          222                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data          167                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total          389                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus2.data          198                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus3.data           15                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total          213                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.inst         2064                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.data         1858                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.inst           91                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data          365                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         4378                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus2.inst         2064                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus2.data         2056                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.inst           91                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data          380                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         4591                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus2.inst         2064                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus2.data         2056                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.inst           91                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data          380                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         4591                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks          192                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total          192                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus2.data          164                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data          156                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total          320                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus2.data          222                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data          167                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total          389                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus2.data          198                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus3.data           15                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total          213                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.inst         2064                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.data         1859                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.inst           91                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data          365                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         4379                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus2.inst         2064                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus2.data         2057                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.inst           91                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.data          380                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         4592                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.inst         2064                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.data         2057                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.inst           91                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data          380                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         4592                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.999462                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.999772                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.data     0.999514                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.999782                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.data     0.999514                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.999782                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks          182                       # number of writebacks
system.numa_caches_upward0.writebacks::total          182                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements        13210                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    13.881984                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs          739                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs        13224                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.055883                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks    10.317084                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     0.244427                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     0.953854                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.007439                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     2.358831                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::tsunami.ide     0.000349                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.644818                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.015277                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.059616                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.000465                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.147427                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::tsunami.ide     0.000022                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.867624                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses       233681                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses       233681                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks         6757                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total         6757                       # number of WritebackDirty hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data          555                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data          340                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          895                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data          133                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data          134                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total          267                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data         2320                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data          733                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide         2432                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total         5485                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst          777                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data         5543                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst           48                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data          987                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::tsunami.ide            4                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         7359                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst          777                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data         7863                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst           48                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data         1720                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide         2436                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total        12844                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst          777                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data         7863                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst           48                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data         1720                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide         2436                       # number of overall misses
system.numa_caches_upward1.overall_misses::total        12844                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks         6757                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total         6757                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data          555                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data          340                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          895                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data          133                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data          134                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total          267                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data         2320                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data          733                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide         2432                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total         5485                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst          777                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data         5543                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst           48                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data          987                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::tsunami.ide            4                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         7359                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst          777                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data         7863                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst           48                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data         1720                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide         2436                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total        12844                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst          777                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data         7863                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst           48                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data         1720                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide         2436                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total        12844                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks         6756                       # number of writebacks
system.numa_caches_upward1.writebacks::total         6756                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              497041                       # DTB read hits
system.switch_cpus0.dtb.read_misses               367                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses          276006                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             246714                       # DTB write hits
system.switch_cpus0.dtb.write_misses               52                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses         128485                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              743755                       # DTB hits
system.switch_cpus0.dtb.data_misses               419                       # DTB misses
system.switch_cpus0.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus0.dtb.data_accesses          404491                       # DTB accesses
system.switch_cpus0.itb.fetch_hits            1776372                       # ITB hits
system.switch_cpus0.itb.fetch_misses              235                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses        1776607                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                26142307                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts            2968169                       # Number of instructions committed
system.switch_cpus0.committedOps              2968169                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses      2894389                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses          3198                       # Number of float alu accesses
system.switch_cpus0.num_func_calls             121950                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts       356384                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts             2894389                       # number of integer instructions
system.switch_cpus0.num_fp_insts                 3198                       # number of float instructions
system.switch_cpus0.num_int_register_reads      3830111                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      2216232                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads         1673                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         1547                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               745272                       # number of memory refs
system.switch_cpus0.num_load_insts             498211                       # Number of load instructions
system.switch_cpus0.num_store_insts            247061                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      23220050.661018                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2922256.338982                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.111783                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.888217                       # Percentage of idle cycles
system.switch_cpus0.Branches                   541513                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass        14220      0.48%      0.48% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          2169192     73.07%     73.55% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            3484      0.12%     73.67% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     73.67% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd            215      0.01%     73.67% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     73.67% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              3      0.00%     73.67% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     73.67% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv             16      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     73.68% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          510001     17.18%     90.86% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         247484      8.34%     99.19% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         23985      0.81%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           2968600                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               77936                       # DTB read hits
system.switch_cpus1.dtb.read_misses               360                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           23129                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              45495                       # DTB write hits
system.switch_cpus1.dtb.write_misses               46                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          14921                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              123431                       # DTB hits
system.switch_cpus1.dtb.data_misses               406                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           38050                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             176437                       # ITB hits
system.switch_cpus1.itb.fetch_misses              140                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         176577                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                26142603                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             421560                       # Number of instructions committed
system.switch_cpus1.committedOps               421560                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       400824                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses          2298                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              10871                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        49680                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              400824                       # number of integer instructions
system.switch_cpus1.num_fp_insts                 2298                       # number of float instructions
system.switch_cpus1.num_int_register_reads       536103                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       298512                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads         1189                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes         1121                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               125096                       # number of memory refs
system.switch_cpus1.num_load_insts              79179                       # Number of load instructions
system.switch_cpus1.num_store_insts             45917                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      25727129.726813                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      415473.273187                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.015893                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.984107                       # Percentage of idle cycles
system.switch_cpus1.Branches                    68880                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass        10366      2.46%      2.46% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           272205     64.51%     66.96% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             996      0.24%     67.20% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     67.20% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             83      0.02%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     67.22% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           81379     19.28%     86.50% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          45960     10.89%     97.39% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         10995      2.61%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            421987                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits             2317896                       # DTB read hits
system.switch_cpus2.dtb.read_misses              1739                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses         2177823                       # DTB read accesses
system.switch_cpus2.dtb.write_hits            1318961                       # DTB write hits
system.switch_cpus2.dtb.write_misses              141                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses        1199220                       # DTB write accesses
system.switch_cpus2.dtb.data_hits             3636857                       # DTB hits
system.switch_cpus2.dtb.data_misses              1880                       # DTB misses
system.switch_cpus2.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus2.dtb.data_accesses         3377043                       # DTB accesses
system.switch_cpus2.itb.fetch_hits           10567962                       # ITB hits
system.switch_cpus2.itb.fetch_misses              428                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses       10568390                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                26558769                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts           11322967                       # Number of instructions committed
system.switch_cpus2.committedOps             11322967                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses     10139466                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses          4952                       # Number of float alu accesses
system.switch_cpus2.num_func_calls             625351                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts      1372990                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts            10139466                       # number of integer instructions
system.switch_cpus2.num_fp_insts                 4952                       # number of float instructions
system.switch_cpus2.num_int_register_reads     13534330                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes      7234241                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads         3036                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes         2990                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs              3720149                       # number of memory refs
system.switch_cpus2.num_load_insts            2400696                       # Number of load instructions
system.switch_cpus2.num_store_insts           1319453                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      15233496.510930                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      11325272.489070                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.426423                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.573577                       # Percentage of idle cycles
system.switch_cpus2.Branches                  2322706                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass       749378      6.62%      6.62% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu          6685863     59.04%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            2494      0.02%     65.68% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     65.68% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd           1287      0.01%     65.69% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              2      0.00%     65.69% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              7      0.00%     65.69% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             2      0.00%     65.69% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv            228      0.00%     65.69% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     65.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     65.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     65.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     65.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     65.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     65.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     65.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     65.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     65.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     65.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     65.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     65.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     65.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     65.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     65.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     65.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     65.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     65.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     65.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     65.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     65.69% # Class of executed instruction
system.switch_cpus2.op_class::MemRead         2452248     21.65%     87.34% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        1319655     11.65%     99.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess        113688      1.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total          11324852                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               56836                       # DTB read hits
system.switch_cpus3.dtb.read_misses                34                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           21397                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              32997                       # DTB write hits
system.switch_cpus3.dtb.write_misses               10                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          14289                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               89833                       # DTB hits
system.switch_cpus3.dtb.data_misses                44                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           35686                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             155428                       # ITB hits
system.switch_cpus3.itb.fetch_misses               13                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         155441                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                26142489                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             291316                       # Number of instructions committed
system.switch_cpus3.committedOps               291316                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       275375                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          2010                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               8126                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        36111                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              275375                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 2010                       # number of float instructions
system.switch_cpus3.num_int_register_reads       366939                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       200398                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         1044                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          966                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                90393                       # number of memory refs
system.switch_cpus3.num_load_insts              57194                       # Number of load instructions
system.switch_cpus3.num_store_insts             33199                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      25855721.194440                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      286767.805560                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.010969                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.989031                       # Percentage of idle cycles
system.switch_cpus3.Branches                    51628                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         7816      2.68%      2.68% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           185997     63.84%     66.52% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             875      0.30%     66.82% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     66.82% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             59      0.02%     66.84% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     66.84% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     66.84% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     66.84% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     66.84% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     66.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     66.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     66.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     66.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     66.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     66.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     66.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     66.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     66.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     66.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     66.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     66.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     66.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     66.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     66.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     66.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     66.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     66.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     66.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     66.84% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     66.84% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           58413     20.05%     86.89% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          33259     11.42%     98.30% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          4941      1.70%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            291360                       # Class of executed instruction
system.system_bus.trans_dist::ReadReq              16                       # Transaction distribution
system.system_bus.trans_dist::ReadResp          11754                       # Transaction distribution
system.system_bus.trans_dist::WriteReq            141                       # Transaction distribution
system.system_bus.trans_dist::WriteResp           141                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty         6949                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         7863                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq         1386                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          880                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp         1871                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq          5751                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp         5698                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq        11738                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side        41020                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        41020                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        13168                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        13168                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              54188                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side      1254464                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total      1254464                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       307204                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       307204                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total             1561668                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        75180                       # Total snoops (count)
system.system_bus.snoop_fanout::samples        106446                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.673788                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.468828                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               34724     32.62%     32.62% # Request fanout histogram
system.system_bus.snoop_fanout::2               71722     67.38%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total          106446                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
