

================================================================
== Synthesis Summary Report of 'DigitRec'
================================================================
+ General Information: 
    * Date:           Sun Jun 23 07:13:58 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        digitrec
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |                Modules                |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |      |    |           |           |     |
    |                & Loops                |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +---------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ DigitRec                             |  Timing|  -1.39|  6030001|  3.037e+07|         -|  6030002|     -|        no|     -|   -|  3160 (2%)|  3828 (7%)|    -|
    | o TEST_LOOP                           |       -|   3.65|  6030000|  3.037e+07|     12060|        -|   500|        no|     -|   -|          -|          -|    -|
    |  + DigitRec_Pipeline_SET_KNN_SET      |  Timing|  -1.39|        5|     25.180|         -|        5|     -|        no|     -|   -|  196 (~0%)|  103 (~0%)|    -|
    |   o SET_KNN_SET                       |       -|   3.65|        3|     15.108|         1|        1|     3|       yes|     -|   -|          -|          -|    -|
    |  + DigitRec_Pipeline_3                |  Timing|  -1.26|       12|     60.000|         -|       12|     -|        no|     -|   -|   11 (~0%)|   64 (~0%)|    -|
    |   o Loop 1                            |       -|   3.65|       10|     50.000|         2|        1|    10|       yes|     -|   -|          -|          -|    -|
    |  + DigitRec_Pipeline_TRAINING_LOOP    |  Timing|  -1.19|    12011|  6.006e+04|         -|    12011|     -|        no|     -|   -|  2344 (2%)|  3083 (5%)|    -|
    |   o TRAINING_LOOP                     |      II|   3.65|    12009|  6.004e+04|        14|        4|  3000|       yes|     -|   -|          -|          -|    -|
    |  + DigitRec_Pipeline_VITIS_LOOP_69_1  |  Timing|  -1.09|       14|     70.000|         -|       14|     -|        no|     -|   -|   81 (~0%)|  168 (~0%)|    -|
    |   o VITIS_LOOP_69_1                   |      II|   3.65|       12|     60.000|         5|        4|     3|       yes|     -|   -|          -|          -|    -|
    |  + DigitRec_Pipeline_VITIS_LOOP_72_2  |  Timing|  -1.26|       14|     70.000|         -|       14|     -|        no|     -|   -|  186 (~0%)|  202 (~0%)|    -|
    |   o VITIS_LOOP_72_2                   |       -|   3.65|       12|     60.000|         4|        1|    10|       yes|     -|   -|          -|          -|    -|
    +---------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+---------------------------+-----------+----------+
| Port                      | Direction | Bitwidth |
+---------------------------+-----------+----------+
| results_address0          | out       | 9        |
| results_d0                | out       | 8        |
| test_set_address0         | out       | 11       |
| test_set_address1         | out       | 11       |
| test_set_q0               | in        | 64       |
| test_set_q1               | in        | 64       |
| training_labels_address0  | out       | 12       |
| training_labels_q0        | in        | 8        |
| training_samples_address0 | out       | 14       |
| training_samples_address1 | out       | 14       |
| training_samples_q0       | in        | 64       |
| training_samples_q1       | in        | 64       |
+---------------------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------------+-----------+--------------------------------+
| Argument         | Direction | Datatype                       |
+------------------+-----------+--------------------------------+
| training_samples | in        | long long unsigned int const * |
| test_set         | in        | long long unsigned int const * |
| training_labels  | in        | unsigned char const *          |
| results          | out       | unsigned char*                 |
+------------------+-----------+--------------------------------+

* SW-to-HW Mapping
+------------------+---------------------------+---------+----------+
| Argument         | HW Interface              | HW Type | HW Usage |
+------------------+---------------------------+---------+----------+
| training_samples | training_samples_address0 | port    | offset   |
| training_samples | training_samples_ce0      | port    |          |
| training_samples | training_samples_q0       | port    |          |
| training_samples | training_samples_address1 | port    | offset   |
| training_samples | training_samples_ce1      | port    |          |
| training_samples | training_samples_q1       | port    |          |
| test_set         | test_set_address0         | port    | offset   |
| test_set         | test_set_ce0              | port    |          |
| test_set         | test_set_q0               | port    |          |
| test_set         | test_set_address1         | port    | offset   |
| test_set         | test_set_ce1              | port    |          |
| test_set         | test_set_q1               | port    |          |
| training_labels  | training_labels_address0  | port    | offset   |
| training_labels  | training_labels_ce0       | port    |          |
| training_labels  | training_labels_q0        | port    |          |
| results          | results_address0          | port    | offset   |
| results          | results_ce0               | port    |          |
| results          | results_we0               | port    |          |
| results          | results_d0                | port    |          |
+------------------+---------------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------+-----+--------+------------+-----+--------+---------+
| Name                                 | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+--------------------------------------+-----+--------+------------+-----+--------+---------+
| + DigitRec                           | 0   |        |            |     |        |         |
|   add_ln96_fu_229_p2                 |     |        | add_ln96   | add | fabric | 0       |
|  + DigitRec_Pipeline_SET_KNN_SET     | 0   |        |            |     |        |         |
|    add_ln99_fu_204_p2                |     |        | add_ln99   | add | fabric | 0       |
|  + DigitRec_Pipeline_3               | 0   |        |            |     |        |         |
|    empty_568_fu_56_p2                |     |        | empty_568  | add | fabric | 0       |
|  + DigitRec_Pipeline_TRAINING_LOOP   | 0   |        |            |     |        |         |
|    add_ln107_fu_1077_p2              |     |        | add_ln107  | add | fabric | 0       |
|    sub_ln20_fu_1184_p2               |     |        | sub_ln20   | sub | fabric | 0       |
|    add_ln21_1_fu_2397_p2             |     |        | add_ln21_1 | add | fabric | 0       |
|    add_ln18_fu_2413_p2               |     |        | add_ln18   | add | fabric | 0       |
|    add_ln22_fu_3493_p2               |     |        | add_ln22   | add | fabric | 0       |
|    add_ln23_4_fu_4168_p2             |     |        | add_ln23_4 | add | fabric | 0       |
|    add_ln23_fu_4174_p2               |     |        | add_ln23   | add | fabric | 0       |
|    add_ln24_fu_4445_p2               |     |        | add_ln24   | add | fabric | 0       |
|    dist_fu_4658_p2                   |     |        | dist       | add | fabric | 0       |
|    sub_ln20_1_fu_1605_p2             |     |        | sub_ln20_1 | sub | fabric | 0       |
|    add_ln18_1_fu_2625_p2             |     |        | add_ln18_1 | add | fabric | 0       |
|    add_ln21_fu_2631_p2               |     |        | add_ln21   | add | fabric | 0       |
|    add_ln22_1_fu_3575_p2             |     |        | add_ln22_1 | add | fabric | 0       |
|    add_ln23_5_fu_4252_p2             |     |        | add_ln23_5 | add | fabric | 0       |
|    add_ln23_1_fu_4258_p2             |     |        | add_ln23_1 | add | fabric | 0       |
|    add_ln24_1_fu_4467_p2             |     |        | add_ln24_1 | add | fabric | 0       |
|    add_ln26_fu_4662_p2               |     |        | add_ln26   | add | fabric | 0       |
|    sub_ln20_2_fu_2749_p2             |     |        | sub_ln20_2 | sub | fabric | 0       |
|    add_ln18_2_fu_3860_p2             |     |        | add_ln18_2 | add | fabric | 0       |
|    add_ln21_2_fu_3866_p2             |     |        | add_ln21_2 | add | fabric | 0       |
|    add_ln22_2_fu_4281_p2             |     |        | add_ln22_2 | add | fabric | 0       |
|    add_ln23_6_fu_4544_p2             |     |        | add_ln23_6 | add | fabric | 0       |
|    add_ln23_2_fu_4550_p2             |     |        | add_ln23_2 | add | fabric | 0       |
|    add_ln24_2_fu_4669_p2             |     |        | add_ln24_2 | add | fabric | 0       |
|    add_ln26_1_fu_4718_p2             |     |        | add_ln26_1 | add | fabric | 0       |
|    sub_ln20_3_fu_3170_p2             |     |        | sub_ln20_3 | sub | fabric | 0       |
|    add_ln18_3_fu_4088_p2             |     |        | add_ln18_3 | add | fabric | 0       |
|    add_ln21_3_fu_4094_p2             |     |        | add_ln21_3 | add | fabric | 0       |
|    add_ln22_3_fu_4363_p2             |     |        | add_ln22_3 | add | fabric | 0       |
|    add_ln23_7_fu_4628_p2             |     |        | add_ln23_7 | add | fabric | 0       |
|    add_ln23_3_fu_4634_p2             |     |        | add_ln23_3 | add | fabric | 0       |
|    add_ln24_3_fu_4691_p2             |     |        | add_ln24_3 | add | fabric | 0       |
|    add_ln26_2_fu_4722_p2             |     |        | add_ln26_2 | add | fabric | 0       |
|    add_ln36_fu_4756_p2               |     |        | add_ln36   | add | fabric | 0       |
|    add_ln36_1_fu_4762_p2             |     |        | add_ln36_1 | add | fabric | 0       |
|    dists_0_fu_4795_p2                |     |        | dists_0    | add | fabric | 0       |
|  + DigitRec_Pipeline_VITIS_LOOP_69_1 | 0   |        |            |     |        |         |
|    add_ln69_fu_87_p2                 |     |        | add_ln69   | add | fabric | 0       |
|    add_ln70_fu_114_p2                |     |        | add_ln70   | add | fabric | 0       |
|  + DigitRec_Pipeline_VITIS_LOOP_72_2 | 0   |        |            |     |        |         |
|    i_2_fu_90_p2                      |     |        | i_2        | add | fabric | 0       |
+--------------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+------------+--------------+------+------+------+--------+----------+------+---------+------------------+
| Name       | Usage        | Type | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|            |              |      |      |      |        |          |      |         | Banks            |
+------------+--------------+------+------+------+--------+----------+------+---------+------------------+
| + DigitRec |              |      | 0    | 0    |        |          |      |         |                  |
|   votes_U  | ram_1p array |      |      |      |        | votes    | auto | 1       | 32, 10, 1        |
+------------+--------------+------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
  No pragmas found

