C:/Users/Truc/Desktop/Verilog_Adder/Basic_Logic.v {1 {vlog -work work C:/Users/Truc/Desktop/Verilog_Adder/Basic_Logic.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module My_And_2
-- Compiling module My_And_3
-- Compiling module My_And_4
-- Compiling module My_Or_2
-- Compiling module My_Or_3
-- Compiling module My_Or_4

Top level modules:
	My_And_2
	My_And_3
	My_And_4
	My_Or_2
	My_Or_3
	My_Or_4

} {} {}} C:/Users/Truc/Desktop/Verilog_Adder/HA_FA.v {1 {vlog -work work C:/Users/Truc/Desktop/Verilog_Adder/HA_FA.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module HA
-- Compiling module FA

Top level modules:
	HA
	FA

} {} {}} C:/Users/Truc/Desktop/Verilog_Adder/LCLA.v {1 {vlog -work work C:/Users/Truc/Desktop/Verilog_Adder/LCLA.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module LCLA_4
-- Compiling module LCLA_8
-- Compiling module LCLA_16
-- Compiling module LCLA_32
-- Compiling module LCLA_64

Top level modules:
	LCLA_8
	LCLA_32
	LCLA_64

} {} {}} C:/Users/Truc/Desktop/Verilog_Adder/CLA.v {1 {vlog -work work C:/Users/Truc/Desktop/Verilog_Adder/CLA.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module CLA_4
-- Compiling module CLA_8
-- Compiling module CLA_16
-- Compiling module CLA_32
-- Compiling module CLA_64

Top level modules:
	CLA_8
	CLA_32
	CLA_64

} {} {}} C:/Users/Truc/Desktop/Verilog_Adder/LCLG.v {1 {vlog -work work C:/Users/Truc/Desktop/Verilog_Adder/LCLG.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module LCLG_4

Top level modules:
	LCLG_4

} {} {}} C:/Users/Truc/Desktop/Verilog_Adder/CLG.v {1 {vlog -work work C:/Users/Truc/Desktop/Verilog_Adder/CLG.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module CLG_2
-- Compiling module CLG_4

Top level modules:
	CLG_2
	CLG_4

} {} {}} C:/Users/Truc/Desktop/Verilog_Adder/Full_Adder.v {1 {vlog -work work C:/Users/Truc/Desktop/Verilog_Adder/Full_Adder.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012

} {} {}} C:/Users/Truc/Desktop/Verilog_Adder/CRA.v {1 {vlog -work work C:/Users/Truc/Desktop/Verilog_Adder/CRA.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module CRA_2
-- Compiling module CRA_4
-- Compiling module CRA_8
-- Compiling module CRA_16
-- Compiling module CRA_32
-- Compiling module CRA_64

Top level modules:
	CRA_16
	CRA_64

} {} {}}
