Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Nov 19 23:00:51 2023
| Host         : TeddyLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   17          
LUTAR-1    Warning           LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (110)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (34)
5. checking no_input_delay (9)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (110)
--------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: clk_div/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gen_clock_en_blink_inst/o_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gen_clock_en_inst/o_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mode_trigger_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (34)
-------------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    159.986        0.000                      0                  413        0.166        0.000                      0                  413        3.000        0.000                       0                   269  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 83.333}       166.667         6.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      159.986        0.000                      0                  413        0.166        0.000                      0                  413       46.693        0.000                       0                   265  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      159.986ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       46.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             159.986ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/hrs0_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.153ns  (logic 1.151ns (18.705%)  route 5.002ns (81.295%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.725ns = ( 164.942 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.096ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.656    -1.096    gen_clock_en_inst/clk_out1
    SLICE_X36Y51         FDCE                                         r  gen_clock_en_inst/o_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.478    -0.618 f  gen_clock_en_inst/o_reg[25]/Q
                         net (fo=2, routed)           1.179     0.562    gen_clock_en_inst/o[25]
    SLICE_X36Y47         LUT4 (Prop_lut4_I3_O)        0.301     0.863 f  gen_clock_en_inst/o[31]_i_7__0/O
                         net (fo=1, routed)           1.016     1.879    gen_clock_en_inst/o[31]_i_7__0_n_0
    SLICE_X36Y51         LUT5 (Prop_lut5_I1_O)        0.124     2.003 r  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=39, routed)          1.317     3.320    clock_inst/hrs1_reg[2]_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I2_O)        0.124     3.444 r  clock_inst/hrs1[3]_i_5/O
                         net (fo=8, routed)           0.910     4.354    clock_inst/hrs1[3]_i_5_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I0_O)        0.124     4.478 r  clock_inst/hrs0[3]_i_1/O
                         net (fo=4, routed)           0.580     5.058    clock_inst/hrs0[3]_i_1_n_0
    SLICE_X40Y57         FDCE                                         r  clock_inst/hrs0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.481   164.942    clock_inst/clk_out1
    SLICE_X40Y57         FDCE                                         r  clock_inst/hrs0_reg[2]/C
                         clock pessimism              0.568   165.510    
                         clock uncertainty           -0.262   165.249    
    SLICE_X40Y57         FDCE (Setup_fdce_C_CE)      -0.205   165.044    clock_inst/hrs0_reg[2]
  -------------------------------------------------------------------
                         required time                        165.044    
                         arrival time                          -5.058    
  -------------------------------------------------------------------
                         slack                                159.986    

Slack (MET) :             159.986ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            clock_inst/hrs0_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.153ns  (logic 1.151ns (18.705%)  route 5.002ns (81.295%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.725ns = ( 164.942 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.096ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.656    -1.096    gen_clock_en_inst/clk_out1
    SLICE_X36Y51         FDCE                                         r  gen_clock_en_inst/o_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.478    -0.618 f  gen_clock_en_inst/o_reg[25]/Q
                         net (fo=2, routed)           1.179     0.562    gen_clock_en_inst/o[25]
    SLICE_X36Y47         LUT4 (Prop_lut4_I3_O)        0.301     0.863 f  gen_clock_en_inst/o[31]_i_7__0/O
                         net (fo=1, routed)           1.016     1.879    gen_clock_en_inst/o[31]_i_7__0_n_0
    SLICE_X36Y51         LUT5 (Prop_lut5_I1_O)        0.124     2.003 r  gen_clock_en_inst/o[31]_i_2__0/O
                         net (fo=39, routed)          1.317     3.320    clock_inst/hrs1_reg[2]_0
    SLICE_X38Y53         LUT6 (Prop_lut6_I2_O)        0.124     3.444 r  clock_inst/hrs1[3]_i_5/O
                         net (fo=8, routed)           0.910     4.354    clock_inst/hrs1[3]_i_5_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I0_O)        0.124     4.478 r  clock_inst/hrs0[3]_i_1/O
                         net (fo=4, routed)           0.580     5.058    clock_inst/hrs0[3]_i_1_n_0
    SLICE_X40Y57         FDCE                                         r  clock_inst/hrs0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.481   164.942    clock_inst/clk_out1
    SLICE_X40Y57         FDCE                                         r  clock_inst/hrs0_reg[3]/C
                         clock pessimism              0.568   165.510    
                         clock uncertainty           -0.262   165.249    
    SLICE_X40Y57         FDCE (Setup_fdce_C_CE)      -0.205   165.044    clock_inst/hrs0_reg[3]
  -------------------------------------------------------------------
                         required time                        165.044    
                         arrival time                          -5.058    
  -------------------------------------------------------------------
                         slack                                159.986    

Slack (MET) :             159.997ns  (required time - arrival time)
  Source:                 gen_clock_en_m_inst/o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            stopwatch_inst/min0_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.057ns  (logic 1.185ns (19.563%)  route 4.872ns (80.437%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 164.943 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.088ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.664    -1.088    gen_clock_en_m_inst/clk_out1
    SLICE_X49Y45         FDCE                                         r  gen_clock_en_m_inst/o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.632 r  gen_clock_en_m_inst/o_reg[4]/Q
                         net (fo=4, routed)           1.353     0.721    gen_clock_en_m_inst/o_reg_n_0_[4]
    SLICE_X49Y49         LUT4 (Prop_lut4_I0_O)        0.124     0.845 f  gen_clock_en_m_inst/msec0[3]_i_9/O
                         net (fo=2, routed)           0.586     1.431    gen_clock_en_m_inst/msec0[3]_i_9_n_0
    SLICE_X49Y48         LUT5 (Prop_lut5_I4_O)        0.149     1.580 f  gen_clock_en_m_inst/msec0[3]_i_4/O
                         net (fo=34, routed)          1.287     2.866    gen_clock_en_m_inst/msec0[3]_i_4_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I2_O)        0.332     3.198 r  gen_clock_en_m_inst/sec0[3]_i_1__2/O
                         net (fo=5, routed)           0.811     4.009    stopwatch_inst/E[0]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124     4.133 r  stopwatch_inst/min0[3]_i_1__2/O
                         net (fo=4, routed)           0.836     4.970    stopwatch_inst/min00
    SLICE_X36Y54         FDCE                                         r  stopwatch_inst/min0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482   164.943    stopwatch_inst/clk_out1
    SLICE_X36Y54         FDCE                                         r  stopwatch_inst/min0_reg[0]/C
                         clock pessimism              0.454   165.397    
                         clock uncertainty           -0.262   165.135    
    SLICE_X36Y54         FDCE (Setup_fdce_C_CE)      -0.169   164.966    stopwatch_inst/min0_reg[0]
  -------------------------------------------------------------------
                         required time                        164.966    
                         arrival time                          -4.970    
  -------------------------------------------------------------------
                         slack                                159.997    

Slack (MET) :             159.997ns  (required time - arrival time)
  Source:                 gen_clock_en_m_inst/o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            stopwatch_inst/min0_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.057ns  (logic 1.185ns (19.563%)  route 4.872ns (80.437%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 164.943 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.088ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.664    -1.088    gen_clock_en_m_inst/clk_out1
    SLICE_X49Y45         FDCE                                         r  gen_clock_en_m_inst/o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.632 r  gen_clock_en_m_inst/o_reg[4]/Q
                         net (fo=4, routed)           1.353     0.721    gen_clock_en_m_inst/o_reg_n_0_[4]
    SLICE_X49Y49         LUT4 (Prop_lut4_I0_O)        0.124     0.845 f  gen_clock_en_m_inst/msec0[3]_i_9/O
                         net (fo=2, routed)           0.586     1.431    gen_clock_en_m_inst/msec0[3]_i_9_n_0
    SLICE_X49Y48         LUT5 (Prop_lut5_I4_O)        0.149     1.580 f  gen_clock_en_m_inst/msec0[3]_i_4/O
                         net (fo=34, routed)          1.287     2.866    gen_clock_en_m_inst/msec0[3]_i_4_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I2_O)        0.332     3.198 r  gen_clock_en_m_inst/sec0[3]_i_1__2/O
                         net (fo=5, routed)           0.811     4.009    stopwatch_inst/E[0]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124     4.133 r  stopwatch_inst/min0[3]_i_1__2/O
                         net (fo=4, routed)           0.836     4.970    stopwatch_inst/min00
    SLICE_X36Y54         FDCE                                         r  stopwatch_inst/min0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482   164.943    stopwatch_inst/clk_out1
    SLICE_X36Y54         FDCE                                         r  stopwatch_inst/min0_reg[1]/C
                         clock pessimism              0.454   165.397    
                         clock uncertainty           -0.262   165.135    
    SLICE_X36Y54         FDCE (Setup_fdce_C_CE)      -0.169   164.966    stopwatch_inst/min0_reg[1]
  -------------------------------------------------------------------
                         required time                        164.966    
                         arrival time                          -4.970    
  -------------------------------------------------------------------
                         slack                                159.997    

Slack (MET) :             159.997ns  (required time - arrival time)
  Source:                 gen_clock_en_m_inst/o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            stopwatch_inst/min0_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.057ns  (logic 1.185ns (19.563%)  route 4.872ns (80.437%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 164.943 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.088ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.664    -1.088    gen_clock_en_m_inst/clk_out1
    SLICE_X49Y45         FDCE                                         r  gen_clock_en_m_inst/o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.632 r  gen_clock_en_m_inst/o_reg[4]/Q
                         net (fo=4, routed)           1.353     0.721    gen_clock_en_m_inst/o_reg_n_0_[4]
    SLICE_X49Y49         LUT4 (Prop_lut4_I0_O)        0.124     0.845 f  gen_clock_en_m_inst/msec0[3]_i_9/O
                         net (fo=2, routed)           0.586     1.431    gen_clock_en_m_inst/msec0[3]_i_9_n_0
    SLICE_X49Y48         LUT5 (Prop_lut5_I4_O)        0.149     1.580 f  gen_clock_en_m_inst/msec0[3]_i_4/O
                         net (fo=34, routed)          1.287     2.866    gen_clock_en_m_inst/msec0[3]_i_4_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I2_O)        0.332     3.198 r  gen_clock_en_m_inst/sec0[3]_i_1__2/O
                         net (fo=5, routed)           0.811     4.009    stopwatch_inst/E[0]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124     4.133 r  stopwatch_inst/min0[3]_i_1__2/O
                         net (fo=4, routed)           0.836     4.970    stopwatch_inst/min00
    SLICE_X36Y54         FDCE                                         r  stopwatch_inst/min0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482   164.943    stopwatch_inst/clk_out1
    SLICE_X36Y54         FDCE                                         r  stopwatch_inst/min0_reg[2]/C
                         clock pessimism              0.454   165.397    
                         clock uncertainty           -0.262   165.135    
    SLICE_X36Y54         FDCE (Setup_fdce_C_CE)      -0.169   164.966    stopwatch_inst/min0_reg[2]
  -------------------------------------------------------------------
                         required time                        164.966    
                         arrival time                          -4.970    
  -------------------------------------------------------------------
                         slack                                159.997    

Slack (MET) :             159.997ns  (required time - arrival time)
  Source:                 gen_clock_en_m_inst/o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            stopwatch_inst/min0_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.057ns  (logic 1.185ns (19.563%)  route 4.872ns (80.437%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 164.943 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.088ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.664    -1.088    gen_clock_en_m_inst/clk_out1
    SLICE_X49Y45         FDCE                                         r  gen_clock_en_m_inst/o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.632 r  gen_clock_en_m_inst/o_reg[4]/Q
                         net (fo=4, routed)           1.353     0.721    gen_clock_en_m_inst/o_reg_n_0_[4]
    SLICE_X49Y49         LUT4 (Prop_lut4_I0_O)        0.124     0.845 f  gen_clock_en_m_inst/msec0[3]_i_9/O
                         net (fo=2, routed)           0.586     1.431    gen_clock_en_m_inst/msec0[3]_i_9_n_0
    SLICE_X49Y48         LUT5 (Prop_lut5_I4_O)        0.149     1.580 f  gen_clock_en_m_inst/msec0[3]_i_4/O
                         net (fo=34, routed)          1.287     2.866    gen_clock_en_m_inst/msec0[3]_i_4_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I2_O)        0.332     3.198 r  gen_clock_en_m_inst/sec0[3]_i_1__2/O
                         net (fo=5, routed)           0.811     4.009    stopwatch_inst/E[0]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124     4.133 r  stopwatch_inst/min0[3]_i_1__2/O
                         net (fo=4, routed)           0.836     4.970    stopwatch_inst/min00
    SLICE_X36Y54         FDCE                                         r  stopwatch_inst/min0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482   164.943    stopwatch_inst/clk_out1
    SLICE_X36Y54         FDCE                                         r  stopwatch_inst/min0_reg[3]/C
                         clock pessimism              0.454   165.397    
                         clock uncertainty           -0.262   165.135    
    SLICE_X36Y54         FDCE (Setup_fdce_C_CE)      -0.169   164.966    stopwatch_inst/min0_reg[3]
  -------------------------------------------------------------------
                         required time                        164.966    
                         arrival time                          -4.970    
  -------------------------------------------------------------------
                         slack                                159.997    

Slack (MET) :             160.044ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            timer_inst/hrs1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 1.244ns (20.170%)  route 4.924ns (79.830%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 164.943 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.097ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.655    -1.097    gen_clock_en_inst/clk_out1
    SLICE_X36Y53         FDCE                                         r  gen_clock_en_inst/o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDCE (Prop_fdce_C_Q)         0.518    -0.579 f  gen_clock_en_inst/o_reg[30]/Q
                         net (fo=2, routed)           1.050     0.471    gen_clock_en_inst/o[30]
    SLICE_X36Y48         LUT4 (Prop_lut4_I1_O)        0.124     0.595 f  gen_clock_en_inst/o[31]_i_9/O
                         net (fo=3, routed)           0.848     1.443    gen_clock_en_inst/o[31]_i_9_n_0
    SLICE_X38Y49         LUT4 (Prop_lut4_I3_O)        0.150     1.593 f  gen_clock_en_inst/o[31]_i_4__0/O
                         net (fo=32, routed)          1.051     2.644    gen_clock_en_inst/o[31]_i_4__0_n_0
    SLICE_X39Y49         LUT5 (Prop_lut5_I1_O)        0.328     2.972 r  gen_clock_en_inst/mode_trigger[1]_i_2/O
                         net (fo=9, routed)           1.489     4.461    timer_inst/CLK
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.124     4.585 r  timer_inst/hrs1[3]_i_1__0/O
                         net (fo=4, routed)           0.486     5.071    timer_inst/hrs1[3]_i_1__0_n_0
    SLICE_X36Y55         FDCE                                         r  timer_inst/hrs1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482   164.943    timer_inst/clk_out1
    SLICE_X36Y55         FDCE                                         r  timer_inst/hrs1_reg[0]/C
                         clock pessimism              0.602   165.545    
                         clock uncertainty           -0.262   165.284    
    SLICE_X36Y55         FDCE (Setup_fdce_C_CE)      -0.169   165.115    timer_inst/hrs1_reg[0]
  -------------------------------------------------------------------
                         required time                        165.115    
                         arrival time                          -5.071    
  -------------------------------------------------------------------
                         slack                                160.044    

Slack (MET) :             160.044ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            timer_inst/hrs1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 1.244ns (20.170%)  route 4.924ns (79.830%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 164.943 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.097ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.655    -1.097    gen_clock_en_inst/clk_out1
    SLICE_X36Y53         FDCE                                         r  gen_clock_en_inst/o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDCE (Prop_fdce_C_Q)         0.518    -0.579 f  gen_clock_en_inst/o_reg[30]/Q
                         net (fo=2, routed)           1.050     0.471    gen_clock_en_inst/o[30]
    SLICE_X36Y48         LUT4 (Prop_lut4_I1_O)        0.124     0.595 f  gen_clock_en_inst/o[31]_i_9/O
                         net (fo=3, routed)           0.848     1.443    gen_clock_en_inst/o[31]_i_9_n_0
    SLICE_X38Y49         LUT4 (Prop_lut4_I3_O)        0.150     1.593 f  gen_clock_en_inst/o[31]_i_4__0/O
                         net (fo=32, routed)          1.051     2.644    gen_clock_en_inst/o[31]_i_4__0_n_0
    SLICE_X39Y49         LUT5 (Prop_lut5_I1_O)        0.328     2.972 r  gen_clock_en_inst/mode_trigger[1]_i_2/O
                         net (fo=9, routed)           1.489     4.461    timer_inst/CLK
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.124     4.585 r  timer_inst/hrs1[3]_i_1__0/O
                         net (fo=4, routed)           0.486     5.071    timer_inst/hrs1[3]_i_1__0_n_0
    SLICE_X36Y55         FDCE                                         r  timer_inst/hrs1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482   164.943    timer_inst/clk_out1
    SLICE_X36Y55         FDCE                                         r  timer_inst/hrs1_reg[1]/C
                         clock pessimism              0.602   165.545    
                         clock uncertainty           -0.262   165.284    
    SLICE_X36Y55         FDCE (Setup_fdce_C_CE)      -0.169   165.115    timer_inst/hrs1_reg[1]
  -------------------------------------------------------------------
                         required time                        165.115    
                         arrival time                          -5.071    
  -------------------------------------------------------------------
                         slack                                160.044    

Slack (MET) :             160.044ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            timer_inst/hrs1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 1.244ns (20.170%)  route 4.924ns (79.830%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 164.943 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.097ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.655    -1.097    gen_clock_en_inst/clk_out1
    SLICE_X36Y53         FDCE                                         r  gen_clock_en_inst/o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDCE (Prop_fdce_C_Q)         0.518    -0.579 f  gen_clock_en_inst/o_reg[30]/Q
                         net (fo=2, routed)           1.050     0.471    gen_clock_en_inst/o[30]
    SLICE_X36Y48         LUT4 (Prop_lut4_I1_O)        0.124     0.595 f  gen_clock_en_inst/o[31]_i_9/O
                         net (fo=3, routed)           0.848     1.443    gen_clock_en_inst/o[31]_i_9_n_0
    SLICE_X38Y49         LUT4 (Prop_lut4_I3_O)        0.150     1.593 f  gen_clock_en_inst/o[31]_i_4__0/O
                         net (fo=32, routed)          1.051     2.644    gen_clock_en_inst/o[31]_i_4__0_n_0
    SLICE_X39Y49         LUT5 (Prop_lut5_I1_O)        0.328     2.972 r  gen_clock_en_inst/mode_trigger[1]_i_2/O
                         net (fo=9, routed)           1.489     4.461    timer_inst/CLK
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.124     4.585 r  timer_inst/hrs1[3]_i_1__0/O
                         net (fo=4, routed)           0.486     5.071    timer_inst/hrs1[3]_i_1__0_n_0
    SLICE_X36Y55         FDCE                                         r  timer_inst/hrs1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482   164.943    timer_inst/clk_out1
    SLICE_X36Y55         FDCE                                         r  timer_inst/hrs1_reg[2]/C
                         clock pessimism              0.602   165.545    
                         clock uncertainty           -0.262   165.284    
    SLICE_X36Y55         FDCE (Setup_fdce_C_CE)      -0.169   165.115    timer_inst/hrs1_reg[2]
  -------------------------------------------------------------------
                         required time                        165.115    
                         arrival time                          -5.071    
  -------------------------------------------------------------------
                         slack                                160.044    

Slack (MET) :             160.044ns  (required time - arrival time)
  Source:                 gen_clock_en_inst/o_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            timer_inst/hrs1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (clk_out1_clk_wiz_0 rise@166.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 1.244ns (20.170%)  route 4.924ns (79.830%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns = ( 164.943 - 166.667 ) 
    Source Clock Delay      (SCD):    -1.097ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.655    -1.097    gen_clock_en_inst/clk_out1
    SLICE_X36Y53         FDCE                                         r  gen_clock_en_inst/o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDCE (Prop_fdce_C_Q)         0.518    -0.579 f  gen_clock_en_inst/o_reg[30]/Q
                         net (fo=2, routed)           1.050     0.471    gen_clock_en_inst/o[30]
    SLICE_X36Y48         LUT4 (Prop_lut4_I1_O)        0.124     0.595 f  gen_clock_en_inst/o[31]_i_9/O
                         net (fo=3, routed)           0.848     1.443    gen_clock_en_inst/o[31]_i_9_n_0
    SLICE_X38Y49         LUT4 (Prop_lut4_I3_O)        0.150     1.593 f  gen_clock_en_inst/o[31]_i_4__0/O
                         net (fo=32, routed)          1.051     2.644    gen_clock_en_inst/o[31]_i_4__0_n_0
    SLICE_X39Y49         LUT5 (Prop_lut5_I1_O)        0.328     2.972 r  gen_clock_en_inst/mode_trigger[1]_i_2/O
                         net (fo=9, routed)           1.489     4.461    timer_inst/CLK
    SLICE_X41Y56         LUT6 (Prop_lut6_I5_O)        0.124     4.585 r  timer_inst/hrs1[3]_i_1__0/O
                         net (fo=4, routed)           0.486     5.071    timer_inst/hrs1[3]_i_1__0_n_0
    SLICE_X36Y55         FDCE                                         r  timer_inst/hrs1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.667   166.667 r  
    Y9                                                0.000   166.667 r  clk (IN)
                         net (fo=0)                   0.000   166.667    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288   167.954 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.116    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438   161.679 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691   163.370    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482   164.943    timer_inst/clk_out1
    SLICE_X36Y55         FDCE                                         r  timer_inst/hrs1_reg[3]/C
                         clock pessimism              0.602   165.545    
                         clock uncertainty           -0.262   165.284    
    SLICE_X36Y55         FDCE (Setup_fdce_C_CE)      -0.169   165.115    timer_inst/hrs1_reg[3]
  -------------------------------------------------------------------
                         required time                        165.115    
                         arrival time                          -5.071    
  -------------------------------------------------------------------
                         slack                                160.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 debounce_btn0_inst/btn_in_d_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            debounce_btn0_inst/btn_in_d_reg[3][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.939%)  route 0.130ns (48.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    -0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.557    -0.453    debounce_btn0_inst/clk_out1
    SLICE_X48Y56         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.312 r  debounce_btn0_inst/btn_in_d_reg[2][0]/Q
                         net (fo=2, routed)           0.130    -0.181    debounce_btn0_inst/btn_in_d_reg[2][0]
    SLICE_X47Y56         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    debounce_btn0_inst/clk_out1
    SLICE_X47Y56         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[3][0]/C
                         clock pessimism              0.132    -0.418    
    SLICE_X47Y56         FDCE (Hold_fdce_C_D)         0.070    -0.348    debounce_btn0_inst/btn_in_d_reg[3][0]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 debounce_btn0_inst/btn_in_d_reg[2][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            debounce_btn0_inst/btn_in_d_reg[3][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.787%)  route 0.131ns (48.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    -0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.557    -0.453    debounce_btn0_inst/clk_out1
    SLICE_X48Y56         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.312 r  debounce_btn0_inst/btn_in_d_reg[2][2]/Q
                         net (fo=2, routed)           0.131    -0.180    debounce_btn0_inst/btn_in_d_reg[2][2]
    SLICE_X47Y56         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    debounce_btn0_inst/clk_out1
    SLICE_X47Y56         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[3][2]/C
                         clock pessimism              0.132    -0.418    
    SLICE_X47Y56         FDCE (Hold_fdce_C_D)         0.070    -0.348    debounce_btn0_inst/btn_in_d_reg[3][2]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 debounce_btn0_inst/btn_in_d_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            debounce_btn0_inst/btn_in_d_reg[3][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.783%)  route 0.131ns (48.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    -0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.557    -0.453    debounce_btn0_inst/clk_out1
    SLICE_X48Y56         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.312 r  debounce_btn0_inst/btn_in_d_reg[2][1]/Q
                         net (fo=2, routed)           0.131    -0.180    debounce_btn0_inst/btn_in_d_reg[2][1]
    SLICE_X47Y56         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    debounce_btn0_inst/clk_out1
    SLICE_X47Y56         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[3][1]/C
                         clock pessimism              0.132    -0.418    
    SLICE_X47Y56         FDCE (Hold_fdce_C_D)         0.066    -0.352    debounce_btn0_inst/btn_in_d_reg[3][1]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 gen_clock_en_m_inst/o_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            gen_clock_en_m_inst/o_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.231ns (41.846%)  route 0.321ns (58.154%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.548ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    -0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.559    -0.451    gen_clock_en_m_inst/clk_out1
    SLICE_X47Y50         FDCE                                         r  gen_clock_en_m_inst/o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.310 r  gen_clock_en_m_inst/o_reg[24]/Q
                         net (fo=3, routed)           0.137    -0.173    gen_clock_en_m_inst/o_reg_n_0_[24]
    SLICE_X47Y48         LUT6 (Prop_lut6_I4_O)        0.045    -0.128 f  gen_clock_en_m_inst/o[31]_i_3__1/O
                         net (fo=31, routed)          0.184     0.056    gen_clock_en_m_inst/o[31]_i_3__1_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.045     0.101 r  gen_clock_en_m_inst/o[14]_i_1__0/O
                         net (fo=1, routed)           0.000     0.101    gen_clock_en_m_inst/o[14]
    SLICE_X49Y48         FDCE                                         r  gen_clock_en_m_inst/o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.828    -0.548    gen_clock_en_m_inst/clk_out1
    SLICE_X49Y48         FDCE                                         r  gen_clock_en_m_inst/o_reg[14]/C
                         clock pessimism              0.367    -0.181    
    SLICE_X49Y48         FDCE (Hold_fdce_C_D)         0.092    -0.089    gen_clock_en_m_inst/o_reg[14]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 gen_clock_en_m_inst/o_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            gen_clock_en_m_inst/o_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.231ns (41.771%)  route 0.322ns (58.229%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.548ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    -0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.559    -0.451    gen_clock_en_m_inst/clk_out1
    SLICE_X47Y50         FDCE                                         r  gen_clock_en_m_inst/o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.310 r  gen_clock_en_m_inst/o_reg[24]/Q
                         net (fo=3, routed)           0.137    -0.173    gen_clock_en_m_inst/o_reg_n_0_[24]
    SLICE_X47Y48         LUT6 (Prop_lut6_I4_O)        0.045    -0.128 f  gen_clock_en_m_inst/o[31]_i_3__1/O
                         net (fo=31, routed)          0.185     0.057    gen_clock_en_m_inst/o[31]_i_3__1_n_0
    SLICE_X49Y48         LUT6 (Prop_lut6_I1_O)        0.045     0.102 r  gen_clock_en_m_inst/o[13]_i_1__0/O
                         net (fo=1, routed)           0.000     0.102    gen_clock_en_m_inst/o[13]
    SLICE_X49Y48         FDCE                                         r  gen_clock_en_m_inst/o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.828    -0.548    gen_clock_en_m_inst/clk_out1
    SLICE_X49Y48         FDCE                                         r  gen_clock_en_m_inst/o_reg[13]/C
                         clock pessimism              0.367    -0.181    
    SLICE_X49Y48         FDCE (Hold_fdce_C_D)         0.091    -0.090    gen_clock_en_m_inst/o_reg[13]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 debounce_btn0_inst/btn_in_d_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            debounce_btn0_inst/btn_in_d_reg[2][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.489%)  route 0.128ns (47.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.557    -0.453    debounce_btn0_inst/clk_out1
    SLICE_X48Y56         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.312 r  debounce_btn0_inst/btn_in_d_reg[1][2]/Q
                         net (fo=2, routed)           0.128    -0.184    debounce_btn0_inst/btn_in_d_reg[1][2]
    SLICE_X48Y56         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    debounce_btn0_inst/clk_out1
    SLICE_X48Y56         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[2][2]/C
                         clock pessimism              0.097    -0.453    
    SLICE_X48Y56         FDCE (Hold_fdce_C_D)         0.072    -0.381    debounce_btn0_inst/btn_in_d_reg[2][2]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 timer_inst/min0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            timer_inst/min0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.781%)  route 0.147ns (44.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.558    -0.452    timer_inst/clk_out1
    SLICE_X44Y54         FDCE                                         r  timer_inst/min0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDCE (Prop_fdce_C_Q)         0.141    -0.311 r  timer_inst/min0_reg[3]/Q
                         net (fo=6, routed)           0.147    -0.163    timer_inst/min0_reg[3]_0[1]
    SLICE_X43Y54         LUT6 (Prop_lut6_I3_O)        0.045    -0.118 r  timer_inst/min0[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.118    timer_inst/min0[1]_i_1__0_n_0
    SLICE_X43Y54         FDCE                                         r  timer_inst/min0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    timer_inst/clk_out1
    SLICE_X43Y54         FDCE                                         r  timer_inst/min0_reg[1]/C
                         clock pessimism              0.132    -0.418    
    SLICE_X43Y54         FDCE (Hold_fdce_C_D)         0.092    -0.326    timer_inst/min0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 gen_clock_en_m_inst/o_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            gen_clock_en_m_inst/o_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.254ns (44.770%)  route 0.313ns (55.230%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.549ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    -0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.561    -0.449    gen_clock_en_m_inst/clk_out1
    SLICE_X46Y49         FDCE                                         r  gen_clock_en_m_inst/o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.285 r  gen_clock_en_m_inst/o_reg[18]/Q
                         net (fo=4, routed)           0.075    -0.209    gen_clock_en_m_inst/o_reg_n_0_[18]
    SLICE_X47Y49         LUT6 (Prop_lut6_I3_O)        0.045    -0.164 r  gen_clock_en_m_inst/o[31]_i_4__1/O
                         net (fo=31, routed)          0.238     0.074    gen_clock_en_m_inst/o[31]_i_4__1_n_0
    SLICE_X47Y50         LUT6 (Prop_lut6_I3_O)        0.045     0.119 r  gen_clock_en_m_inst/o[24]_i_1__0/O
                         net (fo=1, routed)           0.000     0.119    gen_clock_en_m_inst/o[24]
    SLICE_X47Y50         FDCE                                         r  gen_clock_en_m_inst/o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.827    -0.549    gen_clock_en_m_inst/clk_out1
    SLICE_X47Y50         FDCE                                         r  gen_clock_en_m_inst/o_reg[24]/C
                         clock pessimism              0.367    -0.182    
    SLICE_X47Y50         FDCE (Hold_fdce_C_D)         0.092    -0.090    gen_clock_en_m_inst/o_reg[24]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 gen_clock_en_m_inst/o_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            gen_clock_en_m_inst/o_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.254ns (44.692%)  route 0.314ns (55.308%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.549ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    -0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.561    -0.449    gen_clock_en_m_inst/clk_out1
    SLICE_X46Y49         FDCE                                         r  gen_clock_en_m_inst/o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.285 r  gen_clock_en_m_inst/o_reg[18]/Q
                         net (fo=4, routed)           0.075    -0.209    gen_clock_en_m_inst/o_reg_n_0_[18]
    SLICE_X47Y49         LUT6 (Prop_lut6_I3_O)        0.045    -0.164 r  gen_clock_en_m_inst/o[31]_i_4__1/O
                         net (fo=31, routed)          0.239     0.075    gen_clock_en_m_inst/o[31]_i_4__1_n_0
    SLICE_X47Y50         LUT6 (Prop_lut6_I3_O)        0.045     0.120 r  gen_clock_en_m_inst/o[23]_i_1__0/O
                         net (fo=1, routed)           0.000     0.120    gen_clock_en_m_inst/o[23]
    SLICE_X47Y50         FDCE                                         r  gen_clock_en_m_inst/o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.827    -0.549    gen_clock_en_m_inst/clk_out1
    SLICE_X47Y50         FDCE                                         r  gen_clock_en_m_inst/o_reg[23]/C
                         clock pessimism              0.367    -0.182    
    SLICE_X47Y50         FDCE (Hold_fdce_C_D)         0.091    -0.091    gen_clock_en_m_inst/o_reg[23]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.120    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 digit_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            digit_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.581%)  route 0.155ns (45.419%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.550ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.558    -0.452    clk_6mhz
    SLICE_X43Y56         FDCE                                         r  digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.311 r  digit_reg[0]/Q
                         net (fo=11, routed)          0.155    -0.156    debounce_btn0_inst/Q[0]
    SLICE_X44Y56         LUT4 (Prop_lut4_I0_O)        0.045    -0.111 r  debounce_btn0_inst/digit[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.111    p_1_in__0[5]
    SLICE_X44Y56         FDPE                                         r  digit_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    clk_6mhz
    SLICE_X44Y56         FDPE                                         r  digit_reg[5]/C
                         clock pessimism              0.132    -0.418    
    SLICE_X44Y56         FDPE (Hold_fdpe_C_D)         0.092    -0.326    digit_reg[5]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 83.333 }
Period(ns):         166.667
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         166.667     164.511    BUFGCTRL_X0Y0    clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         166.667     165.418    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         166.667     165.667    SLICE_X43Y56     digit_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         166.667     165.667    SLICE_X43Y56     digit_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         166.667     165.667    SLICE_X43Y56     digit_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         166.667     165.667    SLICE_X43Y56     digit_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         166.667     165.667    SLICE_X44Y56     digit_reg[4]/C
Min Period        n/a     FDPE/C              n/a            1.000         166.667     165.667    SLICE_X44Y56     digit_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         166.667     165.667    SLICE_X38Y56     alarm_inst/hrs0_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         166.667     165.667    SLICE_X38Y56     alarm_inst/hrs0_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       166.667     46.693     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X43Y56     digit_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X43Y56     digit_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X43Y56     digit_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X43Y56     digit_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X43Y56     digit_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X43Y56     digit_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X43Y56     digit_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X43Y56     digit_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X44Y56     digit_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X44Y56     digit_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X43Y56     digit_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X43Y56     digit_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X43Y56     digit_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X43Y56     digit_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X43Y56     digit_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X43Y56     digit_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X43Y56     digit_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X43Y56     digit_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X44Y56     digit_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X44Y56     digit_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.141ns  (logic 4.189ns (31.876%)  route 8.952ns (68.124%))
  Logic Levels:           6  (FDPE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X44Y57         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=54, routed)          2.050     2.506    timer_inst/hrs1[3]_i_3[0]
    SLICE_X42Y53         LUT6 (Prop_lut6_I3_O)        0.124     2.630 r  timer_inst/seg_data_OBUF[4]_inst_i_8/O
                         net (fo=8, routed)           1.142     3.772    timer_inst/min0_reg[2]_0
    SLICE_X38Y51         LUT4 (Prop_lut4_I0_O)        0.152     3.924 r  timer_inst/seg_data_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           1.009     4.933    alarm_inst/seg_data_OBUF[2]_inst_i_1_2
    SLICE_X40Y51         LUT6 (Prop_lut6_I3_O)        0.348     5.281 r  alarm_inst/seg_data_OBUF[7]_inst_i_3/O
                         net (fo=6, routed)           1.045     6.327    alarm_inst/seg_com_reg[4]
    SLICE_X36Y52         LUT5 (Prop_lut5_I4_O)        0.124     6.451 r  alarm_inst/seg_data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.705    10.156    seg_data_OBUF[5]
    Y10                  OBUF (Prop_obuf_I_O)         2.985    13.141 r  seg_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.141    seg_data[5]
    Y10                                                               r  seg_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.853ns  (logic 4.171ns (32.454%)  route 8.682ns (67.546%))
  Logic Levels:           6  (FDPE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X44Y57         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=54, routed)          2.050     2.506    timer_inst/hrs1[3]_i_3[0]
    SLICE_X42Y53         LUT6 (Prop_lut6_I3_O)        0.124     2.630 r  timer_inst/seg_data_OBUF[4]_inst_i_8/O
                         net (fo=8, routed)           1.142     3.772    timer_inst/min0_reg[2]_0
    SLICE_X38Y51         LUT4 (Prop_lut4_I0_O)        0.152     3.924 r  timer_inst/seg_data_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           1.009     4.933    alarm_inst/seg_data_OBUF[2]_inst_i_1_2
    SLICE_X40Y51         LUT6 (Prop_lut6_I3_O)        0.348     5.281 r  alarm_inst/seg_data_OBUF[7]_inst_i_3/O
                         net (fo=6, routed)           0.791     6.073    alarm_inst/seg_com_reg[4]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.197 r  alarm_inst/seg_data_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.689     9.886    seg_data_OBUF[4]
    AA9                  OBUF (Prop_obuf_I_O)         2.967    12.853 r  seg_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.853    seg_data[4]
    AA9                                                               r  seg_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.684ns  (logic 4.209ns (33.187%)  route 8.475ns (66.813%))
  Logic Levels:           6  (FDPE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X44Y57         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=54, routed)          2.050     2.506    timer_inst/hrs1[3]_i_3[0]
    SLICE_X42Y53         LUT6 (Prop_lut6_I3_O)        0.124     2.630 r  timer_inst/seg_data_OBUF[4]_inst_i_8/O
                         net (fo=8, routed)           1.142     3.772    timer_inst/min0_reg[2]_0
    SLICE_X38Y51         LUT4 (Prop_lut4_I0_O)        0.152     3.924 r  timer_inst/seg_data_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           1.009     4.933    alarm_inst/seg_data_OBUF[2]_inst_i_1_2
    SLICE_X40Y51         LUT6 (Prop_lut6_I3_O)        0.348     5.281 r  alarm_inst/seg_data_OBUF[7]_inst_i_3/O
                         net (fo=6, routed)           0.792     6.074    alarm_inst/seg_com_reg[4]
    SLICE_X36Y50         LUT5 (Prop_lut5_I1_O)        0.124     6.198 r  alarm_inst/seg_data_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.481     9.679    seg_data_OBUF[6]
    AA11                 OBUF (Prop_obuf_I_O)         3.005    12.684 r  seg_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.684    seg_data[6]
    AA11                                                              r  seg_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.601ns  (logic 4.192ns (33.265%)  route 8.409ns (66.735%))
  Logic Levels:           6  (FDPE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X44Y57         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=54, routed)          2.050     2.506    timer_inst/hrs1[3]_i_3[0]
    SLICE_X42Y53         LUT6 (Prop_lut6_I3_O)        0.124     2.630 r  timer_inst/seg_data_OBUF[4]_inst_i_8/O
                         net (fo=8, routed)           1.142     3.772    timer_inst/min0_reg[2]_0
    SLICE_X38Y51         LUT4 (Prop_lut4_I0_O)        0.152     3.924 r  timer_inst/seg_data_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           1.009     4.933    alarm_inst/seg_data_OBUF[2]_inst_i_1_2
    SLICE_X40Y51         LUT6 (Prop_lut6_I3_O)        0.348     5.281 r  alarm_inst/seg_data_OBUF[7]_inst_i_3/O
                         net (fo=6, routed)           1.012     6.294    timer_inst/seg_data[2]_1
    SLICE_X40Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.418 r  timer_inst/seg_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.196     9.613    seg_data_OBUF[2]
    AB10                 OBUF (Prop_obuf_I_O)         2.988    12.601 r  seg_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.601    seg_data[2]
    AB10                                                              r  seg_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.541ns  (logic 4.512ns (35.979%)  route 8.029ns (64.021%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDCE                         0.000     0.000 r  FSM_sequential_c_state_reg[1]/C
    SLICE_X44Y57         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  FSM_sequential_c_state_reg[1]/Q
                         net (fo=54, routed)          1.716     2.135    alarm_inst/sec0_reg[3]_1[1]
    SLICE_X37Y55         LUT6 (Prop_lut6_I4_O)        0.299     2.434 r  alarm_inst/seg_data_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           1.138     3.572    alarm_inst/seg_data_OBUF[3]_inst_i_7_n_0
    SLICE_X39Y52         LUT2 (Prop_lut2_I0_O)        0.152     3.724 r  alarm_inst/seg_data_OBUF[7]_inst_i_23/O
                         net (fo=6, routed)           1.200     4.924    alarm_inst/seg_com_reg[1]
    SLICE_X38Y50         LUT5 (Prop_lut5_I2_O)        0.352     5.276 r  alarm_inst/seg_data_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.661     5.938    alarm_inst/seg_data_OBUF[1]_inst_i_2_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.328     6.266 r  alarm_inst/seg_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.313     9.579    seg_data_OBUF[1]
    AB9                  OBUF (Prop_obuf_I_O)         2.962    12.541 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.541    seg_data[1]
    AB9                                                               r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.453ns  (logic 4.100ns (32.923%)  route 8.353ns (67.077%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDCE                         0.000     0.000 r  FSM_sequential_c_state_reg[1]/C
    SLICE_X44Y57         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  FSM_sequential_c_state_reg[1]/Q
                         net (fo=54, routed)          1.997     2.416    timer_inst/hrs1[3]_i_3[1]
    SLICE_X44Y53         LUT6 (Prop_lut6_I4_O)        0.299     2.715 r  timer_inst/seg_data_OBUF[1]_inst_i_7/O
                         net (fo=8, routed)           1.326     4.041    alarm_inst/seg_data_OBUF[7]_inst_i_3_2
    SLICE_X40Y52         LUT5 (Prop_lut5_I1_O)        0.124     4.165 r  alarm_inst/seg_data_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.801     4.967    alarm_inst/seg_data_OBUF[3]_inst_i_8_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124     5.091 r  alarm_inst/seg_data_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.743     5.834    alarm_inst/seg_data_OBUF[3]_inst_i_3_n_0
    SLICE_X40Y49         LUT4 (Prop_lut4_I2_O)        0.124     5.958 r  alarm_inst/seg_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.486     9.443    seg_data_OBUF[3]
    AB11                 OBUF (Prop_obuf_I_O)         3.010    12.453 r  seg_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.453    seg_data[3]
    AB11                                                              r  seg_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.163ns  (logic 4.196ns (34.499%)  route 7.967ns (65.501%))
  Logic Levels:           6  (FDPE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X44Y57         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=54, routed)          2.050     2.506    timer_inst/hrs1[3]_i_3[0]
    SLICE_X42Y53         LUT6 (Prop_lut6_I3_O)        0.124     2.630 r  timer_inst/seg_data_OBUF[4]_inst_i_8/O
                         net (fo=8, routed)           1.142     3.772    timer_inst/min0_reg[2]_0
    SLICE_X38Y51         LUT4 (Prop_lut4_I0_O)        0.152     3.924 r  timer_inst/seg_data_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           1.009     4.933    alarm_inst/seg_data_OBUF[2]_inst_i_1_2
    SLICE_X40Y51         LUT6 (Prop_lut6_I3_O)        0.348     5.281 r  alarm_inst/seg_data_OBUF[7]_inst_i_3/O
                         net (fo=6, routed)           0.459     5.741    alarm_inst/seg_com_reg[4]
    SLICE_X38Y51         LUT5 (Prop_lut5_I1_O)        0.124     5.865 r  alarm_inst/seg_data_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.306     9.171    seg_data_OBUF[7]
    Y11                  OBUF (Prop_obuf_I_O)         2.992    12.163 r  seg_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.163    seg_data[7]
    Y11                                                               r  seg_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            seg_com_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.690ns  (logic 1.454ns (13.597%)  route 9.237ns (86.403%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           3.583     4.913    debounce_btn0_inst/reset
    SLICE_X36Y37         LUT2 (Prop_lut2_I0_O)        0.124     5.037 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=223, routed)         5.653    10.690    rst
    SLICE_X37Y48         FDCE                                         f  seg_com_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            seg_com_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.690ns  (logic 1.454ns (13.597%)  route 9.237ns (86.403%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           3.583     4.913    debounce_btn0_inst/reset
    SLICE_X36Y37         LUT2 (Prop_lut2_I0_O)        0.124     5.037 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=223, routed)         5.653    10.690    rst
    SLICE_X37Y48         FDCE                                         f  seg_com_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            seg_com_reg[2]_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.690ns  (logic 1.454ns (13.597%)  route 9.237ns (86.403%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           3.583     4.913    debounce_btn0_inst/reset
    SLICE_X36Y37         LUT2 (Prop_lut2_I0_O)        0.124     5.037 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=223, routed)         5.653    10.690    rst
    SLICE_X37Y48         FDCE                                         f  seg_com_reg[2]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            FSM_sequential_c_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.320%)  route 0.101ns (41.680%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X44Y57         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=54, routed)          0.101     0.242    c_state[0]
    SLICE_X44Y57         FDCE                                         r  FSM_sequential_c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_c_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.227ns (71.213%)  route 0.092ns (28.787%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDCE                         0.000     0.000 r  FSM_sequential_c_state_reg[1]/C
    SLICE_X44Y57         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  FSM_sequential_c_state_reg[1]/Q
                         net (fo=54, routed)          0.092     0.220    c_state[1]
    SLICE_X44Y57         LUT1 (Prop_lut1_I0_O)        0.099     0.319 r  FSM_sequential_c_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.319    n_state[0]
    SLICE_X44Y57         FDPE                                         r  FSM_sequential_c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg_com_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.141ns (43.163%)  route 0.186ns (56.837%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDPE                         0.000     0.000 r  seg_com_reg[5]/C
    SLICE_X37Y49         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  seg_com_reg[5]/Q
                         net (fo=7, routed)           0.186     0.327    seg_com_OBUF[5]
    SLICE_X37Y49         FDCE                                         r  seg_com_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_trigger_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mode_trigger_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDCE                         0.000     0.000 r  mode_trigger_reg[0]/C
    SLICE_X45Y56         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  mode_trigger_reg[0]/Q
                         net (fo=2, routed)           0.167     0.308    debounce_btn0_inst/mode_trigger_reg[1][0]
    SLICE_X45Y56         LUT2 (Prop_lut2_I1_O)        0.045     0.353 r  debounce_btn0_inst/mode_trigger[0]_i_1/O
                         net (fo=1, routed)           0.000     0.353    debounce_btn0_inst_n_44
    SLICE_X45Y56         FDCE                                         r  mode_trigger_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_trigger_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mode_trigger_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDCE                         0.000     0.000 r  mode_trigger_reg[0]/C
    SLICE_X45Y56         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mode_trigger_reg[0]/Q
                         net (fo=2, routed)           0.169     0.310    debounce_btn0_inst/mode_trigger_reg[1][0]
    SLICE_X45Y56         LUT3 (Prop_lut3_I0_O)        0.045     0.355 r  debounce_btn0_inst/mode_trigger[1]_i_1/O
                         net (fo=1, routed)           0.000     0.355    debounce_btn0_inst_n_43
    SLICE_X45Y56         FDCE                                         r  mode_trigger_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_com_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.141ns (39.443%)  route 0.216ns (60.557%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE                         0.000     0.000 r  seg_com_reg[3]/C
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg_com_reg[3]/Q
                         net (fo=8, routed)           0.216     0.357    seg_com_OBUF[3]
    SLICE_X37Y48         FDCE                                         r  seg_com_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_com_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.141ns (36.746%)  route 0.243ns (63.254%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE                         0.000     0.000 r  seg_com_reg[4]/C
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg_com_reg[4]/Q
                         net (fo=8, routed)           0.243     0.384    seg_com_OBUF[4]
    SLICE_X37Y49         FDCE                                         r  seg_com_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_com_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.141ns (36.677%)  route 0.243ns (63.323%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE                         0.000     0.000 r  seg_com_reg[3]/C
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg_com_reg[3]/Q
                         net (fo=8, routed)           0.243     0.384    seg_com_OBUF[3]
    SLICE_X37Y49         FDCE                                         r  seg_com_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_com_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.141ns (36.671%)  route 0.244ns (63.329%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE                         0.000     0.000 r  seg_com_reg[1]/C
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg_com_reg[1]/Q
                         net (fo=7, routed)           0.244     0.385    seg_com_OBUF[1]
    SLICE_X37Y48         FDCE                                         r  seg_com_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_com_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_com_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.141ns (36.398%)  route 0.246ns (63.602%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE                         0.000     0.000 r  seg_com_reg[2]/C
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  seg_com_reg[2]/Q
                         net (fo=8, routed)           0.246     0.387    seg_com_OBUF[2]
    SLICE_X37Y48         FDCE                                         r  seg_com_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_inst/sec1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.957ns  (logic 4.305ns (36.001%)  route 7.652ns (63.999%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.654    -1.098    clock_inst/clk_out1
    SLICE_X41Y54         FDCE                                         r  clock_inst/sec1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDCE (Prop_fdce_C_Q)         0.419    -0.679 r  clock_inst/sec1_reg[3]/Q
                         net (fo=8, routed)           1.134     0.455    timer_inst/seg_data_OBUF[1]_inst_i_5[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I1_O)        0.299     0.754 r  timer_inst/seg_data_OBUF[3]_inst_i_9/O
                         net (fo=4, routed)           0.965     1.719    timer_inst/sec0_reg[3]_0
    SLICE_X41Y50         LUT4 (Prop_lut4_I2_O)        0.152     1.871 r  timer_inst/seg_data_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.803     2.674    alarm_inst/seg_data_OBUF[2]_inst_i_1_1
    SLICE_X40Y51         LUT6 (Prop_lut6_I0_O)        0.326     3.000 r  alarm_inst/seg_data_OBUF[7]_inst_i_3/O
                         net (fo=6, routed)           1.045     4.045    alarm_inst/seg_com_reg[4]
    SLICE_X36Y52         LUT5 (Prop_lut5_I4_O)        0.124     4.169 r  alarm_inst/seg_data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.705     7.875    seg_data_OBUF[5]
    Y10                  OBUF (Prop_obuf_I_O)         2.985    10.859 r  seg_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.859    seg_data[5]
    Y10                                                               r  seg_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/hrs0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.687ns  (logic 4.374ns (37.427%)  route 7.313ns (62.573%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.653    -1.099    clock_inst/clk_out1
    SLICE_X40Y57         FDCE                                         r  clock_inst/hrs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.643 f  clock_inst/hrs0_reg[3]/Q
                         net (fo=11, routed)          1.000     0.357    alarm_inst/seg_data_OBUF[3]_inst_i_3_2[3]
    SLICE_X37Y55         LUT6 (Prop_lut6_I2_O)        0.124     0.481 r  alarm_inst/seg_data_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           1.138     1.619    alarm_inst/seg_data_OBUF[3]_inst_i_7_n_0
    SLICE_X39Y52         LUT2 (Prop_lut2_I0_O)        0.152     1.771 r  alarm_inst/seg_data_OBUF[7]_inst_i_23/O
                         net (fo=6, routed)           1.200     2.972    alarm_inst/seg_com_reg[1]
    SLICE_X38Y50         LUT5 (Prop_lut5_I2_O)        0.352     3.324 r  alarm_inst/seg_data_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.661     3.985    alarm_inst/seg_data_OBUF[1]_inst_i_2_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I1_O)        0.328     4.313 r  alarm_inst/seg_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.313     7.626    seg_data_OBUF[1]
    AB9                  OBUF (Prop_obuf_I_O)         2.962    10.588 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.588    seg_data[1]
    AB9                                                               r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/hrs0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.675ns  (logic 4.149ns (35.540%)  route 7.526ns (64.460%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.653    -1.099    clock_inst/clk_out1
    SLICE_X40Y57         FDCE                                         r  clock_inst/hrs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.643 f  clock_inst/hrs0_reg[3]/Q
                         net (fo=11, routed)          1.000     0.357    alarm_inst/seg_data_OBUF[3]_inst_i_3_2[3]
    SLICE_X37Y55         LUT6 (Prop_lut6_I2_O)        0.124     0.481 r  alarm_inst/seg_data_OBUF[3]_inst_i_7/O
                         net (fo=3, routed)           1.138     1.619    alarm_inst/seg_data_OBUF[3]_inst_i_7_n_0
    SLICE_X39Y52         LUT2 (Prop_lut2_I0_O)        0.152     1.771 r  alarm_inst/seg_data_OBUF[7]_inst_i_23/O
                         net (fo=6, routed)           1.200     2.972    alarm_inst/seg_com_reg[1]
    SLICE_X38Y50         LUT4 (Prop_lut4_I3_O)        0.326     3.298 f  alarm_inst/seg_data_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.498     3.796    alarm_inst/seg_data_OBUF[4]_inst_i_4_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I4_O)        0.124     3.920 r  alarm_inst/seg_data_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.689     7.609    seg_data_OBUF[4]
    AA9                  OBUF (Prop_obuf_I_O)         2.967    10.577 r  seg_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.577    seg_data[4]
    AA9                                                               r  seg_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/sec1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.500ns  (logic 4.325ns (37.611%)  route 7.175ns (62.389%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.654    -1.098    clock_inst/clk_out1
    SLICE_X41Y54         FDCE                                         r  clock_inst/sec1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDCE (Prop_fdce_C_Q)         0.419    -0.679 r  clock_inst/sec1_reg[3]/Q
                         net (fo=8, routed)           1.134     0.455    timer_inst/seg_data_OBUF[1]_inst_i_5[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I1_O)        0.299     0.754 r  timer_inst/seg_data_OBUF[3]_inst_i_9/O
                         net (fo=4, routed)           0.965     1.719    timer_inst/sec0_reg[3]_0
    SLICE_X41Y50         LUT4 (Prop_lut4_I2_O)        0.152     1.871 r  timer_inst/seg_data_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.803     2.674    alarm_inst/seg_data_OBUF[2]_inst_i_1_1
    SLICE_X40Y51         LUT6 (Prop_lut6_I0_O)        0.326     3.000 r  alarm_inst/seg_data_OBUF[7]_inst_i_3/O
                         net (fo=6, routed)           0.792     3.792    alarm_inst/seg_com_reg[4]
    SLICE_X36Y50         LUT5 (Prop_lut5_I1_O)        0.124     3.916 r  alarm_inst/seg_data_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.481     7.397    seg_data_OBUF[6]
    AA11                 OBUF (Prop_obuf_I_O)         3.005    10.403 r  seg_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.403    seg_data[6]
    AA11                                                              r  seg_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/sec1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.417ns  (logic 4.308ns (37.730%)  route 7.110ns (62.270%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.654    -1.098    clock_inst/clk_out1
    SLICE_X41Y54         FDCE                                         r  clock_inst/sec1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDCE (Prop_fdce_C_Q)         0.419    -0.679 r  clock_inst/sec1_reg[3]/Q
                         net (fo=8, routed)           1.134     0.455    timer_inst/seg_data_OBUF[1]_inst_i_5[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I1_O)        0.299     0.754 r  timer_inst/seg_data_OBUF[3]_inst_i_9/O
                         net (fo=4, routed)           0.965     1.719    timer_inst/sec0_reg[3]_0
    SLICE_X41Y50         LUT4 (Prop_lut4_I2_O)        0.152     1.871 r  timer_inst/seg_data_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.803     2.674    alarm_inst/seg_data_OBUF[2]_inst_i_1_1
    SLICE_X40Y51         LUT6 (Prop_lut6_I0_O)        0.326     3.000 r  alarm_inst/seg_data_OBUF[7]_inst_i_3/O
                         net (fo=6, routed)           1.012     4.012    timer_inst/seg_data[2]_1
    SLICE_X40Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.136 r  timer_inst/seg_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.196     7.332    seg_data_OBUF[2]
    AB10                 OBUF (Prop_obuf_I_O)         2.988    10.320 r  seg_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.320    seg_data[2]
    AB10                                                              r  seg_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alarm_inst/hrs0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.321ns  (logic 4.236ns (37.416%)  route 7.085ns (62.584%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.655    -1.097    alarm_inst/clk_out1
    SLICE_X38Y56         FDCE                                         r  alarm_inst/hrs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDCE (Prop_fdce_C_Q)         0.518    -0.579 r  alarm_inst/hrs0_reg[0]/Q
                         net (fo=6, routed)           0.966     0.387    alarm_inst/hrs0_3[0]
    SLICE_X37Y55         LUT6 (Prop_lut6_I0_O)        0.124     0.511 r  alarm_inst/seg_data_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.626     2.137    alarm_inst/hrs0_reg[0]_0
    SLICE_X38Y51         LUT3 (Prop_lut3_I2_O)        0.150     2.287 r  alarm_inst/seg_data_OBUF[7]_inst_i_24/O
                         net (fo=1, routed)           0.661     2.949    alarm_inst/seg_data_OBUF[7]_inst_i_24_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.328     3.277 f  alarm_inst/seg_data_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.526     3.803    alarm_inst/seg_data_OBUF[7]_inst_i_5_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I3_O)        0.124     3.927 r  alarm_inst/seg_data_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.306     7.233    seg_data_OBUF[7]
    Y11                  OBUF (Prop_obuf_I_O)         2.992    10.225 r  seg_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.225    seg_data[7]
    Y11                                                               r  seg_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch_inst/msec0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.287ns  (logic 3.962ns (35.100%)  route 7.325ns (64.900%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.655    -1.097    stopwatch_inst/clk_out1
    SLICE_X44Y50         FDCE                                         r  stopwatch_inst/msec0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDCE (Prop_fdce_C_Q)         0.456    -0.641 f  stopwatch_inst/msec0_reg[1]/Q
                         net (fo=5, routed)           0.969     0.328    timer_inst/seg_data_OBUF[7]_inst_i_8_1[0]
    SLICE_X44Y53         LUT6 (Prop_lut6_I5_O)        0.124     0.452 r  timer_inst/seg_data_OBUF[1]_inst_i_7/O
                         net (fo=8, routed)           1.326     1.779    alarm_inst/seg_data_OBUF[7]_inst_i_3_2
    SLICE_X40Y52         LUT5 (Prop_lut5_I1_O)        0.124     1.903 r  alarm_inst/seg_data_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.801     2.704    alarm_inst/seg_data_OBUF[3]_inst_i_8_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.828 r  alarm_inst/seg_data_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.743     3.571    alarm_inst/seg_data_OBUF[3]_inst_i_3_n_0
    SLICE_X40Y49         LUT4 (Prop_lut4_I2_O)        0.124     3.695 r  alarm_inst/seg_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.486     7.181    seg_data_OBUF[3]
    AB11                 OBUF (Prop_obuf_I_O)         3.010    10.191 r  seg_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.191    seg_data[3]
    AB11                                                              r  seg_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.906ns  (logic 3.791ns (38.268%)  route 6.115ns (61.732%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.654    -1.098    clk_6mhz
    SLICE_X44Y56         FDCE                                         r  digit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.642 r  digit_reg[4]/Q
                         net (fo=8, routed)           1.466     0.824    digit_reg_n_0_[4]
    SLICE_X39Y52         LUT4 (Prop_lut4_I1_O)        0.124     0.948 r  seg_data_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.665     1.614    seg_data_OBUF[0]_inst_i_3_n_0
    SLICE_X39Y52         LUT5 (Prop_lut5_I4_O)        0.124     1.738 r  seg_data_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.151     1.889    seg_data_OBUF[0]_inst_i_2_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.124     2.013 r  seg_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.832     5.845    seg_data_OBUF[0]
    AA8                  OBUF (Prop_obuf_I_O)         2.963     8.808 r  seg_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.808    seg_data[0]
    AA8                                                               r  seg_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alarm_inst/hrs1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            led_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.962ns  (logic 1.375ns (27.711%)  route 3.587ns (72.289%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.654    -1.098    alarm_inst/clk_out1
    SLICE_X42Y54         FDCE                                         r  alarm_inst/hrs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.478    -0.620 r  alarm_inst/hrs1_reg[1]/Q
                         net (fo=9, routed)           1.195     0.576    clock_inst/led_reg[7]_0[1]
    SLICE_X39Y55         LUT4 (Prop_lut4_I2_O)        0.323     0.899 f  clock_inst/led[7]_i_16/O
                         net (fo=1, routed)           0.646     1.544    clock_inst/led[7]_i_16_n_0
    SLICE_X41Y55         LUT5 (Prop_lut5_I4_O)        0.326     1.870 f  clock_inst/led[7]_i_9/O
                         net (fo=1, routed)           0.777     2.647    alarm_inst/led_reg[7]_1
    SLICE_X41Y54         LUT6 (Prop_lut6_I4_O)        0.124     2.771 f  alarm_inst/led[7]_i_3/O
                         net (fo=1, routed)           0.969     3.740    alarm_inst/led[7]_i_3_n_0
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.124     3.864 r  alarm_inst/led[7]_i_1/O
                         net (fo=1, routed)           0.000     3.864    alarm_inst_n_41
    SLICE_X42Y52         FDCE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_btn0_inst/btn_in_d_reg[3][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            mode_trigger_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.409ns  (logic 0.580ns (41.150%)  route 0.829ns (58.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.654    -1.098    debounce_btn0_inst/clk_out1
    SLICE_X47Y56         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.642 r  debounce_btn0_inst/btn_in_d_reg[3][0]/Q
                         net (fo=10, routed)          0.829     0.188    debounce_btn0_inst/for_mode_button
    SLICE_X45Y56         LUT2 (Prop_lut2_I0_O)        0.124     0.312 r  debounce_btn0_inst/mode_trigger[0]_i_1/O
                         net (fo=1, routed)           0.000     0.312    debounce_btn0_inst_n_44
    SLICE_X45Y56         FDCE                                         r  mode_trigger_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debounce_btn0_inst/btn_in_d_reg[3][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            mode_trigger_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.837ns  (logic 0.467ns (55.762%)  route 0.370ns (44.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.481    -1.725    debounce_btn0_inst/clk_out1
    SLICE_X47Y56         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDCE (Prop_fdce_C_Q)         0.367    -1.358 r  debounce_btn0_inst/btn_in_d_reg[3][0]/Q
                         net (fo=10, routed)          0.370    -0.988    debounce_btn0_inst/for_mode_button
    SLICE_X45Y56         LUT3 (Prop_lut3_I1_O)        0.100    -0.888 r  debounce_btn0_inst/mode_trigger[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.888    debounce_btn0_inst_n_43
    SLICE_X45Y56         FDCE                                         r  mode_trigger_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_btn0_inst/btn_in_d_reg[3][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            mode_trigger_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.153ns  (logic 0.467ns (40.486%)  route 0.686ns (59.514%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.481    -1.725    debounce_btn0_inst/clk_out1
    SLICE_X47Y56         FDCE                                         r  debounce_btn0_inst/btn_in_d_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDCE (Prop_fdce_C_Q)         0.367    -1.358 r  debounce_btn0_inst/btn_in_d_reg[3][0]/Q
                         net (fo=10, routed)          0.686    -0.672    debounce_btn0_inst/for_mode_button
    SLICE_X45Y56         LUT2 (Prop_lut2_I0_O)        0.100    -0.572 r  debounce_btn0_inst/mode_trigger[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.572    debounce_btn0_inst_n_44
    SLICE_X45Y56         FDCE                                         r  mode_trigger_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/hrs1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            led_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.245ns  (logic 0.567ns (45.535%)  route 0.678ns (54.465%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482    -1.724    clock_inst/clk_out1
    SLICE_X39Y55         FDCE                                         r  clock_inst/hrs1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDCE (Prop_fdce_C_Q)         0.367    -1.357 r  clock_inst/hrs1_reg[3]/Q
                         net (fo=7, routed)           0.416    -0.941    clock_inst/hrs1_reg[3]_0[3]
    SLICE_X41Y53         LUT6 (Prop_lut6_I1_O)        0.100    -0.841 f  clock_inst/led[7]_i_5/O
                         net (fo=1, routed)           0.263    -0.579    alarm_inst/led_reg[7]_0
    SLICE_X42Y52         LUT5 (Prop_lut5_I2_O)        0.100    -0.479 r  alarm_inst/led[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.479    alarm_inst_n_41
    SLICE_X42Y52         FDCE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch_inst/sec0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.068ns  (logic 1.531ns (49.907%)  route 1.537ns (50.093%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.559    -0.451    stopwatch_inst/clk_out1
    SLICE_X45Y51         FDCE                                         r  stopwatch_inst/sec0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.310 r  stopwatch_inst/sec0_reg[0]/Q
                         net (fo=7, routed)           0.092    -0.218    alarm_inst/seg_data_OBUF[7]_inst_i_11[0]
    SLICE_X44Y51         LUT6 (Prop_lut6_I1_O)        0.045    -0.173 r  alarm_inst/seg_data_OBUF[7]_inst_i_21/O
                         net (fo=7, routed)           0.203     0.030    alarm_inst/min0_reg[0]_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I2_O)        0.045     0.075 f  alarm_inst/seg_data_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.137     0.212    alarm_inst/seg_data_OBUF[7]_inst_i_5_n_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I3_O)        0.045     0.257 r  alarm_inst/seg_data_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.105     1.362    seg_data_OBUF[7]
    Y11                  OBUF (Prop_obuf_I_O)         1.255     2.618 r  seg_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.618    seg_data[7]
    Y11                                                               r  seg_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/sec1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.124ns  (logic 1.501ns (48.068%)  route 1.622ns (51.932%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.558    -0.452    timer_inst/clk_out1
    SLICE_X45Y53         FDCE                                         r  timer_inst/sec1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.311 r  timer_inst/sec1_reg[2]/Q
                         net (fo=6, routed)           0.208    -0.102    alarm_inst/seg_data_OBUF[3]_inst_i_8_1[1]
    SLICE_X42Y50         LUT6 (Prop_lut6_I2_O)        0.045    -0.057 r  alarm_inst/seg_data_OBUF[2]_inst_i_9/O
                         net (fo=8, routed)           0.160     0.103    alarm_inst/seg_data_OBUF[2]_inst_i_9_n_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I0_O)        0.045     0.148 r  alarm_inst/seg_data_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.141     0.288    alarm_inst/seg_data_OBUF[1]_inst_i_4_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I3_O)        0.045     0.333 r  alarm_inst/seg_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.113     1.447    seg_data_OBUF[1]
    AB9                  OBUF (Prop_obuf_I_O)         1.225     2.672 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.672    seg_data[1]
    AB9                                                               r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timer_inst/sec1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.218ns  (logic 1.527ns (47.458%)  route 1.691ns (52.542%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.558    -0.452    timer_inst/clk_out1
    SLICE_X45Y53         FDCE                                         r  timer_inst/sec1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.311 r  timer_inst/sec1_reg[2]/Q
                         net (fo=6, routed)           0.208    -0.102    alarm_inst/seg_data_OBUF[3]_inst_i_8_1[1]
    SLICE_X42Y50         LUT6 (Prop_lut6_I2_O)        0.045    -0.057 r  alarm_inst/seg_data_OBUF[2]_inst_i_9/O
                         net (fo=8, routed)           0.247     0.190    alarm_inst/seg_data_OBUF[2]_inst_i_9_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.045     0.235 r  alarm_inst/seg_data_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.154     0.389    timer_inst/seg_data[2]_0
    SLICE_X40Y50         LUT5 (Prop_lut5_I3_O)        0.045     0.434 r  timer_inst/seg_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.081     1.515    seg_data_OBUF[2]
    AB10                 OBUF (Prop_obuf_I_O)         1.251     2.766 r  seg_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.766    seg_data[2]
    AB10                                                              r  seg_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch_inst/sec1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.352ns  (logic 1.507ns (44.955%)  route 1.845ns (55.045%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.558    -0.452    stopwatch_inst/clk_out1
    SLICE_X40Y54         FDCE                                         r  stopwatch_inst/sec1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDCE (Prop_fdce_C_Q)         0.141    -0.311 r  stopwatch_inst/sec1_reg[0]/Q
                         net (fo=7, routed)           0.185    -0.126    alarm_inst/seg_data_OBUF[7]_inst_i_10[0]
    SLICE_X40Y54         LUT6 (Prop_lut6_I1_O)        0.045    -0.081 r  alarm_inst/seg_data_OBUF[5]_inst_i_9/O
                         net (fo=7, routed)           0.262     0.181    timer_inst/seg_data_OBUF[2]_inst_i_2_1
    SLICE_X39Y50         LUT6 (Prop_lut6_I1_O)        0.045     0.226 r  timer_inst/seg_data_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.050     0.276    alarm_inst/seg_data[4]
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.045     0.321 r  alarm_inst/seg_data_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.348     1.669    seg_data_OBUF[4]
    AA9                  OBUF (Prop_obuf_I_O)         1.231     2.900 r  seg_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.900    seg_data[4]
    AA9                                                               r  seg_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.361ns  (logic 1.412ns (42.015%)  route 1.949ns (57.985%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.558    -0.452    clk_6mhz
    SLICE_X44Y56         FDPE                                         r  digit_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDPE (Prop_fdpe_C_Q)         0.141    -0.311 r  digit_reg[5]/Q
                         net (fo=12, routed)          0.550     0.240    p_4_in[0]
    SLICE_X39Y52         LUT6 (Prop_lut6_I3_O)        0.045     0.285 r  seg_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.398     1.683    seg_data_OBUF[0]
    AA8                  OBUF (Prop_obuf_I_O)         1.226     2.910 r  seg_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.910    seg_data[0]
    AA8                                                               r  seg_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_inst/sec1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.374ns  (logic 1.524ns (45.163%)  route 1.850ns (54.837%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.558    -0.452    clock_inst/clk_out1
    SLICE_X41Y54         FDCE                                         r  clock_inst/sec1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDCE (Prop_fdce_C_Q)         0.141    -0.311 r  clock_inst/sec1_reg[0]/Q
                         net (fo=8, routed)           0.174    -0.137    alarm_inst/led_reg[7][0]
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.045    -0.092 r  alarm_inst/seg_data_OBUF[7]_inst_i_27/O
                         net (fo=7, routed)           0.193     0.101    alarm_inst/sec1_reg[0]_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.045     0.146 r  alarm_inst/seg_data_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.142     0.289    alarm_inst/seg_data_OBUF[5]_inst_i_2_n_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I1_O)        0.045     0.334 r  alarm_inst/seg_data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.341     1.675    seg_data_OBUF[5]
    Y10                  OBUF (Prop_obuf_I_O)         1.248     2.923 r  seg_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.923    seg_data[5]
    Y10                                                               r  seg_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alarm_inst/sec1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            seg_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.382ns  (logic 1.589ns (46.978%)  route 1.793ns (53.022%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.559    -0.451    alarm_inst/clk_out1
    SLICE_X43Y51         FDCE                                         r  alarm_inst/sec1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.128    -0.323 f  alarm_inst/sec1_reg[3]/Q
                         net (fo=6, routed)           0.206    -0.117    timer_inst/seg_data_OBUF[1]_inst_i_5_0[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I2_O)        0.098    -0.019 f  timer_inst/seg_data_OBUF[3]_inst_i_9/O
                         net (fo=4, routed)           0.180     0.161    alarm_inst/seg_data_OBUF[1]_inst_i_2_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I4_O)        0.045     0.206 f  alarm_inst/seg_data_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.148     0.354    alarm_inst/seg_data_OBUF[3]_inst_i_4_n_0
    SLICE_X40Y49         LUT4 (Prop_lut4_I3_O)        0.045     0.399 r  alarm_inst/seg_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.260     1.659    seg_data_OBUF[3]
    AB11                 OBUF (Prop_obuf_I_O)         1.273     2.932 r  seg_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.932    seg_data[3]
    AB11                                                              r  seg_data[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.437ns  (logic 0.029ns (2.018%)  route 1.408ns (97.982%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    Y9                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755    25.755 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    26.235    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.204    23.031 f  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.564    23.595    clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    23.624 f  clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.844    24.468    clk_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.349ns  (logic 0.091ns (2.717%)  route 3.258ns (97.283%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    -1.638    clk_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           402 Endpoints
Min Delay           402 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            gen_clock_en_inst/o_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.690ns  (logic 1.454ns (13.597%)  route 9.237ns (86.403%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           3.583     4.913    debounce_btn0_inst/reset
    SLICE_X36Y37         LUT2 (Prop_lut2_I0_O)        0.124     5.037 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=223, routed)         5.653    10.690    gen_clock_en_inst/rst
    SLICE_X36Y48         FDCE                                         f  gen_clock_en_inst/o_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.493    -1.712    gen_clock_en_inst/clk_out1
    SLICE_X36Y48         FDCE                                         r  gen_clock_en_inst/o_reg[10]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            gen_clock_en_inst/o_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.690ns  (logic 1.454ns (13.597%)  route 9.237ns (86.403%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           3.583     4.913    debounce_btn0_inst/reset
    SLICE_X36Y37         LUT2 (Prop_lut2_I0_O)        0.124     5.037 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=223, routed)         5.653    10.690    gen_clock_en_inst/rst
    SLICE_X36Y48         FDCE                                         f  gen_clock_en_inst/o_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.493    -1.712    gen_clock_en_inst/clk_out1
    SLICE_X36Y48         FDCE                                         r  gen_clock_en_inst/o_reg[11]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            gen_clock_en_inst/o_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.690ns  (logic 1.454ns (13.597%)  route 9.237ns (86.403%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           3.583     4.913    debounce_btn0_inst/reset
    SLICE_X36Y37         LUT2 (Prop_lut2_I0_O)        0.124     5.037 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=223, routed)         5.653    10.690    gen_clock_en_inst/rst
    SLICE_X36Y48         FDCE                                         f  gen_clock_en_inst/o_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.493    -1.712    gen_clock_en_inst/clk_out1
    SLICE_X36Y48         FDCE                                         r  gen_clock_en_inst/o_reg[12]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            gen_clock_en_inst/o_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.690ns  (logic 1.454ns (13.597%)  route 9.237ns (86.403%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           3.583     4.913    debounce_btn0_inst/reset
    SLICE_X36Y37         LUT2 (Prop_lut2_I0_O)        0.124     5.037 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=223, routed)         5.653    10.690    gen_clock_en_inst/rst
    SLICE_X36Y48         FDCE                                         f  gen_clock_en_inst/o_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.493    -1.712    gen_clock_en_inst/clk_out1
    SLICE_X36Y48         FDCE                                         r  gen_clock_en_inst/o_reg[13]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            gen_clock_en_inst/o_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.413ns  (logic 1.454ns (13.959%)  route 8.959ns (86.041%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           3.583     4.913    debounce_btn0_inst/reset
    SLICE_X36Y37         LUT2 (Prop_lut2_I0_O)        0.124     5.037 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=223, routed)         5.376    10.413    gen_clock_en_inst/rst
    SLICE_X38Y47         FDCE                                         f  gen_clock_en_inst/o_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.493    -1.712    gen_clock_en_inst/clk_out1
    SLICE_X38Y47         FDCE                                         r  gen_clock_en_inst/o_reg[1]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            gen_clock_en_inst/o_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.123ns  (logic 1.454ns (14.358%)  route 8.670ns (85.642%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           3.583     4.913    debounce_btn0_inst/reset
    SLICE_X36Y37         LUT2 (Prop_lut2_I0_O)        0.124     5.037 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=223, routed)         5.086    10.123    gen_clock_en_inst/rst
    SLICE_X38Y48         FDCE                                         f  gen_clock_en_inst/o_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.493    -1.712    gen_clock_en_inst/clk_out1
    SLICE_X38Y48         FDCE                                         r  gen_clock_en_inst/o_reg[6]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            gen_clock_en_inst/o_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.123ns  (logic 1.454ns (14.358%)  route 8.670ns (85.642%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           3.583     4.913    debounce_btn0_inst/reset
    SLICE_X36Y37         LUT2 (Prop_lut2_I0_O)        0.124     5.037 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=223, routed)         5.086    10.123    gen_clock_en_inst/rst
    SLICE_X38Y48         FDCE                                         f  gen_clock_en_inst/o_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.493    -1.712    gen_clock_en_inst/clk_out1
    SLICE_X38Y48         FDCE                                         r  gen_clock_en_inst/o_reg[9]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            timer_inst/hrs1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.046ns  (logic 1.454ns (14.468%)  route 8.593ns (85.532%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           3.583     4.913    debounce_btn0_inst/reset
    SLICE_X36Y37         LUT2 (Prop_lut2_I0_O)        0.124     5.037 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=223, routed)         5.009    10.046    timer_inst/rst
    SLICE_X36Y55         FDCE                                         f  timer_inst/hrs1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482    -1.724    timer_inst/clk_out1
    SLICE_X36Y55         FDCE                                         r  timer_inst/hrs1_reg[0]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            timer_inst/hrs1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.046ns  (logic 1.454ns (14.468%)  route 8.593ns (85.532%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           3.583     4.913    debounce_btn0_inst/reset
    SLICE_X36Y37         LUT2 (Prop_lut2_I0_O)        0.124     5.037 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=223, routed)         5.009    10.046    timer_inst/rst
    SLICE_X36Y55         FDCE                                         f  timer_inst/hrs1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482    -1.724    timer_inst/clk_out1
    SLICE_X36Y55         FDCE                                         r  timer_inst/hrs1_reg[1]/C

Slack:                    inf
  Source:                 reset_poweron
                            (input port)
  Destination:            timer_inst/hrs1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.046ns  (logic 1.454ns (14.468%)  route 8.593ns (85.532%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.724ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  reset_poweron (IN)
                         net (fo=0)                   0.000     0.000    reset_poweron
    T18                  IBUF (Prop_ibuf_I_O)         1.330     1.330 f  reset_poweron_IBUF_inst/O
                         net (fo=2, routed)           3.583     4.913    debounce_btn0_inst/reset
    SLICE_X36Y37         LUT2 (Prop_lut2_I0_O)        0.124     5.037 f  debounce_btn0_inst/sec0[3]_i_3/O
                         net (fo=223, routed)         5.009    10.046    timer_inst/rst
    SLICE_X36Y55         FDCE                                         f  timer_inst/hrs1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288     1.288 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.450    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.988 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.297    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.206 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         1.482    -1.724    timer_inst/clk_out1
    SLICE_X36Y55         FDCE                                         r  timer_inst/hrs1_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clock_inst/hrs0_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.596ns  (logic 0.227ns (38.090%)  route 0.369ns (61.910%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDCE                         0.000     0.000 r  FSM_sequential_c_state_reg[1]/C
    SLICE_X44Y57         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  FSM_sequential_c_state_reg[1]/Q
                         net (fo=54, routed)          0.242     0.370    clock_inst/hrs0_reg[0]_2[1]
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.099     0.469 r  clock_inst/hrs0[3]_i_1/O
                         net (fo=4, routed)           0.127     0.596    clock_inst/hrs0[3]_i_1_n_0
    SLICE_X41Y57         FDCE                                         r  clock_inst/hrs0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.825    -0.551    clock_inst/clk_out1
    SLICE_X41Y57         FDCE                                         r  clock_inst/hrs0_reg[0]/C

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clock_inst/hrs0_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.596ns  (logic 0.227ns (38.090%)  route 0.369ns (61.910%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDCE                         0.000     0.000 r  FSM_sequential_c_state_reg[1]/C
    SLICE_X44Y57         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  FSM_sequential_c_state_reg[1]/Q
                         net (fo=54, routed)          0.242     0.370    clock_inst/hrs0_reg[0]_2[1]
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.099     0.469 r  clock_inst/hrs0[3]_i_1/O
                         net (fo=4, routed)           0.127     0.596    clock_inst/hrs0[3]_i_1_n_0
    SLICE_X41Y57         FDCE                                         r  clock_inst/hrs0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.825    -0.551    clock_inst/clk_out1
    SLICE_X41Y57         FDCE                                         r  clock_inst/hrs0_reg[1]/C

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            timer_inst/sec0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.231ns (35.209%)  route 0.425ns (64.791%))
  Logic Levels:           3  (FDPE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X44Y57         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=54, routed)          0.225     0.366    debounce_btn0_inst/sec1_reg[3][0]
    SLICE_X43Y55         LUT5 (Prop_lut5_I2_O)        0.045     0.411 r  debounce_btn0_inst/sec0[3]_i_6__0/O
                         net (fo=1, routed)           0.200     0.611    timer_inst/sec0_reg[3]_3
    SLICE_X44Y55         LUT6 (Prop_lut6_I5_O)        0.045     0.656 r  timer_inst/sec0[3]_i_2__0/O
                         net (fo=1, routed)           0.000     0.656    timer_inst/p_1_in[3]
    SLICE_X44Y55         FDCE                                         r  timer_inst/sec0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    timer_inst/clk_out1
    SLICE_X44Y55         FDCE                                         r  timer_inst/sec0_reg[3]/C

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clock_inst/hrs0_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.227ns (34.592%)  route 0.429ns (65.408%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDCE                         0.000     0.000 r  FSM_sequential_c_state_reg[1]/C
    SLICE_X44Y57         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  FSM_sequential_c_state_reg[1]/Q
                         net (fo=54, routed)          0.242     0.370    clock_inst/hrs0_reg[0]_2[1]
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.099     0.469 r  clock_inst/hrs0[3]_i_1/O
                         net (fo=4, routed)           0.188     0.656    clock_inst/hrs0[3]_i_1_n_0
    SLICE_X40Y57         FDCE                                         r  clock_inst/hrs0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.825    -0.551    clock_inst/clk_out1
    SLICE_X40Y57         FDCE                                         r  clock_inst/hrs0_reg[2]/C

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clock_inst/hrs0_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.227ns (34.592%)  route 0.429ns (65.408%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDCE                         0.000     0.000 r  FSM_sequential_c_state_reg[1]/C
    SLICE_X44Y57         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  FSM_sequential_c_state_reg[1]/Q
                         net (fo=54, routed)          0.242     0.370    clock_inst/hrs0_reg[0]_2[1]
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.099     0.469 r  clock_inst/hrs0[3]_i_1/O
                         net (fo=4, routed)           0.188     0.656    clock_inst/hrs0[3]_i_1_n_0
    SLICE_X40Y57         FDCE                                         r  clock_inst/hrs0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.825    -0.551    clock_inst/clk_out1
    SLICE_X40Y57         FDCE                                         r  clock_inst/hrs0_reg[3]/C

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            timer_inst/sec0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.296ns (44.078%)  route 0.376ns (55.922%))
  Logic Levels:           3  (FDPE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X44Y57         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  FSM_sequential_c_state_reg[0]/Q
                         net (fo=54, routed)          0.197     0.338    debounce_btn0_inst/sec1_reg[3][0]
    SLICE_X44Y57         LUT4 (Prop_lut4_I2_O)        0.043     0.381 r  debounce_btn0_inst/sec0[3]_i_3__0/O
                         net (fo=14, routed)          0.179     0.560    timer_inst/hrs1_reg[0]_1
    SLICE_X44Y55         LUT6 (Prop_lut6_I4_O)        0.112     0.672 r  timer_inst/sec0[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.672    timer_inst/p_1_in[1]
    SLICE_X44Y55         FDCE                                         r  timer_inst/sec0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    timer_inst/clk_out1
    SLICE_X44Y55         FDCE                                         r  timer_inst/sec0_reg[1]/C

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            timer_inst/hrs0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.692ns  (logic 0.231ns (33.384%)  route 0.461ns (66.616%))
  Logic Levels:           3  (FDPE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X44Y57         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  FSM_sequential_c_state_reg[0]/Q
                         net (fo=54, routed)          0.270     0.411    debounce_btn0_inst/sec1_reg[3][0]
    SLICE_X42Y56         LUT5 (Prop_lut5_I4_O)        0.045     0.456 f  debounce_btn0_inst/hrs0[3]_i_3/O
                         net (fo=2, routed)           0.191     0.647    timer_inst/hrs0_reg[3]_1
    SLICE_X40Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.692 r  timer_inst/hrs0[3]_i_2__0/O
                         net (fo=1, routed)           0.000     0.692    timer_inst/hrs0[3]_i_2__0_n_0
    SLICE_X40Y56         FDCE                                         r  timer_inst/hrs0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    timer_inst/clk_out1
    SLICE_X40Y56         FDCE                                         r  timer_inst/hrs0_reg[3]/C

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            timer_inst/min0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.697ns  (logic 0.231ns (33.129%)  route 0.466ns (66.871%))
  Logic Levels:           3  (FDPE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X44Y57         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=54, routed)          0.197     0.338    debounce_btn0_inst/sec1_reg[3][0]
    SLICE_X44Y57         LUT5 (Prop_lut5_I2_O)        0.045     0.383 r  debounce_btn0_inst/min0[3]_i_3__0/O
                         net (fo=2, routed)           0.269     0.652    timer_inst/min0_reg[3]_3
    SLICE_X44Y54         LUT6 (Prop_lut6_I5_O)        0.045     0.697 r  timer_inst/min0[3]_i_2__0/O
                         net (fo=1, routed)           0.000     0.697    timer_inst/min0[3]_i_2__0_n_0
    SLICE_X44Y54         FDCE                                         r  timer_inst/min0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    timer_inst/clk_out1
    SLICE_X44Y54         FDCE                                         r  timer_inst/min0_reg[3]/C

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            timer_inst/hrs0_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.733ns  (logic 0.231ns (31.511%)  route 0.502ns (68.489%))
  Logic Levels:           3  (FDPE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X44Y57         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=54, routed)          0.270     0.411    debounce_btn0_inst/sec1_reg[3][0]
    SLICE_X42Y56         LUT5 (Prop_lut5_I4_O)        0.045     0.456 r  debounce_btn0_inst/hrs0[3]_i_3/O
                         net (fo=2, routed)           0.104     0.560    debounce_btn0_inst/digit_reg[1]_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.605 r  debounce_btn0_inst/hrs0[3]_i_1__0/O
                         net (fo=4, routed)           0.128     0.733    timer_inst/hrs0_reg[3]_3[0]
    SLICE_X40Y56         FDCE                                         r  timer_inst/hrs0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    timer_inst/clk_out1
    SLICE_X40Y56         FDCE                                         r  timer_inst/hrs0_reg[0]/C

Slack:                    inf
  Source:                 FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            timer_inst/hrs0_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.733ns  (logic 0.231ns (31.511%)  route 0.502ns (68.489%))
  Logic Levels:           3  (FDPE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.578ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.518ns
    Phase Error              (PE):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDPE                         0.000     0.000 r  FSM_sequential_c_state_reg[0]/C
    SLICE_X44Y57         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  FSM_sequential_c_state_reg[0]/Q
                         net (fo=54, routed)          0.270     0.411    debounce_btn0_inst/sec1_reg[3][0]
    SLICE_X42Y56         LUT5 (Prop_lut5_I4_O)        0.045     0.456 r  debounce_btn0_inst/hrs0[3]_i_3/O
                         net (fo=2, routed)           0.104     0.560    debounce_btn0_inst/digit_reg[1]_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.605 r  debounce_btn0_inst/hrs0[3]_i_1__0/O
                         net (fo=4, routed)           0.128     0.733    timer_inst/hrs0_reg[3]_3[0]
    SLICE_X40Y56         FDCE                                         r  timer_inst/hrs0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=263, routed)         0.826    -0.550    timer_inst/clk_out1
    SLICE_X40Y56         FDCE                                         r  timer_inst/hrs0_reg[3]/C





