{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645612563915 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645612563922 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 23 02:36:03 2022 " "Processing started: Wed Feb 23 02:36:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645612563922 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645612563922 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_control_system -c uart_control_system " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_control_system -c uart_control_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645612563922 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645612564198 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645612564198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/ece-111/hw7/lab7/uart_top/uart_tx/uart_tx_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file /repos/ece-111/hw7/lab7/uart_top/uart_tx/uart_tx_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_testbench " "Found entity 1: uart_tx_testbench" {  } { { "../uart_top/uart_tx/uart_tx_testbench.sv" "" { Text "C:/Repos/ECE-111/HW7/Lab7/uart_top/uart_tx/uart_tx_testbench.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645612569754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645612569754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/ece-111/hw7/lab7/uart_top/uart_tx/uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /repos/ece-111/hw7/lab7/uart_top/uart_tx/uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../uart_top/uart_tx/uart_tx.sv" "" { Text "C:/Repos/ECE-111/HW7/Lab7/uart_top/uart_tx/uart_tx.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645612569755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645612569755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/ece-111/hw7/lab7/uart_top/uart_rx/uart_rx_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file /repos/ece-111/hw7/lab7/uart_top/uart_rx/uart_rx_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_testbench " "Found entity 1: uart_rx_testbench" {  } { { "../uart_top/uart_rx/uart_rx_testbench.sv" "" { Text "C:/Repos/ECE-111/HW7/Lab7/uart_top/uart_rx/uart_rx_testbench.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645612569756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645612569756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/ece-111/hw7/lab7/uart_top/uart_rx/uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /repos/ece-111/hw7/lab7/uart_top/uart_rx/uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../uart_top/uart_rx/uart_rx.sv" "" { Text "C:/Repos/ECE-111/HW7/Lab7/uart_top/uart_rx/uart_rx.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645612569757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645612569757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/ece-111/hw7/lab7/uart_top/uart_top_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file /repos/ece-111/hw7/lab7/uart_top/uart_top_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_top_testbench " "Found entity 1: uart_top_testbench" {  } { { "../uart_top/uart_top_testbench.sv" "" { Text "C:/Repos/ECE-111/HW7/Lab7/uart_top/uart_top_testbench.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645612569759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645612569759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/ece-111/hw7/lab7/uart_top/uart_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /repos/ece-111/hw7/lab7/uart_top/uart_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "../uart_top/uart_top.sv" "" { Text "C:/Repos/ECE-111/HW7/Lab7/uart_top/uart_top.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645612569760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645612569760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_control " "Found entity 1: uart_tx_control" {  } { { "uart_tx_control.sv" "" { Text "C:/Repos/ECE-111/HW7/Lab7/uart_control_system/uart_tx_control.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645612569761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645612569761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_control " "Found entity 1: uart_rx_control" {  } { { "uart_rx_control.sv" "" { Text "C:/Repos/ECE-111/HW7/Lab7/uart_control_system/uart_rx_control.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645612569762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645612569762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_control_system.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_control_system.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_control_system " "Found entity 1: uart_control_system" {  } { { "uart_control_system.sv" "" { Text "C:/Repos/ECE-111/HW7/Lab7/uart_control_system/uart_control_system.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645612569763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645612569763 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx uart_tx_testbench.sv(31) " "Verilog HDL Implicit Net warning at uart_tx_testbench.sv(31): created implicit net for \"tx\"" {  } { { "../uart_top/uart_tx/uart_tx_testbench.sv" "" { Text "C:/Repos/ECE-111/HW7/Lab7/uart_top/uart_tx/uart_tx_testbench.sv" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645612569763 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_control_system " "Elaborating entity \"uart_control_system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645612569784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_control uart_tx_control:tx_control_fsm " "Elaborating entity \"uart_tx_control\" for hierarchy \"uart_tx_control:tx_control_fsm\"" {  } { { "uart_control_system.sv" "tx_control_fsm" { Text "C:/Repos/ECE-111/HW7/Lab7/uart_control_system/uart_control_system.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645612569785 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx_control.sv(55) " "Verilog HDL assignment warning at uart_tx_control.sv(55): truncated value with size 32 to match size of target (4)" {  } { { "uart_tx_control.sv" "" { Text "C:/Repos/ECE-111/HW7/Lab7/uart_control_system/uart_tx_control.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645612569786 "|uart_control_system|uart_tx_control:tx_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_control uart_rx_control:rx_control_fsm " "Elaborating entity \"uart_rx_control\" for hierarchy \"uart_rx_control:rx_control_fsm\"" {  } { { "uart_control_system.sv" "rx_control_fsm" { Text "C:/Repos/ECE-111/HW7/Lab7/uart_control_system/uart_control_system.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645612569795 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx_control.sv(87) " "Verilog HDL assignment warning at uart_rx_control.sv(87): truncated value with size 32 to match size of target (4)" {  } { { "uart_rx_control.sv" "" { Text "C:/Repos/ECE-111/HW7/Lab7/uart_control_system/uart_rx_control.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645612569796 "|uart_control_system|uart_rx_control:rx_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_top uart_top:uart_top_inst " "Elaborating entity \"uart_top\" for hierarchy \"uart_top:uart_top_inst\"" {  } { { "uart_control_system.sv" "uart_top_inst" { Text "C:/Repos/ECE-111/HW7/Lab7/uart_control_system/uart_control_system.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645612569797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_top:uart_top_inst\|uart_tx:uart_tx_inst " "Elaborating entity \"uart_tx\" for hierarchy \"uart_top:uart_top_inst\|uart_tx:uart_tx_inst\"" {  } { { "../uart_top/uart_top.sv" "uart_tx_inst" { Text "C:/Repos/ECE-111/HW7/Lab7/uart_top/uart_top.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645612569798 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.sv(62) " "Verilog HDL assignment warning at uart_tx.sv(62): truncated value with size 32 to match size of target (4)" {  } { { "../uart_top/uart_tx/uart_tx.sv" "" { Text "C:/Repos/ECE-111/HW7/Lab7/uart_top/uart_tx/uart_tx.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645612569798 "|uart_control_system|uart_top:uart_top_inst|uart_tx:uart_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.sv(77) " "Verilog HDL assignment warning at uart_tx.sv(77): truncated value with size 32 to match size of target (3)" {  } { { "../uart_top/uart_tx/uart_tx.sv" "" { Text "C:/Repos/ECE-111/HW7/Lab7/uart_top/uart_tx/uart_tx.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645612569798 "|uart_control_system|uart_top:uart_top_inst|uart_tx:uart_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.sv(83) " "Verilog HDL assignment warning at uart_tx.sv(83): truncated value with size 32 to match size of target (4)" {  } { { "../uart_top/uart_tx/uart_tx.sv" "" { Text "C:/Repos/ECE-111/HW7/Lab7/uart_top/uart_tx/uart_tx.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645612569798 "|uart_control_system|uart_top:uart_top_inst|uart_tx:uart_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.sv(99) " "Verilog HDL assignment warning at uart_tx.sv(99): truncated value with size 32 to match size of target (4)" {  } { { "../uart_top/uart_tx/uart_tx.sv" "" { Text "C:/Repos/ECE-111/HW7/Lab7/uart_top/uart_tx/uart_tx.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645612569798 "|uart_control_system|uart_top:uart_top_inst|uart_tx:uart_tx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_top:uart_top_inst\|uart_rx:uart_rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"uart_top:uart_top_inst\|uart_rx:uart_rx_inst\"" {  } { { "../uart_top/uart_top.sv" "uart_rx_inst" { Text "C:/Repos/ECE-111/HW7/Lab7/uart_top/uart_top.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645612569799 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(58) " "Verilog HDL assignment warning at uart_rx.sv(58): truncated value with size 32 to match size of target (4)" {  } { { "../uart_top/uart_rx/uart_rx.sv" "" { Text "C:/Repos/ECE-111/HW7/Lab7/uart_top/uart_rx/uart_rx.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645612569800 "|uart_control_system|uart_top:uart_top_inst|uart_rx:uart_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(71) " "Verilog HDL assignment warning at uart_rx.sv(71): truncated value with size 32 to match size of target (4)" {  } { { "../uart_top/uart_rx/uart_rx.sv" "" { Text "C:/Repos/ECE-111/HW7/Lab7/uart_top/uart_rx/uart_rx.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645612569800 "|uart_control_system|uart_top:uart_top_inst|uart_rx:uart_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(85) " "Verilog HDL assignment warning at uart_rx.sv(85): truncated value with size 32 to match size of target (4)" {  } { { "../uart_top/uart_rx/uart_rx.sv" "" { Text "C:/Repos/ECE-111/HW7/Lab7/uart_top/uart_rx/uart_rx.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645612569800 "|uart_control_system|uart_top:uart_top_inst|uart_rx:uart_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(99) " "Verilog HDL assignment warning at uart_rx.sv(99): truncated value with size 32 to match size of target (4)" {  } { { "../uart_top/uart_rx/uart_rx.sv" "" { Text "C:/Repos/ECE-111/HW7/Lab7/uart_top/uart_rx/uart_rx.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645612569800 "|uart_control_system|uart_top:uart_top_inst|uart_rx:uart_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(113) " "Verilog HDL assignment warning at uart_rx.sv(113): truncated value with size 32 to match size of target (4)" {  } { { "../uart_top/uart_rx/uart_rx.sv" "" { Text "C:/Repos/ECE-111/HW7/Lab7/uart_top/uart_rx/uart_rx.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645612569800 "|uart_control_system|uart_top:uart_top_inst|uart_rx:uart_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(127) " "Verilog HDL assignment warning at uart_rx.sv(127): truncated value with size 32 to match size of target (4)" {  } { { "../uart_top/uart_rx/uart_rx.sv" "" { Text "C:/Repos/ECE-111/HW7/Lab7/uart_top/uart_rx/uart_rx.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645612569800 "|uart_control_system|uart_top:uart_top_inst|uart_rx:uart_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(141) " "Verilog HDL assignment warning at uart_rx.sv(141): truncated value with size 32 to match size of target (4)" {  } { { "../uart_top/uart_rx/uart_rx.sv" "" { Text "C:/Repos/ECE-111/HW7/Lab7/uart_top/uart_rx/uart_rx.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645612569800 "|uart_control_system|uart_top:uart_top_inst|uart_rx:uart_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(155) " "Verilog HDL assignment warning at uart_rx.sv(155): truncated value with size 32 to match size of target (4)" {  } { { "../uart_top/uart_rx/uart_rx.sv" "" { Text "C:/Repos/ECE-111/HW7/Lab7/uart_top/uart_rx/uart_rx.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645612569800 "|uart_control_system|uart_top:uart_top_inst|uart_rx:uart_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(169) " "Verilog HDL assignment warning at uart_rx.sv(169): truncated value with size 32 to match size of target (4)" {  } { { "../uart_top/uart_rx/uart_rx.sv" "" { Text "C:/Repos/ECE-111/HW7/Lab7/uart_top/uart_rx/uart_rx.sv" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645612569800 "|uart_control_system|uart_top:uart_top_inst|uart_rx:uart_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(182) " "Verilog HDL assignment warning at uart_rx.sv(182): truncated value with size 32 to match size of target (4)" {  } { { "../uart_top/uart_rx/uart_rx.sv" "" { Text "C:/Repos/ECE-111/HW7/Lab7/uart_top/uart_rx/uart_rx.sv" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645612569800 "|uart_control_system|uart_top:uart_top_inst|uart_rx:uart_rx_inst"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "uart_top:uart_top_inst\|uart_tx:uart_tx_inst\|tx " "Converted tri-state buffer \"uart_top:uart_top_inst\|uart_tx:uart_tx_inst\|tx\" feeding internal logic into a wire" {  } { { "../uart_top/uart_tx/uart_tx.sv" "" { Text "C:/Repos/ECE-111/HW7/Lab7/uart_top/uart_tx/uart_tx.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1645612569939 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1645612569939 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1645612570353 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645612570711 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1645612570802 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645612570802 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "269 " "Implemented 269 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1645612570836 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1645612570836 ""} { "Info" "ICUT_CUT_TM_LCELLS" "239 " "Implemented 239 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1645612570836 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1645612570836 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645612570850 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 23 02:36:10 2022 " "Processing ended: Wed Feb 23 02:36:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645612570850 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645612570850 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645612570850 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645612570850 ""}
