// Seed: 1803947367
module module_0;
  wire id_2;
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1,
    output wand  id_2
);
  reg id_4, id_5, id_6, id_7, id_8;
  always @(posedge id_7) begin
    id_4 <= (1);
  end
  module_0();
  initial begin
    if ((id_5)) id_1 <= id_0;
    assert (1);
  end
endmodule
module module_2 (
    input wand id_0,
    input supply0 id_1,
    output supply0 id_2
);
  always @(posedge 1, negedge 1) begin
    id_2 = id_1;
  end
  module_0();
endmodule
