/* bench 3796.2.0 ea2f859af501 */
/* bench 3796.2.1 ef10d23da8ad */
/* bench 3796.2.2 b51859be0dbe */
/* bench 3796.2.3 a68e110f6eef */
/* bench 3796.2.4 eb84a72b9ca8 */
/* bench 3796.2.5 8f217ad0bc2b */
/* bench 3796.2.6 b670989dd658 */
/* bench 3796.2.7 5d3d2ae0f5a5 */
/* bench 3796.2.8 624f4b2e10d6 */
/* bench 3796.2.9 2be7016f8488 */
/* bench 3796.2.10 2f77962bb353 */
/*
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file "COPYING" in the main directory of this archive
 * for more details.
 *
/* bench 4224.1.0 e771b9b1ace1 */
/* bench 4224.1.1 0855fb6a5a07 */
/* bench 4224.1.2 fc55300e9b3d */
/* bench 4224.1.3 f0b80a5b6b66 */
/* bench 4224.1.4 0414b8856265 */
/* bench 4224.1.5 755c1ceb1f46 */
/* bench 4224.1.6 6e210f569627 */
 */
#ifndef _ASM_SPINLOCK_H
#define _ASM_SPINLOCK_H

#include <asm/processor.h>

#include <asm-generic/qspinlock_types.h>

#define	queued_spin_unlock queued_spin_unlock
/**
 * queued_spin_unlock - release a queued spinlock
 * @lock : Pointer to queued spinlock structure
 */
static inline void queued_spin_unlock(struct qspinlock *lock)
{
	/* This could be optimised with ARCH_HAS_MMIOWB */
	mmiowb();
	smp_store_release(&lock->locked, 0);
}

#include <asm/qspinlock.h>
#include <asm/qrwlock.h>

#endif /* _ASM_SPINLOCK_H */
