// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Full Version"

// DATE "08/30/2017 21:19:12"

// 
// Device: Altera 5M570ZT100C5 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module FullBaseStation (
	led_dp,
	clk,
	PB0,
	PB1,
	rx,
	ledsegment,
	ledsel);
output 	led_dp;
input 	clk;
input 	PB0;
input 	PB1;
input 	rx;
output 	[6:0] ledsegment;
output 	[3:0] ledsel;

// Design Ports Information
// clk	=>  Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rx	=>  Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PB0	=>  Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PB1	=>  Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// led_dp	=>  Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ledsegment[6]	=>  Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ledsegment[5]	=>  Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ledsegment[4]	=>  Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ledsegment[3]	=>  Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ledsegment[2]	=>  Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ledsegment[1]	=>  Location: PIN_36,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ledsegment[0]	=>  Location: PIN_34,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ledsel[3]	=>  Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ledsel[2]	=>  Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ledsel[1]	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ledsel[0]	=>  Location: PIN_56,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst8|CS~regout ;
wire \inst8|CS1~regout ;
wire \clk~combout ;
wire \PB1~combout ;
wire \inst8|NS1~regout ;
wire \inst8|style_counter[0]~1 ;
wire \inst8|style_counter[1]~3 ;
wire \inst8|style_counter[1]~3COUT1_91 ;
wire \inst8|style_counter[2]~5 ;
wire \inst8|style_counter[2]~5COUT1_93 ;
wire \inst8|style_counter[3]~7 ;
wire \inst8|style_counter[3]~7COUT1_95 ;
wire \inst8|style_counter[4]~13 ;
wire \inst8|style_counter[4]~13COUT1_97 ;
wire \inst8|style_counter[5]~9 ;
wire \inst8|style_counter[6]~15 ;
wire \inst8|style_counter[6]~15COUT1_99 ;
wire \inst8|style_counter[7]~11 ;
wire \inst8|style_counter[7]~11COUT1_101 ;
wire \inst8|style_counter[8]~21 ;
wire \inst8|style_counter[8]~21COUT1_103 ;
wire \inst8|style_counter[9]~17 ;
wire \inst8|style_counter[9]~17COUT1_105 ;
wire \inst8|style_counter[10]~19 ;
wire \inst8|style_counter[11]~23 ;
wire \inst8|style_counter[11]~23COUT1_107 ;
wire \inst8|style_counter[12]~27 ;
wire \inst8|style_counter[12]~27COUT1_109 ;
wire \inst8|style_counter[13]~29 ;
wire \inst8|style_counter[13]~29COUT1_111 ;
wire \inst8|style_counter[14]~31 ;
wire \inst8|style_counter[14]~31COUT1_113 ;
wire \inst8|style_counter[15]~25 ;
wire \inst8|style_counter[16]~33 ;
wire \inst8|style_counter[16]~33COUT1_115 ;
wire \inst8|style_counter[17]~35 ;
wire \inst8|style_counter[17]~35COUT1_117 ;
wire \inst8|style_counter[18]~45 ;
wire \inst8|style_counter[18]~45COUT1_119 ;
wire \inst8|style_counter[19]~47 ;
wire \inst8|style_counter[19]~47COUT1_121 ;
wire \inst8|style_counter[20]~37 ;
wire \inst8|style_counter[21]~39 ;
wire \inst8|style_counter[21]~39COUT1_123 ;
wire \inst8|style_counter[22]~41 ;
wire \inst8|style_counter[22]~41COUT1_125 ;
wire \inst8|style_counter[23]~43 ;
wire \inst8|style_counter[23]~43COUT1_127 ;
wire \inst8|style_counter[24]~49 ;
wire \inst8|style_counter[24]~49COUT1_129 ;
wire \inst8|style_counter[25]~51 ;
wire \inst8|style_counter[26]~53 ;
wire \inst8|style_counter[26]~53COUT1_131 ;
wire \inst8|Equal1~8_combout ;
wire \inst8|Equal1~5_combout ;
wire \inst8|Equal1~6_combout ;
wire \inst8|Equal1~7_combout ;
wire \inst8|Equal1~0_combout ;
wire \inst8|Equal1~2_combout ;
wire \inst8|Equal1~1_combout ;
wire \inst8|Equal1~3_combout ;
wire \inst8|Equal1~4_combout ;
wire \inst8|Equal1~10 ;
wire \inst8|style_counter[20]~64 ;
wire \inst8|style_counter[27]~55 ;
wire \inst8|style_counter[27]~55COUT1_133 ;
wire \inst8|style_counter[28]~57 ;
wire \inst8|style_counter[28]~57COUT1_135 ;
wire \inst8|style_counter[29]~59 ;
wire \inst8|style_counter[29]~59COUT1_137 ;
wire \inst8|style_counter[30]~61 ;
wire \inst8|Equal1~9_combout ;
wire \inst8|change_style~regout ;
wire \inst8|Output_style~regout ;
wire \PB0~combout ;
wire \inst8|NS~regout ;
wire \inst8|polling_counter[0]~1 ;
wire \inst8|polling_counter[1]~3 ;
wire \inst8|polling_counter[1]~3COUT1_91 ;
wire \inst8|polling_counter[2]~5 ;
wire \inst8|polling_counter[2]~5COUT1_93 ;
wire \inst8|polling_counter[3]~7 ;
wire \inst8|polling_counter[3]~7COUT1_95 ;
wire \inst8|polling_counter[4]~13 ;
wire \inst8|polling_counter[4]~13COUT1_97 ;
wire \inst8|polling_counter[5]~9 ;
wire \inst8|polling_counter[6]~15 ;
wire \inst8|polling_counter[6]~15COUT1_99 ;
wire \inst8|polling_counter[7]~11 ;
wire \inst8|polling_counter[7]~11COUT1_101 ;
wire \inst8|polling_counter[8]~21 ;
wire \inst8|polling_counter[8]~21COUT1_103 ;
wire \inst8|polling_counter[9]~17 ;
wire \inst8|polling_counter[9]~17COUT1_105 ;
wire \inst8|polling_counter[10]~19 ;
wire \inst8|polling_counter[11]~23 ;
wire \inst8|polling_counter[11]~23COUT1_107 ;
wire \inst8|polling_counter[12]~27 ;
wire \inst8|polling_counter[12]~27COUT1_109 ;
wire \inst8|polling_counter[13]~29 ;
wire \inst8|polling_counter[13]~29COUT1_111 ;
wire \inst8|polling_counter[14]~31 ;
wire \inst8|polling_counter[14]~31COUT1_113 ;
wire \inst8|polling_counter[15]~25 ;
wire \inst8|polling_counter[16]~33 ;
wire \inst8|polling_counter[16]~33COUT1_115 ;
wire \inst8|polling_counter[17]~35 ;
wire \inst8|polling_counter[17]~35COUT1_117 ;
wire \inst8|polling_counter[18]~45 ;
wire \inst8|polling_counter[18]~45COUT1_119 ;
wire \inst8|polling_counter[19]~47 ;
wire \inst8|polling_counter[19]~47COUT1_121 ;
wire \inst8|polling_counter[20]~37 ;
wire \inst8|polling_counter[21]~39 ;
wire \inst8|polling_counter[21]~39COUT1_123 ;
wire \inst8|polling_counter[22]~41 ;
wire \inst8|polling_counter[22]~41COUT1_125 ;
wire \inst8|polling_counter[23]~43 ;
wire \inst8|polling_counter[23]~43COUT1_127 ;
wire \inst8|polling_counter[24]~49 ;
wire \inst8|polling_counter[24]~49COUT1_129 ;
wire \inst8|polling_counter[25]~51 ;
wire \inst8|polling_counter[26]~53 ;
wire \inst8|polling_counter[26]~53COUT1_131 ;
wire \inst8|Equal0~8_combout ;
wire \inst8|Equal0~1_combout ;
wire \inst8|Equal0~0_combout ;
wire \inst8|Equal0~2_combout ;
wire \inst8|Equal0~3_combout ;
wire \inst8|Equal0~4_combout ;
wire \inst8|Equal0~6_combout ;
wire \inst8|Equal0~5_combout ;
wire \inst8|Equal0~7_combout ;
wire \inst8|Equal0~10 ;
wire \inst8|polling_counter[23]~64 ;
wire \inst8|polling_counter[27]~55 ;
wire \inst8|polling_counter[27]~55COUT1_133 ;
wire \inst8|polling_counter[28]~57 ;
wire \inst8|polling_counter[28]~57COUT1_135 ;
wire \inst8|polling_counter[29]~59 ;
wire \inst8|polling_counter[29]~59COUT1_137 ;
wire \inst8|polling_counter[30]~61 ;
wire \inst8|Equal0~9_combout ;
wire \inst8|change_output~regout ;
wire \rx~combout ;
wire \inst2|data_low~regout ;
wire \inst2|ncount~2_combout ;
wire \inst2|ncount[3]~4_combout ;
wire \inst2|Add1~0_combout ;
wire \inst2|ncap~regout ;
wire \inst2|CS.stop~regout ;
wire \inst2|CS.idle~regout ;
wire \inst2|CS.start~regout ;
wire \inst2|Selector5~0_combout ;
wire \inst2|pcap~regout ;
wire \inst2|Selector6~0_combout ;
wire \inst2|Selector6~1_combout ;
wire \inst2|Equal0~0_combout ;
wire \inst2|start_cap~regout ;
wire \inst2|CS.data~regout ;
wire \inst2|shift~0_combout ;
wire \inst2|shift_out~0_combout ;
wire \inst3|Mux14~0_combout ;
wire \inst3|Mux14~2_combout ;
wire \inst7|Mux4~0 ;
wire \inst3|Mux2~0_combout ;
wire \inst4|Mux4~0 ;
wire \inst3|Mux14~1_combout ;
wire \inst6|Mux4~0 ;
wire \inst8|Mux0~0 ;
wire \inst5|Mux4~0 ;
wire \inst8|Mux0~1 ;
wire \inst1|Add1~10_combout ;
wire \inst1|Add1~105_combout ;
wire \inst1|Add1~107 ;
wire \inst1|Add1~107COUT1_218 ;
wire \inst1|Add1~110_combout ;
wire \inst1|Add1~55_combout ;
wire \inst1|Add1~57 ;
wire \inst1|Add1~57COUT1_202 ;
wire \inst1|Add1~60_combout ;
wire \inst1|Add1~62 ;
wire \inst1|Add1~62COUT1_204 ;
wire \inst1|Add1~67 ;
wire \inst1|Add1~67COUT1_206 ;
wire \inst1|Add1~70_combout ;
wire \inst1|Add1~72 ;
wire \inst1|Add1~72COUT1_208 ;
wire \inst1|Add1~75_combout ;
wire \inst1|Add1~77 ;
wire \inst1|Add1~80_combout ;
wire \inst1|Add1~82 ;
wire \inst1|Add1~82COUT1_210 ;
wire \inst1|Add1~85_combout ;
wire \inst1|Add1~87 ;
wire \inst1|Add1~87COUT1_212 ;
wire \inst1|Add1~90_combout ;
wire \inst1|Add1~92 ;
wire \inst1|Add1~92COUT1_214 ;
wire \inst1|Add1~95_combout ;
wire \inst1|Add1~97 ;
wire \inst1|Add1~97COUT1_216 ;
wire \inst1|Add1~100_combout ;
wire \inst1|Add1~112 ;
wire \inst1|Add1~112COUT1_220 ;
wire \inst1|Add1~115_combout ;
wire \inst1|Add1~102 ;
wire \inst1|Add1~130_combout ;
wire \inst1|Add1~117 ;
wire \inst1|Add1~117COUT1_222 ;
wire \inst1|Add1~120_combout ;
wire \inst1|Add1~122 ;
wire \inst1|Add1~122COUT1_224 ;
wire \inst1|Add1~125_combout ;
wire \inst1|Add1~127 ;
wire \inst1|Add1~132 ;
wire \inst1|Add1~132COUT1_226 ;
wire \inst1|Add1~135_combout ;
wire \inst1|Equal0~7 ;
wire \inst1|Equal0~6 ;
wire \inst1|Add1~137 ;
wire \inst1|Add1~137COUT1_228 ;
wire \inst1|Add1~142COUT1_230 ;
wire \inst1|Add1~147COUT1_232 ;
wire \inst1|Add1~152 ;
wire \inst1|Add1~155_combout ;
wire \inst1|Add1~140_combout ;
wire \inst1|Add1~142 ;
wire \inst1|Add1~145_combout ;
wire \inst1|Add1~147 ;
wire \inst1|Add1~150_combout ;
wire \inst1|Equal0~8 ;
wire \inst1|Equal0~5 ;
wire \inst1|Equal0~9_combout ;
wire \inst1|Add1~12 ;
wire \inst1|Add1~30_combout ;
wire \inst1|Add1~0_combout ;
wire \inst1|Add1~2 ;
wire \inst1|Add1~2COUT1_186 ;
wire \inst1|Add1~15_combout ;
wire \inst1|Add1~17 ;
wire \inst1|Add1~17COUT1_188 ;
wire \inst1|Add1~5_combout ;
wire \inst1|Add1~7 ;
wire \inst1|Add1~7COUT1_190 ;
wire \inst1|Add1~20_combout ;
wire \inst1|Add1~32 ;
wire \inst1|Add1~32COUT1_194 ;
wire \inst1|Add1~35_combout ;
wire \inst1|Add1~22 ;
wire \inst1|Add1~22COUT1_192 ;
wire \inst1|Add1~25_combout ;
wire \inst1|Add1~27 ;
wire \inst1|Add1~37 ;
wire \inst1|Add1~37COUT1_196 ;
wire \inst1|Add1~40_combout ;
wire \inst1|Add1~42 ;
wire \inst1|Add1~42COUT1_198 ;
wire \inst1|Add1~45_combout ;
wire \inst1|Add1~47 ;
wire \inst1|Add1~47COUT1_200 ;
wire \inst1|Add1~50_combout ;
wire \inst1|Add1~52 ;
wire \inst1|Add1~65_combout ;
wire \inst1|Equal0~3 ;
wire \inst1|Equal0~0 ;
wire \inst1|Equal0~2 ;
wire \inst1|Equal0~1 ;
wire \inst1|Equal0~4_combout ;
wire \inst8|Mux2~0 ;
wire \inst8|Mux2~1 ;
wire \inst8|Mux1~0 ;
wire \inst8|Mux1~1 ;
wire \inst1|dp~0_combout ;
wire \inst1|dp~regout ;
wire \inst7|Mux4~1 ;
wire \inst4|Mux4~1 ;
wire \inst6|Mux4~1 ;
wire \inst8|Mux5~0 ;
wire \inst5|Mux4~1 ;
wire \inst8|Mux5~1 ;
wire \inst7|Mux12~0_combout ;
wire \inst4|Mux12~0_combout ;
wire \inst6|Mux12~0_combout ;
wire \inst8|DataOut~16 ;
wire \inst5|Mux12~0_combout ;
wire \inst8|DataOut~17 ;
wire \inst7|Mux4~2_combout ;
wire \inst4|Mux4~2_combout ;
wire \inst5|Mux4~2_combout ;
wire \inst8|Mux9~0 ;
wire \inst6|Mux4~2_combout ;
wire \inst8|Mux9~1 ;
wire \inst1|Mux5~0_combout ;
wire \inst1|Mux5~1_combout ;
wire \inst8|Mux4~0 ;
wire \inst8|Mux4~1 ;
wire \inst8|DataOut~21 ;
wire \inst8|DataOut~22 ;
wire \inst8|Mux8~0 ;
wire \inst8|Mux8~1 ;
wire \inst1|Mux4~0_combout ;
wire \inst1|Mux4~1_combout ;
wire \inst8|Mux10~0 ;
wire \inst8|Mux10~1 ;
wire \inst8|Mux6~0 ;
wire \inst8|Mux6~1 ;
wire \inst8|DataOut~11 ;
wire \inst8|DataOut~12 ;
wire \inst1|Mux6~0_combout ;
wire \inst1|Mux6~1_combout ;
wire \inst8|Mux3~0 ;
wire \inst8|Mux3~1 ;
wire \inst8|Mux7~0 ;
wire \inst8|Mux7~1 ;
wire \inst8|Mux11~0 ;
wire \inst8|Mux11~1 ;
wire \inst8|DataOut~5 ;
wire \inst8|DataOut~6 ;
wire \inst1|Mux7~0_combout ;
wire \inst1|Mux7~1_combout ;
wire [31:0] \inst8|style_counter ;
wire [31:0] \inst8|polling_counter ;
wire [1:0] \inst8|Output_select ;
wire [15:0] \inst8|DataOut ;
wire [15:0] \inst5|DataOut ;
wire [5:0] \inst3|DataOutVoltage ;
wire [5:0] \inst3|DataOutPower ;
wire [5:0] \inst3|DataOutExtra ;
wire [5:0] \inst3|DataOutCurrent ;
wire [7:0] \inst2|shift_reg_out ;
wire [7:0] \inst2|shift_reg ;
wire [3:0] \inst2|pcount ;
wire [3:0] \inst2|ncount ;
wire [15:0] \inst4|DataOut ;
wire [15:0] \inst6|DataOut ;
wire [31:0] \inst1|debug_delay ;
wire [15:0] \inst7|DataOut ;
wire [3:0] \inst1|led_select_out ;
wire [1:0] \inst1|counter ;
wire [6:0] \inst1|ledsegment_out ;


// Location: PIN_14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PB1~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PB1~combout ),
	.padio(PB1));
// synopsys translate_off
defparam \PB1~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y5_N7
maxv_lcell \inst8|NS1 (
// Equation(s):
// \inst8|NS1~regout  = DFFEAS((((!\PB1~combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PB1~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|NS1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|NS1 .lut_mask = "00ff";
defparam \inst8|NS1 .operation_mode = "normal";
defparam \inst8|NS1 .output_mode = "reg_only";
defparam \inst8|NS1 .register_cascade_mode = "off";
defparam \inst8|NS1 .sum_lutc_input = "datac";
defparam \inst8|NS1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N4
maxv_lcell \inst8|style_counter[0] (
// Equation(s):
// \inst8|style_counter [0] = DFFEAS((!\inst8|style_counter [0]), GLOBAL(\clk~combout ), VCC, , , , , \inst8|style_counter[20]~64 , )
// \inst8|style_counter[0]~1  = CARRY((\inst8|style_counter [0]))

	.clk(\clk~combout ),
	.dataa(\inst8|style_counter [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|style_counter[20]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|style_counter [0]),
	.cout(\inst8|style_counter[0]~1 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|style_counter[0] .lut_mask = "55aa";
defparam \inst8|style_counter[0] .operation_mode = "arithmetic";
defparam \inst8|style_counter[0] .output_mode = "reg_only";
defparam \inst8|style_counter[0] .register_cascade_mode = "off";
defparam \inst8|style_counter[0] .sum_lutc_input = "datac";
defparam \inst8|style_counter[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N5
maxv_lcell \inst8|style_counter[1] (
// Equation(s):
// \inst8|style_counter [1] = DFFEAS(\inst8|style_counter [1] $ ((((\inst8|style_counter[0]~1 )))), GLOBAL(\clk~combout ), VCC, , , , , \inst8|style_counter[20]~64 , )
// \inst8|style_counter[1]~3  = CARRY(((!\inst8|style_counter[0]~1 )) # (!\inst8|style_counter [1]))
// \inst8|style_counter[1]~3COUT1_91  = CARRY(((!\inst8|style_counter[0]~1 )) # (!\inst8|style_counter [1]))

	.clk(\clk~combout ),
	.dataa(\inst8|style_counter [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|style_counter[20]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|style_counter[0]~1 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|style_counter [1]),
	.cout(),
	.cout0(\inst8|style_counter[1]~3 ),
	.cout1(\inst8|style_counter[1]~3COUT1_91 ));
// synopsys translate_off
defparam \inst8|style_counter[1] .cin_used = "true";
defparam \inst8|style_counter[1] .lut_mask = "5a5f";
defparam \inst8|style_counter[1] .operation_mode = "arithmetic";
defparam \inst8|style_counter[1] .output_mode = "reg_only";
defparam \inst8|style_counter[1] .register_cascade_mode = "off";
defparam \inst8|style_counter[1] .sum_lutc_input = "cin";
defparam \inst8|style_counter[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N6
maxv_lcell \inst8|style_counter[2] (
// Equation(s):
// \inst8|style_counter [2] = DFFEAS((\inst8|style_counter [2] $ ((!(!\inst8|style_counter[0]~1  & \inst8|style_counter[1]~3 ) # (\inst8|style_counter[0]~1  & \inst8|style_counter[1]~3COUT1_91 )))), GLOBAL(\clk~combout ), VCC, , , , , 
// \inst8|style_counter[20]~64 , )
// \inst8|style_counter[2]~5  = CARRY(((\inst8|style_counter [2] & !\inst8|style_counter[1]~3 )))
// \inst8|style_counter[2]~5COUT1_93  = CARRY(((\inst8|style_counter [2] & !\inst8|style_counter[1]~3COUT1_91 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|style_counter [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|style_counter[20]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|style_counter[0]~1 ),
	.cin0(\inst8|style_counter[1]~3 ),
	.cin1(\inst8|style_counter[1]~3COUT1_91 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|style_counter [2]),
	.cout(),
	.cout0(\inst8|style_counter[2]~5 ),
	.cout1(\inst8|style_counter[2]~5COUT1_93 ));
// synopsys translate_off
defparam \inst8|style_counter[2] .cin0_used = "true";
defparam \inst8|style_counter[2] .cin1_used = "true";
defparam \inst8|style_counter[2] .cin_used = "true";
defparam \inst8|style_counter[2] .lut_mask = "c30c";
defparam \inst8|style_counter[2] .operation_mode = "arithmetic";
defparam \inst8|style_counter[2] .output_mode = "reg_only";
defparam \inst8|style_counter[2] .register_cascade_mode = "off";
defparam \inst8|style_counter[2] .sum_lutc_input = "cin";
defparam \inst8|style_counter[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N7
maxv_lcell \inst8|style_counter[3] (
// Equation(s):
// \inst8|style_counter [3] = DFFEAS((\inst8|style_counter [3] $ (((!\inst8|style_counter[0]~1  & \inst8|style_counter[2]~5 ) # (\inst8|style_counter[0]~1  & \inst8|style_counter[2]~5COUT1_93 )))), GLOBAL(\clk~combout ), VCC, , , , , 
// \inst8|style_counter[20]~64 , )
// \inst8|style_counter[3]~7  = CARRY(((!\inst8|style_counter[2]~5 ) # (!\inst8|style_counter [3])))
// \inst8|style_counter[3]~7COUT1_95  = CARRY(((!\inst8|style_counter[2]~5COUT1_93 ) # (!\inst8|style_counter [3])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|style_counter [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|style_counter[20]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|style_counter[0]~1 ),
	.cin0(\inst8|style_counter[2]~5 ),
	.cin1(\inst8|style_counter[2]~5COUT1_93 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|style_counter [3]),
	.cout(),
	.cout0(\inst8|style_counter[3]~7 ),
	.cout1(\inst8|style_counter[3]~7COUT1_95 ));
// synopsys translate_off
defparam \inst8|style_counter[3] .cin0_used = "true";
defparam \inst8|style_counter[3] .cin1_used = "true";
defparam \inst8|style_counter[3] .cin_used = "true";
defparam \inst8|style_counter[3] .lut_mask = "3c3f";
defparam \inst8|style_counter[3] .operation_mode = "arithmetic";
defparam \inst8|style_counter[3] .output_mode = "reg_only";
defparam \inst8|style_counter[3] .register_cascade_mode = "off";
defparam \inst8|style_counter[3] .sum_lutc_input = "cin";
defparam \inst8|style_counter[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N8
maxv_lcell \inst8|style_counter[4] (
// Equation(s):
// \inst8|style_counter [4] = DFFEAS(\inst8|style_counter [4] $ ((((!(!\inst8|style_counter[0]~1  & \inst8|style_counter[3]~7 ) # (\inst8|style_counter[0]~1  & \inst8|style_counter[3]~7COUT1_95 ))))), GLOBAL(\clk~combout ), VCC, , , , , 
// \inst8|style_counter[20]~64 , )
// \inst8|style_counter[4]~13  = CARRY((\inst8|style_counter [4] & ((!\inst8|style_counter[3]~7 ))))
// \inst8|style_counter[4]~13COUT1_97  = CARRY((\inst8|style_counter [4] & ((!\inst8|style_counter[3]~7COUT1_95 ))))

	.clk(\clk~combout ),
	.dataa(\inst8|style_counter [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|style_counter[20]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|style_counter[0]~1 ),
	.cin0(\inst8|style_counter[3]~7 ),
	.cin1(\inst8|style_counter[3]~7COUT1_95 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|style_counter [4]),
	.cout(),
	.cout0(\inst8|style_counter[4]~13 ),
	.cout1(\inst8|style_counter[4]~13COUT1_97 ));
// synopsys translate_off
defparam \inst8|style_counter[4] .cin0_used = "true";
defparam \inst8|style_counter[4] .cin1_used = "true";
defparam \inst8|style_counter[4] .cin_used = "true";
defparam \inst8|style_counter[4] .lut_mask = "a50a";
defparam \inst8|style_counter[4] .operation_mode = "arithmetic";
defparam \inst8|style_counter[4] .output_mode = "reg_only";
defparam \inst8|style_counter[4] .register_cascade_mode = "off";
defparam \inst8|style_counter[4] .sum_lutc_input = "cin";
defparam \inst8|style_counter[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N9
maxv_lcell \inst8|style_counter[5] (
// Equation(s):
// \inst8|style_counter [5] = DFFEAS((\inst8|style_counter [5] $ (((!\inst8|style_counter[0]~1  & \inst8|style_counter[4]~13 ) # (\inst8|style_counter[0]~1  & \inst8|style_counter[4]~13COUT1_97 )))), GLOBAL(\clk~combout ), VCC, , , , , 
// \inst8|style_counter[20]~64 , )
// \inst8|style_counter[5]~9  = CARRY(((!\inst8|style_counter[4]~13COUT1_97 ) # (!\inst8|style_counter [5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|style_counter [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|style_counter[20]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|style_counter[0]~1 ),
	.cin0(\inst8|style_counter[4]~13 ),
	.cin1(\inst8|style_counter[4]~13COUT1_97 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|style_counter [5]),
	.cout(\inst8|style_counter[5]~9 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|style_counter[5] .cin0_used = "true";
defparam \inst8|style_counter[5] .cin1_used = "true";
defparam \inst8|style_counter[5] .cin_used = "true";
defparam \inst8|style_counter[5] .lut_mask = "3c3f";
defparam \inst8|style_counter[5] .operation_mode = "arithmetic";
defparam \inst8|style_counter[5] .output_mode = "reg_only";
defparam \inst8|style_counter[5] .register_cascade_mode = "off";
defparam \inst8|style_counter[5] .sum_lutc_input = "cin";
defparam \inst8|style_counter[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N0
maxv_lcell \inst8|style_counter[6] (
// Equation(s):
// \inst8|style_counter [6] = DFFEAS((\inst8|style_counter [6] $ ((!\inst8|style_counter[5]~9 ))), GLOBAL(\clk~combout ), VCC, , , , , \inst8|style_counter[20]~64 , )
// \inst8|style_counter[6]~15  = CARRY(((\inst8|style_counter [6] & !\inst8|style_counter[5]~9 )))
// \inst8|style_counter[6]~15COUT1_99  = CARRY(((\inst8|style_counter [6] & !\inst8|style_counter[5]~9 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|style_counter [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|style_counter[20]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|style_counter[5]~9 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|style_counter [6]),
	.cout(),
	.cout0(\inst8|style_counter[6]~15 ),
	.cout1(\inst8|style_counter[6]~15COUT1_99 ));
// synopsys translate_off
defparam \inst8|style_counter[6] .cin_used = "true";
defparam \inst8|style_counter[6] .lut_mask = "c30c";
defparam \inst8|style_counter[6] .operation_mode = "arithmetic";
defparam \inst8|style_counter[6] .output_mode = "reg_only";
defparam \inst8|style_counter[6] .register_cascade_mode = "off";
defparam \inst8|style_counter[6] .sum_lutc_input = "cin";
defparam \inst8|style_counter[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N1
maxv_lcell \inst8|style_counter[7] (
// Equation(s):
// \inst8|style_counter [7] = DFFEAS((\inst8|style_counter [7] $ (((!\inst8|style_counter[5]~9  & \inst8|style_counter[6]~15 ) # (\inst8|style_counter[5]~9  & \inst8|style_counter[6]~15COUT1_99 )))), GLOBAL(\clk~combout ), VCC, , , , , 
// \inst8|style_counter[20]~64 , )
// \inst8|style_counter[7]~11  = CARRY(((!\inst8|style_counter[6]~15 ) # (!\inst8|style_counter [7])))
// \inst8|style_counter[7]~11COUT1_101  = CARRY(((!\inst8|style_counter[6]~15COUT1_99 ) # (!\inst8|style_counter [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|style_counter [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|style_counter[20]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|style_counter[5]~9 ),
	.cin0(\inst8|style_counter[6]~15 ),
	.cin1(\inst8|style_counter[6]~15COUT1_99 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|style_counter [7]),
	.cout(),
	.cout0(\inst8|style_counter[7]~11 ),
	.cout1(\inst8|style_counter[7]~11COUT1_101 ));
// synopsys translate_off
defparam \inst8|style_counter[7] .cin0_used = "true";
defparam \inst8|style_counter[7] .cin1_used = "true";
defparam \inst8|style_counter[7] .cin_used = "true";
defparam \inst8|style_counter[7] .lut_mask = "3c3f";
defparam \inst8|style_counter[7] .operation_mode = "arithmetic";
defparam \inst8|style_counter[7] .output_mode = "reg_only";
defparam \inst8|style_counter[7] .register_cascade_mode = "off";
defparam \inst8|style_counter[7] .sum_lutc_input = "cin";
defparam \inst8|style_counter[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N2
maxv_lcell \inst8|style_counter[8] (
// Equation(s):
// \inst8|style_counter [8] = DFFEAS((\inst8|style_counter [8] $ ((!(!\inst8|style_counter[5]~9  & \inst8|style_counter[7]~11 ) # (\inst8|style_counter[5]~9  & \inst8|style_counter[7]~11COUT1_101 )))), GLOBAL(\clk~combout ), VCC, , , , , 
// \inst8|style_counter[20]~64 , )
// \inst8|style_counter[8]~21  = CARRY(((\inst8|style_counter [8] & !\inst8|style_counter[7]~11 )))
// \inst8|style_counter[8]~21COUT1_103  = CARRY(((\inst8|style_counter [8] & !\inst8|style_counter[7]~11COUT1_101 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|style_counter [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|style_counter[20]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|style_counter[5]~9 ),
	.cin0(\inst8|style_counter[7]~11 ),
	.cin1(\inst8|style_counter[7]~11COUT1_101 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|style_counter [8]),
	.cout(),
	.cout0(\inst8|style_counter[8]~21 ),
	.cout1(\inst8|style_counter[8]~21COUT1_103 ));
// synopsys translate_off
defparam \inst8|style_counter[8] .cin0_used = "true";
defparam \inst8|style_counter[8] .cin1_used = "true";
defparam \inst8|style_counter[8] .cin_used = "true";
defparam \inst8|style_counter[8] .lut_mask = "c30c";
defparam \inst8|style_counter[8] .operation_mode = "arithmetic";
defparam \inst8|style_counter[8] .output_mode = "reg_only";
defparam \inst8|style_counter[8] .register_cascade_mode = "off";
defparam \inst8|style_counter[8] .sum_lutc_input = "cin";
defparam \inst8|style_counter[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N3
maxv_lcell \inst8|style_counter[9] (
// Equation(s):
// \inst8|style_counter [9] = DFFEAS(\inst8|style_counter [9] $ (((((!\inst8|style_counter[5]~9  & \inst8|style_counter[8]~21 ) # (\inst8|style_counter[5]~9  & \inst8|style_counter[8]~21COUT1_103 ))))), GLOBAL(\clk~combout ), VCC, , , , , 
// \inst8|style_counter[20]~64 , )
// \inst8|style_counter[9]~17  = CARRY(((!\inst8|style_counter[8]~21 )) # (!\inst8|style_counter [9]))
// \inst8|style_counter[9]~17COUT1_105  = CARRY(((!\inst8|style_counter[8]~21COUT1_103 )) # (!\inst8|style_counter [9]))

	.clk(\clk~combout ),
	.dataa(\inst8|style_counter [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|style_counter[20]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|style_counter[5]~9 ),
	.cin0(\inst8|style_counter[8]~21 ),
	.cin1(\inst8|style_counter[8]~21COUT1_103 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|style_counter [9]),
	.cout(),
	.cout0(\inst8|style_counter[9]~17 ),
	.cout1(\inst8|style_counter[9]~17COUT1_105 ));
// synopsys translate_off
defparam \inst8|style_counter[9] .cin0_used = "true";
defparam \inst8|style_counter[9] .cin1_used = "true";
defparam \inst8|style_counter[9] .cin_used = "true";
defparam \inst8|style_counter[9] .lut_mask = "5a5f";
defparam \inst8|style_counter[9] .operation_mode = "arithmetic";
defparam \inst8|style_counter[9] .output_mode = "reg_only";
defparam \inst8|style_counter[9] .register_cascade_mode = "off";
defparam \inst8|style_counter[9] .sum_lutc_input = "cin";
defparam \inst8|style_counter[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N4
maxv_lcell \inst8|style_counter[10] (
// Equation(s):
// \inst8|style_counter [10] = DFFEAS(\inst8|style_counter [10] $ ((((!(!\inst8|style_counter[5]~9  & \inst8|style_counter[9]~17 ) # (\inst8|style_counter[5]~9  & \inst8|style_counter[9]~17COUT1_105 ))))), GLOBAL(\clk~combout ), VCC, , , , , 
// \inst8|style_counter[20]~64 , )
// \inst8|style_counter[10]~19  = CARRY((\inst8|style_counter [10] & ((!\inst8|style_counter[9]~17COUT1_105 ))))

	.clk(\clk~combout ),
	.dataa(\inst8|style_counter [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|style_counter[20]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|style_counter[5]~9 ),
	.cin0(\inst8|style_counter[9]~17 ),
	.cin1(\inst8|style_counter[9]~17COUT1_105 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|style_counter [10]),
	.cout(\inst8|style_counter[10]~19 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|style_counter[10] .cin0_used = "true";
defparam \inst8|style_counter[10] .cin1_used = "true";
defparam \inst8|style_counter[10] .cin_used = "true";
defparam \inst8|style_counter[10] .lut_mask = "a50a";
defparam \inst8|style_counter[10] .operation_mode = "arithmetic";
defparam \inst8|style_counter[10] .output_mode = "reg_only";
defparam \inst8|style_counter[10] .register_cascade_mode = "off";
defparam \inst8|style_counter[10] .sum_lutc_input = "cin";
defparam \inst8|style_counter[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N5
maxv_lcell \inst8|style_counter[11] (
// Equation(s):
// \inst8|style_counter [11] = DFFEAS(\inst8|style_counter [11] $ ((((\inst8|style_counter[10]~19 )))), GLOBAL(\clk~combout ), VCC, , , , , \inst8|style_counter[20]~64 , )
// \inst8|style_counter[11]~23  = CARRY(((!\inst8|style_counter[10]~19 )) # (!\inst8|style_counter [11]))
// \inst8|style_counter[11]~23COUT1_107  = CARRY(((!\inst8|style_counter[10]~19 )) # (!\inst8|style_counter [11]))

	.clk(\clk~combout ),
	.dataa(\inst8|style_counter [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|style_counter[20]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|style_counter[10]~19 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|style_counter [11]),
	.cout(),
	.cout0(\inst8|style_counter[11]~23 ),
	.cout1(\inst8|style_counter[11]~23COUT1_107 ));
// synopsys translate_off
defparam \inst8|style_counter[11] .cin_used = "true";
defparam \inst8|style_counter[11] .lut_mask = "5a5f";
defparam \inst8|style_counter[11] .operation_mode = "arithmetic";
defparam \inst8|style_counter[11] .output_mode = "reg_only";
defparam \inst8|style_counter[11] .register_cascade_mode = "off";
defparam \inst8|style_counter[11] .sum_lutc_input = "cin";
defparam \inst8|style_counter[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N6
maxv_lcell \inst8|style_counter[12] (
// Equation(s):
// \inst8|style_counter [12] = DFFEAS(\inst8|style_counter [12] $ ((((!(!\inst8|style_counter[10]~19  & \inst8|style_counter[11]~23 ) # (\inst8|style_counter[10]~19  & \inst8|style_counter[11]~23COUT1_107 ))))), GLOBAL(\clk~combout ), VCC, , , , , 
// \inst8|style_counter[20]~64 , )
// \inst8|style_counter[12]~27  = CARRY((\inst8|style_counter [12] & ((!\inst8|style_counter[11]~23 ))))
// \inst8|style_counter[12]~27COUT1_109  = CARRY((\inst8|style_counter [12] & ((!\inst8|style_counter[11]~23COUT1_107 ))))

	.clk(\clk~combout ),
	.dataa(\inst8|style_counter [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|style_counter[20]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|style_counter[10]~19 ),
	.cin0(\inst8|style_counter[11]~23 ),
	.cin1(\inst8|style_counter[11]~23COUT1_107 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|style_counter [12]),
	.cout(),
	.cout0(\inst8|style_counter[12]~27 ),
	.cout1(\inst8|style_counter[12]~27COUT1_109 ));
// synopsys translate_off
defparam \inst8|style_counter[12] .cin0_used = "true";
defparam \inst8|style_counter[12] .cin1_used = "true";
defparam \inst8|style_counter[12] .cin_used = "true";
defparam \inst8|style_counter[12] .lut_mask = "a50a";
defparam \inst8|style_counter[12] .operation_mode = "arithmetic";
defparam \inst8|style_counter[12] .output_mode = "reg_only";
defparam \inst8|style_counter[12] .register_cascade_mode = "off";
defparam \inst8|style_counter[12] .sum_lutc_input = "cin";
defparam \inst8|style_counter[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N7
maxv_lcell \inst8|style_counter[13] (
// Equation(s):
// \inst8|style_counter [13] = DFFEAS((\inst8|style_counter [13] $ (((!\inst8|style_counter[10]~19  & \inst8|style_counter[12]~27 ) # (\inst8|style_counter[10]~19  & \inst8|style_counter[12]~27COUT1_109 )))), GLOBAL(\clk~combout ), VCC, , , , , 
// \inst8|style_counter[20]~64 , )
// \inst8|style_counter[13]~29  = CARRY(((!\inst8|style_counter[12]~27 ) # (!\inst8|style_counter [13])))
// \inst8|style_counter[13]~29COUT1_111  = CARRY(((!\inst8|style_counter[12]~27COUT1_109 ) # (!\inst8|style_counter [13])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|style_counter [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|style_counter[20]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|style_counter[10]~19 ),
	.cin0(\inst8|style_counter[12]~27 ),
	.cin1(\inst8|style_counter[12]~27COUT1_109 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|style_counter [13]),
	.cout(),
	.cout0(\inst8|style_counter[13]~29 ),
	.cout1(\inst8|style_counter[13]~29COUT1_111 ));
// synopsys translate_off
defparam \inst8|style_counter[13] .cin0_used = "true";
defparam \inst8|style_counter[13] .cin1_used = "true";
defparam \inst8|style_counter[13] .cin_used = "true";
defparam \inst8|style_counter[13] .lut_mask = "3c3f";
defparam \inst8|style_counter[13] .operation_mode = "arithmetic";
defparam \inst8|style_counter[13] .output_mode = "reg_only";
defparam \inst8|style_counter[13] .register_cascade_mode = "off";
defparam \inst8|style_counter[13] .sum_lutc_input = "cin";
defparam \inst8|style_counter[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N8
maxv_lcell \inst8|style_counter[14] (
// Equation(s):
// \inst8|style_counter [14] = DFFEAS(\inst8|style_counter [14] $ ((((!(!\inst8|style_counter[10]~19  & \inst8|style_counter[13]~29 ) # (\inst8|style_counter[10]~19  & \inst8|style_counter[13]~29COUT1_111 ))))), GLOBAL(\clk~combout ), VCC, , , , , 
// \inst8|style_counter[20]~64 , )
// \inst8|style_counter[14]~31  = CARRY((\inst8|style_counter [14] & ((!\inst8|style_counter[13]~29 ))))
// \inst8|style_counter[14]~31COUT1_113  = CARRY((\inst8|style_counter [14] & ((!\inst8|style_counter[13]~29COUT1_111 ))))

	.clk(\clk~combout ),
	.dataa(\inst8|style_counter [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|style_counter[20]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|style_counter[10]~19 ),
	.cin0(\inst8|style_counter[13]~29 ),
	.cin1(\inst8|style_counter[13]~29COUT1_111 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|style_counter [14]),
	.cout(),
	.cout0(\inst8|style_counter[14]~31 ),
	.cout1(\inst8|style_counter[14]~31COUT1_113 ));
// synopsys translate_off
defparam \inst8|style_counter[14] .cin0_used = "true";
defparam \inst8|style_counter[14] .cin1_used = "true";
defparam \inst8|style_counter[14] .cin_used = "true";
defparam \inst8|style_counter[14] .lut_mask = "a50a";
defparam \inst8|style_counter[14] .operation_mode = "arithmetic";
defparam \inst8|style_counter[14] .output_mode = "reg_only";
defparam \inst8|style_counter[14] .register_cascade_mode = "off";
defparam \inst8|style_counter[14] .sum_lutc_input = "cin";
defparam \inst8|style_counter[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N9
maxv_lcell \inst8|style_counter[15] (
// Equation(s):
// \inst8|style_counter [15] = DFFEAS((\inst8|style_counter [15] $ (((!\inst8|style_counter[10]~19  & \inst8|style_counter[14]~31 ) # (\inst8|style_counter[10]~19  & \inst8|style_counter[14]~31COUT1_113 )))), GLOBAL(\clk~combout ), VCC, , , , , 
// \inst8|style_counter[20]~64 , )
// \inst8|style_counter[15]~25  = CARRY(((!\inst8|style_counter[14]~31COUT1_113 ) # (!\inst8|style_counter [15])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|style_counter [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|style_counter[20]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|style_counter[10]~19 ),
	.cin0(\inst8|style_counter[14]~31 ),
	.cin1(\inst8|style_counter[14]~31COUT1_113 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|style_counter [15]),
	.cout(\inst8|style_counter[15]~25 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|style_counter[15] .cin0_used = "true";
defparam \inst8|style_counter[15] .cin1_used = "true";
defparam \inst8|style_counter[15] .cin_used = "true";
defparam \inst8|style_counter[15] .lut_mask = "3c3f";
defparam \inst8|style_counter[15] .operation_mode = "arithmetic";
defparam \inst8|style_counter[15] .output_mode = "reg_only";
defparam \inst8|style_counter[15] .register_cascade_mode = "off";
defparam \inst8|style_counter[15] .sum_lutc_input = "cin";
defparam \inst8|style_counter[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N0
maxv_lcell \inst8|style_counter[16] (
// Equation(s):
// \inst8|style_counter [16] = DFFEAS((\inst8|style_counter [16] $ ((!\inst8|style_counter[15]~25 ))), GLOBAL(\clk~combout ), VCC, , , , , \inst8|style_counter[20]~64 , )
// \inst8|style_counter[16]~33  = CARRY(((\inst8|style_counter [16] & !\inst8|style_counter[15]~25 )))
// \inst8|style_counter[16]~33COUT1_115  = CARRY(((\inst8|style_counter [16] & !\inst8|style_counter[15]~25 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|style_counter [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|style_counter[20]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|style_counter[15]~25 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|style_counter [16]),
	.cout(),
	.cout0(\inst8|style_counter[16]~33 ),
	.cout1(\inst8|style_counter[16]~33COUT1_115 ));
// synopsys translate_off
defparam \inst8|style_counter[16] .cin_used = "true";
defparam \inst8|style_counter[16] .lut_mask = "c30c";
defparam \inst8|style_counter[16] .operation_mode = "arithmetic";
defparam \inst8|style_counter[16] .output_mode = "reg_only";
defparam \inst8|style_counter[16] .register_cascade_mode = "off";
defparam \inst8|style_counter[16] .sum_lutc_input = "cin";
defparam \inst8|style_counter[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N1
maxv_lcell \inst8|style_counter[17] (
// Equation(s):
// \inst8|style_counter [17] = DFFEAS((\inst8|style_counter [17] $ (((!\inst8|style_counter[15]~25  & \inst8|style_counter[16]~33 ) # (\inst8|style_counter[15]~25  & \inst8|style_counter[16]~33COUT1_115 )))), GLOBAL(\clk~combout ), VCC, , , , , 
// \inst8|style_counter[20]~64 , )
// \inst8|style_counter[17]~35  = CARRY(((!\inst8|style_counter[16]~33 ) # (!\inst8|style_counter [17])))
// \inst8|style_counter[17]~35COUT1_117  = CARRY(((!\inst8|style_counter[16]~33COUT1_115 ) # (!\inst8|style_counter [17])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|style_counter [17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|style_counter[20]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|style_counter[15]~25 ),
	.cin0(\inst8|style_counter[16]~33 ),
	.cin1(\inst8|style_counter[16]~33COUT1_115 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|style_counter [17]),
	.cout(),
	.cout0(\inst8|style_counter[17]~35 ),
	.cout1(\inst8|style_counter[17]~35COUT1_117 ));
// synopsys translate_off
defparam \inst8|style_counter[17] .cin0_used = "true";
defparam \inst8|style_counter[17] .cin1_used = "true";
defparam \inst8|style_counter[17] .cin_used = "true";
defparam \inst8|style_counter[17] .lut_mask = "3c3f";
defparam \inst8|style_counter[17] .operation_mode = "arithmetic";
defparam \inst8|style_counter[17] .output_mode = "reg_only";
defparam \inst8|style_counter[17] .register_cascade_mode = "off";
defparam \inst8|style_counter[17] .sum_lutc_input = "cin";
defparam \inst8|style_counter[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N2
maxv_lcell \inst8|style_counter[18] (
// Equation(s):
// \inst8|style_counter [18] = DFFEAS((\inst8|style_counter [18] $ ((!(!\inst8|style_counter[15]~25  & \inst8|style_counter[17]~35 ) # (\inst8|style_counter[15]~25  & \inst8|style_counter[17]~35COUT1_117 )))), GLOBAL(\clk~combout ), VCC, , , , , 
// \inst8|style_counter[20]~64 , )
// \inst8|style_counter[18]~45  = CARRY(((\inst8|style_counter [18] & !\inst8|style_counter[17]~35 )))
// \inst8|style_counter[18]~45COUT1_119  = CARRY(((\inst8|style_counter [18] & !\inst8|style_counter[17]~35COUT1_117 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|style_counter [18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|style_counter[20]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|style_counter[15]~25 ),
	.cin0(\inst8|style_counter[17]~35 ),
	.cin1(\inst8|style_counter[17]~35COUT1_117 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|style_counter [18]),
	.cout(),
	.cout0(\inst8|style_counter[18]~45 ),
	.cout1(\inst8|style_counter[18]~45COUT1_119 ));
// synopsys translate_off
defparam \inst8|style_counter[18] .cin0_used = "true";
defparam \inst8|style_counter[18] .cin1_used = "true";
defparam \inst8|style_counter[18] .cin_used = "true";
defparam \inst8|style_counter[18] .lut_mask = "c30c";
defparam \inst8|style_counter[18] .operation_mode = "arithmetic";
defparam \inst8|style_counter[18] .output_mode = "reg_only";
defparam \inst8|style_counter[18] .register_cascade_mode = "off";
defparam \inst8|style_counter[18] .sum_lutc_input = "cin";
defparam \inst8|style_counter[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N3
maxv_lcell \inst8|style_counter[19] (
// Equation(s):
// \inst8|style_counter [19] = DFFEAS(\inst8|style_counter [19] $ (((((!\inst8|style_counter[15]~25  & \inst8|style_counter[18]~45 ) # (\inst8|style_counter[15]~25  & \inst8|style_counter[18]~45COUT1_119 ))))), GLOBAL(\clk~combout ), VCC, , , , , 
// \inst8|style_counter[20]~64 , )
// \inst8|style_counter[19]~47  = CARRY(((!\inst8|style_counter[18]~45 )) # (!\inst8|style_counter [19]))
// \inst8|style_counter[19]~47COUT1_121  = CARRY(((!\inst8|style_counter[18]~45COUT1_119 )) # (!\inst8|style_counter [19]))

	.clk(\clk~combout ),
	.dataa(\inst8|style_counter [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|style_counter[20]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|style_counter[15]~25 ),
	.cin0(\inst8|style_counter[18]~45 ),
	.cin1(\inst8|style_counter[18]~45COUT1_119 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|style_counter [19]),
	.cout(),
	.cout0(\inst8|style_counter[19]~47 ),
	.cout1(\inst8|style_counter[19]~47COUT1_121 ));
// synopsys translate_off
defparam \inst8|style_counter[19] .cin0_used = "true";
defparam \inst8|style_counter[19] .cin1_used = "true";
defparam \inst8|style_counter[19] .cin_used = "true";
defparam \inst8|style_counter[19] .lut_mask = "5a5f";
defparam \inst8|style_counter[19] .operation_mode = "arithmetic";
defparam \inst8|style_counter[19] .output_mode = "reg_only";
defparam \inst8|style_counter[19] .register_cascade_mode = "off";
defparam \inst8|style_counter[19] .sum_lutc_input = "cin";
defparam \inst8|style_counter[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N4
maxv_lcell \inst8|style_counter[20] (
// Equation(s):
// \inst8|style_counter [20] = DFFEAS(\inst8|style_counter [20] $ ((((!(!\inst8|style_counter[15]~25  & \inst8|style_counter[19]~47 ) # (\inst8|style_counter[15]~25  & \inst8|style_counter[19]~47COUT1_121 ))))), GLOBAL(\clk~combout ), VCC, , , , , 
// \inst8|style_counter[20]~64 , )
// \inst8|style_counter[20]~37  = CARRY((\inst8|style_counter [20] & ((!\inst8|style_counter[19]~47COUT1_121 ))))

	.clk(\clk~combout ),
	.dataa(\inst8|style_counter [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|style_counter[20]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|style_counter[15]~25 ),
	.cin0(\inst8|style_counter[19]~47 ),
	.cin1(\inst8|style_counter[19]~47COUT1_121 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|style_counter [20]),
	.cout(\inst8|style_counter[20]~37 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|style_counter[20] .cin0_used = "true";
defparam \inst8|style_counter[20] .cin1_used = "true";
defparam \inst8|style_counter[20] .cin_used = "true";
defparam \inst8|style_counter[20] .lut_mask = "a50a";
defparam \inst8|style_counter[20] .operation_mode = "arithmetic";
defparam \inst8|style_counter[20] .output_mode = "reg_only";
defparam \inst8|style_counter[20] .register_cascade_mode = "off";
defparam \inst8|style_counter[20] .sum_lutc_input = "cin";
defparam \inst8|style_counter[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N5
maxv_lcell \inst8|style_counter[21] (
// Equation(s):
// \inst8|style_counter [21] = DFFEAS(\inst8|style_counter [21] $ ((((\inst8|style_counter[20]~37 )))), GLOBAL(\clk~combout ), VCC, , , , , \inst8|style_counter[20]~64 , )
// \inst8|style_counter[21]~39  = CARRY(((!\inst8|style_counter[20]~37 )) # (!\inst8|style_counter [21]))
// \inst8|style_counter[21]~39COUT1_123  = CARRY(((!\inst8|style_counter[20]~37 )) # (!\inst8|style_counter [21]))

	.clk(\clk~combout ),
	.dataa(\inst8|style_counter [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|style_counter[20]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|style_counter[20]~37 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|style_counter [21]),
	.cout(),
	.cout0(\inst8|style_counter[21]~39 ),
	.cout1(\inst8|style_counter[21]~39COUT1_123 ));
// synopsys translate_off
defparam \inst8|style_counter[21] .cin_used = "true";
defparam \inst8|style_counter[21] .lut_mask = "5a5f";
defparam \inst8|style_counter[21] .operation_mode = "arithmetic";
defparam \inst8|style_counter[21] .output_mode = "reg_only";
defparam \inst8|style_counter[21] .register_cascade_mode = "off";
defparam \inst8|style_counter[21] .sum_lutc_input = "cin";
defparam \inst8|style_counter[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N6
maxv_lcell \inst8|style_counter[22] (
// Equation(s):
// \inst8|style_counter [22] = DFFEAS(\inst8|style_counter [22] $ ((((!(!\inst8|style_counter[20]~37  & \inst8|style_counter[21]~39 ) # (\inst8|style_counter[20]~37  & \inst8|style_counter[21]~39COUT1_123 ))))), GLOBAL(\clk~combout ), VCC, , , , , 
// \inst8|style_counter[20]~64 , )
// \inst8|style_counter[22]~41  = CARRY((\inst8|style_counter [22] & ((!\inst8|style_counter[21]~39 ))))
// \inst8|style_counter[22]~41COUT1_125  = CARRY((\inst8|style_counter [22] & ((!\inst8|style_counter[21]~39COUT1_123 ))))

	.clk(\clk~combout ),
	.dataa(\inst8|style_counter [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|style_counter[20]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|style_counter[20]~37 ),
	.cin0(\inst8|style_counter[21]~39 ),
	.cin1(\inst8|style_counter[21]~39COUT1_123 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|style_counter [22]),
	.cout(),
	.cout0(\inst8|style_counter[22]~41 ),
	.cout1(\inst8|style_counter[22]~41COUT1_125 ));
// synopsys translate_off
defparam \inst8|style_counter[22] .cin0_used = "true";
defparam \inst8|style_counter[22] .cin1_used = "true";
defparam \inst8|style_counter[22] .cin_used = "true";
defparam \inst8|style_counter[22] .lut_mask = "a50a";
defparam \inst8|style_counter[22] .operation_mode = "arithmetic";
defparam \inst8|style_counter[22] .output_mode = "reg_only";
defparam \inst8|style_counter[22] .register_cascade_mode = "off";
defparam \inst8|style_counter[22] .sum_lutc_input = "cin";
defparam \inst8|style_counter[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N7
maxv_lcell \inst8|style_counter[23] (
// Equation(s):
// \inst8|style_counter [23] = DFFEAS((\inst8|style_counter [23] $ (((!\inst8|style_counter[20]~37  & \inst8|style_counter[22]~41 ) # (\inst8|style_counter[20]~37  & \inst8|style_counter[22]~41COUT1_125 )))), GLOBAL(\clk~combout ), VCC, , , , , 
// \inst8|style_counter[20]~64 , )
// \inst8|style_counter[23]~43  = CARRY(((!\inst8|style_counter[22]~41 ) # (!\inst8|style_counter [23])))
// \inst8|style_counter[23]~43COUT1_127  = CARRY(((!\inst8|style_counter[22]~41COUT1_125 ) # (!\inst8|style_counter [23])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|style_counter [23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|style_counter[20]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|style_counter[20]~37 ),
	.cin0(\inst8|style_counter[22]~41 ),
	.cin1(\inst8|style_counter[22]~41COUT1_125 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|style_counter [23]),
	.cout(),
	.cout0(\inst8|style_counter[23]~43 ),
	.cout1(\inst8|style_counter[23]~43COUT1_127 ));
// synopsys translate_off
defparam \inst8|style_counter[23] .cin0_used = "true";
defparam \inst8|style_counter[23] .cin1_used = "true";
defparam \inst8|style_counter[23] .cin_used = "true";
defparam \inst8|style_counter[23] .lut_mask = "3c3f";
defparam \inst8|style_counter[23] .operation_mode = "arithmetic";
defparam \inst8|style_counter[23] .output_mode = "reg_only";
defparam \inst8|style_counter[23] .register_cascade_mode = "off";
defparam \inst8|style_counter[23] .sum_lutc_input = "cin";
defparam \inst8|style_counter[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N8
maxv_lcell \inst8|style_counter[24] (
// Equation(s):
// \inst8|style_counter [24] = DFFEAS(\inst8|style_counter [24] $ ((((!(!\inst8|style_counter[20]~37  & \inst8|style_counter[23]~43 ) # (\inst8|style_counter[20]~37  & \inst8|style_counter[23]~43COUT1_127 ))))), GLOBAL(\clk~combout ), VCC, , , , , 
// \inst8|style_counter[20]~64 , )
// \inst8|style_counter[24]~49  = CARRY((\inst8|style_counter [24] & ((!\inst8|style_counter[23]~43 ))))
// \inst8|style_counter[24]~49COUT1_129  = CARRY((\inst8|style_counter [24] & ((!\inst8|style_counter[23]~43COUT1_127 ))))

	.clk(\clk~combout ),
	.dataa(\inst8|style_counter [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|style_counter[20]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|style_counter[20]~37 ),
	.cin0(\inst8|style_counter[23]~43 ),
	.cin1(\inst8|style_counter[23]~43COUT1_127 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|style_counter [24]),
	.cout(),
	.cout0(\inst8|style_counter[24]~49 ),
	.cout1(\inst8|style_counter[24]~49COUT1_129 ));
// synopsys translate_off
defparam \inst8|style_counter[24] .cin0_used = "true";
defparam \inst8|style_counter[24] .cin1_used = "true";
defparam \inst8|style_counter[24] .cin_used = "true";
defparam \inst8|style_counter[24] .lut_mask = "a50a";
defparam \inst8|style_counter[24] .operation_mode = "arithmetic";
defparam \inst8|style_counter[24] .output_mode = "reg_only";
defparam \inst8|style_counter[24] .register_cascade_mode = "off";
defparam \inst8|style_counter[24] .sum_lutc_input = "cin";
defparam \inst8|style_counter[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N9
maxv_lcell \inst8|style_counter[25] (
// Equation(s):
// \inst8|style_counter [25] = DFFEAS((\inst8|style_counter [25] $ (((!\inst8|style_counter[20]~37  & \inst8|style_counter[24]~49 ) # (\inst8|style_counter[20]~37  & \inst8|style_counter[24]~49COUT1_129 )))), GLOBAL(\clk~combout ), VCC, , , , , 
// \inst8|style_counter[20]~64 , )
// \inst8|style_counter[25]~51  = CARRY(((!\inst8|style_counter[24]~49COUT1_129 ) # (!\inst8|style_counter [25])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|style_counter [25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|style_counter[20]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|style_counter[20]~37 ),
	.cin0(\inst8|style_counter[24]~49 ),
	.cin1(\inst8|style_counter[24]~49COUT1_129 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|style_counter [25]),
	.cout(\inst8|style_counter[25]~51 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|style_counter[25] .cin0_used = "true";
defparam \inst8|style_counter[25] .cin1_used = "true";
defparam \inst8|style_counter[25] .cin_used = "true";
defparam \inst8|style_counter[25] .lut_mask = "3c3f";
defparam \inst8|style_counter[25] .operation_mode = "arithmetic";
defparam \inst8|style_counter[25] .output_mode = "reg_only";
defparam \inst8|style_counter[25] .register_cascade_mode = "off";
defparam \inst8|style_counter[25] .sum_lutc_input = "cin";
defparam \inst8|style_counter[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N0
maxv_lcell \inst8|style_counter[26] (
// Equation(s):
// \inst8|style_counter [26] = DFFEAS((\inst8|style_counter [26] $ ((!\inst8|style_counter[25]~51 ))), GLOBAL(\clk~combout ), VCC, , , , , \inst8|style_counter[20]~64 , )
// \inst8|style_counter[26]~53  = CARRY(((\inst8|style_counter [26] & !\inst8|style_counter[25]~51 )))
// \inst8|style_counter[26]~53COUT1_131  = CARRY(((\inst8|style_counter [26] & !\inst8|style_counter[25]~51 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|style_counter [26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|style_counter[20]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|style_counter[25]~51 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|style_counter [26]),
	.cout(),
	.cout0(\inst8|style_counter[26]~53 ),
	.cout1(\inst8|style_counter[26]~53COUT1_131 ));
// synopsys translate_off
defparam \inst8|style_counter[26] .cin_used = "true";
defparam \inst8|style_counter[26] .lut_mask = "c30c";
defparam \inst8|style_counter[26] .operation_mode = "arithmetic";
defparam \inst8|style_counter[26] .output_mode = "reg_only";
defparam \inst8|style_counter[26] .register_cascade_mode = "off";
defparam \inst8|style_counter[26] .sum_lutc_input = "cin";
defparam \inst8|style_counter[26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N1
maxv_lcell \inst8|style_counter[27] (
// Equation(s):
// \inst8|style_counter [27] = DFFEAS((\inst8|style_counter [27] $ (((!\inst8|style_counter[25]~51  & \inst8|style_counter[26]~53 ) # (\inst8|style_counter[25]~51  & \inst8|style_counter[26]~53COUT1_131 )))), GLOBAL(\clk~combout ), VCC, , , , , 
// \inst8|style_counter[20]~64 , )
// \inst8|style_counter[27]~55  = CARRY(((!\inst8|style_counter[26]~53 ) # (!\inst8|style_counter [27])))
// \inst8|style_counter[27]~55COUT1_133  = CARRY(((!\inst8|style_counter[26]~53COUT1_131 ) # (!\inst8|style_counter [27])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|style_counter [27]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|style_counter[20]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|style_counter[25]~51 ),
	.cin0(\inst8|style_counter[26]~53 ),
	.cin1(\inst8|style_counter[26]~53COUT1_131 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|style_counter [27]),
	.cout(),
	.cout0(\inst8|style_counter[27]~55 ),
	.cout1(\inst8|style_counter[27]~55COUT1_133 ));
// synopsys translate_off
defparam \inst8|style_counter[27] .cin0_used = "true";
defparam \inst8|style_counter[27] .cin1_used = "true";
defparam \inst8|style_counter[27] .cin_used = "true";
defparam \inst8|style_counter[27] .lut_mask = "3c3f";
defparam \inst8|style_counter[27] .operation_mode = "arithmetic";
defparam \inst8|style_counter[27] .output_mode = "reg_only";
defparam \inst8|style_counter[27] .register_cascade_mode = "off";
defparam \inst8|style_counter[27] .sum_lutc_input = "cin";
defparam \inst8|style_counter[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N8
maxv_lcell \inst8|Equal1~8 (
// Equation(s):
// \inst8|Equal1~8_combout  = (!\inst8|style_counter [24] & (!\inst8|style_counter [26] & (!\inst8|style_counter [27] & !\inst8|style_counter [25])))

	.clk(gnd),
	.dataa(\inst8|style_counter [24]),
	.datab(\inst8|style_counter [26]),
	.datac(\inst8|style_counter [27]),
	.datad(\inst8|style_counter [25]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|Equal1~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|Equal1~8 .lut_mask = "0001";
defparam \inst8|Equal1~8 .operation_mode = "normal";
defparam \inst8|Equal1~8 .output_mode = "comb_only";
defparam \inst8|Equal1~8 .register_cascade_mode = "off";
defparam \inst8|Equal1~8 .sum_lutc_input = "datac";
defparam \inst8|Equal1~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N6
maxv_lcell \inst8|Equal1~5 (
// Equation(s):
// \inst8|Equal1~5_combout  = (((!\inst8|style_counter [17] & \inst8|style_counter [16])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|style_counter [17]),
	.datad(\inst8|style_counter [16]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|Equal1~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|Equal1~5 .lut_mask = "0f00";
defparam \inst8|Equal1~5 .operation_mode = "normal";
defparam \inst8|Equal1~5 .output_mode = "comb_only";
defparam \inst8|Equal1~5 .register_cascade_mode = "off";
defparam \inst8|Equal1~5 .sum_lutc_input = "datac";
defparam \inst8|Equal1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N9
maxv_lcell \inst8|Equal1~6 (
// Equation(s):
// \inst8|Equal1~6_combout  = (!\inst8|style_counter [22] & (!\inst8|style_counter [23] & (!\inst8|style_counter [20] & !\inst8|style_counter [21])))

	.clk(gnd),
	.dataa(\inst8|style_counter [22]),
	.datab(\inst8|style_counter [23]),
	.datac(\inst8|style_counter [20]),
	.datad(\inst8|style_counter [21]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|Equal1~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|Equal1~6 .lut_mask = "0001";
defparam \inst8|Equal1~6 .operation_mode = "normal";
defparam \inst8|Equal1~6 .output_mode = "comb_only";
defparam \inst8|Equal1~6 .register_cascade_mode = "off";
defparam \inst8|Equal1~6 .sum_lutc_input = "datac";
defparam \inst8|Equal1~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N4
maxv_lcell \inst8|Equal1~7 (
// Equation(s):
// \inst8|Equal1~7_combout  = (!\inst8|style_counter [18] & (!\inst8|style_counter [19] & (\inst8|Equal1~5_combout  & \inst8|Equal1~6_combout )))

	.clk(gnd),
	.dataa(\inst8|style_counter [18]),
	.datab(\inst8|style_counter [19]),
	.datac(\inst8|Equal1~5_combout ),
	.datad(\inst8|Equal1~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|Equal1~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|Equal1~7 .lut_mask = "1000";
defparam \inst8|Equal1~7 .operation_mode = "normal";
defparam \inst8|Equal1~7 .output_mode = "comb_only";
defparam \inst8|Equal1~7 .register_cascade_mode = "off";
defparam \inst8|Equal1~7 .sum_lutc_input = "datac";
defparam \inst8|Equal1~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N3
maxv_lcell \inst8|Equal1~0 (
// Equation(s):
// \inst8|Equal1~0_combout  = (!\inst8|style_counter [0] & (!\inst8|style_counter [3] & (!\inst8|style_counter [1] & !\inst8|style_counter [2])))

	.clk(gnd),
	.dataa(\inst8|style_counter [0]),
	.datab(\inst8|style_counter [3]),
	.datac(\inst8|style_counter [1]),
	.datad(\inst8|style_counter [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|Equal1~0 .lut_mask = "0001";
defparam \inst8|Equal1~0 .operation_mode = "normal";
defparam \inst8|Equal1~0 .output_mode = "comb_only";
defparam \inst8|Equal1~0 .register_cascade_mode = "off";
defparam \inst8|Equal1~0 .sum_lutc_input = "datac";
defparam \inst8|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N2
maxv_lcell \inst8|Equal1~2 (
// Equation(s):
// \inst8|Equal1~2_combout  = (\inst8|style_counter [10] & (!\inst8|style_counter [8] & (\inst8|style_counter [9] & !\inst8|style_counter [11])))

	.clk(gnd),
	.dataa(\inst8|style_counter [10]),
	.datab(\inst8|style_counter [8]),
	.datac(\inst8|style_counter [9]),
	.datad(\inst8|style_counter [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|Equal1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|Equal1~2 .lut_mask = "0020";
defparam \inst8|Equal1~2 .operation_mode = "normal";
defparam \inst8|Equal1~2 .output_mode = "comb_only";
defparam \inst8|Equal1~2 .register_cascade_mode = "off";
defparam \inst8|Equal1~2 .sum_lutc_input = "datac";
defparam \inst8|Equal1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N0
maxv_lcell \inst8|Equal1~1 (
// Equation(s):
// \inst8|Equal1~1_combout  = (\inst8|style_counter [7] & (\inst8|style_counter [5] & (!\inst8|style_counter [6] & !\inst8|style_counter [4])))

	.clk(gnd),
	.dataa(\inst8|style_counter [7]),
	.datab(\inst8|style_counter [5]),
	.datac(\inst8|style_counter [6]),
	.datad(\inst8|style_counter [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|Equal1~1 .lut_mask = "0008";
defparam \inst8|Equal1~1 .operation_mode = "normal";
defparam \inst8|Equal1~1 .output_mode = "comb_only";
defparam \inst8|Equal1~1 .register_cascade_mode = "off";
defparam \inst8|Equal1~1 .sum_lutc_input = "datac";
defparam \inst8|Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N1
maxv_lcell \inst8|Equal1~3 (
// Equation(s):
// \inst8|Equal1~3_combout  = (\inst8|style_counter [15] & (!\inst8|style_counter [14] & (!\inst8|style_counter [12] & !\inst8|style_counter [13])))

	.clk(gnd),
	.dataa(\inst8|style_counter [15]),
	.datab(\inst8|style_counter [14]),
	.datac(\inst8|style_counter [12]),
	.datad(\inst8|style_counter [13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|Equal1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|Equal1~3 .lut_mask = "0002";
defparam \inst8|Equal1~3 .operation_mode = "normal";
defparam \inst8|Equal1~3 .output_mode = "comb_only";
defparam \inst8|Equal1~3 .register_cascade_mode = "off";
defparam \inst8|Equal1~3 .sum_lutc_input = "datac";
defparam \inst8|Equal1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N1
maxv_lcell \inst8|Equal1~4 (
// Equation(s):
// \inst8|Equal1~4_combout  = (\inst8|Equal1~0_combout  & (\inst8|Equal1~2_combout  & (\inst8|Equal1~1_combout  & \inst8|Equal1~3_combout )))

	.clk(gnd),
	.dataa(\inst8|Equal1~0_combout ),
	.datab(\inst8|Equal1~2_combout ),
	.datac(\inst8|Equal1~1_combout ),
	.datad(\inst8|Equal1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|Equal1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|Equal1~4 .lut_mask = "8000";
defparam \inst8|Equal1~4 .operation_mode = "normal";
defparam \inst8|Equal1~4 .output_mode = "comb_only";
defparam \inst8|Equal1~4 .register_cascade_mode = "off";
defparam \inst8|Equal1~4 .sum_lutc_input = "datac";
defparam \inst8|Equal1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N2
maxv_lcell \inst8|change_style (
// Equation(s):
// \inst8|Equal1~10  = (\inst8|Equal1~9_combout  & (\inst8|Equal1~8_combout  & (\inst8|Equal1~7_combout  & \inst8|Equal1~4_combout )))
// \inst8|change_style~regout  = DFFEAS(\inst8|Equal1~10 , GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst8|Equal1~9_combout ),
	.datab(\inst8|Equal1~8_combout ),
	.datac(\inst8|Equal1~7_combout ),
	.datad(\inst8|Equal1~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|Equal1~10 ),
	.regout(\inst8|change_style~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|change_style .lut_mask = "8000";
defparam \inst8|change_style .operation_mode = "normal";
defparam \inst8|change_style .output_mode = "reg_and_comb";
defparam \inst8|change_style .register_cascade_mode = "off";
defparam \inst8|change_style .sum_lutc_input = "datac";
defparam \inst8|change_style .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N0
maxv_lcell \inst8|CS1 (
// Equation(s):
// \inst8|style_counter[20]~64  = (((\inst8|Equal1~10 ) # (!F1_CS1)) # (!\inst8|NS1~regout ))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|NS1~regout ),
	.datac(\inst8|NS1~regout ),
	.datad(\inst8|Equal1~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|style_counter[20]~64 ),
	.regout(\inst8|CS1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|CS1 .lut_mask = "ff3f";
defparam \inst8|CS1 .operation_mode = "normal";
defparam \inst8|CS1 .output_mode = "comb_only";
defparam \inst8|CS1 .register_cascade_mode = "off";
defparam \inst8|CS1 .sum_lutc_input = "qfbk";
defparam \inst8|CS1 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N2
maxv_lcell \inst8|style_counter[28] (
// Equation(s):
// \inst8|style_counter [28] = DFFEAS((\inst8|style_counter [28] $ ((!(!\inst8|style_counter[25]~51  & \inst8|style_counter[27]~55 ) # (\inst8|style_counter[25]~51  & \inst8|style_counter[27]~55COUT1_133 )))), GLOBAL(\clk~combout ), VCC, , , , , 
// \inst8|style_counter[20]~64 , )
// \inst8|style_counter[28]~57  = CARRY(((\inst8|style_counter [28] & !\inst8|style_counter[27]~55 )))
// \inst8|style_counter[28]~57COUT1_135  = CARRY(((\inst8|style_counter [28] & !\inst8|style_counter[27]~55COUT1_133 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|style_counter [28]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|style_counter[20]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|style_counter[25]~51 ),
	.cin0(\inst8|style_counter[27]~55 ),
	.cin1(\inst8|style_counter[27]~55COUT1_133 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|style_counter [28]),
	.cout(),
	.cout0(\inst8|style_counter[28]~57 ),
	.cout1(\inst8|style_counter[28]~57COUT1_135 ));
// synopsys translate_off
defparam \inst8|style_counter[28] .cin0_used = "true";
defparam \inst8|style_counter[28] .cin1_used = "true";
defparam \inst8|style_counter[28] .cin_used = "true";
defparam \inst8|style_counter[28] .lut_mask = "c30c";
defparam \inst8|style_counter[28] .operation_mode = "arithmetic";
defparam \inst8|style_counter[28] .output_mode = "reg_only";
defparam \inst8|style_counter[28] .register_cascade_mode = "off";
defparam \inst8|style_counter[28] .sum_lutc_input = "cin";
defparam \inst8|style_counter[28] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N3
maxv_lcell \inst8|style_counter[29] (
// Equation(s):
// \inst8|style_counter [29] = DFFEAS(\inst8|style_counter [29] $ (((((!\inst8|style_counter[25]~51  & \inst8|style_counter[28]~57 ) # (\inst8|style_counter[25]~51  & \inst8|style_counter[28]~57COUT1_135 ))))), GLOBAL(\clk~combout ), VCC, , , , , 
// \inst8|style_counter[20]~64 , )
// \inst8|style_counter[29]~59  = CARRY(((!\inst8|style_counter[28]~57 )) # (!\inst8|style_counter [29]))
// \inst8|style_counter[29]~59COUT1_137  = CARRY(((!\inst8|style_counter[28]~57COUT1_135 )) # (!\inst8|style_counter [29]))

	.clk(\clk~combout ),
	.dataa(\inst8|style_counter [29]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|style_counter[20]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|style_counter[25]~51 ),
	.cin0(\inst8|style_counter[28]~57 ),
	.cin1(\inst8|style_counter[28]~57COUT1_135 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|style_counter [29]),
	.cout(),
	.cout0(\inst8|style_counter[29]~59 ),
	.cout1(\inst8|style_counter[29]~59COUT1_137 ));
// synopsys translate_off
defparam \inst8|style_counter[29] .cin0_used = "true";
defparam \inst8|style_counter[29] .cin1_used = "true";
defparam \inst8|style_counter[29] .cin_used = "true";
defparam \inst8|style_counter[29] .lut_mask = "5a5f";
defparam \inst8|style_counter[29] .operation_mode = "arithmetic";
defparam \inst8|style_counter[29] .output_mode = "reg_only";
defparam \inst8|style_counter[29] .register_cascade_mode = "off";
defparam \inst8|style_counter[29] .sum_lutc_input = "cin";
defparam \inst8|style_counter[29] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N4
maxv_lcell \inst8|style_counter[30] (
// Equation(s):
// \inst8|style_counter [30] = DFFEAS(\inst8|style_counter [30] $ ((((!(!\inst8|style_counter[25]~51  & \inst8|style_counter[29]~59 ) # (\inst8|style_counter[25]~51  & \inst8|style_counter[29]~59COUT1_137 ))))), GLOBAL(\clk~combout ), VCC, , , , , 
// \inst8|style_counter[20]~64 , )
// \inst8|style_counter[30]~61  = CARRY((\inst8|style_counter [30] & ((!\inst8|style_counter[29]~59COUT1_137 ))))

	.clk(\clk~combout ),
	.dataa(\inst8|style_counter [30]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|style_counter[20]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|style_counter[25]~51 ),
	.cin0(\inst8|style_counter[29]~59 ),
	.cin1(\inst8|style_counter[29]~59COUT1_137 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|style_counter [30]),
	.cout(\inst8|style_counter[30]~61 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|style_counter[30] .cin0_used = "true";
defparam \inst8|style_counter[30] .cin1_used = "true";
defparam \inst8|style_counter[30] .cin_used = "true";
defparam \inst8|style_counter[30] .lut_mask = "a50a";
defparam \inst8|style_counter[30] .operation_mode = "arithmetic";
defparam \inst8|style_counter[30] .output_mode = "reg_only";
defparam \inst8|style_counter[30] .register_cascade_mode = "off";
defparam \inst8|style_counter[30] .sum_lutc_input = "cin";
defparam \inst8|style_counter[30] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N5
maxv_lcell \inst8|style_counter[31] (
// Equation(s):
// \inst8|style_counter [31] = DFFEAS(\inst8|style_counter [31] $ ((((\inst8|style_counter[30]~61 )))), GLOBAL(\clk~combout ), VCC, , , , , \inst8|style_counter[20]~64 , )

	.clk(\clk~combout ),
	.dataa(\inst8|style_counter [31]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|style_counter[20]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|style_counter[30]~61 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|style_counter [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|style_counter[31] .cin_used = "true";
defparam \inst8|style_counter[31] .lut_mask = "5a5a";
defparam \inst8|style_counter[31] .operation_mode = "normal";
defparam \inst8|style_counter[31] .output_mode = "reg_only";
defparam \inst8|style_counter[31] .register_cascade_mode = "off";
defparam \inst8|style_counter[31] .sum_lutc_input = "cin";
defparam \inst8|style_counter[31] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N9
maxv_lcell \inst8|Equal1~9 (
// Equation(s):
// \inst8|Equal1~9_combout  = (!\inst8|style_counter [31] & (!\inst8|style_counter [28] & (!\inst8|style_counter [30] & !\inst8|style_counter [29])))

	.clk(gnd),
	.dataa(\inst8|style_counter [31]),
	.datab(\inst8|style_counter [28]),
	.datac(\inst8|style_counter [30]),
	.datad(\inst8|style_counter [29]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|Equal1~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|Equal1~9 .lut_mask = "0001";
defparam \inst8|Equal1~9 .operation_mode = "normal";
defparam \inst8|Equal1~9 .output_mode = "comb_only";
defparam \inst8|Equal1~9 .register_cascade_mode = "off";
defparam \inst8|Equal1~9 .sum_lutc_input = "datac";
defparam \inst8|Equal1~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N8
maxv_lcell \inst8|Output_style (
// Equation(s):
// \inst8|Output_style~regout  = DFFEAS((\inst8|change_style~regout  $ (((\inst8|Output_style~regout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|change_style~regout ),
	.datac(vcc),
	.datad(\inst8|Output_style~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|Output_style~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|Output_style .lut_mask = "33cc";
defparam \inst8|Output_style .operation_mode = "normal";
defparam \inst8|Output_style .output_mode = "reg_only";
defparam \inst8|Output_style .register_cascade_mode = "off";
defparam \inst8|Output_style .sum_lutc_input = "datac";
defparam \inst8|Output_style .synch_mode = "off";
// synopsys translate_on

// Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \PB0~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\PB0~combout ),
	.padio(PB0));
// synopsys translate_off
defparam \PB0~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y7_N0
maxv_lcell \inst8|NS (
// Equation(s):
// \inst8|NS~regout  = DFFEAS((((!\PB0~combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PB0~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|NS~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|NS .lut_mask = "00ff";
defparam \inst8|NS .operation_mode = "normal";
defparam \inst8|NS .output_mode = "reg_only";
defparam \inst8|NS .register_cascade_mode = "off";
defparam \inst8|NS .sum_lutc_input = "datac";
defparam \inst8|NS .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N4
maxv_lcell \inst8|polling_counter[0] (
// Equation(s):
// \inst8|polling_counter [0] = DFFEAS(((!\inst8|polling_counter [0])), GLOBAL(\clk~combout ), VCC, , , , , \inst8|polling_counter[23]~64 , )
// \inst8|polling_counter[0]~1  = CARRY(((\inst8|polling_counter [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|polling_counter [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|polling_counter[23]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|polling_counter [0]),
	.cout(\inst8|polling_counter[0]~1 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|polling_counter[0] .lut_mask = "33cc";
defparam \inst8|polling_counter[0] .operation_mode = "arithmetic";
defparam \inst8|polling_counter[0] .output_mode = "reg_only";
defparam \inst8|polling_counter[0] .register_cascade_mode = "off";
defparam \inst8|polling_counter[0] .sum_lutc_input = "datac";
defparam \inst8|polling_counter[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxv_lcell \inst8|polling_counter[1] (
// Equation(s):
// \inst8|polling_counter [1] = DFFEAS(\inst8|polling_counter [1] $ ((((\inst8|polling_counter[0]~1 )))), GLOBAL(\clk~combout ), VCC, , , , , \inst8|polling_counter[23]~64 , )
// \inst8|polling_counter[1]~3  = CARRY(((!\inst8|polling_counter[0]~1 )) # (!\inst8|polling_counter [1]))
// \inst8|polling_counter[1]~3COUT1_91  = CARRY(((!\inst8|polling_counter[0]~1 )) # (!\inst8|polling_counter [1]))

	.clk(\clk~combout ),
	.dataa(\inst8|polling_counter [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|polling_counter[23]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|polling_counter[0]~1 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|polling_counter [1]),
	.cout(),
	.cout0(\inst8|polling_counter[1]~3 ),
	.cout1(\inst8|polling_counter[1]~3COUT1_91 ));
// synopsys translate_off
defparam \inst8|polling_counter[1] .cin_used = "true";
defparam \inst8|polling_counter[1] .lut_mask = "5a5f";
defparam \inst8|polling_counter[1] .operation_mode = "arithmetic";
defparam \inst8|polling_counter[1] .output_mode = "reg_only";
defparam \inst8|polling_counter[1] .register_cascade_mode = "off";
defparam \inst8|polling_counter[1] .sum_lutc_input = "cin";
defparam \inst8|polling_counter[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxv_lcell \inst8|polling_counter[2] (
// Equation(s):
// \inst8|polling_counter [2] = DFFEAS(\inst8|polling_counter [2] $ ((((!(!\inst8|polling_counter[0]~1  & \inst8|polling_counter[1]~3 ) # (\inst8|polling_counter[0]~1  & \inst8|polling_counter[1]~3COUT1_91 ))))), GLOBAL(\clk~combout ), VCC, , , , , 
// \inst8|polling_counter[23]~64 , )
// \inst8|polling_counter[2]~5  = CARRY((\inst8|polling_counter [2] & ((!\inst8|polling_counter[1]~3 ))))
// \inst8|polling_counter[2]~5COUT1_93  = CARRY((\inst8|polling_counter [2] & ((!\inst8|polling_counter[1]~3COUT1_91 ))))

	.clk(\clk~combout ),
	.dataa(\inst8|polling_counter [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|polling_counter[23]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|polling_counter[0]~1 ),
	.cin0(\inst8|polling_counter[1]~3 ),
	.cin1(\inst8|polling_counter[1]~3COUT1_91 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|polling_counter [2]),
	.cout(),
	.cout0(\inst8|polling_counter[2]~5 ),
	.cout1(\inst8|polling_counter[2]~5COUT1_93 ));
// synopsys translate_off
defparam \inst8|polling_counter[2] .cin0_used = "true";
defparam \inst8|polling_counter[2] .cin1_used = "true";
defparam \inst8|polling_counter[2] .cin_used = "true";
defparam \inst8|polling_counter[2] .lut_mask = "a50a";
defparam \inst8|polling_counter[2] .operation_mode = "arithmetic";
defparam \inst8|polling_counter[2] .output_mode = "reg_only";
defparam \inst8|polling_counter[2] .register_cascade_mode = "off";
defparam \inst8|polling_counter[2] .sum_lutc_input = "cin";
defparam \inst8|polling_counter[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxv_lcell \inst8|polling_counter[3] (
// Equation(s):
// \inst8|polling_counter [3] = DFFEAS((\inst8|polling_counter [3] $ (((!\inst8|polling_counter[0]~1  & \inst8|polling_counter[2]~5 ) # (\inst8|polling_counter[0]~1  & \inst8|polling_counter[2]~5COUT1_93 )))), GLOBAL(\clk~combout ), VCC, , , , , 
// \inst8|polling_counter[23]~64 , )
// \inst8|polling_counter[3]~7  = CARRY(((!\inst8|polling_counter[2]~5 ) # (!\inst8|polling_counter [3])))
// \inst8|polling_counter[3]~7COUT1_95  = CARRY(((!\inst8|polling_counter[2]~5COUT1_93 ) # (!\inst8|polling_counter [3])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|polling_counter [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|polling_counter[23]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|polling_counter[0]~1 ),
	.cin0(\inst8|polling_counter[2]~5 ),
	.cin1(\inst8|polling_counter[2]~5COUT1_93 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|polling_counter [3]),
	.cout(),
	.cout0(\inst8|polling_counter[3]~7 ),
	.cout1(\inst8|polling_counter[3]~7COUT1_95 ));
// synopsys translate_off
defparam \inst8|polling_counter[3] .cin0_used = "true";
defparam \inst8|polling_counter[3] .cin1_used = "true";
defparam \inst8|polling_counter[3] .cin_used = "true";
defparam \inst8|polling_counter[3] .lut_mask = "3c3f";
defparam \inst8|polling_counter[3] .operation_mode = "arithmetic";
defparam \inst8|polling_counter[3] .output_mode = "reg_only";
defparam \inst8|polling_counter[3] .register_cascade_mode = "off";
defparam \inst8|polling_counter[3] .sum_lutc_input = "cin";
defparam \inst8|polling_counter[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N8
maxv_lcell \inst8|polling_counter[4] (
// Equation(s):
// \inst8|polling_counter [4] = DFFEAS(\inst8|polling_counter [4] $ ((((!(!\inst8|polling_counter[0]~1  & \inst8|polling_counter[3]~7 ) # (\inst8|polling_counter[0]~1  & \inst8|polling_counter[3]~7COUT1_95 ))))), GLOBAL(\clk~combout ), VCC, , , , , 
// \inst8|polling_counter[23]~64 , )
// \inst8|polling_counter[4]~13  = CARRY((\inst8|polling_counter [4] & ((!\inst8|polling_counter[3]~7 ))))
// \inst8|polling_counter[4]~13COUT1_97  = CARRY((\inst8|polling_counter [4] & ((!\inst8|polling_counter[3]~7COUT1_95 ))))

	.clk(\clk~combout ),
	.dataa(\inst8|polling_counter [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|polling_counter[23]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|polling_counter[0]~1 ),
	.cin0(\inst8|polling_counter[3]~7 ),
	.cin1(\inst8|polling_counter[3]~7COUT1_95 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|polling_counter [4]),
	.cout(),
	.cout0(\inst8|polling_counter[4]~13 ),
	.cout1(\inst8|polling_counter[4]~13COUT1_97 ));
// synopsys translate_off
defparam \inst8|polling_counter[4] .cin0_used = "true";
defparam \inst8|polling_counter[4] .cin1_used = "true";
defparam \inst8|polling_counter[4] .cin_used = "true";
defparam \inst8|polling_counter[4] .lut_mask = "a50a";
defparam \inst8|polling_counter[4] .operation_mode = "arithmetic";
defparam \inst8|polling_counter[4] .output_mode = "reg_only";
defparam \inst8|polling_counter[4] .register_cascade_mode = "off";
defparam \inst8|polling_counter[4] .sum_lutc_input = "cin";
defparam \inst8|polling_counter[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N9
maxv_lcell \inst8|polling_counter[5] (
// Equation(s):
// \inst8|polling_counter [5] = DFFEAS((\inst8|polling_counter [5] $ (((!\inst8|polling_counter[0]~1  & \inst8|polling_counter[4]~13 ) # (\inst8|polling_counter[0]~1  & \inst8|polling_counter[4]~13COUT1_97 )))), GLOBAL(\clk~combout ), VCC, , , , , 
// \inst8|polling_counter[23]~64 , )
// \inst8|polling_counter[5]~9  = CARRY(((!\inst8|polling_counter[4]~13COUT1_97 ) # (!\inst8|polling_counter [5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|polling_counter [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|polling_counter[23]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|polling_counter[0]~1 ),
	.cin0(\inst8|polling_counter[4]~13 ),
	.cin1(\inst8|polling_counter[4]~13COUT1_97 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|polling_counter [5]),
	.cout(\inst8|polling_counter[5]~9 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|polling_counter[5] .cin0_used = "true";
defparam \inst8|polling_counter[5] .cin1_used = "true";
defparam \inst8|polling_counter[5] .cin_used = "true";
defparam \inst8|polling_counter[5] .lut_mask = "3c3f";
defparam \inst8|polling_counter[5] .operation_mode = "arithmetic";
defparam \inst8|polling_counter[5] .output_mode = "reg_only";
defparam \inst8|polling_counter[5] .register_cascade_mode = "off";
defparam \inst8|polling_counter[5] .sum_lutc_input = "cin";
defparam \inst8|polling_counter[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N0
maxv_lcell \inst8|polling_counter[6] (
// Equation(s):
// \inst8|polling_counter [6] = DFFEAS((\inst8|polling_counter [6] $ ((!\inst8|polling_counter[5]~9 ))), GLOBAL(\clk~combout ), VCC, , , , , \inst8|polling_counter[23]~64 , )
// \inst8|polling_counter[6]~15  = CARRY(((\inst8|polling_counter [6] & !\inst8|polling_counter[5]~9 )))
// \inst8|polling_counter[6]~15COUT1_99  = CARRY(((\inst8|polling_counter [6] & !\inst8|polling_counter[5]~9 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|polling_counter [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|polling_counter[23]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|polling_counter[5]~9 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|polling_counter [6]),
	.cout(),
	.cout0(\inst8|polling_counter[6]~15 ),
	.cout1(\inst8|polling_counter[6]~15COUT1_99 ));
// synopsys translate_off
defparam \inst8|polling_counter[6] .cin_used = "true";
defparam \inst8|polling_counter[6] .lut_mask = "c30c";
defparam \inst8|polling_counter[6] .operation_mode = "arithmetic";
defparam \inst8|polling_counter[6] .output_mode = "reg_only";
defparam \inst8|polling_counter[6] .register_cascade_mode = "off";
defparam \inst8|polling_counter[6] .sum_lutc_input = "cin";
defparam \inst8|polling_counter[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N1
maxv_lcell \inst8|polling_counter[7] (
// Equation(s):
// \inst8|polling_counter [7] = DFFEAS((\inst8|polling_counter [7] $ (((!\inst8|polling_counter[5]~9  & \inst8|polling_counter[6]~15 ) # (\inst8|polling_counter[5]~9  & \inst8|polling_counter[6]~15COUT1_99 )))), GLOBAL(\clk~combout ), VCC, , , , , 
// \inst8|polling_counter[23]~64 , )
// \inst8|polling_counter[7]~11  = CARRY(((!\inst8|polling_counter[6]~15 ) # (!\inst8|polling_counter [7])))
// \inst8|polling_counter[7]~11COUT1_101  = CARRY(((!\inst8|polling_counter[6]~15COUT1_99 ) # (!\inst8|polling_counter [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|polling_counter [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|polling_counter[23]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|polling_counter[5]~9 ),
	.cin0(\inst8|polling_counter[6]~15 ),
	.cin1(\inst8|polling_counter[6]~15COUT1_99 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|polling_counter [7]),
	.cout(),
	.cout0(\inst8|polling_counter[7]~11 ),
	.cout1(\inst8|polling_counter[7]~11COUT1_101 ));
// synopsys translate_off
defparam \inst8|polling_counter[7] .cin0_used = "true";
defparam \inst8|polling_counter[7] .cin1_used = "true";
defparam \inst8|polling_counter[7] .cin_used = "true";
defparam \inst8|polling_counter[7] .lut_mask = "3c3f";
defparam \inst8|polling_counter[7] .operation_mode = "arithmetic";
defparam \inst8|polling_counter[7] .output_mode = "reg_only";
defparam \inst8|polling_counter[7] .register_cascade_mode = "off";
defparam \inst8|polling_counter[7] .sum_lutc_input = "cin";
defparam \inst8|polling_counter[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N2
maxv_lcell \inst8|polling_counter[8] (
// Equation(s):
// \inst8|polling_counter [8] = DFFEAS((\inst8|polling_counter [8] $ ((!(!\inst8|polling_counter[5]~9  & \inst8|polling_counter[7]~11 ) # (\inst8|polling_counter[5]~9  & \inst8|polling_counter[7]~11COUT1_101 )))), GLOBAL(\clk~combout ), VCC, , , , , 
// \inst8|polling_counter[23]~64 , )
// \inst8|polling_counter[8]~21  = CARRY(((\inst8|polling_counter [8] & !\inst8|polling_counter[7]~11 )))
// \inst8|polling_counter[8]~21COUT1_103  = CARRY(((\inst8|polling_counter [8] & !\inst8|polling_counter[7]~11COUT1_101 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|polling_counter [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|polling_counter[23]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|polling_counter[5]~9 ),
	.cin0(\inst8|polling_counter[7]~11 ),
	.cin1(\inst8|polling_counter[7]~11COUT1_101 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|polling_counter [8]),
	.cout(),
	.cout0(\inst8|polling_counter[8]~21 ),
	.cout1(\inst8|polling_counter[8]~21COUT1_103 ));
// synopsys translate_off
defparam \inst8|polling_counter[8] .cin0_used = "true";
defparam \inst8|polling_counter[8] .cin1_used = "true";
defparam \inst8|polling_counter[8] .cin_used = "true";
defparam \inst8|polling_counter[8] .lut_mask = "c30c";
defparam \inst8|polling_counter[8] .operation_mode = "arithmetic";
defparam \inst8|polling_counter[8] .output_mode = "reg_only";
defparam \inst8|polling_counter[8] .register_cascade_mode = "off";
defparam \inst8|polling_counter[8] .sum_lutc_input = "cin";
defparam \inst8|polling_counter[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N3
maxv_lcell \inst8|polling_counter[9] (
// Equation(s):
// \inst8|polling_counter [9] = DFFEAS(\inst8|polling_counter [9] $ (((((!\inst8|polling_counter[5]~9  & \inst8|polling_counter[8]~21 ) # (\inst8|polling_counter[5]~9  & \inst8|polling_counter[8]~21COUT1_103 ))))), GLOBAL(\clk~combout ), VCC, , , , , 
// \inst8|polling_counter[23]~64 , )
// \inst8|polling_counter[9]~17  = CARRY(((!\inst8|polling_counter[8]~21 )) # (!\inst8|polling_counter [9]))
// \inst8|polling_counter[9]~17COUT1_105  = CARRY(((!\inst8|polling_counter[8]~21COUT1_103 )) # (!\inst8|polling_counter [9]))

	.clk(\clk~combout ),
	.dataa(\inst8|polling_counter [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|polling_counter[23]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|polling_counter[5]~9 ),
	.cin0(\inst8|polling_counter[8]~21 ),
	.cin1(\inst8|polling_counter[8]~21COUT1_103 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|polling_counter [9]),
	.cout(),
	.cout0(\inst8|polling_counter[9]~17 ),
	.cout1(\inst8|polling_counter[9]~17COUT1_105 ));
// synopsys translate_off
defparam \inst8|polling_counter[9] .cin0_used = "true";
defparam \inst8|polling_counter[9] .cin1_used = "true";
defparam \inst8|polling_counter[9] .cin_used = "true";
defparam \inst8|polling_counter[9] .lut_mask = "5a5f";
defparam \inst8|polling_counter[9] .operation_mode = "arithmetic";
defparam \inst8|polling_counter[9] .output_mode = "reg_only";
defparam \inst8|polling_counter[9] .register_cascade_mode = "off";
defparam \inst8|polling_counter[9] .sum_lutc_input = "cin";
defparam \inst8|polling_counter[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N4
maxv_lcell \inst8|polling_counter[10] (
// Equation(s):
// \inst8|polling_counter [10] = DFFEAS(\inst8|polling_counter [10] $ ((((!(!\inst8|polling_counter[5]~9  & \inst8|polling_counter[9]~17 ) # (\inst8|polling_counter[5]~9  & \inst8|polling_counter[9]~17COUT1_105 ))))), GLOBAL(\clk~combout ), VCC, , , , , 
// \inst8|polling_counter[23]~64 , )
// \inst8|polling_counter[10]~19  = CARRY((\inst8|polling_counter [10] & ((!\inst8|polling_counter[9]~17COUT1_105 ))))

	.clk(\clk~combout ),
	.dataa(\inst8|polling_counter [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|polling_counter[23]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|polling_counter[5]~9 ),
	.cin0(\inst8|polling_counter[9]~17 ),
	.cin1(\inst8|polling_counter[9]~17COUT1_105 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|polling_counter [10]),
	.cout(\inst8|polling_counter[10]~19 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|polling_counter[10] .cin0_used = "true";
defparam \inst8|polling_counter[10] .cin1_used = "true";
defparam \inst8|polling_counter[10] .cin_used = "true";
defparam \inst8|polling_counter[10] .lut_mask = "a50a";
defparam \inst8|polling_counter[10] .operation_mode = "arithmetic";
defparam \inst8|polling_counter[10] .output_mode = "reg_only";
defparam \inst8|polling_counter[10] .register_cascade_mode = "off";
defparam \inst8|polling_counter[10] .sum_lutc_input = "cin";
defparam \inst8|polling_counter[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N5
maxv_lcell \inst8|polling_counter[11] (
// Equation(s):
// \inst8|polling_counter [11] = DFFEAS(\inst8|polling_counter [11] $ ((((\inst8|polling_counter[10]~19 )))), GLOBAL(\clk~combout ), VCC, , , , , \inst8|polling_counter[23]~64 , )
// \inst8|polling_counter[11]~23  = CARRY(((!\inst8|polling_counter[10]~19 )) # (!\inst8|polling_counter [11]))
// \inst8|polling_counter[11]~23COUT1_107  = CARRY(((!\inst8|polling_counter[10]~19 )) # (!\inst8|polling_counter [11]))

	.clk(\clk~combout ),
	.dataa(\inst8|polling_counter [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|polling_counter[23]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|polling_counter[10]~19 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|polling_counter [11]),
	.cout(),
	.cout0(\inst8|polling_counter[11]~23 ),
	.cout1(\inst8|polling_counter[11]~23COUT1_107 ));
// synopsys translate_off
defparam \inst8|polling_counter[11] .cin_used = "true";
defparam \inst8|polling_counter[11] .lut_mask = "5a5f";
defparam \inst8|polling_counter[11] .operation_mode = "arithmetic";
defparam \inst8|polling_counter[11] .output_mode = "reg_only";
defparam \inst8|polling_counter[11] .register_cascade_mode = "off";
defparam \inst8|polling_counter[11] .sum_lutc_input = "cin";
defparam \inst8|polling_counter[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N6
maxv_lcell \inst8|polling_counter[12] (
// Equation(s):
// \inst8|polling_counter [12] = DFFEAS(\inst8|polling_counter [12] $ ((((!(!\inst8|polling_counter[10]~19  & \inst8|polling_counter[11]~23 ) # (\inst8|polling_counter[10]~19  & \inst8|polling_counter[11]~23COUT1_107 ))))), GLOBAL(\clk~combout ), VCC, , , , 
// , \inst8|polling_counter[23]~64 , )
// \inst8|polling_counter[12]~27  = CARRY((\inst8|polling_counter [12] & ((!\inst8|polling_counter[11]~23 ))))
// \inst8|polling_counter[12]~27COUT1_109  = CARRY((\inst8|polling_counter [12] & ((!\inst8|polling_counter[11]~23COUT1_107 ))))

	.clk(\clk~combout ),
	.dataa(\inst8|polling_counter [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|polling_counter[23]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|polling_counter[10]~19 ),
	.cin0(\inst8|polling_counter[11]~23 ),
	.cin1(\inst8|polling_counter[11]~23COUT1_107 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|polling_counter [12]),
	.cout(),
	.cout0(\inst8|polling_counter[12]~27 ),
	.cout1(\inst8|polling_counter[12]~27COUT1_109 ));
// synopsys translate_off
defparam \inst8|polling_counter[12] .cin0_used = "true";
defparam \inst8|polling_counter[12] .cin1_used = "true";
defparam \inst8|polling_counter[12] .cin_used = "true";
defparam \inst8|polling_counter[12] .lut_mask = "a50a";
defparam \inst8|polling_counter[12] .operation_mode = "arithmetic";
defparam \inst8|polling_counter[12] .output_mode = "reg_only";
defparam \inst8|polling_counter[12] .register_cascade_mode = "off";
defparam \inst8|polling_counter[12] .sum_lutc_input = "cin";
defparam \inst8|polling_counter[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N7
maxv_lcell \inst8|polling_counter[13] (
// Equation(s):
// \inst8|polling_counter [13] = DFFEAS((\inst8|polling_counter [13] $ (((!\inst8|polling_counter[10]~19  & \inst8|polling_counter[12]~27 ) # (\inst8|polling_counter[10]~19  & \inst8|polling_counter[12]~27COUT1_109 )))), GLOBAL(\clk~combout ), VCC, , , , , 
// \inst8|polling_counter[23]~64 , )
// \inst8|polling_counter[13]~29  = CARRY(((!\inst8|polling_counter[12]~27 ) # (!\inst8|polling_counter [13])))
// \inst8|polling_counter[13]~29COUT1_111  = CARRY(((!\inst8|polling_counter[12]~27COUT1_109 ) # (!\inst8|polling_counter [13])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|polling_counter [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|polling_counter[23]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|polling_counter[10]~19 ),
	.cin0(\inst8|polling_counter[12]~27 ),
	.cin1(\inst8|polling_counter[12]~27COUT1_109 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|polling_counter [13]),
	.cout(),
	.cout0(\inst8|polling_counter[13]~29 ),
	.cout1(\inst8|polling_counter[13]~29COUT1_111 ));
// synopsys translate_off
defparam \inst8|polling_counter[13] .cin0_used = "true";
defparam \inst8|polling_counter[13] .cin1_used = "true";
defparam \inst8|polling_counter[13] .cin_used = "true";
defparam \inst8|polling_counter[13] .lut_mask = "3c3f";
defparam \inst8|polling_counter[13] .operation_mode = "arithmetic";
defparam \inst8|polling_counter[13] .output_mode = "reg_only";
defparam \inst8|polling_counter[13] .register_cascade_mode = "off";
defparam \inst8|polling_counter[13] .sum_lutc_input = "cin";
defparam \inst8|polling_counter[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N8
maxv_lcell \inst8|polling_counter[14] (
// Equation(s):
// \inst8|polling_counter [14] = DFFEAS(\inst8|polling_counter [14] $ ((((!(!\inst8|polling_counter[10]~19  & \inst8|polling_counter[13]~29 ) # (\inst8|polling_counter[10]~19  & \inst8|polling_counter[13]~29COUT1_111 ))))), GLOBAL(\clk~combout ), VCC, , , , 
// , \inst8|polling_counter[23]~64 , )
// \inst8|polling_counter[14]~31  = CARRY((\inst8|polling_counter [14] & ((!\inst8|polling_counter[13]~29 ))))
// \inst8|polling_counter[14]~31COUT1_113  = CARRY((\inst8|polling_counter [14] & ((!\inst8|polling_counter[13]~29COUT1_111 ))))

	.clk(\clk~combout ),
	.dataa(\inst8|polling_counter [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|polling_counter[23]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|polling_counter[10]~19 ),
	.cin0(\inst8|polling_counter[13]~29 ),
	.cin1(\inst8|polling_counter[13]~29COUT1_111 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|polling_counter [14]),
	.cout(),
	.cout0(\inst8|polling_counter[14]~31 ),
	.cout1(\inst8|polling_counter[14]~31COUT1_113 ));
// synopsys translate_off
defparam \inst8|polling_counter[14] .cin0_used = "true";
defparam \inst8|polling_counter[14] .cin1_used = "true";
defparam \inst8|polling_counter[14] .cin_used = "true";
defparam \inst8|polling_counter[14] .lut_mask = "a50a";
defparam \inst8|polling_counter[14] .operation_mode = "arithmetic";
defparam \inst8|polling_counter[14] .output_mode = "reg_only";
defparam \inst8|polling_counter[14] .register_cascade_mode = "off";
defparam \inst8|polling_counter[14] .sum_lutc_input = "cin";
defparam \inst8|polling_counter[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N9
maxv_lcell \inst8|polling_counter[15] (
// Equation(s):
// \inst8|polling_counter [15] = DFFEAS((\inst8|polling_counter [15] $ (((!\inst8|polling_counter[10]~19  & \inst8|polling_counter[14]~31 ) # (\inst8|polling_counter[10]~19  & \inst8|polling_counter[14]~31COUT1_113 )))), GLOBAL(\clk~combout ), VCC, , , , , 
// \inst8|polling_counter[23]~64 , )
// \inst8|polling_counter[15]~25  = CARRY(((!\inst8|polling_counter[14]~31COUT1_113 ) # (!\inst8|polling_counter [15])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|polling_counter [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|polling_counter[23]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|polling_counter[10]~19 ),
	.cin0(\inst8|polling_counter[14]~31 ),
	.cin1(\inst8|polling_counter[14]~31COUT1_113 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|polling_counter [15]),
	.cout(\inst8|polling_counter[15]~25 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|polling_counter[15] .cin0_used = "true";
defparam \inst8|polling_counter[15] .cin1_used = "true";
defparam \inst8|polling_counter[15] .cin_used = "true";
defparam \inst8|polling_counter[15] .lut_mask = "3c3f";
defparam \inst8|polling_counter[15] .operation_mode = "arithmetic";
defparam \inst8|polling_counter[15] .output_mode = "reg_only";
defparam \inst8|polling_counter[15] .register_cascade_mode = "off";
defparam \inst8|polling_counter[15] .sum_lutc_input = "cin";
defparam \inst8|polling_counter[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N0
maxv_lcell \inst8|polling_counter[16] (
// Equation(s):
// \inst8|polling_counter [16] = DFFEAS((\inst8|polling_counter [16] $ ((!\inst8|polling_counter[15]~25 ))), GLOBAL(\clk~combout ), VCC, , , , , \inst8|polling_counter[23]~64 , )
// \inst8|polling_counter[16]~33  = CARRY(((\inst8|polling_counter [16] & !\inst8|polling_counter[15]~25 )))
// \inst8|polling_counter[16]~33COUT1_115  = CARRY(((\inst8|polling_counter [16] & !\inst8|polling_counter[15]~25 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|polling_counter [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|polling_counter[23]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|polling_counter[15]~25 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|polling_counter [16]),
	.cout(),
	.cout0(\inst8|polling_counter[16]~33 ),
	.cout1(\inst8|polling_counter[16]~33COUT1_115 ));
// synopsys translate_off
defparam \inst8|polling_counter[16] .cin_used = "true";
defparam \inst8|polling_counter[16] .lut_mask = "c30c";
defparam \inst8|polling_counter[16] .operation_mode = "arithmetic";
defparam \inst8|polling_counter[16] .output_mode = "reg_only";
defparam \inst8|polling_counter[16] .register_cascade_mode = "off";
defparam \inst8|polling_counter[16] .sum_lutc_input = "cin";
defparam \inst8|polling_counter[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N1
maxv_lcell \inst8|polling_counter[17] (
// Equation(s):
// \inst8|polling_counter [17] = DFFEAS((\inst8|polling_counter [17] $ (((!\inst8|polling_counter[15]~25  & \inst8|polling_counter[16]~33 ) # (\inst8|polling_counter[15]~25  & \inst8|polling_counter[16]~33COUT1_115 )))), GLOBAL(\clk~combout ), VCC, , , , , 
// \inst8|polling_counter[23]~64 , )
// \inst8|polling_counter[17]~35  = CARRY(((!\inst8|polling_counter[16]~33 ) # (!\inst8|polling_counter [17])))
// \inst8|polling_counter[17]~35COUT1_117  = CARRY(((!\inst8|polling_counter[16]~33COUT1_115 ) # (!\inst8|polling_counter [17])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|polling_counter [17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|polling_counter[23]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|polling_counter[15]~25 ),
	.cin0(\inst8|polling_counter[16]~33 ),
	.cin1(\inst8|polling_counter[16]~33COUT1_115 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|polling_counter [17]),
	.cout(),
	.cout0(\inst8|polling_counter[17]~35 ),
	.cout1(\inst8|polling_counter[17]~35COUT1_117 ));
// synopsys translate_off
defparam \inst8|polling_counter[17] .cin0_used = "true";
defparam \inst8|polling_counter[17] .cin1_used = "true";
defparam \inst8|polling_counter[17] .cin_used = "true";
defparam \inst8|polling_counter[17] .lut_mask = "3c3f";
defparam \inst8|polling_counter[17] .operation_mode = "arithmetic";
defparam \inst8|polling_counter[17] .output_mode = "reg_only";
defparam \inst8|polling_counter[17] .register_cascade_mode = "off";
defparam \inst8|polling_counter[17] .sum_lutc_input = "cin";
defparam \inst8|polling_counter[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N2
maxv_lcell \inst8|polling_counter[18] (
// Equation(s):
// \inst8|polling_counter [18] = DFFEAS((\inst8|polling_counter [18] $ ((!(!\inst8|polling_counter[15]~25  & \inst8|polling_counter[17]~35 ) # (\inst8|polling_counter[15]~25  & \inst8|polling_counter[17]~35COUT1_117 )))), GLOBAL(\clk~combout ), VCC, , , , , 
// \inst8|polling_counter[23]~64 , )
// \inst8|polling_counter[18]~45  = CARRY(((\inst8|polling_counter [18] & !\inst8|polling_counter[17]~35 )))
// \inst8|polling_counter[18]~45COUT1_119  = CARRY(((\inst8|polling_counter [18] & !\inst8|polling_counter[17]~35COUT1_117 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|polling_counter [18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|polling_counter[23]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|polling_counter[15]~25 ),
	.cin0(\inst8|polling_counter[17]~35 ),
	.cin1(\inst8|polling_counter[17]~35COUT1_117 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|polling_counter [18]),
	.cout(),
	.cout0(\inst8|polling_counter[18]~45 ),
	.cout1(\inst8|polling_counter[18]~45COUT1_119 ));
// synopsys translate_off
defparam \inst8|polling_counter[18] .cin0_used = "true";
defparam \inst8|polling_counter[18] .cin1_used = "true";
defparam \inst8|polling_counter[18] .cin_used = "true";
defparam \inst8|polling_counter[18] .lut_mask = "c30c";
defparam \inst8|polling_counter[18] .operation_mode = "arithmetic";
defparam \inst8|polling_counter[18] .output_mode = "reg_only";
defparam \inst8|polling_counter[18] .register_cascade_mode = "off";
defparam \inst8|polling_counter[18] .sum_lutc_input = "cin";
defparam \inst8|polling_counter[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N3
maxv_lcell \inst8|polling_counter[19] (
// Equation(s):
// \inst8|polling_counter [19] = DFFEAS(\inst8|polling_counter [19] $ (((((!\inst8|polling_counter[15]~25  & \inst8|polling_counter[18]~45 ) # (\inst8|polling_counter[15]~25  & \inst8|polling_counter[18]~45COUT1_119 ))))), GLOBAL(\clk~combout ), VCC, , , , , 
// \inst8|polling_counter[23]~64 , )
// \inst8|polling_counter[19]~47  = CARRY(((!\inst8|polling_counter[18]~45 )) # (!\inst8|polling_counter [19]))
// \inst8|polling_counter[19]~47COUT1_121  = CARRY(((!\inst8|polling_counter[18]~45COUT1_119 )) # (!\inst8|polling_counter [19]))

	.clk(\clk~combout ),
	.dataa(\inst8|polling_counter [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|polling_counter[23]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|polling_counter[15]~25 ),
	.cin0(\inst8|polling_counter[18]~45 ),
	.cin1(\inst8|polling_counter[18]~45COUT1_119 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|polling_counter [19]),
	.cout(),
	.cout0(\inst8|polling_counter[19]~47 ),
	.cout1(\inst8|polling_counter[19]~47COUT1_121 ));
// synopsys translate_off
defparam \inst8|polling_counter[19] .cin0_used = "true";
defparam \inst8|polling_counter[19] .cin1_used = "true";
defparam \inst8|polling_counter[19] .cin_used = "true";
defparam \inst8|polling_counter[19] .lut_mask = "5a5f";
defparam \inst8|polling_counter[19] .operation_mode = "arithmetic";
defparam \inst8|polling_counter[19] .output_mode = "reg_only";
defparam \inst8|polling_counter[19] .register_cascade_mode = "off";
defparam \inst8|polling_counter[19] .sum_lutc_input = "cin";
defparam \inst8|polling_counter[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N4
maxv_lcell \inst8|polling_counter[20] (
// Equation(s):
// \inst8|polling_counter [20] = DFFEAS(\inst8|polling_counter [20] $ ((((!(!\inst8|polling_counter[15]~25  & \inst8|polling_counter[19]~47 ) # (\inst8|polling_counter[15]~25  & \inst8|polling_counter[19]~47COUT1_121 ))))), GLOBAL(\clk~combout ), VCC, , , , 
// , \inst8|polling_counter[23]~64 , )
// \inst8|polling_counter[20]~37  = CARRY((\inst8|polling_counter [20] & ((!\inst8|polling_counter[19]~47COUT1_121 ))))

	.clk(\clk~combout ),
	.dataa(\inst8|polling_counter [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|polling_counter[23]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|polling_counter[15]~25 ),
	.cin0(\inst8|polling_counter[19]~47 ),
	.cin1(\inst8|polling_counter[19]~47COUT1_121 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|polling_counter [20]),
	.cout(\inst8|polling_counter[20]~37 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|polling_counter[20] .cin0_used = "true";
defparam \inst8|polling_counter[20] .cin1_used = "true";
defparam \inst8|polling_counter[20] .cin_used = "true";
defparam \inst8|polling_counter[20] .lut_mask = "a50a";
defparam \inst8|polling_counter[20] .operation_mode = "arithmetic";
defparam \inst8|polling_counter[20] .output_mode = "reg_only";
defparam \inst8|polling_counter[20] .register_cascade_mode = "off";
defparam \inst8|polling_counter[20] .sum_lutc_input = "cin";
defparam \inst8|polling_counter[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N5
maxv_lcell \inst8|polling_counter[21] (
// Equation(s):
// \inst8|polling_counter [21] = DFFEAS(\inst8|polling_counter [21] $ ((((\inst8|polling_counter[20]~37 )))), GLOBAL(\clk~combout ), VCC, , , , , \inst8|polling_counter[23]~64 , )
// \inst8|polling_counter[21]~39  = CARRY(((!\inst8|polling_counter[20]~37 )) # (!\inst8|polling_counter [21]))
// \inst8|polling_counter[21]~39COUT1_123  = CARRY(((!\inst8|polling_counter[20]~37 )) # (!\inst8|polling_counter [21]))

	.clk(\clk~combout ),
	.dataa(\inst8|polling_counter [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|polling_counter[23]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|polling_counter[20]~37 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|polling_counter [21]),
	.cout(),
	.cout0(\inst8|polling_counter[21]~39 ),
	.cout1(\inst8|polling_counter[21]~39COUT1_123 ));
// synopsys translate_off
defparam \inst8|polling_counter[21] .cin_used = "true";
defparam \inst8|polling_counter[21] .lut_mask = "5a5f";
defparam \inst8|polling_counter[21] .operation_mode = "arithmetic";
defparam \inst8|polling_counter[21] .output_mode = "reg_only";
defparam \inst8|polling_counter[21] .register_cascade_mode = "off";
defparam \inst8|polling_counter[21] .sum_lutc_input = "cin";
defparam \inst8|polling_counter[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N6
maxv_lcell \inst8|polling_counter[22] (
// Equation(s):
// \inst8|polling_counter [22] = DFFEAS(\inst8|polling_counter [22] $ ((((!(!\inst8|polling_counter[20]~37  & \inst8|polling_counter[21]~39 ) # (\inst8|polling_counter[20]~37  & \inst8|polling_counter[21]~39COUT1_123 ))))), GLOBAL(\clk~combout ), VCC, , , , 
// , \inst8|polling_counter[23]~64 , )
// \inst8|polling_counter[22]~41  = CARRY((\inst8|polling_counter [22] & ((!\inst8|polling_counter[21]~39 ))))
// \inst8|polling_counter[22]~41COUT1_125  = CARRY((\inst8|polling_counter [22] & ((!\inst8|polling_counter[21]~39COUT1_123 ))))

	.clk(\clk~combout ),
	.dataa(\inst8|polling_counter [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|polling_counter[23]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|polling_counter[20]~37 ),
	.cin0(\inst8|polling_counter[21]~39 ),
	.cin1(\inst8|polling_counter[21]~39COUT1_123 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|polling_counter [22]),
	.cout(),
	.cout0(\inst8|polling_counter[22]~41 ),
	.cout1(\inst8|polling_counter[22]~41COUT1_125 ));
// synopsys translate_off
defparam \inst8|polling_counter[22] .cin0_used = "true";
defparam \inst8|polling_counter[22] .cin1_used = "true";
defparam \inst8|polling_counter[22] .cin_used = "true";
defparam \inst8|polling_counter[22] .lut_mask = "a50a";
defparam \inst8|polling_counter[22] .operation_mode = "arithmetic";
defparam \inst8|polling_counter[22] .output_mode = "reg_only";
defparam \inst8|polling_counter[22] .register_cascade_mode = "off";
defparam \inst8|polling_counter[22] .sum_lutc_input = "cin";
defparam \inst8|polling_counter[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N7
maxv_lcell \inst8|polling_counter[23] (
// Equation(s):
// \inst8|polling_counter [23] = DFFEAS((\inst8|polling_counter [23] $ (((!\inst8|polling_counter[20]~37  & \inst8|polling_counter[22]~41 ) # (\inst8|polling_counter[20]~37  & \inst8|polling_counter[22]~41COUT1_125 )))), GLOBAL(\clk~combout ), VCC, , , , , 
// \inst8|polling_counter[23]~64 , )
// \inst8|polling_counter[23]~43  = CARRY(((!\inst8|polling_counter[22]~41 ) # (!\inst8|polling_counter [23])))
// \inst8|polling_counter[23]~43COUT1_127  = CARRY(((!\inst8|polling_counter[22]~41COUT1_125 ) # (!\inst8|polling_counter [23])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|polling_counter [23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|polling_counter[23]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|polling_counter[20]~37 ),
	.cin0(\inst8|polling_counter[22]~41 ),
	.cin1(\inst8|polling_counter[22]~41COUT1_125 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|polling_counter [23]),
	.cout(),
	.cout0(\inst8|polling_counter[23]~43 ),
	.cout1(\inst8|polling_counter[23]~43COUT1_127 ));
// synopsys translate_off
defparam \inst8|polling_counter[23] .cin0_used = "true";
defparam \inst8|polling_counter[23] .cin1_used = "true";
defparam \inst8|polling_counter[23] .cin_used = "true";
defparam \inst8|polling_counter[23] .lut_mask = "3c3f";
defparam \inst8|polling_counter[23] .operation_mode = "arithmetic";
defparam \inst8|polling_counter[23] .output_mode = "reg_only";
defparam \inst8|polling_counter[23] .register_cascade_mode = "off";
defparam \inst8|polling_counter[23] .sum_lutc_input = "cin";
defparam \inst8|polling_counter[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N8
maxv_lcell \inst8|polling_counter[24] (
// Equation(s):
// \inst8|polling_counter [24] = DFFEAS(\inst8|polling_counter [24] $ ((((!(!\inst8|polling_counter[20]~37  & \inst8|polling_counter[23]~43 ) # (\inst8|polling_counter[20]~37  & \inst8|polling_counter[23]~43COUT1_127 ))))), GLOBAL(\clk~combout ), VCC, , , , 
// , \inst8|polling_counter[23]~64 , )
// \inst8|polling_counter[24]~49  = CARRY((\inst8|polling_counter [24] & ((!\inst8|polling_counter[23]~43 ))))
// \inst8|polling_counter[24]~49COUT1_129  = CARRY((\inst8|polling_counter [24] & ((!\inst8|polling_counter[23]~43COUT1_127 ))))

	.clk(\clk~combout ),
	.dataa(\inst8|polling_counter [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|polling_counter[23]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|polling_counter[20]~37 ),
	.cin0(\inst8|polling_counter[23]~43 ),
	.cin1(\inst8|polling_counter[23]~43COUT1_127 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|polling_counter [24]),
	.cout(),
	.cout0(\inst8|polling_counter[24]~49 ),
	.cout1(\inst8|polling_counter[24]~49COUT1_129 ));
// synopsys translate_off
defparam \inst8|polling_counter[24] .cin0_used = "true";
defparam \inst8|polling_counter[24] .cin1_used = "true";
defparam \inst8|polling_counter[24] .cin_used = "true";
defparam \inst8|polling_counter[24] .lut_mask = "a50a";
defparam \inst8|polling_counter[24] .operation_mode = "arithmetic";
defparam \inst8|polling_counter[24] .output_mode = "reg_only";
defparam \inst8|polling_counter[24] .register_cascade_mode = "off";
defparam \inst8|polling_counter[24] .sum_lutc_input = "cin";
defparam \inst8|polling_counter[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N9
maxv_lcell \inst8|polling_counter[25] (
// Equation(s):
// \inst8|polling_counter [25] = DFFEAS((\inst8|polling_counter [25] $ (((!\inst8|polling_counter[20]~37  & \inst8|polling_counter[24]~49 ) # (\inst8|polling_counter[20]~37  & \inst8|polling_counter[24]~49COUT1_129 )))), GLOBAL(\clk~combout ), VCC, , , , , 
// \inst8|polling_counter[23]~64 , )
// \inst8|polling_counter[25]~51  = CARRY(((!\inst8|polling_counter[24]~49COUT1_129 ) # (!\inst8|polling_counter [25])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|polling_counter [25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|polling_counter[23]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|polling_counter[20]~37 ),
	.cin0(\inst8|polling_counter[24]~49 ),
	.cin1(\inst8|polling_counter[24]~49COUT1_129 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|polling_counter [25]),
	.cout(\inst8|polling_counter[25]~51 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|polling_counter[25] .cin0_used = "true";
defparam \inst8|polling_counter[25] .cin1_used = "true";
defparam \inst8|polling_counter[25] .cin_used = "true";
defparam \inst8|polling_counter[25] .lut_mask = "3c3f";
defparam \inst8|polling_counter[25] .operation_mode = "arithmetic";
defparam \inst8|polling_counter[25] .output_mode = "reg_only";
defparam \inst8|polling_counter[25] .register_cascade_mode = "off";
defparam \inst8|polling_counter[25] .sum_lutc_input = "cin";
defparam \inst8|polling_counter[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N0
maxv_lcell \inst8|polling_counter[26] (
// Equation(s):
// \inst8|polling_counter [26] = DFFEAS((\inst8|polling_counter [26] $ ((!\inst8|polling_counter[25]~51 ))), GLOBAL(\clk~combout ), VCC, , , , , \inst8|polling_counter[23]~64 , )
// \inst8|polling_counter[26]~53  = CARRY(((\inst8|polling_counter [26] & !\inst8|polling_counter[25]~51 )))
// \inst8|polling_counter[26]~53COUT1_131  = CARRY(((\inst8|polling_counter [26] & !\inst8|polling_counter[25]~51 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|polling_counter [26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|polling_counter[23]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|polling_counter[25]~51 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|polling_counter [26]),
	.cout(),
	.cout0(\inst8|polling_counter[26]~53 ),
	.cout1(\inst8|polling_counter[26]~53COUT1_131 ));
// synopsys translate_off
defparam \inst8|polling_counter[26] .cin_used = "true";
defparam \inst8|polling_counter[26] .lut_mask = "c30c";
defparam \inst8|polling_counter[26] .operation_mode = "arithmetic";
defparam \inst8|polling_counter[26] .output_mode = "reg_only";
defparam \inst8|polling_counter[26] .register_cascade_mode = "off";
defparam \inst8|polling_counter[26] .sum_lutc_input = "cin";
defparam \inst8|polling_counter[26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N1
maxv_lcell \inst8|polling_counter[27] (
// Equation(s):
// \inst8|polling_counter [27] = DFFEAS((\inst8|polling_counter [27] $ (((!\inst8|polling_counter[25]~51  & \inst8|polling_counter[26]~53 ) # (\inst8|polling_counter[25]~51  & \inst8|polling_counter[26]~53COUT1_131 )))), GLOBAL(\clk~combout ), VCC, , , , , 
// \inst8|polling_counter[23]~64 , )
// \inst8|polling_counter[27]~55  = CARRY(((!\inst8|polling_counter[26]~53 ) # (!\inst8|polling_counter [27])))
// \inst8|polling_counter[27]~55COUT1_133  = CARRY(((!\inst8|polling_counter[26]~53COUT1_131 ) # (!\inst8|polling_counter [27])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|polling_counter [27]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|polling_counter[23]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|polling_counter[25]~51 ),
	.cin0(\inst8|polling_counter[26]~53 ),
	.cin1(\inst8|polling_counter[26]~53COUT1_131 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|polling_counter [27]),
	.cout(),
	.cout0(\inst8|polling_counter[27]~55 ),
	.cout1(\inst8|polling_counter[27]~55COUT1_133 ));
// synopsys translate_off
defparam \inst8|polling_counter[27] .cin0_used = "true";
defparam \inst8|polling_counter[27] .cin1_used = "true";
defparam \inst8|polling_counter[27] .cin_used = "true";
defparam \inst8|polling_counter[27] .lut_mask = "3c3f";
defparam \inst8|polling_counter[27] .operation_mode = "arithmetic";
defparam \inst8|polling_counter[27] .output_mode = "reg_only";
defparam \inst8|polling_counter[27] .register_cascade_mode = "off";
defparam \inst8|polling_counter[27] .sum_lutc_input = "cin";
defparam \inst8|polling_counter[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxv_lcell \inst8|Equal0~8 (
// Equation(s):
// \inst8|Equal0~8_combout  = (!\inst8|polling_counter [25] & (!\inst8|polling_counter [24] & (!\inst8|polling_counter [26] & !\inst8|polling_counter [27])))

	.clk(gnd),
	.dataa(\inst8|polling_counter [25]),
	.datab(\inst8|polling_counter [24]),
	.datac(\inst8|polling_counter [26]),
	.datad(\inst8|polling_counter [27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|Equal0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|Equal0~8 .lut_mask = "0001";
defparam \inst8|Equal0~8 .operation_mode = "normal";
defparam \inst8|Equal0~8 .output_mode = "comb_only";
defparam \inst8|Equal0~8 .register_cascade_mode = "off";
defparam \inst8|Equal0~8 .sum_lutc_input = "datac";
defparam \inst8|Equal0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N3
maxv_lcell \inst8|Equal0~1 (
// Equation(s):
// \inst8|Equal0~1_combout  = (\inst8|polling_counter [7] & (\inst8|polling_counter [5] & (!\inst8|polling_counter [6] & !\inst8|polling_counter [4])))

	.clk(gnd),
	.dataa(\inst8|polling_counter [7]),
	.datab(\inst8|polling_counter [5]),
	.datac(\inst8|polling_counter [6]),
	.datad(\inst8|polling_counter [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|Equal0~1 .lut_mask = "0008";
defparam \inst8|Equal0~1 .operation_mode = "normal";
defparam \inst8|Equal0~1 .output_mode = "comb_only";
defparam \inst8|Equal0~1 .register_cascade_mode = "off";
defparam \inst8|Equal0~1 .sum_lutc_input = "datac";
defparam \inst8|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxv_lcell \inst8|Equal0~0 (
// Equation(s):
// \inst8|Equal0~0_combout  = (!\inst8|polling_counter [1] & (!\inst8|polling_counter [3] & (!\inst8|polling_counter [2] & !\inst8|polling_counter [0])))

	.clk(gnd),
	.dataa(\inst8|polling_counter [1]),
	.datab(\inst8|polling_counter [3]),
	.datac(\inst8|polling_counter [2]),
	.datad(\inst8|polling_counter [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|Equal0~0 .lut_mask = "0001";
defparam \inst8|Equal0~0 .operation_mode = "normal";
defparam \inst8|Equal0~0 .output_mode = "comb_only";
defparam \inst8|Equal0~0 .register_cascade_mode = "off";
defparam \inst8|Equal0~0 .sum_lutc_input = "datac";
defparam \inst8|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N0
maxv_lcell \inst8|Equal0~2 (
// Equation(s):
// \inst8|Equal0~2_combout  = (!\inst8|polling_counter [8] & (!\inst8|polling_counter [11] & (\inst8|polling_counter [9] & \inst8|polling_counter [10])))

	.clk(gnd),
	.dataa(\inst8|polling_counter [8]),
	.datab(\inst8|polling_counter [11]),
	.datac(\inst8|polling_counter [9]),
	.datad(\inst8|polling_counter [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|Equal0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|Equal0~2 .lut_mask = "1000";
defparam \inst8|Equal0~2 .operation_mode = "normal";
defparam \inst8|Equal0~2 .output_mode = "comb_only";
defparam \inst8|Equal0~2 .register_cascade_mode = "off";
defparam \inst8|Equal0~2 .sum_lutc_input = "datac";
defparam \inst8|Equal0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N1
maxv_lcell \inst8|Equal0~3 (
// Equation(s):
// \inst8|Equal0~3_combout  = (\inst8|polling_counter [15] & (!\inst8|polling_counter [14] & (!\inst8|polling_counter [12] & !\inst8|polling_counter [13])))

	.clk(gnd),
	.dataa(\inst8|polling_counter [15]),
	.datab(\inst8|polling_counter [14]),
	.datac(\inst8|polling_counter [12]),
	.datad(\inst8|polling_counter [13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|Equal0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|Equal0~3 .lut_mask = "0002";
defparam \inst8|Equal0~3 .operation_mode = "normal";
defparam \inst8|Equal0~3 .output_mode = "comb_only";
defparam \inst8|Equal0~3 .register_cascade_mode = "off";
defparam \inst8|Equal0~3 .sum_lutc_input = "datac";
defparam \inst8|Equal0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxv_lcell \inst8|Equal0~4 (
// Equation(s):
// \inst8|Equal0~4_combout  = (\inst8|Equal0~1_combout  & (\inst8|Equal0~0_combout  & (\inst8|Equal0~2_combout  & \inst8|Equal0~3_combout )))

	.clk(gnd),
	.dataa(\inst8|Equal0~1_combout ),
	.datab(\inst8|Equal0~0_combout ),
	.datac(\inst8|Equal0~2_combout ),
	.datad(\inst8|Equal0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|Equal0~4 .lut_mask = "8000";
defparam \inst8|Equal0~4 .operation_mode = "normal";
defparam \inst8|Equal0~4 .output_mode = "comb_only";
defparam \inst8|Equal0~4 .register_cascade_mode = "off";
defparam \inst8|Equal0~4 .sum_lutc_input = "datac";
defparam \inst8|Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxv_lcell \inst8|Equal0~6 (
// Equation(s):
// \inst8|Equal0~6_combout  = (!\inst8|polling_counter [20] & (!\inst8|polling_counter [23] & (!\inst8|polling_counter [22] & !\inst8|polling_counter [21])))

	.clk(gnd),
	.dataa(\inst8|polling_counter [20]),
	.datab(\inst8|polling_counter [23]),
	.datac(\inst8|polling_counter [22]),
	.datad(\inst8|polling_counter [21]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|Equal0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|Equal0~6 .lut_mask = "0001";
defparam \inst8|Equal0~6 .operation_mode = "normal";
defparam \inst8|Equal0~6 .output_mode = "comb_only";
defparam \inst8|Equal0~6 .register_cascade_mode = "off";
defparam \inst8|Equal0~6 .sum_lutc_input = "datac";
defparam \inst8|Equal0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxv_lcell \inst8|Equal0~5 (
// Equation(s):
// \inst8|Equal0~5_combout  = (((!\inst8|polling_counter [17] & \inst8|polling_counter [16])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|polling_counter [17]),
	.datad(\inst8|polling_counter [16]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|Equal0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|Equal0~5 .lut_mask = "0f00";
defparam \inst8|Equal0~5 .operation_mode = "normal";
defparam \inst8|Equal0~5 .output_mode = "comb_only";
defparam \inst8|Equal0~5 .register_cascade_mode = "off";
defparam \inst8|Equal0~5 .sum_lutc_input = "datac";
defparam \inst8|Equal0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxv_lcell \inst8|Equal0~7 (
// Equation(s):
// \inst8|Equal0~7_combout  = (!\inst8|polling_counter [19] & (!\inst8|polling_counter [18] & (\inst8|Equal0~6_combout  & \inst8|Equal0~5_combout )))

	.clk(gnd),
	.dataa(\inst8|polling_counter [19]),
	.datab(\inst8|polling_counter [18]),
	.datac(\inst8|Equal0~6_combout ),
	.datad(\inst8|Equal0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|Equal0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|Equal0~7 .lut_mask = "1000";
defparam \inst8|Equal0~7 .operation_mode = "normal";
defparam \inst8|Equal0~7 .output_mode = "comb_only";
defparam \inst8|Equal0~7 .register_cascade_mode = "off";
defparam \inst8|Equal0~7 .sum_lutc_input = "datac";
defparam \inst8|Equal0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxv_lcell \inst8|change_output (
// Equation(s):
// \inst8|Equal0~10  = (\inst8|Equal0~9_combout  & (\inst8|Equal0~8_combout  & (\inst8|Equal0~4_combout  & \inst8|Equal0~7_combout )))
// \inst8|change_output~regout  = DFFEAS(\inst8|Equal0~10 , GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst8|Equal0~9_combout ),
	.datab(\inst8|Equal0~8_combout ),
	.datac(\inst8|Equal0~4_combout ),
	.datad(\inst8|Equal0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|Equal0~10 ),
	.regout(\inst8|change_output~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|change_output .lut_mask = "8000";
defparam \inst8|change_output .operation_mode = "normal";
defparam \inst8|change_output .output_mode = "reg_and_comb";
defparam \inst8|change_output .register_cascade_mode = "off";
defparam \inst8|change_output .sum_lutc_input = "datac";
defparam \inst8|change_output .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxv_lcell \inst8|CS (
// Equation(s):
// \inst8|polling_counter[23]~64  = (((\inst8|Equal0~10 ) # (!F1_CS)) # (!\inst8|NS~regout ))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|NS~regout ),
	.datac(\inst8|NS~regout ),
	.datad(\inst8|Equal0~10 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|polling_counter[23]~64 ),
	.regout(\inst8|CS~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|CS .lut_mask = "ff3f";
defparam \inst8|CS .operation_mode = "normal";
defparam \inst8|CS .output_mode = "comb_only";
defparam \inst8|CS .register_cascade_mode = "off";
defparam \inst8|CS .sum_lutc_input = "qfbk";
defparam \inst8|CS .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N2
maxv_lcell \inst8|polling_counter[28] (
// Equation(s):
// \inst8|polling_counter [28] = DFFEAS((\inst8|polling_counter [28] $ ((!(!\inst8|polling_counter[25]~51  & \inst8|polling_counter[27]~55 ) # (\inst8|polling_counter[25]~51  & \inst8|polling_counter[27]~55COUT1_133 )))), GLOBAL(\clk~combout ), VCC, , , , , 
// \inst8|polling_counter[23]~64 , )
// \inst8|polling_counter[28]~57  = CARRY(((\inst8|polling_counter [28] & !\inst8|polling_counter[27]~55 )))
// \inst8|polling_counter[28]~57COUT1_135  = CARRY(((\inst8|polling_counter [28] & !\inst8|polling_counter[27]~55COUT1_133 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|polling_counter [28]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|polling_counter[23]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|polling_counter[25]~51 ),
	.cin0(\inst8|polling_counter[27]~55 ),
	.cin1(\inst8|polling_counter[27]~55COUT1_133 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|polling_counter [28]),
	.cout(),
	.cout0(\inst8|polling_counter[28]~57 ),
	.cout1(\inst8|polling_counter[28]~57COUT1_135 ));
// synopsys translate_off
defparam \inst8|polling_counter[28] .cin0_used = "true";
defparam \inst8|polling_counter[28] .cin1_used = "true";
defparam \inst8|polling_counter[28] .cin_used = "true";
defparam \inst8|polling_counter[28] .lut_mask = "c30c";
defparam \inst8|polling_counter[28] .operation_mode = "arithmetic";
defparam \inst8|polling_counter[28] .output_mode = "reg_only";
defparam \inst8|polling_counter[28] .register_cascade_mode = "off";
defparam \inst8|polling_counter[28] .sum_lutc_input = "cin";
defparam \inst8|polling_counter[28] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N3
maxv_lcell \inst8|polling_counter[29] (
// Equation(s):
// \inst8|polling_counter [29] = DFFEAS(\inst8|polling_counter [29] $ (((((!\inst8|polling_counter[25]~51  & \inst8|polling_counter[28]~57 ) # (\inst8|polling_counter[25]~51  & \inst8|polling_counter[28]~57COUT1_135 ))))), GLOBAL(\clk~combout ), VCC, , , , , 
// \inst8|polling_counter[23]~64 , )
// \inst8|polling_counter[29]~59  = CARRY(((!\inst8|polling_counter[28]~57 )) # (!\inst8|polling_counter [29]))
// \inst8|polling_counter[29]~59COUT1_137  = CARRY(((!\inst8|polling_counter[28]~57COUT1_135 )) # (!\inst8|polling_counter [29]))

	.clk(\clk~combout ),
	.dataa(\inst8|polling_counter [29]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|polling_counter[23]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|polling_counter[25]~51 ),
	.cin0(\inst8|polling_counter[28]~57 ),
	.cin1(\inst8|polling_counter[28]~57COUT1_135 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|polling_counter [29]),
	.cout(),
	.cout0(\inst8|polling_counter[29]~59 ),
	.cout1(\inst8|polling_counter[29]~59COUT1_137 ));
// synopsys translate_off
defparam \inst8|polling_counter[29] .cin0_used = "true";
defparam \inst8|polling_counter[29] .cin1_used = "true";
defparam \inst8|polling_counter[29] .cin_used = "true";
defparam \inst8|polling_counter[29] .lut_mask = "5a5f";
defparam \inst8|polling_counter[29] .operation_mode = "arithmetic";
defparam \inst8|polling_counter[29] .output_mode = "reg_only";
defparam \inst8|polling_counter[29] .register_cascade_mode = "off";
defparam \inst8|polling_counter[29] .sum_lutc_input = "cin";
defparam \inst8|polling_counter[29] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N4
maxv_lcell \inst8|polling_counter[30] (
// Equation(s):
// \inst8|polling_counter [30] = DFFEAS(\inst8|polling_counter [30] $ ((((!(!\inst8|polling_counter[25]~51  & \inst8|polling_counter[29]~59 ) # (\inst8|polling_counter[25]~51  & \inst8|polling_counter[29]~59COUT1_137 ))))), GLOBAL(\clk~combout ), VCC, , , , 
// , \inst8|polling_counter[23]~64 , )
// \inst8|polling_counter[30]~61  = CARRY((\inst8|polling_counter [30] & ((!\inst8|polling_counter[29]~59COUT1_137 ))))

	.clk(\clk~combout ),
	.dataa(\inst8|polling_counter [30]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|polling_counter[23]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|polling_counter[25]~51 ),
	.cin0(\inst8|polling_counter[29]~59 ),
	.cin1(\inst8|polling_counter[29]~59COUT1_137 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|polling_counter [30]),
	.cout(\inst8|polling_counter[30]~61 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|polling_counter[30] .cin0_used = "true";
defparam \inst8|polling_counter[30] .cin1_used = "true";
defparam \inst8|polling_counter[30] .cin_used = "true";
defparam \inst8|polling_counter[30] .lut_mask = "a50a";
defparam \inst8|polling_counter[30] .operation_mode = "arithmetic";
defparam \inst8|polling_counter[30] .output_mode = "reg_only";
defparam \inst8|polling_counter[30] .register_cascade_mode = "off";
defparam \inst8|polling_counter[30] .sum_lutc_input = "cin";
defparam \inst8|polling_counter[30] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N5
maxv_lcell \inst8|polling_counter[31] (
// Equation(s):
// \inst8|polling_counter [31] = DFFEAS(\inst8|polling_counter [31] $ ((((\inst8|polling_counter[30]~61 )))), GLOBAL(\clk~combout ), VCC, , , , , \inst8|polling_counter[23]~64 , )

	.clk(\clk~combout ),
	.dataa(\inst8|polling_counter [31]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst8|polling_counter[23]~64 ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst8|polling_counter[30]~61 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|polling_counter [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|polling_counter[31] .cin_used = "true";
defparam \inst8|polling_counter[31] .lut_mask = "5a5a";
defparam \inst8|polling_counter[31] .operation_mode = "normal";
defparam \inst8|polling_counter[31] .output_mode = "reg_only";
defparam \inst8|polling_counter[31] .register_cascade_mode = "off";
defparam \inst8|polling_counter[31] .sum_lutc_input = "cin";
defparam \inst8|polling_counter[31] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N9
maxv_lcell \inst8|Equal0~9 (
// Equation(s):
// \inst8|Equal0~9_combout  = (!\inst8|polling_counter [31] & (!\inst8|polling_counter [28] & (!\inst8|polling_counter [30] & !\inst8|polling_counter [29])))

	.clk(gnd),
	.dataa(\inst8|polling_counter [31]),
	.datab(\inst8|polling_counter [28]),
	.datac(\inst8|polling_counter [30]),
	.datad(\inst8|polling_counter [29]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|Equal0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|Equal0~9 .lut_mask = "0001";
defparam \inst8|Equal0~9 .operation_mode = "normal";
defparam \inst8|Equal0~9 .output_mode = "comb_only";
defparam \inst8|Equal0~9 .register_cascade_mode = "off";
defparam \inst8|Equal0~9 .sum_lutc_input = "datac";
defparam \inst8|Equal0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N9
maxv_lcell \inst8|Output_select[1] (
// Equation(s):
// \inst8|Output_select [1] = DFFEAS(((!\inst8|Output_select [1] & ((!\inst8|Output_select [0])))), GLOBAL(\clk~combout ), VCC, , \inst8|change_output~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|Output_select [1]),
	.datac(vcc),
	.datad(\inst8|Output_select [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|change_output~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|Output_select [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|Output_select[1] .lut_mask = "0033";
defparam \inst8|Output_select[1] .operation_mode = "normal";
defparam \inst8|Output_select[1] .output_mode = "reg_only";
defparam \inst8|Output_select[1] .register_cascade_mode = "off";
defparam \inst8|Output_select[1] .sum_lutc_input = "datac";
defparam \inst8|Output_select[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N2
maxv_lcell \inst8|Output_select[0] (
// Equation(s):
// \inst8|Output_select [0] = DFFEAS((((\inst8|Output_select [1]) # (!\inst8|Output_select [0]))), GLOBAL(\clk~combout ), VCC, , \inst8|change_output~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|Output_select [0]),
	.datad(\inst8|Output_select [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst8|change_output~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|Output_select [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|Output_select[0] .lut_mask = "ff0f";
defparam \inst8|Output_select[0] .operation_mode = "normal";
defparam \inst8|Output_select[0] .output_mode = "reg_only";
defparam \inst8|Output_select[0] .register_cascade_mode = "off";
defparam \inst8|Output_select[0] .sum_lutc_input = "datac";
defparam \inst8|Output_select[0] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \rx~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rx~combout ),
	.padio(rx));
// synopsys translate_off
defparam \rx~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X11_Y3_N3
maxv_lcell \inst2|data_low (
// Equation(s):
// \inst2|data_low~regout  = DFFEAS((((!\rx~combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rx~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|data_low~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|data_low .lut_mask = "00ff";
defparam \inst2|data_low .operation_mode = "normal";
defparam \inst2|data_low .output_mode = "reg_only";
defparam \inst2|data_low .register_cascade_mode = "off";
defparam \inst2|data_low .sum_lutc_input = "datac";
defparam \inst2|data_low .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N1
maxv_lcell \inst2|ncount~2 (
// Equation(s):
// \inst2|ncount~2_combout  = (\inst2|data_low~regout  & (\inst2|CS.idle~regout  & ((!\inst2|CS.start~regout ) # (!\inst2|start_cap~regout )))) # (!\inst2|data_low~regout  & (((!\inst2|CS.start~regout ) # (!\inst2|start_cap~regout ))))

	.clk(gnd),
	.dataa(\inst2|data_low~regout ),
	.datab(\inst2|CS.idle~regout ),
	.datac(\inst2|start_cap~regout ),
	.datad(\inst2|CS.start~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|ncount~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|ncount~2 .lut_mask = "0ddd";
defparam \inst2|ncount~2 .operation_mode = "normal";
defparam \inst2|ncount~2 .output_mode = "comb_only";
defparam \inst2|ncount~2 .register_cascade_mode = "off";
defparam \inst2|ncount~2 .sum_lutc_input = "datac";
defparam \inst2|ncount~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N8
maxv_lcell \inst2|ncount[3]~4 (
// Equation(s):
// \inst2|ncount[3]~4_combout  = ((\inst2|pcap~regout  & (!\inst2|ncap~regout  & \inst2|CS.data~regout ))) # (!\inst2|ncount~2_combout )

	.clk(gnd),
	.dataa(\inst2|pcap~regout ),
	.datab(\inst2|ncap~regout ),
	.datac(\inst2|CS.data~regout ),
	.datad(\inst2|ncount~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|ncount[3]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|ncount[3]~4 .lut_mask = "20ff";
defparam \inst2|ncount[3]~4 .operation_mode = "normal";
defparam \inst2|ncount[3]~4 .output_mode = "comb_only";
defparam \inst2|ncount[3]~4 .register_cascade_mode = "off";
defparam \inst2|ncount[3]~4 .sum_lutc_input = "datac";
defparam \inst2|ncount[3]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N9
maxv_lcell \inst2|ncount[0] (
// Equation(s):
// \inst2|ncount [0] = DFFEAS(((\inst2|ncount~2_combout  & ((!\inst2|ncount [0])))), GLOBAL(\clk~combout ), VCC, , \inst2|ncount[3]~4_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst2|ncount~2_combout ),
	.datac(vcc),
	.datad(\inst2|ncount [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|ncount[3]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|ncount [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|ncount[0] .lut_mask = "00cc";
defparam \inst2|ncount[0] .operation_mode = "normal";
defparam \inst2|ncount[0] .output_mode = "reg_only";
defparam \inst2|ncount[0] .register_cascade_mode = "off";
defparam \inst2|ncount[0] .sum_lutc_input = "datac";
defparam \inst2|ncount[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N5
maxv_lcell \inst2|ncount[1] (
// Equation(s):
// \inst2|ncount [1] = DFFEAS(((\inst2|ncount~2_combout  & (\inst2|ncount [0] $ (\inst2|ncount [1])))), GLOBAL(\clk~combout ), VCC, , \inst2|ncount[3]~4_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst2|ncount [0]),
	.datac(\inst2|ncount [1]),
	.datad(\inst2|ncount~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|ncount[3]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|ncount [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|ncount[1] .lut_mask = "3c00";
defparam \inst2|ncount[1] .operation_mode = "normal";
defparam \inst2|ncount[1] .output_mode = "reg_only";
defparam \inst2|ncount[1] .register_cascade_mode = "off";
defparam \inst2|ncount[1] .sum_lutc_input = "datac";
defparam \inst2|ncount[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N2
maxv_lcell \inst2|ncount[2] (
// Equation(s):
// \inst2|ncount [2] = DFFEAS((\inst2|ncount~2_combout  & (\inst2|ncount [2] $ (((\inst2|ncount [1] & \inst2|ncount [0]))))), GLOBAL(\clk~combout ), VCC, , \inst2|ncount[3]~4_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\inst2|ncount [1]),
	.datab(\inst2|ncount [2]),
	.datac(\inst2|ncount~2_combout ),
	.datad(\inst2|ncount [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|ncount[3]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|ncount [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|ncount[2] .lut_mask = "60c0";
defparam \inst2|ncount[2] .operation_mode = "normal";
defparam \inst2|ncount[2] .output_mode = "reg_only";
defparam \inst2|ncount[2] .register_cascade_mode = "off";
defparam \inst2|ncount[2] .sum_lutc_input = "datac";
defparam \inst2|ncount[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N6
maxv_lcell \inst2|Add1~0 (
// Equation(s):
// \inst2|Add1~0_combout  = (((\inst2|ncount [1] & \inst2|ncount [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|ncount [1]),
	.datad(\inst2|ncount [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|Add1~0 .lut_mask = "f000";
defparam \inst2|Add1~0 .operation_mode = "normal";
defparam \inst2|Add1~0 .output_mode = "comb_only";
defparam \inst2|Add1~0 .register_cascade_mode = "off";
defparam \inst2|Add1~0 .sum_lutc_input = "datac";
defparam \inst2|Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N7
maxv_lcell \inst2|ncount[3] (
// Equation(s):
// \inst2|ncount [3] = DFFEAS((\inst2|ncount~2_combout  & (\inst2|ncount [3] $ (((\inst2|ncount [2] & \inst2|Add1~0_combout ))))), GLOBAL(\clk~combout ), VCC, , \inst2|ncount[3]~4_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\inst2|ncount [3]),
	.datab(\inst2|ncount~2_combout ),
	.datac(\inst2|ncount [2]),
	.datad(\inst2|Add1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|ncount[3]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|ncount [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|ncount[3] .lut_mask = "4888";
defparam \inst2|ncount[3] .operation_mode = "normal";
defparam \inst2|ncount[3] .output_mode = "reg_only";
defparam \inst2|ncount[3] .register_cascade_mode = "off";
defparam \inst2|ncount[3] .sum_lutc_input = "datac";
defparam \inst2|ncount[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N4
maxv_lcell \inst2|ncap (
// Equation(s):
// \inst2|ncap~regout  = DFFEAS((\inst2|ncount [3] & (!\inst2|ncount [2] & (!\inst2|ncount [1] & !\inst2|ncount [0]))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst2|ncount [3]),
	.datab(\inst2|ncount [2]),
	.datac(\inst2|ncount [1]),
	.datad(\inst2|ncount [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|ncap~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|ncap .lut_mask = "0002";
defparam \inst2|ncap .operation_mode = "normal";
defparam \inst2|ncap .output_mode = "reg_only";
defparam \inst2|ncap .register_cascade_mode = "off";
defparam \inst2|ncap .sum_lutc_input = "datac";
defparam \inst2|ncap .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N4
maxv_lcell \inst2|CS.stop (
// Equation(s):
// \inst2|CS.stop~regout  = DFFEAS((\inst2|CS.data~regout  & ((\inst2|ncap~regout ) # ((\inst2|CS.stop~regout  & !\inst2|pcap~regout )))) # (!\inst2|CS.data~regout  & (\inst2|CS.stop~regout  & ((!\inst2|pcap~regout )))), GLOBAL(\clk~combout ), VCC, , , , , , 
// )

	.clk(\clk~combout ),
	.dataa(\inst2|CS.data~regout ),
	.datab(\inst2|CS.stop~regout ),
	.datac(\inst2|ncap~regout ),
	.datad(\inst2|pcap~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|CS.stop~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|CS.stop .lut_mask = "a0ec";
defparam \inst2|CS.stop .operation_mode = "normal";
defparam \inst2|CS.stop .output_mode = "reg_only";
defparam \inst2|CS.stop .register_cascade_mode = "off";
defparam \inst2|CS.stop .sum_lutc_input = "datac";
defparam \inst2|CS.stop .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y3_N0
maxv_lcell \inst2|CS.idle (
// Equation(s):
// \inst2|CS.idle~regout  = DFFEAS((\inst2|pcap~regout  & (!\inst2|CS.stop~regout  & ((\inst2|CS.idle~regout ) # (\inst2|data_low~regout )))) # (!\inst2|pcap~regout  & ((\inst2|CS.idle~regout ) # ((\inst2|data_low~regout )))), GLOBAL(\clk~combout ), VCC, , , 
// , , , )

	.clk(\clk~combout ),
	.dataa(\inst2|pcap~regout ),
	.datab(\inst2|CS.idle~regout ),
	.datac(\inst2|data_low~regout ),
	.datad(\inst2|CS.stop~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|CS.idle~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|CS.idle .lut_mask = "54fc";
defparam \inst2|CS.idle .operation_mode = "normal";
defparam \inst2|CS.idle .output_mode = "reg_only";
defparam \inst2|CS.idle .register_cascade_mode = "off";
defparam \inst2|CS.idle .sum_lutc_input = "datac";
defparam \inst2|CS.idle .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N4
maxv_lcell \inst2|CS.start (
// Equation(s):
// \inst2|CS.start~regout  = DFFEAS((\inst2|CS.idle~regout  & (!\inst2|start_cap~regout  & (\inst2|CS.start~regout ))) # (!\inst2|CS.idle~regout  & ((\inst2|data_low~regout ) # ((!\inst2|start_cap~regout  & \inst2|CS.start~regout )))), GLOBAL(\clk~combout ), 
// VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst2|CS.idle~regout ),
	.datab(\inst2|start_cap~regout ),
	.datac(\inst2|CS.start~regout ),
	.datad(\inst2|data_low~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|CS.start~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|CS.start .lut_mask = "7530";
defparam \inst2|CS.start .operation_mode = "normal";
defparam \inst2|CS.start .output_mode = "reg_only";
defparam \inst2|CS.start .register_cascade_mode = "off";
defparam \inst2|CS.start .sum_lutc_input = "datac";
defparam \inst2|CS.start .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N8
maxv_lcell \inst2|Selector5~0 (
// Equation(s):
// \inst2|Selector5~0_combout  = (\inst2|start_cap~regout  & ((\inst2|CS.start~regout ) # ((\inst2|CS.data~regout  & \inst2|pcap~regout )))) # (!\inst2|start_cap~regout  & (\inst2|CS.data~regout  & (\inst2|pcap~regout )))

	.clk(gnd),
	.dataa(\inst2|start_cap~regout ),
	.datab(\inst2|CS.data~regout ),
	.datac(\inst2|pcap~regout ),
	.datad(\inst2|CS.start~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|Selector5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|Selector5~0 .lut_mask = "eac0";
defparam \inst2|Selector5~0 .operation_mode = "normal";
defparam \inst2|Selector5~0 .output_mode = "comb_only";
defparam \inst2|Selector5~0 .register_cascade_mode = "off";
defparam \inst2|Selector5~0 .sum_lutc_input = "datac";
defparam \inst2|Selector5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N0
maxv_lcell \inst2|pcount[0] (
// Equation(s):
// \inst2|pcount [0] = DFFEAS(((\inst2|pcount [0] $ (\inst2|Selector6~1_combout ))), GLOBAL(\clk~combout ), !GLOBAL(\inst2|Selector5~0_combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|pcount [0]),
	.datad(\inst2|Selector6~1_combout ),
	.aclr(\inst2|Selector5~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|pcount [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|pcount[0] .lut_mask = "0ff0";
defparam \inst2|pcount[0] .operation_mode = "normal";
defparam \inst2|pcount[0] .output_mode = "reg_only";
defparam \inst2|pcount[0] .register_cascade_mode = "off";
defparam \inst2|pcount[0] .sum_lutc_input = "datac";
defparam \inst2|pcount[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N9
maxv_lcell \inst2|pcount[1] (
// Equation(s):
// \inst2|pcount [1] = DFFEAS((\inst2|pcount [1] $ (((!\inst2|pcount [0] & \inst2|Selector6~1_combout )))), GLOBAL(\clk~combout ), !GLOBAL(\inst2|Selector5~0_combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst2|pcount [1]),
	.datac(\inst2|pcount [0]),
	.datad(\inst2|Selector6~1_combout ),
	.aclr(\inst2|Selector5~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|pcount [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|pcount[1] .lut_mask = "c3cc";
defparam \inst2|pcount[1] .operation_mode = "normal";
defparam \inst2|pcount[1] .output_mode = "reg_only";
defparam \inst2|pcount[1] .register_cascade_mode = "off";
defparam \inst2|pcount[1] .sum_lutc_input = "datac";
defparam \inst2|pcount[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N7
maxv_lcell \inst2|pcount[2] (
// Equation(s):
// \inst2|pcount [2] = DFFEAS(\inst2|pcount [2] $ (((!\inst2|pcount [0] & (\inst2|Selector6~1_combout  & \inst2|pcount [1])))), GLOBAL(\clk~combout ), !GLOBAL(\inst2|Selector5~0_combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst2|pcount [0]),
	.datab(\inst2|pcount [2]),
	.datac(\inst2|Selector6~1_combout ),
	.datad(\inst2|pcount [1]),
	.aclr(\inst2|Selector5~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|pcount [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|pcount[2] .lut_mask = "9ccc";
defparam \inst2|pcount[2] .operation_mode = "normal";
defparam \inst2|pcount[2] .output_mode = "reg_only";
defparam \inst2|pcount[2] .register_cascade_mode = "off";
defparam \inst2|pcount[2] .sum_lutc_input = "datac";
defparam \inst2|pcount[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N5
maxv_lcell \inst2|pcap (
// Equation(s):
// \inst2|pcap~regout  = DFFEAS((\inst2|pcount [3] & (\inst2|pcount [2] & (!\inst2|pcount [0] & \inst2|pcount [1]))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst2|pcount [3]),
	.datab(\inst2|pcount [2]),
	.datac(\inst2|pcount [0]),
	.datad(\inst2|pcount [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|pcap~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|pcap .lut_mask = "0800";
defparam \inst2|pcap .operation_mode = "normal";
defparam \inst2|pcap .output_mode = "reg_only";
defparam \inst2|pcap .register_cascade_mode = "off";
defparam \inst2|pcap .sum_lutc_input = "datac";
defparam \inst2|pcap .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N1
maxv_lcell \inst2|Selector6~0 (
// Equation(s):
// \inst2|Selector6~0_combout  = (((\inst2|CS.start~regout  & !\inst2|start_cap~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|CS.start~regout ),
	.datad(\inst2|start_cap~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|Selector6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|Selector6~0 .lut_mask = "00f0";
defparam \inst2|Selector6~0 .operation_mode = "normal";
defparam \inst2|Selector6~0 .output_mode = "comb_only";
defparam \inst2|Selector6~0 .register_cascade_mode = "off";
defparam \inst2|Selector6~0 .sum_lutc_input = "datac";
defparam \inst2|Selector6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N2
maxv_lcell \inst2|Selector6~1 (
// Equation(s):
// \inst2|Selector6~1_combout  = (\inst2|Selector6~0_combout ) # ((!\inst2|pcap~regout  & ((\inst2|CS.stop~regout ) # (\inst2|CS.data~regout ))))

	.clk(gnd),
	.dataa(\inst2|pcap~regout ),
	.datab(\inst2|CS.stop~regout ),
	.datac(\inst2|CS.data~regout ),
	.datad(\inst2|Selector6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|Selector6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|Selector6~1 .lut_mask = "ff54";
defparam \inst2|Selector6~1 .operation_mode = "normal";
defparam \inst2|Selector6~1 .output_mode = "comb_only";
defparam \inst2|Selector6~1 .register_cascade_mode = "off";
defparam \inst2|Selector6~1 .sum_lutc_input = "datac";
defparam \inst2|Selector6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N6
maxv_lcell \inst2|Equal0~0 (
// Equation(s):
// \inst2|Equal0~0_combout  = ((\inst2|pcount [1] & (!\inst2|pcount [0] & \inst2|pcount [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst2|pcount [1]),
	.datac(\inst2|pcount [0]),
	.datad(\inst2|pcount [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|Equal0~0 .lut_mask = "0c00";
defparam \inst2|Equal0~0 .operation_mode = "normal";
defparam \inst2|Equal0~0 .output_mode = "comb_only";
defparam \inst2|Equal0~0 .register_cascade_mode = "off";
defparam \inst2|Equal0~0 .sum_lutc_input = "datac";
defparam \inst2|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N3
maxv_lcell \inst2|pcount[3] (
// Equation(s):
// \inst2|pcount [3] = DFFEAS(\inst2|pcount [3] $ ((((\inst2|Selector6~1_combout  & \inst2|Equal0~0_combout )))), GLOBAL(\clk~combout ), !GLOBAL(\inst2|Selector5~0_combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst2|pcount [3]),
	.datab(vcc),
	.datac(\inst2|Selector6~1_combout ),
	.datad(\inst2|Equal0~0_combout ),
	.aclr(\inst2|Selector5~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|pcount [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|pcount[3] .lut_mask = "5aaa";
defparam \inst2|pcount[3] .operation_mode = "normal";
defparam \inst2|pcount[3] .output_mode = "reg_only";
defparam \inst2|pcount[3] .register_cascade_mode = "off";
defparam \inst2|pcount[3] .sum_lutc_input = "datac";
defparam \inst2|pcount[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N6
maxv_lcell \inst2|start_cap (
// Equation(s):
// \inst2|start_cap~regout  = DFFEAS((!\inst2|pcount [3] & (\inst2|pcount [2] & (!\inst2|pcount [0] & \inst2|pcount [1]))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst2|pcount [3]),
	.datab(\inst2|pcount [2]),
	.datac(\inst2|pcount [0]),
	.datad(\inst2|pcount [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|start_cap~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|start_cap .lut_mask = "0400";
defparam \inst2|start_cap .operation_mode = "normal";
defparam \inst2|start_cap .output_mode = "reg_only";
defparam \inst2|start_cap .register_cascade_mode = "off";
defparam \inst2|start_cap .sum_lutc_input = "datac";
defparam \inst2|start_cap .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N9
maxv_lcell \inst2|CS.data (
// Equation(s):
// \inst2|CS.data~regout  = DFFEAS((\inst2|start_cap~regout  & ((\inst2|CS.start~regout ) # ((\inst2|CS.data~regout  & !\inst2|ncap~regout )))) # (!\inst2|start_cap~regout  & (\inst2|CS.data~regout  & ((!\inst2|ncap~regout )))), GLOBAL(\clk~combout ), VCC, , 
// , , , , )

	.clk(\clk~combout ),
	.dataa(\inst2|start_cap~regout ),
	.datab(\inst2|CS.data~regout ),
	.datac(\inst2|CS.start~regout ),
	.datad(\inst2|ncap~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|CS.data~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|CS.data .lut_mask = "a0ec";
defparam \inst2|CS.data .operation_mode = "normal";
defparam \inst2|CS.data .output_mode = "reg_only";
defparam \inst2|CS.data .register_cascade_mode = "off";
defparam \inst2|CS.data .sum_lutc_input = "datac";
defparam \inst2|CS.data .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N7
maxv_lcell \inst2|shift~0 (
// Equation(s):
// \inst2|shift~0_combout  = (((\inst2|CS.data~regout  & \inst2|pcap~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|CS.data~regout ),
	.datad(\inst2|pcap~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|shift~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|shift~0 .lut_mask = "f000";
defparam \inst2|shift~0 .operation_mode = "normal";
defparam \inst2|shift~0 .output_mode = "comb_only";
defparam \inst2|shift~0 .register_cascade_mode = "off";
defparam \inst2|shift~0 .sum_lutc_input = "datac";
defparam \inst2|shift~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N6
maxv_lcell \inst2|shift_reg[7] (
// Equation(s):
// \inst2|shift_reg [7] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst2|shift~0_combout , \rx~combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rx~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|shift~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|shift_reg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|shift_reg[7] .lut_mask = "0000";
defparam \inst2|shift_reg[7] .operation_mode = "normal";
defparam \inst2|shift_reg[7] .output_mode = "reg_only";
defparam \inst2|shift_reg[7] .register_cascade_mode = "off";
defparam \inst2|shift_reg[7] .sum_lutc_input = "datac";
defparam \inst2|shift_reg[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N5
maxv_lcell \inst2|shift_reg[6] (
// Equation(s):
// \inst2|shift_reg [6] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst2|shift~0_combout , \inst2|shift_reg [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|shift_reg [7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|shift~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|shift_reg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|shift_reg[6] .lut_mask = "0000";
defparam \inst2|shift_reg[6] .operation_mode = "normal";
defparam \inst2|shift_reg[6] .output_mode = "reg_only";
defparam \inst2|shift_reg[6] .register_cascade_mode = "off";
defparam \inst2|shift_reg[6] .sum_lutc_input = "datac";
defparam \inst2|shift_reg[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N1
maxv_lcell \inst2|shift_reg[5] (
// Equation(s):
// \inst2|shift_reg [5] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst2|shift~0_combout , \inst2|shift_reg [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|shift_reg [6]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|shift~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|shift_reg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|shift_reg[5] .lut_mask = "0000";
defparam \inst2|shift_reg[5] .operation_mode = "normal";
defparam \inst2|shift_reg[5] .output_mode = "reg_only";
defparam \inst2|shift_reg[5] .register_cascade_mode = "off";
defparam \inst2|shift_reg[5] .sum_lutc_input = "datac";
defparam \inst2|shift_reg[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N4
maxv_lcell \inst2|shift_reg[4] (
// Equation(s):
// \inst2|shift_reg [4] = DFFEAS((((\inst2|shift_reg [5]))), GLOBAL(\clk~combout ), VCC, , \inst2|shift~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|shift_reg [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|shift~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|shift_reg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|shift_reg[4] .lut_mask = "ff00";
defparam \inst2|shift_reg[4] .operation_mode = "normal";
defparam \inst2|shift_reg[4] .output_mode = "reg_only";
defparam \inst2|shift_reg[4] .register_cascade_mode = "off";
defparam \inst2|shift_reg[4] .sum_lutc_input = "datac";
defparam \inst2|shift_reg[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N0
maxv_lcell \inst2|shift_reg[3] (
// Equation(s):
// \inst2|shift_reg [3] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst2|shift~0_combout , \inst2|shift_reg [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|shift_reg [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|shift~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|shift_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|shift_reg[3] .lut_mask = "0000";
defparam \inst2|shift_reg[3] .operation_mode = "normal";
defparam \inst2|shift_reg[3] .output_mode = "reg_only";
defparam \inst2|shift_reg[3] .register_cascade_mode = "off";
defparam \inst2|shift_reg[3] .sum_lutc_input = "datac";
defparam \inst2|shift_reg[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N8
maxv_lcell \inst2|shift_out~0 (
// Equation(s):
// \inst2|shift_out~0_combout  = (((\inst2|pcap~regout ) # (!\inst2|CS.stop~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|CS.stop~regout ),
	.datad(\inst2|pcap~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|shift_out~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|shift_out~0 .lut_mask = "ff0f";
defparam \inst2|shift_out~0 .operation_mode = "normal";
defparam \inst2|shift_out~0 .output_mode = "comb_only";
defparam \inst2|shift_out~0 .register_cascade_mode = "off";
defparam \inst2|shift_out~0 .sum_lutc_input = "datac";
defparam \inst2|shift_out~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N2
maxv_lcell \inst2|shift_reg_out[6] (
// Equation(s):
// \inst2|shift_reg_out [6] = ((GLOBAL(\inst2|shift_out~0_combout ) & ((\inst2|shift_reg_out [6]))) # (!GLOBAL(\inst2|shift_out~0_combout ) & (\inst2|shift_reg [6])))

	.clk(gnd),
	.dataa(\inst2|shift_reg [6]),
	.datab(vcc),
	.datac(\inst2|shift_out~0_combout ),
	.datad(\inst2|shift_reg_out [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|shift_reg_out [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|shift_reg_out[6] .lut_mask = "fa0a";
defparam \inst2|shift_reg_out[6] .operation_mode = "normal";
defparam \inst2|shift_reg_out[6] .output_mode = "comb_only";
defparam \inst2|shift_reg_out[6] .register_cascade_mode = "off";
defparam \inst2|shift_reg_out[6] .sum_lutc_input = "datac";
defparam \inst2|shift_reg_out[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N9
maxv_lcell \inst2|shift_reg_out[7] (
// Equation(s):
// \inst2|shift_reg_out [7] = ((GLOBAL(\inst2|shift_out~0_combout ) & ((\inst2|shift_reg_out [7]))) # (!GLOBAL(\inst2|shift_out~0_combout ) & (\inst2|shift_reg [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst2|shift_reg [7]),
	.datac(\inst2|shift_out~0_combout ),
	.datad(\inst2|shift_reg_out [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|shift_reg_out [7]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|shift_reg_out[7] .lut_mask = "fc0c";
defparam \inst2|shift_reg_out[7] .operation_mode = "normal";
defparam \inst2|shift_reg_out[7] .output_mode = "comb_only";
defparam \inst2|shift_reg_out[7] .register_cascade_mode = "off";
defparam \inst2|shift_reg_out[7] .sum_lutc_input = "datac";
defparam \inst2|shift_reg_out[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N3
maxv_lcell \inst3|Mux14~0 (
// Equation(s):
// \inst3|Mux14~0_combout  = (((\inst2|shift_reg_out [6] & !\inst2|shift_reg_out [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|shift_reg_out [6]),
	.datad(\inst2|shift_reg_out [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst3|Mux14~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|Mux14~0 .lut_mask = "00f0";
defparam \inst3|Mux14~0 .operation_mode = "normal";
defparam \inst3|Mux14~0 .output_mode = "comb_only";
defparam \inst3|Mux14~0 .register_cascade_mode = "off";
defparam \inst3|Mux14~0 .sum_lutc_input = "datac";
defparam \inst3|Mux14~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N1
maxv_lcell \inst3|DataOutCurrent[3] (
// Equation(s):
// \inst2|shift_reg_out [3] = ((GLOBAL(\inst2|shift_out~0_combout ) & ((\inst2|shift_reg_out [3]))) # (!GLOBAL(\inst2|shift_out~0_combout ) & (\inst2|shift_reg [3])))
// \inst3|DataOutCurrent [3] = DFFEAS(\inst2|shift_reg_out [3], GLOBAL(\clk~combout ), VCC, , \inst3|Mux14~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst2|shift_reg [3]),
	.datac(\inst2|shift_out~0_combout ),
	.datad(\inst2|shift_reg_out [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|Mux14~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|shift_reg_out [3]),
	.regout(\inst3|DataOutCurrent [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|DataOutCurrent[3] .lut_mask = "fc0c";
defparam \inst3|DataOutCurrent[3] .operation_mode = "normal";
defparam \inst3|DataOutCurrent[3] .output_mode = "reg_and_comb";
defparam \inst3|DataOutCurrent[3] .register_cascade_mode = "off";
defparam \inst3|DataOutCurrent[3] .sum_lutc_input = "datac";
defparam \inst3|DataOutCurrent[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N8
maxv_lcell \inst3|Mux14~2 (
// Equation(s):
// \inst3|Mux14~2_combout  = (((\inst2|shift_reg_out [6] & \inst2|shift_reg_out [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|shift_reg_out [6]),
	.datad(\inst2|shift_reg_out [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst3|Mux14~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|Mux14~2 .lut_mask = "f000";
defparam \inst3|Mux14~2 .operation_mode = "normal";
defparam \inst3|Mux14~2 .output_mode = "comb_only";
defparam \inst3|Mux14~2 .register_cascade_mode = "off";
defparam \inst3|Mux14~2 .sum_lutc_input = "datac";
defparam \inst3|Mux14~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N2
maxv_lcell \inst3|DataOutExtra[3] (
// Equation(s):
// \inst3|DataOutExtra [3] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst3|Mux14~2_combout , \inst2|shift_reg_out [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|shift_reg_out [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|Mux14~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|DataOutExtra [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|DataOutExtra[3] .lut_mask = "0000";
defparam \inst3|DataOutExtra[3] .operation_mode = "normal";
defparam \inst3|DataOutExtra[3] .output_mode = "reg_only";
defparam \inst3|DataOutExtra[3] .register_cascade_mode = "off";
defparam \inst3|DataOutExtra[3] .sum_lutc_input = "datac";
defparam \inst3|DataOutExtra[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxv_lcell \inst2|shift_reg_out[4] (
// Equation(s):
// \inst2|shift_reg_out [4] = ((GLOBAL(\inst2|shift_out~0_combout ) & ((\inst2|shift_reg_out [4]))) # (!GLOBAL(\inst2|shift_out~0_combout ) & (\inst2|shift_reg [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst2|shift_reg [4]),
	.datac(\inst2|shift_out~0_combout ),
	.datad(\inst2|shift_reg_out [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|shift_reg_out [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|shift_reg_out[4] .lut_mask = "fc0c";
defparam \inst2|shift_reg_out[4] .operation_mode = "normal";
defparam \inst2|shift_reg_out[4] .output_mode = "comb_only";
defparam \inst2|shift_reg_out[4] .register_cascade_mode = "off";
defparam \inst2|shift_reg_out[4] .sum_lutc_input = "datac";
defparam \inst2|shift_reg_out[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N5
maxv_lcell \inst3|DataOutExtra[4] (
// Equation(s):
// \inst7|Mux4~0  = (((D1_DataOutExtra[4] & \inst3|DataOutExtra [5])))
// \inst3|DataOutExtra [4] = DFFEAS(\inst7|Mux4~0 , GLOBAL(\clk~combout ), VCC, , \inst3|Mux14~2_combout , \inst2|shift_reg_out [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|shift_reg_out [4]),
	.datad(\inst3|DataOutExtra [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|Mux14~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst7|Mux4~0 ),
	.regout(\inst3|DataOutExtra [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|DataOutExtra[4] .lut_mask = "f000";
defparam \inst3|DataOutExtra[4] .operation_mode = "normal";
defparam \inst3|DataOutExtra[4] .output_mode = "reg_and_comb";
defparam \inst3|DataOutExtra[4] .register_cascade_mode = "off";
defparam \inst3|DataOutExtra[4] .sum_lutc_input = "qfbk";
defparam \inst3|DataOutExtra[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N3
maxv_lcell \inst2|shift_reg_out[5] (
// Equation(s):
// \inst2|shift_reg_out [5] = ((GLOBAL(\inst2|shift_out~0_combout ) & ((\inst2|shift_reg_out [5]))) # (!GLOBAL(\inst2|shift_out~0_combout ) & (\inst2|shift_reg [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst2|shift_reg [5]),
	.datac(\inst2|shift_out~0_combout ),
	.datad(\inst2|shift_reg_out [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|shift_reg_out [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|shift_reg_out[5] .lut_mask = "fc0c";
defparam \inst2|shift_reg_out[5] .operation_mode = "normal";
defparam \inst2|shift_reg_out[5] .output_mode = "comb_only";
defparam \inst2|shift_reg_out[5] .register_cascade_mode = "off";
defparam \inst2|shift_reg_out[5] .sum_lutc_input = "datac";
defparam \inst2|shift_reg_out[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N8
maxv_lcell \inst3|DataOutExtra[5] (
// Equation(s):
// \inst7|Mux4~1  = (!\inst3|DataOutExtra [4] & (((D1_DataOutExtra[5]))))
// \inst3|DataOutExtra [5] = DFFEAS(\inst7|Mux4~1 , GLOBAL(\clk~combout ), VCC, , \inst3|Mux14~2_combout , \inst2|shift_reg_out [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst3|DataOutExtra [4]),
	.datab(vcc),
	.datac(\inst2|shift_reg_out [5]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|Mux14~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst7|Mux4~1 ),
	.regout(\inst3|DataOutExtra [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|DataOutExtra[5] .lut_mask = "5050";
defparam \inst3|DataOutExtra[5] .operation_mode = "normal";
defparam \inst3|DataOutExtra[5] .output_mode = "reg_and_comb";
defparam \inst3|DataOutExtra[5] .register_cascade_mode = "off";
defparam \inst3|DataOutExtra[5] .sum_lutc_input = "qfbk";
defparam \inst3|DataOutExtra[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N1
maxv_lcell \inst7|DataOut[15] (
// Equation(s):
// \inst7|DataOut [15] = DFFEAS((((\inst3|DataOutExtra [3]))), GLOBAL(\clk~combout ), VCC, , \inst7|Mux4~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst3|DataOutExtra [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|Mux4~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst7|DataOut [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst7|DataOut[15] .lut_mask = "ff00";
defparam \inst7|DataOut[15] .operation_mode = "normal";
defparam \inst7|DataOut[15] .output_mode = "reg_only";
defparam \inst7|DataOut[15] .register_cascade_mode = "off";
defparam \inst7|DataOut[15] .sum_lutc_input = "datac";
defparam \inst7|DataOut[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxv_lcell \inst3|Mux2~0 (
// Equation(s):
// \inst3|Mux2~0_combout  = (((!\inst2|shift_reg_out [6] & !\inst2|shift_reg_out [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|shift_reg_out [6]),
	.datad(\inst2|shift_reg_out [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst3|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|Mux2~0 .lut_mask = "000f";
defparam \inst3|Mux2~0 .operation_mode = "normal";
defparam \inst3|Mux2~0 .output_mode = "comb_only";
defparam \inst3|Mux2~0 .register_cascade_mode = "off";
defparam \inst3|Mux2~0 .sum_lutc_input = "datac";
defparam \inst3|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N9
maxv_lcell \inst3|DataOutVoltage[3] (
// Equation(s):
// \inst3|DataOutVoltage [3] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst3|Mux2~0_combout , \inst2|shift_reg_out [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|shift_reg_out [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|Mux2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|DataOutVoltage [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|DataOutVoltage[3] .lut_mask = "0000";
defparam \inst3|DataOutVoltage[3] .operation_mode = "normal";
defparam \inst3|DataOutVoltage[3] .output_mode = "reg_only";
defparam \inst3|DataOutVoltage[3] .register_cascade_mode = "off";
defparam \inst3|DataOutVoltage[3] .sum_lutc_input = "datac";
defparam \inst3|DataOutVoltage[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N5
maxv_lcell \inst3|DataOutVoltage[4] (
// Equation(s):
// \inst4|Mux4~0  = (((D1_DataOutVoltage[4] & \inst3|DataOutVoltage [5])))
// \inst3|DataOutVoltage [4] = DFFEAS(\inst4|Mux4~0 , GLOBAL(\clk~combout ), VCC, , \inst3|Mux2~0_combout , \inst2|shift_reg_out [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|shift_reg_out [4]),
	.datad(\inst3|DataOutVoltage [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|Mux2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst4|Mux4~0 ),
	.regout(\inst3|DataOutVoltage [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|DataOutVoltage[4] .lut_mask = "f000";
defparam \inst3|DataOutVoltage[4] .operation_mode = "normal";
defparam \inst3|DataOutVoltage[4] .output_mode = "reg_and_comb";
defparam \inst3|DataOutVoltage[4] .register_cascade_mode = "off";
defparam \inst3|DataOutVoltage[4] .sum_lutc_input = "qfbk";
defparam \inst3|DataOutVoltage[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N2
maxv_lcell \inst3|DataOutVoltage[5] (
// Equation(s):
// \inst4|Mux4~1  = (((D1_DataOutVoltage[5] & !\inst3|DataOutVoltage [4])))
// \inst3|DataOutVoltage [5] = DFFEAS(\inst4|Mux4~1 , GLOBAL(\clk~combout ), VCC, , \inst3|Mux2~0_combout , \inst2|shift_reg_out [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|shift_reg_out [5]),
	.datad(\inst3|DataOutVoltage [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|Mux2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst4|Mux4~1 ),
	.regout(\inst3|DataOutVoltage [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|DataOutVoltage[5] .lut_mask = "00f0";
defparam \inst3|DataOutVoltage[5] .operation_mode = "normal";
defparam \inst3|DataOutVoltage[5] .output_mode = "reg_and_comb";
defparam \inst3|DataOutVoltage[5] .register_cascade_mode = "off";
defparam \inst3|DataOutVoltage[5] .sum_lutc_input = "qfbk";
defparam \inst3|DataOutVoltage[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N8
maxv_lcell \inst4|DataOut[15] (
// Equation(s):
// \inst4|DataOut [15] = DFFEAS((((\inst3|DataOutVoltage [3]))), GLOBAL(\clk~combout ), VCC, , \inst4|Mux4~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst3|DataOutVoltage [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Mux4~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst4|DataOut [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|DataOut[15] .lut_mask = "ff00";
defparam \inst4|DataOut[15] .operation_mode = "normal";
defparam \inst4|DataOut[15] .output_mode = "reg_only";
defparam \inst4|DataOut[15] .register_cascade_mode = "off";
defparam \inst4|DataOut[15] .sum_lutc_input = "datac";
defparam \inst4|DataOut[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N7
maxv_lcell \inst3|Mux14~1 (
// Equation(s):
// \inst3|Mux14~1_combout  = (((!\inst2|shift_reg_out [6] & \inst2|shift_reg_out [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|shift_reg_out [6]),
	.datad(\inst2|shift_reg_out [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst3|Mux14~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|Mux14~1 .lut_mask = "0f00";
defparam \inst3|Mux14~1 .operation_mode = "normal";
defparam \inst3|Mux14~1 .output_mode = "comb_only";
defparam \inst3|Mux14~1 .register_cascade_mode = "off";
defparam \inst3|Mux14~1 .sum_lutc_input = "datac";
defparam \inst3|Mux14~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N8
maxv_lcell \inst3|DataOutPower[3] (
// Equation(s):
// \inst3|DataOutPower [3] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst3|Mux14~1_combout , \inst2|shift_reg_out [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|shift_reg_out [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|Mux14~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|DataOutPower [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|DataOutPower[3] .lut_mask = "0000";
defparam \inst3|DataOutPower[3] .operation_mode = "normal";
defparam \inst3|DataOutPower[3] .output_mode = "reg_only";
defparam \inst3|DataOutPower[3] .register_cascade_mode = "off";
defparam \inst3|DataOutPower[3] .sum_lutc_input = "datac";
defparam \inst3|DataOutPower[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N9
maxv_lcell \inst3|DataOutPower[4] (
// Equation(s):
// \inst6|Mux4~0  = (((D1_DataOutPower[4] & \inst3|DataOutPower [5])))
// \inst3|DataOutPower [4] = DFFEAS(\inst6|Mux4~0 , GLOBAL(\clk~combout ), VCC, , \inst3|Mux14~1_combout , \inst2|shift_reg_out [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|shift_reg_out [4]),
	.datad(\inst3|DataOutPower [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|Mux14~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst6|Mux4~0 ),
	.regout(\inst3|DataOutPower [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|DataOutPower[4] .lut_mask = "f000";
defparam \inst3|DataOutPower[4] .operation_mode = "normal";
defparam \inst3|DataOutPower[4] .output_mode = "reg_and_comb";
defparam \inst3|DataOutPower[4] .register_cascade_mode = "off";
defparam \inst3|DataOutPower[4] .sum_lutc_input = "qfbk";
defparam \inst3|DataOutPower[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N1
maxv_lcell \inst3|DataOutPower[5] (
// Equation(s):
// \inst6|Mux4~1  = (((D1_DataOutPower[5] & !\inst3|DataOutPower [4])))
// \inst3|DataOutPower [5] = DFFEAS(\inst6|Mux4~1 , GLOBAL(\clk~combout ), VCC, , \inst3|Mux14~1_combout , \inst2|shift_reg_out [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|shift_reg_out [5]),
	.datad(\inst3|DataOutPower [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|Mux14~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst6|Mux4~1 ),
	.regout(\inst3|DataOutPower [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|DataOutPower[5] .lut_mask = "00f0";
defparam \inst3|DataOutPower[5] .operation_mode = "normal";
defparam \inst3|DataOutPower[5] .output_mode = "reg_and_comb";
defparam \inst3|DataOutPower[5] .register_cascade_mode = "off";
defparam \inst3|DataOutPower[5] .sum_lutc_input = "qfbk";
defparam \inst3|DataOutPower[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N6
maxv_lcell \inst6|DataOut[15] (
// Equation(s):
// \inst8|Mux0~0  = (\inst8|Output_select [0] & ((\inst8|Output_select [1] & ((E3_DataOut[15]))) # (!\inst8|Output_select [1] & (\inst4|DataOut [15])))) # (!\inst8|Output_select [0] & (((\inst8|Output_select [1]))))

	.clk(\clk~combout ),
	.dataa(\inst8|Output_select [0]),
	.datab(\inst4|DataOut [15]),
	.datac(\inst3|DataOutPower [3]),
	.datad(\inst8|Output_select [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Mux4~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|Mux0~0 ),
	.regout(\inst6|DataOut [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|DataOut[15] .lut_mask = "f588";
defparam \inst6|DataOut[15] .operation_mode = "normal";
defparam \inst6|DataOut[15] .output_mode = "comb_only";
defparam \inst6|DataOut[15] .register_cascade_mode = "off";
defparam \inst6|DataOut[15] .sum_lutc_input = "qfbk";
defparam \inst6|DataOut[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxv_lcell \inst3|DataOutCurrent[4] (
// Equation(s):
// \inst5|Mux4~0  = (((D1_DataOutCurrent[4] & \inst3|DataOutCurrent [5])))
// \inst3|DataOutCurrent [4] = DFFEAS(\inst5|Mux4~0 , GLOBAL(\clk~combout ), VCC, , \inst3|Mux14~0_combout , \inst2|shift_reg_out [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|shift_reg_out [4]),
	.datad(\inst3|DataOutCurrent [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|Mux14~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|Mux4~0 ),
	.regout(\inst3|DataOutCurrent [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|DataOutCurrent[4] .lut_mask = "f000";
defparam \inst3|DataOutCurrent[4] .operation_mode = "normal";
defparam \inst3|DataOutCurrent[4] .output_mode = "reg_and_comb";
defparam \inst3|DataOutCurrent[4] .register_cascade_mode = "off";
defparam \inst3|DataOutCurrent[4] .sum_lutc_input = "qfbk";
defparam \inst3|DataOutCurrent[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N9
maxv_lcell \inst3|DataOutCurrent[5] (
// Equation(s):
// \inst5|Mux4~1  = ((!\inst3|DataOutCurrent [4] & (D1_DataOutCurrent[5])))
// \inst3|DataOutCurrent [5] = DFFEAS(\inst5|Mux4~1 , GLOBAL(\clk~combout ), VCC, , \inst3|Mux14~0_combout , \inst2|shift_reg_out [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst3|DataOutCurrent [4]),
	.datac(\inst2|shift_reg_out [5]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|Mux14~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|Mux4~1 ),
	.regout(\inst3|DataOutCurrent [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|DataOutCurrent[5] .lut_mask = "3030";
defparam \inst3|DataOutCurrent[5] .operation_mode = "normal";
defparam \inst3|DataOutCurrent[5] .output_mode = "reg_and_comb";
defparam \inst3|DataOutCurrent[5] .register_cascade_mode = "off";
defparam \inst3|DataOutCurrent[5] .sum_lutc_input = "qfbk";
defparam \inst3|DataOutCurrent[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N7
maxv_lcell \inst5|DataOut[15] (
// Equation(s):
// \inst8|Mux0~1  = (\inst8|Output_select [0] & (((\inst8|Mux0~0 )))) # (!\inst8|Output_select [0] & ((\inst8|Mux0~0  & (\inst7|DataOut [15])) # (!\inst8|Mux0~0  & ((E1_DataOut[15])))))

	.clk(\clk~combout ),
	.dataa(\inst8|Output_select [0]),
	.datab(\inst7|DataOut [15]),
	.datac(\inst3|DataOutCurrent [3]),
	.datad(\inst8|Mux0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|Mux4~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|Mux0~1 ),
	.regout(\inst5|DataOut [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|DataOut[15] .lut_mask = "ee50";
defparam \inst5|DataOut[15] .operation_mode = "normal";
defparam \inst5|DataOut[15] .output_mode = "comb_only";
defparam \inst5|DataOut[15] .register_cascade_mode = "off";
defparam \inst5|DataOut[15] .sum_lutc_input = "qfbk";
defparam \inst5|DataOut[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N3
maxv_lcell \inst8|DataOut[15] (
// Equation(s):
// \inst8|DataOut [15] = DFFEAS((((\inst8|Mux0~1 ) # (!\inst8|Output_style~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|Output_style~regout ),
	.datad(\inst8|Mux0~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|DataOut [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|DataOut[15] .lut_mask = "ff0f";
defparam \inst8|DataOut[15] .operation_mode = "normal";
defparam \inst8|DataOut[15] .output_mode = "reg_only";
defparam \inst8|DataOut[15] .register_cascade_mode = "off";
defparam \inst8|DataOut[15] .sum_lutc_input = "datac";
defparam \inst8|DataOut[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxv_lcell \inst1|Add1~10 (
// Equation(s):
// \inst1|Add1~10_combout  = (!\inst1|debug_delay [0])
// \inst1|Add1~12  = CARRY((\inst1|debug_delay [0]))

	.clk(gnd),
	.dataa(\inst1|debug_delay [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add1~10_combout ),
	.regout(),
	.cout(\inst1|Add1~12 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Add1~10 .lut_mask = "55aa";
defparam \inst1|Add1~10 .operation_mode = "arithmetic";
defparam \inst1|Add1~10 .output_mode = "comb_only";
defparam \inst1|Add1~10 .register_cascade_mode = "off";
defparam \inst1|Add1~10 .sum_lutc_input = "datac";
defparam \inst1|Add1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N5
maxv_lcell \inst1|Add1~105 (
// Equation(s):
// \inst1|Add1~105_combout  = (\inst1|debug_delay [21] $ ((\inst1|Add1~102 )))
// \inst1|Add1~107  = CARRY(((!\inst1|Add1~102 ) # (!\inst1|debug_delay [21])))
// \inst1|Add1~107COUT1_218  = CARRY(((!\inst1|Add1~102 ) # (!\inst1|debug_delay [21])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|debug_delay [21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add1~102 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add1~105_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add1~107 ),
	.cout1(\inst1|Add1~107COUT1_218 ));
// synopsys translate_off
defparam \inst1|Add1~105 .cin_used = "true";
defparam \inst1|Add1~105 .lut_mask = "3c3f";
defparam \inst1|Add1~105 .operation_mode = "arithmetic";
defparam \inst1|Add1~105 .output_mode = "comb_only";
defparam \inst1|Add1~105 .register_cascade_mode = "off";
defparam \inst1|Add1~105 .sum_lutc_input = "cin";
defparam \inst1|Add1~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N8
maxv_lcell \inst1|debug_delay[21] (
// Equation(s):
// \inst1|debug_delay [21] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \inst1|Add1~105_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|Add1~105_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|debug_delay [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|debug_delay[21] .lut_mask = "0000";
defparam \inst1|debug_delay[21] .operation_mode = "normal";
defparam \inst1|debug_delay[21] .output_mode = "reg_only";
defparam \inst1|debug_delay[21] .register_cascade_mode = "off";
defparam \inst1|debug_delay[21] .sum_lutc_input = "datac";
defparam \inst1|debug_delay[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N6
maxv_lcell \inst1|Add1~110 (
// Equation(s):
// \inst1|Add1~110_combout  = (\inst1|debug_delay [22] $ ((!(!\inst1|Add1~102  & \inst1|Add1~107 ) # (\inst1|Add1~102  & \inst1|Add1~107COUT1_218 ))))
// \inst1|Add1~112  = CARRY(((\inst1|debug_delay [22] & !\inst1|Add1~107 )))
// \inst1|Add1~112COUT1_220  = CARRY(((\inst1|debug_delay [22] & !\inst1|Add1~107COUT1_218 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|debug_delay [22]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add1~102 ),
	.cin0(\inst1|Add1~107 ),
	.cin1(\inst1|Add1~107COUT1_218 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add1~110_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add1~112 ),
	.cout1(\inst1|Add1~112COUT1_220 ));
// synopsys translate_off
defparam \inst1|Add1~110 .cin0_used = "true";
defparam \inst1|Add1~110 .cin1_used = "true";
defparam \inst1|Add1~110 .cin_used = "true";
defparam \inst1|Add1~110 .lut_mask = "c30c";
defparam \inst1|Add1~110 .operation_mode = "arithmetic";
defparam \inst1|Add1~110 .output_mode = "comb_only";
defparam \inst1|Add1~110 .register_cascade_mode = "off";
defparam \inst1|Add1~110 .sum_lutc_input = "cin";
defparam \inst1|Add1~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N1
maxv_lcell \inst1|debug_delay[22] (
// Equation(s):
// \inst1|debug_delay [22] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \inst1|Add1~110_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|Add1~110_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|debug_delay [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|debug_delay[22] .lut_mask = "0000";
defparam \inst1|debug_delay[22] .operation_mode = "normal";
defparam \inst1|debug_delay[22] .output_mode = "reg_only";
defparam \inst1|debug_delay[22] .register_cascade_mode = "off";
defparam \inst1|debug_delay[22] .sum_lutc_input = "datac";
defparam \inst1|debug_delay[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N5
maxv_lcell \inst1|Add1~55 (
// Equation(s):
// \inst1|Add1~55_combout  = (\inst1|debug_delay [11] $ ((\inst1|Add1~52 )))
// \inst1|Add1~57  = CARRY(((!\inst1|Add1~52 ) # (!\inst1|debug_delay [11])))
// \inst1|Add1~57COUT1_202  = CARRY(((!\inst1|Add1~52 ) # (!\inst1|debug_delay [11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|debug_delay [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add1~52 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add1~55_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add1~57 ),
	.cout1(\inst1|Add1~57COUT1_202 ));
// synopsys translate_off
defparam \inst1|Add1~55 .cin_used = "true";
defparam \inst1|Add1~55 .lut_mask = "3c3f";
defparam \inst1|Add1~55 .operation_mode = "arithmetic";
defparam \inst1|Add1~55 .output_mode = "comb_only";
defparam \inst1|Add1~55 .register_cascade_mode = "off";
defparam \inst1|Add1~55 .sum_lutc_input = "cin";
defparam \inst1|Add1~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N9
maxv_lcell \inst1|debug_delay[11] (
// Equation(s):
// \inst1|debug_delay [11] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \inst1|Add1~55_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|Add1~55_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|debug_delay [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|debug_delay[11] .lut_mask = "0000";
defparam \inst1|debug_delay[11] .operation_mode = "normal";
defparam \inst1|debug_delay[11] .output_mode = "reg_only";
defparam \inst1|debug_delay[11] .register_cascade_mode = "off";
defparam \inst1|debug_delay[11] .sum_lutc_input = "datac";
defparam \inst1|debug_delay[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N6
maxv_lcell \inst1|Add1~60 (
// Equation(s):
// \inst1|Add1~60_combout  = (\inst1|debug_delay [12] $ ((!(!\inst1|Add1~52  & \inst1|Add1~57 ) # (\inst1|Add1~52  & \inst1|Add1~57COUT1_202 ))))
// \inst1|Add1~62  = CARRY(((\inst1|debug_delay [12] & !\inst1|Add1~57 )))
// \inst1|Add1~62COUT1_204  = CARRY(((\inst1|debug_delay [12] & !\inst1|Add1~57COUT1_202 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|debug_delay [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add1~52 ),
	.cin0(\inst1|Add1~57 ),
	.cin1(\inst1|Add1~57COUT1_202 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add1~60_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add1~62 ),
	.cout1(\inst1|Add1~62COUT1_204 ));
// synopsys translate_off
defparam \inst1|Add1~60 .cin0_used = "true";
defparam \inst1|Add1~60 .cin1_used = "true";
defparam \inst1|Add1~60 .cin_used = "true";
defparam \inst1|Add1~60 .lut_mask = "c30c";
defparam \inst1|Add1~60 .operation_mode = "arithmetic";
defparam \inst1|Add1~60 .output_mode = "comb_only";
defparam \inst1|Add1~60 .register_cascade_mode = "off";
defparam \inst1|Add1~60 .sum_lutc_input = "cin";
defparam \inst1|Add1~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxv_lcell \inst1|debug_delay[12] (
// Equation(s):
// \inst1|Equal0~3  = (!\inst1|debug_delay [13] & (!\inst1|debug_delay [15] & (!B1_debug_delay[12] & !\inst1|debug_delay [14])))
// \inst1|debug_delay [12] = DFFEAS(\inst1|Equal0~3 , GLOBAL(\clk~combout ), VCC, , , \inst1|Add1~60_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst1|debug_delay [13]),
	.datab(\inst1|debug_delay [15]),
	.datac(\inst1|Add1~60_combout ),
	.datad(\inst1|debug_delay [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal0~3 ),
	.regout(\inst1|debug_delay [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|debug_delay[12] .lut_mask = "0001";
defparam \inst1|debug_delay[12] .operation_mode = "normal";
defparam \inst1|debug_delay[12] .output_mode = "reg_and_comb";
defparam \inst1|debug_delay[12] .register_cascade_mode = "off";
defparam \inst1|debug_delay[12] .sum_lutc_input = "qfbk";
defparam \inst1|debug_delay[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N7
maxv_lcell \inst1|Add1~65 (
// Equation(s):
// \inst1|Add1~65_combout  = (\inst1|debug_delay [13] $ (((!\inst1|Add1~52  & \inst1|Add1~62 ) # (\inst1|Add1~52  & \inst1|Add1~62COUT1_204 ))))
// \inst1|Add1~67  = CARRY(((!\inst1|Add1~62 ) # (!\inst1|debug_delay [13])))
// \inst1|Add1~67COUT1_206  = CARRY(((!\inst1|Add1~62COUT1_204 ) # (!\inst1|debug_delay [13])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|debug_delay [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add1~52 ),
	.cin0(\inst1|Add1~62 ),
	.cin1(\inst1|Add1~62COUT1_204 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add1~65_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add1~67 ),
	.cout1(\inst1|Add1~67COUT1_206 ));
// synopsys translate_off
defparam \inst1|Add1~65 .cin0_used = "true";
defparam \inst1|Add1~65 .cin1_used = "true";
defparam \inst1|Add1~65 .cin_used = "true";
defparam \inst1|Add1~65 .lut_mask = "3c3f";
defparam \inst1|Add1~65 .operation_mode = "arithmetic";
defparam \inst1|Add1~65 .output_mode = "comb_only";
defparam \inst1|Add1~65 .register_cascade_mode = "off";
defparam \inst1|Add1~65 .sum_lutc_input = "cin";
defparam \inst1|Add1~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N8
maxv_lcell \inst1|Add1~70 (
// Equation(s):
// \inst1|Add1~70_combout  = \inst1|debug_delay [14] $ ((((!(!\inst1|Add1~52  & \inst1|Add1~67 ) # (\inst1|Add1~52  & \inst1|Add1~67COUT1_206 )))))
// \inst1|Add1~72  = CARRY((\inst1|debug_delay [14] & ((!\inst1|Add1~67 ))))
// \inst1|Add1~72COUT1_208  = CARRY((\inst1|debug_delay [14] & ((!\inst1|Add1~67COUT1_206 ))))

	.clk(gnd),
	.dataa(\inst1|debug_delay [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add1~52 ),
	.cin0(\inst1|Add1~67 ),
	.cin1(\inst1|Add1~67COUT1_206 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add1~70_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add1~72 ),
	.cout1(\inst1|Add1~72COUT1_208 ));
// synopsys translate_off
defparam \inst1|Add1~70 .cin0_used = "true";
defparam \inst1|Add1~70 .cin1_used = "true";
defparam \inst1|Add1~70 .cin_used = "true";
defparam \inst1|Add1~70 .lut_mask = "a50a";
defparam \inst1|Add1~70 .operation_mode = "arithmetic";
defparam \inst1|Add1~70 .output_mode = "comb_only";
defparam \inst1|Add1~70 .register_cascade_mode = "off";
defparam \inst1|Add1~70 .sum_lutc_input = "cin";
defparam \inst1|Add1~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N1
maxv_lcell \inst1|debug_delay[14] (
// Equation(s):
// \inst1|debug_delay [14] = DFFEAS((((\inst1|Add1~70_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|Add1~70_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|debug_delay [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|debug_delay[14] .lut_mask = "ff00";
defparam \inst1|debug_delay[14] .operation_mode = "normal";
defparam \inst1|debug_delay[14] .output_mode = "reg_only";
defparam \inst1|debug_delay[14] .register_cascade_mode = "off";
defparam \inst1|debug_delay[14] .sum_lutc_input = "datac";
defparam \inst1|debug_delay[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N9
maxv_lcell \inst1|Add1~75 (
// Equation(s):
// \inst1|Add1~75_combout  = \inst1|debug_delay [15] $ (((((!\inst1|Add1~52  & \inst1|Add1~72 ) # (\inst1|Add1~52  & \inst1|Add1~72COUT1_208 )))))
// \inst1|Add1~77  = CARRY(((!\inst1|Add1~72COUT1_208 )) # (!\inst1|debug_delay [15]))

	.clk(gnd),
	.dataa(\inst1|debug_delay [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add1~52 ),
	.cin0(\inst1|Add1~72 ),
	.cin1(\inst1|Add1~72COUT1_208 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add1~75_combout ),
	.regout(),
	.cout(\inst1|Add1~77 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Add1~75 .cin0_used = "true";
defparam \inst1|Add1~75 .cin1_used = "true";
defparam \inst1|Add1~75 .cin_used = "true";
defparam \inst1|Add1~75 .lut_mask = "5a5f";
defparam \inst1|Add1~75 .operation_mode = "arithmetic";
defparam \inst1|Add1~75 .output_mode = "comb_only";
defparam \inst1|Add1~75 .register_cascade_mode = "off";
defparam \inst1|Add1~75 .sum_lutc_input = "cin";
defparam \inst1|Add1~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxv_lcell \inst1|debug_delay[15] (
// Equation(s):
// \inst1|debug_delay [15] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \inst1|Add1~75_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|Add1~75_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|debug_delay [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|debug_delay[15] .lut_mask = "0000";
defparam \inst1|debug_delay[15] .operation_mode = "normal";
defparam \inst1|debug_delay[15] .output_mode = "reg_only";
defparam \inst1|debug_delay[15] .register_cascade_mode = "off";
defparam \inst1|debug_delay[15] .sum_lutc_input = "datac";
defparam \inst1|debug_delay[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N0
maxv_lcell \inst1|Add1~80 (
// Equation(s):
// \inst1|Add1~80_combout  = (\inst1|debug_delay [16] $ ((!\inst1|Add1~77 )))
// \inst1|Add1~82  = CARRY(((\inst1|debug_delay [16] & !\inst1|Add1~77 )))
// \inst1|Add1~82COUT1_210  = CARRY(((\inst1|debug_delay [16] & !\inst1|Add1~77 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|debug_delay [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add1~77 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add1~80_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add1~82 ),
	.cout1(\inst1|Add1~82COUT1_210 ));
// synopsys translate_off
defparam \inst1|Add1~80 .cin_used = "true";
defparam \inst1|Add1~80 .lut_mask = "c30c";
defparam \inst1|Add1~80 .operation_mode = "arithmetic";
defparam \inst1|Add1~80 .output_mode = "comb_only";
defparam \inst1|Add1~80 .register_cascade_mode = "off";
defparam \inst1|Add1~80 .sum_lutc_input = "cin";
defparam \inst1|Add1~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N1
maxv_lcell \inst1|debug_delay[16] (
// Equation(s):
// \inst1|Equal0~5  = (!\inst1|debug_delay [18] & (!\inst1|debug_delay [17] & (!B1_debug_delay[16] & !\inst1|debug_delay [19])))
// \inst1|debug_delay [16] = DFFEAS(\inst1|Equal0~5 , GLOBAL(\clk~combout ), VCC, , , \inst1|Add1~80_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst1|debug_delay [18]),
	.datab(\inst1|debug_delay [17]),
	.datac(\inst1|Add1~80_combout ),
	.datad(\inst1|debug_delay [19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal0~5 ),
	.regout(\inst1|debug_delay [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|debug_delay[16] .lut_mask = "0001";
defparam \inst1|debug_delay[16] .operation_mode = "normal";
defparam \inst1|debug_delay[16] .output_mode = "reg_and_comb";
defparam \inst1|debug_delay[16] .register_cascade_mode = "off";
defparam \inst1|debug_delay[16] .sum_lutc_input = "qfbk";
defparam \inst1|debug_delay[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N1
maxv_lcell \inst1|Add1~85 (
// Equation(s):
// \inst1|Add1~85_combout  = \inst1|debug_delay [17] $ (((((!\inst1|Add1~77  & \inst1|Add1~82 ) # (\inst1|Add1~77  & \inst1|Add1~82COUT1_210 )))))
// \inst1|Add1~87  = CARRY(((!\inst1|Add1~82 )) # (!\inst1|debug_delay [17]))
// \inst1|Add1~87COUT1_212  = CARRY(((!\inst1|Add1~82COUT1_210 )) # (!\inst1|debug_delay [17]))

	.clk(gnd),
	.dataa(\inst1|debug_delay [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add1~77 ),
	.cin0(\inst1|Add1~82 ),
	.cin1(\inst1|Add1~82COUT1_210 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add1~85_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add1~87 ),
	.cout1(\inst1|Add1~87COUT1_212 ));
// synopsys translate_off
defparam \inst1|Add1~85 .cin0_used = "true";
defparam \inst1|Add1~85 .cin1_used = "true";
defparam \inst1|Add1~85 .cin_used = "true";
defparam \inst1|Add1~85 .lut_mask = "5a5f";
defparam \inst1|Add1~85 .operation_mode = "arithmetic";
defparam \inst1|Add1~85 .output_mode = "comb_only";
defparam \inst1|Add1~85 .register_cascade_mode = "off";
defparam \inst1|Add1~85 .sum_lutc_input = "cin";
defparam \inst1|Add1~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N7
maxv_lcell \inst1|debug_delay[17] (
// Equation(s):
// \inst1|debug_delay [17] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \inst1|Add1~85_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|Add1~85_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|debug_delay [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|debug_delay[17] .lut_mask = "0000";
defparam \inst1|debug_delay[17] .operation_mode = "normal";
defparam \inst1|debug_delay[17] .output_mode = "reg_only";
defparam \inst1|debug_delay[17] .register_cascade_mode = "off";
defparam \inst1|debug_delay[17] .sum_lutc_input = "datac";
defparam \inst1|debug_delay[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N2
maxv_lcell \inst1|Add1~90 (
// Equation(s):
// \inst1|Add1~90_combout  = (\inst1|debug_delay [18] $ ((!(!\inst1|Add1~77  & \inst1|Add1~87 ) # (\inst1|Add1~77  & \inst1|Add1~87COUT1_212 ))))
// \inst1|Add1~92  = CARRY(((\inst1|debug_delay [18] & !\inst1|Add1~87 )))
// \inst1|Add1~92COUT1_214  = CARRY(((\inst1|debug_delay [18] & !\inst1|Add1~87COUT1_212 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|debug_delay [18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add1~77 ),
	.cin0(\inst1|Add1~87 ),
	.cin1(\inst1|Add1~87COUT1_212 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add1~90_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add1~92 ),
	.cout1(\inst1|Add1~92COUT1_214 ));
// synopsys translate_off
defparam \inst1|Add1~90 .cin0_used = "true";
defparam \inst1|Add1~90 .cin1_used = "true";
defparam \inst1|Add1~90 .cin_used = "true";
defparam \inst1|Add1~90 .lut_mask = "c30c";
defparam \inst1|Add1~90 .operation_mode = "arithmetic";
defparam \inst1|Add1~90 .output_mode = "comb_only";
defparam \inst1|Add1~90 .register_cascade_mode = "off";
defparam \inst1|Add1~90 .sum_lutc_input = "cin";
defparam \inst1|Add1~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N9
maxv_lcell \inst1|debug_delay[18] (
// Equation(s):
// \inst1|debug_delay [18] = DFFEAS((((\inst1|Add1~90_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|Add1~90_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|debug_delay [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|debug_delay[18] .lut_mask = "ff00";
defparam \inst1|debug_delay[18] .operation_mode = "normal";
defparam \inst1|debug_delay[18] .output_mode = "reg_only";
defparam \inst1|debug_delay[18] .register_cascade_mode = "off";
defparam \inst1|debug_delay[18] .sum_lutc_input = "datac";
defparam \inst1|debug_delay[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N3
maxv_lcell \inst1|Add1~95 (
// Equation(s):
// \inst1|Add1~95_combout  = (\inst1|debug_delay [19] $ (((!\inst1|Add1~77  & \inst1|Add1~92 ) # (\inst1|Add1~77  & \inst1|Add1~92COUT1_214 ))))
// \inst1|Add1~97  = CARRY(((!\inst1|Add1~92 ) # (!\inst1|debug_delay [19])))
// \inst1|Add1~97COUT1_216  = CARRY(((!\inst1|Add1~92COUT1_214 ) # (!\inst1|debug_delay [19])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|debug_delay [19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add1~77 ),
	.cin0(\inst1|Add1~92 ),
	.cin1(\inst1|Add1~92COUT1_214 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add1~95_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add1~97 ),
	.cout1(\inst1|Add1~97COUT1_216 ));
// synopsys translate_off
defparam \inst1|Add1~95 .cin0_used = "true";
defparam \inst1|Add1~95 .cin1_used = "true";
defparam \inst1|Add1~95 .cin_used = "true";
defparam \inst1|Add1~95 .lut_mask = "3c3f";
defparam \inst1|Add1~95 .operation_mode = "arithmetic";
defparam \inst1|Add1~95 .output_mode = "comb_only";
defparam \inst1|Add1~95 .register_cascade_mode = "off";
defparam \inst1|Add1~95 .sum_lutc_input = "cin";
defparam \inst1|Add1~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N8
maxv_lcell \inst1|debug_delay[19] (
// Equation(s):
// \inst1|debug_delay [19] = DFFEAS((((\inst1|Add1~95_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|Add1~95_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|debug_delay [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|debug_delay[19] .lut_mask = "ff00";
defparam \inst1|debug_delay[19] .operation_mode = "normal";
defparam \inst1|debug_delay[19] .output_mode = "reg_only";
defparam \inst1|debug_delay[19] .register_cascade_mode = "off";
defparam \inst1|debug_delay[19] .sum_lutc_input = "datac";
defparam \inst1|debug_delay[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N4
maxv_lcell \inst1|Add1~100 (
// Equation(s):
// \inst1|Add1~100_combout  = (\inst1|debug_delay [20] $ ((!(!\inst1|Add1~77  & \inst1|Add1~97 ) # (\inst1|Add1~77  & \inst1|Add1~97COUT1_216 ))))
// \inst1|Add1~102  = CARRY(((\inst1|debug_delay [20] & !\inst1|Add1~97COUT1_216 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|debug_delay [20]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add1~77 ),
	.cin0(\inst1|Add1~97 ),
	.cin1(\inst1|Add1~97COUT1_216 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add1~100_combout ),
	.regout(),
	.cout(\inst1|Add1~102 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Add1~100 .cin0_used = "true";
defparam \inst1|Add1~100 .cin1_used = "true";
defparam \inst1|Add1~100 .cin_used = "true";
defparam \inst1|Add1~100 .lut_mask = "c30c";
defparam \inst1|Add1~100 .operation_mode = "arithmetic";
defparam \inst1|Add1~100 .output_mode = "comb_only";
defparam \inst1|Add1~100 .register_cascade_mode = "off";
defparam \inst1|Add1~100 .sum_lutc_input = "cin";
defparam \inst1|Add1~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N7
maxv_lcell \inst1|Add1~115 (
// Equation(s):
// \inst1|Add1~115_combout  = (\inst1|debug_delay [23] $ (((!\inst1|Add1~102  & \inst1|Add1~112 ) # (\inst1|Add1~102  & \inst1|Add1~112COUT1_220 ))))
// \inst1|Add1~117  = CARRY(((!\inst1|Add1~112 ) # (!\inst1|debug_delay [23])))
// \inst1|Add1~117COUT1_222  = CARRY(((!\inst1|Add1~112COUT1_220 ) # (!\inst1|debug_delay [23])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|debug_delay [23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add1~102 ),
	.cin0(\inst1|Add1~112 ),
	.cin1(\inst1|Add1~112COUT1_220 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add1~115_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add1~117 ),
	.cout1(\inst1|Add1~117COUT1_222 ));
// synopsys translate_off
defparam \inst1|Add1~115 .cin0_used = "true";
defparam \inst1|Add1~115 .cin1_used = "true";
defparam \inst1|Add1~115 .cin_used = "true";
defparam \inst1|Add1~115 .lut_mask = "3c3f";
defparam \inst1|Add1~115 .operation_mode = "arithmetic";
defparam \inst1|Add1~115 .output_mode = "comb_only";
defparam \inst1|Add1~115 .register_cascade_mode = "off";
defparam \inst1|Add1~115 .sum_lutc_input = "cin";
defparam \inst1|Add1~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N2
maxv_lcell \inst1|debug_delay[23] (
// Equation(s):
// \inst1|debug_delay [23] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \inst1|Add1~115_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|Add1~115_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|debug_delay [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|debug_delay[23] .lut_mask = "0000";
defparam \inst1|debug_delay[23] .operation_mode = "normal";
defparam \inst1|debug_delay[23] .output_mode = "reg_only";
defparam \inst1|debug_delay[23] .register_cascade_mode = "off";
defparam \inst1|debug_delay[23] .sum_lutc_input = "datac";
defparam \inst1|debug_delay[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N5
maxv_lcell \inst1|debug_delay[20] (
// Equation(s):
// \inst1|Equal0~6  = (!\inst1|debug_delay [21] & (!\inst1|debug_delay [22] & (!B1_debug_delay[20] & !\inst1|debug_delay [23])))
// \inst1|debug_delay [20] = DFFEAS(\inst1|Equal0~6 , GLOBAL(\clk~combout ), VCC, , , \inst1|Add1~100_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst1|debug_delay [21]),
	.datab(\inst1|debug_delay [22]),
	.datac(\inst1|Add1~100_combout ),
	.datad(\inst1|debug_delay [23]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal0~6 ),
	.regout(\inst1|debug_delay [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|debug_delay[20] .lut_mask = "0001";
defparam \inst1|debug_delay[20] .operation_mode = "normal";
defparam \inst1|debug_delay[20] .output_mode = "reg_and_comb";
defparam \inst1|debug_delay[20] .register_cascade_mode = "off";
defparam \inst1|debug_delay[20] .sum_lutc_input = "qfbk";
defparam \inst1|debug_delay[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N0
maxv_lcell \inst1|Add1~130 (
// Equation(s):
// \inst1|Add1~130_combout  = (\inst1|debug_delay [26] $ ((!\inst1|Add1~127 )))
// \inst1|Add1~132  = CARRY(((\inst1|debug_delay [26] & !\inst1|Add1~127 )))
// \inst1|Add1~132COUT1_226  = CARRY(((\inst1|debug_delay [26] & !\inst1|Add1~127 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|debug_delay [26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add1~127 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add1~130_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add1~132 ),
	.cout1(\inst1|Add1~132COUT1_226 ));
// synopsys translate_off
defparam \inst1|Add1~130 .cin_used = "true";
defparam \inst1|Add1~130 .lut_mask = "c30c";
defparam \inst1|Add1~130 .operation_mode = "arithmetic";
defparam \inst1|Add1~130 .output_mode = "comb_only";
defparam \inst1|Add1~130 .register_cascade_mode = "off";
defparam \inst1|Add1~130 .sum_lutc_input = "cin";
defparam \inst1|Add1~130 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N9
maxv_lcell \inst1|debug_delay[26] (
// Equation(s):
// \inst1|debug_delay [26] = DFFEAS((((\inst1|Add1~130_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|Add1~130_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|debug_delay [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|debug_delay[26] .lut_mask = "ff00";
defparam \inst1|debug_delay[26] .operation_mode = "normal";
defparam \inst1|debug_delay[26] .output_mode = "reg_only";
defparam \inst1|debug_delay[26] .register_cascade_mode = "off";
defparam \inst1|debug_delay[26] .sum_lutc_input = "datac";
defparam \inst1|debug_delay[26] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N8
maxv_lcell \inst1|Add1~120 (
// Equation(s):
// \inst1|Add1~120_combout  = (\inst1|debug_delay [24] $ ((!(!\inst1|Add1~102  & \inst1|Add1~117 ) # (\inst1|Add1~102  & \inst1|Add1~117COUT1_222 ))))
// \inst1|Add1~122  = CARRY(((\inst1|debug_delay [24] & !\inst1|Add1~117 )))
// \inst1|Add1~122COUT1_224  = CARRY(((\inst1|debug_delay [24] & !\inst1|Add1~117COUT1_222 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|debug_delay [24]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add1~102 ),
	.cin0(\inst1|Add1~117 ),
	.cin1(\inst1|Add1~117COUT1_222 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add1~120_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add1~122 ),
	.cout1(\inst1|Add1~122COUT1_224 ));
// synopsys translate_off
defparam \inst1|Add1~120 .cin0_used = "true";
defparam \inst1|Add1~120 .cin1_used = "true";
defparam \inst1|Add1~120 .cin_used = "true";
defparam \inst1|Add1~120 .lut_mask = "c30c";
defparam \inst1|Add1~120 .operation_mode = "arithmetic";
defparam \inst1|Add1~120 .output_mode = "comb_only";
defparam \inst1|Add1~120 .register_cascade_mode = "off";
defparam \inst1|Add1~120 .sum_lutc_input = "cin";
defparam \inst1|Add1~120 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N6
maxv_lcell \inst1|debug_delay[24] (
// Equation(s):
// \inst1|Equal0~7  = (!\inst1|debug_delay [27] & (!\inst1|debug_delay [26] & (!B1_debug_delay[24] & !\inst1|debug_delay [25])))
// \inst1|debug_delay [24] = DFFEAS(\inst1|Equal0~7 , GLOBAL(\clk~combout ), VCC, , , \inst1|Add1~120_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst1|debug_delay [27]),
	.datab(\inst1|debug_delay [26]),
	.datac(\inst1|Add1~120_combout ),
	.datad(\inst1|debug_delay [25]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal0~7 ),
	.regout(\inst1|debug_delay [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|debug_delay[24] .lut_mask = "0001";
defparam \inst1|debug_delay[24] .operation_mode = "normal";
defparam \inst1|debug_delay[24] .output_mode = "reg_and_comb";
defparam \inst1|debug_delay[24] .register_cascade_mode = "off";
defparam \inst1|debug_delay[24] .sum_lutc_input = "qfbk";
defparam \inst1|debug_delay[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N9
maxv_lcell \inst1|Add1~125 (
// Equation(s):
// \inst1|Add1~125_combout  = (\inst1|debug_delay [25] $ (((!\inst1|Add1~102  & \inst1|Add1~122 ) # (\inst1|Add1~102  & \inst1|Add1~122COUT1_224 ))))
// \inst1|Add1~127  = CARRY(((!\inst1|Add1~122COUT1_224 ) # (!\inst1|debug_delay [25])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|debug_delay [25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add1~102 ),
	.cin0(\inst1|Add1~122 ),
	.cin1(\inst1|Add1~122COUT1_224 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add1~125_combout ),
	.regout(),
	.cout(\inst1|Add1~127 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Add1~125 .cin0_used = "true";
defparam \inst1|Add1~125 .cin1_used = "true";
defparam \inst1|Add1~125 .cin_used = "true";
defparam \inst1|Add1~125 .lut_mask = "3c3f";
defparam \inst1|Add1~125 .operation_mode = "arithmetic";
defparam \inst1|Add1~125 .output_mode = "comb_only";
defparam \inst1|Add1~125 .register_cascade_mode = "off";
defparam \inst1|Add1~125 .sum_lutc_input = "cin";
defparam \inst1|Add1~125 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N3
maxv_lcell \inst1|debug_delay[25] (
// Equation(s):
// \inst1|debug_delay [25] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \inst1|Add1~125_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|Add1~125_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|debug_delay [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|debug_delay[25] .lut_mask = "0000";
defparam \inst1|debug_delay[25] .operation_mode = "normal";
defparam \inst1|debug_delay[25] .output_mode = "reg_only";
defparam \inst1|debug_delay[25] .register_cascade_mode = "off";
defparam \inst1|debug_delay[25] .sum_lutc_input = "datac";
defparam \inst1|debug_delay[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N1
maxv_lcell \inst1|Add1~135 (
// Equation(s):
// \inst1|Add1~135_combout  = (\inst1|debug_delay [27] $ (((!\inst1|Add1~127  & \inst1|Add1~132 ) # (\inst1|Add1~127  & \inst1|Add1~132COUT1_226 ))))
// \inst1|Add1~137  = CARRY(((!\inst1|Add1~132 ) # (!\inst1|debug_delay [27])))
// \inst1|Add1~137COUT1_228  = CARRY(((!\inst1|Add1~132COUT1_226 ) # (!\inst1|debug_delay [27])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|debug_delay [27]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add1~127 ),
	.cin0(\inst1|Add1~132 ),
	.cin1(\inst1|Add1~132COUT1_226 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add1~135_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add1~137 ),
	.cout1(\inst1|Add1~137COUT1_228 ));
// synopsys translate_off
defparam \inst1|Add1~135 .cin0_used = "true";
defparam \inst1|Add1~135 .cin1_used = "true";
defparam \inst1|Add1~135 .cin_used = "true";
defparam \inst1|Add1~135 .lut_mask = "3c3f";
defparam \inst1|Add1~135 .operation_mode = "arithmetic";
defparam \inst1|Add1~135 .output_mode = "comb_only";
defparam \inst1|Add1~135 .register_cascade_mode = "off";
defparam \inst1|Add1~135 .sum_lutc_input = "cin";
defparam \inst1|Add1~135 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N4
maxv_lcell \inst1|debug_delay[27] (
// Equation(s):
// \inst1|debug_delay [27] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \inst1|Add1~135_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|Add1~135_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|debug_delay [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|debug_delay[27] .lut_mask = "0000";
defparam \inst1|debug_delay[27] .operation_mode = "normal";
defparam \inst1|debug_delay[27] .output_mode = "reg_only";
defparam \inst1|debug_delay[27] .register_cascade_mode = "off";
defparam \inst1|debug_delay[27] .sum_lutc_input = "datac";
defparam \inst1|debug_delay[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N2
maxv_lcell \inst1|Add1~140 (
// Equation(s):
// \inst1|Add1~140_combout  = (\inst1|debug_delay [28] $ ((!(!\inst1|Add1~127  & \inst1|Add1~137 ) # (\inst1|Add1~127  & \inst1|Add1~137COUT1_228 ))))
// \inst1|Add1~142  = CARRY(((\inst1|debug_delay [28] & !\inst1|Add1~137 )))
// \inst1|Add1~142COUT1_230  = CARRY(((\inst1|debug_delay [28] & !\inst1|Add1~137COUT1_228 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|debug_delay [28]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add1~127 ),
	.cin0(\inst1|Add1~137 ),
	.cin1(\inst1|Add1~137COUT1_228 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add1~140_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add1~142 ),
	.cout1(\inst1|Add1~142COUT1_230 ));
// synopsys translate_off
defparam \inst1|Add1~140 .cin0_used = "true";
defparam \inst1|Add1~140 .cin1_used = "true";
defparam \inst1|Add1~140 .cin_used = "true";
defparam \inst1|Add1~140 .lut_mask = "c30c";
defparam \inst1|Add1~140 .operation_mode = "arithmetic";
defparam \inst1|Add1~140 .output_mode = "comb_only";
defparam \inst1|Add1~140 .register_cascade_mode = "off";
defparam \inst1|Add1~140 .sum_lutc_input = "cin";
defparam \inst1|Add1~140 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N3
maxv_lcell \inst1|Add1~145 (
// Equation(s):
// \inst1|Add1~145_combout  = (\inst1|debug_delay [29] $ (((!\inst1|Add1~127  & \inst1|Add1~142 ) # (\inst1|Add1~127  & \inst1|Add1~142COUT1_230 ))))
// \inst1|Add1~147  = CARRY(((!\inst1|Add1~142 ) # (!\inst1|debug_delay [29])))
// \inst1|Add1~147COUT1_232  = CARRY(((!\inst1|Add1~142COUT1_230 ) # (!\inst1|debug_delay [29])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|debug_delay [29]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add1~127 ),
	.cin0(\inst1|Add1~142 ),
	.cin1(\inst1|Add1~142COUT1_230 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add1~145_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add1~147 ),
	.cout1(\inst1|Add1~147COUT1_232 ));
// synopsys translate_off
defparam \inst1|Add1~145 .cin0_used = "true";
defparam \inst1|Add1~145 .cin1_used = "true";
defparam \inst1|Add1~145 .cin_used = "true";
defparam \inst1|Add1~145 .lut_mask = "3c3f";
defparam \inst1|Add1~145 .operation_mode = "arithmetic";
defparam \inst1|Add1~145 .output_mode = "comb_only";
defparam \inst1|Add1~145 .register_cascade_mode = "off";
defparam \inst1|Add1~145 .sum_lutc_input = "cin";
defparam \inst1|Add1~145 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N4
maxv_lcell \inst1|Add1~150 (
// Equation(s):
// \inst1|Add1~150_combout  = (\inst1|debug_delay [30] $ ((!(!\inst1|Add1~127  & \inst1|Add1~147 ) # (\inst1|Add1~127  & \inst1|Add1~147COUT1_232 ))))
// \inst1|Add1~152  = CARRY(((\inst1|debug_delay [30] & !\inst1|Add1~147COUT1_232 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|debug_delay [30]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add1~127 ),
	.cin0(\inst1|Add1~147 ),
	.cin1(\inst1|Add1~147COUT1_232 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add1~150_combout ),
	.regout(),
	.cout(\inst1|Add1~152 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Add1~150 .cin0_used = "true";
defparam \inst1|Add1~150 .cin1_used = "true";
defparam \inst1|Add1~150 .cin_used = "true";
defparam \inst1|Add1~150 .lut_mask = "c30c";
defparam \inst1|Add1~150 .operation_mode = "arithmetic";
defparam \inst1|Add1~150 .output_mode = "comb_only";
defparam \inst1|Add1~150 .register_cascade_mode = "off";
defparam \inst1|Add1~150 .sum_lutc_input = "cin";
defparam \inst1|Add1~150 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N5
maxv_lcell \inst1|Add1~155 (
// Equation(s):
// \inst1|Add1~155_combout  = \inst1|debug_delay [31] $ ((((\inst1|Add1~152 ))))

	.clk(gnd),
	.dataa(\inst1|debug_delay [31]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add1~152 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add1~155_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Add1~155 .cin_used = "true";
defparam \inst1|Add1~155 .lut_mask = "5a5a";
defparam \inst1|Add1~155 .operation_mode = "normal";
defparam \inst1|Add1~155 .output_mode = "comb_only";
defparam \inst1|Add1~155 .register_cascade_mode = "off";
defparam \inst1|Add1~155 .sum_lutc_input = "cin";
defparam \inst1|Add1~155 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N6
maxv_lcell \inst1|debug_delay[31] (
// Equation(s):
// \inst1|debug_delay [31] = DFFEAS((((\inst1|Add1~155_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|Add1~155_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|debug_delay [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|debug_delay[31] .lut_mask = "ff00";
defparam \inst1|debug_delay[31] .operation_mode = "normal";
defparam \inst1|debug_delay[31] .output_mode = "reg_only";
defparam \inst1|debug_delay[31] .register_cascade_mode = "off";
defparam \inst1|debug_delay[31] .sum_lutc_input = "datac";
defparam \inst1|debug_delay[31] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N5
maxv_lcell \inst1|debug_delay[28] (
// Equation(s):
// \inst1|Equal0~8  = (!\inst1|debug_delay [30] & (!\inst1|debug_delay [31] & (!B1_debug_delay[28] & !\inst1|debug_delay [29])))
// \inst1|debug_delay [28] = DFFEAS(\inst1|Equal0~8 , GLOBAL(\clk~combout ), VCC, , , \inst1|Add1~140_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst1|debug_delay [30]),
	.datab(\inst1|debug_delay [31]),
	.datac(\inst1|Add1~140_combout ),
	.datad(\inst1|debug_delay [29]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal0~8 ),
	.regout(\inst1|debug_delay [28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|debug_delay[28] .lut_mask = "0001";
defparam \inst1|debug_delay[28] .operation_mode = "normal";
defparam \inst1|debug_delay[28] .output_mode = "reg_and_comb";
defparam \inst1|debug_delay[28] .register_cascade_mode = "off";
defparam \inst1|debug_delay[28] .sum_lutc_input = "qfbk";
defparam \inst1|debug_delay[28] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N2
maxv_lcell \inst1|debug_delay[29] (
// Equation(s):
// \inst1|debug_delay [29] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \inst1|Add1~145_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|Add1~145_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|debug_delay [29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|debug_delay[29] .lut_mask = "0000";
defparam \inst1|debug_delay[29] .operation_mode = "normal";
defparam \inst1|debug_delay[29] .output_mode = "reg_only";
defparam \inst1|debug_delay[29] .register_cascade_mode = "off";
defparam \inst1|debug_delay[29] .sum_lutc_input = "datac";
defparam \inst1|debug_delay[29] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N8
maxv_lcell \inst1|debug_delay[30] (
// Equation(s):
// \inst1|debug_delay [30] = DFFEAS((((\inst1|Add1~150_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|Add1~150_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|debug_delay [30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|debug_delay[30] .lut_mask = "ff00";
defparam \inst1|debug_delay[30] .operation_mode = "normal";
defparam \inst1|debug_delay[30] .output_mode = "reg_only";
defparam \inst1|debug_delay[30] .register_cascade_mode = "off";
defparam \inst1|debug_delay[30] .sum_lutc_input = "datac";
defparam \inst1|debug_delay[30] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N7
maxv_lcell \inst1|Equal0~9 (
// Equation(s):
// \inst1|Equal0~9_combout  = (\inst1|Equal0~7  & (\inst1|Equal0~6  & (\inst1|Equal0~8  & \inst1|Equal0~5 )))

	.clk(gnd),
	.dataa(\inst1|Equal0~7 ),
	.datab(\inst1|Equal0~6 ),
	.datac(\inst1|Equal0~8 ),
	.datad(\inst1|Equal0~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Equal0~9 .lut_mask = "8000";
defparam \inst1|Equal0~9 .operation_mode = "normal";
defparam \inst1|Equal0~9 .output_mode = "comb_only";
defparam \inst1|Equal0~9 .register_cascade_mode = "off";
defparam \inst1|Equal0~9 .sum_lutc_input = "datac";
defparam \inst1|Equal0~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxv_lcell \inst1|debug_delay[0] (
// Equation(s):
// \inst1|debug_delay [0] = DFFEAS(((\inst1|Add1~10_combout  & ((!\inst1|Equal0~9_combout ) # (!\inst1|Equal0~4_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst1|Add1~10_combout ),
	.datac(\inst1|Equal0~4_combout ),
	.datad(\inst1|Equal0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|debug_delay [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|debug_delay[0] .lut_mask = "0ccc";
defparam \inst1|debug_delay[0] .operation_mode = "normal";
defparam \inst1|debug_delay[0] .output_mode = "reg_only";
defparam \inst1|debug_delay[0] .register_cascade_mode = "off";
defparam \inst1|debug_delay[0] .sum_lutc_input = "datac";
defparam \inst1|debug_delay[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N0
maxv_lcell \inst1|Add1~30 (
// Equation(s):
// \inst1|Add1~30_combout  = (\inst1|debug_delay [6] $ ((!\inst1|Add1~27 )))
// \inst1|Add1~32  = CARRY(((\inst1|debug_delay [6] & !\inst1|Add1~27 )))
// \inst1|Add1~32COUT1_194  = CARRY(((\inst1|debug_delay [6] & !\inst1|Add1~27 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|debug_delay [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add1~27 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add1~30_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add1~32 ),
	.cout1(\inst1|Add1~32COUT1_194 ));
// synopsys translate_off
defparam \inst1|Add1~30 .cin_used = "true";
defparam \inst1|Add1~30 .lut_mask = "c30c";
defparam \inst1|Add1~30 .operation_mode = "arithmetic";
defparam \inst1|Add1~30 .output_mode = "comb_only";
defparam \inst1|Add1~30 .register_cascade_mode = "off";
defparam \inst1|Add1~30 .sum_lutc_input = "cin";
defparam \inst1|Add1~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxv_lcell \inst1|debug_delay[6] (
// Equation(s):
// \inst1|debug_delay [6] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \inst1|Add1~30_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|Add1~30_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|debug_delay [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|debug_delay[6] .lut_mask = "0000";
defparam \inst1|debug_delay[6] .operation_mode = "normal";
defparam \inst1|debug_delay[6] .output_mode = "reg_only";
defparam \inst1|debug_delay[6] .register_cascade_mode = "off";
defparam \inst1|debug_delay[6] .sum_lutc_input = "datac";
defparam \inst1|debug_delay[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxv_lcell \inst1|Add1~0 (
// Equation(s):
// \inst1|Add1~0_combout  = (\inst1|debug_delay [1] $ ((\inst1|Add1~12 )))
// \inst1|Add1~2  = CARRY(((!\inst1|Add1~12 ) # (!\inst1|debug_delay [1])))
// \inst1|Add1~2COUT1_186  = CARRY(((!\inst1|Add1~12 ) # (!\inst1|debug_delay [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|debug_delay [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add1~12 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add1~2 ),
	.cout1(\inst1|Add1~2COUT1_186 ));
// synopsys translate_off
defparam \inst1|Add1~0 .cin_used = "true";
defparam \inst1|Add1~0 .lut_mask = "3c3f";
defparam \inst1|Add1~0 .operation_mode = "arithmetic";
defparam \inst1|Add1~0 .output_mode = "comb_only";
defparam \inst1|Add1~0 .register_cascade_mode = "off";
defparam \inst1|Add1~0 .sum_lutc_input = "cin";
defparam \inst1|Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxv_lcell \inst1|debug_delay[1] (
// Equation(s):
// \inst1|debug_delay [1] = DFFEAS(((\inst1|Add1~0_combout  & ((!\inst1|Equal0~9_combout ) # (!\inst1|Equal0~4_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst1|Add1~0_combout ),
	.datac(\inst1|Equal0~4_combout ),
	.datad(\inst1|Equal0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|debug_delay [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|debug_delay[1] .lut_mask = "0ccc";
defparam \inst1|debug_delay[1] .operation_mode = "normal";
defparam \inst1|debug_delay[1] .output_mode = "reg_only";
defparam \inst1|debug_delay[1] .register_cascade_mode = "off";
defparam \inst1|debug_delay[1] .sum_lutc_input = "datac";
defparam \inst1|debug_delay[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxv_lcell \inst1|Add1~15 (
// Equation(s):
// \inst1|Add1~15_combout  = (\inst1|debug_delay [2] $ ((!(!\inst1|Add1~12  & \inst1|Add1~2 ) # (\inst1|Add1~12  & \inst1|Add1~2COUT1_186 ))))
// \inst1|Add1~17  = CARRY(((\inst1|debug_delay [2] & !\inst1|Add1~2 )))
// \inst1|Add1~17COUT1_188  = CARRY(((\inst1|debug_delay [2] & !\inst1|Add1~2COUT1_186 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|debug_delay [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add1~12 ),
	.cin0(\inst1|Add1~2 ),
	.cin1(\inst1|Add1~2COUT1_186 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add1~15_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add1~17 ),
	.cout1(\inst1|Add1~17COUT1_188 ));
// synopsys translate_off
defparam \inst1|Add1~15 .cin0_used = "true";
defparam \inst1|Add1~15 .cin1_used = "true";
defparam \inst1|Add1~15 .cin_used = "true";
defparam \inst1|Add1~15 .lut_mask = "c30c";
defparam \inst1|Add1~15 .operation_mode = "arithmetic";
defparam \inst1|Add1~15 .output_mode = "comb_only";
defparam \inst1|Add1~15 .register_cascade_mode = "off";
defparam \inst1|Add1~15 .sum_lutc_input = "cin";
defparam \inst1|Add1~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxv_lcell \inst1|debug_delay[2] (
// Equation(s):
// \inst1|Equal0~0  = (\inst1|debug_delay [1] & (\inst1|debug_delay [3] & (!B1_debug_delay[2] & !\inst1|debug_delay [0])))
// \inst1|debug_delay [2] = DFFEAS(\inst1|Equal0~0 , GLOBAL(\clk~combout ), VCC, , , \inst1|Add1~15_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst1|debug_delay [1]),
	.datab(\inst1|debug_delay [3]),
	.datac(\inst1|Add1~15_combout ),
	.datad(\inst1|debug_delay [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal0~0 ),
	.regout(\inst1|debug_delay [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|debug_delay[2] .lut_mask = "0008";
defparam \inst1|debug_delay[2] .operation_mode = "normal";
defparam \inst1|debug_delay[2] .output_mode = "reg_and_comb";
defparam \inst1|debug_delay[2] .register_cascade_mode = "off";
defparam \inst1|debug_delay[2] .sum_lutc_input = "qfbk";
defparam \inst1|debug_delay[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxv_lcell \inst1|Add1~5 (
// Equation(s):
// \inst1|Add1~5_combout  = (\inst1|debug_delay [3] $ (((!\inst1|Add1~12  & \inst1|Add1~17 ) # (\inst1|Add1~12  & \inst1|Add1~17COUT1_188 ))))
// \inst1|Add1~7  = CARRY(((!\inst1|Add1~17 ) # (!\inst1|debug_delay [3])))
// \inst1|Add1~7COUT1_190  = CARRY(((!\inst1|Add1~17COUT1_188 ) # (!\inst1|debug_delay [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|debug_delay [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add1~12 ),
	.cin0(\inst1|Add1~17 ),
	.cin1(\inst1|Add1~17COUT1_188 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add1~5_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add1~7 ),
	.cout1(\inst1|Add1~7COUT1_190 ));
// synopsys translate_off
defparam \inst1|Add1~5 .cin0_used = "true";
defparam \inst1|Add1~5 .cin1_used = "true";
defparam \inst1|Add1~5 .cin_used = "true";
defparam \inst1|Add1~5 .lut_mask = "3c3f";
defparam \inst1|Add1~5 .operation_mode = "arithmetic";
defparam \inst1|Add1~5 .output_mode = "comb_only";
defparam \inst1|Add1~5 .register_cascade_mode = "off";
defparam \inst1|Add1~5 .sum_lutc_input = "cin";
defparam \inst1|Add1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxv_lcell \inst1|debug_delay[3] (
// Equation(s):
// \inst1|debug_delay [3] = DFFEAS((\inst1|Add1~5_combout  & (((!\inst1|Equal0~9_combout ) # (!\inst1|Equal0~4_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst1|Add1~5_combout ),
	.datab(vcc),
	.datac(\inst1|Equal0~4_combout ),
	.datad(\inst1|Equal0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|debug_delay [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|debug_delay[3] .lut_mask = "0aaa";
defparam \inst1|debug_delay[3] .operation_mode = "normal";
defparam \inst1|debug_delay[3] .output_mode = "reg_only";
defparam \inst1|debug_delay[3] .register_cascade_mode = "off";
defparam \inst1|debug_delay[3] .sum_lutc_input = "datac";
defparam \inst1|debug_delay[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxv_lcell \inst1|Add1~20 (
// Equation(s):
// \inst1|Add1~20_combout  = \inst1|debug_delay [4] $ ((((!(!\inst1|Add1~12  & \inst1|Add1~7 ) # (\inst1|Add1~12  & \inst1|Add1~7COUT1_190 )))))
// \inst1|Add1~22  = CARRY((\inst1|debug_delay [4] & ((!\inst1|Add1~7 ))))
// \inst1|Add1~22COUT1_192  = CARRY((\inst1|debug_delay [4] & ((!\inst1|Add1~7COUT1_190 ))))

	.clk(gnd),
	.dataa(\inst1|debug_delay [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add1~12 ),
	.cin0(\inst1|Add1~7 ),
	.cin1(\inst1|Add1~7COUT1_190 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add1~20_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add1~22 ),
	.cout1(\inst1|Add1~22COUT1_192 ));
// synopsys translate_off
defparam \inst1|Add1~20 .cin0_used = "true";
defparam \inst1|Add1~20 .cin1_used = "true";
defparam \inst1|Add1~20 .cin_used = "true";
defparam \inst1|Add1~20 .lut_mask = "a50a";
defparam \inst1|Add1~20 .operation_mode = "arithmetic";
defparam \inst1|Add1~20 .output_mode = "comb_only";
defparam \inst1|Add1~20 .register_cascade_mode = "off";
defparam \inst1|Add1~20 .sum_lutc_input = "cin";
defparam \inst1|Add1~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N1
maxv_lcell \inst1|Add1~35 (
// Equation(s):
// \inst1|Add1~35_combout  = (\inst1|debug_delay [7] $ (((!\inst1|Add1~27  & \inst1|Add1~32 ) # (\inst1|Add1~27  & \inst1|Add1~32COUT1_194 ))))
// \inst1|Add1~37  = CARRY(((!\inst1|Add1~32 ) # (!\inst1|debug_delay [7])))
// \inst1|Add1~37COUT1_196  = CARRY(((!\inst1|Add1~32COUT1_194 ) # (!\inst1|debug_delay [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|debug_delay [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add1~27 ),
	.cin0(\inst1|Add1~32 ),
	.cin1(\inst1|Add1~32COUT1_194 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add1~35_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add1~37 ),
	.cout1(\inst1|Add1~37COUT1_196 ));
// synopsys translate_off
defparam \inst1|Add1~35 .cin0_used = "true";
defparam \inst1|Add1~35 .cin1_used = "true";
defparam \inst1|Add1~35 .cin_used = "true";
defparam \inst1|Add1~35 .lut_mask = "3c3f";
defparam \inst1|Add1~35 .operation_mode = "arithmetic";
defparam \inst1|Add1~35 .output_mode = "comb_only";
defparam \inst1|Add1~35 .register_cascade_mode = "off";
defparam \inst1|Add1~35 .sum_lutc_input = "cin";
defparam \inst1|Add1~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N0
maxv_lcell \inst1|debug_delay[7] (
// Equation(s):
// \inst1|debug_delay [7] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \inst1|Add1~35_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|Add1~35_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|debug_delay [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|debug_delay[7] .lut_mask = "0000";
defparam \inst1|debug_delay[7] .operation_mode = "normal";
defparam \inst1|debug_delay[7] .output_mode = "reg_only";
defparam \inst1|debug_delay[7] .register_cascade_mode = "off";
defparam \inst1|debug_delay[7] .sum_lutc_input = "datac";
defparam \inst1|debug_delay[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxv_lcell \inst1|debug_delay[4] (
// Equation(s):
// \inst1|Equal0~1  = (!\inst1|debug_delay [5] & (!\inst1|debug_delay [6] & (!B1_debug_delay[4] & !\inst1|debug_delay [7])))
// \inst1|debug_delay [4] = DFFEAS(\inst1|Equal0~1 , GLOBAL(\clk~combout ), VCC, , , \inst1|Add1~20_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst1|debug_delay [5]),
	.datab(\inst1|debug_delay [6]),
	.datac(\inst1|Add1~20_combout ),
	.datad(\inst1|debug_delay [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal0~1 ),
	.regout(\inst1|debug_delay [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|debug_delay[4] .lut_mask = "0001";
defparam \inst1|debug_delay[4] .operation_mode = "normal";
defparam \inst1|debug_delay[4] .output_mode = "reg_and_comb";
defparam \inst1|debug_delay[4] .register_cascade_mode = "off";
defparam \inst1|debug_delay[4] .sum_lutc_input = "qfbk";
defparam \inst1|debug_delay[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxv_lcell \inst1|Add1~25 (
// Equation(s):
// \inst1|Add1~25_combout  = (\inst1|debug_delay [5] $ (((!\inst1|Add1~12  & \inst1|Add1~22 ) # (\inst1|Add1~12  & \inst1|Add1~22COUT1_192 ))))
// \inst1|Add1~27  = CARRY(((!\inst1|Add1~22COUT1_192 ) # (!\inst1|debug_delay [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|debug_delay [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add1~12 ),
	.cin0(\inst1|Add1~22 ),
	.cin1(\inst1|Add1~22COUT1_192 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add1~25_combout ),
	.regout(),
	.cout(\inst1|Add1~27 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Add1~25 .cin0_used = "true";
defparam \inst1|Add1~25 .cin1_used = "true";
defparam \inst1|Add1~25 .cin_used = "true";
defparam \inst1|Add1~25 .lut_mask = "3c3f";
defparam \inst1|Add1~25 .operation_mode = "arithmetic";
defparam \inst1|Add1~25 .output_mode = "comb_only";
defparam \inst1|Add1~25 .register_cascade_mode = "off";
defparam \inst1|Add1~25 .sum_lutc_input = "cin";
defparam \inst1|Add1~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxv_lcell \inst1|debug_delay[5] (
// Equation(s):
// \inst1|debug_delay [5] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \inst1|Add1~25_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|Add1~25_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|debug_delay [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|debug_delay[5] .lut_mask = "0000";
defparam \inst1|debug_delay[5] .operation_mode = "normal";
defparam \inst1|debug_delay[5] .output_mode = "reg_only";
defparam \inst1|debug_delay[5] .register_cascade_mode = "off";
defparam \inst1|debug_delay[5] .sum_lutc_input = "datac";
defparam \inst1|debug_delay[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N2
maxv_lcell \inst1|Add1~40 (
// Equation(s):
// \inst1|Add1~40_combout  = (\inst1|debug_delay [8] $ ((!(!\inst1|Add1~27  & \inst1|Add1~37 ) # (\inst1|Add1~27  & \inst1|Add1~37COUT1_196 ))))
// \inst1|Add1~42  = CARRY(((\inst1|debug_delay [8] & !\inst1|Add1~37 )))
// \inst1|Add1~42COUT1_198  = CARRY(((\inst1|debug_delay [8] & !\inst1|Add1~37COUT1_196 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|debug_delay [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add1~27 ),
	.cin0(\inst1|Add1~37 ),
	.cin1(\inst1|Add1~37COUT1_196 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add1~40_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add1~42 ),
	.cout1(\inst1|Add1~42COUT1_198 ));
// synopsys translate_off
defparam \inst1|Add1~40 .cin0_used = "true";
defparam \inst1|Add1~40 .cin1_used = "true";
defparam \inst1|Add1~40 .cin_used = "true";
defparam \inst1|Add1~40 .lut_mask = "c30c";
defparam \inst1|Add1~40 .operation_mode = "arithmetic";
defparam \inst1|Add1~40 .output_mode = "comb_only";
defparam \inst1|Add1~40 .register_cascade_mode = "off";
defparam \inst1|Add1~40 .sum_lutc_input = "cin";
defparam \inst1|Add1~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxv_lcell \inst1|debug_delay[8] (
// Equation(s):
// \inst1|Equal0~2  = (!\inst1|debug_delay [10] & (!\inst1|debug_delay [11] & (!B1_debug_delay[8] & !\inst1|debug_delay [9])))
// \inst1|debug_delay [8] = DFFEAS(\inst1|Equal0~2 , GLOBAL(\clk~combout ), VCC, , , \inst1|Add1~40_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\inst1|debug_delay [10]),
	.datab(\inst1|debug_delay [11]),
	.datac(\inst1|Add1~40_combout ),
	.datad(\inst1|debug_delay [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal0~2 ),
	.regout(\inst1|debug_delay [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|debug_delay[8] .lut_mask = "0001";
defparam \inst1|debug_delay[8] .operation_mode = "normal";
defparam \inst1|debug_delay[8] .output_mode = "reg_and_comb";
defparam \inst1|debug_delay[8] .register_cascade_mode = "off";
defparam \inst1|debug_delay[8] .sum_lutc_input = "qfbk";
defparam \inst1|debug_delay[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N3
maxv_lcell \inst1|Add1~45 (
// Equation(s):
// \inst1|Add1~45_combout  = (\inst1|debug_delay [9] $ (((!\inst1|Add1~27  & \inst1|Add1~42 ) # (\inst1|Add1~27  & \inst1|Add1~42COUT1_198 ))))
// \inst1|Add1~47  = CARRY(((!\inst1|Add1~42 ) # (!\inst1|debug_delay [9])))
// \inst1|Add1~47COUT1_200  = CARRY(((!\inst1|Add1~42COUT1_198 ) # (!\inst1|debug_delay [9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst1|debug_delay [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add1~27 ),
	.cin0(\inst1|Add1~42 ),
	.cin1(\inst1|Add1~42COUT1_198 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add1~45_combout ),
	.regout(),
	.cout(),
	.cout0(\inst1|Add1~47 ),
	.cout1(\inst1|Add1~47COUT1_200 ));
// synopsys translate_off
defparam \inst1|Add1~45 .cin0_used = "true";
defparam \inst1|Add1~45 .cin1_used = "true";
defparam \inst1|Add1~45 .cin_used = "true";
defparam \inst1|Add1~45 .lut_mask = "3c3f";
defparam \inst1|Add1~45 .operation_mode = "arithmetic";
defparam \inst1|Add1~45 .output_mode = "comb_only";
defparam \inst1|Add1~45 .register_cascade_mode = "off";
defparam \inst1|Add1~45 .sum_lutc_input = "cin";
defparam \inst1|Add1~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N7
maxv_lcell \inst1|debug_delay[9] (
// Equation(s):
// \inst1|debug_delay [9] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \inst1|Add1~45_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|Add1~45_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|debug_delay [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|debug_delay[9] .lut_mask = "0000";
defparam \inst1|debug_delay[9] .operation_mode = "normal";
defparam \inst1|debug_delay[9] .output_mode = "reg_only";
defparam \inst1|debug_delay[9] .register_cascade_mode = "off";
defparam \inst1|debug_delay[9] .sum_lutc_input = "datac";
defparam \inst1|debug_delay[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y4_N4
maxv_lcell \inst1|Add1~50 (
// Equation(s):
// \inst1|Add1~50_combout  = \inst1|debug_delay [10] $ ((((!(!\inst1|Add1~27  & \inst1|Add1~47 ) # (\inst1|Add1~27  & \inst1|Add1~47COUT1_200 )))))
// \inst1|Add1~52  = CARRY((\inst1|debug_delay [10] & ((!\inst1|Add1~47COUT1_200 ))))

	.clk(gnd),
	.dataa(\inst1|debug_delay [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst1|Add1~27 ),
	.cin0(\inst1|Add1~47 ),
	.cin1(\inst1|Add1~47COUT1_200 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Add1~50_combout ),
	.regout(),
	.cout(\inst1|Add1~52 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Add1~50 .cin0_used = "true";
defparam \inst1|Add1~50 .cin1_used = "true";
defparam \inst1|Add1~50 .cin_used = "true";
defparam \inst1|Add1~50 .lut_mask = "a50a";
defparam \inst1|Add1~50 .operation_mode = "arithmetic";
defparam \inst1|Add1~50 .output_mode = "comb_only";
defparam \inst1|Add1~50 .register_cascade_mode = "off";
defparam \inst1|Add1~50 .sum_lutc_input = "cin";
defparam \inst1|Add1~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N0
maxv_lcell \inst1|debug_delay[10] (
// Equation(s):
// \inst1|debug_delay [10] = DFFEAS((((\inst1|Add1~50_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|Add1~50_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|debug_delay [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|debug_delay[10] .lut_mask = "ff00";
defparam \inst1|debug_delay[10] .operation_mode = "normal";
defparam \inst1|debug_delay[10] .output_mode = "reg_only";
defparam \inst1|debug_delay[10] .register_cascade_mode = "off";
defparam \inst1|debug_delay[10] .sum_lutc_input = "datac";
defparam \inst1|debug_delay[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxv_lcell \inst1|debug_delay[13] (
// Equation(s):
// \inst1|debug_delay [13] = DFFEAS((((\inst1|Add1~65_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst1|Add1~65_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|debug_delay [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|debug_delay[13] .lut_mask = "ff00";
defparam \inst1|debug_delay[13] .operation_mode = "normal";
defparam \inst1|debug_delay[13] .output_mode = "reg_only";
defparam \inst1|debug_delay[13] .register_cascade_mode = "off";
defparam \inst1|debug_delay[13] .sum_lutc_input = "datac";
defparam \inst1|debug_delay[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxv_lcell \inst1|Equal0~4 (
// Equation(s):
// \inst1|Equal0~4_combout  = (\inst1|Equal0~3  & (\inst1|Equal0~0  & (\inst1|Equal0~2  & \inst1|Equal0~1 )))

	.clk(gnd),
	.dataa(\inst1|Equal0~3 ),
	.datab(\inst1|Equal0~0 ),
	.datac(\inst1|Equal0~2 ),
	.datad(\inst1|Equal0~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Equal0~4 .lut_mask = "8000";
defparam \inst1|Equal0~4 .operation_mode = "normal";
defparam \inst1|Equal0~4 .output_mode = "comb_only";
defparam \inst1|Equal0~4 .register_cascade_mode = "off";
defparam \inst1|Equal0~4 .sum_lutc_input = "datac";
defparam \inst1|Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N3
maxv_lcell \inst1|counter[0] (
// Equation(s):
// \inst1|counter [0] = DFFEAS(\inst1|counter [0] $ ((((\inst1|Equal0~4_combout  & \inst1|Equal0~9_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst1|counter [0]),
	.datab(vcc),
	.datac(\inst1|Equal0~4_combout ),
	.datad(\inst1|Equal0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|counter [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|counter[0] .lut_mask = "5aaa";
defparam \inst1|counter[0] .operation_mode = "normal";
defparam \inst1|counter[0] .output_mode = "reg_only";
defparam \inst1|counter[0] .register_cascade_mode = "off";
defparam \inst1|counter[0] .sum_lutc_input = "datac";
defparam \inst1|counter[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N6
maxv_lcell \inst1|counter[1] (
// Equation(s):
// \inst1|counter [1] = DFFEAS(\inst1|counter [1] $ (((\inst1|counter [0] & (\inst1|Equal0~4_combout  & \inst1|Equal0~9_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst1|counter [0]),
	.datab(\inst1|counter [1]),
	.datac(\inst1|Equal0~4_combout ),
	.datad(\inst1|Equal0~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|counter [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|counter[1] .lut_mask = "6ccc";
defparam \inst1|counter[1] .operation_mode = "normal";
defparam \inst1|counter[1] .output_mode = "reg_only";
defparam \inst1|counter[1] .register_cascade_mode = "off";
defparam \inst1|counter[1] .sum_lutc_input = "datac";
defparam \inst1|counter[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N9
maxv_lcell \inst2|shift_reg[2] (
// Equation(s):
// \inst2|shift_reg [2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst2|shift~0_combout , \inst2|shift_reg [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|shift_reg [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst2|shift~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|shift_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|shift_reg[2] .lut_mask = "0000";
defparam \inst2|shift_reg[2] .operation_mode = "normal";
defparam \inst2|shift_reg[2] .output_mode = "reg_only";
defparam \inst2|shift_reg[2] .register_cascade_mode = "off";
defparam \inst2|shift_reg[2] .sum_lutc_input = "datac";
defparam \inst2|shift_reg[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N8
maxv_lcell \inst2|shift_reg[1] (
// Equation(s):
// \inst2|shift_reg [1] = DFFEAS((((\inst2|shift_reg [2]))), GLOBAL(\clk~combout ), VCC, , \inst2|shift~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|shift_reg [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|shift~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|shift_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|shift_reg[1] .lut_mask = "ff00";
defparam \inst2|shift_reg[1] .operation_mode = "normal";
defparam \inst2|shift_reg[1] .output_mode = "reg_only";
defparam \inst2|shift_reg[1] .register_cascade_mode = "off";
defparam \inst2|shift_reg[1] .sum_lutc_input = "datac";
defparam \inst2|shift_reg[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N2
maxv_lcell \inst3|DataOutCurrent[1] (
// Equation(s):
// \inst2|shift_reg_out [1] = ((GLOBAL(\inst2|shift_out~0_combout ) & ((\inst2|shift_reg_out [1]))) # (!GLOBAL(\inst2|shift_out~0_combout ) & (\inst2|shift_reg [1])))
// \inst3|DataOutCurrent [1] = DFFEAS(\inst2|shift_reg_out [1], GLOBAL(\clk~combout ), VCC, , \inst3|Mux14~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst2|shift_reg [1]),
	.datac(\inst2|shift_out~0_combout ),
	.datad(\inst2|shift_reg_out [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|Mux14~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|shift_reg_out [1]),
	.regout(\inst3|DataOutCurrent [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|DataOutCurrent[1] .lut_mask = "fc0c";
defparam \inst3|DataOutCurrent[1] .operation_mode = "normal";
defparam \inst3|DataOutCurrent[1] .output_mode = "reg_and_comb";
defparam \inst3|DataOutCurrent[1] .register_cascade_mode = "off";
defparam \inst3|DataOutCurrent[1] .sum_lutc_input = "datac";
defparam \inst3|DataOutCurrent[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N7
maxv_lcell \inst3|DataOutExtra[1] (
// Equation(s):
// \inst3|DataOutExtra [1] = DFFEAS((((\inst2|shift_reg_out [1]))), GLOBAL(\clk~combout ), VCC, , \inst3|Mux14~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|shift_reg_out [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|Mux14~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|DataOutExtra [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|DataOutExtra[1] .lut_mask = "ff00";
defparam \inst3|DataOutExtra[1] .operation_mode = "normal";
defparam \inst3|DataOutExtra[1] .output_mode = "reg_only";
defparam \inst3|DataOutExtra[1] .register_cascade_mode = "off";
defparam \inst3|DataOutExtra[1] .sum_lutc_input = "datac";
defparam \inst3|DataOutExtra[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N4
maxv_lcell \inst7|DataOut[13] (
// Equation(s):
// \inst7|DataOut [13] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst7|Mux4~0 , \inst3|DataOutExtra [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|DataOutExtra [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst7|Mux4~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst7|DataOut [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst7|DataOut[13] .lut_mask = "0000";
defparam \inst7|DataOut[13] .operation_mode = "normal";
defparam \inst7|DataOut[13] .output_mode = "reg_only";
defparam \inst7|DataOut[13] .register_cascade_mode = "off";
defparam \inst7|DataOut[13] .sum_lutc_input = "datac";
defparam \inst7|DataOut[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N1
maxv_lcell \inst3|DataOutVoltage[1] (
// Equation(s):
// \inst3|DataOutVoltage [1] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst3|Mux2~0_combout , \inst2|shift_reg_out [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|shift_reg_out [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|Mux2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|DataOutVoltage [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|DataOutVoltage[1] .lut_mask = "0000";
defparam \inst3|DataOutVoltage[1] .operation_mode = "normal";
defparam \inst3|DataOutVoltage[1] .output_mode = "reg_only";
defparam \inst3|DataOutVoltage[1] .register_cascade_mode = "off";
defparam \inst3|DataOutVoltage[1] .sum_lutc_input = "datac";
defparam \inst3|DataOutVoltage[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N3
maxv_lcell \inst4|DataOut[13] (
// Equation(s):
// \inst4|DataOut [13] = DFFEAS((((\inst3|DataOutVoltage [1]))), GLOBAL(\clk~combout ), VCC, , \inst4|Mux4~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst3|DataOutVoltage [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Mux4~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst4|DataOut [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|DataOut[13] .lut_mask = "ff00";
defparam \inst4|DataOut[13] .operation_mode = "normal";
defparam \inst4|DataOut[13] .output_mode = "reg_only";
defparam \inst4|DataOut[13] .register_cascade_mode = "off";
defparam \inst4|DataOut[13] .sum_lutc_input = "datac";
defparam \inst4|DataOut[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N3
maxv_lcell \inst3|DataOutPower[1] (
// Equation(s):
// \inst3|DataOutPower [1] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst3|Mux14~1_combout , \inst2|shift_reg_out [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|shift_reg_out [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|Mux14~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|DataOutPower [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|DataOutPower[1] .lut_mask = "0000";
defparam \inst3|DataOutPower[1] .operation_mode = "normal";
defparam \inst3|DataOutPower[1] .output_mode = "reg_only";
defparam \inst3|DataOutPower[1] .register_cascade_mode = "off";
defparam \inst3|DataOutPower[1] .sum_lutc_input = "datac";
defparam \inst3|DataOutPower[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N2
maxv_lcell \inst6|DataOut[13] (
// Equation(s):
// \inst8|Mux2~0  = (\inst8|Output_select [0] & ((\inst8|Output_select [1] & ((E3_DataOut[13]))) # (!\inst8|Output_select [1] & (\inst4|DataOut [13])))) # (!\inst8|Output_select [0] & (((\inst8|Output_select [1]))))

	.clk(\clk~combout ),
	.dataa(\inst4|DataOut [13]),
	.datab(\inst8|Output_select [0]),
	.datac(\inst3|DataOutPower [1]),
	.datad(\inst8|Output_select [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Mux4~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|Mux2~0 ),
	.regout(\inst6|DataOut [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|DataOut[13] .lut_mask = "f388";
defparam \inst6|DataOut[13] .operation_mode = "normal";
defparam \inst6|DataOut[13] .output_mode = "comb_only";
defparam \inst6|DataOut[13] .register_cascade_mode = "off";
defparam \inst6|DataOut[13] .sum_lutc_input = "qfbk";
defparam \inst6|DataOut[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N3
maxv_lcell \inst5|DataOut[13] (
// Equation(s):
// \inst8|Mux2~1  = (\inst8|Output_select [0] & (((\inst8|Mux2~0 )))) # (!\inst8|Output_select [0] & ((\inst8|Mux2~0  & (\inst7|DataOut [13])) # (!\inst8|Mux2~0  & ((E1_DataOut[13])))))

	.clk(\clk~combout ),
	.dataa(\inst8|Output_select [0]),
	.datab(\inst7|DataOut [13]),
	.datac(\inst3|DataOutCurrent [1]),
	.datad(\inst8|Mux2~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|Mux4~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|Mux2~1 ),
	.regout(\inst5|DataOut [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|DataOut[13] .lut_mask = "ee50";
defparam \inst5|DataOut[13] .operation_mode = "normal";
defparam \inst5|DataOut[13] .output_mode = "comb_only";
defparam \inst5|DataOut[13] .register_cascade_mode = "off";
defparam \inst5|DataOut[13] .sum_lutc_input = "qfbk";
defparam \inst5|DataOut[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N4
maxv_lcell \inst8|DataOut[13] (
// Equation(s):
// \inst8|DataOut [13] = DFFEAS(((\inst8|Output_style~regout  & ((\inst8|Mux2~1 ))) # (!\inst8|Output_style~regout  & (!\inst8|Output_select [1]))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|Output_select [1]),
	.datac(\inst8|Mux2~1 ),
	.datad(\inst8|Output_style~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|DataOut [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|DataOut[13] .lut_mask = "f033";
defparam \inst8|DataOut[13] .operation_mode = "normal";
defparam \inst8|DataOut[13] .output_mode = "reg_only";
defparam \inst8|DataOut[13] .register_cascade_mode = "off";
defparam \inst8|DataOut[13] .sum_lutc_input = "datac";
defparam \inst8|DataOut[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxv_lcell \inst3|DataOutPower[2] (
// Equation(s):
// \inst2|shift_reg_out [2] = ((GLOBAL(\inst2|shift_out~0_combout ) & ((\inst2|shift_reg_out [2]))) # (!GLOBAL(\inst2|shift_out~0_combout ) & (\inst2|shift_reg [2])))
// \inst3|DataOutPower [2] = DFFEAS(\inst2|shift_reg_out [2], GLOBAL(\clk~combout ), VCC, , \inst3|Mux14~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst2|shift_reg [2]),
	.datac(\inst2|shift_out~0_combout ),
	.datad(\inst2|shift_reg_out [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|Mux14~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|shift_reg_out [2]),
	.regout(\inst3|DataOutPower [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|DataOutPower[2] .lut_mask = "fc0c";
defparam \inst3|DataOutPower[2] .operation_mode = "normal";
defparam \inst3|DataOutPower[2] .output_mode = "reg_and_comb";
defparam \inst3|DataOutPower[2] .register_cascade_mode = "off";
defparam \inst3|DataOutPower[2] .sum_lutc_input = "datac";
defparam \inst3|DataOutPower[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N2
maxv_lcell \inst3|DataOutExtra[2] (
// Equation(s):
// \inst3|DataOutExtra [2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst3|Mux14~2_combout , \inst2|shift_reg_out [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|shift_reg_out [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|Mux14~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|DataOutExtra [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|DataOutExtra[2] .lut_mask = "0000";
defparam \inst3|DataOutExtra[2] .operation_mode = "normal";
defparam \inst3|DataOutExtra[2] .output_mode = "reg_only";
defparam \inst3|DataOutExtra[2] .register_cascade_mode = "off";
defparam \inst3|DataOutExtra[2] .sum_lutc_input = "datac";
defparam \inst3|DataOutExtra[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N8
maxv_lcell \inst7|DataOut[14] (
// Equation(s):
// \inst7|DataOut [14] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst7|Mux4~0 , \inst3|DataOutExtra [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|DataOutExtra [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst7|Mux4~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst7|DataOut [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst7|DataOut[14] .lut_mask = "0000";
defparam \inst7|DataOut[14] .operation_mode = "normal";
defparam \inst7|DataOut[14] .output_mode = "reg_only";
defparam \inst7|DataOut[14] .register_cascade_mode = "off";
defparam \inst7|DataOut[14] .sum_lutc_input = "datac";
defparam \inst7|DataOut[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N7
maxv_lcell \inst3|DataOutVoltage[2] (
// Equation(s):
// \inst3|DataOutVoltage [2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst3|Mux2~0_combout , \inst2|shift_reg_out [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|shift_reg_out [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|Mux2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|DataOutVoltage [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|DataOutVoltage[2] .lut_mask = "0000";
defparam \inst3|DataOutVoltage[2] .operation_mode = "normal";
defparam \inst3|DataOutVoltage[2] .output_mode = "reg_only";
defparam \inst3|DataOutVoltage[2] .register_cascade_mode = "off";
defparam \inst3|DataOutVoltage[2] .sum_lutc_input = "datac";
defparam \inst3|DataOutVoltage[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N0
maxv_lcell \inst4|DataOut[14] (
// Equation(s):
// \inst4|DataOut [14] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst4|Mux4~0 , \inst3|DataOutVoltage [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|DataOutVoltage [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Mux4~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst4|DataOut [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|DataOut[14] .lut_mask = "0000";
defparam \inst4|DataOut[14] .operation_mode = "normal";
defparam \inst4|DataOut[14] .output_mode = "reg_only";
defparam \inst4|DataOut[14] .register_cascade_mode = "off";
defparam \inst4|DataOut[14] .sum_lutc_input = "datac";
defparam \inst4|DataOut[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxv_lcell \inst3|DataOutCurrent[2] (
// Equation(s):
// \inst3|DataOutCurrent [2] = DFFEAS((((\inst2|shift_reg_out [2]))), GLOBAL(\clk~combout ), VCC, , \inst3|Mux14~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|shift_reg_out [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|Mux14~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|DataOutCurrent [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|DataOutCurrent[2] .lut_mask = "ff00";
defparam \inst3|DataOutCurrent[2] .operation_mode = "normal";
defparam \inst3|DataOutCurrent[2] .output_mode = "reg_only";
defparam \inst3|DataOutCurrent[2] .register_cascade_mode = "off";
defparam \inst3|DataOutCurrent[2] .sum_lutc_input = "datac";
defparam \inst3|DataOutCurrent[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N4
maxv_lcell \inst5|DataOut[14] (
// Equation(s):
// \inst8|Mux1~0  = (\inst8|Output_select [0] & (\inst4|DataOut [14] & ((!\inst8|Output_select [1])))) # (!\inst8|Output_select [0] & (((E1_DataOut[14]) # (\inst8|Output_select [1]))))

	.clk(\clk~combout ),
	.dataa(\inst4|DataOut [14]),
	.datab(\inst8|Output_select [0]),
	.datac(\inst3|DataOutCurrent [2]),
	.datad(\inst8|Output_select [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|Mux4~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|Mux1~0 ),
	.regout(\inst5|DataOut [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|DataOut[14] .lut_mask = "33b8";
defparam \inst5|DataOut[14] .operation_mode = "normal";
defparam \inst5|DataOut[14] .output_mode = "comb_only";
defparam \inst5|DataOut[14] .register_cascade_mode = "off";
defparam \inst5|DataOut[14] .sum_lutc_input = "qfbk";
defparam \inst5|DataOut[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N5
maxv_lcell \inst6|DataOut[14] (
// Equation(s):
// \inst8|Mux1~1  = (\inst8|Output_select [1] & ((\inst8|Mux1~0  & (\inst7|DataOut [14])) # (!\inst8|Mux1~0  & ((E3_DataOut[14]))))) # (!\inst8|Output_select [1] & (((\inst8|Mux1~0 ))))

	.clk(\clk~combout ),
	.dataa(\inst7|DataOut [14]),
	.datab(\inst8|Output_select [1]),
	.datac(\inst3|DataOutPower [2]),
	.datad(\inst8|Mux1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Mux4~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|Mux1~1 ),
	.regout(\inst6|DataOut [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|DataOut[14] .lut_mask = "bbc0";
defparam \inst6|DataOut[14] .operation_mode = "normal";
defparam \inst6|DataOut[14] .output_mode = "comb_only";
defparam \inst6|DataOut[14] .register_cascade_mode = "off";
defparam \inst6|DataOut[14] .sum_lutc_input = "qfbk";
defparam \inst6|DataOut[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N5
maxv_lcell \inst8|DataOut[14] (
// Equation(s):
// \inst8|DataOut [14] = DFFEAS((\inst8|Output_style~regout  & (((\inst8|Mux1~1 )))) # (!\inst8|Output_style~regout  & (((\inst8|Output_select [1])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst8|Output_style~regout ),
	.datab(vcc),
	.datac(\inst8|Output_select [1]),
	.datad(\inst8|Mux1~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|DataOut [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|DataOut[14] .lut_mask = "fa50";
defparam \inst8|DataOut[14] .operation_mode = "normal";
defparam \inst8|DataOut[14] .output_mode = "reg_only";
defparam \inst8|DataOut[14] .register_cascade_mode = "off";
defparam \inst8|DataOut[14] .sum_lutc_input = "datac";
defparam \inst8|DataOut[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N7
maxv_lcell \inst1|dp~0 (
// Equation(s):
// \inst1|dp~0_combout  = (((\inst8|DataOut [13]) # (\inst8|DataOut [14])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst8|DataOut [13]),
	.datad(\inst8|DataOut [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|dp~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|dp~0 .lut_mask = "fff0";
defparam \inst1|dp~0 .operation_mode = "normal";
defparam \inst1|dp~0 .output_mode = "comb_only";
defparam \inst1|dp~0 .register_cascade_mode = "off";
defparam \inst1|dp~0 .sum_lutc_input = "datac";
defparam \inst1|dp~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N8
maxv_lcell \inst1|dp (
// Equation(s):
// \inst1|dp~regout  = DFFEAS((\inst1|counter [1] & (!\inst1|counter [0] & ((!\inst1|dp~0_combout ) # (!\inst8|DataOut [15])))) # (!\inst1|counter [1] & (\inst8|DataOut [15] & (\inst1|counter [0] & \inst1|dp~0_combout ))), GLOBAL(\clk~combout ), VCC, , , , , 
// , )

	.clk(\clk~combout ),
	.dataa(\inst8|DataOut [15]),
	.datab(\inst1|counter [1]),
	.datac(\inst1|counter [0]),
	.datad(\inst1|dp~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|dp~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|dp .lut_mask = "240c";
defparam \inst1|dp .operation_mode = "normal";
defparam \inst1|dp .output_mode = "reg_only";
defparam \inst1|dp .register_cascade_mode = "off";
defparam \inst1|dp .sum_lutc_input = "datac";
defparam \inst1|dp .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N9
maxv_lcell \inst7|DataOut[10] (
// Equation(s):
// \inst7|DataOut [10] = DFFEAS((((\inst3|DataOutExtra [2]))), GLOBAL(\clk~combout ), VCC, , \inst7|Mux4~1 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst3|DataOutExtra [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|Mux4~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst7|DataOut [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst7|DataOut[10] .lut_mask = "ff00";
defparam \inst7|DataOut[10] .operation_mode = "normal";
defparam \inst7|DataOut[10] .output_mode = "reg_only";
defparam \inst7|DataOut[10] .register_cascade_mode = "off";
defparam \inst7|DataOut[10] .sum_lutc_input = "datac";
defparam \inst7|DataOut[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N7
maxv_lcell \inst4|DataOut[10] (
// Equation(s):
// \inst4|DataOut [10] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst4|Mux4~1 , \inst3|DataOutVoltage [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|DataOutVoltage [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Mux4~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst4|DataOut [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|DataOut[10] .lut_mask = "0000";
defparam \inst4|DataOut[10] .operation_mode = "normal";
defparam \inst4|DataOut[10] .output_mode = "reg_only";
defparam \inst4|DataOut[10] .register_cascade_mode = "off";
defparam \inst4|DataOut[10] .sum_lutc_input = "datac";
defparam \inst4|DataOut[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N0
maxv_lcell \inst6|DataOut[10] (
// Equation(s):
// \inst8|Mux5~0  = (\inst8|Output_select [0] & ((\inst8|Output_select [1] & ((E3_DataOut[10]))) # (!\inst8|Output_select [1] & (\inst4|DataOut [10])))) # (!\inst8|Output_select [0] & (((\inst8|Output_select [1]))))

	.clk(\clk~combout ),
	.dataa(\inst4|DataOut [10]),
	.datab(\inst8|Output_select [0]),
	.datac(\inst3|DataOutPower [2]),
	.datad(\inst8|Output_select [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Mux4~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|Mux5~0 ),
	.regout(\inst6|DataOut [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|DataOut[10] .lut_mask = "f388";
defparam \inst6|DataOut[10] .operation_mode = "normal";
defparam \inst6|DataOut[10] .output_mode = "comb_only";
defparam \inst6|DataOut[10] .register_cascade_mode = "off";
defparam \inst6|DataOut[10] .sum_lutc_input = "qfbk";
defparam \inst6|DataOut[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N1
maxv_lcell \inst5|DataOut[10] (
// Equation(s):
// \inst8|Mux5~1  = (\inst8|Output_select [0] & (((\inst8|Mux5~0 )))) # (!\inst8|Output_select [0] & ((\inst8|Mux5~0  & (\inst7|DataOut [10])) # (!\inst8|Mux5~0  & ((E1_DataOut[10])))))

	.clk(\clk~combout ),
	.dataa(\inst7|DataOut [10]),
	.datab(\inst8|Output_select [0]),
	.datac(\inst3|DataOutCurrent [2]),
	.datad(\inst8|Mux5~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|Mux4~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|Mux5~1 ),
	.regout(\inst5|DataOut [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|DataOut[10] .lut_mask = "ee30";
defparam \inst5|DataOut[10] .operation_mode = "normal";
defparam \inst5|DataOut[10] .output_mode = "comb_only";
defparam \inst5|DataOut[10] .register_cascade_mode = "off";
defparam \inst5|DataOut[10] .sum_lutc_input = "qfbk";
defparam \inst5|DataOut[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N9
maxv_lcell \inst8|DataOut[10] (
// Equation(s):
// \inst8|DataOut [10] = DFFEAS((\inst8|Output_style~regout  & (((\inst8|Mux5~1 )))) # (!\inst8|Output_style~regout  & (((\inst8|Mux1~1 )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst8|Output_style~regout ),
	.datab(vcc),
	.datac(\inst8|Mux5~1 ),
	.datad(\inst8|Mux1~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|DataOut [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|DataOut[10] .lut_mask = "f5a0";
defparam \inst8|DataOut[10] .operation_mode = "normal";
defparam \inst8|DataOut[10] .output_mode = "reg_only";
defparam \inst8|DataOut[10] .register_cascade_mode = "off";
defparam \inst8|DataOut[10] .sum_lutc_input = "datac";
defparam \inst8|DataOut[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N0
maxv_lcell \inst7|Mux12~0 (
// Equation(s):
// \inst7|Mux12~0_combout  = (((!\inst3|DataOutExtra [4] & !\inst3|DataOutExtra [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|DataOutExtra [4]),
	.datad(\inst3|DataOutExtra [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst7|Mux12~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst7|Mux12~0 .lut_mask = "000f";
defparam \inst7|Mux12~0 .operation_mode = "normal";
defparam \inst7|Mux12~0 .output_mode = "comb_only";
defparam \inst7|Mux12~0 .register_cascade_mode = "off";
defparam \inst7|Mux12~0 .sum_lutc_input = "datac";
defparam \inst7|Mux12~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N4
maxv_lcell \inst7|DataOut[2] (
// Equation(s):
// \inst7|DataOut [2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst7|Mux12~0_combout , \inst3|DataOutExtra [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|DataOutExtra [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst7|Mux12~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst7|DataOut [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst7|DataOut[2] .lut_mask = "0000";
defparam \inst7|DataOut[2] .operation_mode = "normal";
defparam \inst7|DataOut[2] .output_mode = "reg_only";
defparam \inst7|DataOut[2] .register_cascade_mode = "off";
defparam \inst7|DataOut[2] .sum_lutc_input = "datac";
defparam \inst7|DataOut[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N6
maxv_lcell \inst4|Mux12~0 (
// Equation(s):
// \inst4|Mux12~0_combout  = (((!\inst3|DataOutVoltage [5] & !\inst3|DataOutVoltage [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|DataOutVoltage [5]),
	.datad(\inst3|DataOutVoltage [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst4|Mux12~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|Mux12~0 .lut_mask = "000f";
defparam \inst4|Mux12~0 .operation_mode = "normal";
defparam \inst4|Mux12~0 .output_mode = "comb_only";
defparam \inst4|Mux12~0 .register_cascade_mode = "off";
defparam \inst4|Mux12~0 .sum_lutc_input = "datac";
defparam \inst4|Mux12~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N3
maxv_lcell \inst4|DataOut[2] (
// Equation(s):
// \inst4|DataOut [2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst4|Mux12~0_combout , \inst3|DataOutVoltage [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|DataOutVoltage [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Mux12~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst4|DataOut [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|DataOut[2] .lut_mask = "0000";
defparam \inst4|DataOut[2] .operation_mode = "normal";
defparam \inst4|DataOut[2] .output_mode = "reg_only";
defparam \inst4|DataOut[2] .register_cascade_mode = "off";
defparam \inst4|DataOut[2] .sum_lutc_input = "datac";
defparam \inst4|DataOut[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxv_lcell \inst6|Mux12~0 (
// Equation(s):
// \inst6|Mux12~0_combout  = ((!\inst3|DataOutPower [4] & ((!\inst3|DataOutPower [5]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst3|DataOutPower [4]),
	.datac(vcc),
	.datad(\inst3|DataOutPower [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst6|Mux12~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|Mux12~0 .lut_mask = "0033";
defparam \inst6|Mux12~0 .operation_mode = "normal";
defparam \inst6|Mux12~0 .output_mode = "comb_only";
defparam \inst6|Mux12~0 .register_cascade_mode = "off";
defparam \inst6|Mux12~0 .sum_lutc_input = "datac";
defparam \inst6|Mux12~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N5
maxv_lcell \inst6|DataOut[2] (
// Equation(s):
// \inst8|DataOut~16  = (\inst8|Output_select [0] & ((\inst8|Output_select [1] & ((E3_DataOut[2]))) # (!\inst8|Output_select [1] & (\inst4|DataOut [2])))) # (!\inst8|Output_select [0] & (((\inst8|Output_select [1]))))

	.clk(\clk~combout ),
	.dataa(\inst4|DataOut [2]),
	.datab(\inst8|Output_select [0]),
	.datac(\inst3|DataOutPower [2]),
	.datad(\inst8|Output_select [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Mux12~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|DataOut~16 ),
	.regout(\inst6|DataOut [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|DataOut[2] .lut_mask = "f388";
defparam \inst6|DataOut[2] .operation_mode = "normal";
defparam \inst6|DataOut[2] .output_mode = "comb_only";
defparam \inst6|DataOut[2] .register_cascade_mode = "off";
defparam \inst6|DataOut[2] .sum_lutc_input = "qfbk";
defparam \inst6|DataOut[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxv_lcell \inst5|Mux12~0 (
// Equation(s):
// \inst5|Mux12~0_combout  = (((!\inst3|DataOutCurrent [4] & !\inst3|DataOutCurrent [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|DataOutCurrent [4]),
	.datad(\inst3|DataOutCurrent [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|Mux12~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|Mux12~0 .lut_mask = "000f";
defparam \inst5|Mux12~0 .operation_mode = "normal";
defparam \inst5|Mux12~0 .output_mode = "comb_only";
defparam \inst5|Mux12~0 .register_cascade_mode = "off";
defparam \inst5|Mux12~0 .sum_lutc_input = "datac";
defparam \inst5|Mux12~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N5
maxv_lcell \inst5|DataOut[2] (
// Equation(s):
// \inst8|DataOut~17  = (\inst8|Output_select [0] & (((\inst8|DataOut~16 )))) # (!\inst8|Output_select [0] & ((\inst8|DataOut~16  & (\inst7|DataOut [2])) # (!\inst8|DataOut~16  & ((E1_DataOut[2])))))

	.clk(\clk~combout ),
	.dataa(\inst7|DataOut [2]),
	.datab(\inst8|Output_select [0]),
	.datac(\inst3|DataOutCurrent [2]),
	.datad(\inst8|DataOut~16 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|Mux12~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|DataOut~17 ),
	.regout(\inst5|DataOut [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|DataOut[2] .lut_mask = "ee30";
defparam \inst5|DataOut[2] .operation_mode = "normal";
defparam \inst5|DataOut[2] .output_mode = "comb_only";
defparam \inst5|DataOut[2] .register_cascade_mode = "off";
defparam \inst5|DataOut[2] .sum_lutc_input = "qfbk";
defparam \inst5|DataOut[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N3
maxv_lcell \inst7|Mux4~2 (
// Equation(s):
// \inst7|Mux4~2_combout  = (((\inst3|DataOutExtra [4] & !\inst3|DataOutExtra [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|DataOutExtra [4]),
	.datad(\inst3|DataOutExtra [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst7|Mux4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst7|Mux4~2 .lut_mask = "00f0";
defparam \inst7|Mux4~2 .operation_mode = "normal";
defparam \inst7|Mux4~2 .output_mode = "comb_only";
defparam \inst7|Mux4~2 .register_cascade_mode = "off";
defparam \inst7|Mux4~2 .sum_lutc_input = "datac";
defparam \inst7|Mux4~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N2
maxv_lcell \inst7|DataOut[6] (
// Equation(s):
// \inst7|DataOut [6] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst7|Mux4~2_combout , \inst3|DataOutExtra [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|DataOutExtra [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst7|Mux4~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst7|DataOut [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst7|DataOut[6] .lut_mask = "0000";
defparam \inst7|DataOut[6] .operation_mode = "normal";
defparam \inst7|DataOut[6] .output_mode = "reg_only";
defparam \inst7|DataOut[6] .register_cascade_mode = "off";
defparam \inst7|DataOut[6] .sum_lutc_input = "datac";
defparam \inst7|DataOut[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N1
maxv_lcell \inst4|Mux4~2 (
// Equation(s):
// \inst4|Mux4~2_combout  = (((!\inst3|DataOutVoltage [5] & \inst3|DataOutVoltage [4])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|DataOutVoltage [5]),
	.datad(\inst3|DataOutVoltage [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst4|Mux4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|Mux4~2 .lut_mask = "0f00";
defparam \inst4|Mux4~2 .operation_mode = "normal";
defparam \inst4|Mux4~2 .output_mode = "comb_only";
defparam \inst4|Mux4~2 .register_cascade_mode = "off";
defparam \inst4|Mux4~2 .sum_lutc_input = "datac";
defparam \inst4|Mux4~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N6
maxv_lcell \inst4|DataOut[6] (
// Equation(s):
// \inst4|DataOut [6] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst4|Mux4~2_combout , \inst3|DataOutVoltage [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|DataOutVoltage [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Mux4~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst4|DataOut [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|DataOut[6] .lut_mask = "0000";
defparam \inst4|DataOut[6] .operation_mode = "normal";
defparam \inst4|DataOut[6] .output_mode = "reg_only";
defparam \inst4|DataOut[6] .register_cascade_mode = "off";
defparam \inst4|DataOut[6] .sum_lutc_input = "datac";
defparam \inst4|DataOut[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N0
maxv_lcell \inst5|Mux4~2 (
// Equation(s):
// \inst5|Mux4~2_combout  = (((\inst3|DataOutCurrent [4] & !\inst3|DataOutCurrent [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|DataOutCurrent [4]),
	.datad(\inst3|DataOutCurrent [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst5|Mux4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|Mux4~2 .lut_mask = "00f0";
defparam \inst5|Mux4~2 .operation_mode = "normal";
defparam \inst5|Mux4~2 .output_mode = "comb_only";
defparam \inst5|Mux4~2 .register_cascade_mode = "off";
defparam \inst5|Mux4~2 .sum_lutc_input = "datac";
defparam \inst5|Mux4~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N3
maxv_lcell \inst5|DataOut[6] (
// Equation(s):
// \inst8|Mux9~0  = (\inst8|Output_select [1] & (((!\inst8|Output_select [0])))) # (!\inst8|Output_select [1] & ((\inst8|Output_select [0] & (\inst4|DataOut [6])) # (!\inst8|Output_select [0] & ((E1_DataOut[6])))))

	.clk(\clk~combout ),
	.dataa(\inst4|DataOut [6]),
	.datab(\inst8|Output_select [1]),
	.datac(\inst3|DataOutCurrent [2]),
	.datad(\inst8|Output_select [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|Mux4~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|Mux9~0 ),
	.regout(\inst5|DataOut [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|DataOut[6] .lut_mask = "22fc";
defparam \inst5|DataOut[6] .operation_mode = "normal";
defparam \inst5|DataOut[6] .output_mode = "comb_only";
defparam \inst5|DataOut[6] .register_cascade_mode = "off";
defparam \inst5|DataOut[6] .sum_lutc_input = "qfbk";
defparam \inst5|DataOut[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N6
maxv_lcell \inst6|Mux4~2 (
// Equation(s):
// \inst6|Mux4~2_combout  = ((\inst3|DataOutPower [4] & ((!\inst3|DataOutPower [5]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst3|DataOutPower [4]),
	.datac(vcc),
	.datad(\inst3|DataOutPower [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst6|Mux4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|Mux4~2 .lut_mask = "00cc";
defparam \inst6|Mux4~2 .operation_mode = "normal";
defparam \inst6|Mux4~2 .output_mode = "comb_only";
defparam \inst6|Mux4~2 .register_cascade_mode = "off";
defparam \inst6|Mux4~2 .sum_lutc_input = "datac";
defparam \inst6|Mux4~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N9
maxv_lcell \inst6|DataOut[6] (
// Equation(s):
// \inst8|Mux9~1  = (\inst8|Output_select [1] & ((\inst8|Mux9~0  & (\inst7|DataOut [6])) # (!\inst8|Mux9~0  & ((E3_DataOut[6]))))) # (!\inst8|Output_select [1] & (((\inst8|Mux9~0 ))))

	.clk(\clk~combout ),
	.dataa(\inst7|DataOut [6]),
	.datab(\inst8|Output_select [1]),
	.datac(\inst3|DataOutPower [2]),
	.datad(\inst8|Mux9~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Mux4~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|Mux9~1 ),
	.regout(\inst6|DataOut [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|DataOut[6] .lut_mask = "bbc0";
defparam \inst6|DataOut[6] .operation_mode = "normal";
defparam \inst6|DataOut[6] .output_mode = "comb_only";
defparam \inst6|DataOut[6] .register_cascade_mode = "off";
defparam \inst6|DataOut[6] .sum_lutc_input = "qfbk";
defparam \inst6|DataOut[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N3
maxv_lcell \inst8|DataOut[2] (
// Equation(s):
// \inst8|DataOut [2] = DFFEAS((\inst8|Output_style~regout  & (\inst8|DataOut~17 )) # (!\inst8|Output_style~regout  & (((\inst8|Mux9~1 )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst8|Output_style~regout ),
	.datab(\inst8|DataOut~17 ),
	.datac(vcc),
	.datad(\inst8|Mux9~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|DataOut [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|DataOut[2] .lut_mask = "dd88";
defparam \inst8|DataOut[2] .operation_mode = "normal";
defparam \inst8|DataOut[2] .output_mode = "reg_only";
defparam \inst8|DataOut[2] .register_cascade_mode = "off";
defparam \inst8|DataOut[2] .sum_lutc_input = "datac";
defparam \inst8|DataOut[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N2
maxv_lcell \inst8|DataOut[6] (
// Equation(s):
// \inst8|DataOut [6] = DFFEAS((\inst8|Output_style~regout  & (((\inst8|Mux9~1 )))) # (!\inst8|Output_style~regout  & (((\inst8|Mux5~1 )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst8|Output_style~regout ),
	.datab(vcc),
	.datac(\inst8|Mux5~1 ),
	.datad(\inst8|Mux9~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|DataOut [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|DataOut[6] .lut_mask = "fa50";
defparam \inst8|DataOut[6] .operation_mode = "normal";
defparam \inst8|DataOut[6] .output_mode = "reg_only";
defparam \inst8|DataOut[6] .register_cascade_mode = "off";
defparam \inst8|DataOut[6] .sum_lutc_input = "datac";
defparam \inst8|DataOut[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N1
maxv_lcell \inst1|Mux5~0 (
// Equation(s):
// \inst1|Mux5~0_combout  = (\inst1|counter [0] & (((\inst8|DataOut [6]) # (\inst1|counter [1])))) # (!\inst1|counter [0] & (\inst8|DataOut [2] & ((!\inst1|counter [1]))))

	.clk(gnd),
	.dataa(\inst8|DataOut [2]),
	.datab(\inst8|DataOut [6]),
	.datac(\inst1|counter [0]),
	.datad(\inst1|counter [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Mux5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Mux5~0 .lut_mask = "f0ca";
defparam \inst1|Mux5~0 .operation_mode = "normal";
defparam \inst1|Mux5~0 .output_mode = "comb_only";
defparam \inst1|Mux5~0 .register_cascade_mode = "off";
defparam \inst1|Mux5~0 .sum_lutc_input = "datac";
defparam \inst1|Mux5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N8
maxv_lcell \inst1|Mux5~1 (
// Equation(s):
// \inst1|Mux5~1_combout  = (\inst1|counter [1] & ((\inst1|Mux5~0_combout  & (\inst8|DataOut [14])) # (!\inst1|Mux5~0_combout  & ((\inst8|DataOut [10]))))) # (!\inst1|counter [1] & (((\inst1|Mux5~0_combout ))))

	.clk(gnd),
	.dataa(\inst8|DataOut [14]),
	.datab(\inst8|DataOut [10]),
	.datac(\inst1|counter [1]),
	.datad(\inst1|Mux5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Mux5~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Mux5~1 .lut_mask = "afc0";
defparam \inst1|Mux5~1 .operation_mode = "normal";
defparam \inst1|Mux5~1 .output_mode = "comb_only";
defparam \inst1|Mux5~1 .register_cascade_mode = "off";
defparam \inst1|Mux5~1 .sum_lutc_input = "datac";
defparam \inst1|Mux5~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N7
maxv_lcell \inst7|DataOut[11] (
// Equation(s):
// \inst7|DataOut [11] = DFFEAS((((\inst3|DataOutExtra [3]))), GLOBAL(\clk~combout ), VCC, , \inst7|Mux4~1 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst3|DataOutExtra [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|Mux4~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst7|DataOut [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst7|DataOut[11] .lut_mask = "ff00";
defparam \inst7|DataOut[11] .operation_mode = "normal";
defparam \inst7|DataOut[11] .output_mode = "reg_only";
defparam \inst7|DataOut[11] .register_cascade_mode = "off";
defparam \inst7|DataOut[11] .sum_lutc_input = "datac";
defparam \inst7|DataOut[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N5
maxv_lcell \inst4|DataOut[11] (
// Equation(s):
// \inst4|DataOut [11] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst4|Mux4~1 , \inst3|DataOutVoltage [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|DataOutVoltage [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Mux4~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst4|DataOut [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|DataOut[11] .lut_mask = "0000";
defparam \inst4|DataOut[11] .operation_mode = "normal";
defparam \inst4|DataOut[11] .output_mode = "reg_only";
defparam \inst4|DataOut[11] .register_cascade_mode = "off";
defparam \inst4|DataOut[11] .sum_lutc_input = "datac";
defparam \inst4|DataOut[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N4
maxv_lcell \inst5|DataOut[11] (
// Equation(s):
// \inst8|Mux4~0  = (\inst8|Output_select [1] & (!\inst8|Output_select [0])) # (!\inst8|Output_select [1] & ((\inst8|Output_select [0] & ((\inst4|DataOut [11]))) # (!\inst8|Output_select [0] & (E1_DataOut[11]))))

	.clk(\clk~combout ),
	.dataa(\inst8|Output_select [1]),
	.datab(\inst8|Output_select [0]),
	.datac(\inst3|DataOutCurrent [3]),
	.datad(\inst4|DataOut [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|Mux4~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|Mux4~0 ),
	.regout(\inst5|DataOut [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|DataOut[11] .lut_mask = "7632";
defparam \inst5|DataOut[11] .operation_mode = "normal";
defparam \inst5|DataOut[11] .output_mode = "comb_only";
defparam \inst5|DataOut[11] .register_cascade_mode = "off";
defparam \inst5|DataOut[11] .sum_lutc_input = "qfbk";
defparam \inst5|DataOut[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N5
maxv_lcell \inst6|DataOut[11] (
// Equation(s):
// \inst8|Mux4~1  = (\inst8|Output_select [1] & ((\inst8|Mux4~0  & (\inst7|DataOut [11])) # (!\inst8|Mux4~0  & ((E3_DataOut[11]))))) # (!\inst8|Output_select [1] & (((\inst8|Mux4~0 ))))

	.clk(\clk~combout ),
	.dataa(\inst8|Output_select [1]),
	.datab(\inst7|DataOut [11]),
	.datac(\inst3|DataOutPower [3]),
	.datad(\inst8|Mux4~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Mux4~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|Mux4~1 ),
	.regout(\inst6|DataOut [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|DataOut[11] .lut_mask = "dda0";
defparam \inst6|DataOut[11] .operation_mode = "normal";
defparam \inst6|DataOut[11] .output_mode = "comb_only";
defparam \inst6|DataOut[11] .register_cascade_mode = "off";
defparam \inst6|DataOut[11] .sum_lutc_input = "qfbk";
defparam \inst6|DataOut[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxv_lcell \inst8|DataOut[11] (
// Equation(s):
// \inst8|DataOut [11] = DFFEAS((\inst8|Output_style~regout  & (((\inst8|Mux4~1 )))) # (!\inst8|Output_style~regout  & (((\inst8|Mux0~1 )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst8|Output_style~regout ),
	.datab(vcc),
	.datac(\inst8|Mux4~1 ),
	.datad(\inst8|Mux0~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|DataOut [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|DataOut[11] .lut_mask = "f5a0";
defparam \inst8|DataOut[11] .operation_mode = "normal";
defparam \inst8|DataOut[11] .output_mode = "reg_only";
defparam \inst8|DataOut[11] .register_cascade_mode = "off";
defparam \inst8|DataOut[11] .sum_lutc_input = "datac";
defparam \inst8|DataOut[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N0
maxv_lcell \inst7|DataOut[3] (
// Equation(s):
// \inst7|DataOut [3] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst7|Mux12~0_combout , \inst3|DataOutExtra [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|DataOutExtra [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst7|Mux12~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst7|DataOut [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst7|DataOut[3] .lut_mask = "0000";
defparam \inst7|DataOut[3] .operation_mode = "normal";
defparam \inst7|DataOut[3] .output_mode = "reg_only";
defparam \inst7|DataOut[3] .register_cascade_mode = "off";
defparam \inst7|DataOut[3] .sum_lutc_input = "datac";
defparam \inst7|DataOut[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N4
maxv_lcell \inst4|DataOut[3] (
// Equation(s):
// \inst4|DataOut [3] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst4|Mux12~0_combout , \inst3|DataOutVoltage [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|DataOutVoltage [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Mux12~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst4|DataOut [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|DataOut[3] .lut_mask = "0000";
defparam \inst4|DataOut[3] .operation_mode = "normal";
defparam \inst4|DataOut[3] .output_mode = "reg_only";
defparam \inst4|DataOut[3] .register_cascade_mode = "off";
defparam \inst4|DataOut[3] .sum_lutc_input = "datac";
defparam \inst4|DataOut[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N8
maxv_lcell \inst5|DataOut[3] (
// Equation(s):
// \inst8|DataOut~21  = (\inst8|Output_select [0] & (!\inst8|Output_select [1] & ((\inst4|DataOut [3])))) # (!\inst8|Output_select [0] & ((\inst8|Output_select [1]) # ((E1_DataOut[3]))))

	.clk(\clk~combout ),
	.dataa(\inst8|Output_select [0]),
	.datab(\inst8|Output_select [1]),
	.datac(\inst3|DataOutCurrent [3]),
	.datad(\inst4|DataOut [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|Mux12~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|DataOut~21 ),
	.regout(\inst5|DataOut [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|DataOut[3] .lut_mask = "7654";
defparam \inst5|DataOut[3] .operation_mode = "normal";
defparam \inst5|DataOut[3] .output_mode = "comb_only";
defparam \inst5|DataOut[3] .register_cascade_mode = "off";
defparam \inst5|DataOut[3] .sum_lutc_input = "qfbk";
defparam \inst5|DataOut[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N0
maxv_lcell \inst6|DataOut[3] (
// Equation(s):
// \inst8|DataOut~22  = (\inst8|Output_select [1] & ((\inst8|DataOut~21  & (\inst7|DataOut [3])) # (!\inst8|DataOut~21  & ((E3_DataOut[3]))))) # (!\inst8|Output_select [1] & (((\inst8|DataOut~21 ))))

	.clk(\clk~combout ),
	.dataa(\inst8|Output_select [1]),
	.datab(\inst7|DataOut [3]),
	.datac(\inst3|DataOutPower [3]),
	.datad(\inst8|DataOut~21 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Mux12~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|DataOut~22 ),
	.regout(\inst6|DataOut [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|DataOut[3] .lut_mask = "dda0";
defparam \inst6|DataOut[3] .operation_mode = "normal";
defparam \inst6|DataOut[3] .output_mode = "comb_only";
defparam \inst6|DataOut[3] .register_cascade_mode = "off";
defparam \inst6|DataOut[3] .sum_lutc_input = "qfbk";
defparam \inst6|DataOut[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y5_N9
maxv_lcell \inst7|DataOut[7] (
// Equation(s):
// \inst7|DataOut [7] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst7|Mux4~2_combout , \inst3|DataOutExtra [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|DataOutExtra [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst7|Mux4~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst7|DataOut [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst7|DataOut[7] .lut_mask = "0000";
defparam \inst7|DataOut[7] .operation_mode = "normal";
defparam \inst7|DataOut[7] .output_mode = "reg_only";
defparam \inst7|DataOut[7] .register_cascade_mode = "off";
defparam \inst7|DataOut[7] .sum_lutc_input = "datac";
defparam \inst7|DataOut[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N2
maxv_lcell \inst4|DataOut[7] (
// Equation(s):
// \inst4|DataOut [7] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst4|Mux4~2_combout , \inst3|DataOutVoltage [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|DataOutVoltage [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Mux4~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst4|DataOut [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|DataOut[7] .lut_mask = "0000";
defparam \inst4|DataOut[7] .operation_mode = "normal";
defparam \inst4|DataOut[7] .output_mode = "reg_only";
defparam \inst4|DataOut[7] .register_cascade_mode = "off";
defparam \inst4|DataOut[7] .sum_lutc_input = "datac";
defparam \inst4|DataOut[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N2
maxv_lcell \inst6|DataOut[7] (
// Equation(s):
// \inst8|Mux8~0  = (\inst8|Output_select [1] & (((E3_DataOut[7]) # (!\inst8|Output_select [0])))) # (!\inst8|Output_select [1] & (\inst4|DataOut [7] & ((\inst8|Output_select [0]))))

	.clk(\clk~combout ),
	.dataa(\inst4|DataOut [7]),
	.datab(\inst8|Output_select [1]),
	.datac(\inst3|DataOutPower [3]),
	.datad(\inst8|Output_select [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Mux4~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|Mux8~0 ),
	.regout(\inst6|DataOut [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|DataOut[7] .lut_mask = "e2cc";
defparam \inst6|DataOut[7] .operation_mode = "normal";
defparam \inst6|DataOut[7] .output_mode = "comb_only";
defparam \inst6|DataOut[7] .register_cascade_mode = "off";
defparam \inst6|DataOut[7] .sum_lutc_input = "qfbk";
defparam \inst6|DataOut[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N1
maxv_lcell \inst5|DataOut[7] (
// Equation(s):
// \inst8|Mux8~1  = (\inst8|Output_select [0] & (((\inst8|Mux8~0 )))) # (!\inst8|Output_select [0] & ((\inst8|Mux8~0  & (\inst7|DataOut [7])) # (!\inst8|Mux8~0  & ((E1_DataOut[7])))))

	.clk(\clk~combout ),
	.dataa(\inst7|DataOut [7]),
	.datab(\inst8|Output_select [0]),
	.datac(\inst3|DataOutCurrent [3]),
	.datad(\inst8|Mux8~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|Mux4~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|Mux8~1 ),
	.regout(\inst5|DataOut [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|DataOut[7] .lut_mask = "ee30";
defparam \inst5|DataOut[7] .operation_mode = "normal";
defparam \inst5|DataOut[7] .output_mode = "comb_only";
defparam \inst5|DataOut[7] .register_cascade_mode = "off";
defparam \inst5|DataOut[7] .sum_lutc_input = "qfbk";
defparam \inst5|DataOut[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y5_N5
maxv_lcell \inst8|DataOut[3] (
// Equation(s):
// \inst8|DataOut [3] = DFFEAS((\inst8|Output_style~regout  & (((\inst8|DataOut~22 )))) # (!\inst8|Output_style~regout  & (((\inst8|Mux8~1 )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst8|Output_style~regout ),
	.datab(vcc),
	.datac(\inst8|DataOut~22 ),
	.datad(\inst8|Mux8~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|DataOut [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|DataOut[3] .lut_mask = "f5a0";
defparam \inst8|DataOut[3] .operation_mode = "normal";
defparam \inst8|DataOut[3] .output_mode = "reg_only";
defparam \inst8|DataOut[3] .register_cascade_mode = "off";
defparam \inst8|DataOut[3] .sum_lutc_input = "datac";
defparam \inst8|DataOut[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N4
maxv_lcell \inst8|DataOut[7] (
// Equation(s):
// \inst8|DataOut [7] = DFFEAS((\inst8|Output_style~regout  & (((\inst8|Mux8~1 )))) # (!\inst8|Output_style~regout  & (((\inst8|Mux4~1 )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst8|Output_style~regout ),
	.datab(vcc),
	.datac(\inst8|Mux8~1 ),
	.datad(\inst8|Mux4~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|DataOut [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|DataOut[7] .lut_mask = "f5a0";
defparam \inst8|DataOut[7] .operation_mode = "normal";
defparam \inst8|DataOut[7] .output_mode = "reg_only";
defparam \inst8|DataOut[7] .register_cascade_mode = "off";
defparam \inst8|DataOut[7] .sum_lutc_input = "datac";
defparam \inst8|DataOut[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N0
maxv_lcell \inst1|Mux4~0 (
// Equation(s):
// \inst1|Mux4~0_combout  = (\inst1|counter [0] & (((\inst8|DataOut [7]) # (\inst1|counter [1])))) # (!\inst1|counter [0] & (\inst8|DataOut [3] & ((!\inst1|counter [1]))))

	.clk(gnd),
	.dataa(\inst8|DataOut [3]),
	.datab(\inst8|DataOut [7]),
	.datac(\inst1|counter [0]),
	.datad(\inst1|counter [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Mux4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Mux4~0 .lut_mask = "f0ca";
defparam \inst1|Mux4~0 .operation_mode = "normal";
defparam \inst1|Mux4~0 .output_mode = "comb_only";
defparam \inst1|Mux4~0 .register_cascade_mode = "off";
defparam \inst1|Mux4~0 .sum_lutc_input = "datac";
defparam \inst1|Mux4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N6
maxv_lcell \inst1|Mux4~1 (
// Equation(s):
// \inst1|Mux4~1_combout  = (\inst1|Mux4~0_combout  & ((\inst8|DataOut [15]) # ((!\inst1|counter [1])))) # (!\inst1|Mux4~0_combout  & (((\inst8|DataOut [11] & \inst1|counter [1]))))

	.clk(gnd),
	.dataa(\inst8|DataOut [15]),
	.datab(\inst8|DataOut [11]),
	.datac(\inst1|Mux4~0_combout ),
	.datad(\inst1|counter [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Mux4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Mux4~1 .lut_mask = "acf0";
defparam \inst1|Mux4~1 .operation_mode = "normal";
defparam \inst1|Mux4~1 .output_mode = "comb_only";
defparam \inst1|Mux4~1 .register_cascade_mode = "off";
defparam \inst1|Mux4~1 .sum_lutc_input = "datac";
defparam \inst1|Mux4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N7
maxv_lcell \inst7|DataOut[5] (
// Equation(s):
// \inst7|DataOut [5] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst7|Mux4~2_combout , \inst3|DataOutExtra [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|DataOutExtra [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst7|Mux4~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst7|DataOut [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst7|DataOut[5] .lut_mask = "0000";
defparam \inst7|DataOut[5] .operation_mode = "normal";
defparam \inst7|DataOut[5] .output_mode = "reg_only";
defparam \inst7|DataOut[5] .register_cascade_mode = "off";
defparam \inst7|DataOut[5] .sum_lutc_input = "datac";
defparam \inst7|DataOut[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N0
maxv_lcell \inst4|DataOut[5] (
// Equation(s):
// \inst4|DataOut [5] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst4|Mux4~2_combout , \inst3|DataOutVoltage [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|DataOutVoltage [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Mux4~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst4|DataOut [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|DataOut[5] .lut_mask = "0000";
defparam \inst4|DataOut[5] .operation_mode = "normal";
defparam \inst4|DataOut[5] .output_mode = "reg_only";
defparam \inst4|DataOut[5] .register_cascade_mode = "off";
defparam \inst4|DataOut[5] .sum_lutc_input = "datac";
defparam \inst4|DataOut[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N5
maxv_lcell \inst6|DataOut[5] (
// Equation(s):
// \inst8|Mux10~0  = (\inst8|Output_select [1] & (((E3_DataOut[5]) # (!\inst8|Output_select [0])))) # (!\inst8|Output_select [1] & (\inst4|DataOut [5] & ((\inst8|Output_select [0]))))

	.clk(\clk~combout ),
	.dataa(\inst4|DataOut [5]),
	.datab(\inst8|Output_select [1]),
	.datac(\inst3|DataOutPower [1]),
	.datad(\inst8|Output_select [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Mux4~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|Mux10~0 ),
	.regout(\inst6|DataOut [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|DataOut[5] .lut_mask = "e2cc";
defparam \inst6|DataOut[5] .operation_mode = "normal";
defparam \inst6|DataOut[5] .output_mode = "comb_only";
defparam \inst6|DataOut[5] .register_cascade_mode = "off";
defparam \inst6|DataOut[5] .sum_lutc_input = "qfbk";
defparam \inst6|DataOut[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N6
maxv_lcell \inst5|DataOut[5] (
// Equation(s):
// \inst8|Mux10~1  = (\inst8|Output_select [0] & (((\inst8|Mux10~0 )))) # (!\inst8|Output_select [0] & ((\inst8|Mux10~0  & (\inst7|DataOut [5])) # (!\inst8|Mux10~0  & ((E1_DataOut[5])))))

	.clk(\clk~combout ),
	.dataa(\inst7|DataOut [5]),
	.datab(\inst8|Output_select [0]),
	.datac(\inst3|DataOutCurrent [1]),
	.datad(\inst8|Mux10~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|Mux4~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|Mux10~1 ),
	.regout(\inst5|DataOut [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|DataOut[5] .lut_mask = "ee30";
defparam \inst5|DataOut[5] .operation_mode = "normal";
defparam \inst5|DataOut[5] .output_mode = "comb_only";
defparam \inst5|DataOut[5] .register_cascade_mode = "off";
defparam \inst5|DataOut[5] .sum_lutc_input = "qfbk";
defparam \inst5|DataOut[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N6
maxv_lcell \inst7|DataOut[9] (
// Equation(s):
// \inst7|DataOut [9] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst7|Mux4~1 , \inst3|DataOutExtra [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|DataOutExtra [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst7|Mux4~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst7|DataOut [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst7|DataOut[9] .lut_mask = "0000";
defparam \inst7|DataOut[9] .operation_mode = "normal";
defparam \inst7|DataOut[9] .output_mode = "reg_only";
defparam \inst7|DataOut[9] .register_cascade_mode = "off";
defparam \inst7|DataOut[9] .sum_lutc_input = "datac";
defparam \inst7|DataOut[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N3
maxv_lcell \inst4|DataOut[9] (
// Equation(s):
// \inst4|DataOut [9] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst4|Mux4~1 , \inst3|DataOutVoltage [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|DataOutVoltage [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Mux4~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst4|DataOut [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|DataOut[9] .lut_mask = "0000";
defparam \inst4|DataOut[9] .operation_mode = "normal";
defparam \inst4|DataOut[9] .output_mode = "reg_only";
defparam \inst4|DataOut[9] .register_cascade_mode = "off";
defparam \inst4|DataOut[9] .sum_lutc_input = "datac";
defparam \inst4|DataOut[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N6
maxv_lcell \inst5|DataOut[9] (
// Equation(s):
// \inst8|Mux6~0  = (\inst8|Output_select [1] & (!\inst8|Output_select [0])) # (!\inst8|Output_select [1] & ((\inst8|Output_select [0] & ((\inst4|DataOut [9]))) # (!\inst8|Output_select [0] & (E1_DataOut[9]))))

	.clk(\clk~combout ),
	.dataa(\inst8|Output_select [1]),
	.datab(\inst8|Output_select [0]),
	.datac(\inst3|DataOutCurrent [1]),
	.datad(\inst4|DataOut [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|Mux4~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|Mux6~0 ),
	.regout(\inst5|DataOut [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|DataOut[9] .lut_mask = "7632";
defparam \inst5|DataOut[9] .operation_mode = "normal";
defparam \inst5|DataOut[9] .output_mode = "comb_only";
defparam \inst5|DataOut[9] .register_cascade_mode = "off";
defparam \inst5|DataOut[9] .sum_lutc_input = "qfbk";
defparam \inst5|DataOut[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N7
maxv_lcell \inst6|DataOut[9] (
// Equation(s):
// \inst8|Mux6~1  = (\inst8|Output_select [1] & ((\inst8|Mux6~0  & (\inst7|DataOut [9])) # (!\inst8|Mux6~0  & ((E3_DataOut[9]))))) # (!\inst8|Output_select [1] & (((\inst8|Mux6~0 ))))

	.clk(\clk~combout ),
	.dataa(\inst7|DataOut [9]),
	.datab(\inst8|Output_select [1]),
	.datac(\inst3|DataOutPower [1]),
	.datad(\inst8|Mux6~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Mux4~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|Mux6~1 ),
	.regout(\inst6|DataOut [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|DataOut[9] .lut_mask = "bbc0";
defparam \inst6|DataOut[9] .operation_mode = "normal";
defparam \inst6|DataOut[9] .output_mode = "comb_only";
defparam \inst6|DataOut[9] .register_cascade_mode = "off";
defparam \inst6|DataOut[9] .sum_lutc_input = "qfbk";
defparam \inst6|DataOut[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N9
maxv_lcell \inst8|DataOut[5] (
// Equation(s):
// \inst8|DataOut [5] = DFFEAS(((\inst8|Output_style~regout  & (\inst8|Mux10~1 )) # (!\inst8|Output_style~regout  & ((\inst8|Mux6~1 )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|Output_style~regout ),
	.datac(\inst8|Mux10~1 ),
	.datad(\inst8|Mux6~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|DataOut [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|DataOut[5] .lut_mask = "f3c0";
defparam \inst8|DataOut[5] .operation_mode = "normal";
defparam \inst8|DataOut[5] .output_mode = "reg_only";
defparam \inst8|DataOut[5] .register_cascade_mode = "off";
defparam \inst8|DataOut[5] .sum_lutc_input = "datac";
defparam \inst8|DataOut[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N1
maxv_lcell \inst7|DataOut[1] (
// Equation(s):
// \inst7|DataOut [1] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst7|Mux12~0_combout , \inst3|DataOutExtra [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|DataOutExtra [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst7|Mux12~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst7|DataOut [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst7|DataOut[1] .lut_mask = "0000";
defparam \inst7|DataOut[1] .operation_mode = "normal";
defparam \inst7|DataOut[1] .output_mode = "reg_only";
defparam \inst7|DataOut[1] .register_cascade_mode = "off";
defparam \inst7|DataOut[1] .sum_lutc_input = "datac";
defparam \inst7|DataOut[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N7
maxv_lcell \inst4|DataOut[1] (
// Equation(s):
// \inst4|DataOut [1] = DFFEAS((((\inst3|DataOutVoltage [1]))), GLOBAL(\clk~combout ), VCC, , \inst4|Mux12~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst3|DataOutVoltage [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Mux12~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst4|DataOut [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|DataOut[1] .lut_mask = "ff00";
defparam \inst4|DataOut[1] .operation_mode = "normal";
defparam \inst4|DataOut[1] .output_mode = "reg_only";
defparam \inst4|DataOut[1] .register_cascade_mode = "off";
defparam \inst4|DataOut[1] .sum_lutc_input = "datac";
defparam \inst4|DataOut[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N7
maxv_lcell \inst5|DataOut[1] (
// Equation(s):
// \inst8|DataOut~11  = (\inst8|Output_select [0] & (!\inst8|Output_select [1] & ((\inst4|DataOut [1])))) # (!\inst8|Output_select [0] & ((\inst8|Output_select [1]) # ((E1_DataOut[1]))))

	.clk(\clk~combout ),
	.dataa(\inst8|Output_select [0]),
	.datab(\inst8|Output_select [1]),
	.datac(\inst3|DataOutCurrent [1]),
	.datad(\inst4|DataOut [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|Mux12~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|DataOut~11 ),
	.regout(\inst5|DataOut [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|DataOut[1] .lut_mask = "7654";
defparam \inst5|DataOut[1] .operation_mode = "normal";
defparam \inst5|DataOut[1] .output_mode = "comb_only";
defparam \inst5|DataOut[1] .register_cascade_mode = "off";
defparam \inst5|DataOut[1] .sum_lutc_input = "qfbk";
defparam \inst5|DataOut[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N5
maxv_lcell \inst6|DataOut[1] (
// Equation(s):
// \inst8|DataOut~12  = (\inst8|Output_select [1] & ((\inst8|DataOut~11  & (\inst7|DataOut [1])) # (!\inst8|DataOut~11  & ((E3_DataOut[1]))))) # (!\inst8|Output_select [1] & (((\inst8|DataOut~11 ))))

	.clk(\clk~combout ),
	.dataa(\inst7|DataOut [1]),
	.datab(\inst8|Output_select [1]),
	.datac(\inst3|DataOutPower [1]),
	.datad(\inst8|DataOut~11 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Mux12~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|DataOut~12 ),
	.regout(\inst6|DataOut [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|DataOut[1] .lut_mask = "bbc0";
defparam \inst6|DataOut[1] .operation_mode = "normal";
defparam \inst6|DataOut[1] .output_mode = "comb_only";
defparam \inst6|DataOut[1] .register_cascade_mode = "off";
defparam \inst6|DataOut[1] .sum_lutc_input = "qfbk";
defparam \inst6|DataOut[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N6
maxv_lcell \inst8|DataOut[1] (
// Equation(s):
// \inst8|DataOut [1] = DFFEAS(((\inst8|Output_style~regout  & ((\inst8|DataOut~12 ))) # (!\inst8|Output_style~regout  & (\inst8|Mux10~1 ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|Output_style~regout ),
	.datac(\inst8|Mux10~1 ),
	.datad(\inst8|DataOut~12 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|DataOut [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|DataOut[1] .lut_mask = "fc30";
defparam \inst8|DataOut[1] .operation_mode = "normal";
defparam \inst8|DataOut[1] .output_mode = "reg_only";
defparam \inst8|DataOut[1] .register_cascade_mode = "off";
defparam \inst8|DataOut[1] .sum_lutc_input = "datac";
defparam \inst8|DataOut[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N1
maxv_lcell \inst8|DataOut[9] (
// Equation(s):
// \inst8|DataOut [9] = DFFEAS(((\inst8|Output_style~regout  & ((\inst8|Mux6~1 ))) # (!\inst8|Output_style~regout  & (\inst8|Mux2~1 ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|Output_style~regout ),
	.datac(\inst8|Mux2~1 ),
	.datad(\inst8|Mux6~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|DataOut [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|DataOut[9] .lut_mask = "fc30";
defparam \inst8|DataOut[9] .operation_mode = "normal";
defparam \inst8|DataOut[9] .output_mode = "reg_only";
defparam \inst8|DataOut[9] .register_cascade_mode = "off";
defparam \inst8|DataOut[9] .sum_lutc_input = "datac";
defparam \inst8|DataOut[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N2
maxv_lcell \inst1|Mux6~0 (
// Equation(s):
// \inst1|Mux6~0_combout  = (\inst1|counter [0] & (((\inst1|counter [1])))) # (!\inst1|counter [0] & ((\inst1|counter [1] & ((\inst8|DataOut [9]))) # (!\inst1|counter [1] & (\inst8|DataOut [1]))))

	.clk(gnd),
	.dataa(\inst8|DataOut [1]),
	.datab(\inst8|DataOut [9]),
	.datac(\inst1|counter [0]),
	.datad(\inst1|counter [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Mux6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Mux6~0 .lut_mask = "fc0a";
defparam \inst1|Mux6~0 .operation_mode = "normal";
defparam \inst1|Mux6~0 .output_mode = "comb_only";
defparam \inst1|Mux6~0 .register_cascade_mode = "off";
defparam \inst1|Mux6~0 .sum_lutc_input = "datac";
defparam \inst1|Mux6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N0
maxv_lcell \inst1|Mux6~1 (
// Equation(s):
// \inst1|Mux6~1_combout  = (\inst1|counter [0] & ((\inst1|Mux6~0_combout  & (\inst8|DataOut [13])) # (!\inst1|Mux6~0_combout  & ((\inst8|DataOut [5]))))) # (!\inst1|counter [0] & (((\inst1|Mux6~0_combout ))))

	.clk(gnd),
	.dataa(\inst8|DataOut [13]),
	.datab(\inst8|DataOut [5]),
	.datac(\inst1|counter [0]),
	.datad(\inst1|Mux6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Mux6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Mux6~1 .lut_mask = "afc0";
defparam \inst1|Mux6~1 .operation_mode = "normal";
defparam \inst1|Mux6~1 .output_mode = "comb_only";
defparam \inst1|Mux6~1 .register_cascade_mode = "off";
defparam \inst1|Mux6~1 .sum_lutc_input = "datac";
defparam \inst1|Mux6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N3
maxv_lcell \inst2|shift_reg[0] (
// Equation(s):
// \inst2|shift_reg [0] = DFFEAS((((\inst2|shift_reg [1]))), GLOBAL(\clk~combout ), VCC, , \inst2|shift~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|shift_reg [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|shift~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst2|shift_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst2|shift_reg[0] .lut_mask = "ff00";
defparam \inst2|shift_reg[0] .operation_mode = "normal";
defparam \inst2|shift_reg[0] .output_mode = "reg_only";
defparam \inst2|shift_reg[0] .register_cascade_mode = "off";
defparam \inst2|shift_reg[0] .sum_lutc_input = "datac";
defparam \inst2|shift_reg[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N1
maxv_lcell \inst3|DataOutCurrent[0] (
// Equation(s):
// \inst2|shift_reg_out [0] = ((GLOBAL(\inst2|shift_out~0_combout ) & ((\inst2|shift_reg_out [0]))) # (!GLOBAL(\inst2|shift_out~0_combout ) & (\inst2|shift_reg [0])))
// \inst3|DataOutCurrent [0] = DFFEAS(\inst2|shift_reg_out [0], GLOBAL(\clk~combout ), VCC, , \inst3|Mux14~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst2|shift_reg [0]),
	.datac(\inst2|shift_out~0_combout ),
	.datad(\inst2|shift_reg_out [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|Mux14~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst2|shift_reg_out [0]),
	.regout(\inst3|DataOutCurrent [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|DataOutCurrent[0] .lut_mask = "fc0c";
defparam \inst3|DataOutCurrent[0] .operation_mode = "normal";
defparam \inst3|DataOutCurrent[0] .output_mode = "reg_and_comb";
defparam \inst3|DataOutCurrent[0] .register_cascade_mode = "off";
defparam \inst3|DataOutCurrent[0] .sum_lutc_input = "datac";
defparam \inst3|DataOutCurrent[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N4
maxv_lcell \inst3|DataOutExtra[0] (
// Equation(s):
// \inst3|DataOutExtra [0] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst3|Mux14~2_combout , \inst2|shift_reg_out [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|shift_reg_out [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|Mux14~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|DataOutExtra [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|DataOutExtra[0] .lut_mask = "0000";
defparam \inst3|DataOutExtra[0] .operation_mode = "normal";
defparam \inst3|DataOutExtra[0] .output_mode = "reg_only";
defparam \inst3|DataOutExtra[0] .register_cascade_mode = "off";
defparam \inst3|DataOutExtra[0] .sum_lutc_input = "datac";
defparam \inst3|DataOutExtra[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N0
maxv_lcell \inst7|DataOut[12] (
// Equation(s):
// \inst7|DataOut [12] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst7|Mux4~0 , \inst3|DataOutExtra [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|DataOutExtra [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst7|Mux4~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst7|DataOut [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst7|DataOut[12] .lut_mask = "0000";
defparam \inst7|DataOut[12] .operation_mode = "normal";
defparam \inst7|DataOut[12] .output_mode = "reg_only";
defparam \inst7|DataOut[12] .register_cascade_mode = "off";
defparam \inst7|DataOut[12] .sum_lutc_input = "datac";
defparam \inst7|DataOut[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N7
maxv_lcell \inst3|DataOutPower[0] (
// Equation(s):
// \inst3|DataOutPower [0] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst3|Mux14~1_combout , \inst2|shift_reg_out [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|shift_reg_out [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|Mux14~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|DataOutPower [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|DataOutPower[0] .lut_mask = "0000";
defparam \inst3|DataOutPower[0] .operation_mode = "normal";
defparam \inst3|DataOutPower[0] .output_mode = "reg_only";
defparam \inst3|DataOutPower[0] .register_cascade_mode = "off";
defparam \inst3|DataOutPower[0] .sum_lutc_input = "datac";
defparam \inst3|DataOutPower[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N6
maxv_lcell \inst3|DataOutVoltage[0] (
// Equation(s):
// \inst3|DataOutVoltage [0] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst3|Mux2~0_combout , \inst2|shift_reg_out [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|shift_reg_out [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|Mux2~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst3|DataOutVoltage [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst3|DataOutVoltage[0] .lut_mask = "0000";
defparam \inst3|DataOutVoltage[0] .operation_mode = "normal";
defparam \inst3|DataOutVoltage[0] .output_mode = "reg_only";
defparam \inst3|DataOutVoltage[0] .register_cascade_mode = "off";
defparam \inst3|DataOutVoltage[0] .sum_lutc_input = "datac";
defparam \inst3|DataOutVoltage[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N4
maxv_lcell \inst4|DataOut[12] (
// Equation(s):
// \inst4|DataOut [12] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst4|Mux4~0 , \inst3|DataOutVoltage [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|DataOutVoltage [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Mux4~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst4|DataOut [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|DataOut[12] .lut_mask = "0000";
defparam \inst4|DataOut[12] .operation_mode = "normal";
defparam \inst4|DataOut[12] .output_mode = "reg_only";
defparam \inst4|DataOut[12] .register_cascade_mode = "off";
defparam \inst4|DataOut[12] .sum_lutc_input = "datac";
defparam \inst4|DataOut[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N8
maxv_lcell \inst5|DataOut[12] (
// Equation(s):
// \inst8|Mux3~0  = (\inst8|Output_select [0] & (\inst4|DataOut [12] & ((!\inst8|Output_select [1])))) # (!\inst8|Output_select [0] & (((E1_DataOut[12]) # (\inst8|Output_select [1]))))

	.clk(\clk~combout ),
	.dataa(\inst8|Output_select [0]),
	.datab(\inst4|DataOut [12]),
	.datac(\inst3|DataOutCurrent [0]),
	.datad(\inst8|Output_select [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|Mux4~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|Mux3~0 ),
	.regout(\inst5|DataOut [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|DataOut[12] .lut_mask = "55d8";
defparam \inst5|DataOut[12] .operation_mode = "normal";
defparam \inst5|DataOut[12] .output_mode = "comb_only";
defparam \inst5|DataOut[12] .register_cascade_mode = "off";
defparam \inst5|DataOut[12] .sum_lutc_input = "qfbk";
defparam \inst5|DataOut[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N9
maxv_lcell \inst6|DataOut[12] (
// Equation(s):
// \inst8|Mux3~1  = (\inst8|Output_select [1] & ((\inst8|Mux3~0  & (\inst7|DataOut [12])) # (!\inst8|Mux3~0  & ((E3_DataOut[12]))))) # (!\inst8|Output_select [1] & (((\inst8|Mux3~0 ))))

	.clk(\clk~combout ),
	.dataa(\inst7|DataOut [12]),
	.datab(\inst8|Output_select [1]),
	.datac(\inst3|DataOutPower [0]),
	.datad(\inst8|Mux3~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Mux4~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|Mux3~1 ),
	.regout(\inst6|DataOut [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|DataOut[12] .lut_mask = "bbc0";
defparam \inst6|DataOut[12] .operation_mode = "normal";
defparam \inst6|DataOut[12] .output_mode = "comb_only";
defparam \inst6|DataOut[12] .register_cascade_mode = "off";
defparam \inst6|DataOut[12] .sum_lutc_input = "qfbk";
defparam \inst6|DataOut[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N5
maxv_lcell \inst7|DataOut[8] (
// Equation(s):
// \inst7|DataOut [8] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst7|Mux4~1 , \inst3|DataOutExtra [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|DataOutExtra [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst7|Mux4~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst7|DataOut [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst7|DataOut[8] .lut_mask = "0000";
defparam \inst7|DataOut[8] .operation_mode = "normal";
defparam \inst7|DataOut[8] .output_mode = "reg_only";
defparam \inst7|DataOut[8] .register_cascade_mode = "off";
defparam \inst7|DataOut[8] .sum_lutc_input = "datac";
defparam \inst7|DataOut[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N9
maxv_lcell \inst4|DataOut[8] (
// Equation(s):
// \inst4|DataOut [8] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst4|Mux4~1 , \inst3|DataOutVoltage [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|DataOutVoltage [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Mux4~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst4|DataOut [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|DataOut[8] .lut_mask = "0000";
defparam \inst4|DataOut[8] .operation_mode = "normal";
defparam \inst4|DataOut[8] .output_mode = "reg_only";
defparam \inst4|DataOut[8] .register_cascade_mode = "off";
defparam \inst4|DataOut[8] .sum_lutc_input = "datac";
defparam \inst4|DataOut[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N2
maxv_lcell \inst6|DataOut[8] (
// Equation(s):
// \inst8|Mux7~0  = (\inst8|Output_select [0] & ((\inst8|Output_select [1] & (E3_DataOut[8])) # (!\inst8|Output_select [1] & ((\inst4|DataOut [8]))))) # (!\inst8|Output_select [0] & (\inst8|Output_select [1]))

	.clk(\clk~combout ),
	.dataa(\inst8|Output_select [0]),
	.datab(\inst8|Output_select [1]),
	.datac(\inst3|DataOutPower [0]),
	.datad(\inst4|DataOut [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Mux4~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|Mux7~0 ),
	.regout(\inst6|DataOut [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|DataOut[8] .lut_mask = "e6c4";
defparam \inst6|DataOut[8] .operation_mode = "normal";
defparam \inst6|DataOut[8] .output_mode = "comb_only";
defparam \inst6|DataOut[8] .register_cascade_mode = "off";
defparam \inst6|DataOut[8] .sum_lutc_input = "qfbk";
defparam \inst6|DataOut[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N3
maxv_lcell \inst5|DataOut[8] (
// Equation(s):
// \inst8|Mux7~1  = (\inst8|Output_select [0] & (((\inst8|Mux7~0 )))) # (!\inst8|Output_select [0] & ((\inst8|Mux7~0  & (\inst7|DataOut [8])) # (!\inst8|Mux7~0  & ((E1_DataOut[8])))))

	.clk(\clk~combout ),
	.dataa(\inst7|DataOut [8]),
	.datab(\inst8|Output_select [0]),
	.datac(\inst3|DataOutCurrent [0]),
	.datad(\inst8|Mux7~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|Mux4~1 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|Mux7~1 ),
	.regout(\inst5|DataOut [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|DataOut[8] .lut_mask = "ee30";
defparam \inst5|DataOut[8] .operation_mode = "normal";
defparam \inst5|DataOut[8] .output_mode = "comb_only";
defparam \inst5|DataOut[8] .register_cascade_mode = "off";
defparam \inst5|DataOut[8] .sum_lutc_input = "qfbk";
defparam \inst5|DataOut[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N4
maxv_lcell \inst8|DataOut[8] (
// Equation(s):
// \inst8|DataOut [8] = DFFEAS(((\inst8|Output_style~regout  & ((\inst8|Mux7~1 ))) # (!\inst8|Output_style~regout  & (\inst8|Mux3~1 ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|Output_style~regout ),
	.datac(\inst8|Mux3~1 ),
	.datad(\inst8|Mux7~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|DataOut [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|DataOut[8] .lut_mask = "fc30";
defparam \inst8|DataOut[8] .operation_mode = "normal";
defparam \inst8|DataOut[8] .output_mode = "reg_only";
defparam \inst8|DataOut[8] .register_cascade_mode = "off";
defparam \inst8|DataOut[8] .sum_lutc_input = "datac";
defparam \inst8|DataOut[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxv_lcell \inst8|DataOut[12] (
// Equation(s):
// \inst8|DataOut [12] = DFFEAS(((\inst8|Output_style~regout  & ((\inst8|Mux3~1 ))) # (!\inst8|Output_style~regout  & (!\inst8|Output_select [0]))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst8|Output_select [0]),
	.datab(vcc),
	.datac(\inst8|Output_style~regout ),
	.datad(\inst8|Mux3~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|DataOut [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|DataOut[12] .lut_mask = "f505";
defparam \inst8|DataOut[12] .operation_mode = "normal";
defparam \inst8|DataOut[12] .output_mode = "reg_only";
defparam \inst8|DataOut[12] .register_cascade_mode = "off";
defparam \inst8|DataOut[12] .sum_lutc_input = "datac";
defparam \inst8|DataOut[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N5
maxv_lcell \inst7|DataOut[4] (
// Equation(s):
// \inst7|DataOut [4] = DFFEAS((((\inst3|DataOutExtra [0]))), GLOBAL(\clk~combout ), VCC, , \inst7|Mux4~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst3|DataOutExtra [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|Mux4~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst7|DataOut [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst7|DataOut[4] .lut_mask = "ff00";
defparam \inst7|DataOut[4] .operation_mode = "normal";
defparam \inst7|DataOut[4] .output_mode = "reg_only";
defparam \inst7|DataOut[4] .register_cascade_mode = "off";
defparam \inst7|DataOut[4] .sum_lutc_input = "datac";
defparam \inst7|DataOut[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N1
maxv_lcell \inst4|DataOut[4] (
// Equation(s):
// \inst4|DataOut [4] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \inst4|Mux4~2_combout , \inst3|DataOutVoltage [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|DataOutVoltage [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst4|Mux4~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst4|DataOut [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|DataOut[4] .lut_mask = "0000";
defparam \inst4|DataOut[4] .operation_mode = "normal";
defparam \inst4|DataOut[4] .output_mode = "reg_only";
defparam \inst4|DataOut[4] .register_cascade_mode = "off";
defparam \inst4|DataOut[4] .sum_lutc_input = "datac";
defparam \inst4|DataOut[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N7
maxv_lcell \inst5|DataOut[4] (
// Equation(s):
// \inst8|Mux11~0  = (\inst8|Output_select [1] & (((!\inst8|Output_select [0])))) # (!\inst8|Output_select [1] & ((\inst8|Output_select [0] & (\inst4|DataOut [4])) # (!\inst8|Output_select [0] & ((E1_DataOut[4])))))

	.clk(\clk~combout ),
	.dataa(\inst4|DataOut [4]),
	.datab(\inst8|Output_select [1]),
	.datac(\inst3|DataOutCurrent [0]),
	.datad(\inst8|Output_select [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|Mux4~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|Mux11~0 ),
	.regout(\inst5|DataOut [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|DataOut[4] .lut_mask = "22fc";
defparam \inst5|DataOut[4] .operation_mode = "normal";
defparam \inst5|DataOut[4] .output_mode = "comb_only";
defparam \inst5|DataOut[4] .register_cascade_mode = "off";
defparam \inst5|DataOut[4] .sum_lutc_input = "qfbk";
defparam \inst5|DataOut[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N8
maxv_lcell \inst6|DataOut[4] (
// Equation(s):
// \inst8|Mux11~1  = (\inst8|Output_select [1] & ((\inst8|Mux11~0  & (\inst7|DataOut [4])) # (!\inst8|Mux11~0  & ((E3_DataOut[4]))))) # (!\inst8|Output_select [1] & (((\inst8|Mux11~0 ))))

	.clk(\clk~combout ),
	.dataa(\inst7|DataOut [4]),
	.datab(\inst8|Output_select [1]),
	.datac(\inst3|DataOutPower [0]),
	.datad(\inst8|Mux11~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Mux4~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|Mux11~1 ),
	.regout(\inst6|DataOut [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|DataOut[4] .lut_mask = "bbc0";
defparam \inst6|DataOut[4] .operation_mode = "normal";
defparam \inst6|DataOut[4] .output_mode = "comb_only";
defparam \inst6|DataOut[4] .register_cascade_mode = "off";
defparam \inst6|DataOut[4] .sum_lutc_input = "qfbk";
defparam \inst6|DataOut[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y5_N8
maxv_lcell \inst7|DataOut[0] (
// Equation(s):
// \inst7|DataOut [0] = DFFEAS((((\inst3|DataOutExtra [0]))), GLOBAL(\clk~combout ), VCC, , \inst7|Mux12~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst3|DataOutExtra [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst7|Mux12~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst7|DataOut [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst7|DataOut[0] .lut_mask = "ff00";
defparam \inst7|DataOut[0] .operation_mode = "normal";
defparam \inst7|DataOut[0] .output_mode = "reg_only";
defparam \inst7|DataOut[0] .register_cascade_mode = "off";
defparam \inst7|DataOut[0] .sum_lutc_input = "datac";
defparam \inst7|DataOut[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N8
maxv_lcell \inst4|DataOut[0] (
// Equation(s):
// \inst4|DataOut [0] = DFFEAS((((\inst3|DataOutVoltage [0]))), GLOBAL(\clk~combout ), VCC, , \inst4|Mux12~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst3|DataOutVoltage [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst4|Mux12~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst4|DataOut [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst4|DataOut[0] .lut_mask = "ff00";
defparam \inst4|DataOut[0] .operation_mode = "normal";
defparam \inst4|DataOut[0] .output_mode = "reg_only";
defparam \inst4|DataOut[0] .register_cascade_mode = "off";
defparam \inst4|DataOut[0] .sum_lutc_input = "datac";
defparam \inst4|DataOut[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N9
maxv_lcell \inst6|DataOut[0] (
// Equation(s):
// \inst8|DataOut~5  = (\inst8|Output_select [0] & ((\inst8|Output_select [1] & ((E3_DataOut[0]))) # (!\inst8|Output_select [1] & (\inst4|DataOut [0])))) # (!\inst8|Output_select [0] & (((\inst8|Output_select [1]))))

	.clk(\clk~combout ),
	.dataa(\inst4|DataOut [0]),
	.datab(\inst8|Output_select [0]),
	.datac(\inst3|DataOutPower [0]),
	.datad(\inst8|Output_select [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst6|Mux12~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|DataOut~5 ),
	.regout(\inst6|DataOut [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst6|DataOut[0] .lut_mask = "f388";
defparam \inst6|DataOut[0] .operation_mode = "normal";
defparam \inst6|DataOut[0] .output_mode = "comb_only";
defparam \inst6|DataOut[0] .register_cascade_mode = "off";
defparam \inst6|DataOut[0] .sum_lutc_input = "qfbk";
defparam \inst6|DataOut[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N0
maxv_lcell \inst5|DataOut[0] (
// Equation(s):
// \inst8|DataOut~6  = (\inst8|Output_select [0] & (((\inst8|DataOut~5 )))) # (!\inst8|Output_select [0] & ((\inst8|DataOut~5  & (\inst7|DataOut [0])) # (!\inst8|DataOut~5  & ((E1_DataOut[0])))))

	.clk(\clk~combout ),
	.dataa(\inst8|Output_select [0]),
	.datab(\inst7|DataOut [0]),
	.datac(\inst3|DataOutCurrent [0]),
	.datad(\inst8|DataOut~5 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst5|Mux12~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst8|DataOut~6 ),
	.regout(\inst5|DataOut [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst5|DataOut[0] .lut_mask = "ee50";
defparam \inst5|DataOut[0] .operation_mode = "normal";
defparam \inst5|DataOut[0] .output_mode = "comb_only";
defparam \inst5|DataOut[0] .register_cascade_mode = "off";
defparam \inst5|DataOut[0] .sum_lutc_input = "qfbk";
defparam \inst5|DataOut[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N3
maxv_lcell \inst8|DataOut[0] (
// Equation(s):
// \inst8|DataOut [0] = DFFEAS(((\inst8|Output_style~regout  & ((\inst8|DataOut~6 ))) # (!\inst8|Output_style~regout  & (\inst8|Mux11~1 ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|Output_style~regout ),
	.datac(\inst8|Mux11~1 ),
	.datad(\inst8|DataOut~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|DataOut [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|DataOut[0] .lut_mask = "fc30";
defparam \inst8|DataOut[0] .operation_mode = "normal";
defparam \inst8|DataOut[0] .output_mode = "reg_only";
defparam \inst8|DataOut[0] .register_cascade_mode = "off";
defparam \inst8|DataOut[0] .sum_lutc_input = "datac";
defparam \inst8|DataOut[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxv_lcell \inst8|DataOut[4] (
// Equation(s):
// \inst8|DataOut [4] = DFFEAS(((\inst8|Output_style~regout  & (\inst8|Mux11~1 )) # (!\inst8|Output_style~regout  & ((\inst8|Mux7~1 )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\inst8|Output_style~regout ),
	.datac(\inst8|Mux11~1 ),
	.datad(\inst8|Mux7~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst8|DataOut [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst8|DataOut[4] .lut_mask = "f3c0";
defparam \inst8|DataOut[4] .operation_mode = "normal";
defparam \inst8|DataOut[4] .output_mode = "reg_only";
defparam \inst8|DataOut[4] .register_cascade_mode = "off";
defparam \inst8|DataOut[4] .sum_lutc_input = "datac";
defparam \inst8|DataOut[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxv_lcell \inst1|Mux7~0 (
// Equation(s):
// \inst1|Mux7~0_combout  = (\inst1|counter [1] & (((\inst1|counter [0])))) # (!\inst1|counter [1] & ((\inst1|counter [0] & ((\inst8|DataOut [4]))) # (!\inst1|counter [0] & (\inst8|DataOut [0]))))

	.clk(gnd),
	.dataa(\inst8|DataOut [0]),
	.datab(\inst1|counter [1]),
	.datac(\inst1|counter [0]),
	.datad(\inst8|DataOut [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Mux7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Mux7~0 .lut_mask = "f2c2";
defparam \inst1|Mux7~0 .operation_mode = "normal";
defparam \inst1|Mux7~0 .output_mode = "comb_only";
defparam \inst1|Mux7~0 .register_cascade_mode = "off";
defparam \inst1|Mux7~0 .sum_lutc_input = "datac";
defparam \inst1|Mux7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxv_lcell \inst1|Mux7~1 (
// Equation(s):
// \inst1|Mux7~1_combout  = (\inst1|counter [1] & ((\inst1|Mux7~0_combout  & ((\inst8|DataOut [12]))) # (!\inst1|Mux7~0_combout  & (\inst8|DataOut [8])))) # (!\inst1|counter [1] & (((\inst1|Mux7~0_combout ))))

	.clk(gnd),
	.dataa(\inst8|DataOut [8]),
	.datab(\inst8|DataOut [12]),
	.datac(\inst1|counter [1]),
	.datad(\inst1|Mux7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\inst1|Mux7~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|Mux7~1 .lut_mask = "cfa0";
defparam \inst1|Mux7~1 .operation_mode = "normal";
defparam \inst1|Mux7~1 .output_mode = "comb_only";
defparam \inst1|Mux7~1 .register_cascade_mode = "off";
defparam \inst1|Mux7~1 .sum_lutc_input = "datac";
defparam \inst1|Mux7~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxv_lcell \inst1|ledsegment_out[6] (
// Equation(s):
// \inst1|ledsegment_out [6] = DFFEAS((\inst1|Mux5~1_combout  & ((\inst1|Mux4~1_combout  $ (!\inst1|Mux7~1_combout )) # (!\inst1|Mux6~1_combout ))) # (!\inst1|Mux5~1_combout  & (\inst1|Mux4~1_combout  $ ((\inst1|Mux6~1_combout )))), GLOBAL(\clk~combout ), 
// VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst1|Mux5~1_combout ),
	.datab(\inst1|Mux4~1_combout ),
	.datac(\inst1|Mux6~1_combout ),
	.datad(\inst1|Mux7~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ledsegment_out [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ledsegment_out[6] .lut_mask = "9e3e";
defparam \inst1|ledsegment_out[6] .operation_mode = "normal";
defparam \inst1|ledsegment_out[6] .output_mode = "reg_only";
defparam \inst1|ledsegment_out[6] .register_cascade_mode = "off";
defparam \inst1|ledsegment_out[6] .sum_lutc_input = "datac";
defparam \inst1|ledsegment_out[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N1
maxv_lcell \inst1|ledsegment_out[5] (
// Equation(s):
// \inst1|ledsegment_out [5] = DFFEAS((\inst1|Mux4~1_combout ) # (((\inst1|Mux5~1_combout  & !\inst1|Mux7~1_combout )) # (!\inst1|Mux6~1_combout )), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst1|Mux5~1_combout ),
	.datab(\inst1|Mux4~1_combout ),
	.datac(\inst1|Mux6~1_combout ),
	.datad(\inst1|Mux7~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ledsegment_out [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ledsegment_out[5] .lut_mask = "cfef";
defparam \inst1|ledsegment_out[5] .operation_mode = "normal";
defparam \inst1|ledsegment_out[5] .output_mode = "reg_only";
defparam \inst1|ledsegment_out[5] .register_cascade_mode = "off";
defparam \inst1|ledsegment_out[5] .sum_lutc_input = "datac";
defparam \inst1|ledsegment_out[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxv_lcell \inst1|ledsegment_out[4] (
// Equation(s):
// \inst1|ledsegment_out [4] = DFFEAS((\inst1|Mux5~1_combout  & ((\inst1|Mux4~1_combout ) # ((\inst1|Mux6~1_combout  & !\inst1|Mux7~1_combout )))) # (!\inst1|Mux5~1_combout  & ((\inst1|Mux4~1_combout  $ (!\inst1|Mux6~1_combout )) # (!\inst1|Mux7~1_combout 
// ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst1|Mux5~1_combout ),
	.datab(\inst1|Mux4~1_combout ),
	.datac(\inst1|Mux6~1_combout ),
	.datad(\inst1|Mux7~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ledsegment_out [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ledsegment_out[4] .lut_mask = "c9fd";
defparam \inst1|ledsegment_out[4] .operation_mode = "normal";
defparam \inst1|ledsegment_out[4] .output_mode = "reg_only";
defparam \inst1|ledsegment_out[4] .register_cascade_mode = "off";
defparam \inst1|ledsegment_out[4] .sum_lutc_input = "datac";
defparam \inst1|ledsegment_out[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxv_lcell \inst1|ledsegment_out[3] (
// Equation(s):
// \inst1|ledsegment_out [3] = DFFEAS((\inst1|Mux7~1_combout  & ((\inst1|Mux5~1_combout  $ (\inst1|Mux6~1_combout )))) # (!\inst1|Mux7~1_combout  & (((\inst1|Mux6~1_combout ) # (!\inst1|Mux5~1_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst1|Mux7~1_combout ),
	.datab(vcc),
	.datac(\inst1|Mux5~1_combout ),
	.datad(\inst1|Mux6~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ledsegment_out [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ledsegment_out[3] .lut_mask = "5fa5";
defparam \inst1|ledsegment_out[3] .operation_mode = "normal";
defparam \inst1|ledsegment_out[3] .output_mode = "reg_only";
defparam \inst1|ledsegment_out[3] .register_cascade_mode = "off";
defparam \inst1|ledsegment_out[3] .sum_lutc_input = "datac";
defparam \inst1|ledsegment_out[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxv_lcell \inst1|ledsegment_out[2] (
// Equation(s):
// \inst1|ledsegment_out [2] = DFFEAS((\inst1|Mux4~1_combout  & (\inst1|Mux5~1_combout  $ (((!\inst1|Mux7~1_combout ) # (!\inst1|Mux6~1_combout ))))) # (!\inst1|Mux4~1_combout  & ((\inst1|Mux5~1_combout ) # (\inst1|Mux6~1_combout  $ (!\inst1|Mux7~1_combout 
// )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst1|Mux5~1_combout ),
	.datab(\inst1|Mux4~1_combout ),
	.datac(\inst1|Mux6~1_combout ),
	.datad(\inst1|Mux7~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ledsegment_out [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ledsegment_out[2] .lut_mask = "b667";
defparam \inst1|ledsegment_out[2] .operation_mode = "normal";
defparam \inst1|ledsegment_out[2] .output_mode = "reg_only";
defparam \inst1|ledsegment_out[2] .register_cascade_mode = "off";
defparam \inst1|ledsegment_out[2] .sum_lutc_input = "datac";
defparam \inst1|ledsegment_out[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxv_lcell \inst1|ledsegment_out[1] (
// Equation(s):
// \inst1|ledsegment_out [1] = DFFEAS((\inst1|Mux5~1_combout  & ((\inst1|Mux6~1_combout  $ (!\inst1|Mux7~1_combout )))) # (!\inst1|Mux5~1_combout  & ((\inst1|Mux4~1_combout  $ (\inst1|Mux6~1_combout )) # (!\inst1|Mux7~1_combout ))), GLOBAL(\clk~combout ), 
// VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst1|Mux5~1_combout ),
	.datab(\inst1|Mux4~1_combout ),
	.datac(\inst1|Mux6~1_combout ),
	.datad(\inst1|Mux7~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ledsegment_out [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ledsegment_out[1] .lut_mask = "b45f";
defparam \inst1|ledsegment_out[1] .operation_mode = "normal";
defparam \inst1|ledsegment_out[1] .output_mode = "reg_only";
defparam \inst1|ledsegment_out[1] .register_cascade_mode = "off";
defparam \inst1|ledsegment_out[1] .sum_lutc_input = "datac";
defparam \inst1|ledsegment_out[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxv_lcell \inst1|ledsegment_out[0] (
// Equation(s):
// \inst1|ledsegment_out [0] = DFFEAS((\inst1|Mux4~1_combout  & (((!\inst1|Mux5~1_combout  & \inst1|Mux7~1_combout )) # (!\inst1|Mux6~1_combout ))) # (!\inst1|Mux4~1_combout  & ((\inst1|Mux6~1_combout ) # (\inst1|Mux5~1_combout  $ (!\inst1|Mux7~1_combout 
// )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\inst1|Mux5~1_combout ),
	.datab(\inst1|Mux4~1_combout ),
	.datac(\inst1|Mux6~1_combout ),
	.datad(\inst1|Mux7~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|ledsegment_out [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|ledsegment_out[0] .lut_mask = "7e3d";
defparam \inst1|ledsegment_out[0] .operation_mode = "normal";
defparam \inst1|ledsegment_out[0] .output_mode = "reg_only";
defparam \inst1|ledsegment_out[0] .register_cascade_mode = "off";
defparam \inst1|ledsegment_out[0] .sum_lutc_input = "datac";
defparam \inst1|ledsegment_out[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N2
maxv_lcell \inst1|led_select_out[3] (
// Equation(s):
// \inst1|led_select_out [3] = DFFEAS((((\inst1|counter [1] & \inst1|counter [0]))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|counter [1]),
	.datad(\inst1|counter [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|led_select_out [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|led_select_out[3] .lut_mask = "f000";
defparam \inst1|led_select_out[3] .operation_mode = "normal";
defparam \inst1|led_select_out[3] .output_mode = "reg_only";
defparam \inst1|led_select_out[3] .register_cascade_mode = "off";
defparam \inst1|led_select_out[3] .sum_lutc_input = "datac";
defparam \inst1|led_select_out[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N4
maxv_lcell \inst1|led_select_out[2] (
// Equation(s):
// \inst1|led_select_out [2] = DFFEAS((((\inst1|counter [1] & !\inst1|counter [0]))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|counter [1]),
	.datad(\inst1|counter [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|led_select_out [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|led_select_out[2] .lut_mask = "00f0";
defparam \inst1|led_select_out[2] .operation_mode = "normal";
defparam \inst1|led_select_out[2] .output_mode = "reg_only";
defparam \inst1|led_select_out[2] .register_cascade_mode = "off";
defparam \inst1|led_select_out[2] .sum_lutc_input = "datac";
defparam \inst1|led_select_out[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N2
maxv_lcell \inst1|led_select_out[1] (
// Equation(s):
// \inst1|led_select_out [1] = DFFEAS((((!\inst1|counter [1] & \inst1|counter [0]))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|counter [1]),
	.datad(\inst1|counter [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|led_select_out [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|led_select_out[1] .lut_mask = "0f00";
defparam \inst1|led_select_out[1] .operation_mode = "normal";
defparam \inst1|led_select_out[1] .output_mode = "reg_only";
defparam \inst1|led_select_out[1] .register_cascade_mode = "off";
defparam \inst1|led_select_out[1] .sum_lutc_input = "datac";
defparam \inst1|led_select_out[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N4
maxv_lcell \inst1|led_select_out[0] (
// Equation(s):
// \inst1|led_select_out [0] = DFFEAS((((\inst1|counter [1]) # (\inst1|counter [0]))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|counter [1]),
	.datad(\inst1|counter [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\inst1|led_select_out [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \inst1|led_select_out[0] .lut_mask = "fff0";
defparam \inst1|led_select_out[0] .operation_mode = "normal";
defparam \inst1|led_select_out[0] .output_mode = "reg_only";
defparam \inst1|led_select_out[0] .register_cascade_mode = "off";
defparam \inst1|led_select_out[0] .sum_lutc_input = "datac";
defparam \inst1|led_select_out[0] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \led_dp~I (
	.datain(\inst1|dp~regout ),
	.oe(vcc),
	.combout(),
	.padio(led_dp));
// synopsys translate_off
defparam \led_dp~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \ledsegment[6]~I (
	.datain(\inst1|ledsegment_out [6]),
	.oe(vcc),
	.combout(),
	.padio(ledsegment[6]));
// synopsys translate_off
defparam \ledsegment[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \ledsegment[5]~I (
	.datain(\inst1|ledsegment_out [5]),
	.oe(vcc),
	.combout(),
	.padio(ledsegment[5]));
// synopsys translate_off
defparam \ledsegment[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \ledsegment[4]~I (
	.datain(\inst1|ledsegment_out [4]),
	.oe(vcc),
	.combout(),
	.padio(ledsegment[4]));
// synopsys translate_off
defparam \ledsegment[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \ledsegment[3]~I (
	.datain(\inst1|ledsegment_out [3]),
	.oe(vcc),
	.combout(),
	.padio(ledsegment[3]));
// synopsys translate_off
defparam \ledsegment[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \ledsegment[2]~I (
	.datain(\inst1|ledsegment_out [2]),
	.oe(vcc),
	.combout(),
	.padio(ledsegment[2]));
// synopsys translate_off
defparam \ledsegment[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_36,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \ledsegment[1]~I (
	.datain(\inst1|ledsegment_out [1]),
	.oe(vcc),
	.combout(),
	.padio(ledsegment[1]));
// synopsys translate_off
defparam \ledsegment[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_34,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \ledsegment[0]~I (
	.datain(\inst1|ledsegment_out [0]),
	.oe(vcc),
	.combout(),
	.padio(ledsegment[0]));
// synopsys translate_off
defparam \ledsegment[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \ledsel[3]~I (
	.datain(\inst1|led_select_out [3]),
	.oe(vcc),
	.combout(),
	.padio(ledsel[3]));
// synopsys translate_off
defparam \ledsel[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \ledsel[2]~I (
	.datain(\inst1|led_select_out [2]),
	.oe(vcc),
	.combout(),
	.padio(ledsel[2]));
// synopsys translate_off
defparam \ledsel[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \ledsel[1]~I (
	.datain(\inst1|led_select_out [1]),
	.oe(vcc),
	.combout(),
	.padio(ledsel[1]));
// synopsys translate_off
defparam \ledsel[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_56,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \ledsel[0]~I (
	.datain(!\inst1|led_select_out [0]),
	.oe(vcc),
	.combout(),
	.padio(ledsel[0]));
// synopsys translate_off
defparam \ledsel[0]~I .operation_mode = "output";
// synopsys translate_on

endmodule
