Return-Path: <linux-kernel-owner@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.lfdr.de (Postfix) with ESMTP id 9D2B2BE1C7
	for <lists+linux-kernel@lfdr.de>; Wed, 25 Sep 2019 17:55:31 +0200 (CEST)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S2391807AbfIYPz2 (ORCPT <rfc822;lists+linux-kernel@lfdr.de>);
        Wed, 25 Sep 2019 11:55:28 -0400
Received: from mx0a-0014ca01.pphosted.com ([208.84.65.235]:31048 "EHLO
        mx0a-0014ca01.pphosted.com" rhost-flags-OK-OK-OK-OK)
        by vger.kernel.org with ESMTP id S1728451AbfIYPz1 (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Wed, 25 Sep 2019 11:55:27 -0400
Received: from pps.filterd (m0042385.ppops.net [127.0.0.1])
        by mx0a-0014ca01.pphosted.com (8.16.0.42/8.16.0.42) with SMTP id x8PFkSlA030449;
        Wed, 25 Sep 2019 08:54:29 -0700
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=cadence.com; h=from : to : cc :
 subject : date : message-id : mime-version : content-type; s=proofpoint;
 bh=UBsn1y3sfjEhQwbDdih3F8ZpJ1dHNPu/2WffjRky0T0=;
 b=AAbEnkMUjp75q4YvCfcxTrVCYbjZLgaQXhu6XQKp/YlvFUU0tj1K9rpxGGvLZtpw8BZj
 qR2OGcCFv2Ijpc80MXyNxb8MX/rYdjIShvwVyIwQSKMVB9qRxlyxQt8k5Ogd4BX/s8xJ
 FCTmAm0aGahqjS0gA6f5F3GOwCbyXsJT+WPpU+haAJU1vsHeFVttBaQrreD+mI+A8S3N
 YfRv2ECRv2A7PvVg13pp1yYxK0QV/lOq79TvWMBLJPOFnkDrgBgj3sa82HpqdHE06Pst
 ZzgzwPMi6Y52dJY4F7vvEs2fq6XhP37xmdPvst/pXkCGAjhnXbeNlzw1cQoTfVibLxn3 Iw== 
Received: from nam05-co1-obe.outbound.protection.outlook.com (mail-co1nam05lp2052.outbound.protection.outlook.com [104.47.48.52])
        by mx0a-0014ca01.pphosted.com with ESMTP id 2v5ge0gcv0-1
        (version=TLSv1.2 cipher=ECDHE-RSA-AES256-SHA384 bits=256 verify=NOT);
        Wed, 25 Sep 2019 08:54:28 -0700
ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;
 b=KPW3WBKYC+vm/JF3xSBNTYQAT/rfwDMlFx5IdOBeT9Yrnw65XqugJyLJrIGDNToqP8hlhEW/vBhiSnu8iYRLklO6ZWPVpZe+6XSRrK6Z5bhJzQxR5+GeoiR+oUNwjbx5ky/nu3x/yBcds7oyfWtzFX2nLeiPL7buwmFk4XDZFeMbTX4FtrJobyWqj08HS44zhLlmF0jJvjOM4ucHNTkRmUB6KD83/MkqpI9M1g++7dV69juEMkK/dfI90mShS3mi0OejaTPAjYWNAOy0PsKSUTaFFwF1xbFwXTi0LrkH2jWtCQ1NKop6xnBQNwSuL+bfQlAWohNLNyegpuNYn2Tn/A==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;
 s=arcselector9901;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=UBsn1y3sfjEhQwbDdih3F8ZpJ1dHNPu/2WffjRky0T0=;
 b=Qvv7u7fwtBAaJN+gD8hu4L98BGu9UvK7XmT04HBfwQ/BIHq4W+P1yTStlliU3lvikg4z/Ex548TQHH/5Qc/vpanT72YRoBRMEFfKNBm1Vu59FXKINrxCqH8gaYGjScLX2E+50UTG8tP3wWikNwPoRfi5pCsQaSnpGqMYwz7JV2DApy83YI8QftaHgDiNfgCffSHkZaEKXUFd2xVRL0BKvP8OFu56IJV5bDNHINoGi6xN8tyK3Z/kP3cWR/zooEcb5TcUrVLVoxbf5TmbR3zllqhh1KSAF/jCDN7uO3upAwcoPfkrqlEtvqeD8MEoouboy2MtiRx+3rGDGYZv5Z4rYg==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=softfail (sender ip
 is 158.140.1.28) smtp.rcpttodomain=ti.com smtp.mailfrom=cadence.com;
 dmarc=fail (p=none sp=none pct=100) action=none header.from=cadence.com;
 dkim=none (message not signed); arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=cadence.com;
 s=selector2;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=UBsn1y3sfjEhQwbDdih3F8ZpJ1dHNPu/2WffjRky0T0=;
 b=dB9KJ3ag5PUtLZc0qetkkd1Pc4q7fOBpyroh301nNNIaVi36gGsYvwPt1UsJJsKp4YAggEuX/rw/ypp9dU5aueOToK7YPZj1tKjKHvkn5bROea512Le7/mJMD5a89XXRfbZ78EjfHKttRFjMEQzddQQ34AktbcanH6tiAc6hhd0=
Received: from BYAPR07CA0066.namprd07.prod.outlook.com (2603:10b6:a03:60::43)
 by BYAPR07MB6808.namprd07.prod.outlook.com (2603:10b6:a03:127::24) with
 Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2305.15; Wed, 25 Sep
 2019 15:54:22 +0000
Received: from BY2NAM05FT058.eop-nam05.prod.protection.outlook.com
 (2a01:111:f400:7e52::208) by BYAPR07CA0066.outlook.office365.com
 (2603:10b6:a03:60::43) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.2199.21 via Frontend
 Transport; Wed, 25 Sep 2019 15:54:22 +0000
Received-SPF: SoftFail (protection.outlook.com: domain of transitioning
 cadence.com discourages use of 158.140.1.28 as permitted sender)
Received: from sjmaillnx2.cadence.com (158.140.1.28) by
 BY2NAM05FT058.mail.protection.outlook.com (10.152.100.195) with Microsoft
 SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id
 15.20.2305.8 via Frontend Transport; Wed, 25 Sep 2019 15:54:21 +0000
Received: from maileu3.global.cadence.com (maileu3.cadence.com [10.160.88.99])
        by sjmaillnx2.cadence.com (8.14.4/8.14.4) with ESMTP id x8PFsGKr000577
        (version=TLSv1/SSLv3 cipher=AES256-SHA bits=256 verify=OK);
        Wed, 25 Sep 2019 08:54:17 -0700
X-CrossPremisesHeadersFilteredBySendConnector: maileu3.global.cadence.com
Received: from maileu3.global.cadence.com (10.160.88.99) by
 maileu3.global.cadence.com (10.160.88.99) with Microsoft SMTP Server (TLS) id
 15.0.1367.3; Wed, 25 Sep 2019 17:54:16 +0200
Received: from lvlogina.cadence.com (10.165.176.102) by
 maileu3.global.cadence.com (10.160.88.99) with Microsoft SMTP Server (TLS) id
 15.0.1367.3 via Frontend Transport; Wed, 25 Sep 2019 17:54:15 +0200
Received: from lvlogina.cadence.com (localhost.localdomain [127.0.0.1])
        by lvlogina.cadence.com (8.14.4/8.14.4) with ESMTP id x8PFsFMh009125;
        Wed, 25 Sep 2019 16:54:15 +0100
Received: (from piotrs@localhost)
        by lvlogina.cadence.com (8.14.4/8.14.4/Submit) id x8PFs717009008;
        Wed, 25 Sep 2019 16:54:07 +0100
From:   Piotr Sroka <piotrs@cadence.com>
CC:     Kazuhiro Kasai <kasai.kazuhiro@socionext.com>,
        Piotr Sroka <piotrs@cadence.com>,
        Miquel Raynal <miquel.raynal@bootlin.com>,
        Richard Weinberger <richard@nod.at>,
        David Woodhouse <dwmw2@infradead.org>,
        Brian Norris <computersforpeace@gmail.com>,
        Marek Vasut <marek.vasut@gmail.com>,
        Vignesh Raghavendra <vigneshr@ti.com>,
        Mauro Carvalho Chehab <mchehab+samsung@kernel.org>,
        "David S. Miller" <davem@davemloft.net>,
        Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
        Linus Walleij <linus.walleij@linaro.org>,
        "Paul E. McKenney" <paulmck@linux.ibm.com>,
        Boris Brezillon <boris.brezillon@collabora.com>,
        Thomas Gleixner <tglx@linutronix.de>,
        Paul Cercueil <paul@crapouillou.net>,
        Arnd Bergmann <arnd@arndb.de>,
        Marcel Ziswiler <marcel.ziswiler@toradex.com>,
        Liang Yang <liang.yang@amlogic.com>,
        Anders Roxell <anders.roxell@linaro.org>,
        <linux-kernel@vger.kernel.org>, <linux-mtd@lists.infradead.org>
Subject: [v8 0/2] mtd: rawnand: Add Cadence NAND controller driver
Date:   Wed, 25 Sep 2019 16:52:42 +0100
Message-ID: <20190925155325.7035-1-piotrs@cadence.com>
X-Mailer: git-send-email 2.15.0
MIME-Version: 1.0
Content-Type: text/plain
X-OrganizationHeadersPreserved: maileu3.global.cadence.com
X-EOPAttributedMessage: 0
X-Forefront-Antispam-Report: CIP:158.140.1.28;IPV:CAL;SCL:-1;CTRY:US;EFV:NLI;SFV:NSPM;SFS:(10009020)(4636009)(39850400004)(376002)(346002)(396003)(136003)(36092001)(189003)(199004)(50226002)(186003)(5660300002)(1671002)(47776003)(70206006)(70586007)(50466002)(4326008)(7636002)(48376002)(86362001)(7416002)(87636003)(478600001)(1076003)(26826003)(305945005)(316002)(246002)(51416003)(109986005)(356004)(6666004)(486006)(476003)(8676002)(2616005)(54906003)(2906002)(26005)(126002)(16586007)(36756003)(42186006)(76130400001)(426003)(8936002)(336012)(266003);DIR:OUT;SFP:1101;SCL:1;SRVR:BYAPR07MB6808;H:sjmaillnx2.cadence.com;FPR:;SPF:SoftFail;LANG:en;PTR:corp.cadence.com;MX:1;A:1;
X-MS-PublicTrafficType: Email
X-MS-Office365-Filtering-Correlation-Id: ee90c397-993d-46cd-a09c-08d741d0a19e
X-MS-TrafficTypeDiagnostic: BYAPR07MB6808:
X-Microsoft-Antispam-PRVS: <BYAPR07MB68082E5D16CE9301E12A880ADD870@BYAPR07MB6808.namprd07.prod.outlook.com>
X-MS-Oob-TLC-OOBClassifiers: OLM:9508;
X-Forefront-PRVS: 01713B2841
X-MS-Exchange-SenderADCheck: 1
X-Microsoft-Antispam: BCL:0;
X-Microsoft-Antispam-Message-Info: 8noWVPVij/riU/AC0s68UhoK7TjqYeiyPDdAiUiK71Qf4Lpu4sainlPJZOoM7cbX+NjFD/+NLWBu9Q/R8JrcLoSBRpWQvOw0VOCjsAzvQxGyzDmIUYvNWTkkCypYBqOKKuc4C1XeAa1fOjajWajoiAas8G+TQ9n8XqX3e/W6ZYYHbkkOkHv4Nb/jlWkb/AnyoaTDpqm9wbVV1WjrCXkl+rRP1kN8IVqajAyIS23gkVsVzf0ZoeNbcO2YjiSTP/QbI2Kp8y9MlGAGXCX2SjVHFbDyyESy3k67ClCkW4ZcBQ6+n+fXu4AZPbvq2qNVZ6+4LfwheW/Ymx2YEftlXRlHC+op8ReR5XuQpv08hzQpM4Xq28bF8cFtpkjw43pZE2T0LWIole8QRNlDvuKA4fDDeEAuuRy8Wgz1lEdMW1pPgHs=
X-OriginatorOrg: cadence.com
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 25 Sep 2019 15:54:21.6224
 (UTC)
X-MS-Exchange-CrossTenant-Network-Message-Id: ee90c397-993d-46cd-a09c-08d741d0a19e
X-MS-Exchange-CrossTenant-Id: d36035c5-6ce6-4662-a3dc-e762e61ae4c9
X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=d36035c5-6ce6-4662-a3dc-e762e61ae4c9;Ip=[158.140.1.28];Helo=[sjmaillnx2.cadence.com]
X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem
X-MS-Exchange-Transport-CrossTenantHeadersStamped: BYAPR07MB6808
X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:6.0.95,1.0.8
 definitions=2019-09-25_07:2019-09-25,2019-09-25 signatures=0
X-Proofpoint-Spam-Details: rule=outbound_check_notspam policy=outbound_check score=0 malwarescore=0
 impostorscore=0 bulkscore=0 spamscore=0 mlxscore=0 mlxlogscore=999
 priorityscore=1501 lowpriorityscore=0 phishscore=0 adultscore=0
 suspectscore=0 clxscore=1015 classifier=spam adjust=0 reason=mlx
 scancount=1 engine=8.12.0-1908290000 definitions=main-1909250146
To:     unlisted-recipients:; (no To-header on input)
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Driver for Cadence HPNFC NAND flash controller.

HW DMA interface
Page write and page read operations are executed in Command DMA mode.
Commands are defined by DMA descriptors.
In CDMA mode controller own DMA engine is used (Master DMA mode).
Other operations defined by nand_op_instr are executed in "Generic" mode.
In that mode data can be transferred only in by Slave DMA interface.
Slave DMA interface can be connected directly to AXI or to an external
DMA engine.

HW ECC support
Cadence NAND controller supports HW BCH correction.
 ECC is transparent from SW point of view. It means that ECC codes
are calculated and written to flash. In read operation ECC codes 
are removed from user data and correction is made if necessary.

Controller data layout with ECC enabled:
 -------------------------------------------------------------------------
|Sec 1 | ECC | Sec 2 | ECC ...... | Sec n | OOB (32B) | ECC | unused data |
 -------------------------------------------------------------------------

Last sector is extended by a out-bound data. Tha maximum size of
"extra data" is 32 bytes. The oob data are protected by ECC. If we need to 
read only oob data the whole last sector must be read. It is because 
oob data are part of last sector. Reading oob function always reads 
whole sector and writing oob function always writes whole last sector.
Written data are interleaved with the ECC therefore part of the 
last sector is located on oob area and the BBM is overwritten.

SKIP BYTES feature
To protect BBM the "skip byte" HW feature is used. 
Write page function copies BBM value from first byte of oob data to 
BBM offset defined by manufacturer. Read page functions always takes 
BBM from flash manufacturer offset. It causes that for not written 
pages the proper value of BBM marker is used.

ECC size calculation
Information about supported ECC steps and ECC strengths are read 
from controller registers. ECC sector size and ECC strength can be
configurable. Size of ECC depends on maximum supported sector size 
it not depends on selected sector size. Therefore there is a separate
function for calculating ECC size for each of possible 
sector size/step size.

Piotr Sroka (2):
  Add new Cadence NAND driver to MTD subsystem
  Add Cadence NAND controller driver

 .../bindings/mtd/cadence-nand-controller.txt       |   53 +
 MAINTAINERS                                        |    7 +
 drivers/mtd/nand/raw/Kconfig                       |    7 +
 drivers/mtd/nand/raw/Makefile                      |    1 +
 drivers/mtd/nand/raw/cadence-nand-controller.c     | 3036 ++++++++++++++++++++
 5 files changed, 3104 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/mtd/cadence-nand-controller.txt
 create mode 100644 drivers/mtd/nand/raw/cadence-nand-controller.c

-- 
2.15.0

