Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Sep 10 15:31:20 2018
| Host         : DESKTOP-IPMNJQE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file State_machine_timing_summary_routed.rpt -pb State_machine_timing_summary_routed.pb -rpx State_machine_timing_summary_routed.rpx -warn_on_violation
| Design       : State_machine
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.869        0.000                      0                  270        0.133        0.000                      0                  270        3.500        0.000                       0                   107  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.869        0.000                      0                  270        0.133        0.000                      0                  270        3.500        0.000                       0                   107  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.869ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.869ns  (required time - arrival time)
  Source:                 warning_state/counter1_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/counter1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 1.090ns (26.248%)  route 3.063ns (73.752%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.738     5.406    warning_state/CLK
    SLICE_X36Y54         FDSE                                         r  warning_state/counter1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDSE (Prop_fdse_C_Q)         0.419     5.825 f  warning_state/counter1_reg[23]/Q
                         net (fo=2, routed)           1.004     6.829    warning_state/counter1[23]
    SLICE_X36Y56         LUT4 (Prop_lut4_I0_O)        0.299     7.128 r  warning_state/counter1[0]_i_7/O
                         net (fo=1, routed)           0.574     7.702    warning_state/counter1[0]_i_7_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.826 r  warning_state/counter1[0]_i_4/O
                         net (fo=2, routed)           0.430     8.257    warning_state/counter1[0]_i_4_n_0
    SLICE_X36Y53         LUT4 (Prop_lut4_I0_O)        0.124     8.381 r  warning_state/counter2[2]_i_2/O
                         net (fo=35, routed)          1.055     9.435    warning_state/counter2[2]_i_2_n_0
    SLICE_X38Y52         LUT2 (Prop_lut2_I0_O)        0.124     9.559 r  warning_state/counter1[27]_i_1/O
                         net (fo=1, routed)           0.000     9.559    warning_state/counter1_0[27]
    SLICE_X38Y52         FDRE                                         r  warning_state/counter1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.563    12.954    warning_state/CLK
    SLICE_X38Y52         FDRE                                         r  warning_state/counter1_reg[27]/C
                         clock pessimism              0.428    13.382    
                         clock uncertainty           -0.035    13.347    
    SLICE_X38Y52         FDRE (Setup_fdre_C_D)        0.081    13.428    warning_state/counter1_reg[27]
  -------------------------------------------------------------------
                         required time                         13.428    
                         arrival time                          -9.559    
  -------------------------------------------------------------------
                         slack                                  3.869    

Slack (MET) :             3.880ns  (required time - arrival time)
  Source:                 warning_state/counter1_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/counter1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 1.116ns (26.706%)  route 3.063ns (73.294%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.738     5.406    warning_state/CLK
    SLICE_X36Y54         FDSE                                         r  warning_state/counter1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDSE (Prop_fdse_C_Q)         0.419     5.825 f  warning_state/counter1_reg[23]/Q
                         net (fo=2, routed)           1.004     6.829    warning_state/counter1[23]
    SLICE_X36Y56         LUT4 (Prop_lut4_I0_O)        0.299     7.128 r  warning_state/counter1[0]_i_7/O
                         net (fo=1, routed)           0.574     7.702    warning_state/counter1[0]_i_7_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.826 r  warning_state/counter1[0]_i_4/O
                         net (fo=2, routed)           0.430     8.257    warning_state/counter1[0]_i_4_n_0
    SLICE_X36Y53         LUT4 (Prop_lut4_I0_O)        0.124     8.381 r  warning_state/counter2[2]_i_2/O
                         net (fo=35, routed)          1.055     9.435    warning_state/counter2[2]_i_2_n_0
    SLICE_X38Y52         LUT2 (Prop_lut2_I0_O)        0.150     9.585 r  warning_state/counter1[4]_i_1/O
                         net (fo=1, routed)           0.000     9.585    warning_state/counter1_0[4]
    SLICE_X38Y52         FDRE                                         r  warning_state/counter1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.563    12.954    warning_state/CLK
    SLICE_X38Y52         FDRE                                         r  warning_state/counter1_reg[4]/C
                         clock pessimism              0.428    13.382    
                         clock uncertainty           -0.035    13.347    
    SLICE_X38Y52         FDRE (Setup_fdre_C_D)        0.118    13.465    warning_state/counter1_reg[4]
  -------------------------------------------------------------------
                         required time                         13.465    
                         arrival time                          -9.585    
  -------------------------------------------------------------------
                         slack                                  3.880    

Slack (MET) :             3.943ns  (required time - arrival time)
  Source:                 warning_state/counter1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/counter1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 2.523ns (61.974%)  route 1.548ns (38.026%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.739     5.407    warning_state/CLK
    SLICE_X38Y52         FDRE                                         r  warning_state/counter1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     5.925 r  warning_state/counter1_reg[1]/Q
                         net (fo=2, routed)           0.595     6.520    warning_state/counter1[1]
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.176 r  warning_state/counter10_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.176    warning_state/counter10_inferred__0/i__carry_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  warning_state/counter10_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.290    warning_state/counter10_inferred__0/i__carry__0_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  warning_state/counter10_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.404    warning_state/counter10_inferred__0/i__carry__1_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.518 r  warning_state/counter10_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.518    warning_state/counter10_inferred__0/i__carry__2_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.632 r  warning_state/counter10_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.632    warning_state/counter10_inferred__0/i__carry__3_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.746 r  warning_state/counter10_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.746    warning_state/counter10_inferred__0/i__carry__4_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.860 r  warning_state/counter10_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.860    warning_state/counter10_inferred__0/i__carry__5_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.194 r  warning_state/counter10_inferred__0/i__carry__6/O[1]
                         net (fo=1, routed)           0.953     9.147    warning_state/counter10_inferred__0/i__carry__6_n_6
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.331     9.478 r  warning_state/counter1[30]_i_1/O
                         net (fo=1, routed)           0.000     9.478    warning_state/counter1_0[30]
    SLICE_X36Y54         FDRE                                         r  warning_state/counter1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.562    12.953    warning_state/CLK
    SLICE_X36Y54         FDRE                                         r  warning_state/counter1_reg[30]/C
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X36Y54         FDRE (Setup_fdre_C_D)        0.075    13.421    warning_state/counter1_reg[30]
  -------------------------------------------------------------------
                         required time                         13.421    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                  3.943    

Slack (MET) :             3.949ns  (required time - arrival time)
  Source:                 warning_state/counter1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/counter1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 2.363ns (57.711%)  route 1.732ns (42.289%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.739     5.407    warning_state/CLK
    SLICE_X38Y52         FDRE                                         r  warning_state/counter1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     5.925 r  warning_state/counter1_reg[1]/Q
                         net (fo=2, routed)           0.595     6.520    warning_state/counter1[1]
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.176 r  warning_state/counter10_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.176    warning_state/counter10_inferred__0/i__carry_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  warning_state/counter10_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.290    warning_state/counter10_inferred__0/i__carry__0_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  warning_state/counter10_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.404    warning_state/counter10_inferred__0/i__carry__1_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.518 r  warning_state/counter10_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.518    warning_state/counter10_inferred__0/i__carry__2_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.632 r  warning_state/counter10_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.632    warning_state/counter10_inferred__0/i__carry__3_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.746 r  warning_state/counter10_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.746    warning_state/counter10_inferred__0/i__carry__4_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.059 r  warning_state/counter10_inferred__0/i__carry__5/O[3]
                         net (fo=1, routed)           1.137     9.196    warning_state/counter10_inferred__0/i__carry__5_n_4
    SLICE_X38Y52         LUT2 (Prop_lut2_I1_O)        0.306     9.502 r  warning_state/counter1[28]_i_1/O
                         net (fo=1, routed)           0.000     9.502    warning_state/counter1_0[28]
    SLICE_X38Y52         FDRE                                         r  warning_state/counter1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.563    12.954    warning_state/CLK
    SLICE_X38Y52         FDRE                                         r  warning_state/counter1_reg[28]/C
                         clock pessimism              0.453    13.407    
                         clock uncertainty           -0.035    13.372    
    SLICE_X38Y52         FDRE (Setup_fdre_C_D)        0.079    13.451    warning_state/counter1_reg[28]
  -------------------------------------------------------------------
                         required time                         13.451    
                         arrival time                          -9.502    
  -------------------------------------------------------------------
                         slack                                  3.949    

Slack (MET) :             3.979ns  (required time - arrival time)
  Source:                 trigger_state/buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            press_state/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 0.580ns (16.615%)  route 2.911ns (83.385%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 12.950 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.739     5.407    trigger_state/CLK
    SLICE_X39Y51         FDRE                                         r  trigger_state/buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.456     5.863 r  trigger_state/buff_reg[0]/Q
                         net (fo=3, routed)           0.945     6.808    trigger_state/buff_reg[1]_0
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.124     6.932 r  trigger_state/counter1[31]_i_1/O
                         net (fo=84, routed)          1.966     8.898    press_state/reset
    SLICE_X40Y62         FDRE                                         r  press_state/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.559    12.950    press_state/CLK
    SLICE_X40Y62         FDRE                                         r  press_state/counter_reg[24]/C
                         clock pessimism              0.391    13.341    
                         clock uncertainty           -0.035    13.306    
    SLICE_X40Y62         FDRE (Setup_fdre_C_R)       -0.429    12.877    press_state/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         12.877    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                  3.979    

Slack (MET) :             3.985ns  (required time - arrival time)
  Source:                 warning_state/counter1_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/counter1_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 1.090ns (27.355%)  route 2.895ns (72.645%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.738     5.406    warning_state/CLK
    SLICE_X36Y54         FDSE                                         r  warning_state/counter1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDSE (Prop_fdse_C_Q)         0.419     5.825 f  warning_state/counter1_reg[23]/Q
                         net (fo=2, routed)           1.004     6.829    warning_state/counter1[23]
    SLICE_X36Y56         LUT4 (Prop_lut4_I0_O)        0.299     7.128 r  warning_state/counter1[0]_i_7/O
                         net (fo=1, routed)           0.574     7.702    warning_state/counter1[0]_i_7_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.826 r  warning_state/counter1[0]_i_4/O
                         net (fo=2, routed)           0.430     8.257    warning_state/counter1[0]_i_4_n_0
    SLICE_X36Y53         LUT4 (Prop_lut4_I0_O)        0.124     8.381 r  warning_state/counter2[2]_i_2/O
                         net (fo=35, routed)          0.886     9.267    warning_state/counter2[2]_i_2_n_0
    SLICE_X36Y52         LUT2 (Prop_lut2_I0_O)        0.124     9.391 r  warning_state/counter1[11]_i_1/O
                         net (fo=1, routed)           0.000     9.391    warning_state/counter1_0[11]
    SLICE_X36Y52         FDSE                                         r  warning_state/counter1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.563    12.954    warning_state/CLK
    SLICE_X36Y52         FDSE                                         r  warning_state/counter1_reg[11]/C
                         clock pessimism              0.428    13.382    
                         clock uncertainty           -0.035    13.347    
    SLICE_X36Y52         FDSE (Setup_fdse_C_D)        0.029    13.376    warning_state/counter1_reg[11]
  -------------------------------------------------------------------
                         required time                         13.376    
                         arrival time                          -9.391    
  -------------------------------------------------------------------
                         slack                                  3.985    

Slack (MET) :             4.003ns  (required time - arrival time)
  Source:                 warning_state/counter1_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/counter1_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 1.118ns (27.861%)  route 2.895ns (72.139%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.738     5.406    warning_state/CLK
    SLICE_X36Y54         FDSE                                         r  warning_state/counter1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDSE (Prop_fdse_C_Q)         0.419     5.825 f  warning_state/counter1_reg[23]/Q
                         net (fo=2, routed)           1.004     6.829    warning_state/counter1[23]
    SLICE_X36Y56         LUT4 (Prop_lut4_I0_O)        0.299     7.128 r  warning_state/counter1[0]_i_7/O
                         net (fo=1, routed)           0.574     7.702    warning_state/counter1[0]_i_7_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.826 r  warning_state/counter1[0]_i_4/O
                         net (fo=2, routed)           0.430     8.257    warning_state/counter1[0]_i_4_n_0
    SLICE_X36Y53         LUT4 (Prop_lut4_I0_O)        0.124     8.381 r  warning_state/counter2[2]_i_2/O
                         net (fo=35, routed)          0.886     9.267    warning_state/counter2[2]_i_2_n_0
    SLICE_X36Y52         LUT2 (Prop_lut2_I0_O)        0.152     9.419 r  warning_state/counter1[7]_i_1/O
                         net (fo=1, routed)           0.000     9.419    warning_state/counter1_0[7]
    SLICE_X36Y52         FDSE                                         r  warning_state/counter1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.563    12.954    warning_state/CLK
    SLICE_X36Y52         FDSE                                         r  warning_state/counter1_reg[7]/C
                         clock pessimism              0.428    13.382    
                         clock uncertainty           -0.035    13.347    
    SLICE_X36Y52         FDSE (Setup_fdse_C_D)        0.075    13.422    warning_state/counter1_reg[7]
  -------------------------------------------------------------------
                         required time                         13.422    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                  4.003    

Slack (MET) :             4.018ns  (required time - arrival time)
  Source:                 warning_state/counter1_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/counter1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 1.090ns (27.400%)  route 2.888ns (72.600%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.738     5.406    warning_state/CLK
    SLICE_X36Y54         FDSE                                         r  warning_state/counter1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDSE (Prop_fdse_C_Q)         0.419     5.825 f  warning_state/counter1_reg[23]/Q
                         net (fo=2, routed)           1.004     6.829    warning_state/counter1[23]
    SLICE_X36Y56         LUT4 (Prop_lut4_I0_O)        0.299     7.128 r  warning_state/counter1[0]_i_7/O
                         net (fo=1, routed)           0.574     7.702    warning_state/counter1[0]_i_7_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.826 r  warning_state/counter1[0]_i_4/O
                         net (fo=2, routed)           0.430     8.257    warning_state/counter1[0]_i_4_n_0
    SLICE_X36Y53         LUT4 (Prop_lut4_I0_O)        0.124     8.381 r  warning_state/counter2[2]_i_2/O
                         net (fo=35, routed)          0.880     9.260    warning_state/counter2[2]_i_2_n_0
    SLICE_X36Y54         LUT2 (Prop_lut2_I0_O)        0.124     9.384 r  warning_state/counter1[14]_i_1/O
                         net (fo=1, routed)           0.000     9.384    warning_state/counter1_0[14]
    SLICE_X36Y54         FDRE                                         r  warning_state/counter1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.562    12.953    warning_state/CLK
    SLICE_X36Y54         FDRE                                         r  warning_state/counter1_reg[14]/C
                         clock pessimism              0.453    13.406    
                         clock uncertainty           -0.035    13.371    
    SLICE_X36Y54         FDRE (Setup_fdre_C_D)        0.031    13.402    warning_state/counter1_reg[14]
  -------------------------------------------------------------------
                         required time                         13.402    
                         arrival time                          -9.384    
  -------------------------------------------------------------------
                         slack                                  4.018    

Slack (MET) :             4.018ns  (required time - arrival time)
  Source:                 warning_state/counter1_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/counter1_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 1.090ns (27.419%)  route 2.885ns (72.581%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.738     5.406    warning_state/CLK
    SLICE_X36Y54         FDSE                                         r  warning_state/counter1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDSE (Prop_fdse_C_Q)         0.419     5.825 f  warning_state/counter1_reg[23]/Q
                         net (fo=2, routed)           1.004     6.829    warning_state/counter1[23]
    SLICE_X36Y56         LUT4 (Prop_lut4_I0_O)        0.299     7.128 r  warning_state/counter1[0]_i_7/O
                         net (fo=1, routed)           0.574     7.702    warning_state/counter1[0]_i_7_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.826 r  warning_state/counter1[0]_i_4/O
                         net (fo=2, routed)           0.430     8.257    warning_state/counter1[0]_i_4_n_0
    SLICE_X36Y53         LUT4 (Prop_lut4_I0_O)        0.124     8.381 r  warning_state/counter2[2]_i_2/O
                         net (fo=35, routed)          0.877     9.258    warning_state/counter2[2]_i_2_n_0
    SLICE_X36Y54         LUT2 (Prop_lut2_I0_O)        0.124     9.382 r  warning_state/counter1[10]_i_1/O
                         net (fo=1, routed)           0.000     9.382    warning_state/counter1_0[10]
    SLICE_X36Y54         FDSE                                         r  warning_state/counter1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.562    12.953    warning_state/CLK
    SLICE_X36Y54         FDSE                                         r  warning_state/counter1_reg[10]/C
                         clock pessimism              0.453    13.406    
                         clock uncertainty           -0.035    13.371    
    SLICE_X36Y54         FDSE (Setup_fdse_C_D)        0.029    13.400    warning_state/counter1_reg[10]
  -------------------------------------------------------------------
                         required time                         13.400    
                         arrival time                          -9.382    
  -------------------------------------------------------------------
                         slack                                  4.018    

Slack (MET) :             4.028ns  (required time - arrival time)
  Source:                 warning_state/counter1_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/counter1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 1.090ns (27.326%)  route 2.899ns (72.674%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.738     5.406    warning_state/CLK
    SLICE_X36Y54         FDSE                                         r  warning_state/counter1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDSE (Prop_fdse_C_Q)         0.419     5.825 f  warning_state/counter1_reg[23]/Q
                         net (fo=2, routed)           1.004     6.829    warning_state/counter1[23]
    SLICE_X36Y56         LUT4 (Prop_lut4_I0_O)        0.299     7.128 r  warning_state/counter1[0]_i_7/O
                         net (fo=1, routed)           0.574     7.702    warning_state/counter1[0]_i_7_n_0
    SLICE_X36Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.826 r  warning_state/counter1[0]_i_4/O
                         net (fo=2, routed)           0.430     8.257    warning_state/counter1[0]_i_4_n_0
    SLICE_X36Y53         LUT4 (Prop_lut4_I0_O)        0.124     8.381 r  warning_state/counter2[2]_i_2/O
                         net (fo=35, routed)          0.891     9.271    warning_state/counter2[2]_i_2_n_0
    SLICE_X38Y55         LUT2 (Prop_lut2_I0_O)        0.124     9.395 r  warning_state/counter1[18]_i_1/O
                         net (fo=1, routed)           0.000     9.395    warning_state/counter1_0[18]
    SLICE_X38Y55         FDRE                                         r  warning_state/counter1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.562    12.953    warning_state/CLK
    SLICE_X38Y55         FDRE                                         r  warning_state/counter1_reg[18]/C
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X38Y55         FDRE (Setup_fdre_C_D)        0.077    13.423    warning_state/counter1_reg[18]
  -------------------------------------------------------------------
                         required time                         13.423    
                         arrival time                          -9.395    
  -------------------------------------------------------------------
                         slack                                  4.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 warning_state/en2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/ff3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.586     1.498    warning_state/CLK
    SLICE_X39Y54         FDRE                                         r  warning_state/en2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  warning_state/en2_reg[0]/Q
                         net (fo=2, routed)           0.067     1.706    warning_state/en2
    SLICE_X39Y54         FDRE                                         r  warning_state/ff3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.856     2.015    warning_state/CLK
    SLICE_X39Y54         FDRE                                         r  warning_state/ff3_reg[0]/C
                         clock pessimism             -0.517     1.498    
    SLICE_X39Y54         FDRE (Hold_fdre_C_D)         0.075     1.573    warning_state/ff3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 warning_state/ff2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/Buff_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.916%)  route 0.114ns (38.084%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.586     1.498    warning_state/CLK
    SLICE_X39Y56         FDRE                                         r  warning_state/ff2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  warning_state/ff2_reg[0]/Q
                         net (fo=3, routed)           0.114     1.753    warning_state/ff2_reg_n_0_[0]
    SLICE_X38Y56         LUT4 (Prop_lut4_I1_O)        0.045     1.798 r  warning_state/Buff_out0/O
                         net (fo=1, routed)           0.000     1.798    warning_state/Buff_out0_n_0
    SLICE_X38Y56         FDRE                                         r  warning_state/Buff_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.856     2.015    warning_state/CLK
    SLICE_X38Y56         FDRE                                         r  warning_state/Buff_out_reg/C
                         clock pessimism             -0.504     1.511    
    SLICE_X38Y56         FDRE (Hold_fdre_C_D)         0.121     1.632    warning_state/Buff_out_reg
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 FSM_sequential_Current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            next_state_indecater_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.017%)  route 0.117ns (35.983%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.587     1.499    clk_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  FSM_sequential_Current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.164     1.663 f  FSM_sequential_Current_state_reg[0]/Q
                         net (fo=5, routed)           0.117     1.780    Current_state[0]
    SLICE_X43Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.825 r  next_state_indecater[1]_i_1/O
                         net (fo=1, routed)           0.000     1.825    next_state_indecater[1]
    SLICE_X43Y57         FDRE                                         r  next_state_indecater_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.857     2.016    clk_IBUF_BUFG
    SLICE_X43Y57         FDRE                                         r  next_state_indecater_reg[1]/C
                         clock pessimism             -0.504     1.512    
    SLICE_X43Y57         FDRE (Hold_fdre_C_D)         0.091     1.603    next_state_indecater_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 FSM_sequential_Current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            next_state_indecater_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (63.821%)  route 0.118ns (36.179%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.587     1.499    clk_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  FSM_sequential_Current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  FSM_sequential_Current_state_reg[0]/Q
                         net (fo=5, routed)           0.118     1.781    Current_state[0]
    SLICE_X43Y57         LUT2 (Prop_lut2_I0_O)        0.045     1.826 r  next_state_indecater[2]_i_2/O
                         net (fo=1, routed)           0.000     1.826    next_state_indecater[2]
    SLICE_X43Y57         FDRE                                         r  next_state_indecater_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.857     2.016    clk_IBUF_BUFG
    SLICE_X43Y57         FDRE                                         r  next_state_indecater_reg[2]/C
                         clock pessimism             -0.504     1.512    
    SLICE_X43Y57         FDRE (Hold_fdre_C_D)         0.092     1.604    next_state_indecater_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 warning_state/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/en_reg__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.757%)  route 0.189ns (57.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.586     1.498    warning_state/CLK
    SLICE_X41Y60         FDRE                                         r  warning_state/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  warning_state/counter_reg[24]/Q
                         net (fo=2, routed)           0.189     1.828    warning_state/counter_reg[24]
    SLICE_X39Y60         FDRE                                         r  warning_state/en_reg__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.854     2.013    warning_state/CLK
    SLICE_X39Y60         FDRE                                         r  warning_state/en_reg__0/C
                         clock pessimism             -0.481     1.532    
    SLICE_X39Y60         FDRE (Hold_fdre_C_D)         0.070     1.602    warning_state/en_reg__0
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 warning_state/counter2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/counter2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.428%)  route 0.132ns (41.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.586     1.498    warning_state/CLK
    SLICE_X39Y53         FDRE                                         r  warning_state/counter2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  warning_state/counter2_reg[0]/Q
                         net (fo=3, routed)           0.132     1.771    warning_state/counter2_reg_n_0_[0]
    SLICE_X39Y53         LUT6 (Prop_lut6_I0_O)        0.045     1.816 r  warning_state/counter2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.816    warning_state/counter2[0]_i_1_n_0
    SLICE_X39Y53         FDRE                                         r  warning_state/counter2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.856     2.015    warning_state/CLK
    SLICE_X39Y53         FDRE                                         r  warning_state/counter2_reg[0]/C
                         clock pessimism             -0.517     1.498    
    SLICE_X39Y53         FDRE (Hold_fdre_C_D)         0.092     1.590    warning_state/counter2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 press_state/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            press_state/en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.486%)  route 0.191ns (57.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.585     1.497    press_state/CLK
    SLICE_X40Y62         FDRE                                         r  press_state/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  press_state/counter_reg[24]/Q
                         net (fo=2, routed)           0.191     1.829    press_state/p_0_in
    SLICE_X38Y59         FDRE                                         r  press_state/en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.855     2.014    press_state/CLK
    SLICE_X38Y59         FDRE                                         r  press_state/en_reg/C
                         clock pessimism             -0.481     1.533    
    SLICE_X38Y59         FDRE (Hold_fdre_C_D)         0.059     1.592    press_state/en_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 warning_state/counter2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/counter2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.112%)  route 0.145ns (43.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.586     1.498    warning_state/CLK
    SLICE_X39Y53         FDRE                                         r  warning_state/counter2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  warning_state/counter2_reg[2]/Q
                         net (fo=4, routed)           0.145     1.784    warning_state/data0
    SLICE_X39Y53         LUT6 (Prop_lut6_I2_O)        0.045     1.829 r  warning_state/counter2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.829    warning_state/counter2[2]_i_1_n_0
    SLICE_X39Y53         FDRE                                         r  warning_state/counter2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.856     2.015    warning_state/CLK
    SLICE_X39Y53         FDRE                                         r  warning_state/counter2_reg[2]/C
                         clock pessimism             -0.517     1.498    
    SLICE_X39Y53         FDRE (Hold_fdre_C_D)         0.092     1.590    warning_state/counter2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 FSM_sequential_Current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_sequential_next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.212ns (54.708%)  route 0.176ns (45.292%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.587     1.499    clk_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  FSM_sequential_Current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  FSM_sequential_Current_state_reg[0]/Q
                         net (fo=5, routed)           0.176     1.838    debounce_switch_state/out[0]
    SLICE_X42Y56         LUT4 (Prop_lut4_I3_O)        0.048     1.886 r  debounce_switch_state/FSM_sequential_next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.886    debounce_switch_state_n_1
    SLICE_X42Y56         FDRE                                         r  FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.858     2.017    clk_IBUF_BUFG
    SLICE_X42Y56         FDRE                                         r  FSM_sequential_next_state_reg[1]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X42Y56         FDRE (Hold_fdre_C_D)         0.131     1.647    FSM_sequential_next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 warning_state/counter2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/counter2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.944%)  route 0.146ns (44.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.586     1.498    warning_state/CLK
    SLICE_X39Y53         FDRE                                         r  warning_state/counter2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  warning_state/counter2_reg[2]/Q
                         net (fo=4, routed)           0.146     1.785    warning_state/data0
    SLICE_X39Y53         LUT6 (Prop_lut6_I3_O)        0.045     1.830 r  warning_state/counter2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.830    warning_state/counter2[1]_i_1_n_0
    SLICE_X39Y53         FDRE                                         r  warning_state/counter2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.856     2.015    warning_state/CLK
    SLICE_X39Y53         FDRE                                         r  warning_state/counter2_reg[1]/C
                         clock pessimism             -0.517     1.498    
    SLICE_X39Y53         FDRE (Hold_fdre_C_D)         0.091     1.589    warning_state/counter2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y57    FSM_sequential_Current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y57    FSM_sequential_Current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y56    FSM_sequential_next_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y56    FSM_sequential_next_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y54    debounce_switch_state/buff2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y56    debounce_switch_state/buff2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y53    debounce_switch_state/buff_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y53    debounce_switch_state/buff_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y57    next_state_indecater_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y56    FSM_sequential_next_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y56    FSM_sequential_next_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    debounce_switch_state/buff2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y56    debounce_switch_state/buff2_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y53    debounce_switch_state/buff_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y53    debounce_switch_state/buff_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y56    press_state/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y56    press_state/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y56    press_state/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y56    press_state/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y57    FSM_sequential_Current_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y57    FSM_sequential_Current_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y56    FSM_sequential_next_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y56    FSM_sequential_next_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y54    debounce_switch_state/buff2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y56    debounce_switch_state/buff2_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y53    debounce_switch_state/buff_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y53    debounce_switch_state/buff_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y57    next_state_indecater_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y57    next_state_indecater_reg[2]/C



