<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.1" title="testled" device="iCE40UP5K-SG48I" performance_grade="High-Performance_1.2V" default_implementation="impl_1">
    <Options/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="Pong"/>
        <Source name="spll/spll.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="rst_gen.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="Controller.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="CounterModule.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="DisplayController.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="disp_scr_config.vh" type="Verilog" type_short="Verilog" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="game_config.vh" type="Verilog" type_short="Verilog" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="col_ctrl.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="enablegen.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="BuzzerModule.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="top.v" type="Verilog" type_short="Verilog">
            <Options top_module="Pong"/>
        </Source>
        <Source name="RandomNumberGenerator.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="af/af.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="hk/hk.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="Sim_rand/Sim_rand.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="source/impl_1.xcf" type="Programming Project File" type_short="Programming">
            <Options/>
        </Source>
        <Source name="test.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
        <Source name="timeconstraint.ldc" type="LSE Design Constraints File" type_short="LDC">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="testled1.sty"/>
</RadiantProject>
