// Seed: 1007968028
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_18(
      id_3, id_6
  );
endmodule
module module_1 (
    input uwire id_0
    , id_36,
    input uwire id_1,
    input wire id_2,
    input tri id_3,
    input tri id_4,
    input tri0 id_5,
    input tri1 id_6,
    input tri0 id_7,
    input supply1 id_8,
    input supply1 id_9,
    input supply0 id_10,
    input supply0 id_11,
    output wor id_12,
    output wire id_13,
    input supply1 id_14,
    output wor id_15,
    input tri0 id_16,
    input uwire id_17,
    input tri0 id_18,
    output supply1 id_19,
    output supply0 id_20,
    input supply1 id_21,
    input tri0 id_22,
    input wire id_23,
    output wire id_24,
    input wor id_25,
    output wand id_26,
    output supply0 id_27,
    input wand void id_28,
    input tri id_29,
    input tri1 id_30,
    input supply1 id_31,
    input tri1 id_32,
    output wire id_33,
    output wire id_34
);
  wire id_37;
  assign id_20 = id_28;
  always begin
    `define pp_38 0
  end
  module_0(
      id_36,
      id_36,
      id_37,
      id_37,
      id_36,
      id_37,
      id_37,
      id_37,
      id_37,
      id_36,
      id_36,
      id_37,
      id_36,
      id_36,
      id_37,
      id_37,
      id_37
  );
  wire id_39;
endmodule
