

================================================================
== Vitis HLS Report for 'post_process'
================================================================
* Date:           Mon Nov 18 23:56:28 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        yolo_conv_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.50 ns|  4.371 ns|     2.03 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  7.500 ns|  7.500 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%val_output_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %val_output"   --->   Operation 3 'read' 'val_output_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%input_ch_idx_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %input_ch_idx"   --->   Operation 4 'read' 'input_ch_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%sub3_val_output_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub3_val_output"   --->   Operation 5 'read' 'sub3_val_output_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sub2_val_output_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub2_val_output"   --->   Operation 6 'read' 'sub2_val_output_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sub1_val_output_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub1_val_output"   --->   Operation 7 'read' 'sub1_val_output_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sub0_val_output_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub0_val_output"   --->   Operation 8 'read' 'sub0_val_output_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.30ns)   --->   "%icmp_ln214 = icmp_eq  i4 %input_ch_idx_read, i4 0" [src/yolo_conv.cpp:214]   --->   Operation 9 'icmp' 'icmp_ln214' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.69ns)   --->   "%select_ln214 = select i1 %icmp_ln214, i32 0, i32 %val_output_read" [src/yolo_conv.cpp:214]   --->   Operation 10 'select' 'select_ln214' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_8 = add i32 %sub2_val_output_read, i32 %sub3_val_output_read"   --->   Operation 11 'add' 'add_ln813_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 12 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln813_9 = add i32 %add_ln813_8, i32 %sub1_val_output_read"   --->   Operation 12 'add' 'add_ln813_9' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 13 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813 = add i32 %select_ln214, i32 %sub0_val_output_read"   --->   Operation 13 'add' 'add_ln813' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 14 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln813_10 = add i32 %add_ln813_9, i32 %add_ln813"   --->   Operation 14 'add' 'add_ln813_10' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%ret_ln242 = ret i32 %add_ln813_10" [src/yolo_conv.cpp:242]   --->   Operation 15 'ret' 'ret_ln242' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7.5ns, clock uncertainty: 2.03ns.

 <State 1>: 4.37ns
The critical path consists of the following:
	wire read operation ('sub3_val_output_read') on port 'sub3_val_output' [9]  (0 ns)
	'add' operation ('add_ln813_8') [16]  (0 ns)
	'add' operation ('add_ln813_9') [17]  (4.37 ns)

 <State 2>: 4.37ns
The critical path consists of the following:
	'add' operation ('add_ln813') [15]  (0 ns)
	'add' operation ('add_ln813_10') [18]  (4.37 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
