# Final project for SDSU Computer Engineering 470 (Digital Logic Circuit Design)

## Single-cycle processor architecture

This project models a simple 16-bit MIPS Single-Cycle processor in verilog. Final report is included with block diagram and more thorough descriptions.