
Projet_V-NOM_STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c334  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000548  0800c518  0800c518  0000d518  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ca60  0800ca60  0000f118  2**0
                  CONTENTS
  4 .ARM          00000008  0800ca60  0800ca60  0000da60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ca68  0800ca68  0000f118  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ca68  0800ca68  0000da68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ca6c  0800ca6c  0000da6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00001118  20000000  0800ca70  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003b68  20001118  0800db88  0000f118  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004c80  0800db88  0000fc80  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f118  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c05c  00000000  00000000  0000f148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a25  00000000  00000000  0002b1a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001840  00000000  00000000  0002ebd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012c4  00000000  00000000  00030410  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023025  00000000  00000000  000316d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001cc73  00000000  00000000  000546f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e0db2  00000000  00000000  0007136c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015211e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007cb0  00000000  00000000  00152164  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  00159e14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20001118 	.word	0x20001118
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800c4fc 	.word	0x0800c4fc

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000111c 	.word	0x2000111c
 800021c:	0800c4fc 	.word	0x0800c4fc

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cec:	f000 b9a0 	b.w	8001030 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	460c      	mov	r4, r1
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d14e      	bne.n	8000e1e <__udivmoddi4+0xaa>
 8000d80:	4694      	mov	ip, r2
 8000d82:	458c      	cmp	ip, r1
 8000d84:	4686      	mov	lr, r0
 8000d86:	fab2 f282 	clz	r2, r2
 8000d8a:	d962      	bls.n	8000e52 <__udivmoddi4+0xde>
 8000d8c:	b14a      	cbz	r2, 8000da2 <__udivmoddi4+0x2e>
 8000d8e:	f1c2 0320 	rsb	r3, r2, #32
 8000d92:	4091      	lsls	r1, r2
 8000d94:	fa20 f303 	lsr.w	r3, r0, r3
 8000d98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d9c:	4319      	orrs	r1, r3
 8000d9e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000da2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000da6:	fa1f f68c 	uxth.w	r6, ip
 8000daa:	fbb1 f4f7 	udiv	r4, r1, r7
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb07 1114 	mls	r1, r7, r4, r1
 8000db6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dba:	fb04 f106 	mul.w	r1, r4, r6
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x64>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000dca:	f080 8112 	bcs.w	8000ff2 <__udivmoddi4+0x27e>
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	f240 810f 	bls.w	8000ff2 <__udivmoddi4+0x27e>
 8000dd4:	3c02      	subs	r4, #2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	1a59      	subs	r1, r3, r1
 8000dda:	fa1f f38e 	uxth.w	r3, lr
 8000dde:	fbb1 f0f7 	udiv	r0, r1, r7
 8000de2:	fb07 1110 	mls	r1, r7, r0, r1
 8000de6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dea:	fb00 f606 	mul.w	r6, r0, r6
 8000dee:	429e      	cmp	r6, r3
 8000df0:	d90a      	bls.n	8000e08 <__udivmoddi4+0x94>
 8000df2:	eb1c 0303 	adds.w	r3, ip, r3
 8000df6:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000dfa:	f080 80fc 	bcs.w	8000ff6 <__udivmoddi4+0x282>
 8000dfe:	429e      	cmp	r6, r3
 8000e00:	f240 80f9 	bls.w	8000ff6 <__udivmoddi4+0x282>
 8000e04:	4463      	add	r3, ip
 8000e06:	3802      	subs	r0, #2
 8000e08:	1b9b      	subs	r3, r3, r6
 8000e0a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e0e:	2100      	movs	r1, #0
 8000e10:	b11d      	cbz	r5, 8000e1a <__udivmoddi4+0xa6>
 8000e12:	40d3      	lsrs	r3, r2
 8000e14:	2200      	movs	r2, #0
 8000e16:	e9c5 3200 	strd	r3, r2, [r5]
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d905      	bls.n	8000e2e <__udivmoddi4+0xba>
 8000e22:	b10d      	cbz	r5, 8000e28 <__udivmoddi4+0xb4>
 8000e24:	e9c5 0100 	strd	r0, r1, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	4608      	mov	r0, r1
 8000e2c:	e7f5      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e2e:	fab3 f183 	clz	r1, r3
 8000e32:	2900      	cmp	r1, #0
 8000e34:	d146      	bne.n	8000ec4 <__udivmoddi4+0x150>
 8000e36:	42a3      	cmp	r3, r4
 8000e38:	d302      	bcc.n	8000e40 <__udivmoddi4+0xcc>
 8000e3a:	4290      	cmp	r0, r2
 8000e3c:	f0c0 80f0 	bcc.w	8001020 <__udivmoddi4+0x2ac>
 8000e40:	1a86      	subs	r6, r0, r2
 8000e42:	eb64 0303 	sbc.w	r3, r4, r3
 8000e46:	2001      	movs	r0, #1
 8000e48:	2d00      	cmp	r5, #0
 8000e4a:	d0e6      	beq.n	8000e1a <__udivmoddi4+0xa6>
 8000e4c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e50:	e7e3      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e52:	2a00      	cmp	r2, #0
 8000e54:	f040 8090 	bne.w	8000f78 <__udivmoddi4+0x204>
 8000e58:	eba1 040c 	sub.w	r4, r1, ip
 8000e5c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e60:	fa1f f78c 	uxth.w	r7, ip
 8000e64:	2101      	movs	r1, #1
 8000e66:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e6a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e6e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e72:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e76:	fb07 f006 	mul.w	r0, r7, r6
 8000e7a:	4298      	cmp	r0, r3
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x11c>
 8000e7e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e82:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x11a>
 8000e88:	4298      	cmp	r0, r3
 8000e8a:	f200 80cd 	bhi.w	8001028 <__udivmoddi4+0x2b4>
 8000e8e:	4626      	mov	r6, r4
 8000e90:	1a1c      	subs	r4, r3, r0
 8000e92:	fa1f f38e 	uxth.w	r3, lr
 8000e96:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e9a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e9e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ea2:	fb00 f707 	mul.w	r7, r0, r7
 8000ea6:	429f      	cmp	r7, r3
 8000ea8:	d908      	bls.n	8000ebc <__udivmoddi4+0x148>
 8000eaa:	eb1c 0303 	adds.w	r3, ip, r3
 8000eae:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000eb2:	d202      	bcs.n	8000eba <__udivmoddi4+0x146>
 8000eb4:	429f      	cmp	r7, r3
 8000eb6:	f200 80b0 	bhi.w	800101a <__udivmoddi4+0x2a6>
 8000eba:	4620      	mov	r0, r4
 8000ebc:	1bdb      	subs	r3, r3, r7
 8000ebe:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ec2:	e7a5      	b.n	8000e10 <__udivmoddi4+0x9c>
 8000ec4:	f1c1 0620 	rsb	r6, r1, #32
 8000ec8:	408b      	lsls	r3, r1
 8000eca:	fa22 f706 	lsr.w	r7, r2, r6
 8000ece:	431f      	orrs	r7, r3
 8000ed0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ed4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ed8:	ea43 030c 	orr.w	r3, r3, ip
 8000edc:	40f4      	lsrs	r4, r6
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	0c38      	lsrs	r0, r7, #16
 8000ee4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ee8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eec:	fa1f fc87 	uxth.w	ip, r7
 8000ef0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ef4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ef8:	fb0e f90c 	mul.w	r9, lr, ip
 8000efc:	45a1      	cmp	r9, r4
 8000efe:	fa02 f201 	lsl.w	r2, r2, r1
 8000f02:	d90a      	bls.n	8000f1a <__udivmoddi4+0x1a6>
 8000f04:	193c      	adds	r4, r7, r4
 8000f06:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000f0a:	f080 8084 	bcs.w	8001016 <__udivmoddi4+0x2a2>
 8000f0e:	45a1      	cmp	r9, r4
 8000f10:	f240 8081 	bls.w	8001016 <__udivmoddi4+0x2a2>
 8000f14:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f18:	443c      	add	r4, r7
 8000f1a:	eba4 0409 	sub.w	r4, r4, r9
 8000f1e:	fa1f f983 	uxth.w	r9, r3
 8000f22:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f26:	fb00 4413 	mls	r4, r0, r3, r4
 8000f2a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f2e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f32:	45a4      	cmp	ip, r4
 8000f34:	d907      	bls.n	8000f46 <__udivmoddi4+0x1d2>
 8000f36:	193c      	adds	r4, r7, r4
 8000f38:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000f3c:	d267      	bcs.n	800100e <__udivmoddi4+0x29a>
 8000f3e:	45a4      	cmp	ip, r4
 8000f40:	d965      	bls.n	800100e <__udivmoddi4+0x29a>
 8000f42:	3b02      	subs	r3, #2
 8000f44:	443c      	add	r4, r7
 8000f46:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f4a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f4e:	eba4 040c 	sub.w	r4, r4, ip
 8000f52:	429c      	cmp	r4, r3
 8000f54:	46ce      	mov	lr, r9
 8000f56:	469c      	mov	ip, r3
 8000f58:	d351      	bcc.n	8000ffe <__udivmoddi4+0x28a>
 8000f5a:	d04e      	beq.n	8000ffa <__udivmoddi4+0x286>
 8000f5c:	b155      	cbz	r5, 8000f74 <__udivmoddi4+0x200>
 8000f5e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f62:	eb64 040c 	sbc.w	r4, r4, ip
 8000f66:	fa04 f606 	lsl.w	r6, r4, r6
 8000f6a:	40cb      	lsrs	r3, r1
 8000f6c:	431e      	orrs	r6, r3
 8000f6e:	40cc      	lsrs	r4, r1
 8000f70:	e9c5 6400 	strd	r6, r4, [r5]
 8000f74:	2100      	movs	r1, #0
 8000f76:	e750      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000f78:	f1c2 0320 	rsb	r3, r2, #32
 8000f7c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f80:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f84:	fa24 f303 	lsr.w	r3, r4, r3
 8000f88:	4094      	lsls	r4, r2
 8000f8a:	430c      	orrs	r4, r1
 8000f8c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f90:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f94:	fa1f f78c 	uxth.w	r7, ip
 8000f98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f9c:	fb08 3110 	mls	r1, r8, r0, r3
 8000fa0:	0c23      	lsrs	r3, r4, #16
 8000fa2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fa6:	fb00 f107 	mul.w	r1, r0, r7
 8000faa:	4299      	cmp	r1, r3
 8000fac:	d908      	bls.n	8000fc0 <__udivmoddi4+0x24c>
 8000fae:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb2:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000fb6:	d22c      	bcs.n	8001012 <__udivmoddi4+0x29e>
 8000fb8:	4299      	cmp	r1, r3
 8000fba:	d92a      	bls.n	8001012 <__udivmoddi4+0x29e>
 8000fbc:	3802      	subs	r0, #2
 8000fbe:	4463      	add	r3, ip
 8000fc0:	1a5b      	subs	r3, r3, r1
 8000fc2:	b2a4      	uxth	r4, r4
 8000fc4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fc8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fcc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fd0:	fb01 f307 	mul.w	r3, r1, r7
 8000fd4:	42a3      	cmp	r3, r4
 8000fd6:	d908      	bls.n	8000fea <__udivmoddi4+0x276>
 8000fd8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fdc:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000fe0:	d213      	bcs.n	800100a <__udivmoddi4+0x296>
 8000fe2:	42a3      	cmp	r3, r4
 8000fe4:	d911      	bls.n	800100a <__udivmoddi4+0x296>
 8000fe6:	3902      	subs	r1, #2
 8000fe8:	4464      	add	r4, ip
 8000fea:	1ae4      	subs	r4, r4, r3
 8000fec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ff0:	e739      	b.n	8000e66 <__udivmoddi4+0xf2>
 8000ff2:	4604      	mov	r4, r0
 8000ff4:	e6f0      	b.n	8000dd8 <__udivmoddi4+0x64>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e706      	b.n	8000e08 <__udivmoddi4+0x94>
 8000ffa:	45c8      	cmp	r8, r9
 8000ffc:	d2ae      	bcs.n	8000f5c <__udivmoddi4+0x1e8>
 8000ffe:	ebb9 0e02 	subs.w	lr, r9, r2
 8001002:	eb63 0c07 	sbc.w	ip, r3, r7
 8001006:	3801      	subs	r0, #1
 8001008:	e7a8      	b.n	8000f5c <__udivmoddi4+0x1e8>
 800100a:	4631      	mov	r1, r6
 800100c:	e7ed      	b.n	8000fea <__udivmoddi4+0x276>
 800100e:	4603      	mov	r3, r0
 8001010:	e799      	b.n	8000f46 <__udivmoddi4+0x1d2>
 8001012:	4630      	mov	r0, r6
 8001014:	e7d4      	b.n	8000fc0 <__udivmoddi4+0x24c>
 8001016:	46d6      	mov	lr, sl
 8001018:	e77f      	b.n	8000f1a <__udivmoddi4+0x1a6>
 800101a:	4463      	add	r3, ip
 800101c:	3802      	subs	r0, #2
 800101e:	e74d      	b.n	8000ebc <__udivmoddi4+0x148>
 8001020:	4606      	mov	r6, r0
 8001022:	4623      	mov	r3, r4
 8001024:	4608      	mov	r0, r1
 8001026:	e70f      	b.n	8000e48 <__udivmoddi4+0xd4>
 8001028:	3e02      	subs	r6, #2
 800102a:	4463      	add	r3, ip
 800102c:	e730      	b.n	8000e90 <__udivmoddi4+0x11c>
 800102e:	bf00      	nop

08001030 <__aeabi_idiv0>:
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop

08001034 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b08c      	sub	sp, #48	@ 0x30
 8001038:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800103a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800103e:	2200      	movs	r2, #0
 8001040:	601a      	str	r2, [r3, #0]
 8001042:	605a      	str	r2, [r3, #4]
 8001044:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001046:	1d3b      	adds	r3, r7, #4
 8001048:	2220      	movs	r2, #32
 800104a:	2100      	movs	r1, #0
 800104c:	4618      	mov	r0, r3
 800104e:	f007 ff0f 	bl	8008e70 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001052:	4b32      	ldr	r3, [pc, #200]	@ (800111c <MX_ADC1_Init+0xe8>)
 8001054:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001058:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800105a:	4b30      	ldr	r3, [pc, #192]	@ (800111c <MX_ADC1_Init+0xe8>)
 800105c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001060:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001062:	4b2e      	ldr	r3, [pc, #184]	@ (800111c <MX_ADC1_Init+0xe8>)
 8001064:	2200      	movs	r2, #0
 8001066:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001068:	4b2c      	ldr	r3, [pc, #176]	@ (800111c <MX_ADC1_Init+0xe8>)
 800106a:	2200      	movs	r2, #0
 800106c:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800106e:	4b2b      	ldr	r3, [pc, #172]	@ (800111c <MX_ADC1_Init+0xe8>)
 8001070:	2200      	movs	r2, #0
 8001072:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001074:	4b29      	ldr	r3, [pc, #164]	@ (800111c <MX_ADC1_Init+0xe8>)
 8001076:	2200      	movs	r2, #0
 8001078:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800107a:	4b28      	ldr	r3, [pc, #160]	@ (800111c <MX_ADC1_Init+0xe8>)
 800107c:	2204      	movs	r2, #4
 800107e:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001080:	4b26      	ldr	r3, [pc, #152]	@ (800111c <MX_ADC1_Init+0xe8>)
 8001082:	2200      	movs	r2, #0
 8001084:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001086:	4b25      	ldr	r3, [pc, #148]	@ (800111c <MX_ADC1_Init+0xe8>)
 8001088:	2200      	movs	r2, #0
 800108a:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 800108c:	4b23      	ldr	r3, [pc, #140]	@ (800111c <MX_ADC1_Init+0xe8>)
 800108e:	2201      	movs	r2, #1
 8001090:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001092:	4b22      	ldr	r3, [pc, #136]	@ (800111c <MX_ADC1_Init+0xe8>)
 8001094:	2200      	movs	r2, #0
 8001096:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800109a:	4b20      	ldr	r3, [pc, #128]	@ (800111c <MX_ADC1_Init+0xe8>)
 800109c:	2200      	movs	r2, #0
 800109e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010a0:	4b1e      	ldr	r3, [pc, #120]	@ (800111c <MX_ADC1_Init+0xe8>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010a6:	4b1d      	ldr	r3, [pc, #116]	@ (800111c <MX_ADC1_Init+0xe8>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010ae:	4b1b      	ldr	r3, [pc, #108]	@ (800111c <MX_ADC1_Init+0xe8>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80010b4:	4b19      	ldr	r3, [pc, #100]	@ (800111c <MX_ADC1_Init+0xe8>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010bc:	4817      	ldr	r0, [pc, #92]	@ (800111c <MX_ADC1_Init+0xe8>)
 80010be:	f001 fc47 	bl	8002950 <HAL_ADC_Init>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d001      	beq.n	80010cc <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80010c8:	f000 fa39 	bl	800153e <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80010cc:	2300      	movs	r3, #0
 80010ce:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010d4:	4619      	mov	r1, r3
 80010d6:	4811      	ldr	r0, [pc, #68]	@ (800111c <MX_ADC1_Init+0xe8>)
 80010d8:	f002 f9d4 	bl	8003484 <HAL_ADCEx_MultiModeConfigChannel>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d001      	beq.n	80010e6 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80010e2:	f000 fa2c 	bl	800153e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80010e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001120 <MX_ADC1_Init+0xec>)
 80010e8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010ea:	2306      	movs	r3, #6
 80010ec:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80010ee:	2300      	movs	r3, #0
 80010f0:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80010f2:	237f      	movs	r3, #127	@ 0x7f
 80010f4:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80010f6:	2304      	movs	r3, #4
 80010f8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80010fa:	2300      	movs	r3, #0
 80010fc:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010fe:	1d3b      	adds	r3, r7, #4
 8001100:	4619      	mov	r1, r3
 8001102:	4806      	ldr	r0, [pc, #24]	@ (800111c <MX_ADC1_Init+0xe8>)
 8001104:	f001 fda8 	bl	8002c58 <HAL_ADC_ConfigChannel>
 8001108:	4603      	mov	r3, r0
 800110a:	2b00      	cmp	r3, #0
 800110c:	d001      	beq.n	8001112 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800110e:	f000 fa16 	bl	800153e <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001112:	bf00      	nop
 8001114:	3730      	adds	r7, #48	@ 0x30
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	20001134 	.word	0x20001134
 8001120:	0c900008 	.word	0x0c900008

08001124 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b09a      	sub	sp, #104	@ 0x68
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800112c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001130:	2200      	movs	r2, #0
 8001132:	601a      	str	r2, [r3, #0]
 8001134:	605a      	str	r2, [r3, #4]
 8001136:	609a      	str	r2, [r3, #8]
 8001138:	60da      	str	r2, [r3, #12]
 800113a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800113c:	f107 0310 	add.w	r3, r7, #16
 8001140:	2244      	movs	r2, #68	@ 0x44
 8001142:	2100      	movs	r1, #0
 8001144:	4618      	mov	r0, r3
 8001146:	f007 fe93 	bl	8008e70 <memset>
  if(adcHandle->Instance==ADC1)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001152:	d134      	bne.n	80011be <HAL_ADC_MspInit+0x9a>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001154:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001158:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800115a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800115e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001160:	f107 0310 	add.w	r3, r7, #16
 8001164:	4618      	mov	r0, r3
 8001166:	f003 fdef 	bl	8004d48 <HAL_RCCEx_PeriphCLKConfig>
 800116a:	4603      	mov	r3, r0
 800116c:	2b00      	cmp	r3, #0
 800116e:	d001      	beq.n	8001174 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001170:	f000 f9e5 	bl	800153e <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001174:	4b14      	ldr	r3, [pc, #80]	@ (80011c8 <HAL_ADC_MspInit+0xa4>)
 8001176:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001178:	4a13      	ldr	r2, [pc, #76]	@ (80011c8 <HAL_ADC_MspInit+0xa4>)
 800117a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800117e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001180:	4b11      	ldr	r3, [pc, #68]	@ (80011c8 <HAL_ADC_MspInit+0xa4>)
 8001182:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001184:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001188:	60fb      	str	r3, [r7, #12]
 800118a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800118c:	4b0e      	ldr	r3, [pc, #56]	@ (80011c8 <HAL_ADC_MspInit+0xa4>)
 800118e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001190:	4a0d      	ldr	r2, [pc, #52]	@ (80011c8 <HAL_ADC_MspInit+0xa4>)
 8001192:	f043 0301 	orr.w	r3, r3, #1
 8001196:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001198:	4b0b      	ldr	r3, [pc, #44]	@ (80011c8 <HAL_ADC_MspInit+0xa4>)
 800119a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800119c:	f003 0301 	and.w	r3, r3, #1
 80011a0:	60bb      	str	r3, [r7, #8]
 80011a2:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA2     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = ToF2_Pin|ToF1_Pin;
 80011a4:	2305      	movs	r3, #5
 80011a6:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011a8:	2303      	movs	r3, #3
 80011aa:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ac:	2300      	movs	r3, #0
 80011ae:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011b0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80011b4:	4619      	mov	r1, r3
 80011b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011ba:	f002 fe49 	bl	8003e50 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80011be:	bf00      	nop
 80011c0:	3768      	adds	r7, #104	@ 0x68
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	40021000 	.word	0x40021000

080011cc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80011d2:	4b12      	ldr	r3, [pc, #72]	@ (800121c <MX_DMA_Init+0x50>)
 80011d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80011d6:	4a11      	ldr	r2, [pc, #68]	@ (800121c <MX_DMA_Init+0x50>)
 80011d8:	f043 0304 	orr.w	r3, r3, #4
 80011dc:	6493      	str	r3, [r2, #72]	@ 0x48
 80011de:	4b0f      	ldr	r3, [pc, #60]	@ (800121c <MX_DMA_Init+0x50>)
 80011e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80011e2:	f003 0304 	and.w	r3, r3, #4
 80011e6:	607b      	str	r3, [r7, #4]
 80011e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80011ea:	4b0c      	ldr	r3, [pc, #48]	@ (800121c <MX_DMA_Init+0x50>)
 80011ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80011ee:	4a0b      	ldr	r2, [pc, #44]	@ (800121c <MX_DMA_Init+0x50>)
 80011f0:	f043 0301 	orr.w	r3, r3, #1
 80011f4:	6493      	str	r3, [r2, #72]	@ 0x48
 80011f6:	4b09      	ldr	r3, [pc, #36]	@ (800121c <MX_DMA_Init+0x50>)
 80011f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80011fa:	f003 0301 	and.w	r3, r3, #1
 80011fe:	603b      	str	r3, [r7, #0]
 8001200:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001202:	2200      	movs	r2, #0
 8001204:	2100      	movs	r1, #0
 8001206:	200b      	movs	r0, #11
 8001208:	f002 fabb 	bl	8003782 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800120c:	200b      	movs	r0, #11
 800120e:	f002 fad2 	bl	80037b6 <HAL_NVIC_EnableIRQ>

}
 8001212:	bf00      	nop
 8001214:	3708      	adds	r7, #8
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	40021000 	.word	0x40021000

08001220 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b08a      	sub	sp, #40	@ 0x28
 8001224:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001226:	f107 0314 	add.w	r3, r7, #20
 800122a:	2200      	movs	r2, #0
 800122c:	601a      	str	r2, [r3, #0]
 800122e:	605a      	str	r2, [r3, #4]
 8001230:	609a      	str	r2, [r3, #8]
 8001232:	60da      	str	r2, [r3, #12]
 8001234:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001236:	4b42      	ldr	r3, [pc, #264]	@ (8001340 <MX_GPIO_Init+0x120>)
 8001238:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800123a:	4a41      	ldr	r2, [pc, #260]	@ (8001340 <MX_GPIO_Init+0x120>)
 800123c:	f043 0304 	orr.w	r3, r3, #4
 8001240:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001242:	4b3f      	ldr	r3, [pc, #252]	@ (8001340 <MX_GPIO_Init+0x120>)
 8001244:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001246:	f003 0304 	and.w	r3, r3, #4
 800124a:	613b      	str	r3, [r7, #16]
 800124c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800124e:	4b3c      	ldr	r3, [pc, #240]	@ (8001340 <MX_GPIO_Init+0x120>)
 8001250:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001252:	4a3b      	ldr	r2, [pc, #236]	@ (8001340 <MX_GPIO_Init+0x120>)
 8001254:	f043 0320 	orr.w	r3, r3, #32
 8001258:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800125a:	4b39      	ldr	r3, [pc, #228]	@ (8001340 <MX_GPIO_Init+0x120>)
 800125c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800125e:	f003 0320 	and.w	r3, r3, #32
 8001262:	60fb      	str	r3, [r7, #12]
 8001264:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001266:	4b36      	ldr	r3, [pc, #216]	@ (8001340 <MX_GPIO_Init+0x120>)
 8001268:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800126a:	4a35      	ldr	r2, [pc, #212]	@ (8001340 <MX_GPIO_Init+0x120>)
 800126c:	f043 0301 	orr.w	r3, r3, #1
 8001270:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001272:	4b33      	ldr	r3, [pc, #204]	@ (8001340 <MX_GPIO_Init+0x120>)
 8001274:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001276:	f003 0301 	and.w	r3, r3, #1
 800127a:	60bb      	str	r3, [r7, #8]
 800127c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800127e:	4b30      	ldr	r3, [pc, #192]	@ (8001340 <MX_GPIO_Init+0x120>)
 8001280:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001282:	4a2f      	ldr	r2, [pc, #188]	@ (8001340 <MX_GPIO_Init+0x120>)
 8001284:	f043 0302 	orr.w	r3, r3, #2
 8001288:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800128a:	4b2d      	ldr	r3, [pc, #180]	@ (8001340 <MX_GPIO_Init+0x120>)
 800128c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800128e:	f003 0302 	and.w	r3, r3, #2
 8001292:	607b      	str	r3, [r7, #4]
 8001294:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SPI1_CSN_Pin|EN_LIDAR_Pin|EN_MOT_Pin, GPIO_PIN_RESET);
 8001296:	2200      	movs	r2, #0
 8001298:	f44f 6141 	mov.w	r1, #3088	@ 0xc10
 800129c:	4829      	ldr	r0, [pc, #164]	@ (8001344 <MX_GPIO_Init+0x124>)
 800129e:	f002 ff59 	bl	8004154 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_RED_Pin|LED_GREEN_Pin, GPIO_PIN_RESET);
 80012a2:	2200      	movs	r2, #0
 80012a4:	2103      	movs	r1, #3
 80012a6:	4828      	ldr	r0, [pc, #160]	@ (8001348 <MX_GPIO_Init+0x128>)
 80012a8:	f002 ff54 	bl	8004154 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_START_Pin;
 80012ac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80012b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012b2:	2300      	movs	r3, #0
 80012b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b6:	2300      	movs	r3, #0
 80012b8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTN_START_GPIO_Port, &GPIO_InitStruct);
 80012ba:	f107 0314 	add.w	r3, r7, #20
 80012be:	4619      	mov	r1, r3
 80012c0:	4820      	ldr	r0, [pc, #128]	@ (8001344 <MX_GPIO_Init+0x124>)
 80012c2:	f002 fdc5 	bl	8003e50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = AG_INT1_Pin|AG_INT2_Pin;
 80012c6:	2318      	movs	r3, #24
 80012c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012ca:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80012ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d0:	2300      	movs	r3, #0
 80012d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012d4:	f107 0314 	add.w	r3, r7, #20
 80012d8:	4619      	mov	r1, r3
 80012da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012de:	f002 fdb7 	bl	8003e50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = SPI1_CSN_Pin|EN_LIDAR_Pin|EN_MOT_Pin;
 80012e2:	f44f 6341 	mov.w	r3, #3088	@ 0xc10
 80012e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012e8:	2301      	movs	r3, #1
 80012ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ec:	2300      	movs	r3, #0
 80012ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012f0:	2300      	movs	r3, #0
 80012f2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012f4:	f107 0314 	add.w	r3, r7, #20
 80012f8:	4619      	mov	r1, r3
 80012fa:	4812      	ldr	r0, [pc, #72]	@ (8001344 <MX_GPIO_Init+0x124>)
 80012fc:	f002 fda8 	bl	8003e50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED_GREEN_Pin;
 8001300:	2303      	movs	r3, #3
 8001302:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001304:	2301      	movs	r3, #1
 8001306:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001308:	2300      	movs	r3, #0
 800130a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800130c:	2300      	movs	r3, #0
 800130e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001310:	f107 0314 	add.w	r3, r7, #20
 8001314:	4619      	mov	r1, r3
 8001316:	480c      	ldr	r0, [pc, #48]	@ (8001348 <MX_GPIO_Init+0x128>)
 8001318:	f002 fd9a 	bl	8003e50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_MODE_Pin;
 800131c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001320:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001322:	2300      	movs	r3, #0
 8001324:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001326:	2300      	movs	r3, #0
 8001328:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTN_MODE_GPIO_Port, &GPIO_InitStruct);
 800132a:	f107 0314 	add.w	r3, r7, #20
 800132e:	4619      	mov	r1, r3
 8001330:	4805      	ldr	r0, [pc, #20]	@ (8001348 <MX_GPIO_Init+0x128>)
 8001332:	f002 fd8d 	bl	8003e50 <HAL_GPIO_Init>

}
 8001336:	bf00      	nop
 8001338:	3728      	adds	r7, #40	@ 0x28
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	40021000 	.word	0x40021000
 8001344:	48000800 	.word	0x48000800
 8001348:	48000400 	.word	0x48000400

0800134c <__io_putchar>:
 * @brief Transmit a character over UART.
 * @param ch: Character to transmit.
 * @retval int: The transmitted character.
 */
int __io_putchar(int ch)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8001354:	1d39      	adds	r1, r7, #4
 8001356:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800135a:	2201      	movs	r2, #1
 800135c:	4803      	ldr	r0, [pc, #12]	@ (800136c <__io_putchar+0x20>)
 800135e:	f005 f887 	bl	8006470 <HAL_UART_Transmit>

	return ch;
 8001362:	687b      	ldr	r3, [r7, #4]
}
 8001364:	4618      	mov	r0, r3
 8001366:	3708      	adds	r7, #8
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}
 800136c:	200049a8 	.word	0x200049a8

08001370 <HAL_UART_RxHalfCpltCallback>:
/**
 * @brief UART receive half complete callback.
 * @param huart: Pointer to the UART handle
 * @retval None
 */
void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart) {
 8001370:	b580      	push	{r7, lr}
 8001372:	b082      	sub	sp, #8
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	4a04      	ldr	r2, [pc, #16]	@ (8001390 <HAL_UART_RxHalfCpltCallback+0x20>)
 800137e:	4293      	cmp	r3, r2
 8001380:	d102      	bne.n	8001388 <HAL_UART_RxHalfCpltCallback+0x18>
		YLIDARX2_ProcessDMAHalfComplete(&hlidar);
 8001382:	4804      	ldr	r0, [pc, #16]	@ (8001394 <HAL_UART_RxHalfCpltCallback+0x24>)
 8001384:	f000 fef0 	bl	8002168 <YLIDARX2_ProcessDMAHalfComplete>
	}
}
 8001388:	bf00      	nop
 800138a:	3708      	adds	r7, #8
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}
 8001390:	40004400 	.word	0x40004400
 8001394:	200011a0 	.word	0x200011a0

08001398 <HAL_UART_RxCpltCallback>:
/**
 * @brief UART receive complete callback.
 * @param huart: Pointer to the UART handle
 * @retval None
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001398:	b580      	push	{r7, lr}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	4a04      	ldr	r2, [pc, #16]	@ (80013b8 <HAL_UART_RxCpltCallback+0x20>)
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d102      	bne.n	80013b0 <HAL_UART_RxCpltCallback+0x18>
		YLIDARX2_ProcessDMAComplete(&hlidar);
 80013aa:	4804      	ldr	r0, [pc, #16]	@ (80013bc <HAL_UART_RxCpltCallback+0x24>)
 80013ac:	f000 feea 	bl	8002184 <YLIDARX2_ProcessDMAComplete>
	}
}
 80013b0:	bf00      	nop
 80013b2:	3708      	adds	r7, #8
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	40004400 	.word	0x40004400
 80013bc:	200011a0 	.word	0x200011a0

080013c0 <HAL_UART_ErrorCallback>:
 * @brief UART error callback.
 * @param huart: Pointer to the UART handle
 * @retval None
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4a19      	ldr	r2, [pc, #100]	@ (8001434 <HAL_UART_ErrorCallback+0x74>)
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d12b      	bne.n	800142a <HAL_UART_ErrorCallback+0x6a>
	{
		if (HAL_UART_GetError(huart) & HAL_UART_ERROR_PE)
 80013d2:	6878      	ldr	r0, [r7, #4]
 80013d4:	f005 fc7e 	bl	8006cd4 <HAL_UART_GetError>
 80013d8:	4603      	mov	r3, r0
 80013da:	f003 0301 	and.w	r3, r3, #1
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d002      	beq.n	80013e8 <HAL_UART_ErrorCallback+0x28>
			DEBUG_PRINT("Parity Error!\r\n");
 80013e2:	4815      	ldr	r0, [pc, #84]	@ (8001438 <HAL_UART_ErrorCallback+0x78>)
 80013e4:	f007 fc44 	bl	8008c70 <puts>
		if (HAL_UART_GetError(huart) & HAL_UART_ERROR_NE)
 80013e8:	6878      	ldr	r0, [r7, #4]
 80013ea:	f005 fc73 	bl	8006cd4 <HAL_UART_GetError>
 80013ee:	4603      	mov	r3, r0
 80013f0:	f003 0302 	and.w	r3, r3, #2
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d002      	beq.n	80013fe <HAL_UART_ErrorCallback+0x3e>
			DEBUG_PRINT("Noise Error!\r\n");
 80013f8:	4810      	ldr	r0, [pc, #64]	@ (800143c <HAL_UART_ErrorCallback+0x7c>)
 80013fa:	f007 fc39 	bl	8008c70 <puts>
		if (HAL_UART_GetError(huart) & HAL_UART_ERROR_FE)
 80013fe:	6878      	ldr	r0, [r7, #4]
 8001400:	f005 fc68 	bl	8006cd4 <HAL_UART_GetError>
 8001404:	4603      	mov	r3, r0
 8001406:	f003 0304 	and.w	r3, r3, #4
 800140a:	2b00      	cmp	r3, #0
 800140c:	d002      	beq.n	8001414 <HAL_UART_ErrorCallback+0x54>
			DEBUG_PRINT("Framing Error!\r\n");
 800140e:	480c      	ldr	r0, [pc, #48]	@ (8001440 <HAL_UART_ErrorCallback+0x80>)
 8001410:	f007 fc2e 	bl	8008c70 <puts>
		if (HAL_UART_GetError(huart) & HAL_UART_ERROR_ORE)
 8001414:	6878      	ldr	r0, [r7, #4]
 8001416:	f005 fc5d 	bl	8006cd4 <HAL_UART_GetError>
 800141a:	4603      	mov	r3, r0
 800141c:	f003 0308 	and.w	r3, r3, #8
 8001420:	2b00      	cmp	r3, #0
 8001422:	d002      	beq.n	800142a <HAL_UART_ErrorCallback+0x6a>
			DEBUG_PRINT("Overrun Error!\r\n");
 8001424:	4807      	ldr	r0, [pc, #28]	@ (8001444 <HAL_UART_ErrorCallback+0x84>)
 8001426:	f007 fc23 	bl	8008c70 <puts>
	}
}
 800142a:	bf00      	nop
 800142c:	3708      	adds	r7, #8
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	40004400 	.word	0x40004400
 8001438:	0800c518 	.word	0x0800c518
 800143c:	0800c528 	.word	0x0800c528
 8001440:	0800c538 	.word	0x0800c538
 8001444:	0800c548 	.word	0x0800c548

08001448 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800144c:	f001 f83a 	bl	80024c4 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001450:	f000 f82a 	bl	80014a8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001454:	f7ff fee4 	bl	8001220 <MX_GPIO_Init>
	MX_DMA_Init();
 8001458:	f7ff feb8 	bl	80011cc <MX_DMA_Init>
	MX_SPI1_Init();
 800145c:	f000 f876 	bl	800154c <MX_SPI1_Init>
	MX_TIM1_Init();
 8001460:	f000 fa34 	bl	80018cc <MX_TIM1_Init>
	MX_TIM3_Init();
 8001464:	f000 fafa 	bl	8001a5c <MX_TIM3_Init>
	MX_TIM4_Init();
 8001468:	f000 fb4e 	bl	8001b08 <MX_TIM4_Init>
	MX_USART2_UART_Init();
 800146c:	f000 fcda 	bl	8001e24 <MX_USART2_UART_Init>
	MX_USART1_UART_Init();
 8001470:	f000 fc8c 	bl	8001d8c <MX_USART1_UART_Init>
	MX_ADC1_Init();
 8001474:	f7ff fdde 	bl	8001034 <MX_ADC1_Init>
	/* USER CODE BEGIN 2 */
	printf("\r\n*** Waking up V-NOM ***\r\n");
 8001478:	4806      	ldr	r0, [pc, #24]	@ (8001494 <main+0x4c>)
 800147a:	f007 fbf9 	bl	8008c70 <puts>
	printf("%s", jumbo_logo_msg);
 800147e:	4906      	ldr	r1, [pc, #24]	@ (8001498 <main+0x50>)
 8001480:	4806      	ldr	r0, [pc, #24]	@ (800149c <main+0x54>)
 8001482:	f007 fb8d 	bl	8008ba0 <iprintf>
	/* Motors test & initialization *
	test_Motors();
	 */

	/* YLIDAR X2 Initialization with DMA */
	YLIDARX2_InitDMA(&hlidar, &huart2);
 8001486:	4906      	ldr	r1, [pc, #24]	@ (80014a0 <main+0x58>)
 8001488:	4806      	ldr	r0, [pc, #24]	@ (80014a4 <main+0x5c>)
 800148a:	f000 fe41 	bl	8002110 <YLIDARX2_InitDMA>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 800148e:	bf00      	nop
 8001490:	e7fd      	b.n	800148e <main+0x46>
 8001492:	bf00      	nop
 8001494:	0800c558 	.word	0x0800c558
 8001498:	20000000 	.word	0x20000000
 800149c:	0800c574 	.word	0x0800c574
 80014a0:	20004a3c 	.word	0x20004a3c
 80014a4:	200011a0 	.word	0x200011a0

080014a8 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b094      	sub	sp, #80	@ 0x50
 80014ac:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014ae:	f107 0318 	add.w	r3, r7, #24
 80014b2:	2238      	movs	r2, #56	@ 0x38
 80014b4:	2100      	movs	r1, #0
 80014b6:	4618      	mov	r0, r3
 80014b8:	f007 fcda 	bl	8008e70 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014bc:	1d3b      	adds	r3, r7, #4
 80014be:	2200      	movs	r2, #0
 80014c0:	601a      	str	r2, [r3, #0]
 80014c2:	605a      	str	r2, [r3, #4]
 80014c4:	609a      	str	r2, [r3, #8]
 80014c6:	60da      	str	r2, [r3, #12]
 80014c8:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80014ca:	2000      	movs	r0, #0
 80014cc:	f002 fe5a 	bl	8004184 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80014d0:	2302      	movs	r3, #2
 80014d2:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014d4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80014d8:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014da:	2340      	movs	r3, #64	@ 0x40
 80014dc:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014de:	2302      	movs	r3, #2
 80014e0:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80014e2:	2302      	movs	r3, #2
 80014e4:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80014e6:	2304      	movs	r3, #4
 80014e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLN = 85;
 80014ea:	2355      	movs	r3, #85	@ 0x55
 80014ec:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014ee:	2302      	movs	r3, #2
 80014f0:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80014f2:	2302      	movs	r3, #2
 80014f4:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80014f6:	2302      	movs	r3, #2
 80014f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014fa:	f107 0318 	add.w	r3, r7, #24
 80014fe:	4618      	mov	r0, r3
 8001500:	f002 fef4 	bl	80042ec <HAL_RCC_OscConfig>
 8001504:	4603      	mov	r3, r0
 8001506:	2b00      	cmp	r3, #0
 8001508:	d001      	beq.n	800150e <SystemClock_Config+0x66>
	{
		Error_Handler();
 800150a:	f000 f818 	bl	800153e <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800150e:	230f      	movs	r3, #15
 8001510:	607b      	str	r3, [r7, #4]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001512:	2303      	movs	r3, #3
 8001514:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001516:	2300      	movs	r3, #0
 8001518:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800151a:	2300      	movs	r3, #0
 800151c:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800151e:	2300      	movs	r3, #0
 8001520:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001522:	1d3b      	adds	r3, r7, #4
 8001524:	2104      	movs	r1, #4
 8001526:	4618      	mov	r0, r3
 8001528:	f003 f9f2 	bl	8004910 <HAL_RCC_ClockConfig>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d001      	beq.n	8001536 <SystemClock_Config+0x8e>
	{
		Error_Handler();
 8001532:	f000 f804 	bl	800153e <Error_Handler>
	}
}
 8001536:	bf00      	nop
 8001538:	3750      	adds	r7, #80	@ 0x50
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}

0800153e <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 800153e:	b480      	push	{r7}
 8001540:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001542:	b672      	cpsid	i
}
 8001544:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001546:	bf00      	nop
 8001548:	e7fd      	b.n	8001546 <Error_Handler+0x8>
	...

0800154c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001550:	4b1b      	ldr	r3, [pc, #108]	@ (80015c0 <MX_SPI1_Init+0x74>)
 8001552:	4a1c      	ldr	r2, [pc, #112]	@ (80015c4 <MX_SPI1_Init+0x78>)
 8001554:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001556:	4b1a      	ldr	r3, [pc, #104]	@ (80015c0 <MX_SPI1_Init+0x74>)
 8001558:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800155c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800155e:	4b18      	ldr	r3, [pc, #96]	@ (80015c0 <MX_SPI1_Init+0x74>)
 8001560:	2200      	movs	r2, #0
 8001562:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001564:	4b16      	ldr	r3, [pc, #88]	@ (80015c0 <MX_SPI1_Init+0x74>)
 8001566:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800156a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800156c:	4b14      	ldr	r3, [pc, #80]	@ (80015c0 <MX_SPI1_Init+0x74>)
 800156e:	2200      	movs	r2, #0
 8001570:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001572:	4b13      	ldr	r3, [pc, #76]	@ (80015c0 <MX_SPI1_Init+0x74>)
 8001574:	2200      	movs	r2, #0
 8001576:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001578:	4b11      	ldr	r3, [pc, #68]	@ (80015c0 <MX_SPI1_Init+0x74>)
 800157a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800157e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001580:	4b0f      	ldr	r3, [pc, #60]	@ (80015c0 <MX_SPI1_Init+0x74>)
 8001582:	2228      	movs	r2, #40	@ 0x28
 8001584:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001586:	4b0e      	ldr	r3, [pc, #56]	@ (80015c0 <MX_SPI1_Init+0x74>)
 8001588:	2200      	movs	r2, #0
 800158a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800158c:	4b0c      	ldr	r3, [pc, #48]	@ (80015c0 <MX_SPI1_Init+0x74>)
 800158e:	2200      	movs	r2, #0
 8001590:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001592:	4b0b      	ldr	r3, [pc, #44]	@ (80015c0 <MX_SPI1_Init+0x74>)
 8001594:	2200      	movs	r2, #0
 8001596:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001598:	4b09      	ldr	r3, [pc, #36]	@ (80015c0 <MX_SPI1_Init+0x74>)
 800159a:	2207      	movs	r2, #7
 800159c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800159e:	4b08      	ldr	r3, [pc, #32]	@ (80015c0 <MX_SPI1_Init+0x74>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80015a4:	4b06      	ldr	r3, [pc, #24]	@ (80015c0 <MX_SPI1_Init+0x74>)
 80015a6:	2208      	movs	r2, #8
 80015a8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80015aa:	4805      	ldr	r0, [pc, #20]	@ (80015c0 <MX_SPI1_Init+0x74>)
 80015ac:	f003 fdbc 	bl	8005128 <HAL_SPI_Init>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d001      	beq.n	80015ba <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80015b6:	f7ff ffc2 	bl	800153e <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80015ba:	bf00      	nop
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	2000485c 	.word	0x2000485c
 80015c4:	40013000 	.word	0x40013000

080015c8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b08a      	sub	sp, #40	@ 0x28
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015d0:	f107 0314 	add.w	r3, r7, #20
 80015d4:	2200      	movs	r2, #0
 80015d6:	601a      	str	r2, [r3, #0]
 80015d8:	605a      	str	r2, [r3, #4]
 80015da:	609a      	str	r2, [r3, #8]
 80015dc:	60da      	str	r2, [r3, #12]
 80015de:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4a17      	ldr	r2, [pc, #92]	@ (8001644 <HAL_SPI_MspInit+0x7c>)
 80015e6:	4293      	cmp	r3, r2
 80015e8:	d128      	bne.n	800163c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80015ea:	4b17      	ldr	r3, [pc, #92]	@ (8001648 <HAL_SPI_MspInit+0x80>)
 80015ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015ee:	4a16      	ldr	r2, [pc, #88]	@ (8001648 <HAL_SPI_MspInit+0x80>)
 80015f0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80015f4:	6613      	str	r3, [r2, #96]	@ 0x60
 80015f6:	4b14      	ldr	r3, [pc, #80]	@ (8001648 <HAL_SPI_MspInit+0x80>)
 80015f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015fa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80015fe:	613b      	str	r3, [r7, #16]
 8001600:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001602:	4b11      	ldr	r3, [pc, #68]	@ (8001648 <HAL_SPI_MspInit+0x80>)
 8001604:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001606:	4a10      	ldr	r2, [pc, #64]	@ (8001648 <HAL_SPI_MspInit+0x80>)
 8001608:	f043 0301 	orr.w	r3, r3, #1
 800160c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800160e:	4b0e      	ldr	r3, [pc, #56]	@ (8001648 <HAL_SPI_MspInit+0x80>)
 8001610:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001612:	f003 0301 	and.w	r3, r3, #1
 8001616:	60fb      	str	r3, [r7, #12]
 8001618:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800161a:	23e0      	movs	r3, #224	@ 0xe0
 800161c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800161e:	2302      	movs	r3, #2
 8001620:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001622:	2300      	movs	r3, #0
 8001624:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001626:	2300      	movs	r3, #0
 8001628:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800162a:	2305      	movs	r3, #5
 800162c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800162e:	f107 0314 	add.w	r3, r7, #20
 8001632:	4619      	mov	r1, r3
 8001634:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001638:	f002 fc0a 	bl	8003e50 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800163c:	bf00      	nop
 800163e:	3728      	adds	r7, #40	@ 0x28
 8001640:	46bd      	mov	sp, r7
 8001642:	bd80      	pop	{r7, pc}
 8001644:	40013000 	.word	0x40013000
 8001648:	40021000 	.word	0x40021000

0800164c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001652:	4b0f      	ldr	r3, [pc, #60]	@ (8001690 <HAL_MspInit+0x44>)
 8001654:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001656:	4a0e      	ldr	r2, [pc, #56]	@ (8001690 <HAL_MspInit+0x44>)
 8001658:	f043 0301 	orr.w	r3, r3, #1
 800165c:	6613      	str	r3, [r2, #96]	@ 0x60
 800165e:	4b0c      	ldr	r3, [pc, #48]	@ (8001690 <HAL_MspInit+0x44>)
 8001660:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001662:	f003 0301 	and.w	r3, r3, #1
 8001666:	607b      	str	r3, [r7, #4]
 8001668:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800166a:	4b09      	ldr	r3, [pc, #36]	@ (8001690 <HAL_MspInit+0x44>)
 800166c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800166e:	4a08      	ldr	r2, [pc, #32]	@ (8001690 <HAL_MspInit+0x44>)
 8001670:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001674:	6593      	str	r3, [r2, #88]	@ 0x58
 8001676:	4b06      	ldr	r3, [pc, #24]	@ (8001690 <HAL_MspInit+0x44>)
 8001678:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800167a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800167e:	603b      	str	r3, [r7, #0]
 8001680:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001682:	f002 fe23 	bl	80042cc <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001686:	bf00      	nop
 8001688:	3708      	adds	r7, #8
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	40021000 	.word	0x40021000

08001694 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001694:	b480      	push	{r7}
 8001696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001698:	bf00      	nop
 800169a:	e7fd      	b.n	8001698 <NMI_Handler+0x4>

0800169c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016a0:	bf00      	nop
 80016a2:	e7fd      	b.n	80016a0 <HardFault_Handler+0x4>

080016a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016a4:	b480      	push	{r7}
 80016a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016a8:	bf00      	nop
 80016aa:	e7fd      	b.n	80016a8 <MemManage_Handler+0x4>

080016ac <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016b0:	bf00      	nop
 80016b2:	e7fd      	b.n	80016b0 <BusFault_Handler+0x4>

080016b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016b4:	b480      	push	{r7}
 80016b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016b8:	bf00      	nop
 80016ba:	e7fd      	b.n	80016b8 <UsageFault_Handler+0x4>

080016bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016c0:	bf00      	nop
 80016c2:	46bd      	mov	sp, r7
 80016c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c8:	4770      	bx	lr

080016ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016ca:	b480      	push	{r7}
 80016cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016ce:	bf00      	nop
 80016d0:	46bd      	mov	sp, r7
 80016d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d6:	4770      	bx	lr

080016d8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016d8:	b480      	push	{r7}
 80016da:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016dc:	bf00      	nop
 80016de:	46bd      	mov	sp, r7
 80016e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e4:	4770      	bx	lr

080016e6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016e6:	b580      	push	{r7, lr}
 80016e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016ea:	f000 ff3d 	bl	8002568 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016ee:	bf00      	nop
 80016f0:	bd80      	pop	{r7, pc}
	...

080016f4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80016f8:	4802      	ldr	r0, [pc, #8]	@ (8001704 <DMA1_Channel1_IRQHandler+0x10>)
 80016fa:	f002 fa5a 	bl	8003bb2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80016fe:	bf00      	nop
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	20004ad0 	.word	0x20004ad0

08001708 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800170c:	4802      	ldr	r0, [pc, #8]	@ (8001718 <USART2_IRQHandler+0x10>)
 800170e:	f004 ff89 	bl	8006624 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001712:	bf00      	nop
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	20004a3c 	.word	0x20004a3c

0800171c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0
  return 1;
 8001720:	2301      	movs	r3, #1
}
 8001722:	4618      	mov	r0, r3
 8001724:	46bd      	mov	sp, r7
 8001726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172a:	4770      	bx	lr

0800172c <_kill>:

int _kill(int pid, int sig)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b082      	sub	sp, #8
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
 8001734:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001736:	f007 fbed 	bl	8008f14 <__errno>
 800173a:	4603      	mov	r3, r0
 800173c:	2216      	movs	r2, #22
 800173e:	601a      	str	r2, [r3, #0]
  return -1;
 8001740:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001744:	4618      	mov	r0, r3
 8001746:	3708      	adds	r7, #8
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}

0800174c <_exit>:

void _exit (int status)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001754:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001758:	6878      	ldr	r0, [r7, #4]
 800175a:	f7ff ffe7 	bl	800172c <_kill>
  while (1) {}    /* Make sure we hang here */
 800175e:	bf00      	nop
 8001760:	e7fd      	b.n	800175e <_exit+0x12>

08001762 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001762:	b580      	push	{r7, lr}
 8001764:	b086      	sub	sp, #24
 8001766:	af00      	add	r7, sp, #0
 8001768:	60f8      	str	r0, [r7, #12]
 800176a:	60b9      	str	r1, [r7, #8]
 800176c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800176e:	2300      	movs	r3, #0
 8001770:	617b      	str	r3, [r7, #20]
 8001772:	e00a      	b.n	800178a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001774:	f3af 8000 	nop.w
 8001778:	4601      	mov	r1, r0
 800177a:	68bb      	ldr	r3, [r7, #8]
 800177c:	1c5a      	adds	r2, r3, #1
 800177e:	60ba      	str	r2, [r7, #8]
 8001780:	b2ca      	uxtb	r2, r1
 8001782:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	3301      	adds	r3, #1
 8001788:	617b      	str	r3, [r7, #20]
 800178a:	697a      	ldr	r2, [r7, #20]
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	429a      	cmp	r2, r3
 8001790:	dbf0      	blt.n	8001774 <_read+0x12>
  }

  return len;
 8001792:	687b      	ldr	r3, [r7, #4]
}
 8001794:	4618      	mov	r0, r3
 8001796:	3718      	adds	r7, #24
 8001798:	46bd      	mov	sp, r7
 800179a:	bd80      	pop	{r7, pc}

0800179c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b086      	sub	sp, #24
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	60f8      	str	r0, [r7, #12]
 80017a4:	60b9      	str	r1, [r7, #8]
 80017a6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017a8:	2300      	movs	r3, #0
 80017aa:	617b      	str	r3, [r7, #20]
 80017ac:	e009      	b.n	80017c2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80017ae:	68bb      	ldr	r3, [r7, #8]
 80017b0:	1c5a      	adds	r2, r3, #1
 80017b2:	60ba      	str	r2, [r7, #8]
 80017b4:	781b      	ldrb	r3, [r3, #0]
 80017b6:	4618      	mov	r0, r3
 80017b8:	f7ff fdc8 	bl	800134c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	3301      	adds	r3, #1
 80017c0:	617b      	str	r3, [r7, #20]
 80017c2:	697a      	ldr	r2, [r7, #20]
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	429a      	cmp	r2, r3
 80017c8:	dbf1      	blt.n	80017ae <_write+0x12>
  }
  return len;
 80017ca:	687b      	ldr	r3, [r7, #4]
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	3718      	adds	r7, #24
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}

080017d4 <_close>:

int _close(int file)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b083      	sub	sp, #12
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80017dc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80017e0:	4618      	mov	r0, r3
 80017e2:	370c      	adds	r7, #12
 80017e4:	46bd      	mov	sp, r7
 80017e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ea:	4770      	bx	lr

080017ec <_fstat>:


int _fstat(int file, struct stat *st)
{
 80017ec:	b480      	push	{r7}
 80017ee:	b083      	sub	sp, #12
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
 80017f4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80017fc:	605a      	str	r2, [r3, #4]
  return 0;
 80017fe:	2300      	movs	r3, #0
}
 8001800:	4618      	mov	r0, r3
 8001802:	370c      	adds	r7, #12
 8001804:	46bd      	mov	sp, r7
 8001806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180a:	4770      	bx	lr

0800180c <_isatty>:

int _isatty(int file)
{
 800180c:	b480      	push	{r7}
 800180e:	b083      	sub	sp, #12
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001814:	2301      	movs	r3, #1
}
 8001816:	4618      	mov	r0, r3
 8001818:	370c      	adds	r7, #12
 800181a:	46bd      	mov	sp, r7
 800181c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001820:	4770      	bx	lr

08001822 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001822:	b480      	push	{r7}
 8001824:	b085      	sub	sp, #20
 8001826:	af00      	add	r7, sp, #0
 8001828:	60f8      	str	r0, [r7, #12]
 800182a:	60b9      	str	r1, [r7, #8]
 800182c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800182e:	2300      	movs	r3, #0
}
 8001830:	4618      	mov	r0, r3
 8001832:	3714      	adds	r7, #20
 8001834:	46bd      	mov	sp, r7
 8001836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183a:	4770      	bx	lr

0800183c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b086      	sub	sp, #24
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001844:	4a14      	ldr	r2, [pc, #80]	@ (8001898 <_sbrk+0x5c>)
 8001846:	4b15      	ldr	r3, [pc, #84]	@ (800189c <_sbrk+0x60>)
 8001848:	1ad3      	subs	r3, r2, r3
 800184a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800184c:	697b      	ldr	r3, [r7, #20]
 800184e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001850:	4b13      	ldr	r3, [pc, #76]	@ (80018a0 <_sbrk+0x64>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d102      	bne.n	800185e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001858:	4b11      	ldr	r3, [pc, #68]	@ (80018a0 <_sbrk+0x64>)
 800185a:	4a12      	ldr	r2, [pc, #72]	@ (80018a4 <_sbrk+0x68>)
 800185c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800185e:	4b10      	ldr	r3, [pc, #64]	@ (80018a0 <_sbrk+0x64>)
 8001860:	681a      	ldr	r2, [r3, #0]
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	4413      	add	r3, r2
 8001866:	693a      	ldr	r2, [r7, #16]
 8001868:	429a      	cmp	r2, r3
 800186a:	d207      	bcs.n	800187c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800186c:	f007 fb52 	bl	8008f14 <__errno>
 8001870:	4603      	mov	r3, r0
 8001872:	220c      	movs	r2, #12
 8001874:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001876:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800187a:	e009      	b.n	8001890 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800187c:	4b08      	ldr	r3, [pc, #32]	@ (80018a0 <_sbrk+0x64>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001882:	4b07      	ldr	r3, [pc, #28]	@ (80018a0 <_sbrk+0x64>)
 8001884:	681a      	ldr	r2, [r3, #0]
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	4413      	add	r3, r2
 800188a:	4a05      	ldr	r2, [pc, #20]	@ (80018a0 <_sbrk+0x64>)
 800188c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800188e:	68fb      	ldr	r3, [r7, #12]
}
 8001890:	4618      	mov	r0, r3
 8001892:	3718      	adds	r7, #24
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}
 8001898:	20008000 	.word	0x20008000
 800189c:	00000400 	.word	0x00000400
 80018a0:	200048c0 	.word	0x200048c0
 80018a4:	20004c80 	.word	0x20004c80

080018a8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80018ac:	4b06      	ldr	r3, [pc, #24]	@ (80018c8 <SystemInit+0x20>)
 80018ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80018b2:	4a05      	ldr	r2, [pc, #20]	@ (80018c8 <SystemInit+0x20>)
 80018b4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80018b8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018bc:	bf00      	nop
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr
 80018c6:	bf00      	nop
 80018c8:	e000ed00 	.word	0xe000ed00

080018cc <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b09c      	sub	sp, #112	@ 0x70
 80018d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018d2:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80018d6:	2200      	movs	r2, #0
 80018d8:	601a      	str	r2, [r3, #0]
 80018da:	605a      	str	r2, [r3, #4]
 80018dc:	609a      	str	r2, [r3, #8]
 80018de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018e0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80018e4:	2200      	movs	r2, #0
 80018e6:	601a      	str	r2, [r3, #0]
 80018e8:	605a      	str	r2, [r3, #4]
 80018ea:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80018ec:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80018f0:	2200      	movs	r2, #0
 80018f2:	601a      	str	r2, [r3, #0]
 80018f4:	605a      	str	r2, [r3, #4]
 80018f6:	609a      	str	r2, [r3, #8]
 80018f8:	60da      	str	r2, [r3, #12]
 80018fa:	611a      	str	r2, [r3, #16]
 80018fc:	615a      	str	r2, [r3, #20]
 80018fe:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001900:	1d3b      	adds	r3, r7, #4
 8001902:	2234      	movs	r2, #52	@ 0x34
 8001904:	2100      	movs	r1, #0
 8001906:	4618      	mov	r0, r3
 8001908:	f007 fab2 	bl	8008e70 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800190c:	4b51      	ldr	r3, [pc, #324]	@ (8001a54 <MX_TIM1_Init+0x188>)
 800190e:	4a52      	ldr	r2, [pc, #328]	@ (8001a58 <MX_TIM1_Init+0x18c>)
 8001910:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001912:	4b50      	ldr	r3, [pc, #320]	@ (8001a54 <MX_TIM1_Init+0x188>)
 8001914:	2200      	movs	r2, #0
 8001916:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001918:	4b4e      	ldr	r3, [pc, #312]	@ (8001a54 <MX_TIM1_Init+0x188>)
 800191a:	2200      	movs	r2, #0
 800191c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800191e:	4b4d      	ldr	r3, [pc, #308]	@ (8001a54 <MX_TIM1_Init+0x188>)
 8001920:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001924:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001926:	4b4b      	ldr	r3, [pc, #300]	@ (8001a54 <MX_TIM1_Init+0x188>)
 8001928:	2200      	movs	r2, #0
 800192a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800192c:	4b49      	ldr	r3, [pc, #292]	@ (8001a54 <MX_TIM1_Init+0x188>)
 800192e:	2200      	movs	r2, #0
 8001930:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001932:	4b48      	ldr	r3, [pc, #288]	@ (8001a54 <MX_TIM1_Init+0x188>)
 8001934:	2200      	movs	r2, #0
 8001936:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001938:	4846      	ldr	r0, [pc, #280]	@ (8001a54 <MX_TIM1_Init+0x188>)
 800193a:	f003 fca0 	bl	800527e <HAL_TIM_Base_Init>
 800193e:	4603      	mov	r3, r0
 8001940:	2b00      	cmp	r3, #0
 8001942:	d001      	beq.n	8001948 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001944:	f7ff fdfb 	bl	800153e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001948:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800194c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800194e:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001952:	4619      	mov	r1, r3
 8001954:	483f      	ldr	r0, [pc, #252]	@ (8001a54 <MX_TIM1_Init+0x188>)
 8001956:	f003 ff05 	bl	8005764 <HAL_TIM_ConfigClockSource>
 800195a:	4603      	mov	r3, r0
 800195c:	2b00      	cmp	r3, #0
 800195e:	d001      	beq.n	8001964 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001960:	f7ff fded 	bl	800153e <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001964:	483b      	ldr	r0, [pc, #236]	@ (8001a54 <MX_TIM1_Init+0x188>)
 8001966:	f003 fce1 	bl	800532c <HAL_TIM_PWM_Init>
 800196a:	4603      	mov	r3, r0
 800196c:	2b00      	cmp	r3, #0
 800196e:	d001      	beq.n	8001974 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001970:	f7ff fde5 	bl	800153e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001974:	2300      	movs	r3, #0
 8001976:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001978:	2300      	movs	r3, #0
 800197a:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800197c:	2300      	movs	r3, #0
 800197e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001980:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001984:	4619      	mov	r1, r3
 8001986:	4833      	ldr	r0, [pc, #204]	@ (8001a54 <MX_TIM1_Init+0x188>)
 8001988:	f004 fc14 	bl	80061b4 <HAL_TIMEx_MasterConfigSynchronization>
 800198c:	4603      	mov	r3, r0
 800198e:	2b00      	cmp	r3, #0
 8001990:	d001      	beq.n	8001996 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001992:	f7ff fdd4 	bl	800153e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001996:	2360      	movs	r3, #96	@ 0x60
 8001998:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 800199a:	2300      	movs	r3, #0
 800199c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800199e:	2300      	movs	r3, #0
 80019a0:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80019a2:	2300      	movs	r3, #0
 80019a4:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019a6:	2300      	movs	r3, #0
 80019a8:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80019aa:	2300      	movs	r3, #0
 80019ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80019ae:	2300      	movs	r3, #0
 80019b0:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80019b2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80019b6:	2200      	movs	r2, #0
 80019b8:	4619      	mov	r1, r3
 80019ba:	4826      	ldr	r0, [pc, #152]	@ (8001a54 <MX_TIM1_Init+0x188>)
 80019bc:	f003 fdbe 	bl	800553c <HAL_TIM_PWM_ConfigChannel>
 80019c0:	4603      	mov	r3, r0
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d001      	beq.n	80019ca <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 80019c6:	f7ff fdba 	bl	800153e <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80019ca:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80019ce:	2204      	movs	r2, #4
 80019d0:	4619      	mov	r1, r3
 80019d2:	4820      	ldr	r0, [pc, #128]	@ (8001a54 <MX_TIM1_Init+0x188>)
 80019d4:	f003 fdb2 	bl	800553c <HAL_TIM_PWM_ConfigChannel>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d001      	beq.n	80019e2 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 80019de:	f7ff fdae 	bl	800153e <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80019e2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80019e6:	2208      	movs	r2, #8
 80019e8:	4619      	mov	r1, r3
 80019ea:	481a      	ldr	r0, [pc, #104]	@ (8001a54 <MX_TIM1_Init+0x188>)
 80019ec:	f003 fda6 	bl	800553c <HAL_TIM_PWM_ConfigChannel>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d001      	beq.n	80019fa <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 80019f6:	f7ff fda2 	bl	800153e <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80019fa:	2300      	movs	r3, #0
 80019fc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80019fe:	2300      	movs	r3, #0
 8001a00:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001a02:	2300      	movs	r3, #0
 8001a04:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001a06:	2300      	movs	r3, #0
 8001a08:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001a0e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a12:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001a14:	2300      	movs	r3, #0
 8001a16:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001a20:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001a24:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001a26:	2300      	movs	r3, #0
 8001a28:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001a32:	1d3b      	adds	r3, r7, #4
 8001a34:	4619      	mov	r1, r3
 8001a36:	4807      	ldr	r0, [pc, #28]	@ (8001a54 <MX_TIM1_Init+0x188>)
 8001a38:	f004 fc3e 	bl	80062b8 <HAL_TIMEx_ConfigBreakDeadTime>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d001      	beq.n	8001a46 <MX_TIM1_Init+0x17a>
  {
    Error_Handler();
 8001a42:	f7ff fd7c 	bl	800153e <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001a46:	4803      	ldr	r0, [pc, #12]	@ (8001a54 <MX_TIM1_Init+0x188>)
 8001a48:	f000 f94a 	bl	8001ce0 <HAL_TIM_MspPostInit>

}
 8001a4c:	bf00      	nop
 8001a4e:	3770      	adds	r7, #112	@ 0x70
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	200048c4 	.word	0x200048c4
 8001a58:	40012c00 	.word	0x40012c00

08001a5c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b08c      	sub	sp, #48	@ 0x30
 8001a60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001a62:	f107 030c 	add.w	r3, r7, #12
 8001a66:	2224      	movs	r2, #36	@ 0x24
 8001a68:	2100      	movs	r1, #0
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f007 fa00 	bl	8008e70 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a70:	463b      	mov	r3, r7
 8001a72:	2200      	movs	r2, #0
 8001a74:	601a      	str	r2, [r3, #0]
 8001a76:	605a      	str	r2, [r3, #4]
 8001a78:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a7a:	4b21      	ldr	r3, [pc, #132]	@ (8001b00 <MX_TIM3_Init+0xa4>)
 8001a7c:	4a21      	ldr	r2, [pc, #132]	@ (8001b04 <MX_TIM3_Init+0xa8>)
 8001a7e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001a80:	4b1f      	ldr	r3, [pc, #124]	@ (8001b00 <MX_TIM3_Init+0xa4>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a86:	4b1e      	ldr	r3, [pc, #120]	@ (8001b00 <MX_TIM3_Init+0xa4>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001a8c:	4b1c      	ldr	r3, [pc, #112]	@ (8001b00 <MX_TIM3_Init+0xa4>)
 8001a8e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a92:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a94:	4b1a      	ldr	r3, [pc, #104]	@ (8001b00 <MX_TIM3_Init+0xa4>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a9a:	4b19      	ldr	r3, [pc, #100]	@ (8001b00 <MX_TIM3_Init+0xa4>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001aac:	2300      	movs	r3, #0
 8001aae:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001ab8:	2301      	movs	r3, #1
 8001aba:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001abc:	2300      	movs	r3, #0
 8001abe:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001ac4:	f107 030c 	add.w	r3, r7, #12
 8001ac8:	4619      	mov	r1, r3
 8001aca:	480d      	ldr	r0, [pc, #52]	@ (8001b00 <MX_TIM3_Init+0xa4>)
 8001acc:	f003 fc8f 	bl	80053ee <HAL_TIM_Encoder_Init>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d001      	beq.n	8001ada <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8001ad6:	f7ff fd32 	bl	800153e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ada:	2300      	movs	r3, #0
 8001adc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001ae2:	463b      	mov	r3, r7
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	4806      	ldr	r0, [pc, #24]	@ (8001b00 <MX_TIM3_Init+0xa4>)
 8001ae8:	f004 fb64 	bl	80061b4 <HAL_TIMEx_MasterConfigSynchronization>
 8001aec:	4603      	mov	r3, r0
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d001      	beq.n	8001af6 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8001af2:	f7ff fd24 	bl	800153e <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001af6:	bf00      	nop
 8001af8:	3730      	adds	r7, #48	@ 0x30
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	20004910 	.word	0x20004910
 8001b04:	40000400 	.word	0x40000400

08001b08 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b08c      	sub	sp, #48	@ 0x30
 8001b0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001b0e:	f107 030c 	add.w	r3, r7, #12
 8001b12:	2224      	movs	r2, #36	@ 0x24
 8001b14:	2100      	movs	r1, #0
 8001b16:	4618      	mov	r0, r3
 8001b18:	f007 f9aa 	bl	8008e70 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b1c:	463b      	mov	r3, r7
 8001b1e:	2200      	movs	r2, #0
 8001b20:	601a      	str	r2, [r3, #0]
 8001b22:	605a      	str	r2, [r3, #4]
 8001b24:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001b26:	4b21      	ldr	r3, [pc, #132]	@ (8001bac <MX_TIM4_Init+0xa4>)
 8001b28:	4a21      	ldr	r2, [pc, #132]	@ (8001bb0 <MX_TIM4_Init+0xa8>)
 8001b2a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001b2c:	4b1f      	ldr	r3, [pc, #124]	@ (8001bac <MX_TIM4_Init+0xa4>)
 8001b2e:	2200      	movs	r2, #0
 8001b30:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b32:	4b1e      	ldr	r3, [pc, #120]	@ (8001bac <MX_TIM4_Init+0xa4>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001b38:	4b1c      	ldr	r3, [pc, #112]	@ (8001bac <MX_TIM4_Init+0xa4>)
 8001b3a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b3e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b40:	4b1a      	ldr	r3, [pc, #104]	@ (8001bac <MX_TIM4_Init+0xa4>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b46:	4b19      	ldr	r3, [pc, #100]	@ (8001bac <MX_TIM4_Init+0xa4>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001b50:	2300      	movs	r3, #0
 8001b52:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001b54:	2301      	movs	r3, #1
 8001b56:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001b60:	2300      	movs	r3, #0
 8001b62:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001b64:	2301      	movs	r3, #1
 8001b66:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001b70:	f107 030c 	add.w	r3, r7, #12
 8001b74:	4619      	mov	r1, r3
 8001b76:	480d      	ldr	r0, [pc, #52]	@ (8001bac <MX_TIM4_Init+0xa4>)
 8001b78:	f003 fc39 	bl	80053ee <HAL_TIM_Encoder_Init>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d001      	beq.n	8001b86 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8001b82:	f7ff fcdc 	bl	800153e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b86:	2300      	movs	r3, #0
 8001b88:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001b8e:	463b      	mov	r3, r7
 8001b90:	4619      	mov	r1, r3
 8001b92:	4806      	ldr	r0, [pc, #24]	@ (8001bac <MX_TIM4_Init+0xa4>)
 8001b94:	f004 fb0e 	bl	80061b4 <HAL_TIMEx_MasterConfigSynchronization>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d001      	beq.n	8001ba2 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8001b9e:	f7ff fcce 	bl	800153e <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001ba2:	bf00      	nop
 8001ba4:	3730      	adds	r7, #48	@ 0x30
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	2000495c 	.word	0x2000495c
 8001bb0:	40000800 	.word	0x40000800

08001bb4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	b085      	sub	sp, #20
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a0a      	ldr	r2, [pc, #40]	@ (8001bec <HAL_TIM_Base_MspInit+0x38>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d10b      	bne.n	8001bde <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001bc6:	4b0a      	ldr	r3, [pc, #40]	@ (8001bf0 <HAL_TIM_Base_MspInit+0x3c>)
 8001bc8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bca:	4a09      	ldr	r2, [pc, #36]	@ (8001bf0 <HAL_TIM_Base_MspInit+0x3c>)
 8001bcc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001bd0:	6613      	str	r3, [r2, #96]	@ 0x60
 8001bd2:	4b07      	ldr	r3, [pc, #28]	@ (8001bf0 <HAL_TIM_Base_MspInit+0x3c>)
 8001bd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bd6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001bda:	60fb      	str	r3, [r7, #12]
 8001bdc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001bde:	bf00      	nop
 8001be0:	3714      	adds	r7, #20
 8001be2:	46bd      	mov	sp, r7
 8001be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be8:	4770      	bx	lr
 8001bea:	bf00      	nop
 8001bec:	40012c00 	.word	0x40012c00
 8001bf0:	40021000 	.word	0x40021000

08001bf4 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b08c      	sub	sp, #48	@ 0x30
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bfc:	f107 031c 	add.w	r3, r7, #28
 8001c00:	2200      	movs	r2, #0
 8001c02:	601a      	str	r2, [r3, #0]
 8001c04:	605a      	str	r2, [r3, #4]
 8001c06:	609a      	str	r2, [r3, #8]
 8001c08:	60da      	str	r2, [r3, #12]
 8001c0a:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4a2f      	ldr	r2, [pc, #188]	@ (8001cd0 <HAL_TIM_Encoder_MspInit+0xdc>)
 8001c12:	4293      	cmp	r3, r2
 8001c14:	d128      	bne.n	8001c68 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001c16:	4b2f      	ldr	r3, [pc, #188]	@ (8001cd4 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001c18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c1a:	4a2e      	ldr	r2, [pc, #184]	@ (8001cd4 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001c1c:	f043 0302 	orr.w	r3, r3, #2
 8001c20:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c22:	4b2c      	ldr	r3, [pc, #176]	@ (8001cd4 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001c24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c26:	f003 0302 	and.w	r3, r3, #2
 8001c2a:	61bb      	str	r3, [r7, #24]
 8001c2c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c2e:	4b29      	ldr	r3, [pc, #164]	@ (8001cd4 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001c30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c32:	4a28      	ldr	r2, [pc, #160]	@ (8001cd4 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001c34:	f043 0302 	orr.w	r3, r3, #2
 8001c38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c3a:	4b26      	ldr	r3, [pc, #152]	@ (8001cd4 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001c3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c3e:	f003 0302 	and.w	r3, r3, #2
 8001c42:	617b      	str	r3, [r7, #20]
 8001c44:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001c46:	2330      	movs	r3, #48	@ 0x30
 8001c48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c4a:	2302      	movs	r3, #2
 8001c4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c52:	2300      	movs	r3, #0
 8001c54:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001c56:	2302      	movs	r3, #2
 8001c58:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c5a:	f107 031c 	add.w	r3, r7, #28
 8001c5e:	4619      	mov	r1, r3
 8001c60:	481d      	ldr	r0, [pc, #116]	@ (8001cd8 <HAL_TIM_Encoder_MspInit+0xe4>)
 8001c62:	f002 f8f5 	bl	8003e50 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001c66:	e02e      	b.n	8001cc6 <HAL_TIM_Encoder_MspInit+0xd2>
  else if(tim_encoderHandle->Instance==TIM4)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a1b      	ldr	r2, [pc, #108]	@ (8001cdc <HAL_TIM_Encoder_MspInit+0xe8>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d129      	bne.n	8001cc6 <HAL_TIM_Encoder_MspInit+0xd2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001c72:	4b18      	ldr	r3, [pc, #96]	@ (8001cd4 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001c74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c76:	4a17      	ldr	r2, [pc, #92]	@ (8001cd4 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001c78:	f043 0304 	orr.w	r3, r3, #4
 8001c7c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c7e:	4b15      	ldr	r3, [pc, #84]	@ (8001cd4 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001c80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c82:	f003 0304 	and.w	r3, r3, #4
 8001c86:	613b      	str	r3, [r7, #16]
 8001c88:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c8a:	4b12      	ldr	r3, [pc, #72]	@ (8001cd4 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001c8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c8e:	4a11      	ldr	r2, [pc, #68]	@ (8001cd4 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001c90:	f043 0301 	orr.w	r3, r3, #1
 8001c94:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c96:	4b0f      	ldr	r3, [pc, #60]	@ (8001cd4 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001c98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c9a:	f003 0301 	and.w	r3, r3, #1
 8001c9e:	60fb      	str	r3, [r7, #12]
 8001ca0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001ca2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001ca6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ca8:	2302      	movs	r3, #2
 8001caa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cac:	2300      	movs	r3, #0
 8001cae:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8001cb4:	230a      	movs	r3, #10
 8001cb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cb8:	f107 031c 	add.w	r3, r7, #28
 8001cbc:	4619      	mov	r1, r3
 8001cbe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001cc2:	f002 f8c5 	bl	8003e50 <HAL_GPIO_Init>
}
 8001cc6:	bf00      	nop
 8001cc8:	3730      	adds	r7, #48	@ 0x30
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	40000400 	.word	0x40000400
 8001cd4:	40021000 	.word	0x40021000
 8001cd8:	48000400 	.word	0x48000400
 8001cdc:	40000800 	.word	0x40000800

08001ce0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b08a      	sub	sp, #40	@ 0x28
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce8:	f107 0314 	add.w	r3, r7, #20
 8001cec:	2200      	movs	r2, #0
 8001cee:	601a      	str	r2, [r3, #0]
 8001cf0:	605a      	str	r2, [r3, #4]
 8001cf2:	609a      	str	r2, [r3, #8]
 8001cf4:	60da      	str	r2, [r3, #12]
 8001cf6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a20      	ldr	r2, [pc, #128]	@ (8001d80 <HAL_TIM_MspPostInit+0xa0>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d13a      	bne.n	8001d78 <HAL_TIM_MspPostInit+0x98>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d02:	4b20      	ldr	r3, [pc, #128]	@ (8001d84 <HAL_TIM_MspPostInit+0xa4>)
 8001d04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d06:	4a1f      	ldr	r2, [pc, #124]	@ (8001d84 <HAL_TIM_MspPostInit+0xa4>)
 8001d08:	f043 0302 	orr.w	r3, r3, #2
 8001d0c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d0e:	4b1d      	ldr	r3, [pc, #116]	@ (8001d84 <HAL_TIM_MspPostInit+0xa4>)
 8001d10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d12:	f003 0302 	and.w	r3, r3, #2
 8001d16:	613b      	str	r3, [r7, #16]
 8001d18:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d1a:	4b1a      	ldr	r3, [pc, #104]	@ (8001d84 <HAL_TIM_MspPostInit+0xa4>)
 8001d1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d1e:	4a19      	ldr	r2, [pc, #100]	@ (8001d84 <HAL_TIM_MspPostInit+0xa4>)
 8001d20:	f043 0301 	orr.w	r3, r3, #1
 8001d24:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d26:	4b17      	ldr	r3, [pc, #92]	@ (8001d84 <HAL_TIM_MspPostInit+0xa4>)
 8001d28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d2a:	f003 0301 	and.w	r3, r3, #1
 8001d2e:	60fb      	str	r3, [r7, #12]
 8001d30:	68fb      	ldr	r3, [r7, #12]
    PB14     ------> TIM1_CH2N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8001d32:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001d36:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d38:	2302      	movs	r3, #2
 8001d3a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d40:	2300      	movs	r3, #0
 8001d42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001d44:	2306      	movs	r3, #6
 8001d46:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d48:	f107 0314 	add.w	r3, r7, #20
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	480e      	ldr	r0, [pc, #56]	@ (8001d88 <HAL_TIM_MspPostInit+0xa8>)
 8001d50:	f002 f87e 	bl	8003e50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8001d54:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001d58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d5a:	2302      	movs	r3, #2
 8001d5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d62:	2300      	movs	r3, #0
 8001d64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001d66:	2306      	movs	r3, #6
 8001d68:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d6a:	f107 0314 	add.w	r3, r7, #20
 8001d6e:	4619      	mov	r1, r3
 8001d70:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d74:	f002 f86c 	bl	8003e50 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001d78:	bf00      	nop
 8001d7a:	3728      	adds	r7, #40	@ 0x28
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd80      	pop	{r7, pc}
 8001d80:	40012c00 	.word	0x40012c00
 8001d84:	40021000 	.word	0x40021000
 8001d88:	48000400 	.word	0x48000400

08001d8c <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001d90:	4b22      	ldr	r3, [pc, #136]	@ (8001e1c <MX_USART1_UART_Init+0x90>)
 8001d92:	4a23      	ldr	r2, [pc, #140]	@ (8001e20 <MX_USART1_UART_Init+0x94>)
 8001d94:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001d96:	4b21      	ldr	r3, [pc, #132]	@ (8001e1c <MX_USART1_UART_Init+0x90>)
 8001d98:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d9c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d9e:	4b1f      	ldr	r3, [pc, #124]	@ (8001e1c <MX_USART1_UART_Init+0x90>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001da4:	4b1d      	ldr	r3, [pc, #116]	@ (8001e1c <MX_USART1_UART_Init+0x90>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001daa:	4b1c      	ldr	r3, [pc, #112]	@ (8001e1c <MX_USART1_UART_Init+0x90>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001db0:	4b1a      	ldr	r3, [pc, #104]	@ (8001e1c <MX_USART1_UART_Init+0x90>)
 8001db2:	220c      	movs	r2, #12
 8001db4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001db6:	4b19      	ldr	r3, [pc, #100]	@ (8001e1c <MX_USART1_UART_Init+0x90>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001dbc:	4b17      	ldr	r3, [pc, #92]	@ (8001e1c <MX_USART1_UART_Init+0x90>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001dc2:	4b16      	ldr	r3, [pc, #88]	@ (8001e1c <MX_USART1_UART_Init+0x90>)
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001dc8:	4b14      	ldr	r3, [pc, #80]	@ (8001e1c <MX_USART1_UART_Init+0x90>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001dce:	4b13      	ldr	r3, [pc, #76]	@ (8001e1c <MX_USART1_UART_Init+0x90>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001dd4:	4811      	ldr	r0, [pc, #68]	@ (8001e1c <MX_USART1_UART_Init+0x90>)
 8001dd6:	f004 fafb 	bl	80063d0 <HAL_UART_Init>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d001      	beq.n	8001de4 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001de0:	f7ff fbad 	bl	800153e <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001de4:	2100      	movs	r1, #0
 8001de6:	480d      	ldr	r0, [pc, #52]	@ (8001e1c <MX_USART1_UART_Init+0x90>)
 8001de8:	f005 fee2 	bl	8007bb0 <HAL_UARTEx_SetTxFifoThreshold>
 8001dec:	4603      	mov	r3, r0
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d001      	beq.n	8001df6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001df2:	f7ff fba4 	bl	800153e <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001df6:	2100      	movs	r1, #0
 8001df8:	4808      	ldr	r0, [pc, #32]	@ (8001e1c <MX_USART1_UART_Init+0x90>)
 8001dfa:	f005 ff17 	bl	8007c2c <HAL_UARTEx_SetRxFifoThreshold>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d001      	beq.n	8001e08 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001e04:	f7ff fb9b 	bl	800153e <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001e08:	4804      	ldr	r0, [pc, #16]	@ (8001e1c <MX_USART1_UART_Init+0x90>)
 8001e0a:	f005 fe98 	bl	8007b3e <HAL_UARTEx_DisableFifoMode>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d001      	beq.n	8001e18 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001e14:	f7ff fb93 	bl	800153e <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001e18:	bf00      	nop
 8001e1a:	bd80      	pop	{r7, pc}
 8001e1c:	200049a8 	.word	0x200049a8
 8001e20:	40013800 	.word	0x40013800

08001e24 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001e28:	4b22      	ldr	r3, [pc, #136]	@ (8001eb4 <MX_USART2_UART_Init+0x90>)
 8001e2a:	4a23      	ldr	r2, [pc, #140]	@ (8001eb8 <MX_USART2_UART_Init+0x94>)
 8001e2c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001e2e:	4b21      	ldr	r3, [pc, #132]	@ (8001eb4 <MX_USART2_UART_Init+0x90>)
 8001e30:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001e34:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001e36:	4b1f      	ldr	r3, [pc, #124]	@ (8001eb4 <MX_USART2_UART_Init+0x90>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001e3c:	4b1d      	ldr	r3, [pc, #116]	@ (8001eb4 <MX_USART2_UART_Init+0x90>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001e42:	4b1c      	ldr	r3, [pc, #112]	@ (8001eb4 <MX_USART2_UART_Init+0x90>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_RX;
 8001e48:	4b1a      	ldr	r3, [pc, #104]	@ (8001eb4 <MX_USART2_UART_Init+0x90>)
 8001e4a:	2204      	movs	r2, #4
 8001e4c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e4e:	4b19      	ldr	r3, [pc, #100]	@ (8001eb4 <MX_USART2_UART_Init+0x90>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e54:	4b17      	ldr	r3, [pc, #92]	@ (8001eb4 <MX_USART2_UART_Init+0x90>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e5a:	4b16      	ldr	r3, [pc, #88]	@ (8001eb4 <MX_USART2_UART_Init+0x90>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001e60:	4b14      	ldr	r3, [pc, #80]	@ (8001eb4 <MX_USART2_UART_Init+0x90>)
 8001e62:	2200      	movs	r2, #0
 8001e64:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e66:	4b13      	ldr	r3, [pc, #76]	@ (8001eb4 <MX_USART2_UART_Init+0x90>)
 8001e68:	2200      	movs	r2, #0
 8001e6a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001e6c:	4811      	ldr	r0, [pc, #68]	@ (8001eb4 <MX_USART2_UART_Init+0x90>)
 8001e6e:	f004 faaf 	bl	80063d0 <HAL_UART_Init>
 8001e72:	4603      	mov	r3, r0
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d001      	beq.n	8001e7c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001e78:	f7ff fb61 	bl	800153e <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e7c:	2100      	movs	r1, #0
 8001e7e:	480d      	ldr	r0, [pc, #52]	@ (8001eb4 <MX_USART2_UART_Init+0x90>)
 8001e80:	f005 fe96 	bl	8007bb0 <HAL_UARTEx_SetTxFifoThreshold>
 8001e84:	4603      	mov	r3, r0
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d001      	beq.n	8001e8e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001e8a:	f7ff fb58 	bl	800153e <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e8e:	2100      	movs	r1, #0
 8001e90:	4808      	ldr	r0, [pc, #32]	@ (8001eb4 <MX_USART2_UART_Init+0x90>)
 8001e92:	f005 fecb 	bl	8007c2c <HAL_UARTEx_SetRxFifoThreshold>
 8001e96:	4603      	mov	r3, r0
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d001      	beq.n	8001ea0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001e9c:	f7ff fb4f 	bl	800153e <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001ea0:	4804      	ldr	r0, [pc, #16]	@ (8001eb4 <MX_USART2_UART_Init+0x90>)
 8001ea2:	f005 fe4c 	bl	8007b3e <HAL_UARTEx_DisableFifoMode>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d001      	beq.n	8001eb0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001eac:	f7ff fb47 	bl	800153e <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001eb0:	bf00      	nop
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	20004a3c 	.word	0x20004a3c
 8001eb8:	40004400 	.word	0x40004400

08001ebc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b09e      	sub	sp, #120	@ 0x78
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ec4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001ec8:	2200      	movs	r2, #0
 8001eca:	601a      	str	r2, [r3, #0]
 8001ecc:	605a      	str	r2, [r3, #4]
 8001ece:	609a      	str	r2, [r3, #8]
 8001ed0:	60da      	str	r2, [r3, #12]
 8001ed2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ed4:	f107 0320 	add.w	r3, r7, #32
 8001ed8:	2244      	movs	r2, #68	@ 0x44
 8001eda:	2100      	movs	r1, #0
 8001edc:	4618      	mov	r0, r3
 8001ede:	f006 ffc7 	bl	8008e70 <memset>
  if(uartHandle->Instance==USART1)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4a65      	ldr	r2, [pc, #404]	@ (800207c <HAL_UART_MspInit+0x1c0>)
 8001ee8:	4293      	cmp	r3, r2
 8001eea:	d136      	bne.n	8001f5a <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001eec:	2301      	movs	r3, #1
 8001eee:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ef4:	f107 0320 	add.w	r3, r7, #32
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f002 ff25 	bl	8004d48 <HAL_RCCEx_PeriphCLKConfig>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d001      	beq.n	8001f08 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001f04:	f7ff fb1b 	bl	800153e <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f08:	4b5d      	ldr	r3, [pc, #372]	@ (8002080 <HAL_UART_MspInit+0x1c4>)
 8001f0a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f0c:	4a5c      	ldr	r2, [pc, #368]	@ (8002080 <HAL_UART_MspInit+0x1c4>)
 8001f0e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f12:	6613      	str	r3, [r2, #96]	@ 0x60
 8001f14:	4b5a      	ldr	r3, [pc, #360]	@ (8002080 <HAL_UART_MspInit+0x1c4>)
 8001f16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f18:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f1c:	61fb      	str	r3, [r7, #28]
 8001f1e:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f20:	4b57      	ldr	r3, [pc, #348]	@ (8002080 <HAL_UART_MspInit+0x1c4>)
 8001f22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f24:	4a56      	ldr	r2, [pc, #344]	@ (8002080 <HAL_UART_MspInit+0x1c4>)
 8001f26:	f043 0302 	orr.w	r3, r3, #2
 8001f2a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f2c:	4b54      	ldr	r3, [pc, #336]	@ (8002080 <HAL_UART_MspInit+0x1c4>)
 8001f2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f30:	f003 0302 	and.w	r3, r3, #2
 8001f34:	61bb      	str	r3, [r7, #24]
 8001f36:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8001f38:	23c0      	movs	r3, #192	@ 0xc0
 8001f3a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f3c:	2302      	movs	r3, #2
 8001f3e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f40:	2300      	movs	r3, #0
 8001f42:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f44:	2300      	movs	r3, #0
 8001f46:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001f48:	2307      	movs	r3, #7
 8001f4a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f4c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001f50:	4619      	mov	r1, r3
 8001f52:	484c      	ldr	r0, [pc, #304]	@ (8002084 <HAL_UART_MspInit+0x1c8>)
 8001f54:	f001 ff7c 	bl	8003e50 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001f58:	e08b      	b.n	8002072 <HAL_UART_MspInit+0x1b6>
  else if(uartHandle->Instance==USART2)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	4a4a      	ldr	r2, [pc, #296]	@ (8002088 <HAL_UART_MspInit+0x1cc>)
 8001f60:	4293      	cmp	r3, r2
 8001f62:	f040 8086 	bne.w	8002072 <HAL_UART_MspInit+0x1b6>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001f66:	2302      	movs	r3, #2
 8001f68:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f6e:	f107 0320 	add.w	r3, r7, #32
 8001f72:	4618      	mov	r0, r3
 8001f74:	f002 fee8 	bl	8004d48 <HAL_RCCEx_PeriphCLKConfig>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d001      	beq.n	8001f82 <HAL_UART_MspInit+0xc6>
      Error_Handler();
 8001f7e:	f7ff fade 	bl	800153e <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001f82:	4b3f      	ldr	r3, [pc, #252]	@ (8002080 <HAL_UART_MspInit+0x1c4>)
 8001f84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f86:	4a3e      	ldr	r2, [pc, #248]	@ (8002080 <HAL_UART_MspInit+0x1c4>)
 8001f88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f8c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f8e:	4b3c      	ldr	r3, [pc, #240]	@ (8002080 <HAL_UART_MspInit+0x1c4>)
 8001f90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f96:	617b      	str	r3, [r7, #20]
 8001f98:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f9a:	4b39      	ldr	r3, [pc, #228]	@ (8002080 <HAL_UART_MspInit+0x1c4>)
 8001f9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f9e:	4a38      	ldr	r2, [pc, #224]	@ (8002080 <HAL_UART_MspInit+0x1c4>)
 8001fa0:	f043 0301 	orr.w	r3, r3, #1
 8001fa4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fa6:	4b36      	ldr	r3, [pc, #216]	@ (8002080 <HAL_UART_MspInit+0x1c4>)
 8001fa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001faa:	f003 0301 	and.w	r3, r3, #1
 8001fae:	613b      	str	r3, [r7, #16]
 8001fb0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fb2:	4b33      	ldr	r3, [pc, #204]	@ (8002080 <HAL_UART_MspInit+0x1c4>)
 8001fb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fb6:	4a32      	ldr	r2, [pc, #200]	@ (8002080 <HAL_UART_MspInit+0x1c4>)
 8001fb8:	f043 0302 	orr.w	r3, r3, #2
 8001fbc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fbe:	4b30      	ldr	r3, [pc, #192]	@ (8002080 <HAL_UART_MspInit+0x1c4>)
 8001fc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fc2:	f003 0302 	and.w	r3, r3, #2
 8001fc6:	60fb      	str	r3, [r7, #12]
 8001fc8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LIDAR_RX_Pin;
 8001fca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001fce:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fd0:	2302      	movs	r3, #2
 8001fd2:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001fdc:	2307      	movs	r3, #7
 8001fde:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(LIDAR_RX_GPIO_Port, &GPIO_InitStruct);
 8001fe0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001fe4:	4619      	mov	r1, r3
 8001fe6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fea:	f001 ff31 	bl	8003e50 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = LIDAR_TX_Pin;
 8001fee:	2308      	movs	r3, #8
 8001ff0:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ff2:	2302      	movs	r3, #2
 8001ff4:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001ffe:	2307      	movs	r3, #7
 8002000:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(LIDAR_TX_GPIO_Port, &GPIO_InitStruct);
 8002002:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002006:	4619      	mov	r1, r3
 8002008:	481e      	ldr	r0, [pc, #120]	@ (8002084 <HAL_UART_MspInit+0x1c8>)
 800200a:	f001 ff21 	bl	8003e50 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel1;
 800200e:	4b1f      	ldr	r3, [pc, #124]	@ (800208c <HAL_UART_MspInit+0x1d0>)
 8002010:	4a1f      	ldr	r2, [pc, #124]	@ (8002090 <HAL_UART_MspInit+0x1d4>)
 8002012:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8002014:	4b1d      	ldr	r3, [pc, #116]	@ (800208c <HAL_UART_MspInit+0x1d0>)
 8002016:	221a      	movs	r2, #26
 8002018:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800201a:	4b1c      	ldr	r3, [pc, #112]	@ (800208c <HAL_UART_MspInit+0x1d0>)
 800201c:	2200      	movs	r2, #0
 800201e:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002020:	4b1a      	ldr	r3, [pc, #104]	@ (800208c <HAL_UART_MspInit+0x1d0>)
 8002022:	2200      	movs	r2, #0
 8002024:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002026:	4b19      	ldr	r3, [pc, #100]	@ (800208c <HAL_UART_MspInit+0x1d0>)
 8002028:	2280      	movs	r2, #128	@ 0x80
 800202a:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800202c:	4b17      	ldr	r3, [pc, #92]	@ (800208c <HAL_UART_MspInit+0x1d0>)
 800202e:	2200      	movs	r2, #0
 8002030:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002032:	4b16      	ldr	r3, [pc, #88]	@ (800208c <HAL_UART_MspInit+0x1d0>)
 8002034:	2200      	movs	r2, #0
 8002036:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8002038:	4b14      	ldr	r3, [pc, #80]	@ (800208c <HAL_UART_MspInit+0x1d0>)
 800203a:	2220      	movs	r2, #32
 800203c:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800203e:	4b13      	ldr	r3, [pc, #76]	@ (800208c <HAL_UART_MspInit+0x1d0>)
 8002040:	2200      	movs	r2, #0
 8002042:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002044:	4811      	ldr	r0, [pc, #68]	@ (800208c <HAL_UART_MspInit+0x1d0>)
 8002046:	f001 fbd1 	bl	80037ec <HAL_DMA_Init>
 800204a:	4603      	mov	r3, r0
 800204c:	2b00      	cmp	r3, #0
 800204e:	d001      	beq.n	8002054 <HAL_UART_MspInit+0x198>
      Error_Handler();
 8002050:	f7ff fa75 	bl	800153e <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	4a0d      	ldr	r2, [pc, #52]	@ (800208c <HAL_UART_MspInit+0x1d0>)
 8002058:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800205c:	4a0b      	ldr	r2, [pc, #44]	@ (800208c <HAL_UART_MspInit+0x1d0>)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002062:	2200      	movs	r2, #0
 8002064:	2100      	movs	r1, #0
 8002066:	2026      	movs	r0, #38	@ 0x26
 8002068:	f001 fb8b 	bl	8003782 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800206c:	2026      	movs	r0, #38	@ 0x26
 800206e:	f001 fba2 	bl	80037b6 <HAL_NVIC_EnableIRQ>
}
 8002072:	bf00      	nop
 8002074:	3778      	adds	r7, #120	@ 0x78
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	40013800 	.word	0x40013800
 8002080:	40021000 	.word	0x40021000
 8002084:	48000400 	.word	0x48000400
 8002088:	40004400 	.word	0x40004400
 800208c:	20004ad0 	.word	0x20004ad0
 8002090:	40020008 	.word	0x40020008

08002094 <Reset_Handler>:
 8002094:	480d      	ldr	r0, [pc, #52]	@ (80020cc <LoopForever+0x2>)
 8002096:	4685      	mov	sp, r0
 8002098:	f7ff fc06 	bl	80018a8 <SystemInit>
 800209c:	480c      	ldr	r0, [pc, #48]	@ (80020d0 <LoopForever+0x6>)
 800209e:	490d      	ldr	r1, [pc, #52]	@ (80020d4 <LoopForever+0xa>)
 80020a0:	4a0d      	ldr	r2, [pc, #52]	@ (80020d8 <LoopForever+0xe>)
 80020a2:	2300      	movs	r3, #0
 80020a4:	e002      	b.n	80020ac <LoopCopyDataInit>

080020a6 <CopyDataInit>:
 80020a6:	58d4      	ldr	r4, [r2, r3]
 80020a8:	50c4      	str	r4, [r0, r3]
 80020aa:	3304      	adds	r3, #4

080020ac <LoopCopyDataInit>:
 80020ac:	18c4      	adds	r4, r0, r3
 80020ae:	428c      	cmp	r4, r1
 80020b0:	d3f9      	bcc.n	80020a6 <CopyDataInit>
 80020b2:	4a0a      	ldr	r2, [pc, #40]	@ (80020dc <LoopForever+0x12>)
 80020b4:	4c0a      	ldr	r4, [pc, #40]	@ (80020e0 <LoopForever+0x16>)
 80020b6:	2300      	movs	r3, #0
 80020b8:	e001      	b.n	80020be <LoopFillZerobss>

080020ba <FillZerobss>:
 80020ba:	6013      	str	r3, [r2, #0]
 80020bc:	3204      	adds	r2, #4

080020be <LoopFillZerobss>:
 80020be:	42a2      	cmp	r2, r4
 80020c0:	d3fb      	bcc.n	80020ba <FillZerobss>
 80020c2:	f006 ff2d 	bl	8008f20 <__libc_init_array>
 80020c6:	f7ff f9bf 	bl	8001448 <main>

080020ca <LoopForever>:
 80020ca:	e7fe      	b.n	80020ca <LoopForever>
 80020cc:	20008000 	.word	0x20008000
 80020d0:	20000000 	.word	0x20000000
 80020d4:	20001118 	.word	0x20001118
 80020d8:	0800ca70 	.word	0x0800ca70
 80020dc:	20001118 	.word	0x20001118
 80020e0:	20004c80 	.word	0x20004c80

080020e4 <ADC1_2_IRQHandler>:
 80020e4:	e7fe      	b.n	80020e4 <ADC1_2_IRQHandler>

080020e6 <extract_uint16>:
 * @brief Extract a 16-bit unsigned integer from the byte stream.
 *
 * @param data Pointer to the byte stream.
 * @return Extracted 16-bit unsigned integer.
 */
static uint16_t extract_uint16(const uint8_t *data) {
 80020e6:	b480      	push	{r7}
 80020e8:	b083      	sub	sp, #12
 80020ea:	af00      	add	r7, sp, #0
 80020ec:	6078      	str	r0, [r7, #4]
    return (data[1] << 8) | data[0];
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	3301      	adds	r3, #1
 80020f2:	781b      	ldrb	r3, [r3, #0]
 80020f4:	021b      	lsls	r3, r3, #8
 80020f6:	b21a      	sxth	r2, r3
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	781b      	ldrb	r3, [r3, #0]
 80020fc:	b21b      	sxth	r3, r3
 80020fe:	4313      	orrs	r3, r2
 8002100:	b21b      	sxth	r3, r3
 8002102:	b29b      	uxth	r3, r3
}
 8002104:	4618      	mov	r0, r3
 8002106:	370c      	adds	r7, #12
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr

08002110 <YLIDARX2_InitDMA>:

void YLIDARX2_InitDMA(YLIDARX2_t *lidar, UART_HandleTypeDef *huart) {
 8002110:	b580      	push	{r7, lr}
 8002112:	b082      	sub	sp, #8
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
 8002118:	6039      	str	r1, [r7, #0]
    lidar->uart = huart;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	683a      	ldr	r2, [r7, #0]
 800211e:	601a      	str	r2, [r3, #0]
    lidar->currentIndex = 0;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2200      	movs	r2, #0
 8002124:	f8a3 27d4 	strh.w	r2, [r3, #2004]	@ 0x7d4
    lidar->pointIndex = 0;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800212e:	2200      	movs	r2, #0
 8002130:	f8a3 26b8 	strh.w	r2, [r3, #1720]	@ 0x6b8
    memset(lidar->dmaBuffer, 0, sizeof(lidar->dmaBuffer));
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	3304      	adds	r3, #4
 8002138:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800213c:	2100      	movs	r1, #0
 800213e:	4618      	mov	r0, r3
 8002140:	f006 fe96 	bl	8008e70 <memset>
    HAL_UART_Receive_DMA(lidar->uart, lidar->dmaBuffer, YLIDARX2_DMA_BUFFER_SIZE);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6818      	ldr	r0, [r3, #0]
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	3304      	adds	r3, #4
 800214c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8002150:	4619      	mov	r1, r3
 8002152:	f004 fa1b 	bl	800658c <HAL_UART_Receive_DMA>
    DEBUG_PRINT("YLIDARX2 DMA Initialized\r\n");
 8002156:	4803      	ldr	r0, [pc, #12]	@ (8002164 <YLIDARX2_InitDMA+0x54>)
 8002158:	f006 fd8a 	bl	8008c70 <puts>
}
 800215c:	bf00      	nop
 800215e:	3708      	adds	r7, #8
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}
 8002164:	0800c578 	.word	0x0800c578

08002168 <YLIDARX2_ProcessDMAHalfComplete>:

void YLIDARX2_ProcessDMAHalfComplete(YLIDARX2_t *lidar) {
 8002168:	b580      	push	{r7, lr}
 800216a:	b082      	sub	sp, #8
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
    YLIDARX2_ProcessBuffer(lidar, 0, YLIDARX2_DMA_BUFFER_SIZE / 2);
 8002170:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002174:	2100      	movs	r1, #0
 8002176:	6878      	ldr	r0, [r7, #4]
 8002178:	f000 f814 	bl	80021a4 <YLIDARX2_ProcessBuffer>
}
 800217c:	bf00      	nop
 800217e:	3708      	adds	r7, #8
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}

08002184 <YLIDARX2_ProcessDMAComplete>:

void YLIDARX2_ProcessDMAComplete(YLIDARX2_t *lidar) {
 8002184:	b580      	push	{r7, lr}
 8002186:	b082      	sub	sp, #8
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
    YLIDARX2_ProcessBuffer(lidar, YLIDARX2_DMA_BUFFER_SIZE / 2, YLIDARX2_DMA_BUFFER_SIZE);
 800218c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8002190:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002194:	6878      	ldr	r0, [r7, #4]
 8002196:	f000 f805 	bl	80021a4 <YLIDARX2_ProcessBuffer>
}
 800219a:	bf00      	nop
 800219c:	3708      	adds	r7, #8
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}
	...

080021a4 <YLIDARX2_ProcessBuffer>:

void YLIDARX2_ProcessBuffer(YLIDARX2_t *lidar, uint16_t start, uint16_t end) {
 80021a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80021a8:	b090      	sub	sp, #64	@ 0x40
 80021aa:	af04      	add	r7, sp, #16
 80021ac:	6078      	str	r0, [r7, #4]
 80021ae:	460b      	mov	r3, r1
 80021b0:	807b      	strh	r3, [r7, #2]
 80021b2:	4613      	mov	r3, r2
 80021b4:	803b      	strh	r3, [r7, #0]
    for (uint16_t i = start; i < end - FRAME_LENGTH_MIN; ) {
 80021b6:	887b      	ldrh	r3, [r7, #2]
 80021b8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80021ba:	e16e      	b.n	800249a <YLIDARX2_ProcessBuffer+0x2f6>
        uint16_t header = extract_uint16(&lidar->dmaBuffer[i]);
 80021bc:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80021be:	687a      	ldr	r2, [r7, #4]
 80021c0:	4413      	add	r3, r2
 80021c2:	3304      	adds	r3, #4
 80021c4:	4618      	mov	r0, r3
 80021c6:	f7ff ff8e 	bl	80020e6 <extract_uint16>
 80021ca:	4603      	mov	r3, r0
 80021cc:	84fb      	strh	r3, [r7, #38]	@ 0x26

        if (header == PACKET_HEADER) {
 80021ce:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80021d0:	f245 52aa 	movw	r2, #21930	@ 0x55aa
 80021d4:	4293      	cmp	r3, r2
 80021d6:	f040 815d 	bne.w	8002494 <YLIDARX2_ProcessBuffer+0x2f0>
            uint8_t ct = lidar->dmaBuffer[i + 2];
 80021da:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80021dc:	3302      	adds	r3, #2
 80021de:	687a      	ldr	r2, [r7, #4]
 80021e0:	4413      	add	r3, r2
 80021e2:	791b      	ldrb	r3, [r3, #4]
 80021e4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
            uint8_t lsn = lidar->dmaBuffer[i + 3];
 80021e8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80021ea:	3303      	adds	r3, #3
 80021ec:	687a      	ldr	r2, [r7, #4]
 80021ee:	4413      	add	r3, r2
 80021f0:	791b      	ldrb	r3, [r3, #4]
 80021f2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            uint16_t fsa = extract_uint16(&lidar->dmaBuffer[i + 4]);
 80021f6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80021f8:	3304      	adds	r3, #4
 80021fa:	687a      	ldr	r2, [r7, #4]
 80021fc:	4413      	add	r3, r2
 80021fe:	3304      	adds	r3, #4
 8002200:	4618      	mov	r0, r3
 8002202:	f7ff ff70 	bl	80020e6 <extract_uint16>
 8002206:	4603      	mov	r3, r0
 8002208:	847b      	strh	r3, [r7, #34]	@ 0x22
            uint16_t lsa = extract_uint16(&lidar->dmaBuffer[i + 6]);
 800220a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800220c:	3306      	adds	r3, #6
 800220e:	687a      	ldr	r2, [r7, #4]
 8002210:	4413      	add	r3, r2
 8002212:	3304      	adds	r3, #4
 8002214:	4618      	mov	r0, r3
 8002216:	f7ff ff66 	bl	80020e6 <extract_uint16>
 800221a:	4603      	mov	r3, r0
 800221c:	843b      	strh	r3, [r7, #32]
            uint16_t checksum = extract_uint16(&lidar->dmaBuffer[i + 8 + (lsn * 2)]);
 800221e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8002220:	f103 0208 	add.w	r2, r3, #8
 8002224:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002228:	005b      	lsls	r3, r3, #1
 800222a:	4413      	add	r3, r2
 800222c:	687a      	ldr	r2, [r7, #4]
 800222e:	4413      	add	r3, r2
 8002230:	3304      	adds	r3, #4
 8002232:	4618      	mov	r0, r3
 8002234:	f7ff ff57 	bl	80020e6 <extract_uint16>
 8002238:	4603      	mov	r3, r0
 800223a:	83fb      	strh	r3, [r7, #30]

            uint16_t calculatedChecksum = 0;
 800223c:	2300      	movs	r3, #0
 800223e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
            for (uint16_t j = i; j < i + 8 + (lsn * 2); j++) {
 8002240:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8002242:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8002244:	e00a      	b.n	800225c <YLIDARX2_ProcessBuffer+0xb8>
                calculatedChecksum ^= lidar->dmaBuffer[j];
 8002246:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8002248:	687a      	ldr	r2, [r7, #4]
 800224a:	4413      	add	r3, r2
 800224c:	791b      	ldrb	r3, [r3, #4]
 800224e:	461a      	mov	r2, r3
 8002250:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8002252:	4053      	eors	r3, r2
 8002254:	85bb      	strh	r3, [r7, #44]	@ 0x2c
            for (uint16_t j = i; j < i + 8 + (lsn * 2); j++) {
 8002256:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8002258:	3301      	adds	r3, #1
 800225a:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800225c:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800225e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8002260:	f103 0108 	add.w	r1, r3, #8
 8002264:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002268:	005b      	lsls	r3, r3, #1
 800226a:	440b      	add	r3, r1
 800226c:	429a      	cmp	r2, r3
 800226e:	dbea      	blt.n	8002246 <YLIDARX2_ProcessBuffer+0xa2>
            }

            if (calculatedChecksum == checksum) {
 8002270:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8002272:	8bfb      	ldrh	r3, [r7, #30]
 8002274:	429a      	cmp	r2, r3
 8002276:	f040 8104 	bne.w	8002482 <YLIDARX2_ProcessBuffer+0x2de>
                float startAngle = (fsa >> 1) / 64.0f;
 800227a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800227c:	085b      	lsrs	r3, r3, #1
 800227e:	b29b      	uxth	r3, r3
 8002280:	ee07 3a90 	vmov	s15, r3
 8002284:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002288:	eddf 6a8a 	vldr	s13, [pc, #552]	@ 80024b4 <YLIDARX2_ProcessBuffer+0x310>
 800228c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002290:	edc7 7a06 	vstr	s15, [r7, #24]
                float endAngle = (lsa >> 1) / 64.0f;
 8002294:	8c3b      	ldrh	r3, [r7, #32]
 8002296:	085b      	lsrs	r3, r3, #1
 8002298:	b29b      	uxth	r3, r3
 800229a:	ee07 3a90 	vmov	s15, r3
 800229e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80022a2:	eddf 6a84 	vldr	s13, [pc, #528]	@ 80024b4 <YLIDARX2_ProcessBuffer+0x310>
 80022a6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80022aa:	edc7 7a05 	vstr	s15, [r7, #20]
                float angleIncrement = (endAngle - startAngle) / (lsn - 1);
 80022ae:	ed97 7a05 	vldr	s14, [r7, #20]
 80022b2:	edd7 7a06 	vldr	s15, [r7, #24]
 80022b6:	ee77 6a67 	vsub.f32	s13, s14, s15
 80022ba:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80022be:	3b01      	subs	r3, #1
 80022c0:	ee07 3a90 	vmov	s15, r3
 80022c4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80022c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80022cc:	edc7 7a04 	vstr	s15, [r7, #16]

                for (uint8_t j = 0; j < lsn; j++) {
 80022d0:	2300      	movs	r3, #0
 80022d2:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 80022d6:	e0c3      	b.n	8002460 <YLIDARX2_ProcessBuffer+0x2bc>
                    if (lidar->pointIndex >= YLIDARX2_MAX_POINTS) {
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80022de:	f8b3 36b8 	ldrh.w	r3, [r3, #1720]	@ 0x6b8
 80022e2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80022e6:	d305      	bcc.n	80022f4 <YLIDARX2_ProcessBuffer+0x150>
                        lidar->pointIndex = 0;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80022ee:	2200      	movs	r2, #0
 80022f0:	f8a3 26b8 	strh.w	r2, [r3, #1720]	@ 0x6b8
                    }

                    uint16_t distance = extract_uint16(&lidar->dmaBuffer[i + 8 + (j * 2)]);
 80022f4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80022f6:	f103 0208 	add.w	r2, r3, #8
 80022fa:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80022fe:	005b      	lsls	r3, r3, #1
 8002300:	4413      	add	r3, r2
 8002302:	687a      	ldr	r2, [r7, #4]
 8002304:	4413      	add	r3, r2
 8002306:	3304      	adds	r3, #4
 8002308:	4618      	mov	r0, r3
 800230a:	f7ff feec 	bl	80020e6 <extract_uint16>
 800230e:	4603      	mov	r3, r0
 8002310:	81fb      	strh	r3, [r7, #14]
                    float angle = startAngle + (j * angleIncrement) - 180;
 8002312:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8002316:	ee07 3a90 	vmov	s15, r3
 800231a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800231e:	edd7 7a04 	vldr	s15, [r7, #16]
 8002322:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002326:	edd7 7a06 	vldr	s15, [r7, #24]
 800232a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800232e:	ed9f 7a62 	vldr	s14, [pc, #392]	@ 80024b8 <YLIDARX2_ProcessBuffer+0x314>
 8002332:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002336:	edc7 7a02 	vstr	s15, [r7, #8]
                    lidar->points[lidar->pointIndex].angle = angle;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8002340:	f8b3 36b8 	ldrh.w	r3, [r3, #1720]	@ 0x6b8
 8002344:	4619      	mov	r1, r3
 8002346:	687a      	ldr	r2, [r7, #4]
 8002348:	460b      	mov	r3, r1
 800234a:	005b      	lsls	r3, r3, #1
 800234c:	440b      	add	r3, r1
 800234e:	009b      	lsls	r3, r3, #2
 8002350:	4413      	add	r3, r2
 8002352:	f503 63fb 	add.w	r3, r3, #2008	@ 0x7d8
 8002356:	68ba      	ldr	r2, [r7, #8]
 8002358:	601a      	str	r2, [r3, #0]
                    lidar->points[lidar->pointIndex].distance = distance / 4.0f;
 800235a:	89fb      	ldrh	r3, [r7, #14]
 800235c:	ee07 3a90 	vmov	s15, r3
 8002360:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800236a:	f8b3 36b8 	ldrh.w	r3, [r3, #1720]	@ 0x6b8
 800236e:	4619      	mov	r1, r3
 8002370:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8002374:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002378:	687a      	ldr	r2, [r7, #4]
 800237a:	460b      	mov	r3, r1
 800237c:	005b      	lsls	r3, r3, #1
 800237e:	440b      	add	r3, r1
 8002380:	009b      	lsls	r3, r3, #2
 8002382:	4413      	add	r3, r2
 8002384:	f203 73dc 	addw	r3, r3, #2012	@ 0x7dc
 8002388:	edc3 7a00 	vstr	s15, [r3]
                    lidar->points[lidar->pointIndex].intensity = (distance & 0x01) ? 1 : 0;
 800238c:	89fb      	ldrh	r3, [r7, #14]
 800238e:	b2db      	uxtb	r3, r3
 8002390:	687a      	ldr	r2, [r7, #4]
 8002392:	f502 5240 	add.w	r2, r2, #12288	@ 0x3000
 8002396:	f8b2 26b8 	ldrh.w	r2, [r2, #1720]	@ 0x6b8
 800239a:	4611      	mov	r1, r2
 800239c:	f003 0301 	and.w	r3, r3, #1
 80023a0:	b2d8      	uxtb	r0, r3
 80023a2:	687a      	ldr	r2, [r7, #4]
 80023a4:	460b      	mov	r3, r1
 80023a6:	005b      	lsls	r3, r3, #1
 80023a8:	440b      	add	r3, r1
 80023aa:	009b      	lsls	r3, r3, #2
 80023ac:	4413      	add	r3, r2
 80023ae:	f503 63fc 	add.w	r3, r3, #2016	@ 0x7e0
 80023b2:	4602      	mov	r2, r0
 80023b4:	701a      	strb	r2, [r3, #0]

                    DEBUG_PRINT("Point %d: Angle %.2f, Distance %.2f mm, Intensity %u\r\n",
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80023bc:	f8b3 36b8 	ldrh.w	r3, [r3, #1720]	@ 0x6b8
 80023c0:	4698      	mov	r8, r3
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80023c8:	f8b3 36b8 	ldrh.w	r3, [r3, #1720]	@ 0x6b8
 80023cc:	4619      	mov	r1, r3
 80023ce:	687a      	ldr	r2, [r7, #4]
 80023d0:	460b      	mov	r3, r1
 80023d2:	005b      	lsls	r3, r3, #1
 80023d4:	440b      	add	r3, r1
 80023d6:	009b      	lsls	r3, r3, #2
 80023d8:	4413      	add	r3, r2
 80023da:	f503 63fb 	add.w	r3, r3, #2008	@ 0x7d8
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4618      	mov	r0, r3
 80023e2:	f7fe f8d9 	bl	8000598 <__aeabi_f2d>
 80023e6:	4604      	mov	r4, r0
 80023e8:	460d      	mov	r5, r1
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80023f0:	f8b3 36b8 	ldrh.w	r3, [r3, #1720]	@ 0x6b8
 80023f4:	4619      	mov	r1, r3
 80023f6:	687a      	ldr	r2, [r7, #4]
 80023f8:	460b      	mov	r3, r1
 80023fa:	005b      	lsls	r3, r3, #1
 80023fc:	440b      	add	r3, r1
 80023fe:	009b      	lsls	r3, r3, #2
 8002400:	4413      	add	r3, r2
 8002402:	f203 73dc 	addw	r3, r3, #2012	@ 0x7dc
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4618      	mov	r0, r3
 800240a:	f7fe f8c5 	bl	8000598 <__aeabi_f2d>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8002414:	f8b3 36b8 	ldrh.w	r3, [r3, #1720]	@ 0x6b8
 8002418:	461e      	mov	r6, r3
 800241a:	687a      	ldr	r2, [r7, #4]
 800241c:	4633      	mov	r3, r6
 800241e:	005b      	lsls	r3, r3, #1
 8002420:	4433      	add	r3, r6
 8002422:	009b      	lsls	r3, r3, #2
 8002424:	4413      	add	r3, r2
 8002426:	f503 63fc 	add.w	r3, r3, #2016	@ 0x7e0
 800242a:	781b      	ldrb	r3, [r3, #0]
 800242c:	9302      	str	r3, [sp, #8]
 800242e:	e9cd 0100 	strd	r0, r1, [sp]
 8002432:	4622      	mov	r2, r4
 8002434:	462b      	mov	r3, r5
 8002436:	4641      	mov	r1, r8
 8002438:	4820      	ldr	r0, [pc, #128]	@ (80024bc <YLIDARX2_ProcessBuffer+0x318>)
 800243a:	f006 fbb1 	bl	8008ba0 <iprintf>
                                lidar->pointIndex,
                                lidar->points[lidar->pointIndex].angle,
                                lidar->points[lidar->pointIndex].distance,
                                lidar->points[lidar->pointIndex].intensity);

                    lidar->pointIndex++;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8002444:	f8b3 36b8 	ldrh.w	r3, [r3, #1720]	@ 0x6b8
 8002448:	3301      	adds	r3, #1
 800244a:	b29a      	uxth	r2, r3
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8002452:	f8a3 26b8 	strh.w	r2, [r3, #1720]	@ 0x6b8
                for (uint8_t j = 0; j < lsn; j++) {
 8002456:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800245a:	3301      	adds	r3, #1
 800245c:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8002460:	f897 2029 	ldrb.w	r2, [r7, #41]	@ 0x29
 8002464:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002468:	429a      	cmp	r2, r3
 800246a:	f4ff af35 	bcc.w	80022d8 <YLIDARX2_ProcessBuffer+0x134>
                }

                i += 10 + (lsn * 2); // Move to next packet
 800246e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002472:	3305      	adds	r3, #5
 8002474:	b29b      	uxth	r3, r3
 8002476:	005b      	lsls	r3, r3, #1
 8002478:	b29a      	uxth	r2, r3
 800247a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800247c:	4413      	add	r3, r2
 800247e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8002480:	e00b      	b.n	800249a <YLIDARX2_ProcessBuffer+0x2f6>
            } else {
                DEBUG_PRINT("Checksum failed at index %d\r\n", i);
 8002482:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8002484:	4619      	mov	r1, r3
 8002486:	480e      	ldr	r0, [pc, #56]	@ (80024c0 <YLIDARX2_ProcessBuffer+0x31c>)
 8002488:	f006 fb8a 	bl	8008ba0 <iprintf>
                i++;
 800248c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800248e:	3301      	adds	r3, #1
 8002490:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8002492:	e002      	b.n	800249a <YLIDARX2_ProcessBuffer+0x2f6>
            }
        } else {
            i++;
 8002494:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8002496:	3301      	adds	r3, #1
 8002498:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    for (uint16_t i = start; i < end - FRAME_LENGTH_MIN; ) {
 800249a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800249c:	883b      	ldrh	r3, [r7, #0]
 800249e:	3b07      	subs	r3, #7
 80024a0:	429a      	cmp	r2, r3
 80024a2:	f6ff ae8b 	blt.w	80021bc <YLIDARX2_ProcessBuffer+0x18>
        }
    }
}
 80024a6:	bf00      	nop
 80024a8:	bf00      	nop
 80024aa:	3730      	adds	r7, #48	@ 0x30
 80024ac:	46bd      	mov	sp, r7
 80024ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80024b2:	bf00      	nop
 80024b4:	42800000 	.word	0x42800000
 80024b8:	43340000 	.word	0x43340000
 80024bc:	0800c594 	.word	0x0800c594
 80024c0:	0800c5d0 	.word	0x0800c5d0

080024c4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b082      	sub	sp, #8
 80024c8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80024ca:	2300      	movs	r3, #0
 80024cc:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024ce:	2003      	movs	r0, #3
 80024d0:	f001 f94c 	bl	800376c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80024d4:	200f      	movs	r0, #15
 80024d6:	f000 f80d 	bl	80024f4 <HAL_InitTick>
 80024da:	4603      	mov	r3, r0
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d002      	beq.n	80024e6 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80024e0:	2301      	movs	r3, #1
 80024e2:	71fb      	strb	r3, [r7, #7]
 80024e4:	e001      	b.n	80024ea <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80024e6:	f7ff f8b1 	bl	800164c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80024ea:	79fb      	ldrb	r3, [r7, #7]

}
 80024ec:	4618      	mov	r0, r3
 80024ee:	3708      	adds	r7, #8
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bd80      	pop	{r7, pc}

080024f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b084      	sub	sp, #16
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80024fc:	2300      	movs	r3, #0
 80024fe:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002500:	4b16      	ldr	r3, [pc, #88]	@ (800255c <HAL_InitTick+0x68>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d022      	beq.n	800254e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002508:	4b15      	ldr	r3, [pc, #84]	@ (8002560 <HAL_InitTick+0x6c>)
 800250a:	681a      	ldr	r2, [r3, #0]
 800250c:	4b13      	ldr	r3, [pc, #76]	@ (800255c <HAL_InitTick+0x68>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002514:	fbb1 f3f3 	udiv	r3, r1, r3
 8002518:	fbb2 f3f3 	udiv	r3, r2, r3
 800251c:	4618      	mov	r0, r3
 800251e:	f001 f958 	bl	80037d2 <HAL_SYSTICK_Config>
 8002522:	4603      	mov	r3, r0
 8002524:	2b00      	cmp	r3, #0
 8002526:	d10f      	bne.n	8002548 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2b0f      	cmp	r3, #15
 800252c:	d809      	bhi.n	8002542 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800252e:	2200      	movs	r2, #0
 8002530:	6879      	ldr	r1, [r7, #4]
 8002532:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002536:	f001 f924 	bl	8003782 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800253a:	4a0a      	ldr	r2, [pc, #40]	@ (8002564 <HAL_InitTick+0x70>)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6013      	str	r3, [r2, #0]
 8002540:	e007      	b.n	8002552 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002542:	2301      	movs	r3, #1
 8002544:	73fb      	strb	r3, [r7, #15]
 8002546:	e004      	b.n	8002552 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002548:	2301      	movs	r3, #1
 800254a:	73fb      	strb	r3, [r7, #15]
 800254c:	e001      	b.n	8002552 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800254e:	2301      	movs	r3, #1
 8002550:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002552:	7bfb      	ldrb	r3, [r7, #15]
}
 8002554:	4618      	mov	r0, r3
 8002556:	3710      	adds	r7, #16
 8002558:	46bd      	mov	sp, r7
 800255a:	bd80      	pop	{r7, pc}
 800255c:	20000f4c 	.word	0x20000f4c
 8002560:	20000f44 	.word	0x20000f44
 8002564:	20000f48 	.word	0x20000f48

08002568 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002568:	b480      	push	{r7}
 800256a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800256c:	4b05      	ldr	r3, [pc, #20]	@ (8002584 <HAL_IncTick+0x1c>)
 800256e:	681a      	ldr	r2, [r3, #0]
 8002570:	4b05      	ldr	r3, [pc, #20]	@ (8002588 <HAL_IncTick+0x20>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4413      	add	r3, r2
 8002576:	4a03      	ldr	r2, [pc, #12]	@ (8002584 <HAL_IncTick+0x1c>)
 8002578:	6013      	str	r3, [r2, #0]
}
 800257a:	bf00      	nop
 800257c:	46bd      	mov	sp, r7
 800257e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002582:	4770      	bx	lr
 8002584:	20004b30 	.word	0x20004b30
 8002588:	20000f4c 	.word	0x20000f4c

0800258c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800258c:	b480      	push	{r7}
 800258e:	af00      	add	r7, sp, #0
  return uwTick;
 8002590:	4b03      	ldr	r3, [pc, #12]	@ (80025a0 <HAL_GetTick+0x14>)
 8002592:	681b      	ldr	r3, [r3, #0]
}
 8002594:	4618      	mov	r0, r3
 8002596:	46bd      	mov	sp, r7
 8002598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259c:	4770      	bx	lr
 800259e:	bf00      	nop
 80025a0:	20004b30 	.word	0x20004b30

080025a4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b083      	sub	sp, #12
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
 80025ac:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	689b      	ldr	r3, [r3, #8]
 80025b2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	431a      	orrs	r2, r3
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	609a      	str	r2, [r3, #8]
}
 80025be:	bf00      	nop
 80025c0:	370c      	adds	r7, #12
 80025c2:	46bd      	mov	sp, r7
 80025c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c8:	4770      	bx	lr

080025ca <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80025ca:	b480      	push	{r7}
 80025cc:	b083      	sub	sp, #12
 80025ce:	af00      	add	r7, sp, #0
 80025d0:	6078      	str	r0, [r7, #4]
 80025d2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	689b      	ldr	r3, [r3, #8]
 80025d8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	431a      	orrs	r2, r3
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	609a      	str	r2, [r3, #8]
}
 80025e4:	bf00      	nop
 80025e6:	370c      	adds	r7, #12
 80025e8:	46bd      	mov	sp, r7
 80025ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ee:	4770      	bx	lr

080025f0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b083      	sub	sp, #12
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	689b      	ldr	r3, [r3, #8]
 80025fc:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002600:	4618      	mov	r0, r3
 8002602:	370c      	adds	r7, #12
 8002604:	46bd      	mov	sp, r7
 8002606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260a:	4770      	bx	lr

0800260c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800260c:	b480      	push	{r7}
 800260e:	b087      	sub	sp, #28
 8002610:	af00      	add	r7, sp, #0
 8002612:	60f8      	str	r0, [r7, #12]
 8002614:	60b9      	str	r1, [r7, #8]
 8002616:	607a      	str	r2, [r7, #4]
 8002618:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	3360      	adds	r3, #96	@ 0x60
 800261e:	461a      	mov	r2, r3
 8002620:	68bb      	ldr	r3, [r7, #8]
 8002622:	009b      	lsls	r3, r3, #2
 8002624:	4413      	add	r3, r2
 8002626:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	681a      	ldr	r2, [r3, #0]
 800262c:	4b08      	ldr	r3, [pc, #32]	@ (8002650 <LL_ADC_SetOffset+0x44>)
 800262e:	4013      	ands	r3, r2
 8002630:	687a      	ldr	r2, [r7, #4]
 8002632:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002636:	683a      	ldr	r2, [r7, #0]
 8002638:	430a      	orrs	r2, r1
 800263a:	4313      	orrs	r3, r2
 800263c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002640:	697b      	ldr	r3, [r7, #20]
 8002642:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002644:	bf00      	nop
 8002646:	371c      	adds	r7, #28
 8002648:	46bd      	mov	sp, r7
 800264a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264e:	4770      	bx	lr
 8002650:	03fff000 	.word	0x03fff000

08002654 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002654:	b480      	push	{r7}
 8002656:	b085      	sub	sp, #20
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
 800265c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	3360      	adds	r3, #96	@ 0x60
 8002662:	461a      	mov	r2, r3
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	009b      	lsls	r3, r3, #2
 8002668:	4413      	add	r3, r2
 800266a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002674:	4618      	mov	r0, r3
 8002676:	3714      	adds	r7, #20
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	4770      	bx	lr

08002680 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002680:	b480      	push	{r7}
 8002682:	b087      	sub	sp, #28
 8002684:	af00      	add	r7, sp, #0
 8002686:	60f8      	str	r0, [r7, #12]
 8002688:	60b9      	str	r1, [r7, #8]
 800268a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	3360      	adds	r3, #96	@ 0x60
 8002690:	461a      	mov	r2, r3
 8002692:	68bb      	ldr	r3, [r7, #8]
 8002694:	009b      	lsls	r3, r3, #2
 8002696:	4413      	add	r3, r2
 8002698:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800269a:	697b      	ldr	r3, [r7, #20]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	431a      	orrs	r2, r3
 80026a6:	697b      	ldr	r3, [r7, #20]
 80026a8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80026aa:	bf00      	nop
 80026ac:	371c      	adds	r7, #28
 80026ae:	46bd      	mov	sp, r7
 80026b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b4:	4770      	bx	lr

080026b6 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80026b6:	b480      	push	{r7}
 80026b8:	b087      	sub	sp, #28
 80026ba:	af00      	add	r7, sp, #0
 80026bc:	60f8      	str	r0, [r7, #12]
 80026be:	60b9      	str	r1, [r7, #8]
 80026c0:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	3360      	adds	r3, #96	@ 0x60
 80026c6:	461a      	mov	r2, r3
 80026c8:	68bb      	ldr	r3, [r7, #8]
 80026ca:	009b      	lsls	r3, r3, #2
 80026cc:	4413      	add	r3, r2
 80026ce:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80026d0:	697b      	ldr	r3, [r7, #20]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	431a      	orrs	r2, r3
 80026dc:	697b      	ldr	r3, [r7, #20]
 80026de:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80026e0:	bf00      	nop
 80026e2:	371c      	adds	r7, #28
 80026e4:	46bd      	mov	sp, r7
 80026e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ea:	4770      	bx	lr

080026ec <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b087      	sub	sp, #28
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	60f8      	str	r0, [r7, #12]
 80026f4:	60b9      	str	r1, [r7, #8]
 80026f6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	3360      	adds	r3, #96	@ 0x60
 80026fc:	461a      	mov	r2, r3
 80026fe:	68bb      	ldr	r3, [r7, #8]
 8002700:	009b      	lsls	r3, r3, #2
 8002702:	4413      	add	r3, r2
 8002704:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002706:	697b      	ldr	r3, [r7, #20]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	431a      	orrs	r2, r3
 8002712:	697b      	ldr	r3, [r7, #20]
 8002714:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002716:	bf00      	nop
 8002718:	371c      	adds	r7, #28
 800271a:	46bd      	mov	sp, r7
 800271c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002720:	4770      	bx	lr

08002722 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002722:	b480      	push	{r7}
 8002724:	b083      	sub	sp, #12
 8002726:	af00      	add	r7, sp, #0
 8002728:	6078      	str	r0, [r7, #4]
 800272a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	695b      	ldr	r3, [r3, #20]
 8002730:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	431a      	orrs	r2, r3
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	615a      	str	r2, [r3, #20]
}
 800273c:	bf00      	nop
 800273e:	370c      	adds	r7, #12
 8002740:	46bd      	mov	sp, r7
 8002742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002746:	4770      	bx	lr

08002748 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002748:	b480      	push	{r7}
 800274a:	b087      	sub	sp, #28
 800274c:	af00      	add	r7, sp, #0
 800274e:	60f8      	str	r0, [r7, #12]
 8002750:	60b9      	str	r1, [r7, #8]
 8002752:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	3330      	adds	r3, #48	@ 0x30
 8002758:	461a      	mov	r2, r3
 800275a:	68bb      	ldr	r3, [r7, #8]
 800275c:	0a1b      	lsrs	r3, r3, #8
 800275e:	009b      	lsls	r3, r3, #2
 8002760:	f003 030c 	and.w	r3, r3, #12
 8002764:	4413      	add	r3, r2
 8002766:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	f003 031f 	and.w	r3, r3, #31
 8002772:	211f      	movs	r1, #31
 8002774:	fa01 f303 	lsl.w	r3, r1, r3
 8002778:	43db      	mvns	r3, r3
 800277a:	401a      	ands	r2, r3
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	0e9b      	lsrs	r3, r3, #26
 8002780:	f003 011f 	and.w	r1, r3, #31
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	f003 031f 	and.w	r3, r3, #31
 800278a:	fa01 f303 	lsl.w	r3, r1, r3
 800278e:	431a      	orrs	r2, r3
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002794:	bf00      	nop
 8002796:	371c      	adds	r7, #28
 8002798:	46bd      	mov	sp, r7
 800279a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279e:	4770      	bx	lr

080027a0 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80027a0:	b480      	push	{r7}
 80027a2:	b087      	sub	sp, #28
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	60f8      	str	r0, [r7, #12]
 80027a8:	60b9      	str	r1, [r7, #8]
 80027aa:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	3314      	adds	r3, #20
 80027b0:	461a      	mov	r2, r3
 80027b2:	68bb      	ldr	r3, [r7, #8]
 80027b4:	0e5b      	lsrs	r3, r3, #25
 80027b6:	009b      	lsls	r3, r3, #2
 80027b8:	f003 0304 	and.w	r3, r3, #4
 80027bc:	4413      	add	r3, r2
 80027be:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	681a      	ldr	r2, [r3, #0]
 80027c4:	68bb      	ldr	r3, [r7, #8]
 80027c6:	0d1b      	lsrs	r3, r3, #20
 80027c8:	f003 031f 	and.w	r3, r3, #31
 80027cc:	2107      	movs	r1, #7
 80027ce:	fa01 f303 	lsl.w	r3, r1, r3
 80027d2:	43db      	mvns	r3, r3
 80027d4:	401a      	ands	r2, r3
 80027d6:	68bb      	ldr	r3, [r7, #8]
 80027d8:	0d1b      	lsrs	r3, r3, #20
 80027da:	f003 031f 	and.w	r3, r3, #31
 80027de:	6879      	ldr	r1, [r7, #4]
 80027e0:	fa01 f303 	lsl.w	r3, r1, r3
 80027e4:	431a      	orrs	r2, r3
 80027e6:	697b      	ldr	r3, [r7, #20]
 80027e8:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80027ea:	bf00      	nop
 80027ec:	371c      	adds	r7, #28
 80027ee:	46bd      	mov	sp, r7
 80027f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f4:	4770      	bx	lr
	...

080027f8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b085      	sub	sp, #20
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	60f8      	str	r0, [r7, #12]
 8002800:	60b9      	str	r1, [r7, #8]
 8002802:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002810:	43db      	mvns	r3, r3
 8002812:	401a      	ands	r2, r3
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	f003 0318 	and.w	r3, r3, #24
 800281a:	4908      	ldr	r1, [pc, #32]	@ (800283c <LL_ADC_SetChannelSingleDiff+0x44>)
 800281c:	40d9      	lsrs	r1, r3
 800281e:	68bb      	ldr	r3, [r7, #8]
 8002820:	400b      	ands	r3, r1
 8002822:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002826:	431a      	orrs	r2, r3
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800282e:	bf00      	nop
 8002830:	3714      	adds	r7, #20
 8002832:	46bd      	mov	sp, r7
 8002834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002838:	4770      	bx	lr
 800283a:	bf00      	nop
 800283c:	0007ffff 	.word	0x0007ffff

08002840 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002840:	b480      	push	{r7}
 8002842:	b083      	sub	sp, #12
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	689b      	ldr	r3, [r3, #8]
 800284c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002850:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002854:	687a      	ldr	r2, [r7, #4]
 8002856:	6093      	str	r3, [r2, #8]
}
 8002858:	bf00      	nop
 800285a:	370c      	adds	r7, #12
 800285c:	46bd      	mov	sp, r7
 800285e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002862:	4770      	bx	lr

08002864 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002864:	b480      	push	{r7}
 8002866:	b083      	sub	sp, #12
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002874:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002878:	d101      	bne.n	800287e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800287a:	2301      	movs	r3, #1
 800287c:	e000      	b.n	8002880 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800287e:	2300      	movs	r3, #0
}
 8002880:	4618      	mov	r0, r3
 8002882:	370c      	adds	r7, #12
 8002884:	46bd      	mov	sp, r7
 8002886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288a:	4770      	bx	lr

0800288c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800288c:	b480      	push	{r7}
 800288e:	b083      	sub	sp, #12
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	689b      	ldr	r3, [r3, #8]
 8002898:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800289c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80028a0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80028a8:	bf00      	nop
 80028aa:	370c      	adds	r7, #12
 80028ac:	46bd      	mov	sp, r7
 80028ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b2:	4770      	bx	lr

080028b4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b083      	sub	sp, #12
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	689b      	ldr	r3, [r3, #8]
 80028c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028c4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80028c8:	d101      	bne.n	80028ce <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80028ca:	2301      	movs	r3, #1
 80028cc:	e000      	b.n	80028d0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80028ce:	2300      	movs	r3, #0
}
 80028d0:	4618      	mov	r0, r3
 80028d2:	370c      	adds	r7, #12
 80028d4:	46bd      	mov	sp, r7
 80028d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028da:	4770      	bx	lr

080028dc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80028dc:	b480      	push	{r7}
 80028de:	b083      	sub	sp, #12
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	689b      	ldr	r3, [r3, #8]
 80028e8:	f003 0301 	and.w	r3, r3, #1
 80028ec:	2b01      	cmp	r3, #1
 80028ee:	d101      	bne.n	80028f4 <LL_ADC_IsEnabled+0x18>
 80028f0:	2301      	movs	r3, #1
 80028f2:	e000      	b.n	80028f6 <LL_ADC_IsEnabled+0x1a>
 80028f4:	2300      	movs	r3, #0
}
 80028f6:	4618      	mov	r0, r3
 80028f8:	370c      	adds	r7, #12
 80028fa:	46bd      	mov	sp, r7
 80028fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002900:	4770      	bx	lr

08002902 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002902:	b480      	push	{r7}
 8002904:	b083      	sub	sp, #12
 8002906:	af00      	add	r7, sp, #0
 8002908:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	689b      	ldr	r3, [r3, #8]
 800290e:	f003 0304 	and.w	r3, r3, #4
 8002912:	2b04      	cmp	r3, #4
 8002914:	d101      	bne.n	800291a <LL_ADC_REG_IsConversionOngoing+0x18>
 8002916:	2301      	movs	r3, #1
 8002918:	e000      	b.n	800291c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800291a:	2300      	movs	r3, #0
}
 800291c:	4618      	mov	r0, r3
 800291e:	370c      	adds	r7, #12
 8002920:	46bd      	mov	sp, r7
 8002922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002926:	4770      	bx	lr

08002928 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002928:	b480      	push	{r7}
 800292a:	b083      	sub	sp, #12
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	689b      	ldr	r3, [r3, #8]
 8002934:	f003 0308 	and.w	r3, r3, #8
 8002938:	2b08      	cmp	r3, #8
 800293a:	d101      	bne.n	8002940 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800293c:	2301      	movs	r3, #1
 800293e:	e000      	b.n	8002942 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002940:	2300      	movs	r3, #0
}
 8002942:	4618      	mov	r0, r3
 8002944:	370c      	adds	r7, #12
 8002946:	46bd      	mov	sp, r7
 8002948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294c:	4770      	bx	lr
	...

08002950 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002950:	b590      	push	{r4, r7, lr}
 8002952:	b089      	sub	sp, #36	@ 0x24
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002958:	2300      	movs	r3, #0
 800295a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800295c:	2300      	movs	r3, #0
 800295e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d101      	bne.n	800296a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002966:	2301      	movs	r3, #1
 8002968:	e167      	b.n	8002c3a <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	695b      	ldr	r3, [r3, #20]
 800296e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002974:	2b00      	cmp	r3, #0
 8002976:	d109      	bne.n	800298c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002978:	6878      	ldr	r0, [r7, #4]
 800297a:	f7fe fbd3 	bl	8001124 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2200      	movs	r2, #0
 8002982:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2200      	movs	r2, #0
 8002988:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4618      	mov	r0, r3
 8002992:	f7ff ff67 	bl	8002864 <LL_ADC_IsDeepPowerDownEnabled>
 8002996:	4603      	mov	r3, r0
 8002998:	2b00      	cmp	r3, #0
 800299a:	d004      	beq.n	80029a6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4618      	mov	r0, r3
 80029a2:	f7ff ff4d 	bl	8002840 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4618      	mov	r0, r3
 80029ac:	f7ff ff82 	bl	80028b4 <LL_ADC_IsInternalRegulatorEnabled>
 80029b0:	4603      	mov	r3, r0
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d115      	bne.n	80029e2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4618      	mov	r0, r3
 80029bc:	f7ff ff66 	bl	800288c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80029c0:	4ba0      	ldr	r3, [pc, #640]	@ (8002c44 <HAL_ADC_Init+0x2f4>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	099b      	lsrs	r3, r3, #6
 80029c6:	4aa0      	ldr	r2, [pc, #640]	@ (8002c48 <HAL_ADC_Init+0x2f8>)
 80029c8:	fba2 2303 	umull	r2, r3, r2, r3
 80029cc:	099b      	lsrs	r3, r3, #6
 80029ce:	3301      	adds	r3, #1
 80029d0:	005b      	lsls	r3, r3, #1
 80029d2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80029d4:	e002      	b.n	80029dc <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	3b01      	subs	r3, #1
 80029da:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d1f9      	bne.n	80029d6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4618      	mov	r0, r3
 80029e8:	f7ff ff64 	bl	80028b4 <LL_ADC_IsInternalRegulatorEnabled>
 80029ec:	4603      	mov	r3, r0
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d10d      	bne.n	8002a0e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029f6:	f043 0210 	orr.w	r2, r3, #16
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a02:	f043 0201 	orr.w	r2, r3, #1
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4618      	mov	r0, r3
 8002a14:	f7ff ff75 	bl	8002902 <LL_ADC_REG_IsConversionOngoing>
 8002a18:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a1e:	f003 0310 	and.w	r3, r3, #16
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	f040 8100 	bne.w	8002c28 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002a28:	697b      	ldr	r3, [r7, #20]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	f040 80fc 	bne.w	8002c28 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a34:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002a38:	f043 0202 	orr.w	r2, r3, #2
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4618      	mov	r0, r3
 8002a46:	f7ff ff49 	bl	80028dc <LL_ADC_IsEnabled>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d111      	bne.n	8002a74 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002a50:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002a54:	f7ff ff42 	bl	80028dc <LL_ADC_IsEnabled>
 8002a58:	4604      	mov	r4, r0
 8002a5a:	487c      	ldr	r0, [pc, #496]	@ (8002c4c <HAL_ADC_Init+0x2fc>)
 8002a5c:	f7ff ff3e 	bl	80028dc <LL_ADC_IsEnabled>
 8002a60:	4603      	mov	r3, r0
 8002a62:	4323      	orrs	r3, r4
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d105      	bne.n	8002a74 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	4619      	mov	r1, r3
 8002a6e:	4878      	ldr	r0, [pc, #480]	@ (8002c50 <HAL_ADC_Init+0x300>)
 8002a70:	f7ff fd98 	bl	80025a4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	7f5b      	ldrb	r3, [r3, #29]
 8002a78:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002a7e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002a84:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002a8a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002a92:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002a94:	4313      	orrs	r3, r2
 8002a96:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002a9e:	2b01      	cmp	r3, #1
 8002aa0:	d106      	bne.n	8002ab0 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aa6:	3b01      	subs	r3, #1
 8002aa8:	045b      	lsls	r3, r3, #17
 8002aaa:	69ba      	ldr	r2, [r7, #24]
 8002aac:	4313      	orrs	r3, r2
 8002aae:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d009      	beq.n	8002acc <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002abc:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ac4:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002ac6:	69ba      	ldr	r2, [r7, #24]
 8002ac8:	4313      	orrs	r3, r2
 8002aca:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	68da      	ldr	r2, [r3, #12]
 8002ad2:	4b60      	ldr	r3, [pc, #384]	@ (8002c54 <HAL_ADC_Init+0x304>)
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	687a      	ldr	r2, [r7, #4]
 8002ad8:	6812      	ldr	r2, [r2, #0]
 8002ada:	69b9      	ldr	r1, [r7, #24]
 8002adc:	430b      	orrs	r3, r1
 8002ade:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	691b      	ldr	r3, [r3, #16]
 8002ae6:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	430a      	orrs	r2, r1
 8002af4:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4618      	mov	r0, r3
 8002afc:	f7ff ff14 	bl	8002928 <LL_ADC_INJ_IsConversionOngoing>
 8002b00:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002b02:	697b      	ldr	r3, [r7, #20]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d16d      	bne.n	8002be4 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002b08:	693b      	ldr	r3, [r7, #16]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d16a      	bne.n	8002be4 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002b12:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002b1a:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002b1c:	4313      	orrs	r3, r2
 8002b1e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	68db      	ldr	r3, [r3, #12]
 8002b26:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002b2a:	f023 0302 	bic.w	r3, r3, #2
 8002b2e:	687a      	ldr	r2, [r7, #4]
 8002b30:	6812      	ldr	r2, [r2, #0]
 8002b32:	69b9      	ldr	r1, [r7, #24]
 8002b34:	430b      	orrs	r3, r1
 8002b36:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	691b      	ldr	r3, [r3, #16]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d017      	beq.n	8002b70 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	691a      	ldr	r2, [r3, #16]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002b4e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002b58:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002b5c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002b60:	687a      	ldr	r2, [r7, #4]
 8002b62:	6911      	ldr	r1, [r2, #16]
 8002b64:	687a      	ldr	r2, [r7, #4]
 8002b66:	6812      	ldr	r2, [r2, #0]
 8002b68:	430b      	orrs	r3, r1
 8002b6a:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8002b6e:	e013      	b.n	8002b98 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	691a      	ldr	r2, [r3, #16]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002b7e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002b88:	687a      	ldr	r2, [r7, #4]
 8002b8a:	6812      	ldr	r2, [r2, #0]
 8002b8c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002b90:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002b94:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002b9e:	2b01      	cmp	r3, #1
 8002ba0:	d118      	bne.n	8002bd4 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	691b      	ldr	r3, [r3, #16]
 8002ba8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002bac:	f023 0304 	bic.w	r3, r3, #4
 8002bb0:	687a      	ldr	r2, [r7, #4]
 8002bb2:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002bb4:	687a      	ldr	r2, [r7, #4]
 8002bb6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002bb8:	4311      	orrs	r1, r2
 8002bba:	687a      	ldr	r2, [r7, #4]
 8002bbc:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002bbe:	4311      	orrs	r1, r2
 8002bc0:	687a      	ldr	r2, [r7, #4]
 8002bc2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002bc4:	430a      	orrs	r2, r1
 8002bc6:	431a      	orrs	r2, r3
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f042 0201 	orr.w	r2, r2, #1
 8002bd0:	611a      	str	r2, [r3, #16]
 8002bd2:	e007      	b.n	8002be4 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	691a      	ldr	r2, [r3, #16]
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f022 0201 	bic.w	r2, r2, #1
 8002be2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	695b      	ldr	r3, [r3, #20]
 8002be8:	2b01      	cmp	r3, #1
 8002bea:	d10c      	bne.n	8002c06 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bf2:	f023 010f 	bic.w	r1, r3, #15
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6a1b      	ldr	r3, [r3, #32]
 8002bfa:	1e5a      	subs	r2, r3, #1
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	430a      	orrs	r2, r1
 8002c02:	631a      	str	r2, [r3, #48]	@ 0x30
 8002c04:	e007      	b.n	8002c16 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f022 020f 	bic.w	r2, r2, #15
 8002c14:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c1a:	f023 0303 	bic.w	r3, r3, #3
 8002c1e:	f043 0201 	orr.w	r2, r3, #1
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002c26:	e007      	b.n	8002c38 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c2c:	f043 0210 	orr.w	r2, r3, #16
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002c34:	2301      	movs	r3, #1
 8002c36:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002c38:	7ffb      	ldrb	r3, [r7, #31]
}
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	3724      	adds	r7, #36	@ 0x24
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd90      	pop	{r4, r7, pc}
 8002c42:	bf00      	nop
 8002c44:	20000f44 	.word	0x20000f44
 8002c48:	053e2d63 	.word	0x053e2d63
 8002c4c:	50000100 	.word	0x50000100
 8002c50:	50000300 	.word	0x50000300
 8002c54:	fff04007 	.word	0xfff04007

08002c58 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b0b6      	sub	sp, #216	@ 0xd8
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
 8002c60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c62:	2300      	movs	r3, #0
 8002c64:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002c72:	2b01      	cmp	r3, #1
 8002c74:	d101      	bne.n	8002c7a <HAL_ADC_ConfigChannel+0x22>
 8002c76:	2302      	movs	r3, #2
 8002c78:	e3c8      	b.n	800340c <HAL_ADC_ConfigChannel+0x7b4>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2201      	movs	r2, #1
 8002c7e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4618      	mov	r0, r3
 8002c88:	f7ff fe3b 	bl	8002902 <LL_ADC_REG_IsConversionOngoing>
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	f040 83ad 	bne.w	80033ee <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6818      	ldr	r0, [r3, #0]
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	6859      	ldr	r1, [r3, #4]
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	461a      	mov	r2, r3
 8002ca2:	f7ff fd51 	bl	8002748 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4618      	mov	r0, r3
 8002cac:	f7ff fe29 	bl	8002902 <LL_ADC_REG_IsConversionOngoing>
 8002cb0:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f7ff fe35 	bl	8002928 <LL_ADC_INJ_IsConversionOngoing>
 8002cbe:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002cc2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	f040 81d9 	bne.w	800307e <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002ccc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	f040 81d4 	bne.w	800307e <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	689b      	ldr	r3, [r3, #8]
 8002cda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002cde:	d10f      	bne.n	8002d00 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6818      	ldr	r0, [r3, #0]
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	2200      	movs	r2, #0
 8002cea:	4619      	mov	r1, r3
 8002cec:	f7ff fd58 	bl	80027a0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f7ff fd12 	bl	8002722 <LL_ADC_SetSamplingTimeCommonConfig>
 8002cfe:	e00e      	b.n	8002d1e <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6818      	ldr	r0, [r3, #0]
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	6819      	ldr	r1, [r3, #0]
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	689b      	ldr	r3, [r3, #8]
 8002d0c:	461a      	mov	r2, r3
 8002d0e:	f7ff fd47 	bl	80027a0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	2100      	movs	r1, #0
 8002d18:	4618      	mov	r0, r3
 8002d1a:	f7ff fd02 	bl	8002722 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	695a      	ldr	r2, [r3, #20]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	68db      	ldr	r3, [r3, #12]
 8002d28:	08db      	lsrs	r3, r3, #3
 8002d2a:	f003 0303 	and.w	r3, r3, #3
 8002d2e:	005b      	lsls	r3, r3, #1
 8002d30:	fa02 f303 	lsl.w	r3, r2, r3
 8002d34:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	691b      	ldr	r3, [r3, #16]
 8002d3c:	2b04      	cmp	r3, #4
 8002d3e:	d022      	beq.n	8002d86 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6818      	ldr	r0, [r3, #0]
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	6919      	ldr	r1, [r3, #16]
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	681a      	ldr	r2, [r3, #0]
 8002d4c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002d50:	f7ff fc5c 	bl	800260c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6818      	ldr	r0, [r3, #0]
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	6919      	ldr	r1, [r3, #16]
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	699b      	ldr	r3, [r3, #24]
 8002d60:	461a      	mov	r2, r3
 8002d62:	f7ff fca8 	bl	80026b6 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6818      	ldr	r0, [r3, #0]
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002d72:	2b01      	cmp	r3, #1
 8002d74:	d102      	bne.n	8002d7c <HAL_ADC_ConfigChannel+0x124>
 8002d76:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002d7a:	e000      	b.n	8002d7e <HAL_ADC_ConfigChannel+0x126>
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	461a      	mov	r2, r3
 8002d80:	f7ff fcb4 	bl	80026ec <LL_ADC_SetOffsetSaturation>
 8002d84:	e17b      	b.n	800307e <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	2100      	movs	r1, #0
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	f7ff fc61 	bl	8002654 <LL_ADC_GetOffsetChannel>
 8002d92:	4603      	mov	r3, r0
 8002d94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d10a      	bne.n	8002db2 <HAL_ADC_ConfigChannel+0x15a>
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	2100      	movs	r1, #0
 8002da2:	4618      	mov	r0, r3
 8002da4:	f7ff fc56 	bl	8002654 <LL_ADC_GetOffsetChannel>
 8002da8:	4603      	mov	r3, r0
 8002daa:	0e9b      	lsrs	r3, r3, #26
 8002dac:	f003 021f 	and.w	r2, r3, #31
 8002db0:	e01e      	b.n	8002df0 <HAL_ADC_ConfigChannel+0x198>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	2100      	movs	r1, #0
 8002db8:	4618      	mov	r0, r3
 8002dba:	f7ff fc4b 	bl	8002654 <LL_ADC_GetOffsetChannel>
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dc4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002dc8:	fa93 f3a3 	rbit	r3, r3
 8002dcc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002dd0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002dd4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002dd8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d101      	bne.n	8002de4 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8002de0:	2320      	movs	r3, #32
 8002de2:	e004      	b.n	8002dee <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8002de4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002de8:	fab3 f383 	clz	r3, r3
 8002dec:	b2db      	uxtb	r3, r3
 8002dee:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d105      	bne.n	8002e08 <HAL_ADC_ConfigChannel+0x1b0>
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	0e9b      	lsrs	r3, r3, #26
 8002e02:	f003 031f 	and.w	r3, r3, #31
 8002e06:	e018      	b.n	8002e3a <HAL_ADC_ConfigChannel+0x1e2>
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e10:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002e14:	fa93 f3a3 	rbit	r3, r3
 8002e18:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002e1c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002e20:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002e24:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d101      	bne.n	8002e30 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8002e2c:	2320      	movs	r3, #32
 8002e2e:	e004      	b.n	8002e3a <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8002e30:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002e34:	fab3 f383 	clz	r3, r3
 8002e38:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002e3a:	429a      	cmp	r2, r3
 8002e3c:	d106      	bne.n	8002e4c <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	2200      	movs	r2, #0
 8002e44:	2100      	movs	r1, #0
 8002e46:	4618      	mov	r0, r3
 8002e48:	f7ff fc1a 	bl	8002680 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	2101      	movs	r1, #1
 8002e52:	4618      	mov	r0, r3
 8002e54:	f7ff fbfe 	bl	8002654 <LL_ADC_GetOffsetChannel>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d10a      	bne.n	8002e78 <HAL_ADC_ConfigChannel+0x220>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	2101      	movs	r1, #1
 8002e68:	4618      	mov	r0, r3
 8002e6a:	f7ff fbf3 	bl	8002654 <LL_ADC_GetOffsetChannel>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	0e9b      	lsrs	r3, r3, #26
 8002e72:	f003 021f 	and.w	r2, r3, #31
 8002e76:	e01e      	b.n	8002eb6 <HAL_ADC_ConfigChannel+0x25e>
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	2101      	movs	r1, #1
 8002e7e:	4618      	mov	r0, r3
 8002e80:	f7ff fbe8 	bl	8002654 <LL_ADC_GetOffsetChannel>
 8002e84:	4603      	mov	r3, r0
 8002e86:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e8a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002e8e:	fa93 f3a3 	rbit	r3, r3
 8002e92:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8002e96:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002e9a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8002e9e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d101      	bne.n	8002eaa <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8002ea6:	2320      	movs	r3, #32
 8002ea8:	e004      	b.n	8002eb4 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8002eaa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002eae:	fab3 f383 	clz	r3, r3
 8002eb2:	b2db      	uxtb	r3, r3
 8002eb4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d105      	bne.n	8002ece <HAL_ADC_ConfigChannel+0x276>
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	0e9b      	lsrs	r3, r3, #26
 8002ec8:	f003 031f 	and.w	r3, r3, #31
 8002ecc:	e018      	b.n	8002f00 <HAL_ADC_ConfigChannel+0x2a8>
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ed6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002eda:	fa93 f3a3 	rbit	r3, r3
 8002ede:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8002ee2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002ee6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8002eea:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d101      	bne.n	8002ef6 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8002ef2:	2320      	movs	r3, #32
 8002ef4:	e004      	b.n	8002f00 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8002ef6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002efa:	fab3 f383 	clz	r3, r3
 8002efe:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002f00:	429a      	cmp	r2, r3
 8002f02:	d106      	bne.n	8002f12 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	2200      	movs	r2, #0
 8002f0a:	2101      	movs	r1, #1
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	f7ff fbb7 	bl	8002680 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	2102      	movs	r1, #2
 8002f18:	4618      	mov	r0, r3
 8002f1a:	f7ff fb9b 	bl	8002654 <LL_ADC_GetOffsetChannel>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d10a      	bne.n	8002f3e <HAL_ADC_ConfigChannel+0x2e6>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	2102      	movs	r1, #2
 8002f2e:	4618      	mov	r0, r3
 8002f30:	f7ff fb90 	bl	8002654 <LL_ADC_GetOffsetChannel>
 8002f34:	4603      	mov	r3, r0
 8002f36:	0e9b      	lsrs	r3, r3, #26
 8002f38:	f003 021f 	and.w	r2, r3, #31
 8002f3c:	e01e      	b.n	8002f7c <HAL_ADC_ConfigChannel+0x324>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	2102      	movs	r1, #2
 8002f44:	4618      	mov	r0, r3
 8002f46:	f7ff fb85 	bl	8002654 <LL_ADC_GetOffsetChannel>
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f50:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f54:	fa93 f3a3 	rbit	r3, r3
 8002f58:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8002f5c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002f60:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8002f64:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d101      	bne.n	8002f70 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8002f6c:	2320      	movs	r3, #32
 8002f6e:	e004      	b.n	8002f7a <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8002f70:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002f74:	fab3 f383 	clz	r3, r3
 8002f78:	b2db      	uxtb	r3, r3
 8002f7a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d105      	bne.n	8002f94 <HAL_ADC_ConfigChannel+0x33c>
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	0e9b      	lsrs	r3, r3, #26
 8002f8e:	f003 031f 	and.w	r3, r3, #31
 8002f92:	e016      	b.n	8002fc2 <HAL_ADC_ConfigChannel+0x36a>
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f9c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002fa0:	fa93 f3a3 	rbit	r3, r3
 8002fa4:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8002fa6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002fa8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8002fac:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d101      	bne.n	8002fb8 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8002fb4:	2320      	movs	r3, #32
 8002fb6:	e004      	b.n	8002fc2 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8002fb8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002fbc:	fab3 f383 	clz	r3, r3
 8002fc0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002fc2:	429a      	cmp	r2, r3
 8002fc4:	d106      	bne.n	8002fd4 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	2102      	movs	r1, #2
 8002fce:	4618      	mov	r0, r3
 8002fd0:	f7ff fb56 	bl	8002680 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	2103      	movs	r1, #3
 8002fda:	4618      	mov	r0, r3
 8002fdc:	f7ff fb3a 	bl	8002654 <LL_ADC_GetOffsetChannel>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d10a      	bne.n	8003000 <HAL_ADC_ConfigChannel+0x3a8>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	2103      	movs	r1, #3
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	f7ff fb2f 	bl	8002654 <LL_ADC_GetOffsetChannel>
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	0e9b      	lsrs	r3, r3, #26
 8002ffa:	f003 021f 	and.w	r2, r3, #31
 8002ffe:	e017      	b.n	8003030 <HAL_ADC_ConfigChannel+0x3d8>
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	2103      	movs	r1, #3
 8003006:	4618      	mov	r0, r3
 8003008:	f7ff fb24 	bl	8002654 <LL_ADC_GetOffsetChannel>
 800300c:	4603      	mov	r3, r0
 800300e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003010:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003012:	fa93 f3a3 	rbit	r3, r3
 8003016:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003018:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800301a:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800301c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800301e:	2b00      	cmp	r3, #0
 8003020:	d101      	bne.n	8003026 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8003022:	2320      	movs	r3, #32
 8003024:	e003      	b.n	800302e <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8003026:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003028:	fab3 f383 	clz	r3, r3
 800302c:	b2db      	uxtb	r3, r3
 800302e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003038:	2b00      	cmp	r3, #0
 800303a:	d105      	bne.n	8003048 <HAL_ADC_ConfigChannel+0x3f0>
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	0e9b      	lsrs	r3, r3, #26
 8003042:	f003 031f 	and.w	r3, r3, #31
 8003046:	e011      	b.n	800306c <HAL_ADC_ConfigChannel+0x414>
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800304e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003050:	fa93 f3a3 	rbit	r3, r3
 8003054:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8003056:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003058:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800305a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800305c:	2b00      	cmp	r3, #0
 800305e:	d101      	bne.n	8003064 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8003060:	2320      	movs	r3, #32
 8003062:	e003      	b.n	800306c <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8003064:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003066:	fab3 f383 	clz	r3, r3
 800306a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800306c:	429a      	cmp	r2, r3
 800306e:	d106      	bne.n	800307e <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	2200      	movs	r2, #0
 8003076:	2103      	movs	r1, #3
 8003078:	4618      	mov	r0, r3
 800307a:	f7ff fb01 	bl	8002680 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4618      	mov	r0, r3
 8003084:	f7ff fc2a 	bl	80028dc <LL_ADC_IsEnabled>
 8003088:	4603      	mov	r3, r0
 800308a:	2b00      	cmp	r3, #0
 800308c:	f040 8140 	bne.w	8003310 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6818      	ldr	r0, [r3, #0]
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	6819      	ldr	r1, [r3, #0]
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	68db      	ldr	r3, [r3, #12]
 800309c:	461a      	mov	r2, r3
 800309e:	f7ff fbab 	bl	80027f8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	68db      	ldr	r3, [r3, #12]
 80030a6:	4a8f      	ldr	r2, [pc, #572]	@ (80032e4 <HAL_ADC_ConfigChannel+0x68c>)
 80030a8:	4293      	cmp	r3, r2
 80030aa:	f040 8131 	bne.w	8003310 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d10b      	bne.n	80030d6 <HAL_ADC_ConfigChannel+0x47e>
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	0e9b      	lsrs	r3, r3, #26
 80030c4:	3301      	adds	r3, #1
 80030c6:	f003 031f 	and.w	r3, r3, #31
 80030ca:	2b09      	cmp	r3, #9
 80030cc:	bf94      	ite	ls
 80030ce:	2301      	movls	r3, #1
 80030d0:	2300      	movhi	r3, #0
 80030d2:	b2db      	uxtb	r3, r3
 80030d4:	e019      	b.n	800310a <HAL_ADC_ConfigChannel+0x4b2>
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030dc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80030de:	fa93 f3a3 	rbit	r3, r3
 80030e2:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80030e4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80030e6:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80030e8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d101      	bne.n	80030f2 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 80030ee:	2320      	movs	r3, #32
 80030f0:	e003      	b.n	80030fa <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 80030f2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80030f4:	fab3 f383 	clz	r3, r3
 80030f8:	b2db      	uxtb	r3, r3
 80030fa:	3301      	adds	r3, #1
 80030fc:	f003 031f 	and.w	r3, r3, #31
 8003100:	2b09      	cmp	r3, #9
 8003102:	bf94      	ite	ls
 8003104:	2301      	movls	r3, #1
 8003106:	2300      	movhi	r3, #0
 8003108:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800310a:	2b00      	cmp	r3, #0
 800310c:	d079      	beq.n	8003202 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003116:	2b00      	cmp	r3, #0
 8003118:	d107      	bne.n	800312a <HAL_ADC_ConfigChannel+0x4d2>
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	0e9b      	lsrs	r3, r3, #26
 8003120:	3301      	adds	r3, #1
 8003122:	069b      	lsls	r3, r3, #26
 8003124:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003128:	e015      	b.n	8003156 <HAL_ADC_ConfigChannel+0x4fe>
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003130:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003132:	fa93 f3a3 	rbit	r3, r3
 8003136:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003138:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800313a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800313c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800313e:	2b00      	cmp	r3, #0
 8003140:	d101      	bne.n	8003146 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8003142:	2320      	movs	r3, #32
 8003144:	e003      	b.n	800314e <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8003146:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003148:	fab3 f383 	clz	r3, r3
 800314c:	b2db      	uxtb	r3, r3
 800314e:	3301      	adds	r3, #1
 8003150:	069b      	lsls	r3, r3, #26
 8003152:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800315e:	2b00      	cmp	r3, #0
 8003160:	d109      	bne.n	8003176 <HAL_ADC_ConfigChannel+0x51e>
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	0e9b      	lsrs	r3, r3, #26
 8003168:	3301      	adds	r3, #1
 800316a:	f003 031f 	and.w	r3, r3, #31
 800316e:	2101      	movs	r1, #1
 8003170:	fa01 f303 	lsl.w	r3, r1, r3
 8003174:	e017      	b.n	80031a6 <HAL_ADC_ConfigChannel+0x54e>
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800317c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800317e:	fa93 f3a3 	rbit	r3, r3
 8003182:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8003184:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003186:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8003188:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800318a:	2b00      	cmp	r3, #0
 800318c:	d101      	bne.n	8003192 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 800318e:	2320      	movs	r3, #32
 8003190:	e003      	b.n	800319a <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8003192:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003194:	fab3 f383 	clz	r3, r3
 8003198:	b2db      	uxtb	r3, r3
 800319a:	3301      	adds	r3, #1
 800319c:	f003 031f 	and.w	r3, r3, #31
 80031a0:	2101      	movs	r1, #1
 80031a2:	fa01 f303 	lsl.w	r3, r1, r3
 80031a6:	ea42 0103 	orr.w	r1, r2, r3
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d10a      	bne.n	80031cc <HAL_ADC_ConfigChannel+0x574>
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	0e9b      	lsrs	r3, r3, #26
 80031bc:	3301      	adds	r3, #1
 80031be:	f003 021f 	and.w	r2, r3, #31
 80031c2:	4613      	mov	r3, r2
 80031c4:	005b      	lsls	r3, r3, #1
 80031c6:	4413      	add	r3, r2
 80031c8:	051b      	lsls	r3, r3, #20
 80031ca:	e018      	b.n	80031fe <HAL_ADC_ConfigChannel+0x5a6>
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031d4:	fa93 f3a3 	rbit	r3, r3
 80031d8:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80031da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80031de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d101      	bne.n	80031e8 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 80031e4:	2320      	movs	r3, #32
 80031e6:	e003      	b.n	80031f0 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 80031e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80031ea:	fab3 f383 	clz	r3, r3
 80031ee:	b2db      	uxtb	r3, r3
 80031f0:	3301      	adds	r3, #1
 80031f2:	f003 021f 	and.w	r2, r3, #31
 80031f6:	4613      	mov	r3, r2
 80031f8:	005b      	lsls	r3, r3, #1
 80031fa:	4413      	add	r3, r2
 80031fc:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80031fe:	430b      	orrs	r3, r1
 8003200:	e081      	b.n	8003306 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800320a:	2b00      	cmp	r3, #0
 800320c:	d107      	bne.n	800321e <HAL_ADC_ConfigChannel+0x5c6>
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	0e9b      	lsrs	r3, r3, #26
 8003214:	3301      	adds	r3, #1
 8003216:	069b      	lsls	r3, r3, #26
 8003218:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800321c:	e015      	b.n	800324a <HAL_ADC_ConfigChannel+0x5f2>
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003224:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003226:	fa93 f3a3 	rbit	r3, r3
 800322a:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800322c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800322e:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003230:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003232:	2b00      	cmp	r3, #0
 8003234:	d101      	bne.n	800323a <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8003236:	2320      	movs	r3, #32
 8003238:	e003      	b.n	8003242 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 800323a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800323c:	fab3 f383 	clz	r3, r3
 8003240:	b2db      	uxtb	r3, r3
 8003242:	3301      	adds	r3, #1
 8003244:	069b      	lsls	r3, r3, #26
 8003246:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003252:	2b00      	cmp	r3, #0
 8003254:	d109      	bne.n	800326a <HAL_ADC_ConfigChannel+0x612>
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	0e9b      	lsrs	r3, r3, #26
 800325c:	3301      	adds	r3, #1
 800325e:	f003 031f 	and.w	r3, r3, #31
 8003262:	2101      	movs	r1, #1
 8003264:	fa01 f303 	lsl.w	r3, r1, r3
 8003268:	e017      	b.n	800329a <HAL_ADC_ConfigChannel+0x642>
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003270:	6a3b      	ldr	r3, [r7, #32]
 8003272:	fa93 f3a3 	rbit	r3, r3
 8003276:	61fb      	str	r3, [r7, #28]
  return result;
 8003278:	69fb      	ldr	r3, [r7, #28]
 800327a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800327c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800327e:	2b00      	cmp	r3, #0
 8003280:	d101      	bne.n	8003286 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8003282:	2320      	movs	r3, #32
 8003284:	e003      	b.n	800328e <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8003286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003288:	fab3 f383 	clz	r3, r3
 800328c:	b2db      	uxtb	r3, r3
 800328e:	3301      	adds	r3, #1
 8003290:	f003 031f 	and.w	r3, r3, #31
 8003294:	2101      	movs	r1, #1
 8003296:	fa01 f303 	lsl.w	r3, r1, r3
 800329a:	ea42 0103 	orr.w	r1, r2, r3
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d10d      	bne.n	80032c6 <HAL_ADC_ConfigChannel+0x66e>
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	0e9b      	lsrs	r3, r3, #26
 80032b0:	3301      	adds	r3, #1
 80032b2:	f003 021f 	and.w	r2, r3, #31
 80032b6:	4613      	mov	r3, r2
 80032b8:	005b      	lsls	r3, r3, #1
 80032ba:	4413      	add	r3, r2
 80032bc:	3b1e      	subs	r3, #30
 80032be:	051b      	lsls	r3, r3, #20
 80032c0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80032c4:	e01e      	b.n	8003304 <HAL_ADC_ConfigChannel+0x6ac>
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032cc:	697b      	ldr	r3, [r7, #20]
 80032ce:	fa93 f3a3 	rbit	r3, r3
 80032d2:	613b      	str	r3, [r7, #16]
  return result;
 80032d4:	693b      	ldr	r3, [r7, #16]
 80032d6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80032d8:	69bb      	ldr	r3, [r7, #24]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d104      	bne.n	80032e8 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 80032de:	2320      	movs	r3, #32
 80032e0:	e006      	b.n	80032f0 <HAL_ADC_ConfigChannel+0x698>
 80032e2:	bf00      	nop
 80032e4:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80032e8:	69bb      	ldr	r3, [r7, #24]
 80032ea:	fab3 f383 	clz	r3, r3
 80032ee:	b2db      	uxtb	r3, r3
 80032f0:	3301      	adds	r3, #1
 80032f2:	f003 021f 	and.w	r2, r3, #31
 80032f6:	4613      	mov	r3, r2
 80032f8:	005b      	lsls	r3, r3, #1
 80032fa:	4413      	add	r3, r2
 80032fc:	3b1e      	subs	r3, #30
 80032fe:	051b      	lsls	r3, r3, #20
 8003300:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003304:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003306:	683a      	ldr	r2, [r7, #0]
 8003308:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800330a:	4619      	mov	r1, r3
 800330c:	f7ff fa48 	bl	80027a0 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	681a      	ldr	r2, [r3, #0]
 8003314:	4b3f      	ldr	r3, [pc, #252]	@ (8003414 <HAL_ADC_ConfigChannel+0x7bc>)
 8003316:	4013      	ands	r3, r2
 8003318:	2b00      	cmp	r3, #0
 800331a:	d071      	beq.n	8003400 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800331c:	483e      	ldr	r0, [pc, #248]	@ (8003418 <HAL_ADC_ConfigChannel+0x7c0>)
 800331e:	f7ff f967 	bl	80025f0 <LL_ADC_GetCommonPathInternalCh>
 8003322:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	4a3c      	ldr	r2, [pc, #240]	@ (800341c <HAL_ADC_ConfigChannel+0x7c4>)
 800332c:	4293      	cmp	r3, r2
 800332e:	d004      	beq.n	800333a <HAL_ADC_ConfigChannel+0x6e2>
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4a3a      	ldr	r2, [pc, #232]	@ (8003420 <HAL_ADC_ConfigChannel+0x7c8>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d127      	bne.n	800338a <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800333a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800333e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003342:	2b00      	cmp	r3, #0
 8003344:	d121      	bne.n	800338a <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800334e:	d157      	bne.n	8003400 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003350:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003354:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003358:	4619      	mov	r1, r3
 800335a:	482f      	ldr	r0, [pc, #188]	@ (8003418 <HAL_ADC_ConfigChannel+0x7c0>)
 800335c:	f7ff f935 	bl	80025ca <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003360:	4b30      	ldr	r3, [pc, #192]	@ (8003424 <HAL_ADC_ConfigChannel+0x7cc>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	099b      	lsrs	r3, r3, #6
 8003366:	4a30      	ldr	r2, [pc, #192]	@ (8003428 <HAL_ADC_ConfigChannel+0x7d0>)
 8003368:	fba2 2303 	umull	r2, r3, r2, r3
 800336c:	099b      	lsrs	r3, r3, #6
 800336e:	1c5a      	adds	r2, r3, #1
 8003370:	4613      	mov	r3, r2
 8003372:	005b      	lsls	r3, r3, #1
 8003374:	4413      	add	r3, r2
 8003376:	009b      	lsls	r3, r3, #2
 8003378:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800337a:	e002      	b.n	8003382 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	3b01      	subs	r3, #1
 8003380:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d1f9      	bne.n	800337c <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003388:	e03a      	b.n	8003400 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4a27      	ldr	r2, [pc, #156]	@ (800342c <HAL_ADC_ConfigChannel+0x7d4>)
 8003390:	4293      	cmp	r3, r2
 8003392:	d113      	bne.n	80033bc <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003394:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003398:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800339c:	2b00      	cmp	r3, #0
 800339e:	d10d      	bne.n	80033bc <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4a22      	ldr	r2, [pc, #136]	@ (8003430 <HAL_ADC_ConfigChannel+0x7d8>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d02a      	beq.n	8003400 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80033aa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80033ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80033b2:	4619      	mov	r1, r3
 80033b4:	4818      	ldr	r0, [pc, #96]	@ (8003418 <HAL_ADC_ConfigChannel+0x7c0>)
 80033b6:	f7ff f908 	bl	80025ca <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80033ba:	e021      	b.n	8003400 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a1c      	ldr	r2, [pc, #112]	@ (8003434 <HAL_ADC_ConfigChannel+0x7dc>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d11c      	bne.n	8003400 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80033c6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80033ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d116      	bne.n	8003400 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	4a16      	ldr	r2, [pc, #88]	@ (8003430 <HAL_ADC_ConfigChannel+0x7d8>)
 80033d8:	4293      	cmp	r3, r2
 80033da:	d011      	beq.n	8003400 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80033dc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80033e0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80033e4:	4619      	mov	r1, r3
 80033e6:	480c      	ldr	r0, [pc, #48]	@ (8003418 <HAL_ADC_ConfigChannel+0x7c0>)
 80033e8:	f7ff f8ef 	bl	80025ca <LL_ADC_SetCommonPathInternalCh>
 80033ec:	e008      	b.n	8003400 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033f2:	f043 0220 	orr.w	r2, r3, #32
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80033fa:	2301      	movs	r3, #1
 80033fc:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2200      	movs	r2, #0
 8003404:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003408:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800340c:	4618      	mov	r0, r3
 800340e:	37d8      	adds	r7, #216	@ 0xd8
 8003410:	46bd      	mov	sp, r7
 8003412:	bd80      	pop	{r7, pc}
 8003414:	80080000 	.word	0x80080000
 8003418:	50000300 	.word	0x50000300
 800341c:	c3210000 	.word	0xc3210000
 8003420:	90c00010 	.word	0x90c00010
 8003424:	20000f44 	.word	0x20000f44
 8003428:	053e2d63 	.word	0x053e2d63
 800342c:	c7520000 	.word	0xc7520000
 8003430:	50000100 	.word	0x50000100
 8003434:	cb840000 	.word	0xcb840000

08003438 <LL_ADC_IsEnabled>:
{
 8003438:	b480      	push	{r7}
 800343a:	b083      	sub	sp, #12
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	689b      	ldr	r3, [r3, #8]
 8003444:	f003 0301 	and.w	r3, r3, #1
 8003448:	2b01      	cmp	r3, #1
 800344a:	d101      	bne.n	8003450 <LL_ADC_IsEnabled+0x18>
 800344c:	2301      	movs	r3, #1
 800344e:	e000      	b.n	8003452 <LL_ADC_IsEnabled+0x1a>
 8003450:	2300      	movs	r3, #0
}
 8003452:	4618      	mov	r0, r3
 8003454:	370c      	adds	r7, #12
 8003456:	46bd      	mov	sp, r7
 8003458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345c:	4770      	bx	lr

0800345e <LL_ADC_REG_IsConversionOngoing>:
{
 800345e:	b480      	push	{r7}
 8003460:	b083      	sub	sp, #12
 8003462:	af00      	add	r7, sp, #0
 8003464:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	689b      	ldr	r3, [r3, #8]
 800346a:	f003 0304 	and.w	r3, r3, #4
 800346e:	2b04      	cmp	r3, #4
 8003470:	d101      	bne.n	8003476 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003472:	2301      	movs	r3, #1
 8003474:	e000      	b.n	8003478 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003476:	2300      	movs	r3, #0
}
 8003478:	4618      	mov	r0, r3
 800347a:	370c      	adds	r7, #12
 800347c:	46bd      	mov	sp, r7
 800347e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003482:	4770      	bx	lr

08003484 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003484:	b590      	push	{r4, r7, lr}
 8003486:	b0a1      	sub	sp, #132	@ 0x84
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
 800348c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800348e:	2300      	movs	r3, #0
 8003490:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800349a:	2b01      	cmp	r3, #1
 800349c:	d101      	bne.n	80034a2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800349e:	2302      	movs	r3, #2
 80034a0:	e08b      	b.n	80035ba <HAL_ADCEx_MultiModeConfigChannel+0x136>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2201      	movs	r2, #1
 80034a6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80034aa:	2300      	movs	r3, #0
 80034ac:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80034ae:	2300      	movs	r3, #0
 80034b0:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80034ba:	d102      	bne.n	80034c2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80034bc:	4b41      	ldr	r3, [pc, #260]	@ (80035c4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80034be:	60bb      	str	r3, [r7, #8]
 80034c0:	e001      	b.n	80034c6 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80034c2:	2300      	movs	r3, #0
 80034c4:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80034c6:	68bb      	ldr	r3, [r7, #8]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d10b      	bne.n	80034e4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034d0:	f043 0220 	orr.w	r2, r3, #32
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2200      	movs	r2, #0
 80034dc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80034e0:	2301      	movs	r3, #1
 80034e2:	e06a      	b.n	80035ba <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80034e4:	68bb      	ldr	r3, [r7, #8]
 80034e6:	4618      	mov	r0, r3
 80034e8:	f7ff ffb9 	bl	800345e <LL_ADC_REG_IsConversionOngoing>
 80034ec:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4618      	mov	r0, r3
 80034f4:	f7ff ffb3 	bl	800345e <LL_ADC_REG_IsConversionOngoing>
 80034f8:	4603      	mov	r3, r0
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d14c      	bne.n	8003598 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80034fe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003500:	2b00      	cmp	r3, #0
 8003502:	d149      	bne.n	8003598 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003504:	4b30      	ldr	r3, [pc, #192]	@ (80035c8 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8003506:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d028      	beq.n	8003562 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003510:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003512:	689b      	ldr	r3, [r3, #8]
 8003514:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	6859      	ldr	r1, [r3, #4]
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003522:	035b      	lsls	r3, r3, #13
 8003524:	430b      	orrs	r3, r1
 8003526:	431a      	orrs	r2, r3
 8003528:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800352a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800352c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003530:	f7ff ff82 	bl	8003438 <LL_ADC_IsEnabled>
 8003534:	4604      	mov	r4, r0
 8003536:	4823      	ldr	r0, [pc, #140]	@ (80035c4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003538:	f7ff ff7e 	bl	8003438 <LL_ADC_IsEnabled>
 800353c:	4603      	mov	r3, r0
 800353e:	4323      	orrs	r3, r4
 8003540:	2b00      	cmp	r3, #0
 8003542:	d133      	bne.n	80035ac <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003544:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003546:	689b      	ldr	r3, [r3, #8]
 8003548:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800354c:	f023 030f 	bic.w	r3, r3, #15
 8003550:	683a      	ldr	r2, [r7, #0]
 8003552:	6811      	ldr	r1, [r2, #0]
 8003554:	683a      	ldr	r2, [r7, #0]
 8003556:	6892      	ldr	r2, [r2, #8]
 8003558:	430a      	orrs	r2, r1
 800355a:	431a      	orrs	r2, r3
 800355c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800355e:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003560:	e024      	b.n	80035ac <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003562:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003564:	689b      	ldr	r3, [r3, #8]
 8003566:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800356a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800356c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800356e:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003572:	f7ff ff61 	bl	8003438 <LL_ADC_IsEnabled>
 8003576:	4604      	mov	r4, r0
 8003578:	4812      	ldr	r0, [pc, #72]	@ (80035c4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800357a:	f7ff ff5d 	bl	8003438 <LL_ADC_IsEnabled>
 800357e:	4603      	mov	r3, r0
 8003580:	4323      	orrs	r3, r4
 8003582:	2b00      	cmp	r3, #0
 8003584:	d112      	bne.n	80035ac <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003586:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003588:	689b      	ldr	r3, [r3, #8]
 800358a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800358e:	f023 030f 	bic.w	r3, r3, #15
 8003592:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003594:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003596:	e009      	b.n	80035ac <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800359c:	f043 0220 	orr.w	r2, r3, #32
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80035a4:	2301      	movs	r3, #1
 80035a6:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80035aa:	e000      	b.n	80035ae <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80035ac:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2200      	movs	r2, #0
 80035b2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80035b6:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80035ba:	4618      	mov	r0, r3
 80035bc:	3784      	adds	r7, #132	@ 0x84
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd90      	pop	{r4, r7, pc}
 80035c2:	bf00      	nop
 80035c4:	50000100 	.word	0x50000100
 80035c8:	50000300 	.word	0x50000300

080035cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035cc:	b480      	push	{r7}
 80035ce:	b085      	sub	sp, #20
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	f003 0307 	and.w	r3, r3, #7
 80035da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80035dc:	4b0c      	ldr	r3, [pc, #48]	@ (8003610 <__NVIC_SetPriorityGrouping+0x44>)
 80035de:	68db      	ldr	r3, [r3, #12]
 80035e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80035e2:	68ba      	ldr	r2, [r7, #8]
 80035e4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80035e8:	4013      	ands	r3, r2
 80035ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80035f0:	68bb      	ldr	r3, [r7, #8]
 80035f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80035f4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80035f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80035fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80035fe:	4a04      	ldr	r2, [pc, #16]	@ (8003610 <__NVIC_SetPriorityGrouping+0x44>)
 8003600:	68bb      	ldr	r3, [r7, #8]
 8003602:	60d3      	str	r3, [r2, #12]
}
 8003604:	bf00      	nop
 8003606:	3714      	adds	r7, #20
 8003608:	46bd      	mov	sp, r7
 800360a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360e:	4770      	bx	lr
 8003610:	e000ed00 	.word	0xe000ed00

08003614 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003614:	b480      	push	{r7}
 8003616:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003618:	4b04      	ldr	r3, [pc, #16]	@ (800362c <__NVIC_GetPriorityGrouping+0x18>)
 800361a:	68db      	ldr	r3, [r3, #12]
 800361c:	0a1b      	lsrs	r3, r3, #8
 800361e:	f003 0307 	and.w	r3, r3, #7
}
 8003622:	4618      	mov	r0, r3
 8003624:	46bd      	mov	sp, r7
 8003626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362a:	4770      	bx	lr
 800362c:	e000ed00 	.word	0xe000ed00

08003630 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003630:	b480      	push	{r7}
 8003632:	b083      	sub	sp, #12
 8003634:	af00      	add	r7, sp, #0
 8003636:	4603      	mov	r3, r0
 8003638:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800363a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800363e:	2b00      	cmp	r3, #0
 8003640:	db0b      	blt.n	800365a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003642:	79fb      	ldrb	r3, [r7, #7]
 8003644:	f003 021f 	and.w	r2, r3, #31
 8003648:	4907      	ldr	r1, [pc, #28]	@ (8003668 <__NVIC_EnableIRQ+0x38>)
 800364a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800364e:	095b      	lsrs	r3, r3, #5
 8003650:	2001      	movs	r0, #1
 8003652:	fa00 f202 	lsl.w	r2, r0, r2
 8003656:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800365a:	bf00      	nop
 800365c:	370c      	adds	r7, #12
 800365e:	46bd      	mov	sp, r7
 8003660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003664:	4770      	bx	lr
 8003666:	bf00      	nop
 8003668:	e000e100 	.word	0xe000e100

0800366c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800366c:	b480      	push	{r7}
 800366e:	b083      	sub	sp, #12
 8003670:	af00      	add	r7, sp, #0
 8003672:	4603      	mov	r3, r0
 8003674:	6039      	str	r1, [r7, #0]
 8003676:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003678:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800367c:	2b00      	cmp	r3, #0
 800367e:	db0a      	blt.n	8003696 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	b2da      	uxtb	r2, r3
 8003684:	490c      	ldr	r1, [pc, #48]	@ (80036b8 <__NVIC_SetPriority+0x4c>)
 8003686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800368a:	0112      	lsls	r2, r2, #4
 800368c:	b2d2      	uxtb	r2, r2
 800368e:	440b      	add	r3, r1
 8003690:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003694:	e00a      	b.n	80036ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	b2da      	uxtb	r2, r3
 800369a:	4908      	ldr	r1, [pc, #32]	@ (80036bc <__NVIC_SetPriority+0x50>)
 800369c:	79fb      	ldrb	r3, [r7, #7]
 800369e:	f003 030f 	and.w	r3, r3, #15
 80036a2:	3b04      	subs	r3, #4
 80036a4:	0112      	lsls	r2, r2, #4
 80036a6:	b2d2      	uxtb	r2, r2
 80036a8:	440b      	add	r3, r1
 80036aa:	761a      	strb	r2, [r3, #24]
}
 80036ac:	bf00      	nop
 80036ae:	370c      	adds	r7, #12
 80036b0:	46bd      	mov	sp, r7
 80036b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b6:	4770      	bx	lr
 80036b8:	e000e100 	.word	0xe000e100
 80036bc:	e000ed00 	.word	0xe000ed00

080036c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80036c0:	b480      	push	{r7}
 80036c2:	b089      	sub	sp, #36	@ 0x24
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	60f8      	str	r0, [r7, #12]
 80036c8:	60b9      	str	r1, [r7, #8]
 80036ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	f003 0307 	and.w	r3, r3, #7
 80036d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80036d4:	69fb      	ldr	r3, [r7, #28]
 80036d6:	f1c3 0307 	rsb	r3, r3, #7
 80036da:	2b04      	cmp	r3, #4
 80036dc:	bf28      	it	cs
 80036de:	2304      	movcs	r3, #4
 80036e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80036e2:	69fb      	ldr	r3, [r7, #28]
 80036e4:	3304      	adds	r3, #4
 80036e6:	2b06      	cmp	r3, #6
 80036e8:	d902      	bls.n	80036f0 <NVIC_EncodePriority+0x30>
 80036ea:	69fb      	ldr	r3, [r7, #28]
 80036ec:	3b03      	subs	r3, #3
 80036ee:	e000      	b.n	80036f2 <NVIC_EncodePriority+0x32>
 80036f0:	2300      	movs	r3, #0
 80036f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036f4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80036f8:	69bb      	ldr	r3, [r7, #24]
 80036fa:	fa02 f303 	lsl.w	r3, r2, r3
 80036fe:	43da      	mvns	r2, r3
 8003700:	68bb      	ldr	r3, [r7, #8]
 8003702:	401a      	ands	r2, r3
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003708:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800370c:	697b      	ldr	r3, [r7, #20]
 800370e:	fa01 f303 	lsl.w	r3, r1, r3
 8003712:	43d9      	mvns	r1, r3
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003718:	4313      	orrs	r3, r2
         );
}
 800371a:	4618      	mov	r0, r3
 800371c:	3724      	adds	r7, #36	@ 0x24
 800371e:	46bd      	mov	sp, r7
 8003720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003724:	4770      	bx	lr
	...

08003728 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b082      	sub	sp, #8
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	3b01      	subs	r3, #1
 8003734:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003738:	d301      	bcc.n	800373e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800373a:	2301      	movs	r3, #1
 800373c:	e00f      	b.n	800375e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800373e:	4a0a      	ldr	r2, [pc, #40]	@ (8003768 <SysTick_Config+0x40>)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	3b01      	subs	r3, #1
 8003744:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003746:	210f      	movs	r1, #15
 8003748:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800374c:	f7ff ff8e 	bl	800366c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003750:	4b05      	ldr	r3, [pc, #20]	@ (8003768 <SysTick_Config+0x40>)
 8003752:	2200      	movs	r2, #0
 8003754:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003756:	4b04      	ldr	r3, [pc, #16]	@ (8003768 <SysTick_Config+0x40>)
 8003758:	2207      	movs	r2, #7
 800375a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800375c:	2300      	movs	r3, #0
}
 800375e:	4618      	mov	r0, r3
 8003760:	3708      	adds	r7, #8
 8003762:	46bd      	mov	sp, r7
 8003764:	bd80      	pop	{r7, pc}
 8003766:	bf00      	nop
 8003768:	e000e010 	.word	0xe000e010

0800376c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b082      	sub	sp, #8
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003774:	6878      	ldr	r0, [r7, #4]
 8003776:	f7ff ff29 	bl	80035cc <__NVIC_SetPriorityGrouping>
}
 800377a:	bf00      	nop
 800377c:	3708      	adds	r7, #8
 800377e:	46bd      	mov	sp, r7
 8003780:	bd80      	pop	{r7, pc}

08003782 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003782:	b580      	push	{r7, lr}
 8003784:	b086      	sub	sp, #24
 8003786:	af00      	add	r7, sp, #0
 8003788:	4603      	mov	r3, r0
 800378a:	60b9      	str	r1, [r7, #8]
 800378c:	607a      	str	r2, [r7, #4]
 800378e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003790:	f7ff ff40 	bl	8003614 <__NVIC_GetPriorityGrouping>
 8003794:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003796:	687a      	ldr	r2, [r7, #4]
 8003798:	68b9      	ldr	r1, [r7, #8]
 800379a:	6978      	ldr	r0, [r7, #20]
 800379c:	f7ff ff90 	bl	80036c0 <NVIC_EncodePriority>
 80037a0:	4602      	mov	r2, r0
 80037a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037a6:	4611      	mov	r1, r2
 80037a8:	4618      	mov	r0, r3
 80037aa:	f7ff ff5f 	bl	800366c <__NVIC_SetPriority>
}
 80037ae:	bf00      	nop
 80037b0:	3718      	adds	r7, #24
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}

080037b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037b6:	b580      	push	{r7, lr}
 80037b8:	b082      	sub	sp, #8
 80037ba:	af00      	add	r7, sp, #0
 80037bc:	4603      	mov	r3, r0
 80037be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80037c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037c4:	4618      	mov	r0, r3
 80037c6:	f7ff ff33 	bl	8003630 <__NVIC_EnableIRQ>
}
 80037ca:	bf00      	nop
 80037cc:	3708      	adds	r7, #8
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bd80      	pop	{r7, pc}

080037d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80037d2:	b580      	push	{r7, lr}
 80037d4:	b082      	sub	sp, #8
 80037d6:	af00      	add	r7, sp, #0
 80037d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80037da:	6878      	ldr	r0, [r7, #4]
 80037dc:	f7ff ffa4 	bl	8003728 <SysTick_Config>
 80037e0:	4603      	mov	r3, r0
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	3708      	adds	r7, #8
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}
	...

080037ec <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b084      	sub	sp, #16
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d101      	bne.n	80037fe <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80037fa:	2301      	movs	r3, #1
 80037fc:	e08d      	b.n	800391a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	461a      	mov	r2, r3
 8003804:	4b47      	ldr	r3, [pc, #284]	@ (8003924 <HAL_DMA_Init+0x138>)
 8003806:	429a      	cmp	r2, r3
 8003808:	d80f      	bhi.n	800382a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	461a      	mov	r2, r3
 8003810:	4b45      	ldr	r3, [pc, #276]	@ (8003928 <HAL_DMA_Init+0x13c>)
 8003812:	4413      	add	r3, r2
 8003814:	4a45      	ldr	r2, [pc, #276]	@ (800392c <HAL_DMA_Init+0x140>)
 8003816:	fba2 2303 	umull	r2, r3, r2, r3
 800381a:	091b      	lsrs	r3, r3, #4
 800381c:	009a      	lsls	r2, r3, #2
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	4a42      	ldr	r2, [pc, #264]	@ (8003930 <HAL_DMA_Init+0x144>)
 8003826:	641a      	str	r2, [r3, #64]	@ 0x40
 8003828:	e00e      	b.n	8003848 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	461a      	mov	r2, r3
 8003830:	4b40      	ldr	r3, [pc, #256]	@ (8003934 <HAL_DMA_Init+0x148>)
 8003832:	4413      	add	r3, r2
 8003834:	4a3d      	ldr	r2, [pc, #244]	@ (800392c <HAL_DMA_Init+0x140>)
 8003836:	fba2 2303 	umull	r2, r3, r2, r3
 800383a:	091b      	lsrs	r3, r3, #4
 800383c:	009a      	lsls	r2, r3, #2
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	4a3c      	ldr	r2, [pc, #240]	@ (8003938 <HAL_DMA_Init+0x14c>)
 8003846:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2202      	movs	r2, #2
 800384c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800385e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003862:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800386c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	691b      	ldr	r3, [r3, #16]
 8003872:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003878:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	699b      	ldr	r3, [r3, #24]
 800387e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003884:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6a1b      	ldr	r3, [r3, #32]
 800388a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800388c:	68fa      	ldr	r2, [r7, #12]
 800388e:	4313      	orrs	r3, r2
 8003890:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	68fa      	ldr	r2, [r7, #12]
 8003898:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800389a:	6878      	ldr	r0, [r7, #4]
 800389c:	f000 fa76 	bl	8003d8c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	689b      	ldr	r3, [r3, #8]
 80038a4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80038a8:	d102      	bne.n	80038b0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2200      	movs	r2, #0
 80038ae:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	685a      	ldr	r2, [r3, #4]
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038b8:	b2d2      	uxtb	r2, r2
 80038ba:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038c0:	687a      	ldr	r2, [r7, #4]
 80038c2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80038c4:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d010      	beq.n	80038f0 <HAL_DMA_Init+0x104>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	2b04      	cmp	r3, #4
 80038d4:	d80c      	bhi.n	80038f0 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80038d6:	6878      	ldr	r0, [r7, #4]
 80038d8:	f000 fa96 	bl	8003e08 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038e0:	2200      	movs	r2, #0
 80038e2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038e8:	687a      	ldr	r2, [r7, #4]
 80038ea:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80038ec:	605a      	str	r2, [r3, #4]
 80038ee:	e008      	b.n	8003902 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2200      	movs	r2, #0
 80038f4:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2200      	movs	r2, #0
 80038fa:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2200      	movs	r2, #0
 8003900:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2200      	movs	r2, #0
 8003906:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2201      	movs	r2, #1
 800390c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2200      	movs	r2, #0
 8003914:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003918:	2300      	movs	r3, #0
}
 800391a:	4618      	mov	r0, r3
 800391c:	3710      	adds	r7, #16
 800391e:	46bd      	mov	sp, r7
 8003920:	bd80      	pop	{r7, pc}
 8003922:	bf00      	nop
 8003924:	40020407 	.word	0x40020407
 8003928:	bffdfff8 	.word	0xbffdfff8
 800392c:	cccccccd 	.word	0xcccccccd
 8003930:	40020000 	.word	0x40020000
 8003934:	bffdfbf8 	.word	0xbffdfbf8
 8003938:	40020400 	.word	0x40020400

0800393c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	b086      	sub	sp, #24
 8003940:	af00      	add	r7, sp, #0
 8003942:	60f8      	str	r0, [r7, #12]
 8003944:	60b9      	str	r1, [r7, #8]
 8003946:	607a      	str	r2, [r7, #4]
 8003948:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800394a:	2300      	movs	r3, #0
 800394c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003954:	2b01      	cmp	r3, #1
 8003956:	d101      	bne.n	800395c <HAL_DMA_Start_IT+0x20>
 8003958:	2302      	movs	r3, #2
 800395a:	e066      	b.n	8003a2a <HAL_DMA_Start_IT+0xee>
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	2201      	movs	r2, #1
 8003960:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800396a:	b2db      	uxtb	r3, r3
 800396c:	2b01      	cmp	r3, #1
 800396e:	d155      	bne.n	8003a1c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	2202      	movs	r2, #2
 8003974:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	2200      	movs	r2, #0
 800397c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	681a      	ldr	r2, [r3, #0]
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f022 0201 	bic.w	r2, r2, #1
 800398c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	687a      	ldr	r2, [r7, #4]
 8003992:	68b9      	ldr	r1, [r7, #8]
 8003994:	68f8      	ldr	r0, [r7, #12]
 8003996:	f000 f9bb 	bl	8003d10 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d008      	beq.n	80039b4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	681a      	ldr	r2, [r3, #0]
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f042 020e 	orr.w	r2, r2, #14
 80039b0:	601a      	str	r2, [r3, #0]
 80039b2:	e00f      	b.n	80039d4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	681a      	ldr	r2, [r3, #0]
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f022 0204 	bic.w	r2, r2, #4
 80039c2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	681a      	ldr	r2, [r3, #0]
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f042 020a 	orr.w	r2, r2, #10
 80039d2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d007      	beq.n	80039f2 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039e6:	681a      	ldr	r2, [r3, #0]
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039ec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80039f0:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d007      	beq.n	8003a0a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039fe:	681a      	ldr	r2, [r3, #0]
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a04:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003a08:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	681a      	ldr	r2, [r3, #0]
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f042 0201 	orr.w	r2, r2, #1
 8003a18:	601a      	str	r2, [r3, #0]
 8003a1a:	e005      	b.n	8003a28 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003a24:	2302      	movs	r3, #2
 8003a26:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003a28:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	3718      	adds	r7, #24
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bd80      	pop	{r7, pc}

08003a32 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003a32:	b480      	push	{r7}
 8003a34:	b085      	sub	sp, #20
 8003a36:	af00      	add	r7, sp, #0
 8003a38:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003a44:	b2db      	uxtb	r3, r3
 8003a46:	2b02      	cmp	r3, #2
 8003a48:	d005      	beq.n	8003a56 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2204      	movs	r2, #4
 8003a4e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003a50:	2301      	movs	r3, #1
 8003a52:	73fb      	strb	r3, [r7, #15]
 8003a54:	e037      	b.n	8003ac6 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	681a      	ldr	r2, [r3, #0]
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f022 020e 	bic.w	r2, r2, #14
 8003a64:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a6a:	681a      	ldr	r2, [r3, #0]
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a70:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003a74:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	681a      	ldr	r2, [r3, #0]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f022 0201 	bic.w	r2, r2, #1
 8003a84:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a8a:	f003 021f 	and.w	r2, r3, #31
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a92:	2101      	movs	r1, #1
 8003a94:	fa01 f202 	lsl.w	r2, r1, r2
 8003a98:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a9e:	687a      	ldr	r2, [r7, #4]
 8003aa0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003aa2:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d00c      	beq.n	8003ac6 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ab0:	681a      	ldr	r2, [r3, #0]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ab6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003aba:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ac0:	687a      	ldr	r2, [r7, #4]
 8003ac2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003ac4:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2201      	movs	r2, #1
 8003aca:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8003ad6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ad8:	4618      	mov	r0, r3
 8003ada:	3714      	adds	r7, #20
 8003adc:	46bd      	mov	sp, r7
 8003ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae2:	4770      	bx	lr

08003ae4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b084      	sub	sp, #16
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003aec:	2300      	movs	r3, #0
 8003aee:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003af6:	b2db      	uxtb	r3, r3
 8003af8:	2b02      	cmp	r3, #2
 8003afa:	d00d      	beq.n	8003b18 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2204      	movs	r2, #4
 8003b00:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	2201      	movs	r2, #1
 8003b06:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8003b12:	2301      	movs	r3, #1
 8003b14:	73fb      	strb	r3, [r7, #15]
 8003b16:	e047      	b.n	8003ba8 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	681a      	ldr	r2, [r3, #0]
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f022 020e 	bic.w	r2, r2, #14
 8003b26:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	681a      	ldr	r2, [r3, #0]
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f022 0201 	bic.w	r2, r2, #1
 8003b36:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b3c:	681a      	ldr	r2, [r3, #0]
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b42:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003b46:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b4c:	f003 021f 	and.w	r2, r3, #31
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b54:	2101      	movs	r1, #1
 8003b56:	fa01 f202 	lsl.w	r2, r1, r2
 8003b5a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b60:	687a      	ldr	r2, [r7, #4]
 8003b62:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003b64:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d00c      	beq.n	8003b88 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b72:	681a      	ldr	r2, [r3, #0]
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b78:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003b7c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b82:	687a      	ldr	r2, [r7, #4]
 8003b84:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003b86:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2201      	movs	r2, #1
 8003b8c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2200      	movs	r2, #0
 8003b94:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d003      	beq.n	8003ba8 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ba4:	6878      	ldr	r0, [r7, #4]
 8003ba6:	4798      	blx	r3
    }
  }
  return status;
 8003ba8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003baa:	4618      	mov	r0, r3
 8003bac:	3710      	adds	r7, #16
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	bd80      	pop	{r7, pc}

08003bb2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003bb2:	b580      	push	{r7, lr}
 8003bb4:	b084      	sub	sp, #16
 8003bb6:	af00      	add	r7, sp, #0
 8003bb8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bce:	f003 031f 	and.w	r3, r3, #31
 8003bd2:	2204      	movs	r2, #4
 8003bd4:	409a      	lsls	r2, r3
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	4013      	ands	r3, r2
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d026      	beq.n	8003c2c <HAL_DMA_IRQHandler+0x7a>
 8003bde:	68bb      	ldr	r3, [r7, #8]
 8003be0:	f003 0304 	and.w	r3, r3, #4
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d021      	beq.n	8003c2c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f003 0320 	and.w	r3, r3, #32
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d107      	bne.n	8003c06 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	681a      	ldr	r2, [r3, #0]
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f022 0204 	bic.w	r2, r2, #4
 8003c04:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c0a:	f003 021f 	and.w	r2, r3, #31
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c12:	2104      	movs	r1, #4
 8003c14:	fa01 f202 	lsl.w	r2, r1, r2
 8003c18:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d071      	beq.n	8003d06 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c26:	6878      	ldr	r0, [r7, #4]
 8003c28:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003c2a:	e06c      	b.n	8003d06 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c30:	f003 031f 	and.w	r3, r3, #31
 8003c34:	2202      	movs	r2, #2
 8003c36:	409a      	lsls	r2, r3
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	4013      	ands	r3, r2
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d02e      	beq.n	8003c9e <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8003c40:	68bb      	ldr	r3, [r7, #8]
 8003c42:	f003 0302 	and.w	r3, r3, #2
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d029      	beq.n	8003c9e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f003 0320 	and.w	r3, r3, #32
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d10b      	bne.n	8003c70 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	681a      	ldr	r2, [r3, #0]
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f022 020a 	bic.w	r2, r2, #10
 8003c66:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2201      	movs	r2, #1
 8003c6c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c74:	f003 021f 	and.w	r2, r3, #31
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c7c:	2102      	movs	r1, #2
 8003c7e:	fa01 f202 	lsl.w	r2, r1, r2
 8003c82:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2200      	movs	r2, #0
 8003c88:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d038      	beq.n	8003d06 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c98:	6878      	ldr	r0, [r7, #4]
 8003c9a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003c9c:	e033      	b.n	8003d06 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ca2:	f003 031f 	and.w	r3, r3, #31
 8003ca6:	2208      	movs	r2, #8
 8003ca8:	409a      	lsls	r2, r3
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	4013      	ands	r3, r2
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d02a      	beq.n	8003d08 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8003cb2:	68bb      	ldr	r3, [r7, #8]
 8003cb4:	f003 0308 	and.w	r3, r3, #8
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d025      	beq.n	8003d08 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	681a      	ldr	r2, [r3, #0]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f022 020e 	bic.w	r2, r2, #14
 8003cca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cd0:	f003 021f 	and.w	r2, r3, #31
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cd8:	2101      	movs	r1, #1
 8003cda:	fa01 f202 	lsl.w	r2, r1, r2
 8003cde:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2201      	movs	r2, #1
 8003ce4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	2201      	movs	r2, #1
 8003cea:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d004      	beq.n	8003d08 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d02:	6878      	ldr	r0, [r7, #4]
 8003d04:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003d06:	bf00      	nop
 8003d08:	bf00      	nop
}
 8003d0a:	3710      	adds	r7, #16
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bd80      	pop	{r7, pc}

08003d10 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b085      	sub	sp, #20
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	60f8      	str	r0, [r7, #12]
 8003d18:	60b9      	str	r1, [r7, #8]
 8003d1a:	607a      	str	r2, [r7, #4]
 8003d1c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d22:	68fa      	ldr	r2, [r7, #12]
 8003d24:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003d26:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d004      	beq.n	8003d3a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d34:	68fa      	ldr	r2, [r7, #12]
 8003d36:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003d38:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d3e:	f003 021f 	and.w	r2, r3, #31
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d46:	2101      	movs	r1, #1
 8003d48:	fa01 f202 	lsl.w	r2, r1, r2
 8003d4c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	683a      	ldr	r2, [r7, #0]
 8003d54:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	689b      	ldr	r3, [r3, #8]
 8003d5a:	2b10      	cmp	r3, #16
 8003d5c:	d108      	bne.n	8003d70 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	687a      	ldr	r2, [r7, #4]
 8003d64:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	68ba      	ldr	r2, [r7, #8]
 8003d6c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003d6e:	e007      	b.n	8003d80 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	68ba      	ldr	r2, [r7, #8]
 8003d76:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	687a      	ldr	r2, [r7, #4]
 8003d7e:	60da      	str	r2, [r3, #12]
}
 8003d80:	bf00      	nop
 8003d82:	3714      	adds	r7, #20
 8003d84:	46bd      	mov	sp, r7
 8003d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8a:	4770      	bx	lr

08003d8c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	b087      	sub	sp, #28
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	461a      	mov	r2, r3
 8003d9a:	4b16      	ldr	r3, [pc, #88]	@ (8003df4 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8003d9c:	429a      	cmp	r2, r3
 8003d9e:	d802      	bhi.n	8003da6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8003da0:	4b15      	ldr	r3, [pc, #84]	@ (8003df8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003da2:	617b      	str	r3, [r7, #20]
 8003da4:	e001      	b.n	8003daa <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8003da6:	4b15      	ldr	r3, [pc, #84]	@ (8003dfc <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003da8:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8003daa:	697b      	ldr	r3, [r7, #20]
 8003dac:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	b2db      	uxtb	r3, r3
 8003db4:	3b08      	subs	r3, #8
 8003db6:	4a12      	ldr	r2, [pc, #72]	@ (8003e00 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003db8:	fba2 2303 	umull	r2, r3, r2, r3
 8003dbc:	091b      	lsrs	r3, r3, #4
 8003dbe:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dc4:	089b      	lsrs	r3, r3, #2
 8003dc6:	009a      	lsls	r2, r3, #2
 8003dc8:	693b      	ldr	r3, [r7, #16]
 8003dca:	4413      	add	r3, r2
 8003dcc:	461a      	mov	r2, r3
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	4a0b      	ldr	r2, [pc, #44]	@ (8003e04 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003dd6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	f003 031f 	and.w	r3, r3, #31
 8003dde:	2201      	movs	r2, #1
 8003de0:	409a      	lsls	r2, r3
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003de6:	bf00      	nop
 8003de8:	371c      	adds	r7, #28
 8003dea:	46bd      	mov	sp, r7
 8003dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df0:	4770      	bx	lr
 8003df2:	bf00      	nop
 8003df4:	40020407 	.word	0x40020407
 8003df8:	40020800 	.word	0x40020800
 8003dfc:	40020820 	.word	0x40020820
 8003e00:	cccccccd 	.word	0xcccccccd
 8003e04:	40020880 	.word	0x40020880

08003e08 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	b085      	sub	sp, #20
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	b2db      	uxtb	r3, r3
 8003e16:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003e18:	68fa      	ldr	r2, [r7, #12]
 8003e1a:	4b0b      	ldr	r3, [pc, #44]	@ (8003e48 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003e1c:	4413      	add	r3, r2
 8003e1e:	009b      	lsls	r3, r3, #2
 8003e20:	461a      	mov	r2, r3
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	4a08      	ldr	r2, [pc, #32]	@ (8003e4c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003e2a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	3b01      	subs	r3, #1
 8003e30:	f003 031f 	and.w	r3, r3, #31
 8003e34:	2201      	movs	r2, #1
 8003e36:	409a      	lsls	r2, r3
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8003e3c:	bf00      	nop
 8003e3e:	3714      	adds	r7, #20
 8003e40:	46bd      	mov	sp, r7
 8003e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e46:	4770      	bx	lr
 8003e48:	1000823f 	.word	0x1000823f
 8003e4c:	40020940 	.word	0x40020940

08003e50 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b087      	sub	sp, #28
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
 8003e58:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003e5e:	e15a      	b.n	8004116 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	681a      	ldr	r2, [r3, #0]
 8003e64:	2101      	movs	r1, #1
 8003e66:	697b      	ldr	r3, [r7, #20]
 8003e68:	fa01 f303 	lsl.w	r3, r1, r3
 8003e6c:	4013      	ands	r3, r2
 8003e6e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	f000 814c 	beq.w	8004110 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	f003 0303 	and.w	r3, r3, #3
 8003e80:	2b01      	cmp	r3, #1
 8003e82:	d005      	beq.n	8003e90 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	685b      	ldr	r3, [r3, #4]
 8003e88:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003e8c:	2b02      	cmp	r3, #2
 8003e8e:	d130      	bne.n	8003ef2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	689b      	ldr	r3, [r3, #8]
 8003e94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	005b      	lsls	r3, r3, #1
 8003e9a:	2203      	movs	r2, #3
 8003e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea0:	43db      	mvns	r3, r3
 8003ea2:	693a      	ldr	r2, [r7, #16]
 8003ea4:	4013      	ands	r3, r2
 8003ea6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	68da      	ldr	r2, [r3, #12]
 8003eac:	697b      	ldr	r3, [r7, #20]
 8003eae:	005b      	lsls	r3, r3, #1
 8003eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb4:	693a      	ldr	r2, [r7, #16]
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	693a      	ldr	r2, [r7, #16]
 8003ebe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003ec6:	2201      	movs	r2, #1
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	fa02 f303 	lsl.w	r3, r2, r3
 8003ece:	43db      	mvns	r3, r3
 8003ed0:	693a      	ldr	r2, [r7, #16]
 8003ed2:	4013      	ands	r3, r2
 8003ed4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	685b      	ldr	r3, [r3, #4]
 8003eda:	091b      	lsrs	r3, r3, #4
 8003edc:	f003 0201 	and.w	r2, r3, #1
 8003ee0:	697b      	ldr	r3, [r7, #20]
 8003ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee6:	693a      	ldr	r2, [r7, #16]
 8003ee8:	4313      	orrs	r3, r2
 8003eea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	693a      	ldr	r2, [r7, #16]
 8003ef0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	f003 0303 	and.w	r3, r3, #3
 8003efa:	2b03      	cmp	r3, #3
 8003efc:	d017      	beq.n	8003f2e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	68db      	ldr	r3, [r3, #12]
 8003f02:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003f04:	697b      	ldr	r3, [r7, #20]
 8003f06:	005b      	lsls	r3, r3, #1
 8003f08:	2203      	movs	r2, #3
 8003f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f0e:	43db      	mvns	r3, r3
 8003f10:	693a      	ldr	r2, [r7, #16]
 8003f12:	4013      	ands	r3, r2
 8003f14:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	689a      	ldr	r2, [r3, #8]
 8003f1a:	697b      	ldr	r3, [r7, #20]
 8003f1c:	005b      	lsls	r3, r3, #1
 8003f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f22:	693a      	ldr	r2, [r7, #16]
 8003f24:	4313      	orrs	r3, r2
 8003f26:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	693a      	ldr	r2, [r7, #16]
 8003f2c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	f003 0303 	and.w	r3, r3, #3
 8003f36:	2b02      	cmp	r3, #2
 8003f38:	d123      	bne.n	8003f82 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003f3a:	697b      	ldr	r3, [r7, #20]
 8003f3c:	08da      	lsrs	r2, r3, #3
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	3208      	adds	r2, #8
 8003f42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f46:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003f48:	697b      	ldr	r3, [r7, #20]
 8003f4a:	f003 0307 	and.w	r3, r3, #7
 8003f4e:	009b      	lsls	r3, r3, #2
 8003f50:	220f      	movs	r2, #15
 8003f52:	fa02 f303 	lsl.w	r3, r2, r3
 8003f56:	43db      	mvns	r3, r3
 8003f58:	693a      	ldr	r2, [r7, #16]
 8003f5a:	4013      	ands	r3, r2
 8003f5c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	691a      	ldr	r2, [r3, #16]
 8003f62:	697b      	ldr	r3, [r7, #20]
 8003f64:	f003 0307 	and.w	r3, r3, #7
 8003f68:	009b      	lsls	r3, r3, #2
 8003f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f6e:	693a      	ldr	r2, [r7, #16]
 8003f70:	4313      	orrs	r3, r2
 8003f72:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003f74:	697b      	ldr	r3, [r7, #20]
 8003f76:	08da      	lsrs	r2, r3, #3
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	3208      	adds	r2, #8
 8003f7c:	6939      	ldr	r1, [r7, #16]
 8003f7e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003f88:	697b      	ldr	r3, [r7, #20]
 8003f8a:	005b      	lsls	r3, r3, #1
 8003f8c:	2203      	movs	r2, #3
 8003f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f92:	43db      	mvns	r3, r3
 8003f94:	693a      	ldr	r2, [r7, #16]
 8003f96:	4013      	ands	r3, r2
 8003f98:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	685b      	ldr	r3, [r3, #4]
 8003f9e:	f003 0203 	and.w	r2, r3, #3
 8003fa2:	697b      	ldr	r3, [r7, #20]
 8003fa4:	005b      	lsls	r3, r3, #1
 8003fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8003faa:	693a      	ldr	r2, [r7, #16]
 8003fac:	4313      	orrs	r3, r2
 8003fae:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	693a      	ldr	r2, [r7, #16]
 8003fb4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	f000 80a6 	beq.w	8004110 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003fc4:	4b5b      	ldr	r3, [pc, #364]	@ (8004134 <HAL_GPIO_Init+0x2e4>)
 8003fc6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fc8:	4a5a      	ldr	r2, [pc, #360]	@ (8004134 <HAL_GPIO_Init+0x2e4>)
 8003fca:	f043 0301 	orr.w	r3, r3, #1
 8003fce:	6613      	str	r3, [r2, #96]	@ 0x60
 8003fd0:	4b58      	ldr	r3, [pc, #352]	@ (8004134 <HAL_GPIO_Init+0x2e4>)
 8003fd2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fd4:	f003 0301 	and.w	r3, r3, #1
 8003fd8:	60bb      	str	r3, [r7, #8]
 8003fda:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003fdc:	4a56      	ldr	r2, [pc, #344]	@ (8004138 <HAL_GPIO_Init+0x2e8>)
 8003fde:	697b      	ldr	r3, [r7, #20]
 8003fe0:	089b      	lsrs	r3, r3, #2
 8003fe2:	3302      	adds	r3, #2
 8003fe4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fe8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	f003 0303 	and.w	r3, r3, #3
 8003ff0:	009b      	lsls	r3, r3, #2
 8003ff2:	220f      	movs	r2, #15
 8003ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ff8:	43db      	mvns	r3, r3
 8003ffa:	693a      	ldr	r2, [r7, #16]
 8003ffc:	4013      	ands	r3, r2
 8003ffe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004006:	d01f      	beq.n	8004048 <HAL_GPIO_Init+0x1f8>
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	4a4c      	ldr	r2, [pc, #304]	@ (800413c <HAL_GPIO_Init+0x2ec>)
 800400c:	4293      	cmp	r3, r2
 800400e:	d019      	beq.n	8004044 <HAL_GPIO_Init+0x1f4>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	4a4b      	ldr	r2, [pc, #300]	@ (8004140 <HAL_GPIO_Init+0x2f0>)
 8004014:	4293      	cmp	r3, r2
 8004016:	d013      	beq.n	8004040 <HAL_GPIO_Init+0x1f0>
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	4a4a      	ldr	r2, [pc, #296]	@ (8004144 <HAL_GPIO_Init+0x2f4>)
 800401c:	4293      	cmp	r3, r2
 800401e:	d00d      	beq.n	800403c <HAL_GPIO_Init+0x1ec>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	4a49      	ldr	r2, [pc, #292]	@ (8004148 <HAL_GPIO_Init+0x2f8>)
 8004024:	4293      	cmp	r3, r2
 8004026:	d007      	beq.n	8004038 <HAL_GPIO_Init+0x1e8>
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	4a48      	ldr	r2, [pc, #288]	@ (800414c <HAL_GPIO_Init+0x2fc>)
 800402c:	4293      	cmp	r3, r2
 800402e:	d101      	bne.n	8004034 <HAL_GPIO_Init+0x1e4>
 8004030:	2305      	movs	r3, #5
 8004032:	e00a      	b.n	800404a <HAL_GPIO_Init+0x1fa>
 8004034:	2306      	movs	r3, #6
 8004036:	e008      	b.n	800404a <HAL_GPIO_Init+0x1fa>
 8004038:	2304      	movs	r3, #4
 800403a:	e006      	b.n	800404a <HAL_GPIO_Init+0x1fa>
 800403c:	2303      	movs	r3, #3
 800403e:	e004      	b.n	800404a <HAL_GPIO_Init+0x1fa>
 8004040:	2302      	movs	r3, #2
 8004042:	e002      	b.n	800404a <HAL_GPIO_Init+0x1fa>
 8004044:	2301      	movs	r3, #1
 8004046:	e000      	b.n	800404a <HAL_GPIO_Init+0x1fa>
 8004048:	2300      	movs	r3, #0
 800404a:	697a      	ldr	r2, [r7, #20]
 800404c:	f002 0203 	and.w	r2, r2, #3
 8004050:	0092      	lsls	r2, r2, #2
 8004052:	4093      	lsls	r3, r2
 8004054:	693a      	ldr	r2, [r7, #16]
 8004056:	4313      	orrs	r3, r2
 8004058:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800405a:	4937      	ldr	r1, [pc, #220]	@ (8004138 <HAL_GPIO_Init+0x2e8>)
 800405c:	697b      	ldr	r3, [r7, #20]
 800405e:	089b      	lsrs	r3, r3, #2
 8004060:	3302      	adds	r3, #2
 8004062:	693a      	ldr	r2, [r7, #16]
 8004064:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004068:	4b39      	ldr	r3, [pc, #228]	@ (8004150 <HAL_GPIO_Init+0x300>)
 800406a:	689b      	ldr	r3, [r3, #8]
 800406c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	43db      	mvns	r3, r3
 8004072:	693a      	ldr	r2, [r7, #16]
 8004074:	4013      	ands	r3, r2
 8004076:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004080:	2b00      	cmp	r3, #0
 8004082:	d003      	beq.n	800408c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004084:	693a      	ldr	r2, [r7, #16]
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	4313      	orrs	r3, r2
 800408a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800408c:	4a30      	ldr	r2, [pc, #192]	@ (8004150 <HAL_GPIO_Init+0x300>)
 800408e:	693b      	ldr	r3, [r7, #16]
 8004090:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004092:	4b2f      	ldr	r3, [pc, #188]	@ (8004150 <HAL_GPIO_Init+0x300>)
 8004094:	68db      	ldr	r3, [r3, #12]
 8004096:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	43db      	mvns	r3, r3
 800409c:	693a      	ldr	r2, [r7, #16]
 800409e:	4013      	ands	r3, r2
 80040a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d003      	beq.n	80040b6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80040ae:	693a      	ldr	r2, [r7, #16]
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	4313      	orrs	r3, r2
 80040b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80040b6:	4a26      	ldr	r2, [pc, #152]	@ (8004150 <HAL_GPIO_Init+0x300>)
 80040b8:	693b      	ldr	r3, [r7, #16]
 80040ba:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80040bc:	4b24      	ldr	r3, [pc, #144]	@ (8004150 <HAL_GPIO_Init+0x300>)
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	43db      	mvns	r3, r3
 80040c6:	693a      	ldr	r2, [r7, #16]
 80040c8:	4013      	ands	r3, r2
 80040ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d003      	beq.n	80040e0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80040d8:	693a      	ldr	r2, [r7, #16]
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	4313      	orrs	r3, r2
 80040de:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80040e0:	4a1b      	ldr	r2, [pc, #108]	@ (8004150 <HAL_GPIO_Init+0x300>)
 80040e2:	693b      	ldr	r3, [r7, #16]
 80040e4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80040e6:	4b1a      	ldr	r3, [pc, #104]	@ (8004150 <HAL_GPIO_Init+0x300>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	43db      	mvns	r3, r3
 80040f0:	693a      	ldr	r2, [r7, #16]
 80040f2:	4013      	ands	r3, r2
 80040f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d003      	beq.n	800410a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004102:	693a      	ldr	r2, [r7, #16]
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	4313      	orrs	r3, r2
 8004108:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800410a:	4a11      	ldr	r2, [pc, #68]	@ (8004150 <HAL_GPIO_Init+0x300>)
 800410c:	693b      	ldr	r3, [r7, #16]
 800410e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004110:	697b      	ldr	r3, [r7, #20]
 8004112:	3301      	adds	r3, #1
 8004114:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	681a      	ldr	r2, [r3, #0]
 800411a:	697b      	ldr	r3, [r7, #20]
 800411c:	fa22 f303 	lsr.w	r3, r2, r3
 8004120:	2b00      	cmp	r3, #0
 8004122:	f47f ae9d 	bne.w	8003e60 <HAL_GPIO_Init+0x10>
  }
}
 8004126:	bf00      	nop
 8004128:	bf00      	nop
 800412a:	371c      	adds	r7, #28
 800412c:	46bd      	mov	sp, r7
 800412e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004132:	4770      	bx	lr
 8004134:	40021000 	.word	0x40021000
 8004138:	40010000 	.word	0x40010000
 800413c:	48000400 	.word	0x48000400
 8004140:	48000800 	.word	0x48000800
 8004144:	48000c00 	.word	0x48000c00
 8004148:	48001000 	.word	0x48001000
 800414c:	48001400 	.word	0x48001400
 8004150:	40010400 	.word	0x40010400

08004154 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004154:	b480      	push	{r7}
 8004156:	b083      	sub	sp, #12
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
 800415c:	460b      	mov	r3, r1
 800415e:	807b      	strh	r3, [r7, #2]
 8004160:	4613      	mov	r3, r2
 8004162:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004164:	787b      	ldrb	r3, [r7, #1]
 8004166:	2b00      	cmp	r3, #0
 8004168:	d003      	beq.n	8004172 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800416a:	887a      	ldrh	r2, [r7, #2]
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004170:	e002      	b.n	8004178 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004172:	887a      	ldrh	r2, [r7, #2]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004178:	bf00      	nop
 800417a:	370c      	adds	r7, #12
 800417c:	46bd      	mov	sp, r7
 800417e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004182:	4770      	bx	lr

08004184 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004184:	b480      	push	{r7}
 8004186:	b085      	sub	sp, #20
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d141      	bne.n	8004216 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004192:	4b4b      	ldr	r3, [pc, #300]	@ (80042c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800419a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800419e:	d131      	bne.n	8004204 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80041a0:	4b47      	ldr	r3, [pc, #284]	@ (80042c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80041a6:	4a46      	ldr	r2, [pc, #280]	@ (80042c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80041ac:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80041b0:	4b43      	ldr	r3, [pc, #268]	@ (80042c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80041b8:	4a41      	ldr	r2, [pc, #260]	@ (80042c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041ba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80041be:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80041c0:	4b40      	ldr	r3, [pc, #256]	@ (80042c4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	2232      	movs	r2, #50	@ 0x32
 80041c6:	fb02 f303 	mul.w	r3, r2, r3
 80041ca:	4a3f      	ldr	r2, [pc, #252]	@ (80042c8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80041cc:	fba2 2303 	umull	r2, r3, r2, r3
 80041d0:	0c9b      	lsrs	r3, r3, #18
 80041d2:	3301      	adds	r3, #1
 80041d4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80041d6:	e002      	b.n	80041de <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	3b01      	subs	r3, #1
 80041dc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80041de:	4b38      	ldr	r3, [pc, #224]	@ (80042c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041e0:	695b      	ldr	r3, [r3, #20]
 80041e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041ea:	d102      	bne.n	80041f2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d1f2      	bne.n	80041d8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80041f2:	4b33      	ldr	r3, [pc, #204]	@ (80042c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80041f4:	695b      	ldr	r3, [r3, #20]
 80041f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041fe:	d158      	bne.n	80042b2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004200:	2303      	movs	r3, #3
 8004202:	e057      	b.n	80042b4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004204:	4b2e      	ldr	r3, [pc, #184]	@ (80042c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004206:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800420a:	4a2d      	ldr	r2, [pc, #180]	@ (80042c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800420c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004210:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004214:	e04d      	b.n	80042b2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800421c:	d141      	bne.n	80042a2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800421e:	4b28      	ldr	r3, [pc, #160]	@ (80042c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004226:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800422a:	d131      	bne.n	8004290 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800422c:	4b24      	ldr	r3, [pc, #144]	@ (80042c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800422e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004232:	4a23      	ldr	r2, [pc, #140]	@ (80042c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004234:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004238:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800423c:	4b20      	ldr	r3, [pc, #128]	@ (80042c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004244:	4a1e      	ldr	r2, [pc, #120]	@ (80042c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004246:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800424a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800424c:	4b1d      	ldr	r3, [pc, #116]	@ (80042c4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	2232      	movs	r2, #50	@ 0x32
 8004252:	fb02 f303 	mul.w	r3, r2, r3
 8004256:	4a1c      	ldr	r2, [pc, #112]	@ (80042c8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004258:	fba2 2303 	umull	r2, r3, r2, r3
 800425c:	0c9b      	lsrs	r3, r3, #18
 800425e:	3301      	adds	r3, #1
 8004260:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004262:	e002      	b.n	800426a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	3b01      	subs	r3, #1
 8004268:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800426a:	4b15      	ldr	r3, [pc, #84]	@ (80042c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800426c:	695b      	ldr	r3, [r3, #20]
 800426e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004272:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004276:	d102      	bne.n	800427e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d1f2      	bne.n	8004264 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800427e:	4b10      	ldr	r3, [pc, #64]	@ (80042c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004280:	695b      	ldr	r3, [r3, #20]
 8004282:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004286:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800428a:	d112      	bne.n	80042b2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800428c:	2303      	movs	r3, #3
 800428e:	e011      	b.n	80042b4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004290:	4b0b      	ldr	r3, [pc, #44]	@ (80042c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004292:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004296:	4a0a      	ldr	r2, [pc, #40]	@ (80042c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004298:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800429c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80042a0:	e007      	b.n	80042b2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80042a2:	4b07      	ldr	r3, [pc, #28]	@ (80042c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80042aa:	4a05      	ldr	r2, [pc, #20]	@ (80042c0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042ac:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80042b0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80042b2:	2300      	movs	r3, #0
}
 80042b4:	4618      	mov	r0, r3
 80042b6:	3714      	adds	r7, #20
 80042b8:	46bd      	mov	sp, r7
 80042ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042be:	4770      	bx	lr
 80042c0:	40007000 	.word	0x40007000
 80042c4:	20000f44 	.word	0x20000f44
 80042c8:	431bde83 	.word	0x431bde83

080042cc <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80042cc:	b480      	push	{r7}
 80042ce:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80042d0:	4b05      	ldr	r3, [pc, #20]	@ (80042e8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80042d2:	689b      	ldr	r3, [r3, #8]
 80042d4:	4a04      	ldr	r2, [pc, #16]	@ (80042e8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80042d6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80042da:	6093      	str	r3, [r2, #8]
}
 80042dc:	bf00      	nop
 80042de:	46bd      	mov	sp, r7
 80042e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e4:	4770      	bx	lr
 80042e6:	bf00      	nop
 80042e8:	40007000 	.word	0x40007000

080042ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b088      	sub	sp, #32
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d101      	bne.n	80042fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80042fa:	2301      	movs	r3, #1
 80042fc:	e2fe      	b.n	80048fc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f003 0301 	and.w	r3, r3, #1
 8004306:	2b00      	cmp	r3, #0
 8004308:	d075      	beq.n	80043f6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800430a:	4b97      	ldr	r3, [pc, #604]	@ (8004568 <HAL_RCC_OscConfig+0x27c>)
 800430c:	689b      	ldr	r3, [r3, #8]
 800430e:	f003 030c 	and.w	r3, r3, #12
 8004312:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004314:	4b94      	ldr	r3, [pc, #592]	@ (8004568 <HAL_RCC_OscConfig+0x27c>)
 8004316:	68db      	ldr	r3, [r3, #12]
 8004318:	f003 0303 	and.w	r3, r3, #3
 800431c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800431e:	69bb      	ldr	r3, [r7, #24]
 8004320:	2b0c      	cmp	r3, #12
 8004322:	d102      	bne.n	800432a <HAL_RCC_OscConfig+0x3e>
 8004324:	697b      	ldr	r3, [r7, #20]
 8004326:	2b03      	cmp	r3, #3
 8004328:	d002      	beq.n	8004330 <HAL_RCC_OscConfig+0x44>
 800432a:	69bb      	ldr	r3, [r7, #24]
 800432c:	2b08      	cmp	r3, #8
 800432e:	d10b      	bne.n	8004348 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004330:	4b8d      	ldr	r3, [pc, #564]	@ (8004568 <HAL_RCC_OscConfig+0x27c>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004338:	2b00      	cmp	r3, #0
 800433a:	d05b      	beq.n	80043f4 <HAL_RCC_OscConfig+0x108>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d157      	bne.n	80043f4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004344:	2301      	movs	r3, #1
 8004346:	e2d9      	b.n	80048fc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004350:	d106      	bne.n	8004360 <HAL_RCC_OscConfig+0x74>
 8004352:	4b85      	ldr	r3, [pc, #532]	@ (8004568 <HAL_RCC_OscConfig+0x27c>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4a84      	ldr	r2, [pc, #528]	@ (8004568 <HAL_RCC_OscConfig+0x27c>)
 8004358:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800435c:	6013      	str	r3, [r2, #0]
 800435e:	e01d      	b.n	800439c <HAL_RCC_OscConfig+0xb0>
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	685b      	ldr	r3, [r3, #4]
 8004364:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004368:	d10c      	bne.n	8004384 <HAL_RCC_OscConfig+0x98>
 800436a:	4b7f      	ldr	r3, [pc, #508]	@ (8004568 <HAL_RCC_OscConfig+0x27c>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4a7e      	ldr	r2, [pc, #504]	@ (8004568 <HAL_RCC_OscConfig+0x27c>)
 8004370:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004374:	6013      	str	r3, [r2, #0]
 8004376:	4b7c      	ldr	r3, [pc, #496]	@ (8004568 <HAL_RCC_OscConfig+0x27c>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	4a7b      	ldr	r2, [pc, #492]	@ (8004568 <HAL_RCC_OscConfig+0x27c>)
 800437c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004380:	6013      	str	r3, [r2, #0]
 8004382:	e00b      	b.n	800439c <HAL_RCC_OscConfig+0xb0>
 8004384:	4b78      	ldr	r3, [pc, #480]	@ (8004568 <HAL_RCC_OscConfig+0x27c>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a77      	ldr	r2, [pc, #476]	@ (8004568 <HAL_RCC_OscConfig+0x27c>)
 800438a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800438e:	6013      	str	r3, [r2, #0]
 8004390:	4b75      	ldr	r3, [pc, #468]	@ (8004568 <HAL_RCC_OscConfig+0x27c>)
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	4a74      	ldr	r2, [pc, #464]	@ (8004568 <HAL_RCC_OscConfig+0x27c>)
 8004396:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800439a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d013      	beq.n	80043cc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043a4:	f7fe f8f2 	bl	800258c <HAL_GetTick>
 80043a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80043aa:	e008      	b.n	80043be <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043ac:	f7fe f8ee 	bl	800258c <HAL_GetTick>
 80043b0:	4602      	mov	r2, r0
 80043b2:	693b      	ldr	r3, [r7, #16]
 80043b4:	1ad3      	subs	r3, r2, r3
 80043b6:	2b64      	cmp	r3, #100	@ 0x64
 80043b8:	d901      	bls.n	80043be <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80043ba:	2303      	movs	r3, #3
 80043bc:	e29e      	b.n	80048fc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80043be:	4b6a      	ldr	r3, [pc, #424]	@ (8004568 <HAL_RCC_OscConfig+0x27c>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d0f0      	beq.n	80043ac <HAL_RCC_OscConfig+0xc0>
 80043ca:	e014      	b.n	80043f6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043cc:	f7fe f8de 	bl	800258c <HAL_GetTick>
 80043d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80043d2:	e008      	b.n	80043e6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043d4:	f7fe f8da 	bl	800258c <HAL_GetTick>
 80043d8:	4602      	mov	r2, r0
 80043da:	693b      	ldr	r3, [r7, #16]
 80043dc:	1ad3      	subs	r3, r2, r3
 80043de:	2b64      	cmp	r3, #100	@ 0x64
 80043e0:	d901      	bls.n	80043e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80043e2:	2303      	movs	r3, #3
 80043e4:	e28a      	b.n	80048fc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80043e6:	4b60      	ldr	r3, [pc, #384]	@ (8004568 <HAL_RCC_OscConfig+0x27c>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d1f0      	bne.n	80043d4 <HAL_RCC_OscConfig+0xe8>
 80043f2:	e000      	b.n	80043f6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f003 0302 	and.w	r3, r3, #2
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d075      	beq.n	80044ee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004402:	4b59      	ldr	r3, [pc, #356]	@ (8004568 <HAL_RCC_OscConfig+0x27c>)
 8004404:	689b      	ldr	r3, [r3, #8]
 8004406:	f003 030c 	and.w	r3, r3, #12
 800440a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800440c:	4b56      	ldr	r3, [pc, #344]	@ (8004568 <HAL_RCC_OscConfig+0x27c>)
 800440e:	68db      	ldr	r3, [r3, #12]
 8004410:	f003 0303 	and.w	r3, r3, #3
 8004414:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004416:	69bb      	ldr	r3, [r7, #24]
 8004418:	2b0c      	cmp	r3, #12
 800441a:	d102      	bne.n	8004422 <HAL_RCC_OscConfig+0x136>
 800441c:	697b      	ldr	r3, [r7, #20]
 800441e:	2b02      	cmp	r3, #2
 8004420:	d002      	beq.n	8004428 <HAL_RCC_OscConfig+0x13c>
 8004422:	69bb      	ldr	r3, [r7, #24]
 8004424:	2b04      	cmp	r3, #4
 8004426:	d11f      	bne.n	8004468 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004428:	4b4f      	ldr	r3, [pc, #316]	@ (8004568 <HAL_RCC_OscConfig+0x27c>)
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004430:	2b00      	cmp	r3, #0
 8004432:	d005      	beq.n	8004440 <HAL_RCC_OscConfig+0x154>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	68db      	ldr	r3, [r3, #12]
 8004438:	2b00      	cmp	r3, #0
 800443a:	d101      	bne.n	8004440 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800443c:	2301      	movs	r3, #1
 800443e:	e25d      	b.n	80048fc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004440:	4b49      	ldr	r3, [pc, #292]	@ (8004568 <HAL_RCC_OscConfig+0x27c>)
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	691b      	ldr	r3, [r3, #16]
 800444c:	061b      	lsls	r3, r3, #24
 800444e:	4946      	ldr	r1, [pc, #280]	@ (8004568 <HAL_RCC_OscConfig+0x27c>)
 8004450:	4313      	orrs	r3, r2
 8004452:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004454:	4b45      	ldr	r3, [pc, #276]	@ (800456c <HAL_RCC_OscConfig+0x280>)
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	4618      	mov	r0, r3
 800445a:	f7fe f84b 	bl	80024f4 <HAL_InitTick>
 800445e:	4603      	mov	r3, r0
 8004460:	2b00      	cmp	r3, #0
 8004462:	d043      	beq.n	80044ec <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004464:	2301      	movs	r3, #1
 8004466:	e249      	b.n	80048fc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	68db      	ldr	r3, [r3, #12]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d023      	beq.n	80044b8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004470:	4b3d      	ldr	r3, [pc, #244]	@ (8004568 <HAL_RCC_OscConfig+0x27c>)
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4a3c      	ldr	r2, [pc, #240]	@ (8004568 <HAL_RCC_OscConfig+0x27c>)
 8004476:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800447a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800447c:	f7fe f886 	bl	800258c <HAL_GetTick>
 8004480:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004482:	e008      	b.n	8004496 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004484:	f7fe f882 	bl	800258c <HAL_GetTick>
 8004488:	4602      	mov	r2, r0
 800448a:	693b      	ldr	r3, [r7, #16]
 800448c:	1ad3      	subs	r3, r2, r3
 800448e:	2b02      	cmp	r3, #2
 8004490:	d901      	bls.n	8004496 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004492:	2303      	movs	r3, #3
 8004494:	e232      	b.n	80048fc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004496:	4b34      	ldr	r3, [pc, #208]	@ (8004568 <HAL_RCC_OscConfig+0x27c>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d0f0      	beq.n	8004484 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044a2:	4b31      	ldr	r3, [pc, #196]	@ (8004568 <HAL_RCC_OscConfig+0x27c>)
 80044a4:	685b      	ldr	r3, [r3, #4]
 80044a6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	691b      	ldr	r3, [r3, #16]
 80044ae:	061b      	lsls	r3, r3, #24
 80044b0:	492d      	ldr	r1, [pc, #180]	@ (8004568 <HAL_RCC_OscConfig+0x27c>)
 80044b2:	4313      	orrs	r3, r2
 80044b4:	604b      	str	r3, [r1, #4]
 80044b6:	e01a      	b.n	80044ee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80044b8:	4b2b      	ldr	r3, [pc, #172]	@ (8004568 <HAL_RCC_OscConfig+0x27c>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a2a      	ldr	r2, [pc, #168]	@ (8004568 <HAL_RCC_OscConfig+0x27c>)
 80044be:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80044c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044c4:	f7fe f862 	bl	800258c <HAL_GetTick>
 80044c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80044ca:	e008      	b.n	80044de <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044cc:	f7fe f85e 	bl	800258c <HAL_GetTick>
 80044d0:	4602      	mov	r2, r0
 80044d2:	693b      	ldr	r3, [r7, #16]
 80044d4:	1ad3      	subs	r3, r2, r3
 80044d6:	2b02      	cmp	r3, #2
 80044d8:	d901      	bls.n	80044de <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80044da:	2303      	movs	r3, #3
 80044dc:	e20e      	b.n	80048fc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80044de:	4b22      	ldr	r3, [pc, #136]	@ (8004568 <HAL_RCC_OscConfig+0x27c>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d1f0      	bne.n	80044cc <HAL_RCC_OscConfig+0x1e0>
 80044ea:	e000      	b.n	80044ee <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80044ec:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f003 0308 	and.w	r3, r3, #8
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d041      	beq.n	800457e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	695b      	ldr	r3, [r3, #20]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d01c      	beq.n	800453c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004502:	4b19      	ldr	r3, [pc, #100]	@ (8004568 <HAL_RCC_OscConfig+0x27c>)
 8004504:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004508:	4a17      	ldr	r2, [pc, #92]	@ (8004568 <HAL_RCC_OscConfig+0x27c>)
 800450a:	f043 0301 	orr.w	r3, r3, #1
 800450e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004512:	f7fe f83b 	bl	800258c <HAL_GetTick>
 8004516:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004518:	e008      	b.n	800452c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800451a:	f7fe f837 	bl	800258c <HAL_GetTick>
 800451e:	4602      	mov	r2, r0
 8004520:	693b      	ldr	r3, [r7, #16]
 8004522:	1ad3      	subs	r3, r2, r3
 8004524:	2b02      	cmp	r3, #2
 8004526:	d901      	bls.n	800452c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004528:	2303      	movs	r3, #3
 800452a:	e1e7      	b.n	80048fc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800452c:	4b0e      	ldr	r3, [pc, #56]	@ (8004568 <HAL_RCC_OscConfig+0x27c>)
 800452e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004532:	f003 0302 	and.w	r3, r3, #2
 8004536:	2b00      	cmp	r3, #0
 8004538:	d0ef      	beq.n	800451a <HAL_RCC_OscConfig+0x22e>
 800453a:	e020      	b.n	800457e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800453c:	4b0a      	ldr	r3, [pc, #40]	@ (8004568 <HAL_RCC_OscConfig+0x27c>)
 800453e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004542:	4a09      	ldr	r2, [pc, #36]	@ (8004568 <HAL_RCC_OscConfig+0x27c>)
 8004544:	f023 0301 	bic.w	r3, r3, #1
 8004548:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800454c:	f7fe f81e 	bl	800258c <HAL_GetTick>
 8004550:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004552:	e00d      	b.n	8004570 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004554:	f7fe f81a 	bl	800258c <HAL_GetTick>
 8004558:	4602      	mov	r2, r0
 800455a:	693b      	ldr	r3, [r7, #16]
 800455c:	1ad3      	subs	r3, r2, r3
 800455e:	2b02      	cmp	r3, #2
 8004560:	d906      	bls.n	8004570 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004562:	2303      	movs	r3, #3
 8004564:	e1ca      	b.n	80048fc <HAL_RCC_OscConfig+0x610>
 8004566:	bf00      	nop
 8004568:	40021000 	.word	0x40021000
 800456c:	20000f48 	.word	0x20000f48
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004570:	4b8c      	ldr	r3, [pc, #560]	@ (80047a4 <HAL_RCC_OscConfig+0x4b8>)
 8004572:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004576:	f003 0302 	and.w	r3, r3, #2
 800457a:	2b00      	cmp	r3, #0
 800457c:	d1ea      	bne.n	8004554 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f003 0304 	and.w	r3, r3, #4
 8004586:	2b00      	cmp	r3, #0
 8004588:	f000 80a6 	beq.w	80046d8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800458c:	2300      	movs	r3, #0
 800458e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004590:	4b84      	ldr	r3, [pc, #528]	@ (80047a4 <HAL_RCC_OscConfig+0x4b8>)
 8004592:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004594:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004598:	2b00      	cmp	r3, #0
 800459a:	d101      	bne.n	80045a0 <HAL_RCC_OscConfig+0x2b4>
 800459c:	2301      	movs	r3, #1
 800459e:	e000      	b.n	80045a2 <HAL_RCC_OscConfig+0x2b6>
 80045a0:	2300      	movs	r3, #0
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d00d      	beq.n	80045c2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045a6:	4b7f      	ldr	r3, [pc, #508]	@ (80047a4 <HAL_RCC_OscConfig+0x4b8>)
 80045a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045aa:	4a7e      	ldr	r2, [pc, #504]	@ (80047a4 <HAL_RCC_OscConfig+0x4b8>)
 80045ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80045b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80045b2:	4b7c      	ldr	r3, [pc, #496]	@ (80047a4 <HAL_RCC_OscConfig+0x4b8>)
 80045b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045ba:	60fb      	str	r3, [r7, #12]
 80045bc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80045be:	2301      	movs	r3, #1
 80045c0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80045c2:	4b79      	ldr	r3, [pc, #484]	@ (80047a8 <HAL_RCC_OscConfig+0x4bc>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d118      	bne.n	8004600 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80045ce:	4b76      	ldr	r3, [pc, #472]	@ (80047a8 <HAL_RCC_OscConfig+0x4bc>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	4a75      	ldr	r2, [pc, #468]	@ (80047a8 <HAL_RCC_OscConfig+0x4bc>)
 80045d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80045da:	f7fd ffd7 	bl	800258c <HAL_GetTick>
 80045de:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80045e0:	e008      	b.n	80045f4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045e2:	f7fd ffd3 	bl	800258c <HAL_GetTick>
 80045e6:	4602      	mov	r2, r0
 80045e8:	693b      	ldr	r3, [r7, #16]
 80045ea:	1ad3      	subs	r3, r2, r3
 80045ec:	2b02      	cmp	r3, #2
 80045ee:	d901      	bls.n	80045f4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80045f0:	2303      	movs	r3, #3
 80045f2:	e183      	b.n	80048fc <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80045f4:	4b6c      	ldr	r3, [pc, #432]	@ (80047a8 <HAL_RCC_OscConfig+0x4bc>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d0f0      	beq.n	80045e2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	689b      	ldr	r3, [r3, #8]
 8004604:	2b01      	cmp	r3, #1
 8004606:	d108      	bne.n	800461a <HAL_RCC_OscConfig+0x32e>
 8004608:	4b66      	ldr	r3, [pc, #408]	@ (80047a4 <HAL_RCC_OscConfig+0x4b8>)
 800460a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800460e:	4a65      	ldr	r2, [pc, #404]	@ (80047a4 <HAL_RCC_OscConfig+0x4b8>)
 8004610:	f043 0301 	orr.w	r3, r3, #1
 8004614:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004618:	e024      	b.n	8004664 <HAL_RCC_OscConfig+0x378>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	689b      	ldr	r3, [r3, #8]
 800461e:	2b05      	cmp	r3, #5
 8004620:	d110      	bne.n	8004644 <HAL_RCC_OscConfig+0x358>
 8004622:	4b60      	ldr	r3, [pc, #384]	@ (80047a4 <HAL_RCC_OscConfig+0x4b8>)
 8004624:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004628:	4a5e      	ldr	r2, [pc, #376]	@ (80047a4 <HAL_RCC_OscConfig+0x4b8>)
 800462a:	f043 0304 	orr.w	r3, r3, #4
 800462e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004632:	4b5c      	ldr	r3, [pc, #368]	@ (80047a4 <HAL_RCC_OscConfig+0x4b8>)
 8004634:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004638:	4a5a      	ldr	r2, [pc, #360]	@ (80047a4 <HAL_RCC_OscConfig+0x4b8>)
 800463a:	f043 0301 	orr.w	r3, r3, #1
 800463e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004642:	e00f      	b.n	8004664 <HAL_RCC_OscConfig+0x378>
 8004644:	4b57      	ldr	r3, [pc, #348]	@ (80047a4 <HAL_RCC_OscConfig+0x4b8>)
 8004646:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800464a:	4a56      	ldr	r2, [pc, #344]	@ (80047a4 <HAL_RCC_OscConfig+0x4b8>)
 800464c:	f023 0301 	bic.w	r3, r3, #1
 8004650:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004654:	4b53      	ldr	r3, [pc, #332]	@ (80047a4 <HAL_RCC_OscConfig+0x4b8>)
 8004656:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800465a:	4a52      	ldr	r2, [pc, #328]	@ (80047a4 <HAL_RCC_OscConfig+0x4b8>)
 800465c:	f023 0304 	bic.w	r3, r3, #4
 8004660:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	689b      	ldr	r3, [r3, #8]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d016      	beq.n	800469a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800466c:	f7fd ff8e 	bl	800258c <HAL_GetTick>
 8004670:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004672:	e00a      	b.n	800468a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004674:	f7fd ff8a 	bl	800258c <HAL_GetTick>
 8004678:	4602      	mov	r2, r0
 800467a:	693b      	ldr	r3, [r7, #16]
 800467c:	1ad3      	subs	r3, r2, r3
 800467e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004682:	4293      	cmp	r3, r2
 8004684:	d901      	bls.n	800468a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004686:	2303      	movs	r3, #3
 8004688:	e138      	b.n	80048fc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800468a:	4b46      	ldr	r3, [pc, #280]	@ (80047a4 <HAL_RCC_OscConfig+0x4b8>)
 800468c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004690:	f003 0302 	and.w	r3, r3, #2
 8004694:	2b00      	cmp	r3, #0
 8004696:	d0ed      	beq.n	8004674 <HAL_RCC_OscConfig+0x388>
 8004698:	e015      	b.n	80046c6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800469a:	f7fd ff77 	bl	800258c <HAL_GetTick>
 800469e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80046a0:	e00a      	b.n	80046b8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046a2:	f7fd ff73 	bl	800258c <HAL_GetTick>
 80046a6:	4602      	mov	r2, r0
 80046a8:	693b      	ldr	r3, [r7, #16]
 80046aa:	1ad3      	subs	r3, r2, r3
 80046ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d901      	bls.n	80046b8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80046b4:	2303      	movs	r3, #3
 80046b6:	e121      	b.n	80048fc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80046b8:	4b3a      	ldr	r3, [pc, #232]	@ (80047a4 <HAL_RCC_OscConfig+0x4b8>)
 80046ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046be:	f003 0302 	and.w	r3, r3, #2
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d1ed      	bne.n	80046a2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80046c6:	7ffb      	ldrb	r3, [r7, #31]
 80046c8:	2b01      	cmp	r3, #1
 80046ca:	d105      	bne.n	80046d8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046cc:	4b35      	ldr	r3, [pc, #212]	@ (80047a4 <HAL_RCC_OscConfig+0x4b8>)
 80046ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046d0:	4a34      	ldr	r2, [pc, #208]	@ (80047a4 <HAL_RCC_OscConfig+0x4b8>)
 80046d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80046d6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f003 0320 	and.w	r3, r3, #32
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d03c      	beq.n	800475e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	699b      	ldr	r3, [r3, #24]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d01c      	beq.n	8004726 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80046ec:	4b2d      	ldr	r3, [pc, #180]	@ (80047a4 <HAL_RCC_OscConfig+0x4b8>)
 80046ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80046f2:	4a2c      	ldr	r2, [pc, #176]	@ (80047a4 <HAL_RCC_OscConfig+0x4b8>)
 80046f4:	f043 0301 	orr.w	r3, r3, #1
 80046f8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046fc:	f7fd ff46 	bl	800258c <HAL_GetTick>
 8004700:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004702:	e008      	b.n	8004716 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004704:	f7fd ff42 	bl	800258c <HAL_GetTick>
 8004708:	4602      	mov	r2, r0
 800470a:	693b      	ldr	r3, [r7, #16]
 800470c:	1ad3      	subs	r3, r2, r3
 800470e:	2b02      	cmp	r3, #2
 8004710:	d901      	bls.n	8004716 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004712:	2303      	movs	r3, #3
 8004714:	e0f2      	b.n	80048fc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004716:	4b23      	ldr	r3, [pc, #140]	@ (80047a4 <HAL_RCC_OscConfig+0x4b8>)
 8004718:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800471c:	f003 0302 	and.w	r3, r3, #2
 8004720:	2b00      	cmp	r3, #0
 8004722:	d0ef      	beq.n	8004704 <HAL_RCC_OscConfig+0x418>
 8004724:	e01b      	b.n	800475e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004726:	4b1f      	ldr	r3, [pc, #124]	@ (80047a4 <HAL_RCC_OscConfig+0x4b8>)
 8004728:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800472c:	4a1d      	ldr	r2, [pc, #116]	@ (80047a4 <HAL_RCC_OscConfig+0x4b8>)
 800472e:	f023 0301 	bic.w	r3, r3, #1
 8004732:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004736:	f7fd ff29 	bl	800258c <HAL_GetTick>
 800473a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800473c:	e008      	b.n	8004750 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800473e:	f7fd ff25 	bl	800258c <HAL_GetTick>
 8004742:	4602      	mov	r2, r0
 8004744:	693b      	ldr	r3, [r7, #16]
 8004746:	1ad3      	subs	r3, r2, r3
 8004748:	2b02      	cmp	r3, #2
 800474a:	d901      	bls.n	8004750 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800474c:	2303      	movs	r3, #3
 800474e:	e0d5      	b.n	80048fc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004750:	4b14      	ldr	r3, [pc, #80]	@ (80047a4 <HAL_RCC_OscConfig+0x4b8>)
 8004752:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004756:	f003 0302 	and.w	r3, r3, #2
 800475a:	2b00      	cmp	r3, #0
 800475c:	d1ef      	bne.n	800473e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	69db      	ldr	r3, [r3, #28]
 8004762:	2b00      	cmp	r3, #0
 8004764:	f000 80c9 	beq.w	80048fa <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004768:	4b0e      	ldr	r3, [pc, #56]	@ (80047a4 <HAL_RCC_OscConfig+0x4b8>)
 800476a:	689b      	ldr	r3, [r3, #8]
 800476c:	f003 030c 	and.w	r3, r3, #12
 8004770:	2b0c      	cmp	r3, #12
 8004772:	f000 8083 	beq.w	800487c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	69db      	ldr	r3, [r3, #28]
 800477a:	2b02      	cmp	r3, #2
 800477c:	d15e      	bne.n	800483c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800477e:	4b09      	ldr	r3, [pc, #36]	@ (80047a4 <HAL_RCC_OscConfig+0x4b8>)
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	4a08      	ldr	r2, [pc, #32]	@ (80047a4 <HAL_RCC_OscConfig+0x4b8>)
 8004784:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004788:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800478a:	f7fd feff 	bl	800258c <HAL_GetTick>
 800478e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004790:	e00c      	b.n	80047ac <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004792:	f7fd fefb 	bl	800258c <HAL_GetTick>
 8004796:	4602      	mov	r2, r0
 8004798:	693b      	ldr	r3, [r7, #16]
 800479a:	1ad3      	subs	r3, r2, r3
 800479c:	2b02      	cmp	r3, #2
 800479e:	d905      	bls.n	80047ac <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80047a0:	2303      	movs	r3, #3
 80047a2:	e0ab      	b.n	80048fc <HAL_RCC_OscConfig+0x610>
 80047a4:	40021000 	.word	0x40021000
 80047a8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80047ac:	4b55      	ldr	r3, [pc, #340]	@ (8004904 <HAL_RCC_OscConfig+0x618>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d1ec      	bne.n	8004792 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80047b8:	4b52      	ldr	r3, [pc, #328]	@ (8004904 <HAL_RCC_OscConfig+0x618>)
 80047ba:	68da      	ldr	r2, [r3, #12]
 80047bc:	4b52      	ldr	r3, [pc, #328]	@ (8004908 <HAL_RCC_OscConfig+0x61c>)
 80047be:	4013      	ands	r3, r2
 80047c0:	687a      	ldr	r2, [r7, #4]
 80047c2:	6a11      	ldr	r1, [r2, #32]
 80047c4:	687a      	ldr	r2, [r7, #4]
 80047c6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80047c8:	3a01      	subs	r2, #1
 80047ca:	0112      	lsls	r2, r2, #4
 80047cc:	4311      	orrs	r1, r2
 80047ce:	687a      	ldr	r2, [r7, #4]
 80047d0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80047d2:	0212      	lsls	r2, r2, #8
 80047d4:	4311      	orrs	r1, r2
 80047d6:	687a      	ldr	r2, [r7, #4]
 80047d8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80047da:	0852      	lsrs	r2, r2, #1
 80047dc:	3a01      	subs	r2, #1
 80047de:	0552      	lsls	r2, r2, #21
 80047e0:	4311      	orrs	r1, r2
 80047e2:	687a      	ldr	r2, [r7, #4]
 80047e4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80047e6:	0852      	lsrs	r2, r2, #1
 80047e8:	3a01      	subs	r2, #1
 80047ea:	0652      	lsls	r2, r2, #25
 80047ec:	4311      	orrs	r1, r2
 80047ee:	687a      	ldr	r2, [r7, #4]
 80047f0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80047f2:	06d2      	lsls	r2, r2, #27
 80047f4:	430a      	orrs	r2, r1
 80047f6:	4943      	ldr	r1, [pc, #268]	@ (8004904 <HAL_RCC_OscConfig+0x618>)
 80047f8:	4313      	orrs	r3, r2
 80047fa:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80047fc:	4b41      	ldr	r3, [pc, #260]	@ (8004904 <HAL_RCC_OscConfig+0x618>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4a40      	ldr	r2, [pc, #256]	@ (8004904 <HAL_RCC_OscConfig+0x618>)
 8004802:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004806:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004808:	4b3e      	ldr	r3, [pc, #248]	@ (8004904 <HAL_RCC_OscConfig+0x618>)
 800480a:	68db      	ldr	r3, [r3, #12]
 800480c:	4a3d      	ldr	r2, [pc, #244]	@ (8004904 <HAL_RCC_OscConfig+0x618>)
 800480e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004812:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004814:	f7fd feba 	bl	800258c <HAL_GetTick>
 8004818:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800481a:	e008      	b.n	800482e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800481c:	f7fd feb6 	bl	800258c <HAL_GetTick>
 8004820:	4602      	mov	r2, r0
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	1ad3      	subs	r3, r2, r3
 8004826:	2b02      	cmp	r3, #2
 8004828:	d901      	bls.n	800482e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800482a:	2303      	movs	r3, #3
 800482c:	e066      	b.n	80048fc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800482e:	4b35      	ldr	r3, [pc, #212]	@ (8004904 <HAL_RCC_OscConfig+0x618>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004836:	2b00      	cmp	r3, #0
 8004838:	d0f0      	beq.n	800481c <HAL_RCC_OscConfig+0x530>
 800483a:	e05e      	b.n	80048fa <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800483c:	4b31      	ldr	r3, [pc, #196]	@ (8004904 <HAL_RCC_OscConfig+0x618>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	4a30      	ldr	r2, [pc, #192]	@ (8004904 <HAL_RCC_OscConfig+0x618>)
 8004842:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004846:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004848:	f7fd fea0 	bl	800258c <HAL_GetTick>
 800484c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800484e:	e008      	b.n	8004862 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004850:	f7fd fe9c 	bl	800258c <HAL_GetTick>
 8004854:	4602      	mov	r2, r0
 8004856:	693b      	ldr	r3, [r7, #16]
 8004858:	1ad3      	subs	r3, r2, r3
 800485a:	2b02      	cmp	r3, #2
 800485c:	d901      	bls.n	8004862 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800485e:	2303      	movs	r3, #3
 8004860:	e04c      	b.n	80048fc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004862:	4b28      	ldr	r3, [pc, #160]	@ (8004904 <HAL_RCC_OscConfig+0x618>)
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800486a:	2b00      	cmp	r3, #0
 800486c:	d1f0      	bne.n	8004850 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800486e:	4b25      	ldr	r3, [pc, #148]	@ (8004904 <HAL_RCC_OscConfig+0x618>)
 8004870:	68da      	ldr	r2, [r3, #12]
 8004872:	4924      	ldr	r1, [pc, #144]	@ (8004904 <HAL_RCC_OscConfig+0x618>)
 8004874:	4b25      	ldr	r3, [pc, #148]	@ (800490c <HAL_RCC_OscConfig+0x620>)
 8004876:	4013      	ands	r3, r2
 8004878:	60cb      	str	r3, [r1, #12]
 800487a:	e03e      	b.n	80048fa <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	69db      	ldr	r3, [r3, #28]
 8004880:	2b01      	cmp	r3, #1
 8004882:	d101      	bne.n	8004888 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004884:	2301      	movs	r3, #1
 8004886:	e039      	b.n	80048fc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004888:	4b1e      	ldr	r3, [pc, #120]	@ (8004904 <HAL_RCC_OscConfig+0x618>)
 800488a:	68db      	ldr	r3, [r3, #12]
 800488c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800488e:	697b      	ldr	r3, [r7, #20]
 8004890:	f003 0203 	and.w	r2, r3, #3
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6a1b      	ldr	r3, [r3, #32]
 8004898:	429a      	cmp	r2, r3
 800489a:	d12c      	bne.n	80048f6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800489c:	697b      	ldr	r3, [r7, #20]
 800489e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048a6:	3b01      	subs	r3, #1
 80048a8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048aa:	429a      	cmp	r2, r3
 80048ac:	d123      	bne.n	80048f6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80048ae:	697b      	ldr	r3, [r7, #20]
 80048b0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048b8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80048ba:	429a      	cmp	r2, r3
 80048bc:	d11b      	bne.n	80048f6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80048be:	697b      	ldr	r3, [r7, #20]
 80048c0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048c8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80048ca:	429a      	cmp	r2, r3
 80048cc:	d113      	bne.n	80048f6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80048ce:	697b      	ldr	r3, [r7, #20]
 80048d0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048d8:	085b      	lsrs	r3, r3, #1
 80048da:	3b01      	subs	r3, #1
 80048dc:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80048de:	429a      	cmp	r2, r3
 80048e0:	d109      	bne.n	80048f6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80048e2:	697b      	ldr	r3, [r7, #20]
 80048e4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048ec:	085b      	lsrs	r3, r3, #1
 80048ee:	3b01      	subs	r3, #1
 80048f0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80048f2:	429a      	cmp	r2, r3
 80048f4:	d001      	beq.n	80048fa <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80048f6:	2301      	movs	r3, #1
 80048f8:	e000      	b.n	80048fc <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80048fa:	2300      	movs	r3, #0
}
 80048fc:	4618      	mov	r0, r3
 80048fe:	3720      	adds	r7, #32
 8004900:	46bd      	mov	sp, r7
 8004902:	bd80      	pop	{r7, pc}
 8004904:	40021000 	.word	0x40021000
 8004908:	019f800c 	.word	0x019f800c
 800490c:	feeefffc 	.word	0xfeeefffc

08004910 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b086      	sub	sp, #24
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
 8004918:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800491a:	2300      	movs	r3, #0
 800491c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d101      	bne.n	8004928 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004924:	2301      	movs	r3, #1
 8004926:	e11e      	b.n	8004b66 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004928:	4b91      	ldr	r3, [pc, #580]	@ (8004b70 <HAL_RCC_ClockConfig+0x260>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f003 030f 	and.w	r3, r3, #15
 8004930:	683a      	ldr	r2, [r7, #0]
 8004932:	429a      	cmp	r2, r3
 8004934:	d910      	bls.n	8004958 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004936:	4b8e      	ldr	r3, [pc, #568]	@ (8004b70 <HAL_RCC_ClockConfig+0x260>)
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f023 020f 	bic.w	r2, r3, #15
 800493e:	498c      	ldr	r1, [pc, #560]	@ (8004b70 <HAL_RCC_ClockConfig+0x260>)
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	4313      	orrs	r3, r2
 8004944:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004946:	4b8a      	ldr	r3, [pc, #552]	@ (8004b70 <HAL_RCC_ClockConfig+0x260>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f003 030f 	and.w	r3, r3, #15
 800494e:	683a      	ldr	r2, [r7, #0]
 8004950:	429a      	cmp	r2, r3
 8004952:	d001      	beq.n	8004958 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004954:	2301      	movs	r3, #1
 8004956:	e106      	b.n	8004b66 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f003 0301 	and.w	r3, r3, #1
 8004960:	2b00      	cmp	r3, #0
 8004962:	d073      	beq.n	8004a4c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	685b      	ldr	r3, [r3, #4]
 8004968:	2b03      	cmp	r3, #3
 800496a:	d129      	bne.n	80049c0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800496c:	4b81      	ldr	r3, [pc, #516]	@ (8004b74 <HAL_RCC_ClockConfig+0x264>)
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004974:	2b00      	cmp	r3, #0
 8004976:	d101      	bne.n	800497c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004978:	2301      	movs	r3, #1
 800497a:	e0f4      	b.n	8004b66 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800497c:	f000 f99e 	bl	8004cbc <RCC_GetSysClockFreqFromPLLSource>
 8004980:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004982:	693b      	ldr	r3, [r7, #16]
 8004984:	4a7c      	ldr	r2, [pc, #496]	@ (8004b78 <HAL_RCC_ClockConfig+0x268>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d93f      	bls.n	8004a0a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800498a:	4b7a      	ldr	r3, [pc, #488]	@ (8004b74 <HAL_RCC_ClockConfig+0x264>)
 800498c:	689b      	ldr	r3, [r3, #8]
 800498e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004992:	2b00      	cmp	r3, #0
 8004994:	d009      	beq.n	80049aa <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d033      	beq.n	8004a0a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d12f      	bne.n	8004a0a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80049aa:	4b72      	ldr	r3, [pc, #456]	@ (8004b74 <HAL_RCC_ClockConfig+0x264>)
 80049ac:	689b      	ldr	r3, [r3, #8]
 80049ae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80049b2:	4a70      	ldr	r2, [pc, #448]	@ (8004b74 <HAL_RCC_ClockConfig+0x264>)
 80049b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80049b8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80049ba:	2380      	movs	r3, #128	@ 0x80
 80049bc:	617b      	str	r3, [r7, #20]
 80049be:	e024      	b.n	8004a0a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	685b      	ldr	r3, [r3, #4]
 80049c4:	2b02      	cmp	r3, #2
 80049c6:	d107      	bne.n	80049d8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80049c8:	4b6a      	ldr	r3, [pc, #424]	@ (8004b74 <HAL_RCC_ClockConfig+0x264>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d109      	bne.n	80049e8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80049d4:	2301      	movs	r3, #1
 80049d6:	e0c6      	b.n	8004b66 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80049d8:	4b66      	ldr	r3, [pc, #408]	@ (8004b74 <HAL_RCC_ClockConfig+0x264>)
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d101      	bne.n	80049e8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80049e4:	2301      	movs	r3, #1
 80049e6:	e0be      	b.n	8004b66 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80049e8:	f000 f8ce 	bl	8004b88 <HAL_RCC_GetSysClockFreq>
 80049ec:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80049ee:	693b      	ldr	r3, [r7, #16]
 80049f0:	4a61      	ldr	r2, [pc, #388]	@ (8004b78 <HAL_RCC_ClockConfig+0x268>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d909      	bls.n	8004a0a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80049f6:	4b5f      	ldr	r3, [pc, #380]	@ (8004b74 <HAL_RCC_ClockConfig+0x264>)
 80049f8:	689b      	ldr	r3, [r3, #8]
 80049fa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80049fe:	4a5d      	ldr	r2, [pc, #372]	@ (8004b74 <HAL_RCC_ClockConfig+0x264>)
 8004a00:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004a04:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004a06:	2380      	movs	r3, #128	@ 0x80
 8004a08:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004a0a:	4b5a      	ldr	r3, [pc, #360]	@ (8004b74 <HAL_RCC_ClockConfig+0x264>)
 8004a0c:	689b      	ldr	r3, [r3, #8]
 8004a0e:	f023 0203 	bic.w	r2, r3, #3
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	685b      	ldr	r3, [r3, #4]
 8004a16:	4957      	ldr	r1, [pc, #348]	@ (8004b74 <HAL_RCC_ClockConfig+0x264>)
 8004a18:	4313      	orrs	r3, r2
 8004a1a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a1c:	f7fd fdb6 	bl	800258c <HAL_GetTick>
 8004a20:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a22:	e00a      	b.n	8004a3a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a24:	f7fd fdb2 	bl	800258c <HAL_GetTick>
 8004a28:	4602      	mov	r2, r0
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	1ad3      	subs	r3, r2, r3
 8004a2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d901      	bls.n	8004a3a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004a36:	2303      	movs	r3, #3
 8004a38:	e095      	b.n	8004b66 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a3a:	4b4e      	ldr	r3, [pc, #312]	@ (8004b74 <HAL_RCC_ClockConfig+0x264>)
 8004a3c:	689b      	ldr	r3, [r3, #8]
 8004a3e:	f003 020c 	and.w	r2, r3, #12
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	685b      	ldr	r3, [r3, #4]
 8004a46:	009b      	lsls	r3, r3, #2
 8004a48:	429a      	cmp	r2, r3
 8004a4a:	d1eb      	bne.n	8004a24 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f003 0302 	and.w	r3, r3, #2
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d023      	beq.n	8004aa0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f003 0304 	and.w	r3, r3, #4
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d005      	beq.n	8004a70 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004a64:	4b43      	ldr	r3, [pc, #268]	@ (8004b74 <HAL_RCC_ClockConfig+0x264>)
 8004a66:	689b      	ldr	r3, [r3, #8]
 8004a68:	4a42      	ldr	r2, [pc, #264]	@ (8004b74 <HAL_RCC_ClockConfig+0x264>)
 8004a6a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004a6e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f003 0308 	and.w	r3, r3, #8
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d007      	beq.n	8004a8c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004a7c:	4b3d      	ldr	r3, [pc, #244]	@ (8004b74 <HAL_RCC_ClockConfig+0x264>)
 8004a7e:	689b      	ldr	r3, [r3, #8]
 8004a80:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004a84:	4a3b      	ldr	r2, [pc, #236]	@ (8004b74 <HAL_RCC_ClockConfig+0x264>)
 8004a86:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004a8a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a8c:	4b39      	ldr	r3, [pc, #228]	@ (8004b74 <HAL_RCC_ClockConfig+0x264>)
 8004a8e:	689b      	ldr	r3, [r3, #8]
 8004a90:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	689b      	ldr	r3, [r3, #8]
 8004a98:	4936      	ldr	r1, [pc, #216]	@ (8004b74 <HAL_RCC_ClockConfig+0x264>)
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	608b      	str	r3, [r1, #8]
 8004a9e:	e008      	b.n	8004ab2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004aa0:	697b      	ldr	r3, [r7, #20]
 8004aa2:	2b80      	cmp	r3, #128	@ 0x80
 8004aa4:	d105      	bne.n	8004ab2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004aa6:	4b33      	ldr	r3, [pc, #204]	@ (8004b74 <HAL_RCC_ClockConfig+0x264>)
 8004aa8:	689b      	ldr	r3, [r3, #8]
 8004aaa:	4a32      	ldr	r2, [pc, #200]	@ (8004b74 <HAL_RCC_ClockConfig+0x264>)
 8004aac:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004ab0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004ab2:	4b2f      	ldr	r3, [pc, #188]	@ (8004b70 <HAL_RCC_ClockConfig+0x260>)
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f003 030f 	and.w	r3, r3, #15
 8004aba:	683a      	ldr	r2, [r7, #0]
 8004abc:	429a      	cmp	r2, r3
 8004abe:	d21d      	bcs.n	8004afc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ac0:	4b2b      	ldr	r3, [pc, #172]	@ (8004b70 <HAL_RCC_ClockConfig+0x260>)
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f023 020f 	bic.w	r2, r3, #15
 8004ac8:	4929      	ldr	r1, [pc, #164]	@ (8004b70 <HAL_RCC_ClockConfig+0x260>)
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	4313      	orrs	r3, r2
 8004ace:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004ad0:	f7fd fd5c 	bl	800258c <HAL_GetTick>
 8004ad4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ad6:	e00a      	b.n	8004aee <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ad8:	f7fd fd58 	bl	800258c <HAL_GetTick>
 8004adc:	4602      	mov	r2, r0
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	1ad3      	subs	r3, r2, r3
 8004ae2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d901      	bls.n	8004aee <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004aea:	2303      	movs	r3, #3
 8004aec:	e03b      	b.n	8004b66 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004aee:	4b20      	ldr	r3, [pc, #128]	@ (8004b70 <HAL_RCC_ClockConfig+0x260>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f003 030f 	and.w	r3, r3, #15
 8004af6:	683a      	ldr	r2, [r7, #0]
 8004af8:	429a      	cmp	r2, r3
 8004afa:	d1ed      	bne.n	8004ad8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f003 0304 	and.w	r3, r3, #4
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d008      	beq.n	8004b1a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b08:	4b1a      	ldr	r3, [pc, #104]	@ (8004b74 <HAL_RCC_ClockConfig+0x264>)
 8004b0a:	689b      	ldr	r3, [r3, #8]
 8004b0c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	68db      	ldr	r3, [r3, #12]
 8004b14:	4917      	ldr	r1, [pc, #92]	@ (8004b74 <HAL_RCC_ClockConfig+0x264>)
 8004b16:	4313      	orrs	r3, r2
 8004b18:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f003 0308 	and.w	r3, r3, #8
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d009      	beq.n	8004b3a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004b26:	4b13      	ldr	r3, [pc, #76]	@ (8004b74 <HAL_RCC_ClockConfig+0x264>)
 8004b28:	689b      	ldr	r3, [r3, #8]
 8004b2a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	691b      	ldr	r3, [r3, #16]
 8004b32:	00db      	lsls	r3, r3, #3
 8004b34:	490f      	ldr	r1, [pc, #60]	@ (8004b74 <HAL_RCC_ClockConfig+0x264>)
 8004b36:	4313      	orrs	r3, r2
 8004b38:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004b3a:	f000 f825 	bl	8004b88 <HAL_RCC_GetSysClockFreq>
 8004b3e:	4602      	mov	r2, r0
 8004b40:	4b0c      	ldr	r3, [pc, #48]	@ (8004b74 <HAL_RCC_ClockConfig+0x264>)
 8004b42:	689b      	ldr	r3, [r3, #8]
 8004b44:	091b      	lsrs	r3, r3, #4
 8004b46:	f003 030f 	and.w	r3, r3, #15
 8004b4a:	490c      	ldr	r1, [pc, #48]	@ (8004b7c <HAL_RCC_ClockConfig+0x26c>)
 8004b4c:	5ccb      	ldrb	r3, [r1, r3]
 8004b4e:	f003 031f 	and.w	r3, r3, #31
 8004b52:	fa22 f303 	lsr.w	r3, r2, r3
 8004b56:	4a0a      	ldr	r2, [pc, #40]	@ (8004b80 <HAL_RCC_ClockConfig+0x270>)
 8004b58:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004b5a:	4b0a      	ldr	r3, [pc, #40]	@ (8004b84 <HAL_RCC_ClockConfig+0x274>)
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	4618      	mov	r0, r3
 8004b60:	f7fd fcc8 	bl	80024f4 <HAL_InitTick>
 8004b64:	4603      	mov	r3, r0
}
 8004b66:	4618      	mov	r0, r3
 8004b68:	3718      	adds	r7, #24
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	bd80      	pop	{r7, pc}
 8004b6e:	bf00      	nop
 8004b70:	40022000 	.word	0x40022000
 8004b74:	40021000 	.word	0x40021000
 8004b78:	04c4b400 	.word	0x04c4b400
 8004b7c:	0800c5f0 	.word	0x0800c5f0
 8004b80:	20000f44 	.word	0x20000f44
 8004b84:	20000f48 	.word	0x20000f48

08004b88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b88:	b480      	push	{r7}
 8004b8a:	b087      	sub	sp, #28
 8004b8c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004b8e:	4b2c      	ldr	r3, [pc, #176]	@ (8004c40 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004b90:	689b      	ldr	r3, [r3, #8]
 8004b92:	f003 030c 	and.w	r3, r3, #12
 8004b96:	2b04      	cmp	r3, #4
 8004b98:	d102      	bne.n	8004ba0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004b9a:	4b2a      	ldr	r3, [pc, #168]	@ (8004c44 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004b9c:	613b      	str	r3, [r7, #16]
 8004b9e:	e047      	b.n	8004c30 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004ba0:	4b27      	ldr	r3, [pc, #156]	@ (8004c40 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004ba2:	689b      	ldr	r3, [r3, #8]
 8004ba4:	f003 030c 	and.w	r3, r3, #12
 8004ba8:	2b08      	cmp	r3, #8
 8004baa:	d102      	bne.n	8004bb2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004bac:	4b26      	ldr	r3, [pc, #152]	@ (8004c48 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004bae:	613b      	str	r3, [r7, #16]
 8004bb0:	e03e      	b.n	8004c30 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004bb2:	4b23      	ldr	r3, [pc, #140]	@ (8004c40 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004bb4:	689b      	ldr	r3, [r3, #8]
 8004bb6:	f003 030c 	and.w	r3, r3, #12
 8004bba:	2b0c      	cmp	r3, #12
 8004bbc:	d136      	bne.n	8004c2c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004bbe:	4b20      	ldr	r3, [pc, #128]	@ (8004c40 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004bc0:	68db      	ldr	r3, [r3, #12]
 8004bc2:	f003 0303 	and.w	r3, r3, #3
 8004bc6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004bc8:	4b1d      	ldr	r3, [pc, #116]	@ (8004c40 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004bca:	68db      	ldr	r3, [r3, #12]
 8004bcc:	091b      	lsrs	r3, r3, #4
 8004bce:	f003 030f 	and.w	r3, r3, #15
 8004bd2:	3301      	adds	r3, #1
 8004bd4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	2b03      	cmp	r3, #3
 8004bda:	d10c      	bne.n	8004bf6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004bdc:	4a1a      	ldr	r2, [pc, #104]	@ (8004c48 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004bde:	68bb      	ldr	r3, [r7, #8]
 8004be0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004be4:	4a16      	ldr	r2, [pc, #88]	@ (8004c40 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004be6:	68d2      	ldr	r2, [r2, #12]
 8004be8:	0a12      	lsrs	r2, r2, #8
 8004bea:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004bee:	fb02 f303 	mul.w	r3, r2, r3
 8004bf2:	617b      	str	r3, [r7, #20]
      break;
 8004bf4:	e00c      	b.n	8004c10 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004bf6:	4a13      	ldr	r2, [pc, #76]	@ (8004c44 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004bf8:	68bb      	ldr	r3, [r7, #8]
 8004bfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bfe:	4a10      	ldr	r2, [pc, #64]	@ (8004c40 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004c00:	68d2      	ldr	r2, [r2, #12]
 8004c02:	0a12      	lsrs	r2, r2, #8
 8004c04:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004c08:	fb02 f303 	mul.w	r3, r2, r3
 8004c0c:	617b      	str	r3, [r7, #20]
      break;
 8004c0e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004c10:	4b0b      	ldr	r3, [pc, #44]	@ (8004c40 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004c12:	68db      	ldr	r3, [r3, #12]
 8004c14:	0e5b      	lsrs	r3, r3, #25
 8004c16:	f003 0303 	and.w	r3, r3, #3
 8004c1a:	3301      	adds	r3, #1
 8004c1c:	005b      	lsls	r3, r3, #1
 8004c1e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004c20:	697a      	ldr	r2, [r7, #20]
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c28:	613b      	str	r3, [r7, #16]
 8004c2a:	e001      	b.n	8004c30 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004c30:	693b      	ldr	r3, [r7, #16]
}
 8004c32:	4618      	mov	r0, r3
 8004c34:	371c      	adds	r7, #28
 8004c36:	46bd      	mov	sp, r7
 8004c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3c:	4770      	bx	lr
 8004c3e:	bf00      	nop
 8004c40:	40021000 	.word	0x40021000
 8004c44:	00f42400 	.word	0x00f42400
 8004c48:	007a1200 	.word	0x007a1200

08004c4c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004c50:	4b03      	ldr	r3, [pc, #12]	@ (8004c60 <HAL_RCC_GetHCLKFreq+0x14>)
 8004c52:	681b      	ldr	r3, [r3, #0]
}
 8004c54:	4618      	mov	r0, r3
 8004c56:	46bd      	mov	sp, r7
 8004c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5c:	4770      	bx	lr
 8004c5e:	bf00      	nop
 8004c60:	20000f44 	.word	0x20000f44

08004c64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004c68:	f7ff fff0 	bl	8004c4c <HAL_RCC_GetHCLKFreq>
 8004c6c:	4602      	mov	r2, r0
 8004c6e:	4b06      	ldr	r3, [pc, #24]	@ (8004c88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004c70:	689b      	ldr	r3, [r3, #8]
 8004c72:	0a1b      	lsrs	r3, r3, #8
 8004c74:	f003 0307 	and.w	r3, r3, #7
 8004c78:	4904      	ldr	r1, [pc, #16]	@ (8004c8c <HAL_RCC_GetPCLK1Freq+0x28>)
 8004c7a:	5ccb      	ldrb	r3, [r1, r3]
 8004c7c:	f003 031f 	and.w	r3, r3, #31
 8004c80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004c84:	4618      	mov	r0, r3
 8004c86:	bd80      	pop	{r7, pc}
 8004c88:	40021000 	.word	0x40021000
 8004c8c:	0800c600 	.word	0x0800c600

08004c90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004c94:	f7ff ffda 	bl	8004c4c <HAL_RCC_GetHCLKFreq>
 8004c98:	4602      	mov	r2, r0
 8004c9a:	4b06      	ldr	r3, [pc, #24]	@ (8004cb4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004c9c:	689b      	ldr	r3, [r3, #8]
 8004c9e:	0adb      	lsrs	r3, r3, #11
 8004ca0:	f003 0307 	and.w	r3, r3, #7
 8004ca4:	4904      	ldr	r1, [pc, #16]	@ (8004cb8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004ca6:	5ccb      	ldrb	r3, [r1, r3]
 8004ca8:	f003 031f 	and.w	r3, r3, #31
 8004cac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	bd80      	pop	{r7, pc}
 8004cb4:	40021000 	.word	0x40021000
 8004cb8:	0800c600 	.word	0x0800c600

08004cbc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	b087      	sub	sp, #28
 8004cc0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004cc2:	4b1e      	ldr	r3, [pc, #120]	@ (8004d3c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004cc4:	68db      	ldr	r3, [r3, #12]
 8004cc6:	f003 0303 	and.w	r3, r3, #3
 8004cca:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004ccc:	4b1b      	ldr	r3, [pc, #108]	@ (8004d3c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004cce:	68db      	ldr	r3, [r3, #12]
 8004cd0:	091b      	lsrs	r3, r3, #4
 8004cd2:	f003 030f 	and.w	r3, r3, #15
 8004cd6:	3301      	adds	r3, #1
 8004cd8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004cda:	693b      	ldr	r3, [r7, #16]
 8004cdc:	2b03      	cmp	r3, #3
 8004cde:	d10c      	bne.n	8004cfa <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004ce0:	4a17      	ldr	r2, [pc, #92]	@ (8004d40 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ce8:	4a14      	ldr	r2, [pc, #80]	@ (8004d3c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004cea:	68d2      	ldr	r2, [r2, #12]
 8004cec:	0a12      	lsrs	r2, r2, #8
 8004cee:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004cf2:	fb02 f303 	mul.w	r3, r2, r3
 8004cf6:	617b      	str	r3, [r7, #20]
    break;
 8004cf8:	e00c      	b.n	8004d14 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004cfa:	4a12      	ldr	r2, [pc, #72]	@ (8004d44 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d02:	4a0e      	ldr	r2, [pc, #56]	@ (8004d3c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004d04:	68d2      	ldr	r2, [r2, #12]
 8004d06:	0a12      	lsrs	r2, r2, #8
 8004d08:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004d0c:	fb02 f303 	mul.w	r3, r2, r3
 8004d10:	617b      	str	r3, [r7, #20]
    break;
 8004d12:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004d14:	4b09      	ldr	r3, [pc, #36]	@ (8004d3c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004d16:	68db      	ldr	r3, [r3, #12]
 8004d18:	0e5b      	lsrs	r3, r3, #25
 8004d1a:	f003 0303 	and.w	r3, r3, #3
 8004d1e:	3301      	adds	r3, #1
 8004d20:	005b      	lsls	r3, r3, #1
 8004d22:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004d24:	697a      	ldr	r2, [r7, #20]
 8004d26:	68bb      	ldr	r3, [r7, #8]
 8004d28:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d2c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004d2e:	687b      	ldr	r3, [r7, #4]
}
 8004d30:	4618      	mov	r0, r3
 8004d32:	371c      	adds	r7, #28
 8004d34:	46bd      	mov	sp, r7
 8004d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3a:	4770      	bx	lr
 8004d3c:	40021000 	.word	0x40021000
 8004d40:	007a1200 	.word	0x007a1200
 8004d44:	00f42400 	.word	0x00f42400

08004d48 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b086      	sub	sp, #24
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004d50:	2300      	movs	r3, #0
 8004d52:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004d54:	2300      	movs	r3, #0
 8004d56:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	f000 8098 	beq.w	8004e96 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d66:	2300      	movs	r3, #0
 8004d68:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d6a:	4b43      	ldr	r3, [pc, #268]	@ (8004e78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004d6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d10d      	bne.n	8004d92 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d76:	4b40      	ldr	r3, [pc, #256]	@ (8004e78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004d78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d7a:	4a3f      	ldr	r2, [pc, #252]	@ (8004e78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004d7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d80:	6593      	str	r3, [r2, #88]	@ 0x58
 8004d82:	4b3d      	ldr	r3, [pc, #244]	@ (8004e78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004d84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d8a:	60bb      	str	r3, [r7, #8]
 8004d8c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d8e:	2301      	movs	r3, #1
 8004d90:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004d92:	4b3a      	ldr	r3, [pc, #232]	@ (8004e7c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	4a39      	ldr	r2, [pc, #228]	@ (8004e7c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004d98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d9c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004d9e:	f7fd fbf5 	bl	800258c <HAL_GetTick>
 8004da2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004da4:	e009      	b.n	8004dba <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004da6:	f7fd fbf1 	bl	800258c <HAL_GetTick>
 8004daa:	4602      	mov	r2, r0
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	1ad3      	subs	r3, r2, r3
 8004db0:	2b02      	cmp	r3, #2
 8004db2:	d902      	bls.n	8004dba <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004db4:	2303      	movs	r3, #3
 8004db6:	74fb      	strb	r3, [r7, #19]
        break;
 8004db8:	e005      	b.n	8004dc6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004dba:	4b30      	ldr	r3, [pc, #192]	@ (8004e7c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d0ef      	beq.n	8004da6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004dc6:	7cfb      	ldrb	r3, [r7, #19]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d159      	bne.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004dcc:	4b2a      	ldr	r3, [pc, #168]	@ (8004e78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004dce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dd2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004dd6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004dd8:	697b      	ldr	r3, [r7, #20]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d01e      	beq.n	8004e1c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004de2:	697a      	ldr	r2, [r7, #20]
 8004de4:	429a      	cmp	r2, r3
 8004de6:	d019      	beq.n	8004e1c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004de8:	4b23      	ldr	r3, [pc, #140]	@ (8004e78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004dea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004df2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004df4:	4b20      	ldr	r3, [pc, #128]	@ (8004e78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004df6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dfa:	4a1f      	ldr	r2, [pc, #124]	@ (8004e78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004dfc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e00:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004e04:	4b1c      	ldr	r3, [pc, #112]	@ (8004e78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e0a:	4a1b      	ldr	r2, [pc, #108]	@ (8004e78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e0c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004e14:	4a18      	ldr	r2, [pc, #96]	@ (8004e78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e16:	697b      	ldr	r3, [r7, #20]
 8004e18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004e1c:	697b      	ldr	r3, [r7, #20]
 8004e1e:	f003 0301 	and.w	r3, r3, #1
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d016      	beq.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e26:	f7fd fbb1 	bl	800258c <HAL_GetTick>
 8004e2a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e2c:	e00b      	b.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e2e:	f7fd fbad 	bl	800258c <HAL_GetTick>
 8004e32:	4602      	mov	r2, r0
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	1ad3      	subs	r3, r2, r3
 8004e38:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d902      	bls.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004e40:	2303      	movs	r3, #3
 8004e42:	74fb      	strb	r3, [r7, #19]
            break;
 8004e44:	e006      	b.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e46:	4b0c      	ldr	r3, [pc, #48]	@ (8004e78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e4c:	f003 0302 	and.w	r3, r3, #2
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d0ec      	beq.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004e54:	7cfb      	ldrb	r3, [r7, #19]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d10b      	bne.n	8004e72 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004e5a:	4b07      	ldr	r3, [pc, #28]	@ (8004e78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e60:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e68:	4903      	ldr	r1, [pc, #12]	@ (8004e78 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e6a:	4313      	orrs	r3, r2
 8004e6c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004e70:	e008      	b.n	8004e84 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004e72:	7cfb      	ldrb	r3, [r7, #19]
 8004e74:	74bb      	strb	r3, [r7, #18]
 8004e76:	e005      	b.n	8004e84 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004e78:	40021000 	.word	0x40021000
 8004e7c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e80:	7cfb      	ldrb	r3, [r7, #19]
 8004e82:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004e84:	7c7b      	ldrb	r3, [r7, #17]
 8004e86:	2b01      	cmp	r3, #1
 8004e88:	d105      	bne.n	8004e96 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e8a:	4ba6      	ldr	r3, [pc, #664]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e8e:	4aa5      	ldr	r2, [pc, #660]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e90:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e94:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f003 0301 	and.w	r3, r3, #1
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d00a      	beq.n	8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004ea2:	4ba0      	ldr	r3, [pc, #640]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ea4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ea8:	f023 0203 	bic.w	r2, r3, #3
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	685b      	ldr	r3, [r3, #4]
 8004eb0:	499c      	ldr	r1, [pc, #624]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004eb2:	4313      	orrs	r3, r2
 8004eb4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f003 0302 	and.w	r3, r3, #2
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d00a      	beq.n	8004eda <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004ec4:	4b97      	ldr	r3, [pc, #604]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ec6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004eca:	f023 020c 	bic.w	r2, r3, #12
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	689b      	ldr	r3, [r3, #8]
 8004ed2:	4994      	ldr	r1, [pc, #592]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ed4:	4313      	orrs	r3, r2
 8004ed6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f003 0304 	and.w	r3, r3, #4
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d00a      	beq.n	8004efc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004ee6:	4b8f      	ldr	r3, [pc, #572]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ee8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004eec:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	68db      	ldr	r3, [r3, #12]
 8004ef4:	498b      	ldr	r1, [pc, #556]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ef6:	4313      	orrs	r3, r2
 8004ef8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f003 0308 	and.w	r3, r3, #8
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d00a      	beq.n	8004f1e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004f08:	4b86      	ldr	r3, [pc, #536]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f0e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	691b      	ldr	r3, [r3, #16]
 8004f16:	4983      	ldr	r1, [pc, #524]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f18:	4313      	orrs	r3, r2
 8004f1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f003 0320 	and.w	r3, r3, #32
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d00a      	beq.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004f2a:	4b7e      	ldr	r3, [pc, #504]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f30:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	695b      	ldr	r3, [r3, #20]
 8004f38:	497a      	ldr	r1, [pc, #488]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d00a      	beq.n	8004f62 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004f4c:	4b75      	ldr	r3, [pc, #468]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f52:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	699b      	ldr	r3, [r3, #24]
 8004f5a:	4972      	ldr	r1, [pc, #456]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f5c:	4313      	orrs	r3, r2
 8004f5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d00a      	beq.n	8004f84 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004f6e:	4b6d      	ldr	r3, [pc, #436]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f74:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	69db      	ldr	r3, [r3, #28]
 8004f7c:	4969      	ldr	r1, [pc, #420]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f7e:	4313      	orrs	r3, r2
 8004f80:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d00a      	beq.n	8004fa6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004f90:	4b64      	ldr	r3, [pc, #400]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004f92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f96:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6a1b      	ldr	r3, [r3, #32]
 8004f9e:	4961      	ldr	r1, [pc, #388]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d00a      	beq.n	8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004fb2:	4b5c      	ldr	r3, [pc, #368]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004fb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fb8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fc0:	4958      	ldr	r1, [pc, #352]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004fc2:	4313      	orrs	r3, r2
 8004fc4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d015      	beq.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004fd4:	4b53      	ldr	r3, [pc, #332]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004fd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fda:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fe2:	4950      	ldr	r1, [pc, #320]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004ff2:	d105      	bne.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ff4:	4b4b      	ldr	r3, [pc, #300]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ff6:	68db      	ldr	r3, [r3, #12]
 8004ff8:	4a4a      	ldr	r2, [pc, #296]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ffa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004ffe:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005008:	2b00      	cmp	r3, #0
 800500a:	d015      	beq.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800500c:	4b45      	ldr	r3, [pc, #276]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800500e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005012:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800501a:	4942      	ldr	r1, [pc, #264]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800501c:	4313      	orrs	r3, r2
 800501e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005026:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800502a:	d105      	bne.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800502c:	4b3d      	ldr	r3, [pc, #244]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800502e:	68db      	ldr	r3, [r3, #12]
 8005030:	4a3c      	ldr	r2, [pc, #240]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005032:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005036:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005040:	2b00      	cmp	r3, #0
 8005042:	d015      	beq.n	8005070 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005044:	4b37      	ldr	r3, [pc, #220]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005046:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800504a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005052:	4934      	ldr	r1, [pc, #208]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005054:	4313      	orrs	r3, r2
 8005056:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800505e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005062:	d105      	bne.n	8005070 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005064:	4b2f      	ldr	r3, [pc, #188]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005066:	68db      	ldr	r3, [r3, #12]
 8005068:	4a2e      	ldr	r2, [pc, #184]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800506a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800506e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005078:	2b00      	cmp	r3, #0
 800507a:	d015      	beq.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800507c:	4b29      	ldr	r3, [pc, #164]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800507e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005082:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800508a:	4926      	ldr	r1, [pc, #152]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800508c:	4313      	orrs	r3, r2
 800508e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005096:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800509a:	d105      	bne.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800509c:	4b21      	ldr	r3, [pc, #132]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800509e:	68db      	ldr	r3, [r3, #12]
 80050a0:	4a20      	ldr	r2, [pc, #128]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80050a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80050a6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d015      	beq.n	80050e0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80050b4:	4b1b      	ldr	r3, [pc, #108]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80050b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050ba:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050c2:	4918      	ldr	r1, [pc, #96]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80050c4:	4313      	orrs	r3, r2
 80050c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050ce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80050d2:	d105      	bne.n	80050e0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80050d4:	4b13      	ldr	r3, [pc, #76]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80050d6:	68db      	ldr	r3, [r3, #12]
 80050d8:	4a12      	ldr	r2, [pc, #72]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80050da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80050de:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d015      	beq.n	8005118 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80050ec:	4b0d      	ldr	r3, [pc, #52]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80050ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050f2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050fa:	490a      	ldr	r1, [pc, #40]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80050fc:	4313      	orrs	r3, r2
 80050fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005106:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800510a:	d105      	bne.n	8005118 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800510c:	4b05      	ldr	r3, [pc, #20]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800510e:	68db      	ldr	r3, [r3, #12]
 8005110:	4a04      	ldr	r2, [pc, #16]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005112:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005116:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005118:	7cbb      	ldrb	r3, [r7, #18]
}
 800511a:	4618      	mov	r0, r3
 800511c:	3718      	adds	r7, #24
 800511e:	46bd      	mov	sp, r7
 8005120:	bd80      	pop	{r7, pc}
 8005122:	bf00      	nop
 8005124:	40021000 	.word	0x40021000

08005128 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b084      	sub	sp, #16
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d101      	bne.n	800513a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005136:	2301      	movs	r3, #1
 8005138:	e09d      	b.n	8005276 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800513e:	2b00      	cmp	r3, #0
 8005140:	d108      	bne.n	8005154 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	685b      	ldr	r3, [r3, #4]
 8005146:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800514a:	d009      	beq.n	8005160 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2200      	movs	r2, #0
 8005150:	61da      	str	r2, [r3, #28]
 8005152:	e005      	b.n	8005160 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2200      	movs	r2, #0
 8005158:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2200      	movs	r2, #0
 800515e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2200      	movs	r2, #0
 8005164:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800516c:	b2db      	uxtb	r3, r3
 800516e:	2b00      	cmp	r3, #0
 8005170:	d106      	bne.n	8005180 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2200      	movs	r2, #0
 8005176:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800517a:	6878      	ldr	r0, [r7, #4]
 800517c:	f7fc fa24 	bl	80015c8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2202      	movs	r2, #2
 8005184:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	681a      	ldr	r2, [r3, #0]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005196:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	68db      	ldr	r3, [r3, #12]
 800519c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80051a0:	d902      	bls.n	80051a8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80051a2:	2300      	movs	r3, #0
 80051a4:	60fb      	str	r3, [r7, #12]
 80051a6:	e002      	b.n	80051ae <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80051a8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80051ac:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	68db      	ldr	r3, [r3, #12]
 80051b2:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80051b6:	d007      	beq.n	80051c8 <HAL_SPI_Init+0xa0>
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	68db      	ldr	r3, [r3, #12]
 80051bc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80051c0:	d002      	beq.n	80051c8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	2200      	movs	r2, #0
 80051c6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	685b      	ldr	r3, [r3, #4]
 80051cc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	689b      	ldr	r3, [r3, #8]
 80051d4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80051d8:	431a      	orrs	r2, r3
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	691b      	ldr	r3, [r3, #16]
 80051de:	f003 0302 	and.w	r3, r3, #2
 80051e2:	431a      	orrs	r2, r3
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	695b      	ldr	r3, [r3, #20]
 80051e8:	f003 0301 	and.w	r3, r3, #1
 80051ec:	431a      	orrs	r2, r3
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	699b      	ldr	r3, [r3, #24]
 80051f2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80051f6:	431a      	orrs	r2, r3
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	69db      	ldr	r3, [r3, #28]
 80051fc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005200:	431a      	orrs	r2, r3
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6a1b      	ldr	r3, [r3, #32]
 8005206:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800520a:	ea42 0103 	orr.w	r1, r2, r3
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005212:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	430a      	orrs	r2, r1
 800521c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	699b      	ldr	r3, [r3, #24]
 8005222:	0c1b      	lsrs	r3, r3, #16
 8005224:	f003 0204 	and.w	r2, r3, #4
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800522c:	f003 0310 	and.w	r3, r3, #16
 8005230:	431a      	orrs	r2, r3
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005236:	f003 0308 	and.w	r3, r3, #8
 800523a:	431a      	orrs	r2, r3
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	68db      	ldr	r3, [r3, #12]
 8005240:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005244:	ea42 0103 	orr.w	r1, r2, r3
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	430a      	orrs	r2, r1
 8005254:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	69da      	ldr	r2, [r3, #28]
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005264:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2200      	movs	r2, #0
 800526a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2201      	movs	r2, #1
 8005270:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005274:	2300      	movs	r3, #0
}
 8005276:	4618      	mov	r0, r3
 8005278:	3710      	adds	r7, #16
 800527a:	46bd      	mov	sp, r7
 800527c:	bd80      	pop	{r7, pc}

0800527e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800527e:	b580      	push	{r7, lr}
 8005280:	b082      	sub	sp, #8
 8005282:	af00      	add	r7, sp, #0
 8005284:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d101      	bne.n	8005290 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800528c:	2301      	movs	r3, #1
 800528e:	e049      	b.n	8005324 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005296:	b2db      	uxtb	r3, r3
 8005298:	2b00      	cmp	r3, #0
 800529a:	d106      	bne.n	80052aa <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2200      	movs	r2, #0
 80052a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80052a4:	6878      	ldr	r0, [r7, #4]
 80052a6:	f7fc fc85 	bl	8001bb4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2202      	movs	r2, #2
 80052ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681a      	ldr	r2, [r3, #0]
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	3304      	adds	r3, #4
 80052ba:	4619      	mov	r1, r3
 80052bc:	4610      	mov	r0, r2
 80052be:	f000 fb4b 	bl	8005958 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	2201      	movs	r2, #1
 80052c6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	2201      	movs	r2, #1
 80052ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2201      	movs	r2, #1
 80052d6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2201      	movs	r2, #1
 80052de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2201      	movs	r2, #1
 80052e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2201      	movs	r2, #1
 80052ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2201      	movs	r2, #1
 80052f6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2201      	movs	r2, #1
 80052fe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2201      	movs	r2, #1
 8005306:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2201      	movs	r2, #1
 800530e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2201      	movs	r2, #1
 8005316:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	2201      	movs	r2, #1
 800531e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005322:	2300      	movs	r3, #0
}
 8005324:	4618      	mov	r0, r3
 8005326:	3708      	adds	r7, #8
 8005328:	46bd      	mov	sp, r7
 800532a:	bd80      	pop	{r7, pc}

0800532c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800532c:	b580      	push	{r7, lr}
 800532e:	b082      	sub	sp, #8
 8005330:	af00      	add	r7, sp, #0
 8005332:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d101      	bne.n	800533e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800533a:	2301      	movs	r3, #1
 800533c:	e049      	b.n	80053d2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005344:	b2db      	uxtb	r3, r3
 8005346:	2b00      	cmp	r3, #0
 8005348:	d106      	bne.n	8005358 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2200      	movs	r2, #0
 800534e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005352:	6878      	ldr	r0, [r7, #4]
 8005354:	f000 f841 	bl	80053da <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2202      	movs	r2, #2
 800535c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681a      	ldr	r2, [r3, #0]
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	3304      	adds	r3, #4
 8005368:	4619      	mov	r1, r3
 800536a:	4610      	mov	r0, r2
 800536c:	f000 faf4 	bl	8005958 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2201      	movs	r2, #1
 8005374:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2201      	movs	r2, #1
 800537c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2201      	movs	r2, #1
 8005384:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2201      	movs	r2, #1
 800538c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2201      	movs	r2, #1
 8005394:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2201      	movs	r2, #1
 800539c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2201      	movs	r2, #1
 80053a4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2201      	movs	r2, #1
 80053ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2201      	movs	r2, #1
 80053b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2201      	movs	r2, #1
 80053bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2201      	movs	r2, #1
 80053c4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2201      	movs	r2, #1
 80053cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80053d0:	2300      	movs	r3, #0
}
 80053d2:	4618      	mov	r0, r3
 80053d4:	3708      	adds	r7, #8
 80053d6:	46bd      	mov	sp, r7
 80053d8:	bd80      	pop	{r7, pc}

080053da <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80053da:	b480      	push	{r7}
 80053dc:	b083      	sub	sp, #12
 80053de:	af00      	add	r7, sp, #0
 80053e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80053e2:	bf00      	nop
 80053e4:	370c      	adds	r7, #12
 80053e6:	46bd      	mov	sp, r7
 80053e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ec:	4770      	bx	lr

080053ee <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80053ee:	b580      	push	{r7, lr}
 80053f0:	b086      	sub	sp, #24
 80053f2:	af00      	add	r7, sp, #0
 80053f4:	6078      	str	r0, [r7, #4]
 80053f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d101      	bne.n	8005402 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80053fe:	2301      	movs	r3, #1
 8005400:	e097      	b.n	8005532 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005408:	b2db      	uxtb	r3, r3
 800540a:	2b00      	cmp	r3, #0
 800540c:	d106      	bne.n	800541c <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2200      	movs	r2, #0
 8005412:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005416:	6878      	ldr	r0, [r7, #4]
 8005418:	f7fc fbec 	bl	8001bf4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2202      	movs	r2, #2
 8005420:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	689b      	ldr	r3, [r3, #8]
 800542a:	687a      	ldr	r2, [r7, #4]
 800542c:	6812      	ldr	r2, [r2, #0]
 800542e:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8005432:	f023 0307 	bic.w	r3, r3, #7
 8005436:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681a      	ldr	r2, [r3, #0]
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	3304      	adds	r3, #4
 8005440:	4619      	mov	r1, r3
 8005442:	4610      	mov	r0, r2
 8005444:	f000 fa88 	bl	8005958 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	689b      	ldr	r3, [r3, #8]
 800544e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	699b      	ldr	r3, [r3, #24]
 8005456:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	6a1b      	ldr	r3, [r3, #32]
 800545e:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	697a      	ldr	r2, [r7, #20]
 8005466:	4313      	orrs	r3, r2
 8005468:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800546a:	693b      	ldr	r3, [r7, #16]
 800546c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005470:	f023 0303 	bic.w	r3, r3, #3
 8005474:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005476:	683b      	ldr	r3, [r7, #0]
 8005478:	689a      	ldr	r2, [r3, #8]
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	699b      	ldr	r3, [r3, #24]
 800547e:	021b      	lsls	r3, r3, #8
 8005480:	4313      	orrs	r3, r2
 8005482:	693a      	ldr	r2, [r7, #16]
 8005484:	4313      	orrs	r3, r2
 8005486:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005488:	693b      	ldr	r3, [r7, #16]
 800548a:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800548e:	f023 030c 	bic.w	r3, r3, #12
 8005492:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005494:	693b      	ldr	r3, [r7, #16]
 8005496:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800549a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800549e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80054a0:	683b      	ldr	r3, [r7, #0]
 80054a2:	68da      	ldr	r2, [r3, #12]
 80054a4:	683b      	ldr	r3, [r7, #0]
 80054a6:	69db      	ldr	r3, [r3, #28]
 80054a8:	021b      	lsls	r3, r3, #8
 80054aa:	4313      	orrs	r3, r2
 80054ac:	693a      	ldr	r2, [r7, #16]
 80054ae:	4313      	orrs	r3, r2
 80054b0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	691b      	ldr	r3, [r3, #16]
 80054b6:	011a      	lsls	r2, r3, #4
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	6a1b      	ldr	r3, [r3, #32]
 80054bc:	031b      	lsls	r3, r3, #12
 80054be:	4313      	orrs	r3, r2
 80054c0:	693a      	ldr	r2, [r7, #16]
 80054c2:	4313      	orrs	r3, r2
 80054c4:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80054cc:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80054d4:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	685a      	ldr	r2, [r3, #4]
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	695b      	ldr	r3, [r3, #20]
 80054de:	011b      	lsls	r3, r3, #4
 80054e0:	4313      	orrs	r3, r2
 80054e2:	68fa      	ldr	r2, [r7, #12]
 80054e4:	4313      	orrs	r3, r2
 80054e6:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	697a      	ldr	r2, [r7, #20]
 80054ee:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	693a      	ldr	r2, [r7, #16]
 80054f6:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	68fa      	ldr	r2, [r7, #12]
 80054fe:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2201      	movs	r2, #1
 8005504:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2201      	movs	r2, #1
 800550c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2201      	movs	r2, #1
 8005514:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2201      	movs	r2, #1
 800551c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2201      	movs	r2, #1
 8005524:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2201      	movs	r2, #1
 800552c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005530:	2300      	movs	r3, #0
}
 8005532:	4618      	mov	r0, r3
 8005534:	3718      	adds	r7, #24
 8005536:	46bd      	mov	sp, r7
 8005538:	bd80      	pop	{r7, pc}
	...

0800553c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b086      	sub	sp, #24
 8005540:	af00      	add	r7, sp, #0
 8005542:	60f8      	str	r0, [r7, #12]
 8005544:	60b9      	str	r1, [r7, #8]
 8005546:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005548:	2300      	movs	r3, #0
 800554a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005552:	2b01      	cmp	r3, #1
 8005554:	d101      	bne.n	800555a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005556:	2302      	movs	r3, #2
 8005558:	e0ff      	b.n	800575a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	2201      	movs	r2, #1
 800555e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2b14      	cmp	r3, #20
 8005566:	f200 80f0 	bhi.w	800574a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800556a:	a201      	add	r2, pc, #4	@ (adr r2, 8005570 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800556c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005570:	080055c5 	.word	0x080055c5
 8005574:	0800574b 	.word	0x0800574b
 8005578:	0800574b 	.word	0x0800574b
 800557c:	0800574b 	.word	0x0800574b
 8005580:	08005605 	.word	0x08005605
 8005584:	0800574b 	.word	0x0800574b
 8005588:	0800574b 	.word	0x0800574b
 800558c:	0800574b 	.word	0x0800574b
 8005590:	08005647 	.word	0x08005647
 8005594:	0800574b 	.word	0x0800574b
 8005598:	0800574b 	.word	0x0800574b
 800559c:	0800574b 	.word	0x0800574b
 80055a0:	08005687 	.word	0x08005687
 80055a4:	0800574b 	.word	0x0800574b
 80055a8:	0800574b 	.word	0x0800574b
 80055ac:	0800574b 	.word	0x0800574b
 80055b0:	080056c9 	.word	0x080056c9
 80055b4:	0800574b 	.word	0x0800574b
 80055b8:	0800574b 	.word	0x0800574b
 80055bc:	0800574b 	.word	0x0800574b
 80055c0:	08005709 	.word	0x08005709
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	68b9      	ldr	r1, [r7, #8]
 80055ca:	4618      	mov	r0, r3
 80055cc:	f000 fa60 	bl	8005a90 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	699a      	ldr	r2, [r3, #24]
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f042 0208 	orr.w	r2, r2, #8
 80055de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	699a      	ldr	r2, [r3, #24]
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f022 0204 	bic.w	r2, r2, #4
 80055ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	6999      	ldr	r1, [r3, #24]
 80055f6:	68bb      	ldr	r3, [r7, #8]
 80055f8:	691a      	ldr	r2, [r3, #16]
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	430a      	orrs	r2, r1
 8005600:	619a      	str	r2, [r3, #24]
      break;
 8005602:	e0a5      	b.n	8005750 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	68b9      	ldr	r1, [r7, #8]
 800560a:	4618      	mov	r0, r3
 800560c:	f000 fad0 	bl	8005bb0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	699a      	ldr	r2, [r3, #24]
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800561e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	699a      	ldr	r2, [r3, #24]
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800562e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	6999      	ldr	r1, [r3, #24]
 8005636:	68bb      	ldr	r3, [r7, #8]
 8005638:	691b      	ldr	r3, [r3, #16]
 800563a:	021a      	lsls	r2, r3, #8
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	430a      	orrs	r2, r1
 8005642:	619a      	str	r2, [r3, #24]
      break;
 8005644:	e084      	b.n	8005750 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	68b9      	ldr	r1, [r7, #8]
 800564c:	4618      	mov	r0, r3
 800564e:	f000 fb39 	bl	8005cc4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	69da      	ldr	r2, [r3, #28]
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f042 0208 	orr.w	r2, r2, #8
 8005660:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	69da      	ldr	r2, [r3, #28]
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f022 0204 	bic.w	r2, r2, #4
 8005670:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	69d9      	ldr	r1, [r3, #28]
 8005678:	68bb      	ldr	r3, [r7, #8]
 800567a:	691a      	ldr	r2, [r3, #16]
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	430a      	orrs	r2, r1
 8005682:	61da      	str	r2, [r3, #28]
      break;
 8005684:	e064      	b.n	8005750 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	68b9      	ldr	r1, [r7, #8]
 800568c:	4618      	mov	r0, r3
 800568e:	f000 fba1 	bl	8005dd4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	69da      	ldr	r2, [r3, #28]
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80056a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	69da      	ldr	r2, [r3, #28]
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80056b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	69d9      	ldr	r1, [r3, #28]
 80056b8:	68bb      	ldr	r3, [r7, #8]
 80056ba:	691b      	ldr	r3, [r3, #16]
 80056bc:	021a      	lsls	r2, r3, #8
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	430a      	orrs	r2, r1
 80056c4:	61da      	str	r2, [r3, #28]
      break;
 80056c6:	e043      	b.n	8005750 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	68b9      	ldr	r1, [r7, #8]
 80056ce:	4618      	mov	r0, r3
 80056d0:	f000 fc0a 	bl	8005ee8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f042 0208 	orr.w	r2, r2, #8
 80056e2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f022 0204 	bic.w	r2, r2, #4
 80056f2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80056fa:	68bb      	ldr	r3, [r7, #8]
 80056fc:	691a      	ldr	r2, [r3, #16]
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	430a      	orrs	r2, r1
 8005704:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005706:	e023      	b.n	8005750 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	68b9      	ldr	r1, [r7, #8]
 800570e:	4618      	mov	r0, r3
 8005710:	f000 fc4e 	bl	8005fb0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005722:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005732:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800573a:	68bb      	ldr	r3, [r7, #8]
 800573c:	691b      	ldr	r3, [r3, #16]
 800573e:	021a      	lsls	r2, r3, #8
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	430a      	orrs	r2, r1
 8005746:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005748:	e002      	b.n	8005750 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800574a:	2301      	movs	r3, #1
 800574c:	75fb      	strb	r3, [r7, #23]
      break;
 800574e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	2200      	movs	r2, #0
 8005754:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005758:	7dfb      	ldrb	r3, [r7, #23]
}
 800575a:	4618      	mov	r0, r3
 800575c:	3718      	adds	r7, #24
 800575e:	46bd      	mov	sp, r7
 8005760:	bd80      	pop	{r7, pc}
 8005762:	bf00      	nop

08005764 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b084      	sub	sp, #16
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
 800576c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800576e:	2300      	movs	r3, #0
 8005770:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005778:	2b01      	cmp	r3, #1
 800577a:	d101      	bne.n	8005780 <HAL_TIM_ConfigClockSource+0x1c>
 800577c:	2302      	movs	r3, #2
 800577e:	e0de      	b.n	800593e <HAL_TIM_ConfigClockSource+0x1da>
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2201      	movs	r2, #1
 8005784:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2202      	movs	r2, #2
 800578c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	689b      	ldr	r3, [r3, #8]
 8005796:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005798:	68bb      	ldr	r3, [r7, #8]
 800579a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800579e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80057a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80057aa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	68ba      	ldr	r2, [r7, #8]
 80057b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	4a63      	ldr	r2, [pc, #396]	@ (8005948 <HAL_TIM_ConfigClockSource+0x1e4>)
 80057ba:	4293      	cmp	r3, r2
 80057bc:	f000 80a9 	beq.w	8005912 <HAL_TIM_ConfigClockSource+0x1ae>
 80057c0:	4a61      	ldr	r2, [pc, #388]	@ (8005948 <HAL_TIM_ConfigClockSource+0x1e4>)
 80057c2:	4293      	cmp	r3, r2
 80057c4:	f200 80ae 	bhi.w	8005924 <HAL_TIM_ConfigClockSource+0x1c0>
 80057c8:	4a60      	ldr	r2, [pc, #384]	@ (800594c <HAL_TIM_ConfigClockSource+0x1e8>)
 80057ca:	4293      	cmp	r3, r2
 80057cc:	f000 80a1 	beq.w	8005912 <HAL_TIM_ConfigClockSource+0x1ae>
 80057d0:	4a5e      	ldr	r2, [pc, #376]	@ (800594c <HAL_TIM_ConfigClockSource+0x1e8>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	f200 80a6 	bhi.w	8005924 <HAL_TIM_ConfigClockSource+0x1c0>
 80057d8:	4a5d      	ldr	r2, [pc, #372]	@ (8005950 <HAL_TIM_ConfigClockSource+0x1ec>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	f000 8099 	beq.w	8005912 <HAL_TIM_ConfigClockSource+0x1ae>
 80057e0:	4a5b      	ldr	r2, [pc, #364]	@ (8005950 <HAL_TIM_ConfigClockSource+0x1ec>)
 80057e2:	4293      	cmp	r3, r2
 80057e4:	f200 809e 	bhi.w	8005924 <HAL_TIM_ConfigClockSource+0x1c0>
 80057e8:	4a5a      	ldr	r2, [pc, #360]	@ (8005954 <HAL_TIM_ConfigClockSource+0x1f0>)
 80057ea:	4293      	cmp	r3, r2
 80057ec:	f000 8091 	beq.w	8005912 <HAL_TIM_ConfigClockSource+0x1ae>
 80057f0:	4a58      	ldr	r2, [pc, #352]	@ (8005954 <HAL_TIM_ConfigClockSource+0x1f0>)
 80057f2:	4293      	cmp	r3, r2
 80057f4:	f200 8096 	bhi.w	8005924 <HAL_TIM_ConfigClockSource+0x1c0>
 80057f8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80057fc:	f000 8089 	beq.w	8005912 <HAL_TIM_ConfigClockSource+0x1ae>
 8005800:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005804:	f200 808e 	bhi.w	8005924 <HAL_TIM_ConfigClockSource+0x1c0>
 8005808:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800580c:	d03e      	beq.n	800588c <HAL_TIM_ConfigClockSource+0x128>
 800580e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005812:	f200 8087 	bhi.w	8005924 <HAL_TIM_ConfigClockSource+0x1c0>
 8005816:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800581a:	f000 8086 	beq.w	800592a <HAL_TIM_ConfigClockSource+0x1c6>
 800581e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005822:	d87f      	bhi.n	8005924 <HAL_TIM_ConfigClockSource+0x1c0>
 8005824:	2b70      	cmp	r3, #112	@ 0x70
 8005826:	d01a      	beq.n	800585e <HAL_TIM_ConfigClockSource+0xfa>
 8005828:	2b70      	cmp	r3, #112	@ 0x70
 800582a:	d87b      	bhi.n	8005924 <HAL_TIM_ConfigClockSource+0x1c0>
 800582c:	2b60      	cmp	r3, #96	@ 0x60
 800582e:	d050      	beq.n	80058d2 <HAL_TIM_ConfigClockSource+0x16e>
 8005830:	2b60      	cmp	r3, #96	@ 0x60
 8005832:	d877      	bhi.n	8005924 <HAL_TIM_ConfigClockSource+0x1c0>
 8005834:	2b50      	cmp	r3, #80	@ 0x50
 8005836:	d03c      	beq.n	80058b2 <HAL_TIM_ConfigClockSource+0x14e>
 8005838:	2b50      	cmp	r3, #80	@ 0x50
 800583a:	d873      	bhi.n	8005924 <HAL_TIM_ConfigClockSource+0x1c0>
 800583c:	2b40      	cmp	r3, #64	@ 0x40
 800583e:	d058      	beq.n	80058f2 <HAL_TIM_ConfigClockSource+0x18e>
 8005840:	2b40      	cmp	r3, #64	@ 0x40
 8005842:	d86f      	bhi.n	8005924 <HAL_TIM_ConfigClockSource+0x1c0>
 8005844:	2b30      	cmp	r3, #48	@ 0x30
 8005846:	d064      	beq.n	8005912 <HAL_TIM_ConfigClockSource+0x1ae>
 8005848:	2b30      	cmp	r3, #48	@ 0x30
 800584a:	d86b      	bhi.n	8005924 <HAL_TIM_ConfigClockSource+0x1c0>
 800584c:	2b20      	cmp	r3, #32
 800584e:	d060      	beq.n	8005912 <HAL_TIM_ConfigClockSource+0x1ae>
 8005850:	2b20      	cmp	r3, #32
 8005852:	d867      	bhi.n	8005924 <HAL_TIM_ConfigClockSource+0x1c0>
 8005854:	2b00      	cmp	r3, #0
 8005856:	d05c      	beq.n	8005912 <HAL_TIM_ConfigClockSource+0x1ae>
 8005858:	2b10      	cmp	r3, #16
 800585a:	d05a      	beq.n	8005912 <HAL_TIM_ConfigClockSource+0x1ae>
 800585c:	e062      	b.n	8005924 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800586e:	f000 fc81 	bl	8006174 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	689b      	ldr	r3, [r3, #8]
 8005878:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800587a:	68bb      	ldr	r3, [r7, #8]
 800587c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005880:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	68ba      	ldr	r2, [r7, #8]
 8005888:	609a      	str	r2, [r3, #8]
      break;
 800588a:	e04f      	b.n	800592c <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005890:	683b      	ldr	r3, [r7, #0]
 8005892:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800589c:	f000 fc6a 	bl	8006174 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	689a      	ldr	r2, [r3, #8]
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80058ae:	609a      	str	r2, [r3, #8]
      break;
 80058b0:	e03c      	b.n	800592c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80058be:	461a      	mov	r2, r3
 80058c0:	f000 fbdc 	bl	800607c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	2150      	movs	r1, #80	@ 0x50
 80058ca:	4618      	mov	r0, r3
 80058cc:	f000 fc35 	bl	800613a <TIM_ITRx_SetConfig>
      break;
 80058d0:	e02c      	b.n	800592c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80058de:	461a      	mov	r2, r3
 80058e0:	f000 fbfb 	bl	80060da <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	2160      	movs	r1, #96	@ 0x60
 80058ea:	4618      	mov	r0, r3
 80058ec:	f000 fc25 	bl	800613a <TIM_ITRx_SetConfig>
      break;
 80058f0:	e01c      	b.n	800592c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80058fe:	461a      	mov	r2, r3
 8005900:	f000 fbbc 	bl	800607c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	2140      	movs	r1, #64	@ 0x40
 800590a:	4618      	mov	r0, r3
 800590c:	f000 fc15 	bl	800613a <TIM_ITRx_SetConfig>
      break;
 8005910:	e00c      	b.n	800592c <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681a      	ldr	r2, [r3, #0]
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	4619      	mov	r1, r3
 800591c:	4610      	mov	r0, r2
 800591e:	f000 fc0c 	bl	800613a <TIM_ITRx_SetConfig>
      break;
 8005922:	e003      	b.n	800592c <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8005924:	2301      	movs	r3, #1
 8005926:	73fb      	strb	r3, [r7, #15]
      break;
 8005928:	e000      	b.n	800592c <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 800592a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2201      	movs	r2, #1
 8005930:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2200      	movs	r2, #0
 8005938:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800593c:	7bfb      	ldrb	r3, [r7, #15]
}
 800593e:	4618      	mov	r0, r3
 8005940:	3710      	adds	r7, #16
 8005942:	46bd      	mov	sp, r7
 8005944:	bd80      	pop	{r7, pc}
 8005946:	bf00      	nop
 8005948:	00100070 	.word	0x00100070
 800594c:	00100040 	.word	0x00100040
 8005950:	00100030 	.word	0x00100030
 8005954:	00100020 	.word	0x00100020

08005958 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005958:	b480      	push	{r7}
 800595a:	b085      	sub	sp, #20
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
 8005960:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	4a42      	ldr	r2, [pc, #264]	@ (8005a74 <TIM_Base_SetConfig+0x11c>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d00f      	beq.n	8005990 <TIM_Base_SetConfig+0x38>
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005976:	d00b      	beq.n	8005990 <TIM_Base_SetConfig+0x38>
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	4a3f      	ldr	r2, [pc, #252]	@ (8005a78 <TIM_Base_SetConfig+0x120>)
 800597c:	4293      	cmp	r3, r2
 800597e:	d007      	beq.n	8005990 <TIM_Base_SetConfig+0x38>
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	4a3e      	ldr	r2, [pc, #248]	@ (8005a7c <TIM_Base_SetConfig+0x124>)
 8005984:	4293      	cmp	r3, r2
 8005986:	d003      	beq.n	8005990 <TIM_Base_SetConfig+0x38>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	4a3d      	ldr	r2, [pc, #244]	@ (8005a80 <TIM_Base_SetConfig+0x128>)
 800598c:	4293      	cmp	r3, r2
 800598e:	d108      	bne.n	80059a2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005996:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	685b      	ldr	r3, [r3, #4]
 800599c:	68fa      	ldr	r2, [r7, #12]
 800599e:	4313      	orrs	r3, r2
 80059a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	4a33      	ldr	r2, [pc, #204]	@ (8005a74 <TIM_Base_SetConfig+0x11c>)
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d01b      	beq.n	80059e2 <TIM_Base_SetConfig+0x8a>
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059b0:	d017      	beq.n	80059e2 <TIM_Base_SetConfig+0x8a>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	4a30      	ldr	r2, [pc, #192]	@ (8005a78 <TIM_Base_SetConfig+0x120>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d013      	beq.n	80059e2 <TIM_Base_SetConfig+0x8a>
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	4a2f      	ldr	r2, [pc, #188]	@ (8005a7c <TIM_Base_SetConfig+0x124>)
 80059be:	4293      	cmp	r3, r2
 80059c0:	d00f      	beq.n	80059e2 <TIM_Base_SetConfig+0x8a>
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	4a2e      	ldr	r2, [pc, #184]	@ (8005a80 <TIM_Base_SetConfig+0x128>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d00b      	beq.n	80059e2 <TIM_Base_SetConfig+0x8a>
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	4a2d      	ldr	r2, [pc, #180]	@ (8005a84 <TIM_Base_SetConfig+0x12c>)
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d007      	beq.n	80059e2 <TIM_Base_SetConfig+0x8a>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	4a2c      	ldr	r2, [pc, #176]	@ (8005a88 <TIM_Base_SetConfig+0x130>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d003      	beq.n	80059e2 <TIM_Base_SetConfig+0x8a>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	4a2b      	ldr	r2, [pc, #172]	@ (8005a8c <TIM_Base_SetConfig+0x134>)
 80059de:	4293      	cmp	r3, r2
 80059e0:	d108      	bne.n	80059f4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80059e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	68db      	ldr	r3, [r3, #12]
 80059ee:	68fa      	ldr	r2, [r7, #12]
 80059f0:	4313      	orrs	r3, r2
 80059f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80059fa:	683b      	ldr	r3, [r7, #0]
 80059fc:	695b      	ldr	r3, [r3, #20]
 80059fe:	4313      	orrs	r3, r2
 8005a00:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	68fa      	ldr	r2, [r7, #12]
 8005a06:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	689a      	ldr	r2, [r3, #8]
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	681a      	ldr	r2, [r3, #0]
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	4a16      	ldr	r2, [pc, #88]	@ (8005a74 <TIM_Base_SetConfig+0x11c>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d00f      	beq.n	8005a40 <TIM_Base_SetConfig+0xe8>
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	4a17      	ldr	r2, [pc, #92]	@ (8005a80 <TIM_Base_SetConfig+0x128>)
 8005a24:	4293      	cmp	r3, r2
 8005a26:	d00b      	beq.n	8005a40 <TIM_Base_SetConfig+0xe8>
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	4a16      	ldr	r2, [pc, #88]	@ (8005a84 <TIM_Base_SetConfig+0x12c>)
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	d007      	beq.n	8005a40 <TIM_Base_SetConfig+0xe8>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	4a15      	ldr	r2, [pc, #84]	@ (8005a88 <TIM_Base_SetConfig+0x130>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d003      	beq.n	8005a40 <TIM_Base_SetConfig+0xe8>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	4a14      	ldr	r2, [pc, #80]	@ (8005a8c <TIM_Base_SetConfig+0x134>)
 8005a3c:	4293      	cmp	r3, r2
 8005a3e:	d103      	bne.n	8005a48 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	691a      	ldr	r2, [r3, #16]
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2201      	movs	r2, #1
 8005a4c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	691b      	ldr	r3, [r3, #16]
 8005a52:	f003 0301 	and.w	r3, r3, #1
 8005a56:	2b01      	cmp	r3, #1
 8005a58:	d105      	bne.n	8005a66 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	691b      	ldr	r3, [r3, #16]
 8005a5e:	f023 0201 	bic.w	r2, r3, #1
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	611a      	str	r2, [r3, #16]
  }
}
 8005a66:	bf00      	nop
 8005a68:	3714      	adds	r7, #20
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a70:	4770      	bx	lr
 8005a72:	bf00      	nop
 8005a74:	40012c00 	.word	0x40012c00
 8005a78:	40000400 	.word	0x40000400
 8005a7c:	40000800 	.word	0x40000800
 8005a80:	40013400 	.word	0x40013400
 8005a84:	40014000 	.word	0x40014000
 8005a88:	40014400 	.word	0x40014400
 8005a8c:	40014800 	.word	0x40014800

08005a90 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005a90:	b480      	push	{r7}
 8005a92:	b087      	sub	sp, #28
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	6078      	str	r0, [r7, #4]
 8005a98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6a1b      	ldr	r3, [r3, #32]
 8005a9e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6a1b      	ldr	r3, [r3, #32]
 8005aa4:	f023 0201 	bic.w	r2, r3, #1
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	685b      	ldr	r3, [r3, #4]
 8005ab0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	699b      	ldr	r3, [r3, #24]
 8005ab6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005abe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ac2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	f023 0303 	bic.w	r3, r3, #3
 8005aca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	68fa      	ldr	r2, [r7, #12]
 8005ad2:	4313      	orrs	r3, r2
 8005ad4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005ad6:	697b      	ldr	r3, [r7, #20]
 8005ad8:	f023 0302 	bic.w	r3, r3, #2
 8005adc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	689b      	ldr	r3, [r3, #8]
 8005ae2:	697a      	ldr	r2, [r7, #20]
 8005ae4:	4313      	orrs	r3, r2
 8005ae6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	4a2c      	ldr	r2, [pc, #176]	@ (8005b9c <TIM_OC1_SetConfig+0x10c>)
 8005aec:	4293      	cmp	r3, r2
 8005aee:	d00f      	beq.n	8005b10 <TIM_OC1_SetConfig+0x80>
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	4a2b      	ldr	r2, [pc, #172]	@ (8005ba0 <TIM_OC1_SetConfig+0x110>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d00b      	beq.n	8005b10 <TIM_OC1_SetConfig+0x80>
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	4a2a      	ldr	r2, [pc, #168]	@ (8005ba4 <TIM_OC1_SetConfig+0x114>)
 8005afc:	4293      	cmp	r3, r2
 8005afe:	d007      	beq.n	8005b10 <TIM_OC1_SetConfig+0x80>
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	4a29      	ldr	r2, [pc, #164]	@ (8005ba8 <TIM_OC1_SetConfig+0x118>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d003      	beq.n	8005b10 <TIM_OC1_SetConfig+0x80>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	4a28      	ldr	r2, [pc, #160]	@ (8005bac <TIM_OC1_SetConfig+0x11c>)
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d10c      	bne.n	8005b2a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005b10:	697b      	ldr	r3, [r7, #20]
 8005b12:	f023 0308 	bic.w	r3, r3, #8
 8005b16:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	68db      	ldr	r3, [r3, #12]
 8005b1c:	697a      	ldr	r2, [r7, #20]
 8005b1e:	4313      	orrs	r3, r2
 8005b20:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005b22:	697b      	ldr	r3, [r7, #20]
 8005b24:	f023 0304 	bic.w	r3, r3, #4
 8005b28:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	4a1b      	ldr	r2, [pc, #108]	@ (8005b9c <TIM_OC1_SetConfig+0x10c>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d00f      	beq.n	8005b52 <TIM_OC1_SetConfig+0xc2>
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	4a1a      	ldr	r2, [pc, #104]	@ (8005ba0 <TIM_OC1_SetConfig+0x110>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d00b      	beq.n	8005b52 <TIM_OC1_SetConfig+0xc2>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	4a19      	ldr	r2, [pc, #100]	@ (8005ba4 <TIM_OC1_SetConfig+0x114>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d007      	beq.n	8005b52 <TIM_OC1_SetConfig+0xc2>
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	4a18      	ldr	r2, [pc, #96]	@ (8005ba8 <TIM_OC1_SetConfig+0x118>)
 8005b46:	4293      	cmp	r3, r2
 8005b48:	d003      	beq.n	8005b52 <TIM_OC1_SetConfig+0xc2>
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	4a17      	ldr	r2, [pc, #92]	@ (8005bac <TIM_OC1_SetConfig+0x11c>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d111      	bne.n	8005b76 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005b52:	693b      	ldr	r3, [r7, #16]
 8005b54:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005b58:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005b5a:	693b      	ldr	r3, [r7, #16]
 8005b5c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005b60:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	695b      	ldr	r3, [r3, #20]
 8005b66:	693a      	ldr	r2, [r7, #16]
 8005b68:	4313      	orrs	r3, r2
 8005b6a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	699b      	ldr	r3, [r3, #24]
 8005b70:	693a      	ldr	r2, [r7, #16]
 8005b72:	4313      	orrs	r3, r2
 8005b74:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	693a      	ldr	r2, [r7, #16]
 8005b7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	68fa      	ldr	r2, [r7, #12]
 8005b80:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005b82:	683b      	ldr	r3, [r7, #0]
 8005b84:	685a      	ldr	r2, [r3, #4]
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	697a      	ldr	r2, [r7, #20]
 8005b8e:	621a      	str	r2, [r3, #32]
}
 8005b90:	bf00      	nop
 8005b92:	371c      	adds	r7, #28
 8005b94:	46bd      	mov	sp, r7
 8005b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9a:	4770      	bx	lr
 8005b9c:	40012c00 	.word	0x40012c00
 8005ba0:	40013400 	.word	0x40013400
 8005ba4:	40014000 	.word	0x40014000
 8005ba8:	40014400 	.word	0x40014400
 8005bac:	40014800 	.word	0x40014800

08005bb0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005bb0:	b480      	push	{r7}
 8005bb2:	b087      	sub	sp, #28
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
 8005bb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6a1b      	ldr	r3, [r3, #32]
 8005bbe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6a1b      	ldr	r3, [r3, #32]
 8005bc4:	f023 0210 	bic.w	r2, r3, #16
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	685b      	ldr	r3, [r3, #4]
 8005bd0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	699b      	ldr	r3, [r3, #24]
 8005bd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005bde:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005be2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005bea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	021b      	lsls	r3, r3, #8
 8005bf2:	68fa      	ldr	r2, [r7, #12]
 8005bf4:	4313      	orrs	r3, r2
 8005bf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005bf8:	697b      	ldr	r3, [r7, #20]
 8005bfa:	f023 0320 	bic.w	r3, r3, #32
 8005bfe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	689b      	ldr	r3, [r3, #8]
 8005c04:	011b      	lsls	r3, r3, #4
 8005c06:	697a      	ldr	r2, [r7, #20]
 8005c08:	4313      	orrs	r3, r2
 8005c0a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	4a28      	ldr	r2, [pc, #160]	@ (8005cb0 <TIM_OC2_SetConfig+0x100>)
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d003      	beq.n	8005c1c <TIM_OC2_SetConfig+0x6c>
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	4a27      	ldr	r2, [pc, #156]	@ (8005cb4 <TIM_OC2_SetConfig+0x104>)
 8005c18:	4293      	cmp	r3, r2
 8005c1a:	d10d      	bne.n	8005c38 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005c1c:	697b      	ldr	r3, [r7, #20]
 8005c1e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c22:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	68db      	ldr	r3, [r3, #12]
 8005c28:	011b      	lsls	r3, r3, #4
 8005c2a:	697a      	ldr	r2, [r7, #20]
 8005c2c:	4313      	orrs	r3, r2
 8005c2e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005c30:	697b      	ldr	r3, [r7, #20]
 8005c32:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005c36:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	4a1d      	ldr	r2, [pc, #116]	@ (8005cb0 <TIM_OC2_SetConfig+0x100>)
 8005c3c:	4293      	cmp	r3, r2
 8005c3e:	d00f      	beq.n	8005c60 <TIM_OC2_SetConfig+0xb0>
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	4a1c      	ldr	r2, [pc, #112]	@ (8005cb4 <TIM_OC2_SetConfig+0x104>)
 8005c44:	4293      	cmp	r3, r2
 8005c46:	d00b      	beq.n	8005c60 <TIM_OC2_SetConfig+0xb0>
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	4a1b      	ldr	r2, [pc, #108]	@ (8005cb8 <TIM_OC2_SetConfig+0x108>)
 8005c4c:	4293      	cmp	r3, r2
 8005c4e:	d007      	beq.n	8005c60 <TIM_OC2_SetConfig+0xb0>
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	4a1a      	ldr	r2, [pc, #104]	@ (8005cbc <TIM_OC2_SetConfig+0x10c>)
 8005c54:	4293      	cmp	r3, r2
 8005c56:	d003      	beq.n	8005c60 <TIM_OC2_SetConfig+0xb0>
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	4a19      	ldr	r2, [pc, #100]	@ (8005cc0 <TIM_OC2_SetConfig+0x110>)
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	d113      	bne.n	8005c88 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005c60:	693b      	ldr	r3, [r7, #16]
 8005c62:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005c66:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005c68:	693b      	ldr	r3, [r7, #16]
 8005c6a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005c6e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	695b      	ldr	r3, [r3, #20]
 8005c74:	009b      	lsls	r3, r3, #2
 8005c76:	693a      	ldr	r2, [r7, #16]
 8005c78:	4313      	orrs	r3, r2
 8005c7a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	699b      	ldr	r3, [r3, #24]
 8005c80:	009b      	lsls	r3, r3, #2
 8005c82:	693a      	ldr	r2, [r7, #16]
 8005c84:	4313      	orrs	r3, r2
 8005c86:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	693a      	ldr	r2, [r7, #16]
 8005c8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	68fa      	ldr	r2, [r7, #12]
 8005c92:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	685a      	ldr	r2, [r3, #4]
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	697a      	ldr	r2, [r7, #20]
 8005ca0:	621a      	str	r2, [r3, #32]
}
 8005ca2:	bf00      	nop
 8005ca4:	371c      	adds	r7, #28
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cac:	4770      	bx	lr
 8005cae:	bf00      	nop
 8005cb0:	40012c00 	.word	0x40012c00
 8005cb4:	40013400 	.word	0x40013400
 8005cb8:	40014000 	.word	0x40014000
 8005cbc:	40014400 	.word	0x40014400
 8005cc0:	40014800 	.word	0x40014800

08005cc4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	b087      	sub	sp, #28
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
 8005ccc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6a1b      	ldr	r3, [r3, #32]
 8005cd2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	6a1b      	ldr	r3, [r3, #32]
 8005cd8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	685b      	ldr	r3, [r3, #4]
 8005ce4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	69db      	ldr	r3, [r3, #28]
 8005cea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005cf2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005cf6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	f023 0303 	bic.w	r3, r3, #3
 8005cfe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	68fa      	ldr	r2, [r7, #12]
 8005d06:	4313      	orrs	r3, r2
 8005d08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005d0a:	697b      	ldr	r3, [r7, #20]
 8005d0c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005d10:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005d12:	683b      	ldr	r3, [r7, #0]
 8005d14:	689b      	ldr	r3, [r3, #8]
 8005d16:	021b      	lsls	r3, r3, #8
 8005d18:	697a      	ldr	r2, [r7, #20]
 8005d1a:	4313      	orrs	r3, r2
 8005d1c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	4a27      	ldr	r2, [pc, #156]	@ (8005dc0 <TIM_OC3_SetConfig+0xfc>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d003      	beq.n	8005d2e <TIM_OC3_SetConfig+0x6a>
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	4a26      	ldr	r2, [pc, #152]	@ (8005dc4 <TIM_OC3_SetConfig+0x100>)
 8005d2a:	4293      	cmp	r3, r2
 8005d2c:	d10d      	bne.n	8005d4a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005d2e:	697b      	ldr	r3, [r7, #20]
 8005d30:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005d34:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	68db      	ldr	r3, [r3, #12]
 8005d3a:	021b      	lsls	r3, r3, #8
 8005d3c:	697a      	ldr	r2, [r7, #20]
 8005d3e:	4313      	orrs	r3, r2
 8005d40:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005d42:	697b      	ldr	r3, [r7, #20]
 8005d44:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005d48:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	4a1c      	ldr	r2, [pc, #112]	@ (8005dc0 <TIM_OC3_SetConfig+0xfc>)
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d00f      	beq.n	8005d72 <TIM_OC3_SetConfig+0xae>
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	4a1b      	ldr	r2, [pc, #108]	@ (8005dc4 <TIM_OC3_SetConfig+0x100>)
 8005d56:	4293      	cmp	r3, r2
 8005d58:	d00b      	beq.n	8005d72 <TIM_OC3_SetConfig+0xae>
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	4a1a      	ldr	r2, [pc, #104]	@ (8005dc8 <TIM_OC3_SetConfig+0x104>)
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d007      	beq.n	8005d72 <TIM_OC3_SetConfig+0xae>
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	4a19      	ldr	r2, [pc, #100]	@ (8005dcc <TIM_OC3_SetConfig+0x108>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d003      	beq.n	8005d72 <TIM_OC3_SetConfig+0xae>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	4a18      	ldr	r2, [pc, #96]	@ (8005dd0 <TIM_OC3_SetConfig+0x10c>)
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d113      	bne.n	8005d9a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005d72:	693b      	ldr	r3, [r7, #16]
 8005d74:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005d78:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005d7a:	693b      	ldr	r3, [r7, #16]
 8005d7c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005d80:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	695b      	ldr	r3, [r3, #20]
 8005d86:	011b      	lsls	r3, r3, #4
 8005d88:	693a      	ldr	r2, [r7, #16]
 8005d8a:	4313      	orrs	r3, r2
 8005d8c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	699b      	ldr	r3, [r3, #24]
 8005d92:	011b      	lsls	r3, r3, #4
 8005d94:	693a      	ldr	r2, [r7, #16]
 8005d96:	4313      	orrs	r3, r2
 8005d98:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	693a      	ldr	r2, [r7, #16]
 8005d9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	68fa      	ldr	r2, [r7, #12]
 8005da4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005da6:	683b      	ldr	r3, [r7, #0]
 8005da8:	685a      	ldr	r2, [r3, #4]
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	697a      	ldr	r2, [r7, #20]
 8005db2:	621a      	str	r2, [r3, #32]
}
 8005db4:	bf00      	nop
 8005db6:	371c      	adds	r7, #28
 8005db8:	46bd      	mov	sp, r7
 8005dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbe:	4770      	bx	lr
 8005dc0:	40012c00 	.word	0x40012c00
 8005dc4:	40013400 	.word	0x40013400
 8005dc8:	40014000 	.word	0x40014000
 8005dcc:	40014400 	.word	0x40014400
 8005dd0:	40014800 	.word	0x40014800

08005dd4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005dd4:	b480      	push	{r7}
 8005dd6:	b087      	sub	sp, #28
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
 8005ddc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	6a1b      	ldr	r3, [r3, #32]
 8005de2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6a1b      	ldr	r3, [r3, #32]
 8005de8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	685b      	ldr	r3, [r3, #4]
 8005df4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	69db      	ldr	r3, [r3, #28]
 8005dfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005e02:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005e06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e0e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	021b      	lsls	r3, r3, #8
 8005e16:	68fa      	ldr	r2, [r7, #12]
 8005e18:	4313      	orrs	r3, r2
 8005e1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005e1c:	697b      	ldr	r3, [r7, #20]
 8005e1e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005e22:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	689b      	ldr	r3, [r3, #8]
 8005e28:	031b      	lsls	r3, r3, #12
 8005e2a:	697a      	ldr	r2, [r7, #20]
 8005e2c:	4313      	orrs	r3, r2
 8005e2e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	4a28      	ldr	r2, [pc, #160]	@ (8005ed4 <TIM_OC4_SetConfig+0x100>)
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d003      	beq.n	8005e40 <TIM_OC4_SetConfig+0x6c>
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	4a27      	ldr	r2, [pc, #156]	@ (8005ed8 <TIM_OC4_SetConfig+0x104>)
 8005e3c:	4293      	cmp	r3, r2
 8005e3e:	d10d      	bne.n	8005e5c <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8005e40:	697b      	ldr	r3, [r7, #20]
 8005e42:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005e46:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	68db      	ldr	r3, [r3, #12]
 8005e4c:	031b      	lsls	r3, r3, #12
 8005e4e:	697a      	ldr	r2, [r7, #20]
 8005e50:	4313      	orrs	r3, r2
 8005e52:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8005e54:	697b      	ldr	r3, [r7, #20]
 8005e56:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005e5a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	4a1d      	ldr	r2, [pc, #116]	@ (8005ed4 <TIM_OC4_SetConfig+0x100>)
 8005e60:	4293      	cmp	r3, r2
 8005e62:	d00f      	beq.n	8005e84 <TIM_OC4_SetConfig+0xb0>
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	4a1c      	ldr	r2, [pc, #112]	@ (8005ed8 <TIM_OC4_SetConfig+0x104>)
 8005e68:	4293      	cmp	r3, r2
 8005e6a:	d00b      	beq.n	8005e84 <TIM_OC4_SetConfig+0xb0>
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	4a1b      	ldr	r2, [pc, #108]	@ (8005edc <TIM_OC4_SetConfig+0x108>)
 8005e70:	4293      	cmp	r3, r2
 8005e72:	d007      	beq.n	8005e84 <TIM_OC4_SetConfig+0xb0>
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	4a1a      	ldr	r2, [pc, #104]	@ (8005ee0 <TIM_OC4_SetConfig+0x10c>)
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	d003      	beq.n	8005e84 <TIM_OC4_SetConfig+0xb0>
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	4a19      	ldr	r2, [pc, #100]	@ (8005ee4 <TIM_OC4_SetConfig+0x110>)
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d113      	bne.n	8005eac <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005e84:	693b      	ldr	r3, [r7, #16]
 8005e86:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005e8a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8005e8c:	693b      	ldr	r3, [r7, #16]
 8005e8e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005e92:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	695b      	ldr	r3, [r3, #20]
 8005e98:	019b      	lsls	r3, r3, #6
 8005e9a:	693a      	ldr	r2, [r7, #16]
 8005e9c:	4313      	orrs	r3, r2
 8005e9e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8005ea0:	683b      	ldr	r3, [r7, #0]
 8005ea2:	699b      	ldr	r3, [r3, #24]
 8005ea4:	019b      	lsls	r3, r3, #6
 8005ea6:	693a      	ldr	r2, [r7, #16]
 8005ea8:	4313      	orrs	r3, r2
 8005eaa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	693a      	ldr	r2, [r7, #16]
 8005eb0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	68fa      	ldr	r2, [r7, #12]
 8005eb6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	685a      	ldr	r2, [r3, #4]
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	697a      	ldr	r2, [r7, #20]
 8005ec4:	621a      	str	r2, [r3, #32]
}
 8005ec6:	bf00      	nop
 8005ec8:	371c      	adds	r7, #28
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed0:	4770      	bx	lr
 8005ed2:	bf00      	nop
 8005ed4:	40012c00 	.word	0x40012c00
 8005ed8:	40013400 	.word	0x40013400
 8005edc:	40014000 	.word	0x40014000
 8005ee0:	40014400 	.word	0x40014400
 8005ee4:	40014800 	.word	0x40014800

08005ee8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005ee8:	b480      	push	{r7}
 8005eea:	b087      	sub	sp, #28
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
 8005ef0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	6a1b      	ldr	r3, [r3, #32]
 8005ef6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	6a1b      	ldr	r3, [r3, #32]
 8005efc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	685b      	ldr	r3, [r3, #4]
 8005f08:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f1c:	683b      	ldr	r3, [r7, #0]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	68fa      	ldr	r2, [r7, #12]
 8005f22:	4313      	orrs	r3, r2
 8005f24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005f26:	693b      	ldr	r3, [r7, #16]
 8005f28:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005f2c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005f2e:	683b      	ldr	r3, [r7, #0]
 8005f30:	689b      	ldr	r3, [r3, #8]
 8005f32:	041b      	lsls	r3, r3, #16
 8005f34:	693a      	ldr	r2, [r7, #16]
 8005f36:	4313      	orrs	r3, r2
 8005f38:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	4a17      	ldr	r2, [pc, #92]	@ (8005f9c <TIM_OC5_SetConfig+0xb4>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d00f      	beq.n	8005f62 <TIM_OC5_SetConfig+0x7a>
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	4a16      	ldr	r2, [pc, #88]	@ (8005fa0 <TIM_OC5_SetConfig+0xb8>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d00b      	beq.n	8005f62 <TIM_OC5_SetConfig+0x7a>
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	4a15      	ldr	r2, [pc, #84]	@ (8005fa4 <TIM_OC5_SetConfig+0xbc>)
 8005f4e:	4293      	cmp	r3, r2
 8005f50:	d007      	beq.n	8005f62 <TIM_OC5_SetConfig+0x7a>
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	4a14      	ldr	r2, [pc, #80]	@ (8005fa8 <TIM_OC5_SetConfig+0xc0>)
 8005f56:	4293      	cmp	r3, r2
 8005f58:	d003      	beq.n	8005f62 <TIM_OC5_SetConfig+0x7a>
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	4a13      	ldr	r2, [pc, #76]	@ (8005fac <TIM_OC5_SetConfig+0xc4>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d109      	bne.n	8005f76 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005f62:	697b      	ldr	r3, [r7, #20]
 8005f64:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f68:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	695b      	ldr	r3, [r3, #20]
 8005f6e:	021b      	lsls	r3, r3, #8
 8005f70:	697a      	ldr	r2, [r7, #20]
 8005f72:	4313      	orrs	r3, r2
 8005f74:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	697a      	ldr	r2, [r7, #20]
 8005f7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	68fa      	ldr	r2, [r7, #12]
 8005f80:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	685a      	ldr	r2, [r3, #4]
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	693a      	ldr	r2, [r7, #16]
 8005f8e:	621a      	str	r2, [r3, #32]
}
 8005f90:	bf00      	nop
 8005f92:	371c      	adds	r7, #28
 8005f94:	46bd      	mov	sp, r7
 8005f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9a:	4770      	bx	lr
 8005f9c:	40012c00 	.word	0x40012c00
 8005fa0:	40013400 	.word	0x40013400
 8005fa4:	40014000 	.word	0x40014000
 8005fa8:	40014400 	.word	0x40014400
 8005fac:	40014800 	.word	0x40014800

08005fb0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005fb0:	b480      	push	{r7}
 8005fb2:	b087      	sub	sp, #28
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
 8005fb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6a1b      	ldr	r3, [r3, #32]
 8005fbe:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6a1b      	ldr	r3, [r3, #32]
 8005fc4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	685b      	ldr	r3, [r3, #4]
 8005fd0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005fd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005fde:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005fe2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005fe4:	683b      	ldr	r3, [r7, #0]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	021b      	lsls	r3, r3, #8
 8005fea:	68fa      	ldr	r2, [r7, #12]
 8005fec:	4313      	orrs	r3, r2
 8005fee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005ff0:	693b      	ldr	r3, [r7, #16]
 8005ff2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005ff6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	689b      	ldr	r3, [r3, #8]
 8005ffc:	051b      	lsls	r3, r3, #20
 8005ffe:	693a      	ldr	r2, [r7, #16]
 8006000:	4313      	orrs	r3, r2
 8006002:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	4a18      	ldr	r2, [pc, #96]	@ (8006068 <TIM_OC6_SetConfig+0xb8>)
 8006008:	4293      	cmp	r3, r2
 800600a:	d00f      	beq.n	800602c <TIM_OC6_SetConfig+0x7c>
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	4a17      	ldr	r2, [pc, #92]	@ (800606c <TIM_OC6_SetConfig+0xbc>)
 8006010:	4293      	cmp	r3, r2
 8006012:	d00b      	beq.n	800602c <TIM_OC6_SetConfig+0x7c>
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	4a16      	ldr	r2, [pc, #88]	@ (8006070 <TIM_OC6_SetConfig+0xc0>)
 8006018:	4293      	cmp	r3, r2
 800601a:	d007      	beq.n	800602c <TIM_OC6_SetConfig+0x7c>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	4a15      	ldr	r2, [pc, #84]	@ (8006074 <TIM_OC6_SetConfig+0xc4>)
 8006020:	4293      	cmp	r3, r2
 8006022:	d003      	beq.n	800602c <TIM_OC6_SetConfig+0x7c>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	4a14      	ldr	r2, [pc, #80]	@ (8006078 <TIM_OC6_SetConfig+0xc8>)
 8006028:	4293      	cmp	r3, r2
 800602a:	d109      	bne.n	8006040 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800602c:	697b      	ldr	r3, [r7, #20]
 800602e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006032:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	695b      	ldr	r3, [r3, #20]
 8006038:	029b      	lsls	r3, r3, #10
 800603a:	697a      	ldr	r2, [r7, #20]
 800603c:	4313      	orrs	r3, r2
 800603e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	697a      	ldr	r2, [r7, #20]
 8006044:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	68fa      	ldr	r2, [r7, #12]
 800604a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	685a      	ldr	r2, [r3, #4]
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	693a      	ldr	r2, [r7, #16]
 8006058:	621a      	str	r2, [r3, #32]
}
 800605a:	bf00      	nop
 800605c:	371c      	adds	r7, #28
 800605e:	46bd      	mov	sp, r7
 8006060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006064:	4770      	bx	lr
 8006066:	bf00      	nop
 8006068:	40012c00 	.word	0x40012c00
 800606c:	40013400 	.word	0x40013400
 8006070:	40014000 	.word	0x40014000
 8006074:	40014400 	.word	0x40014400
 8006078:	40014800 	.word	0x40014800

0800607c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800607c:	b480      	push	{r7}
 800607e:	b087      	sub	sp, #28
 8006080:	af00      	add	r7, sp, #0
 8006082:	60f8      	str	r0, [r7, #12]
 8006084:	60b9      	str	r1, [r7, #8]
 8006086:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	6a1b      	ldr	r3, [r3, #32]
 800608c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	6a1b      	ldr	r3, [r3, #32]
 8006092:	f023 0201 	bic.w	r2, r3, #1
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	699b      	ldr	r3, [r3, #24]
 800609e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80060a0:	693b      	ldr	r3, [r7, #16]
 80060a2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80060a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	011b      	lsls	r3, r3, #4
 80060ac:	693a      	ldr	r2, [r7, #16]
 80060ae:	4313      	orrs	r3, r2
 80060b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80060b2:	697b      	ldr	r3, [r7, #20]
 80060b4:	f023 030a 	bic.w	r3, r3, #10
 80060b8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80060ba:	697a      	ldr	r2, [r7, #20]
 80060bc:	68bb      	ldr	r3, [r7, #8]
 80060be:	4313      	orrs	r3, r2
 80060c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	693a      	ldr	r2, [r7, #16]
 80060c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	697a      	ldr	r2, [r7, #20]
 80060cc:	621a      	str	r2, [r3, #32]
}
 80060ce:	bf00      	nop
 80060d0:	371c      	adds	r7, #28
 80060d2:	46bd      	mov	sp, r7
 80060d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d8:	4770      	bx	lr

080060da <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80060da:	b480      	push	{r7}
 80060dc:	b087      	sub	sp, #28
 80060de:	af00      	add	r7, sp, #0
 80060e0:	60f8      	str	r0, [r7, #12]
 80060e2:	60b9      	str	r1, [r7, #8]
 80060e4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	6a1b      	ldr	r3, [r3, #32]
 80060ea:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	6a1b      	ldr	r3, [r3, #32]
 80060f0:	f023 0210 	bic.w	r2, r3, #16
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	699b      	ldr	r3, [r3, #24]
 80060fc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80060fe:	693b      	ldr	r3, [r7, #16]
 8006100:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006104:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	031b      	lsls	r3, r3, #12
 800610a:	693a      	ldr	r2, [r7, #16]
 800610c:	4313      	orrs	r3, r2
 800610e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006110:	697b      	ldr	r3, [r7, #20]
 8006112:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006116:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	011b      	lsls	r3, r3, #4
 800611c:	697a      	ldr	r2, [r7, #20]
 800611e:	4313      	orrs	r3, r2
 8006120:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	693a      	ldr	r2, [r7, #16]
 8006126:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	697a      	ldr	r2, [r7, #20]
 800612c:	621a      	str	r2, [r3, #32]
}
 800612e:	bf00      	nop
 8006130:	371c      	adds	r7, #28
 8006132:	46bd      	mov	sp, r7
 8006134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006138:	4770      	bx	lr

0800613a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800613a:	b480      	push	{r7}
 800613c:	b085      	sub	sp, #20
 800613e:	af00      	add	r7, sp, #0
 8006140:	6078      	str	r0, [r7, #4]
 8006142:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	689b      	ldr	r3, [r3, #8]
 8006148:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8006150:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006154:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006156:	683a      	ldr	r2, [r7, #0]
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	4313      	orrs	r3, r2
 800615c:	f043 0307 	orr.w	r3, r3, #7
 8006160:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	68fa      	ldr	r2, [r7, #12]
 8006166:	609a      	str	r2, [r3, #8]
}
 8006168:	bf00      	nop
 800616a:	3714      	adds	r7, #20
 800616c:	46bd      	mov	sp, r7
 800616e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006172:	4770      	bx	lr

08006174 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006174:	b480      	push	{r7}
 8006176:	b087      	sub	sp, #28
 8006178:	af00      	add	r7, sp, #0
 800617a:	60f8      	str	r0, [r7, #12]
 800617c:	60b9      	str	r1, [r7, #8]
 800617e:	607a      	str	r2, [r7, #4]
 8006180:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	689b      	ldr	r3, [r3, #8]
 8006186:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006188:	697b      	ldr	r3, [r7, #20]
 800618a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800618e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006190:	683b      	ldr	r3, [r7, #0]
 8006192:	021a      	lsls	r2, r3, #8
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	431a      	orrs	r2, r3
 8006198:	68bb      	ldr	r3, [r7, #8]
 800619a:	4313      	orrs	r3, r2
 800619c:	697a      	ldr	r2, [r7, #20]
 800619e:	4313      	orrs	r3, r2
 80061a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	697a      	ldr	r2, [r7, #20]
 80061a6:	609a      	str	r2, [r3, #8]
}
 80061a8:	bf00      	nop
 80061aa:	371c      	adds	r7, #28
 80061ac:	46bd      	mov	sp, r7
 80061ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b2:	4770      	bx	lr

080061b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80061b4:	b480      	push	{r7}
 80061b6:	b085      	sub	sp, #20
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
 80061bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80061c4:	2b01      	cmp	r3, #1
 80061c6:	d101      	bne.n	80061cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80061c8:	2302      	movs	r3, #2
 80061ca:	e065      	b.n	8006298 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2201      	movs	r2, #1
 80061d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2202      	movs	r2, #2
 80061d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	685b      	ldr	r3, [r3, #4]
 80061e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	689b      	ldr	r3, [r3, #8]
 80061ea:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	4a2c      	ldr	r2, [pc, #176]	@ (80062a4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80061f2:	4293      	cmp	r3, r2
 80061f4:	d004      	beq.n	8006200 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	4a2b      	ldr	r2, [pc, #172]	@ (80062a8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80061fc:	4293      	cmp	r3, r2
 80061fe:	d108      	bne.n	8006212 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006206:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006208:	683b      	ldr	r3, [r7, #0]
 800620a:	685b      	ldr	r3, [r3, #4]
 800620c:	68fa      	ldr	r2, [r7, #12]
 800620e:	4313      	orrs	r3, r2
 8006210:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8006218:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800621c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800621e:	683b      	ldr	r3, [r7, #0]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	68fa      	ldr	r2, [r7, #12]
 8006224:	4313      	orrs	r3, r2
 8006226:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	68fa      	ldr	r2, [r7, #12]
 800622e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	4a1b      	ldr	r2, [pc, #108]	@ (80062a4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006236:	4293      	cmp	r3, r2
 8006238:	d018      	beq.n	800626c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006242:	d013      	beq.n	800626c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	4a18      	ldr	r2, [pc, #96]	@ (80062ac <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800624a:	4293      	cmp	r3, r2
 800624c:	d00e      	beq.n	800626c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	4a17      	ldr	r2, [pc, #92]	@ (80062b0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006254:	4293      	cmp	r3, r2
 8006256:	d009      	beq.n	800626c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	4a12      	ldr	r2, [pc, #72]	@ (80062a8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800625e:	4293      	cmp	r3, r2
 8006260:	d004      	beq.n	800626c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	4a13      	ldr	r2, [pc, #76]	@ (80062b4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006268:	4293      	cmp	r3, r2
 800626a:	d10c      	bne.n	8006286 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800626c:	68bb      	ldr	r3, [r7, #8]
 800626e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006272:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006274:	683b      	ldr	r3, [r7, #0]
 8006276:	689b      	ldr	r3, [r3, #8]
 8006278:	68ba      	ldr	r2, [r7, #8]
 800627a:	4313      	orrs	r3, r2
 800627c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	68ba      	ldr	r2, [r7, #8]
 8006284:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	2201      	movs	r2, #1
 800628a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2200      	movs	r2, #0
 8006292:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006296:	2300      	movs	r3, #0
}
 8006298:	4618      	mov	r0, r3
 800629a:	3714      	adds	r7, #20
 800629c:	46bd      	mov	sp, r7
 800629e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a2:	4770      	bx	lr
 80062a4:	40012c00 	.word	0x40012c00
 80062a8:	40013400 	.word	0x40013400
 80062ac:	40000400 	.word	0x40000400
 80062b0:	40000800 	.word	0x40000800
 80062b4:	40014000 	.word	0x40014000

080062b8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80062b8:	b480      	push	{r7}
 80062ba:	b085      	sub	sp, #20
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
 80062c0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80062c2:	2300      	movs	r3, #0
 80062c4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80062cc:	2b01      	cmp	r3, #1
 80062ce:	d101      	bne.n	80062d4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80062d0:	2302      	movs	r3, #2
 80062d2:	e073      	b.n	80063bc <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2201      	movs	r2, #1
 80062d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	68db      	ldr	r3, [r3, #12]
 80062e6:	4313      	orrs	r3, r2
 80062e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	689b      	ldr	r3, [r3, #8]
 80062f4:	4313      	orrs	r3, r2
 80062f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80062fe:	683b      	ldr	r3, [r7, #0]
 8006300:	685b      	ldr	r3, [r3, #4]
 8006302:	4313      	orrs	r3, r2
 8006304:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800630c:	683b      	ldr	r3, [r7, #0]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	4313      	orrs	r3, r2
 8006312:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	691b      	ldr	r3, [r3, #16]
 800631e:	4313      	orrs	r3, r2
 8006320:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	695b      	ldr	r3, [r3, #20]
 800632c:	4313      	orrs	r3, r2
 800632e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006336:	683b      	ldr	r3, [r7, #0]
 8006338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800633a:	4313      	orrs	r3, r2
 800633c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006344:	683b      	ldr	r3, [r7, #0]
 8006346:	699b      	ldr	r3, [r3, #24]
 8006348:	041b      	lsls	r3, r3, #16
 800634a:	4313      	orrs	r3, r2
 800634c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006354:	683b      	ldr	r3, [r7, #0]
 8006356:	69db      	ldr	r3, [r3, #28]
 8006358:	4313      	orrs	r3, r2
 800635a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	4a19      	ldr	r2, [pc, #100]	@ (80063c8 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 8006362:	4293      	cmp	r3, r2
 8006364:	d004      	beq.n	8006370 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	4a18      	ldr	r2, [pc, #96]	@ (80063cc <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 800636c:	4293      	cmp	r3, r2
 800636e:	d11c      	bne.n	80063aa <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8006376:	683b      	ldr	r3, [r7, #0]
 8006378:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800637a:	051b      	lsls	r3, r3, #20
 800637c:	4313      	orrs	r3, r2
 800637e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006386:	683b      	ldr	r3, [r7, #0]
 8006388:	6a1b      	ldr	r3, [r3, #32]
 800638a:	4313      	orrs	r3, r2
 800638c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006398:	4313      	orrs	r3, r2
 800639a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063a6:	4313      	orrs	r3, r2
 80063a8:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	68fa      	ldr	r2, [r7, #12]
 80063b0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	2200      	movs	r2, #0
 80063b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80063ba:	2300      	movs	r3, #0
}
 80063bc:	4618      	mov	r0, r3
 80063be:	3714      	adds	r7, #20
 80063c0:	46bd      	mov	sp, r7
 80063c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c6:	4770      	bx	lr
 80063c8:	40012c00 	.word	0x40012c00
 80063cc:	40013400 	.word	0x40013400

080063d0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80063d0:	b580      	push	{r7, lr}
 80063d2:	b082      	sub	sp, #8
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d101      	bne.n	80063e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80063de:	2301      	movs	r3, #1
 80063e0:	e042      	b.n	8006468 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d106      	bne.n	80063fa <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2200      	movs	r2, #0
 80063f0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80063f4:	6878      	ldr	r0, [r7, #4]
 80063f6:	f7fb fd61 	bl	8001ebc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	2224      	movs	r2, #36	@ 0x24
 80063fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	681a      	ldr	r2, [r3, #0]
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f022 0201 	bic.w	r2, r2, #1
 8006410:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006416:	2b00      	cmp	r3, #0
 8006418:	d002      	beq.n	8006420 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800641a:	6878      	ldr	r0, [r7, #4]
 800641c:	f000 ff34 	bl	8007288 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006420:	6878      	ldr	r0, [r7, #4]
 8006422:	f000 fc65 	bl	8006cf0 <UART_SetConfig>
 8006426:	4603      	mov	r3, r0
 8006428:	2b01      	cmp	r3, #1
 800642a:	d101      	bne.n	8006430 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800642c:	2301      	movs	r3, #1
 800642e:	e01b      	b.n	8006468 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	685a      	ldr	r2, [r3, #4]
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800643e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	689a      	ldr	r2, [r3, #8]
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800644e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	681a      	ldr	r2, [r3, #0]
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f042 0201 	orr.w	r2, r2, #1
 800645e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006460:	6878      	ldr	r0, [r7, #4]
 8006462:	f000 ffb3 	bl	80073cc <UART_CheckIdleState>
 8006466:	4603      	mov	r3, r0
}
 8006468:	4618      	mov	r0, r3
 800646a:	3708      	adds	r7, #8
 800646c:	46bd      	mov	sp, r7
 800646e:	bd80      	pop	{r7, pc}

08006470 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006470:	b580      	push	{r7, lr}
 8006472:	b08a      	sub	sp, #40	@ 0x28
 8006474:	af02      	add	r7, sp, #8
 8006476:	60f8      	str	r0, [r7, #12]
 8006478:	60b9      	str	r1, [r7, #8]
 800647a:	603b      	str	r3, [r7, #0]
 800647c:	4613      	mov	r3, r2
 800647e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006486:	2b20      	cmp	r3, #32
 8006488:	d17b      	bne.n	8006582 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800648a:	68bb      	ldr	r3, [r7, #8]
 800648c:	2b00      	cmp	r3, #0
 800648e:	d002      	beq.n	8006496 <HAL_UART_Transmit+0x26>
 8006490:	88fb      	ldrh	r3, [r7, #6]
 8006492:	2b00      	cmp	r3, #0
 8006494:	d101      	bne.n	800649a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006496:	2301      	movs	r3, #1
 8006498:	e074      	b.n	8006584 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	2200      	movs	r2, #0
 800649e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	2221      	movs	r2, #33	@ 0x21
 80064a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80064aa:	f7fc f86f 	bl	800258c <HAL_GetTick>
 80064ae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	88fa      	ldrh	r2, [r7, #6]
 80064b4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	88fa      	ldrh	r2, [r7, #6]
 80064bc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	689b      	ldr	r3, [r3, #8]
 80064c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064c8:	d108      	bne.n	80064dc <HAL_UART_Transmit+0x6c>
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	691b      	ldr	r3, [r3, #16]
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d104      	bne.n	80064dc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80064d2:	2300      	movs	r3, #0
 80064d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80064d6:	68bb      	ldr	r3, [r7, #8]
 80064d8:	61bb      	str	r3, [r7, #24]
 80064da:	e003      	b.n	80064e4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80064dc:	68bb      	ldr	r3, [r7, #8]
 80064de:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80064e0:	2300      	movs	r3, #0
 80064e2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80064e4:	e030      	b.n	8006548 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	9300      	str	r3, [sp, #0]
 80064ea:	697b      	ldr	r3, [r7, #20]
 80064ec:	2200      	movs	r2, #0
 80064ee:	2180      	movs	r1, #128	@ 0x80
 80064f0:	68f8      	ldr	r0, [r7, #12]
 80064f2:	f001 f815 	bl	8007520 <UART_WaitOnFlagUntilTimeout>
 80064f6:	4603      	mov	r3, r0
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d005      	beq.n	8006508 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	2220      	movs	r2, #32
 8006500:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006504:	2303      	movs	r3, #3
 8006506:	e03d      	b.n	8006584 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006508:	69fb      	ldr	r3, [r7, #28]
 800650a:	2b00      	cmp	r3, #0
 800650c:	d10b      	bne.n	8006526 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800650e:	69bb      	ldr	r3, [r7, #24]
 8006510:	881b      	ldrh	r3, [r3, #0]
 8006512:	461a      	mov	r2, r3
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800651c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800651e:	69bb      	ldr	r3, [r7, #24]
 8006520:	3302      	adds	r3, #2
 8006522:	61bb      	str	r3, [r7, #24]
 8006524:	e007      	b.n	8006536 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006526:	69fb      	ldr	r3, [r7, #28]
 8006528:	781a      	ldrb	r2, [r3, #0]
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006530:	69fb      	ldr	r3, [r7, #28]
 8006532:	3301      	adds	r3, #1
 8006534:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800653c:	b29b      	uxth	r3, r3
 800653e:	3b01      	subs	r3, #1
 8006540:	b29a      	uxth	r2, r3
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800654e:	b29b      	uxth	r3, r3
 8006550:	2b00      	cmp	r3, #0
 8006552:	d1c8      	bne.n	80064e6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	9300      	str	r3, [sp, #0]
 8006558:	697b      	ldr	r3, [r7, #20]
 800655a:	2200      	movs	r2, #0
 800655c:	2140      	movs	r1, #64	@ 0x40
 800655e:	68f8      	ldr	r0, [r7, #12]
 8006560:	f000 ffde 	bl	8007520 <UART_WaitOnFlagUntilTimeout>
 8006564:	4603      	mov	r3, r0
 8006566:	2b00      	cmp	r3, #0
 8006568:	d005      	beq.n	8006576 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	2220      	movs	r2, #32
 800656e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8006572:	2303      	movs	r3, #3
 8006574:	e006      	b.n	8006584 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	2220      	movs	r2, #32
 800657a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800657e:	2300      	movs	r3, #0
 8006580:	e000      	b.n	8006584 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8006582:	2302      	movs	r3, #2
  }
}
 8006584:	4618      	mov	r0, r3
 8006586:	3720      	adds	r7, #32
 8006588:	46bd      	mov	sp, r7
 800658a:	bd80      	pop	{r7, pc}

0800658c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800658c:	b580      	push	{r7, lr}
 800658e:	b08a      	sub	sp, #40	@ 0x28
 8006590:	af00      	add	r7, sp, #0
 8006592:	60f8      	str	r0, [r7, #12]
 8006594:	60b9      	str	r1, [r7, #8]
 8006596:	4613      	mov	r3, r2
 8006598:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80065a0:	2b20      	cmp	r3, #32
 80065a2:	d137      	bne.n	8006614 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80065a4:	68bb      	ldr	r3, [r7, #8]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d002      	beq.n	80065b0 <HAL_UART_Receive_DMA+0x24>
 80065aa:	88fb      	ldrh	r3, [r7, #6]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d101      	bne.n	80065b4 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 80065b0:	2301      	movs	r3, #1
 80065b2:	e030      	b.n	8006616 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	2200      	movs	r2, #0
 80065b8:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	4a18      	ldr	r2, [pc, #96]	@ (8006620 <HAL_UART_Receive_DMA+0x94>)
 80065c0:	4293      	cmp	r3, r2
 80065c2:	d01f      	beq.n	8006604 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	685b      	ldr	r3, [r3, #4]
 80065ca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d018      	beq.n	8006604 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065d8:	697b      	ldr	r3, [r7, #20]
 80065da:	e853 3f00 	ldrex	r3, [r3]
 80065de:	613b      	str	r3, [r7, #16]
   return(result);
 80065e0:	693b      	ldr	r3, [r7, #16]
 80065e2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80065e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	461a      	mov	r2, r3
 80065ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065f0:	623b      	str	r3, [r7, #32]
 80065f2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065f4:	69f9      	ldr	r1, [r7, #28]
 80065f6:	6a3a      	ldr	r2, [r7, #32]
 80065f8:	e841 2300 	strex	r3, r2, [r1]
 80065fc:	61bb      	str	r3, [r7, #24]
   return(result);
 80065fe:	69bb      	ldr	r3, [r7, #24]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d1e6      	bne.n	80065d2 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8006604:	88fb      	ldrh	r3, [r7, #6]
 8006606:	461a      	mov	r2, r3
 8006608:	68b9      	ldr	r1, [r7, #8]
 800660a:	68f8      	ldr	r0, [r7, #12]
 800660c:	f000 fff6 	bl	80075fc <UART_Start_Receive_DMA>
 8006610:	4603      	mov	r3, r0
 8006612:	e000      	b.n	8006616 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006614:	2302      	movs	r3, #2
  }
}
 8006616:	4618      	mov	r0, r3
 8006618:	3728      	adds	r7, #40	@ 0x28
 800661a:	46bd      	mov	sp, r7
 800661c:	bd80      	pop	{r7, pc}
 800661e:	bf00      	nop
 8006620:	40008000 	.word	0x40008000

08006624 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006624:	b580      	push	{r7, lr}
 8006626:	b0ba      	sub	sp, #232	@ 0xe8
 8006628:	af00      	add	r7, sp, #0
 800662a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	69db      	ldr	r3, [r3, #28]
 8006632:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	689b      	ldr	r3, [r3, #8]
 8006646:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800664a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800664e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006652:	4013      	ands	r3, r2
 8006654:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006658:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800665c:	2b00      	cmp	r3, #0
 800665e:	d11b      	bne.n	8006698 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006660:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006664:	f003 0320 	and.w	r3, r3, #32
 8006668:	2b00      	cmp	r3, #0
 800666a:	d015      	beq.n	8006698 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800666c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006670:	f003 0320 	and.w	r3, r3, #32
 8006674:	2b00      	cmp	r3, #0
 8006676:	d105      	bne.n	8006684 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006678:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800667c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006680:	2b00      	cmp	r3, #0
 8006682:	d009      	beq.n	8006698 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006688:	2b00      	cmp	r3, #0
 800668a:	f000 8300 	beq.w	8006c8e <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006692:	6878      	ldr	r0, [r7, #4]
 8006694:	4798      	blx	r3
      }
      return;
 8006696:	e2fa      	b.n	8006c8e <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006698:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800669c:	2b00      	cmp	r3, #0
 800669e:	f000 8123 	beq.w	80068e8 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80066a2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80066a6:	4b8d      	ldr	r3, [pc, #564]	@ (80068dc <HAL_UART_IRQHandler+0x2b8>)
 80066a8:	4013      	ands	r3, r2
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d106      	bne.n	80066bc <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80066ae:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80066b2:	4b8b      	ldr	r3, [pc, #556]	@ (80068e0 <HAL_UART_IRQHandler+0x2bc>)
 80066b4:	4013      	ands	r3, r2
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	f000 8116 	beq.w	80068e8 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80066bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066c0:	f003 0301 	and.w	r3, r3, #1
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d011      	beq.n	80066ec <HAL_UART_IRQHandler+0xc8>
 80066c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80066cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d00b      	beq.n	80066ec <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	2201      	movs	r2, #1
 80066da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066e2:	f043 0201 	orr.w	r2, r3, #1
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80066ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066f0:	f003 0302 	and.w	r3, r3, #2
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d011      	beq.n	800671c <HAL_UART_IRQHandler+0xf8>
 80066f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80066fc:	f003 0301 	and.w	r3, r3, #1
 8006700:	2b00      	cmp	r3, #0
 8006702:	d00b      	beq.n	800671c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	2202      	movs	r2, #2
 800670a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006712:	f043 0204 	orr.w	r2, r3, #4
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800671c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006720:	f003 0304 	and.w	r3, r3, #4
 8006724:	2b00      	cmp	r3, #0
 8006726:	d011      	beq.n	800674c <HAL_UART_IRQHandler+0x128>
 8006728:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800672c:	f003 0301 	and.w	r3, r3, #1
 8006730:	2b00      	cmp	r3, #0
 8006732:	d00b      	beq.n	800674c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	2204      	movs	r2, #4
 800673a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006742:	f043 0202 	orr.w	r2, r3, #2
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800674c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006750:	f003 0308 	and.w	r3, r3, #8
 8006754:	2b00      	cmp	r3, #0
 8006756:	d017      	beq.n	8006788 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006758:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800675c:	f003 0320 	and.w	r3, r3, #32
 8006760:	2b00      	cmp	r3, #0
 8006762:	d105      	bne.n	8006770 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006764:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006768:	4b5c      	ldr	r3, [pc, #368]	@ (80068dc <HAL_UART_IRQHandler+0x2b8>)
 800676a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800676c:	2b00      	cmp	r3, #0
 800676e:	d00b      	beq.n	8006788 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	2208      	movs	r2, #8
 8006776:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800677e:	f043 0208 	orr.w	r2, r3, #8
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006788:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800678c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006790:	2b00      	cmp	r3, #0
 8006792:	d012      	beq.n	80067ba <HAL_UART_IRQHandler+0x196>
 8006794:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006798:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800679c:	2b00      	cmp	r3, #0
 800679e:	d00c      	beq.n	80067ba <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80067a8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067b0:	f043 0220 	orr.w	r2, r3, #32
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	f000 8266 	beq.w	8006c92 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80067c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067ca:	f003 0320 	and.w	r3, r3, #32
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d013      	beq.n	80067fa <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80067d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067d6:	f003 0320 	and.w	r3, r3, #32
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d105      	bne.n	80067ea <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80067de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80067e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d007      	beq.n	80067fa <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d003      	beq.n	80067fa <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067f6:	6878      	ldr	r0, [r7, #4]
 80067f8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006800:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	689b      	ldr	r3, [r3, #8]
 800680a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800680e:	2b40      	cmp	r3, #64	@ 0x40
 8006810:	d005      	beq.n	800681e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006812:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006816:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800681a:	2b00      	cmp	r3, #0
 800681c:	d054      	beq.n	80068c8 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800681e:	6878      	ldr	r0, [r7, #4]
 8006820:	f000 ffd3 	bl	80077ca <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	689b      	ldr	r3, [r3, #8]
 800682a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800682e:	2b40      	cmp	r3, #64	@ 0x40
 8006830:	d146      	bne.n	80068c0 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	3308      	adds	r3, #8
 8006838:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800683c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006840:	e853 3f00 	ldrex	r3, [r3]
 8006844:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006848:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800684c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006850:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	3308      	adds	r3, #8
 800685a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800685e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006862:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006866:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800686a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800686e:	e841 2300 	strex	r3, r2, [r1]
 8006872:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006876:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800687a:	2b00      	cmp	r3, #0
 800687c:	d1d9      	bne.n	8006832 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006884:	2b00      	cmp	r3, #0
 8006886:	d017      	beq.n	80068b8 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800688e:	4a15      	ldr	r2, [pc, #84]	@ (80068e4 <HAL_UART_IRQHandler+0x2c0>)
 8006890:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006898:	4618      	mov	r0, r3
 800689a:	f7fd f923 	bl	8003ae4 <HAL_DMA_Abort_IT>
 800689e:	4603      	mov	r3, r0
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d019      	beq.n	80068d8 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80068aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068ac:	687a      	ldr	r2, [r7, #4]
 80068ae:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80068b2:	4610      	mov	r0, r2
 80068b4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068b6:	e00f      	b.n	80068d8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80068b8:	6878      	ldr	r0, [r7, #4]
 80068ba:	f7fa fd81 	bl	80013c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068be:	e00b      	b.n	80068d8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80068c0:	6878      	ldr	r0, [r7, #4]
 80068c2:	f7fa fd7d 	bl	80013c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068c6:	e007      	b.n	80068d8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80068c8:	6878      	ldr	r0, [r7, #4]
 80068ca:	f7fa fd79 	bl	80013c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	2200      	movs	r2, #0
 80068d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80068d6:	e1dc      	b.n	8006c92 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068d8:	bf00      	nop
    return;
 80068da:	e1da      	b.n	8006c92 <HAL_UART_IRQHandler+0x66e>
 80068dc:	10000001 	.word	0x10000001
 80068e0:	04000120 	.word	0x04000120
 80068e4:	08007a81 	.word	0x08007a81

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80068ec:	2b01      	cmp	r3, #1
 80068ee:	f040 8170 	bne.w	8006bd2 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80068f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068f6:	f003 0310 	and.w	r3, r3, #16
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	f000 8169 	beq.w	8006bd2 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006900:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006904:	f003 0310 	and.w	r3, r3, #16
 8006908:	2b00      	cmp	r3, #0
 800690a:	f000 8162 	beq.w	8006bd2 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	2210      	movs	r2, #16
 8006914:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	689b      	ldr	r3, [r3, #8]
 800691c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006920:	2b40      	cmp	r3, #64	@ 0x40
 8006922:	f040 80d8 	bne.w	8006ad6 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	685b      	ldr	r3, [r3, #4]
 8006930:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006934:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006938:	2b00      	cmp	r3, #0
 800693a:	f000 80af 	beq.w	8006a9c <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006944:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006948:	429a      	cmp	r2, r3
 800694a:	f080 80a7 	bcs.w	8006a9c <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006954:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	f003 0320 	and.w	r3, r3, #32
 8006966:	2b00      	cmp	r3, #0
 8006968:	f040 8087 	bne.w	8006a7a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006974:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006978:	e853 3f00 	ldrex	r3, [r3]
 800697c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006980:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006984:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006988:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	461a      	mov	r2, r3
 8006992:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006996:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800699a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800699e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80069a2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80069a6:	e841 2300 	strex	r3, r2, [r1]
 80069aa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80069ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d1da      	bne.n	800696c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	3308      	adds	r3, #8
 80069bc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069be:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80069c0:	e853 3f00 	ldrex	r3, [r3]
 80069c4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80069c6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80069c8:	f023 0301 	bic.w	r3, r3, #1
 80069cc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	3308      	adds	r3, #8
 80069d6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80069da:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80069de:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069e0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80069e2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80069e6:	e841 2300 	strex	r3, r2, [r1]
 80069ea:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80069ec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d1e1      	bne.n	80069b6 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	3308      	adds	r3, #8
 80069f8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069fa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80069fc:	e853 3f00 	ldrex	r3, [r3]
 8006a00:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006a02:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006a04:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a08:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	3308      	adds	r3, #8
 8006a12:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006a16:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006a18:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a1a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006a1c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006a1e:	e841 2300 	strex	r3, r2, [r1]
 8006a22:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006a24:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d1e3      	bne.n	80069f2 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	2220      	movs	r2, #32
 8006a2e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	2200      	movs	r2, #0
 8006a36:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006a40:	e853 3f00 	ldrex	r3, [r3]
 8006a44:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006a46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006a48:	f023 0310 	bic.w	r3, r3, #16
 8006a4c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	461a      	mov	r2, r3
 8006a56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006a5a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006a5c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a5e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006a60:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006a62:	e841 2300 	strex	r3, r2, [r1]
 8006a66:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006a68:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d1e4      	bne.n	8006a38 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a74:	4618      	mov	r0, r3
 8006a76:	f7fc ffdc 	bl	8003a32 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	2202      	movs	r2, #2
 8006a7e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006a8c:	b29b      	uxth	r3, r3
 8006a8e:	1ad3      	subs	r3, r2, r3
 8006a90:	b29b      	uxth	r3, r3
 8006a92:	4619      	mov	r1, r3
 8006a94:	6878      	ldr	r0, [r7, #4]
 8006a96:	f000 f911 	bl	8006cbc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006a9a:	e0fc      	b.n	8006c96 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006aa2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006aa6:	429a      	cmp	r2, r3
 8006aa8:	f040 80f5 	bne.w	8006c96 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f003 0320 	and.w	r3, r3, #32
 8006aba:	2b20      	cmp	r3, #32
 8006abc:	f040 80eb 	bne.w	8006c96 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2202      	movs	r2, #2
 8006ac4:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006acc:	4619      	mov	r1, r3
 8006ace:	6878      	ldr	r0, [r7, #4]
 8006ad0:	f000 f8f4 	bl	8006cbc <HAL_UARTEx_RxEventCallback>
      return;
 8006ad4:	e0df      	b.n	8006c96 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006ae2:	b29b      	uxth	r3, r3
 8006ae4:	1ad3      	subs	r3, r2, r3
 8006ae6:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006af0:	b29b      	uxth	r3, r3
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	f000 80d1 	beq.w	8006c9a <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8006af8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	f000 80cc 	beq.w	8006c9a <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b0a:	e853 3f00 	ldrex	r3, [r3]
 8006b0e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006b10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b12:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006b16:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	461a      	mov	r2, r3
 8006b20:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006b24:	647b      	str	r3, [r7, #68]	@ 0x44
 8006b26:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b28:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006b2a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006b2c:	e841 2300 	strex	r3, r2, [r1]
 8006b30:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006b32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d1e4      	bne.n	8006b02 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	3308      	adds	r3, #8
 8006b3e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b42:	e853 3f00 	ldrex	r3, [r3]
 8006b46:	623b      	str	r3, [r7, #32]
   return(result);
 8006b48:	6a3b      	ldr	r3, [r7, #32]
 8006b4a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006b4e:	f023 0301 	bic.w	r3, r3, #1
 8006b52:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	3308      	adds	r3, #8
 8006b5c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006b60:	633a      	str	r2, [r7, #48]	@ 0x30
 8006b62:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b64:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006b66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006b68:	e841 2300 	strex	r3, r2, [r1]
 8006b6c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006b6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d1e1      	bne.n	8006b38 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2220      	movs	r2, #32
 8006b78:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2200      	movs	r2, #0
 8006b80:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	2200      	movs	r2, #0
 8006b86:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b8e:	693b      	ldr	r3, [r7, #16]
 8006b90:	e853 3f00 	ldrex	r3, [r3]
 8006b94:	60fb      	str	r3, [r7, #12]
   return(result);
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	f023 0310 	bic.w	r3, r3, #16
 8006b9c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	461a      	mov	r2, r3
 8006ba6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006baa:	61fb      	str	r3, [r7, #28]
 8006bac:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bae:	69b9      	ldr	r1, [r7, #24]
 8006bb0:	69fa      	ldr	r2, [r7, #28]
 8006bb2:	e841 2300 	strex	r3, r2, [r1]
 8006bb6:	617b      	str	r3, [r7, #20]
   return(result);
 8006bb8:	697b      	ldr	r3, [r7, #20]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d1e4      	bne.n	8006b88 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	2202      	movs	r2, #2
 8006bc2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006bc4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006bc8:	4619      	mov	r1, r3
 8006bca:	6878      	ldr	r0, [r7, #4]
 8006bcc:	f000 f876 	bl	8006cbc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006bd0:	e063      	b.n	8006c9a <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006bd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006bd6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d00e      	beq.n	8006bfc <HAL_UART_IRQHandler+0x5d8>
 8006bde:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006be2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d008      	beq.n	8006bfc <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006bf2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006bf4:	6878      	ldr	r0, [r7, #4]
 8006bf6:	f000 ff84 	bl	8007b02 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006bfa:	e051      	b.n	8006ca0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006bfc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d014      	beq.n	8006c32 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006c08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d105      	bne.n	8006c20 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006c14:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006c18:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d008      	beq.n	8006c32 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d03a      	beq.n	8006c9e <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006c2c:	6878      	ldr	r0, [r7, #4]
 8006c2e:	4798      	blx	r3
    }
    return;
 8006c30:	e035      	b.n	8006c9e <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006c32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d009      	beq.n	8006c52 <HAL_UART_IRQHandler+0x62e>
 8006c3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d003      	beq.n	8006c52 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8006c4a:	6878      	ldr	r0, [r7, #4]
 8006c4c:	f000 ff2e 	bl	8007aac <UART_EndTransmit_IT>
    return;
 8006c50:	e026      	b.n	8006ca0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006c52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c56:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d009      	beq.n	8006c72 <HAL_UART_IRQHandler+0x64e>
 8006c5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c62:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d003      	beq.n	8006c72 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006c6a:	6878      	ldr	r0, [r7, #4]
 8006c6c:	f000 ff5d 	bl	8007b2a <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006c70:	e016      	b.n	8006ca0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006c72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c76:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d010      	beq.n	8006ca0 <HAL_UART_IRQHandler+0x67c>
 8006c7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	da0c      	bge.n	8006ca0 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006c86:	6878      	ldr	r0, [r7, #4]
 8006c88:	f000 ff45 	bl	8007b16 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006c8c:	e008      	b.n	8006ca0 <HAL_UART_IRQHandler+0x67c>
      return;
 8006c8e:	bf00      	nop
 8006c90:	e006      	b.n	8006ca0 <HAL_UART_IRQHandler+0x67c>
    return;
 8006c92:	bf00      	nop
 8006c94:	e004      	b.n	8006ca0 <HAL_UART_IRQHandler+0x67c>
      return;
 8006c96:	bf00      	nop
 8006c98:	e002      	b.n	8006ca0 <HAL_UART_IRQHandler+0x67c>
      return;
 8006c9a:	bf00      	nop
 8006c9c:	e000      	b.n	8006ca0 <HAL_UART_IRQHandler+0x67c>
    return;
 8006c9e:	bf00      	nop
  }
}
 8006ca0:	37e8      	adds	r7, #232	@ 0xe8
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	bd80      	pop	{r7, pc}
 8006ca6:	bf00      	nop

08006ca8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006ca8:	b480      	push	{r7}
 8006caa:	b083      	sub	sp, #12
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006cb0:	bf00      	nop
 8006cb2:	370c      	adds	r7, #12
 8006cb4:	46bd      	mov	sp, r7
 8006cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cba:	4770      	bx	lr

08006cbc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006cbc:	b480      	push	{r7}
 8006cbe:	b083      	sub	sp, #12
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	6078      	str	r0, [r7, #4]
 8006cc4:	460b      	mov	r3, r1
 8006cc6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006cc8:	bf00      	nop
 8006cca:	370c      	adds	r7, #12
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd2:	4770      	bx	lr

08006cd4 <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 8006cd4:	b480      	push	{r7}
 8006cd6:	b083      	sub	sp, #12
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
}
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	370c      	adds	r7, #12
 8006ce6:	46bd      	mov	sp, r7
 8006ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cec:	4770      	bx	lr
	...

08006cf0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006cf0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006cf4:	b08c      	sub	sp, #48	@ 0x30
 8006cf6:	af00      	add	r7, sp, #0
 8006cf8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006cfa:	2300      	movs	r3, #0
 8006cfc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006d00:	697b      	ldr	r3, [r7, #20]
 8006d02:	689a      	ldr	r2, [r3, #8]
 8006d04:	697b      	ldr	r3, [r7, #20]
 8006d06:	691b      	ldr	r3, [r3, #16]
 8006d08:	431a      	orrs	r2, r3
 8006d0a:	697b      	ldr	r3, [r7, #20]
 8006d0c:	695b      	ldr	r3, [r3, #20]
 8006d0e:	431a      	orrs	r2, r3
 8006d10:	697b      	ldr	r3, [r7, #20]
 8006d12:	69db      	ldr	r3, [r3, #28]
 8006d14:	4313      	orrs	r3, r2
 8006d16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006d18:	697b      	ldr	r3, [r7, #20]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	681a      	ldr	r2, [r3, #0]
 8006d1e:	4bab      	ldr	r3, [pc, #684]	@ (8006fcc <UART_SetConfig+0x2dc>)
 8006d20:	4013      	ands	r3, r2
 8006d22:	697a      	ldr	r2, [r7, #20]
 8006d24:	6812      	ldr	r2, [r2, #0]
 8006d26:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006d28:	430b      	orrs	r3, r1
 8006d2a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006d2c:	697b      	ldr	r3, [r7, #20]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	685b      	ldr	r3, [r3, #4]
 8006d32:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006d36:	697b      	ldr	r3, [r7, #20]
 8006d38:	68da      	ldr	r2, [r3, #12]
 8006d3a:	697b      	ldr	r3, [r7, #20]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	430a      	orrs	r2, r1
 8006d40:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006d42:	697b      	ldr	r3, [r7, #20]
 8006d44:	699b      	ldr	r3, [r3, #24]
 8006d46:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006d48:	697b      	ldr	r3, [r7, #20]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	4aa0      	ldr	r2, [pc, #640]	@ (8006fd0 <UART_SetConfig+0x2e0>)
 8006d4e:	4293      	cmp	r3, r2
 8006d50:	d004      	beq.n	8006d5c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006d52:	697b      	ldr	r3, [r7, #20]
 8006d54:	6a1b      	ldr	r3, [r3, #32]
 8006d56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d58:	4313      	orrs	r3, r2
 8006d5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006d5c:	697b      	ldr	r3, [r7, #20]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	689b      	ldr	r3, [r3, #8]
 8006d62:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8006d66:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8006d6a:	697a      	ldr	r2, [r7, #20]
 8006d6c:	6812      	ldr	r2, [r2, #0]
 8006d6e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006d70:	430b      	orrs	r3, r1
 8006d72:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006d74:	697b      	ldr	r3, [r7, #20]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d7a:	f023 010f 	bic.w	r1, r3, #15
 8006d7e:	697b      	ldr	r3, [r7, #20]
 8006d80:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006d82:	697b      	ldr	r3, [r7, #20]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	430a      	orrs	r2, r1
 8006d88:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006d8a:	697b      	ldr	r3, [r7, #20]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	4a91      	ldr	r2, [pc, #580]	@ (8006fd4 <UART_SetConfig+0x2e4>)
 8006d90:	4293      	cmp	r3, r2
 8006d92:	d125      	bne.n	8006de0 <UART_SetConfig+0xf0>
 8006d94:	4b90      	ldr	r3, [pc, #576]	@ (8006fd8 <UART_SetConfig+0x2e8>)
 8006d96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d9a:	f003 0303 	and.w	r3, r3, #3
 8006d9e:	2b03      	cmp	r3, #3
 8006da0:	d81a      	bhi.n	8006dd8 <UART_SetConfig+0xe8>
 8006da2:	a201      	add	r2, pc, #4	@ (adr r2, 8006da8 <UART_SetConfig+0xb8>)
 8006da4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006da8:	08006db9 	.word	0x08006db9
 8006dac:	08006dc9 	.word	0x08006dc9
 8006db0:	08006dc1 	.word	0x08006dc1
 8006db4:	08006dd1 	.word	0x08006dd1
 8006db8:	2301      	movs	r3, #1
 8006dba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006dbe:	e0d6      	b.n	8006f6e <UART_SetConfig+0x27e>
 8006dc0:	2302      	movs	r3, #2
 8006dc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006dc6:	e0d2      	b.n	8006f6e <UART_SetConfig+0x27e>
 8006dc8:	2304      	movs	r3, #4
 8006dca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006dce:	e0ce      	b.n	8006f6e <UART_SetConfig+0x27e>
 8006dd0:	2308      	movs	r3, #8
 8006dd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006dd6:	e0ca      	b.n	8006f6e <UART_SetConfig+0x27e>
 8006dd8:	2310      	movs	r3, #16
 8006dda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006dde:	e0c6      	b.n	8006f6e <UART_SetConfig+0x27e>
 8006de0:	697b      	ldr	r3, [r7, #20]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	4a7d      	ldr	r2, [pc, #500]	@ (8006fdc <UART_SetConfig+0x2ec>)
 8006de6:	4293      	cmp	r3, r2
 8006de8:	d138      	bne.n	8006e5c <UART_SetConfig+0x16c>
 8006dea:	4b7b      	ldr	r3, [pc, #492]	@ (8006fd8 <UART_SetConfig+0x2e8>)
 8006dec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006df0:	f003 030c 	and.w	r3, r3, #12
 8006df4:	2b0c      	cmp	r3, #12
 8006df6:	d82d      	bhi.n	8006e54 <UART_SetConfig+0x164>
 8006df8:	a201      	add	r2, pc, #4	@ (adr r2, 8006e00 <UART_SetConfig+0x110>)
 8006dfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dfe:	bf00      	nop
 8006e00:	08006e35 	.word	0x08006e35
 8006e04:	08006e55 	.word	0x08006e55
 8006e08:	08006e55 	.word	0x08006e55
 8006e0c:	08006e55 	.word	0x08006e55
 8006e10:	08006e45 	.word	0x08006e45
 8006e14:	08006e55 	.word	0x08006e55
 8006e18:	08006e55 	.word	0x08006e55
 8006e1c:	08006e55 	.word	0x08006e55
 8006e20:	08006e3d 	.word	0x08006e3d
 8006e24:	08006e55 	.word	0x08006e55
 8006e28:	08006e55 	.word	0x08006e55
 8006e2c:	08006e55 	.word	0x08006e55
 8006e30:	08006e4d 	.word	0x08006e4d
 8006e34:	2300      	movs	r3, #0
 8006e36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e3a:	e098      	b.n	8006f6e <UART_SetConfig+0x27e>
 8006e3c:	2302      	movs	r3, #2
 8006e3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e42:	e094      	b.n	8006f6e <UART_SetConfig+0x27e>
 8006e44:	2304      	movs	r3, #4
 8006e46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e4a:	e090      	b.n	8006f6e <UART_SetConfig+0x27e>
 8006e4c:	2308      	movs	r3, #8
 8006e4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e52:	e08c      	b.n	8006f6e <UART_SetConfig+0x27e>
 8006e54:	2310      	movs	r3, #16
 8006e56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e5a:	e088      	b.n	8006f6e <UART_SetConfig+0x27e>
 8006e5c:	697b      	ldr	r3, [r7, #20]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	4a5f      	ldr	r2, [pc, #380]	@ (8006fe0 <UART_SetConfig+0x2f0>)
 8006e62:	4293      	cmp	r3, r2
 8006e64:	d125      	bne.n	8006eb2 <UART_SetConfig+0x1c2>
 8006e66:	4b5c      	ldr	r3, [pc, #368]	@ (8006fd8 <UART_SetConfig+0x2e8>)
 8006e68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e6c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006e70:	2b30      	cmp	r3, #48	@ 0x30
 8006e72:	d016      	beq.n	8006ea2 <UART_SetConfig+0x1b2>
 8006e74:	2b30      	cmp	r3, #48	@ 0x30
 8006e76:	d818      	bhi.n	8006eaa <UART_SetConfig+0x1ba>
 8006e78:	2b20      	cmp	r3, #32
 8006e7a:	d00a      	beq.n	8006e92 <UART_SetConfig+0x1a2>
 8006e7c:	2b20      	cmp	r3, #32
 8006e7e:	d814      	bhi.n	8006eaa <UART_SetConfig+0x1ba>
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d002      	beq.n	8006e8a <UART_SetConfig+0x19a>
 8006e84:	2b10      	cmp	r3, #16
 8006e86:	d008      	beq.n	8006e9a <UART_SetConfig+0x1aa>
 8006e88:	e00f      	b.n	8006eaa <UART_SetConfig+0x1ba>
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e90:	e06d      	b.n	8006f6e <UART_SetConfig+0x27e>
 8006e92:	2302      	movs	r3, #2
 8006e94:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006e98:	e069      	b.n	8006f6e <UART_SetConfig+0x27e>
 8006e9a:	2304      	movs	r3, #4
 8006e9c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ea0:	e065      	b.n	8006f6e <UART_SetConfig+0x27e>
 8006ea2:	2308      	movs	r3, #8
 8006ea4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ea8:	e061      	b.n	8006f6e <UART_SetConfig+0x27e>
 8006eaa:	2310      	movs	r3, #16
 8006eac:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006eb0:	e05d      	b.n	8006f6e <UART_SetConfig+0x27e>
 8006eb2:	697b      	ldr	r3, [r7, #20]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	4a4b      	ldr	r2, [pc, #300]	@ (8006fe4 <UART_SetConfig+0x2f4>)
 8006eb8:	4293      	cmp	r3, r2
 8006eba:	d125      	bne.n	8006f08 <UART_SetConfig+0x218>
 8006ebc:	4b46      	ldr	r3, [pc, #280]	@ (8006fd8 <UART_SetConfig+0x2e8>)
 8006ebe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ec2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006ec6:	2bc0      	cmp	r3, #192	@ 0xc0
 8006ec8:	d016      	beq.n	8006ef8 <UART_SetConfig+0x208>
 8006eca:	2bc0      	cmp	r3, #192	@ 0xc0
 8006ecc:	d818      	bhi.n	8006f00 <UART_SetConfig+0x210>
 8006ece:	2b80      	cmp	r3, #128	@ 0x80
 8006ed0:	d00a      	beq.n	8006ee8 <UART_SetConfig+0x1f8>
 8006ed2:	2b80      	cmp	r3, #128	@ 0x80
 8006ed4:	d814      	bhi.n	8006f00 <UART_SetConfig+0x210>
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d002      	beq.n	8006ee0 <UART_SetConfig+0x1f0>
 8006eda:	2b40      	cmp	r3, #64	@ 0x40
 8006edc:	d008      	beq.n	8006ef0 <UART_SetConfig+0x200>
 8006ede:	e00f      	b.n	8006f00 <UART_SetConfig+0x210>
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ee6:	e042      	b.n	8006f6e <UART_SetConfig+0x27e>
 8006ee8:	2302      	movs	r3, #2
 8006eea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006eee:	e03e      	b.n	8006f6e <UART_SetConfig+0x27e>
 8006ef0:	2304      	movs	r3, #4
 8006ef2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ef6:	e03a      	b.n	8006f6e <UART_SetConfig+0x27e>
 8006ef8:	2308      	movs	r3, #8
 8006efa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006efe:	e036      	b.n	8006f6e <UART_SetConfig+0x27e>
 8006f00:	2310      	movs	r3, #16
 8006f02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f06:	e032      	b.n	8006f6e <UART_SetConfig+0x27e>
 8006f08:	697b      	ldr	r3, [r7, #20]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	4a30      	ldr	r2, [pc, #192]	@ (8006fd0 <UART_SetConfig+0x2e0>)
 8006f0e:	4293      	cmp	r3, r2
 8006f10:	d12a      	bne.n	8006f68 <UART_SetConfig+0x278>
 8006f12:	4b31      	ldr	r3, [pc, #196]	@ (8006fd8 <UART_SetConfig+0x2e8>)
 8006f14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f18:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006f1c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006f20:	d01a      	beq.n	8006f58 <UART_SetConfig+0x268>
 8006f22:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006f26:	d81b      	bhi.n	8006f60 <UART_SetConfig+0x270>
 8006f28:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006f2c:	d00c      	beq.n	8006f48 <UART_SetConfig+0x258>
 8006f2e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006f32:	d815      	bhi.n	8006f60 <UART_SetConfig+0x270>
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d003      	beq.n	8006f40 <UART_SetConfig+0x250>
 8006f38:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f3c:	d008      	beq.n	8006f50 <UART_SetConfig+0x260>
 8006f3e:	e00f      	b.n	8006f60 <UART_SetConfig+0x270>
 8006f40:	2300      	movs	r3, #0
 8006f42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f46:	e012      	b.n	8006f6e <UART_SetConfig+0x27e>
 8006f48:	2302      	movs	r3, #2
 8006f4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f4e:	e00e      	b.n	8006f6e <UART_SetConfig+0x27e>
 8006f50:	2304      	movs	r3, #4
 8006f52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f56:	e00a      	b.n	8006f6e <UART_SetConfig+0x27e>
 8006f58:	2308      	movs	r3, #8
 8006f5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f5e:	e006      	b.n	8006f6e <UART_SetConfig+0x27e>
 8006f60:	2310      	movs	r3, #16
 8006f62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006f66:	e002      	b.n	8006f6e <UART_SetConfig+0x27e>
 8006f68:	2310      	movs	r3, #16
 8006f6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006f6e:	697b      	ldr	r3, [r7, #20]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	4a17      	ldr	r2, [pc, #92]	@ (8006fd0 <UART_SetConfig+0x2e0>)
 8006f74:	4293      	cmp	r3, r2
 8006f76:	f040 80a8 	bne.w	80070ca <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006f7a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006f7e:	2b08      	cmp	r3, #8
 8006f80:	d834      	bhi.n	8006fec <UART_SetConfig+0x2fc>
 8006f82:	a201      	add	r2, pc, #4	@ (adr r2, 8006f88 <UART_SetConfig+0x298>)
 8006f84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f88:	08006fad 	.word	0x08006fad
 8006f8c:	08006fed 	.word	0x08006fed
 8006f90:	08006fb5 	.word	0x08006fb5
 8006f94:	08006fed 	.word	0x08006fed
 8006f98:	08006fbb 	.word	0x08006fbb
 8006f9c:	08006fed 	.word	0x08006fed
 8006fa0:	08006fed 	.word	0x08006fed
 8006fa4:	08006fed 	.word	0x08006fed
 8006fa8:	08006fc3 	.word	0x08006fc3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006fac:	f7fd fe5a 	bl	8004c64 <HAL_RCC_GetPCLK1Freq>
 8006fb0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006fb2:	e021      	b.n	8006ff8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006fb4:	4b0c      	ldr	r3, [pc, #48]	@ (8006fe8 <UART_SetConfig+0x2f8>)
 8006fb6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006fb8:	e01e      	b.n	8006ff8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006fba:	f7fd fde5 	bl	8004b88 <HAL_RCC_GetSysClockFreq>
 8006fbe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006fc0:	e01a      	b.n	8006ff8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006fc2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006fc6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006fc8:	e016      	b.n	8006ff8 <UART_SetConfig+0x308>
 8006fca:	bf00      	nop
 8006fcc:	cfff69f3 	.word	0xcfff69f3
 8006fd0:	40008000 	.word	0x40008000
 8006fd4:	40013800 	.word	0x40013800
 8006fd8:	40021000 	.word	0x40021000
 8006fdc:	40004400 	.word	0x40004400
 8006fe0:	40004800 	.word	0x40004800
 8006fe4:	40004c00 	.word	0x40004c00
 8006fe8:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8006fec:	2300      	movs	r3, #0
 8006fee:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006ff0:	2301      	movs	r3, #1
 8006ff2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006ff6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006ff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	f000 812a 	beq.w	8007254 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007000:	697b      	ldr	r3, [r7, #20]
 8007002:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007004:	4a9e      	ldr	r2, [pc, #632]	@ (8007280 <UART_SetConfig+0x590>)
 8007006:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800700a:	461a      	mov	r2, r3
 800700c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800700e:	fbb3 f3f2 	udiv	r3, r3, r2
 8007012:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007014:	697b      	ldr	r3, [r7, #20]
 8007016:	685a      	ldr	r2, [r3, #4]
 8007018:	4613      	mov	r3, r2
 800701a:	005b      	lsls	r3, r3, #1
 800701c:	4413      	add	r3, r2
 800701e:	69ba      	ldr	r2, [r7, #24]
 8007020:	429a      	cmp	r2, r3
 8007022:	d305      	bcc.n	8007030 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007024:	697b      	ldr	r3, [r7, #20]
 8007026:	685b      	ldr	r3, [r3, #4]
 8007028:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800702a:	69ba      	ldr	r2, [r7, #24]
 800702c:	429a      	cmp	r2, r3
 800702e:	d903      	bls.n	8007038 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8007030:	2301      	movs	r3, #1
 8007032:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007036:	e10d      	b.n	8007254 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800703a:	2200      	movs	r2, #0
 800703c:	60bb      	str	r3, [r7, #8]
 800703e:	60fa      	str	r2, [r7, #12]
 8007040:	697b      	ldr	r3, [r7, #20]
 8007042:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007044:	4a8e      	ldr	r2, [pc, #568]	@ (8007280 <UART_SetConfig+0x590>)
 8007046:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800704a:	b29b      	uxth	r3, r3
 800704c:	2200      	movs	r2, #0
 800704e:	603b      	str	r3, [r7, #0]
 8007050:	607a      	str	r2, [r7, #4]
 8007052:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007056:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800705a:	f7f9 fe3d 	bl	8000cd8 <__aeabi_uldivmod>
 800705e:	4602      	mov	r2, r0
 8007060:	460b      	mov	r3, r1
 8007062:	4610      	mov	r0, r2
 8007064:	4619      	mov	r1, r3
 8007066:	f04f 0200 	mov.w	r2, #0
 800706a:	f04f 0300 	mov.w	r3, #0
 800706e:	020b      	lsls	r3, r1, #8
 8007070:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007074:	0202      	lsls	r2, r0, #8
 8007076:	6979      	ldr	r1, [r7, #20]
 8007078:	6849      	ldr	r1, [r1, #4]
 800707a:	0849      	lsrs	r1, r1, #1
 800707c:	2000      	movs	r0, #0
 800707e:	460c      	mov	r4, r1
 8007080:	4605      	mov	r5, r0
 8007082:	eb12 0804 	adds.w	r8, r2, r4
 8007086:	eb43 0905 	adc.w	r9, r3, r5
 800708a:	697b      	ldr	r3, [r7, #20]
 800708c:	685b      	ldr	r3, [r3, #4]
 800708e:	2200      	movs	r2, #0
 8007090:	469a      	mov	sl, r3
 8007092:	4693      	mov	fp, r2
 8007094:	4652      	mov	r2, sl
 8007096:	465b      	mov	r3, fp
 8007098:	4640      	mov	r0, r8
 800709a:	4649      	mov	r1, r9
 800709c:	f7f9 fe1c 	bl	8000cd8 <__aeabi_uldivmod>
 80070a0:	4602      	mov	r2, r0
 80070a2:	460b      	mov	r3, r1
 80070a4:	4613      	mov	r3, r2
 80070a6:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80070a8:	6a3b      	ldr	r3, [r7, #32]
 80070aa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80070ae:	d308      	bcc.n	80070c2 <UART_SetConfig+0x3d2>
 80070b0:	6a3b      	ldr	r3, [r7, #32]
 80070b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80070b6:	d204      	bcs.n	80070c2 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 80070b8:	697b      	ldr	r3, [r7, #20]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	6a3a      	ldr	r2, [r7, #32]
 80070be:	60da      	str	r2, [r3, #12]
 80070c0:	e0c8      	b.n	8007254 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 80070c2:	2301      	movs	r3, #1
 80070c4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80070c8:	e0c4      	b.n	8007254 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80070ca:	697b      	ldr	r3, [r7, #20]
 80070cc:	69db      	ldr	r3, [r3, #28]
 80070ce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80070d2:	d167      	bne.n	80071a4 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 80070d4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80070d8:	2b08      	cmp	r3, #8
 80070da:	d828      	bhi.n	800712e <UART_SetConfig+0x43e>
 80070dc:	a201      	add	r2, pc, #4	@ (adr r2, 80070e4 <UART_SetConfig+0x3f4>)
 80070de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070e2:	bf00      	nop
 80070e4:	08007109 	.word	0x08007109
 80070e8:	08007111 	.word	0x08007111
 80070ec:	08007119 	.word	0x08007119
 80070f0:	0800712f 	.word	0x0800712f
 80070f4:	0800711f 	.word	0x0800711f
 80070f8:	0800712f 	.word	0x0800712f
 80070fc:	0800712f 	.word	0x0800712f
 8007100:	0800712f 	.word	0x0800712f
 8007104:	08007127 	.word	0x08007127
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007108:	f7fd fdac 	bl	8004c64 <HAL_RCC_GetPCLK1Freq>
 800710c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800710e:	e014      	b.n	800713a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007110:	f7fd fdbe 	bl	8004c90 <HAL_RCC_GetPCLK2Freq>
 8007114:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007116:	e010      	b.n	800713a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007118:	4b5a      	ldr	r3, [pc, #360]	@ (8007284 <UART_SetConfig+0x594>)
 800711a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800711c:	e00d      	b.n	800713a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800711e:	f7fd fd33 	bl	8004b88 <HAL_RCC_GetSysClockFreq>
 8007122:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007124:	e009      	b.n	800713a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007126:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800712a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800712c:	e005      	b.n	800713a <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800712e:	2300      	movs	r3, #0
 8007130:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007132:	2301      	movs	r3, #1
 8007134:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007138:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800713a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800713c:	2b00      	cmp	r3, #0
 800713e:	f000 8089 	beq.w	8007254 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007142:	697b      	ldr	r3, [r7, #20]
 8007144:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007146:	4a4e      	ldr	r2, [pc, #312]	@ (8007280 <UART_SetConfig+0x590>)
 8007148:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800714c:	461a      	mov	r2, r3
 800714e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007150:	fbb3 f3f2 	udiv	r3, r3, r2
 8007154:	005a      	lsls	r2, r3, #1
 8007156:	697b      	ldr	r3, [r7, #20]
 8007158:	685b      	ldr	r3, [r3, #4]
 800715a:	085b      	lsrs	r3, r3, #1
 800715c:	441a      	add	r2, r3
 800715e:	697b      	ldr	r3, [r7, #20]
 8007160:	685b      	ldr	r3, [r3, #4]
 8007162:	fbb2 f3f3 	udiv	r3, r2, r3
 8007166:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007168:	6a3b      	ldr	r3, [r7, #32]
 800716a:	2b0f      	cmp	r3, #15
 800716c:	d916      	bls.n	800719c <UART_SetConfig+0x4ac>
 800716e:	6a3b      	ldr	r3, [r7, #32]
 8007170:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007174:	d212      	bcs.n	800719c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007176:	6a3b      	ldr	r3, [r7, #32]
 8007178:	b29b      	uxth	r3, r3
 800717a:	f023 030f 	bic.w	r3, r3, #15
 800717e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007180:	6a3b      	ldr	r3, [r7, #32]
 8007182:	085b      	lsrs	r3, r3, #1
 8007184:	b29b      	uxth	r3, r3
 8007186:	f003 0307 	and.w	r3, r3, #7
 800718a:	b29a      	uxth	r2, r3
 800718c:	8bfb      	ldrh	r3, [r7, #30]
 800718e:	4313      	orrs	r3, r2
 8007190:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007192:	697b      	ldr	r3, [r7, #20]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	8bfa      	ldrh	r2, [r7, #30]
 8007198:	60da      	str	r2, [r3, #12]
 800719a:	e05b      	b.n	8007254 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800719c:	2301      	movs	r3, #1
 800719e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80071a2:	e057      	b.n	8007254 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 80071a4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80071a8:	2b08      	cmp	r3, #8
 80071aa:	d828      	bhi.n	80071fe <UART_SetConfig+0x50e>
 80071ac:	a201      	add	r2, pc, #4	@ (adr r2, 80071b4 <UART_SetConfig+0x4c4>)
 80071ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071b2:	bf00      	nop
 80071b4:	080071d9 	.word	0x080071d9
 80071b8:	080071e1 	.word	0x080071e1
 80071bc:	080071e9 	.word	0x080071e9
 80071c0:	080071ff 	.word	0x080071ff
 80071c4:	080071ef 	.word	0x080071ef
 80071c8:	080071ff 	.word	0x080071ff
 80071cc:	080071ff 	.word	0x080071ff
 80071d0:	080071ff 	.word	0x080071ff
 80071d4:	080071f7 	.word	0x080071f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80071d8:	f7fd fd44 	bl	8004c64 <HAL_RCC_GetPCLK1Freq>
 80071dc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80071de:	e014      	b.n	800720a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80071e0:	f7fd fd56 	bl	8004c90 <HAL_RCC_GetPCLK2Freq>
 80071e4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80071e6:	e010      	b.n	800720a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80071e8:	4b26      	ldr	r3, [pc, #152]	@ (8007284 <UART_SetConfig+0x594>)
 80071ea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80071ec:	e00d      	b.n	800720a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80071ee:	f7fd fccb 	bl	8004b88 <HAL_RCC_GetSysClockFreq>
 80071f2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80071f4:	e009      	b.n	800720a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80071f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80071fa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80071fc:	e005      	b.n	800720a <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80071fe:	2300      	movs	r3, #0
 8007200:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007202:	2301      	movs	r3, #1
 8007204:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007208:	bf00      	nop
    }

    if (pclk != 0U)
 800720a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800720c:	2b00      	cmp	r3, #0
 800720e:	d021      	beq.n	8007254 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007210:	697b      	ldr	r3, [r7, #20]
 8007212:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007214:	4a1a      	ldr	r2, [pc, #104]	@ (8007280 <UART_SetConfig+0x590>)
 8007216:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800721a:	461a      	mov	r2, r3
 800721c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800721e:	fbb3 f2f2 	udiv	r2, r3, r2
 8007222:	697b      	ldr	r3, [r7, #20]
 8007224:	685b      	ldr	r3, [r3, #4]
 8007226:	085b      	lsrs	r3, r3, #1
 8007228:	441a      	add	r2, r3
 800722a:	697b      	ldr	r3, [r7, #20]
 800722c:	685b      	ldr	r3, [r3, #4]
 800722e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007232:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007234:	6a3b      	ldr	r3, [r7, #32]
 8007236:	2b0f      	cmp	r3, #15
 8007238:	d909      	bls.n	800724e <UART_SetConfig+0x55e>
 800723a:	6a3b      	ldr	r3, [r7, #32]
 800723c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007240:	d205      	bcs.n	800724e <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007242:	6a3b      	ldr	r3, [r7, #32]
 8007244:	b29a      	uxth	r2, r3
 8007246:	697b      	ldr	r3, [r7, #20]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	60da      	str	r2, [r3, #12]
 800724c:	e002      	b.n	8007254 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800724e:	2301      	movs	r3, #1
 8007250:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007254:	697b      	ldr	r3, [r7, #20]
 8007256:	2201      	movs	r2, #1
 8007258:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800725c:	697b      	ldr	r3, [r7, #20]
 800725e:	2201      	movs	r2, #1
 8007260:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007264:	697b      	ldr	r3, [r7, #20]
 8007266:	2200      	movs	r2, #0
 8007268:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800726a:	697b      	ldr	r3, [r7, #20]
 800726c:	2200      	movs	r2, #0
 800726e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007270:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8007274:	4618      	mov	r0, r3
 8007276:	3730      	adds	r7, #48	@ 0x30
 8007278:	46bd      	mov	sp, r7
 800727a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800727e:	bf00      	nop
 8007280:	0800c608 	.word	0x0800c608
 8007284:	00f42400 	.word	0x00f42400

08007288 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007288:	b480      	push	{r7}
 800728a:	b083      	sub	sp, #12
 800728c:	af00      	add	r7, sp, #0
 800728e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007294:	f003 0308 	and.w	r3, r3, #8
 8007298:	2b00      	cmp	r3, #0
 800729a:	d00a      	beq.n	80072b2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	685b      	ldr	r3, [r3, #4]
 80072a2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	430a      	orrs	r2, r1
 80072b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072b6:	f003 0301 	and.w	r3, r3, #1
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d00a      	beq.n	80072d4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	685b      	ldr	r3, [r3, #4]
 80072c4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	430a      	orrs	r2, r1
 80072d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072d8:	f003 0302 	and.w	r3, r3, #2
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d00a      	beq.n	80072f6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	685b      	ldr	r3, [r3, #4]
 80072e6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	430a      	orrs	r2, r1
 80072f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072fa:	f003 0304 	and.w	r3, r3, #4
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d00a      	beq.n	8007318 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	685b      	ldr	r3, [r3, #4]
 8007308:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	430a      	orrs	r2, r1
 8007316:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800731c:	f003 0310 	and.w	r3, r3, #16
 8007320:	2b00      	cmp	r3, #0
 8007322:	d00a      	beq.n	800733a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	689b      	ldr	r3, [r3, #8]
 800732a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	430a      	orrs	r2, r1
 8007338:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800733e:	f003 0320 	and.w	r3, r3, #32
 8007342:	2b00      	cmp	r3, #0
 8007344:	d00a      	beq.n	800735c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	689b      	ldr	r3, [r3, #8]
 800734c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	430a      	orrs	r2, r1
 800735a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007360:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007364:	2b00      	cmp	r3, #0
 8007366:	d01a      	beq.n	800739e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	685b      	ldr	r3, [r3, #4]
 800736e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	430a      	orrs	r2, r1
 800737c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007382:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007386:	d10a      	bne.n	800739e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	685b      	ldr	r3, [r3, #4]
 800738e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	430a      	orrs	r2, r1
 800739c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d00a      	beq.n	80073c0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	685b      	ldr	r3, [r3, #4]
 80073b0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	430a      	orrs	r2, r1
 80073be:	605a      	str	r2, [r3, #4]
  }
}
 80073c0:	bf00      	nop
 80073c2:	370c      	adds	r7, #12
 80073c4:	46bd      	mov	sp, r7
 80073c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ca:	4770      	bx	lr

080073cc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80073cc:	b580      	push	{r7, lr}
 80073ce:	b098      	sub	sp, #96	@ 0x60
 80073d0:	af02      	add	r7, sp, #8
 80073d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2200      	movs	r2, #0
 80073d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80073dc:	f7fb f8d6 	bl	800258c <HAL_GetTick>
 80073e0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	f003 0308 	and.w	r3, r3, #8
 80073ec:	2b08      	cmp	r3, #8
 80073ee:	d12f      	bne.n	8007450 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80073f0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80073f4:	9300      	str	r3, [sp, #0]
 80073f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80073f8:	2200      	movs	r2, #0
 80073fa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80073fe:	6878      	ldr	r0, [r7, #4]
 8007400:	f000 f88e 	bl	8007520 <UART_WaitOnFlagUntilTimeout>
 8007404:	4603      	mov	r3, r0
 8007406:	2b00      	cmp	r3, #0
 8007408:	d022      	beq.n	8007450 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007410:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007412:	e853 3f00 	ldrex	r3, [r3]
 8007416:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007418:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800741a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800741e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	461a      	mov	r2, r3
 8007426:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007428:	647b      	str	r3, [r7, #68]	@ 0x44
 800742a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800742c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800742e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007430:	e841 2300 	strex	r3, r2, [r1]
 8007434:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007436:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007438:	2b00      	cmp	r3, #0
 800743a:	d1e6      	bne.n	800740a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2220      	movs	r2, #32
 8007440:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	2200      	movs	r2, #0
 8007448:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800744c:	2303      	movs	r3, #3
 800744e:	e063      	b.n	8007518 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	f003 0304 	and.w	r3, r3, #4
 800745a:	2b04      	cmp	r3, #4
 800745c:	d149      	bne.n	80074f2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800745e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007462:	9300      	str	r3, [sp, #0]
 8007464:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007466:	2200      	movs	r2, #0
 8007468:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800746c:	6878      	ldr	r0, [r7, #4]
 800746e:	f000 f857 	bl	8007520 <UART_WaitOnFlagUntilTimeout>
 8007472:	4603      	mov	r3, r0
 8007474:	2b00      	cmp	r3, #0
 8007476:	d03c      	beq.n	80074f2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800747e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007480:	e853 3f00 	ldrex	r3, [r3]
 8007484:	623b      	str	r3, [r7, #32]
   return(result);
 8007486:	6a3b      	ldr	r3, [r7, #32]
 8007488:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800748c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	461a      	mov	r2, r3
 8007494:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007496:	633b      	str	r3, [r7, #48]	@ 0x30
 8007498:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800749a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800749c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800749e:	e841 2300 	strex	r3, r2, [r1]
 80074a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80074a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d1e6      	bne.n	8007478 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	3308      	adds	r3, #8
 80074b0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074b2:	693b      	ldr	r3, [r7, #16]
 80074b4:	e853 3f00 	ldrex	r3, [r3]
 80074b8:	60fb      	str	r3, [r7, #12]
   return(result);
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	f023 0301 	bic.w	r3, r3, #1
 80074c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	3308      	adds	r3, #8
 80074c8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80074ca:	61fa      	str	r2, [r7, #28]
 80074cc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074ce:	69b9      	ldr	r1, [r7, #24]
 80074d0:	69fa      	ldr	r2, [r7, #28]
 80074d2:	e841 2300 	strex	r3, r2, [r1]
 80074d6:	617b      	str	r3, [r7, #20]
   return(result);
 80074d8:	697b      	ldr	r3, [r7, #20]
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d1e5      	bne.n	80074aa <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	2220      	movs	r2, #32
 80074e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	2200      	movs	r2, #0
 80074ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80074ee:	2303      	movs	r3, #3
 80074f0:	e012      	b.n	8007518 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	2220      	movs	r2, #32
 80074f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	2220      	movs	r2, #32
 80074fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2200      	movs	r2, #0
 8007506:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	2200      	movs	r2, #0
 800750c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	2200      	movs	r2, #0
 8007512:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007516:	2300      	movs	r3, #0
}
 8007518:	4618      	mov	r0, r3
 800751a:	3758      	adds	r7, #88	@ 0x58
 800751c:	46bd      	mov	sp, r7
 800751e:	bd80      	pop	{r7, pc}

08007520 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007520:	b580      	push	{r7, lr}
 8007522:	b084      	sub	sp, #16
 8007524:	af00      	add	r7, sp, #0
 8007526:	60f8      	str	r0, [r7, #12]
 8007528:	60b9      	str	r1, [r7, #8]
 800752a:	603b      	str	r3, [r7, #0]
 800752c:	4613      	mov	r3, r2
 800752e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007530:	e04f      	b.n	80075d2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007532:	69bb      	ldr	r3, [r7, #24]
 8007534:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007538:	d04b      	beq.n	80075d2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800753a:	f7fb f827 	bl	800258c <HAL_GetTick>
 800753e:	4602      	mov	r2, r0
 8007540:	683b      	ldr	r3, [r7, #0]
 8007542:	1ad3      	subs	r3, r2, r3
 8007544:	69ba      	ldr	r2, [r7, #24]
 8007546:	429a      	cmp	r2, r3
 8007548:	d302      	bcc.n	8007550 <UART_WaitOnFlagUntilTimeout+0x30>
 800754a:	69bb      	ldr	r3, [r7, #24]
 800754c:	2b00      	cmp	r3, #0
 800754e:	d101      	bne.n	8007554 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007550:	2303      	movs	r3, #3
 8007552:	e04e      	b.n	80075f2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f003 0304 	and.w	r3, r3, #4
 800755e:	2b00      	cmp	r3, #0
 8007560:	d037      	beq.n	80075d2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007562:	68bb      	ldr	r3, [r7, #8]
 8007564:	2b80      	cmp	r3, #128	@ 0x80
 8007566:	d034      	beq.n	80075d2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007568:	68bb      	ldr	r3, [r7, #8]
 800756a:	2b40      	cmp	r3, #64	@ 0x40
 800756c:	d031      	beq.n	80075d2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	69db      	ldr	r3, [r3, #28]
 8007574:	f003 0308 	and.w	r3, r3, #8
 8007578:	2b08      	cmp	r3, #8
 800757a:	d110      	bne.n	800759e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	2208      	movs	r2, #8
 8007582:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007584:	68f8      	ldr	r0, [r7, #12]
 8007586:	f000 f920 	bl	80077ca <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	2208      	movs	r2, #8
 800758e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	2200      	movs	r2, #0
 8007596:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800759a:	2301      	movs	r3, #1
 800759c:	e029      	b.n	80075f2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	69db      	ldr	r3, [r3, #28]
 80075a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80075a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80075ac:	d111      	bne.n	80075d2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80075b6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80075b8:	68f8      	ldr	r0, [r7, #12]
 80075ba:	f000 f906 	bl	80077ca <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	2220      	movs	r2, #32
 80075c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	2200      	movs	r2, #0
 80075ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80075ce:	2303      	movs	r3, #3
 80075d0:	e00f      	b.n	80075f2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	69da      	ldr	r2, [r3, #28]
 80075d8:	68bb      	ldr	r3, [r7, #8]
 80075da:	4013      	ands	r3, r2
 80075dc:	68ba      	ldr	r2, [r7, #8]
 80075de:	429a      	cmp	r2, r3
 80075e0:	bf0c      	ite	eq
 80075e2:	2301      	moveq	r3, #1
 80075e4:	2300      	movne	r3, #0
 80075e6:	b2db      	uxtb	r3, r3
 80075e8:	461a      	mov	r2, r3
 80075ea:	79fb      	ldrb	r3, [r7, #7]
 80075ec:	429a      	cmp	r2, r3
 80075ee:	d0a0      	beq.n	8007532 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80075f0:	2300      	movs	r3, #0
}
 80075f2:	4618      	mov	r0, r3
 80075f4:	3710      	adds	r7, #16
 80075f6:	46bd      	mov	sp, r7
 80075f8:	bd80      	pop	{r7, pc}
	...

080075fc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80075fc:	b580      	push	{r7, lr}
 80075fe:	b096      	sub	sp, #88	@ 0x58
 8007600:	af00      	add	r7, sp, #0
 8007602:	60f8      	str	r0, [r7, #12]
 8007604:	60b9      	str	r1, [r7, #8]
 8007606:	4613      	mov	r3, r2
 8007608:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	68ba      	ldr	r2, [r7, #8]
 800760e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	88fa      	ldrh	r2, [r7, #6]
 8007614:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	2200      	movs	r2, #0
 800761c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	2222      	movs	r2, #34	@ 0x22
 8007624:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800762e:	2b00      	cmp	r3, #0
 8007630:	d02d      	beq.n	800768e <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007638:	4a40      	ldr	r2, [pc, #256]	@ (800773c <UART_Start_Receive_DMA+0x140>)
 800763a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007642:	4a3f      	ldr	r2, [pc, #252]	@ (8007740 <UART_Start_Receive_DMA+0x144>)
 8007644:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800764c:	4a3d      	ldr	r2, [pc, #244]	@ (8007744 <UART_Start_Receive_DMA+0x148>)
 800764e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007656:	2200      	movs	r2, #0
 8007658:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	3324      	adds	r3, #36	@ 0x24
 8007666:	4619      	mov	r1, r3
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800766c:	461a      	mov	r2, r3
 800766e:	88fb      	ldrh	r3, [r7, #6]
 8007670:	f7fc f964 	bl	800393c <HAL_DMA_Start_IT>
 8007674:	4603      	mov	r3, r0
 8007676:	2b00      	cmp	r3, #0
 8007678:	d009      	beq.n	800768e <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	2210      	movs	r2, #16
 800767e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	2220      	movs	r2, #32
 8007686:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800768a:	2301      	movs	r3, #1
 800768c:	e051      	b.n	8007732 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	691b      	ldr	r3, [r3, #16]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d018      	beq.n	80076c8 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800769c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800769e:	e853 3f00 	ldrex	r3, [r3]
 80076a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80076a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80076aa:	657b      	str	r3, [r7, #84]	@ 0x54
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	461a      	mov	r2, r3
 80076b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80076b4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80076b6:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076b8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80076ba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80076bc:	e841 2300 	strex	r3, r2, [r1]
 80076c0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80076c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d1e6      	bne.n	8007696 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	3308      	adds	r3, #8
 80076ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076d2:	e853 3f00 	ldrex	r3, [r3]
 80076d6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80076d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076da:	f043 0301 	orr.w	r3, r3, #1
 80076de:	653b      	str	r3, [r7, #80]	@ 0x50
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	3308      	adds	r3, #8
 80076e6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80076e8:	637a      	str	r2, [r7, #52]	@ 0x34
 80076ea:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076ec:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80076ee:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80076f0:	e841 2300 	strex	r3, r2, [r1]
 80076f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80076f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d1e5      	bne.n	80076c8 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	3308      	adds	r3, #8
 8007702:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007704:	697b      	ldr	r3, [r7, #20]
 8007706:	e853 3f00 	ldrex	r3, [r3]
 800770a:	613b      	str	r3, [r7, #16]
   return(result);
 800770c:	693b      	ldr	r3, [r7, #16]
 800770e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007712:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	3308      	adds	r3, #8
 800771a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800771c:	623a      	str	r2, [r7, #32]
 800771e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007720:	69f9      	ldr	r1, [r7, #28]
 8007722:	6a3a      	ldr	r2, [r7, #32]
 8007724:	e841 2300 	strex	r3, r2, [r1]
 8007728:	61bb      	str	r3, [r7, #24]
   return(result);
 800772a:	69bb      	ldr	r3, [r7, #24]
 800772c:	2b00      	cmp	r3, #0
 800772e:	d1e5      	bne.n	80076fc <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8007730:	2300      	movs	r3, #0
}
 8007732:	4618      	mov	r0, r3
 8007734:	3758      	adds	r7, #88	@ 0x58
 8007736:	46bd      	mov	sp, r7
 8007738:	bd80      	pop	{r7, pc}
 800773a:	bf00      	nop
 800773c:	08007897 	.word	0x08007897
 8007740:	080079c3 	.word	0x080079c3
 8007744:	08007a01 	.word	0x08007a01

08007748 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007748:	b480      	push	{r7}
 800774a:	b08f      	sub	sp, #60	@ 0x3c
 800774c:	af00      	add	r7, sp, #0
 800774e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007756:	6a3b      	ldr	r3, [r7, #32]
 8007758:	e853 3f00 	ldrex	r3, [r3]
 800775c:	61fb      	str	r3, [r7, #28]
   return(result);
 800775e:	69fb      	ldr	r3, [r7, #28]
 8007760:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007764:	637b      	str	r3, [r7, #52]	@ 0x34
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	461a      	mov	r2, r3
 800776c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800776e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007770:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007772:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007774:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007776:	e841 2300 	strex	r3, r2, [r1]
 800777a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800777c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800777e:	2b00      	cmp	r3, #0
 8007780:	d1e6      	bne.n	8007750 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	3308      	adds	r3, #8
 8007788:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	e853 3f00 	ldrex	r3, [r3]
 8007790:	60bb      	str	r3, [r7, #8]
   return(result);
 8007792:	68bb      	ldr	r3, [r7, #8]
 8007794:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8007798:	633b      	str	r3, [r7, #48]	@ 0x30
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	3308      	adds	r3, #8
 80077a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80077a2:	61ba      	str	r2, [r7, #24]
 80077a4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077a6:	6979      	ldr	r1, [r7, #20]
 80077a8:	69ba      	ldr	r2, [r7, #24]
 80077aa:	e841 2300 	strex	r3, r2, [r1]
 80077ae:	613b      	str	r3, [r7, #16]
   return(result);
 80077b0:	693b      	ldr	r3, [r7, #16]
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d1e5      	bne.n	8007782 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	2220      	movs	r2, #32
 80077ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 80077be:	bf00      	nop
 80077c0:	373c      	adds	r7, #60	@ 0x3c
 80077c2:	46bd      	mov	sp, r7
 80077c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c8:	4770      	bx	lr

080077ca <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80077ca:	b480      	push	{r7}
 80077cc:	b095      	sub	sp, #84	@ 0x54
 80077ce:	af00      	add	r7, sp, #0
 80077d0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077da:	e853 3f00 	ldrex	r3, [r3]
 80077de:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80077e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077e2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80077e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	461a      	mov	r2, r3
 80077ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80077f0:	643b      	str	r3, [r7, #64]	@ 0x40
 80077f2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077f4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80077f6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80077f8:	e841 2300 	strex	r3, r2, [r1]
 80077fc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80077fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007800:	2b00      	cmp	r3, #0
 8007802:	d1e6      	bne.n	80077d2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	3308      	adds	r3, #8
 800780a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800780c:	6a3b      	ldr	r3, [r7, #32]
 800780e:	e853 3f00 	ldrex	r3, [r3]
 8007812:	61fb      	str	r3, [r7, #28]
   return(result);
 8007814:	69fb      	ldr	r3, [r7, #28]
 8007816:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800781a:	f023 0301 	bic.w	r3, r3, #1
 800781e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	3308      	adds	r3, #8
 8007826:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007828:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800782a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800782c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800782e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007830:	e841 2300 	strex	r3, r2, [r1]
 8007834:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007838:	2b00      	cmp	r3, #0
 800783a:	d1e3      	bne.n	8007804 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007840:	2b01      	cmp	r3, #1
 8007842:	d118      	bne.n	8007876 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	e853 3f00 	ldrex	r3, [r3]
 8007850:	60bb      	str	r3, [r7, #8]
   return(result);
 8007852:	68bb      	ldr	r3, [r7, #8]
 8007854:	f023 0310 	bic.w	r3, r3, #16
 8007858:	647b      	str	r3, [r7, #68]	@ 0x44
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	461a      	mov	r2, r3
 8007860:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007862:	61bb      	str	r3, [r7, #24]
 8007864:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007866:	6979      	ldr	r1, [r7, #20]
 8007868:	69ba      	ldr	r2, [r7, #24]
 800786a:	e841 2300 	strex	r3, r2, [r1]
 800786e:	613b      	str	r3, [r7, #16]
   return(result);
 8007870:	693b      	ldr	r3, [r7, #16]
 8007872:	2b00      	cmp	r3, #0
 8007874:	d1e6      	bne.n	8007844 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	2220      	movs	r2, #32
 800787a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	2200      	movs	r2, #0
 8007882:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	2200      	movs	r2, #0
 8007888:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800788a:	bf00      	nop
 800788c:	3754      	adds	r7, #84	@ 0x54
 800788e:	46bd      	mov	sp, r7
 8007890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007894:	4770      	bx	lr

08007896 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007896:	b580      	push	{r7, lr}
 8007898:	b09c      	sub	sp, #112	@ 0x70
 800789a:	af00      	add	r7, sp, #0
 800789c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078a2:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	f003 0320 	and.w	r3, r3, #32
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d171      	bne.n	8007996 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 80078b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80078b4:	2200      	movs	r2, #0
 80078b6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80078ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80078c2:	e853 3f00 	ldrex	r3, [r3]
 80078c6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80078c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80078ca:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80078ce:	66bb      	str	r3, [r7, #104]	@ 0x68
 80078d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	461a      	mov	r2, r3
 80078d6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80078d8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80078da:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078dc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80078de:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80078e0:	e841 2300 	strex	r3, r2, [r1]
 80078e4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80078e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d1e6      	bne.n	80078ba <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	3308      	adds	r3, #8
 80078f2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078f6:	e853 3f00 	ldrex	r3, [r3]
 80078fa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80078fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80078fe:	f023 0301 	bic.w	r3, r3, #1
 8007902:	667b      	str	r3, [r7, #100]	@ 0x64
 8007904:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	3308      	adds	r3, #8
 800790a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800790c:	647a      	str	r2, [r7, #68]	@ 0x44
 800790e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007910:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007912:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007914:	e841 2300 	strex	r3, r2, [r1]
 8007918:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800791a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800791c:	2b00      	cmp	r3, #0
 800791e:	d1e5      	bne.n	80078ec <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007920:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	3308      	adds	r3, #8
 8007926:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800792a:	e853 3f00 	ldrex	r3, [r3]
 800792e:	623b      	str	r3, [r7, #32]
   return(result);
 8007930:	6a3b      	ldr	r3, [r7, #32]
 8007932:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007936:	663b      	str	r3, [r7, #96]	@ 0x60
 8007938:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	3308      	adds	r3, #8
 800793e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007940:	633a      	str	r2, [r7, #48]	@ 0x30
 8007942:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007944:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007946:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007948:	e841 2300 	strex	r3, r2, [r1]
 800794c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800794e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007950:	2b00      	cmp	r3, #0
 8007952:	d1e5      	bne.n	8007920 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007954:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007956:	2220      	movs	r2, #32
 8007958:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800795c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800795e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007960:	2b01      	cmp	r3, #1
 8007962:	d118      	bne.n	8007996 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007964:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800796a:	693b      	ldr	r3, [r7, #16]
 800796c:	e853 3f00 	ldrex	r3, [r3]
 8007970:	60fb      	str	r3, [r7, #12]
   return(result);
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	f023 0310 	bic.w	r3, r3, #16
 8007978:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800797a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	461a      	mov	r2, r3
 8007980:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007982:	61fb      	str	r3, [r7, #28]
 8007984:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007986:	69b9      	ldr	r1, [r7, #24]
 8007988:	69fa      	ldr	r2, [r7, #28]
 800798a:	e841 2300 	strex	r3, r2, [r1]
 800798e:	617b      	str	r3, [r7, #20]
   return(result);
 8007990:	697b      	ldr	r3, [r7, #20]
 8007992:	2b00      	cmp	r3, #0
 8007994:	d1e6      	bne.n	8007964 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007996:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007998:	2200      	movs	r2, #0
 800799a:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800799c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800799e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80079a0:	2b01      	cmp	r3, #1
 80079a2:	d107      	bne.n	80079b4 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80079a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80079a6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80079aa:	4619      	mov	r1, r3
 80079ac:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80079ae:	f7ff f985 	bl	8006cbc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80079b2:	e002      	b.n	80079ba <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80079b4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80079b6:	f7f9 fcef 	bl	8001398 <HAL_UART_RxCpltCallback>
}
 80079ba:	bf00      	nop
 80079bc:	3770      	adds	r7, #112	@ 0x70
 80079be:	46bd      	mov	sp, r7
 80079c0:	bd80      	pop	{r7, pc}

080079c2 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80079c2:	b580      	push	{r7, lr}
 80079c4:	b084      	sub	sp, #16
 80079c6:	af00      	add	r7, sp, #0
 80079c8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079ce:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	2201      	movs	r2, #1
 80079d4:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80079da:	2b01      	cmp	r3, #1
 80079dc:	d109      	bne.n	80079f2 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80079e4:	085b      	lsrs	r3, r3, #1
 80079e6:	b29b      	uxth	r3, r3
 80079e8:	4619      	mov	r1, r3
 80079ea:	68f8      	ldr	r0, [r7, #12]
 80079ec:	f7ff f966 	bl	8006cbc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80079f0:	e002      	b.n	80079f8 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 80079f2:	68f8      	ldr	r0, [r7, #12]
 80079f4:	f7f9 fcbc 	bl	8001370 <HAL_UART_RxHalfCpltCallback>
}
 80079f8:	bf00      	nop
 80079fa:	3710      	adds	r7, #16
 80079fc:	46bd      	mov	sp, r7
 80079fe:	bd80      	pop	{r7, pc}

08007a00 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007a00:	b580      	push	{r7, lr}
 8007a02:	b086      	sub	sp, #24
 8007a04:	af00      	add	r7, sp, #0
 8007a06:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a0c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8007a0e:	697b      	ldr	r3, [r7, #20]
 8007a10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a14:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007a16:	697b      	ldr	r3, [r7, #20]
 8007a18:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007a1c:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8007a1e:	697b      	ldr	r3, [r7, #20]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	689b      	ldr	r3, [r3, #8]
 8007a24:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a28:	2b80      	cmp	r3, #128	@ 0x80
 8007a2a:	d109      	bne.n	8007a40 <UART_DMAError+0x40>
 8007a2c:	693b      	ldr	r3, [r7, #16]
 8007a2e:	2b21      	cmp	r3, #33	@ 0x21
 8007a30:	d106      	bne.n	8007a40 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8007a32:	697b      	ldr	r3, [r7, #20]
 8007a34:	2200      	movs	r2, #0
 8007a36:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8007a3a:	6978      	ldr	r0, [r7, #20]
 8007a3c:	f7ff fe84 	bl	8007748 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8007a40:	697b      	ldr	r3, [r7, #20]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	689b      	ldr	r3, [r3, #8]
 8007a46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a4a:	2b40      	cmp	r3, #64	@ 0x40
 8007a4c:	d109      	bne.n	8007a62 <UART_DMAError+0x62>
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	2b22      	cmp	r3, #34	@ 0x22
 8007a52:	d106      	bne.n	8007a62 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8007a54:	697b      	ldr	r3, [r7, #20]
 8007a56:	2200      	movs	r2, #0
 8007a58:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8007a5c:	6978      	ldr	r0, [r7, #20]
 8007a5e:	f7ff feb4 	bl	80077ca <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007a62:	697b      	ldr	r3, [r7, #20]
 8007a64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a68:	f043 0210 	orr.w	r2, r3, #16
 8007a6c:	697b      	ldr	r3, [r7, #20]
 8007a6e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007a72:	6978      	ldr	r0, [r7, #20]
 8007a74:	f7f9 fca4 	bl	80013c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007a78:	bf00      	nop
 8007a7a:	3718      	adds	r7, #24
 8007a7c:	46bd      	mov	sp, r7
 8007a7e:	bd80      	pop	{r7, pc}

08007a80 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007a80:	b580      	push	{r7, lr}
 8007a82:	b084      	sub	sp, #16
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a8c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	2200      	movs	r2, #0
 8007a92:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	2200      	movs	r2, #0
 8007a9a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007a9e:	68f8      	ldr	r0, [r7, #12]
 8007aa0:	f7f9 fc8e 	bl	80013c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007aa4:	bf00      	nop
 8007aa6:	3710      	adds	r7, #16
 8007aa8:	46bd      	mov	sp, r7
 8007aaa:	bd80      	pop	{r7, pc}

08007aac <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007aac:	b580      	push	{r7, lr}
 8007aae:	b088      	sub	sp, #32
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	e853 3f00 	ldrex	r3, [r3]
 8007ac0:	60bb      	str	r3, [r7, #8]
   return(result);
 8007ac2:	68bb      	ldr	r3, [r7, #8]
 8007ac4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007ac8:	61fb      	str	r3, [r7, #28]
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	461a      	mov	r2, r3
 8007ad0:	69fb      	ldr	r3, [r7, #28]
 8007ad2:	61bb      	str	r3, [r7, #24]
 8007ad4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ad6:	6979      	ldr	r1, [r7, #20]
 8007ad8:	69ba      	ldr	r2, [r7, #24]
 8007ada:	e841 2300 	strex	r3, r2, [r1]
 8007ade:	613b      	str	r3, [r7, #16]
   return(result);
 8007ae0:	693b      	ldr	r3, [r7, #16]
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d1e6      	bne.n	8007ab4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	2220      	movs	r2, #32
 8007aea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	2200      	movs	r2, #0
 8007af2:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007af4:	6878      	ldr	r0, [r7, #4]
 8007af6:	f7ff f8d7 	bl	8006ca8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007afa:	bf00      	nop
 8007afc:	3720      	adds	r7, #32
 8007afe:	46bd      	mov	sp, r7
 8007b00:	bd80      	pop	{r7, pc}

08007b02 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007b02:	b480      	push	{r7}
 8007b04:	b083      	sub	sp, #12
 8007b06:	af00      	add	r7, sp, #0
 8007b08:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007b0a:	bf00      	nop
 8007b0c:	370c      	adds	r7, #12
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b14:	4770      	bx	lr

08007b16 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8007b16:	b480      	push	{r7}
 8007b18:	b083      	sub	sp, #12
 8007b1a:	af00      	add	r7, sp, #0
 8007b1c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8007b1e:	bf00      	nop
 8007b20:	370c      	adds	r7, #12
 8007b22:	46bd      	mov	sp, r7
 8007b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b28:	4770      	bx	lr

08007b2a <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8007b2a:	b480      	push	{r7}
 8007b2c:	b083      	sub	sp, #12
 8007b2e:	af00      	add	r7, sp, #0
 8007b30:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8007b32:	bf00      	nop
 8007b34:	370c      	adds	r7, #12
 8007b36:	46bd      	mov	sp, r7
 8007b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b3c:	4770      	bx	lr

08007b3e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007b3e:	b480      	push	{r7}
 8007b40:	b085      	sub	sp, #20
 8007b42:	af00      	add	r7, sp, #0
 8007b44:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007b4c:	2b01      	cmp	r3, #1
 8007b4e:	d101      	bne.n	8007b54 <HAL_UARTEx_DisableFifoMode+0x16>
 8007b50:	2302      	movs	r3, #2
 8007b52:	e027      	b.n	8007ba4 <HAL_UARTEx_DisableFifoMode+0x66>
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	2201      	movs	r2, #1
 8007b58:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2224      	movs	r2, #36	@ 0x24
 8007b60:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	681a      	ldr	r2, [r3, #0]
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	f022 0201 	bic.w	r2, r2, #1
 8007b7a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007b82:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	2200      	movs	r2, #0
 8007b88:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	68fa      	ldr	r2, [r7, #12]
 8007b90:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	2220      	movs	r2, #32
 8007b96:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007ba2:	2300      	movs	r3, #0
}
 8007ba4:	4618      	mov	r0, r3
 8007ba6:	3714      	adds	r7, #20
 8007ba8:	46bd      	mov	sp, r7
 8007baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bae:	4770      	bx	lr

08007bb0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007bb0:	b580      	push	{r7, lr}
 8007bb2:	b084      	sub	sp, #16
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	6078      	str	r0, [r7, #4]
 8007bb8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007bc0:	2b01      	cmp	r3, #1
 8007bc2:	d101      	bne.n	8007bc8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007bc4:	2302      	movs	r3, #2
 8007bc6:	e02d      	b.n	8007c24 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	2201      	movs	r2, #1
 8007bcc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2224      	movs	r2, #36	@ 0x24
 8007bd4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	681a      	ldr	r2, [r3, #0]
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	f022 0201 	bic.w	r2, r2, #1
 8007bee:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	689b      	ldr	r3, [r3, #8]
 8007bf6:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	683a      	ldr	r2, [r7, #0]
 8007c00:	430a      	orrs	r2, r1
 8007c02:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007c04:	6878      	ldr	r0, [r7, #4]
 8007c06:	f000 f84f 	bl	8007ca8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	68fa      	ldr	r2, [r7, #12]
 8007c10:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	2220      	movs	r2, #32
 8007c16:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	2200      	movs	r2, #0
 8007c1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007c22:	2300      	movs	r3, #0
}
 8007c24:	4618      	mov	r0, r3
 8007c26:	3710      	adds	r7, #16
 8007c28:	46bd      	mov	sp, r7
 8007c2a:	bd80      	pop	{r7, pc}

08007c2c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007c2c:	b580      	push	{r7, lr}
 8007c2e:	b084      	sub	sp, #16
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
 8007c34:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007c3c:	2b01      	cmp	r3, #1
 8007c3e:	d101      	bne.n	8007c44 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007c40:	2302      	movs	r3, #2
 8007c42:	e02d      	b.n	8007ca0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	2201      	movs	r2, #1
 8007c48:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	2224      	movs	r2, #36	@ 0x24
 8007c50:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	681a      	ldr	r2, [r3, #0]
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	f022 0201 	bic.w	r2, r2, #1
 8007c6a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	689b      	ldr	r3, [r3, #8]
 8007c72:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	683a      	ldr	r2, [r7, #0]
 8007c7c:	430a      	orrs	r2, r1
 8007c7e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007c80:	6878      	ldr	r0, [r7, #4]
 8007c82:	f000 f811 	bl	8007ca8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	68fa      	ldr	r2, [r7, #12]
 8007c8c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	2220      	movs	r2, #32
 8007c92:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	2200      	movs	r2, #0
 8007c9a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007c9e:	2300      	movs	r3, #0
}
 8007ca0:	4618      	mov	r0, r3
 8007ca2:	3710      	adds	r7, #16
 8007ca4:	46bd      	mov	sp, r7
 8007ca6:	bd80      	pop	{r7, pc}

08007ca8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007ca8:	b480      	push	{r7}
 8007caa:	b085      	sub	sp, #20
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d108      	bne.n	8007cca <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	2201      	movs	r2, #1
 8007cbc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2201      	movs	r2, #1
 8007cc4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007cc8:	e031      	b.n	8007d2e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007cca:	2308      	movs	r3, #8
 8007ccc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007cce:	2308      	movs	r3, #8
 8007cd0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	689b      	ldr	r3, [r3, #8]
 8007cd8:	0e5b      	lsrs	r3, r3, #25
 8007cda:	b2db      	uxtb	r3, r3
 8007cdc:	f003 0307 	and.w	r3, r3, #7
 8007ce0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	689b      	ldr	r3, [r3, #8]
 8007ce8:	0f5b      	lsrs	r3, r3, #29
 8007cea:	b2db      	uxtb	r3, r3
 8007cec:	f003 0307 	and.w	r3, r3, #7
 8007cf0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007cf2:	7bbb      	ldrb	r3, [r7, #14]
 8007cf4:	7b3a      	ldrb	r2, [r7, #12]
 8007cf6:	4911      	ldr	r1, [pc, #68]	@ (8007d3c <UARTEx_SetNbDataToProcess+0x94>)
 8007cf8:	5c8a      	ldrb	r2, [r1, r2]
 8007cfa:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007cfe:	7b3a      	ldrb	r2, [r7, #12]
 8007d00:	490f      	ldr	r1, [pc, #60]	@ (8007d40 <UARTEx_SetNbDataToProcess+0x98>)
 8007d02:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007d04:	fb93 f3f2 	sdiv	r3, r3, r2
 8007d08:	b29a      	uxth	r2, r3
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007d10:	7bfb      	ldrb	r3, [r7, #15]
 8007d12:	7b7a      	ldrb	r2, [r7, #13]
 8007d14:	4909      	ldr	r1, [pc, #36]	@ (8007d3c <UARTEx_SetNbDataToProcess+0x94>)
 8007d16:	5c8a      	ldrb	r2, [r1, r2]
 8007d18:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007d1c:	7b7a      	ldrb	r2, [r7, #13]
 8007d1e:	4908      	ldr	r1, [pc, #32]	@ (8007d40 <UARTEx_SetNbDataToProcess+0x98>)
 8007d20:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007d22:	fb93 f3f2 	sdiv	r3, r3, r2
 8007d26:	b29a      	uxth	r2, r3
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007d2e:	bf00      	nop
 8007d30:	3714      	adds	r7, #20
 8007d32:	46bd      	mov	sp, r7
 8007d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d38:	4770      	bx	lr
 8007d3a:	bf00      	nop
 8007d3c:	0800c620 	.word	0x0800c620
 8007d40:	0800c628 	.word	0x0800c628

08007d44 <__cvt>:
 8007d44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007d48:	ec57 6b10 	vmov	r6, r7, d0
 8007d4c:	2f00      	cmp	r7, #0
 8007d4e:	460c      	mov	r4, r1
 8007d50:	4619      	mov	r1, r3
 8007d52:	463b      	mov	r3, r7
 8007d54:	bfbb      	ittet	lt
 8007d56:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8007d5a:	461f      	movlt	r7, r3
 8007d5c:	2300      	movge	r3, #0
 8007d5e:	232d      	movlt	r3, #45	@ 0x2d
 8007d60:	700b      	strb	r3, [r1, #0]
 8007d62:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007d64:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007d68:	4691      	mov	r9, r2
 8007d6a:	f023 0820 	bic.w	r8, r3, #32
 8007d6e:	bfbc      	itt	lt
 8007d70:	4632      	movlt	r2, r6
 8007d72:	4616      	movlt	r6, r2
 8007d74:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007d78:	d005      	beq.n	8007d86 <__cvt+0x42>
 8007d7a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007d7e:	d100      	bne.n	8007d82 <__cvt+0x3e>
 8007d80:	3401      	adds	r4, #1
 8007d82:	2102      	movs	r1, #2
 8007d84:	e000      	b.n	8007d88 <__cvt+0x44>
 8007d86:	2103      	movs	r1, #3
 8007d88:	ab03      	add	r3, sp, #12
 8007d8a:	9301      	str	r3, [sp, #4]
 8007d8c:	ab02      	add	r3, sp, #8
 8007d8e:	9300      	str	r3, [sp, #0]
 8007d90:	ec47 6b10 	vmov	d0, r6, r7
 8007d94:	4653      	mov	r3, sl
 8007d96:	4622      	mov	r2, r4
 8007d98:	f001 f97a 	bl	8009090 <_dtoa_r>
 8007d9c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007da0:	4605      	mov	r5, r0
 8007da2:	d119      	bne.n	8007dd8 <__cvt+0x94>
 8007da4:	f019 0f01 	tst.w	r9, #1
 8007da8:	d00e      	beq.n	8007dc8 <__cvt+0x84>
 8007daa:	eb00 0904 	add.w	r9, r0, r4
 8007dae:	2200      	movs	r2, #0
 8007db0:	2300      	movs	r3, #0
 8007db2:	4630      	mov	r0, r6
 8007db4:	4639      	mov	r1, r7
 8007db6:	f7f8 feaf 	bl	8000b18 <__aeabi_dcmpeq>
 8007dba:	b108      	cbz	r0, 8007dc0 <__cvt+0x7c>
 8007dbc:	f8cd 900c 	str.w	r9, [sp, #12]
 8007dc0:	2230      	movs	r2, #48	@ 0x30
 8007dc2:	9b03      	ldr	r3, [sp, #12]
 8007dc4:	454b      	cmp	r3, r9
 8007dc6:	d31e      	bcc.n	8007e06 <__cvt+0xc2>
 8007dc8:	9b03      	ldr	r3, [sp, #12]
 8007dca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007dcc:	1b5b      	subs	r3, r3, r5
 8007dce:	4628      	mov	r0, r5
 8007dd0:	6013      	str	r3, [r2, #0]
 8007dd2:	b004      	add	sp, #16
 8007dd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007dd8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007ddc:	eb00 0904 	add.w	r9, r0, r4
 8007de0:	d1e5      	bne.n	8007dae <__cvt+0x6a>
 8007de2:	7803      	ldrb	r3, [r0, #0]
 8007de4:	2b30      	cmp	r3, #48	@ 0x30
 8007de6:	d10a      	bne.n	8007dfe <__cvt+0xba>
 8007de8:	2200      	movs	r2, #0
 8007dea:	2300      	movs	r3, #0
 8007dec:	4630      	mov	r0, r6
 8007dee:	4639      	mov	r1, r7
 8007df0:	f7f8 fe92 	bl	8000b18 <__aeabi_dcmpeq>
 8007df4:	b918      	cbnz	r0, 8007dfe <__cvt+0xba>
 8007df6:	f1c4 0401 	rsb	r4, r4, #1
 8007dfa:	f8ca 4000 	str.w	r4, [sl]
 8007dfe:	f8da 3000 	ldr.w	r3, [sl]
 8007e02:	4499      	add	r9, r3
 8007e04:	e7d3      	b.n	8007dae <__cvt+0x6a>
 8007e06:	1c59      	adds	r1, r3, #1
 8007e08:	9103      	str	r1, [sp, #12]
 8007e0a:	701a      	strb	r2, [r3, #0]
 8007e0c:	e7d9      	b.n	8007dc2 <__cvt+0x7e>

08007e0e <__exponent>:
 8007e0e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007e10:	2900      	cmp	r1, #0
 8007e12:	bfba      	itte	lt
 8007e14:	4249      	neglt	r1, r1
 8007e16:	232d      	movlt	r3, #45	@ 0x2d
 8007e18:	232b      	movge	r3, #43	@ 0x2b
 8007e1a:	2909      	cmp	r1, #9
 8007e1c:	7002      	strb	r2, [r0, #0]
 8007e1e:	7043      	strb	r3, [r0, #1]
 8007e20:	dd29      	ble.n	8007e76 <__exponent+0x68>
 8007e22:	f10d 0307 	add.w	r3, sp, #7
 8007e26:	461d      	mov	r5, r3
 8007e28:	270a      	movs	r7, #10
 8007e2a:	461a      	mov	r2, r3
 8007e2c:	fbb1 f6f7 	udiv	r6, r1, r7
 8007e30:	fb07 1416 	mls	r4, r7, r6, r1
 8007e34:	3430      	adds	r4, #48	@ 0x30
 8007e36:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007e3a:	460c      	mov	r4, r1
 8007e3c:	2c63      	cmp	r4, #99	@ 0x63
 8007e3e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8007e42:	4631      	mov	r1, r6
 8007e44:	dcf1      	bgt.n	8007e2a <__exponent+0x1c>
 8007e46:	3130      	adds	r1, #48	@ 0x30
 8007e48:	1e94      	subs	r4, r2, #2
 8007e4a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007e4e:	1c41      	adds	r1, r0, #1
 8007e50:	4623      	mov	r3, r4
 8007e52:	42ab      	cmp	r3, r5
 8007e54:	d30a      	bcc.n	8007e6c <__exponent+0x5e>
 8007e56:	f10d 0309 	add.w	r3, sp, #9
 8007e5a:	1a9b      	subs	r3, r3, r2
 8007e5c:	42ac      	cmp	r4, r5
 8007e5e:	bf88      	it	hi
 8007e60:	2300      	movhi	r3, #0
 8007e62:	3302      	adds	r3, #2
 8007e64:	4403      	add	r3, r0
 8007e66:	1a18      	subs	r0, r3, r0
 8007e68:	b003      	add	sp, #12
 8007e6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e6c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007e70:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007e74:	e7ed      	b.n	8007e52 <__exponent+0x44>
 8007e76:	2330      	movs	r3, #48	@ 0x30
 8007e78:	3130      	adds	r1, #48	@ 0x30
 8007e7a:	7083      	strb	r3, [r0, #2]
 8007e7c:	70c1      	strb	r1, [r0, #3]
 8007e7e:	1d03      	adds	r3, r0, #4
 8007e80:	e7f1      	b.n	8007e66 <__exponent+0x58>
	...

08007e84 <_printf_float>:
 8007e84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e88:	b08d      	sub	sp, #52	@ 0x34
 8007e8a:	460c      	mov	r4, r1
 8007e8c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007e90:	4616      	mov	r6, r2
 8007e92:	461f      	mov	r7, r3
 8007e94:	4605      	mov	r5, r0
 8007e96:	f000 fff3 	bl	8008e80 <_localeconv_r>
 8007e9a:	6803      	ldr	r3, [r0, #0]
 8007e9c:	9304      	str	r3, [sp, #16]
 8007e9e:	4618      	mov	r0, r3
 8007ea0:	f7f8 fa0e 	bl	80002c0 <strlen>
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	930a      	str	r3, [sp, #40]	@ 0x28
 8007ea8:	f8d8 3000 	ldr.w	r3, [r8]
 8007eac:	9005      	str	r0, [sp, #20]
 8007eae:	3307      	adds	r3, #7
 8007eb0:	f023 0307 	bic.w	r3, r3, #7
 8007eb4:	f103 0208 	add.w	r2, r3, #8
 8007eb8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007ebc:	f8d4 b000 	ldr.w	fp, [r4]
 8007ec0:	f8c8 2000 	str.w	r2, [r8]
 8007ec4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007ec8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007ecc:	9307      	str	r3, [sp, #28]
 8007ece:	f8cd 8018 	str.w	r8, [sp, #24]
 8007ed2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007ed6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007eda:	4b9c      	ldr	r3, [pc, #624]	@ (800814c <_printf_float+0x2c8>)
 8007edc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007ee0:	f7f8 fe4c 	bl	8000b7c <__aeabi_dcmpun>
 8007ee4:	bb70      	cbnz	r0, 8007f44 <_printf_float+0xc0>
 8007ee6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007eea:	4b98      	ldr	r3, [pc, #608]	@ (800814c <_printf_float+0x2c8>)
 8007eec:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007ef0:	f7f8 fe26 	bl	8000b40 <__aeabi_dcmple>
 8007ef4:	bb30      	cbnz	r0, 8007f44 <_printf_float+0xc0>
 8007ef6:	2200      	movs	r2, #0
 8007ef8:	2300      	movs	r3, #0
 8007efa:	4640      	mov	r0, r8
 8007efc:	4649      	mov	r1, r9
 8007efe:	f7f8 fe15 	bl	8000b2c <__aeabi_dcmplt>
 8007f02:	b110      	cbz	r0, 8007f0a <_printf_float+0x86>
 8007f04:	232d      	movs	r3, #45	@ 0x2d
 8007f06:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007f0a:	4a91      	ldr	r2, [pc, #580]	@ (8008150 <_printf_float+0x2cc>)
 8007f0c:	4b91      	ldr	r3, [pc, #580]	@ (8008154 <_printf_float+0x2d0>)
 8007f0e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007f12:	bf94      	ite	ls
 8007f14:	4690      	movls	r8, r2
 8007f16:	4698      	movhi	r8, r3
 8007f18:	2303      	movs	r3, #3
 8007f1a:	6123      	str	r3, [r4, #16]
 8007f1c:	f02b 0304 	bic.w	r3, fp, #4
 8007f20:	6023      	str	r3, [r4, #0]
 8007f22:	f04f 0900 	mov.w	r9, #0
 8007f26:	9700      	str	r7, [sp, #0]
 8007f28:	4633      	mov	r3, r6
 8007f2a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007f2c:	4621      	mov	r1, r4
 8007f2e:	4628      	mov	r0, r5
 8007f30:	f000 f9d2 	bl	80082d8 <_printf_common>
 8007f34:	3001      	adds	r0, #1
 8007f36:	f040 808d 	bne.w	8008054 <_printf_float+0x1d0>
 8007f3a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007f3e:	b00d      	add	sp, #52	@ 0x34
 8007f40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f44:	4642      	mov	r2, r8
 8007f46:	464b      	mov	r3, r9
 8007f48:	4640      	mov	r0, r8
 8007f4a:	4649      	mov	r1, r9
 8007f4c:	f7f8 fe16 	bl	8000b7c <__aeabi_dcmpun>
 8007f50:	b140      	cbz	r0, 8007f64 <_printf_float+0xe0>
 8007f52:	464b      	mov	r3, r9
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	bfbc      	itt	lt
 8007f58:	232d      	movlt	r3, #45	@ 0x2d
 8007f5a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007f5e:	4a7e      	ldr	r2, [pc, #504]	@ (8008158 <_printf_float+0x2d4>)
 8007f60:	4b7e      	ldr	r3, [pc, #504]	@ (800815c <_printf_float+0x2d8>)
 8007f62:	e7d4      	b.n	8007f0e <_printf_float+0x8a>
 8007f64:	6863      	ldr	r3, [r4, #4]
 8007f66:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007f6a:	9206      	str	r2, [sp, #24]
 8007f6c:	1c5a      	adds	r2, r3, #1
 8007f6e:	d13b      	bne.n	8007fe8 <_printf_float+0x164>
 8007f70:	2306      	movs	r3, #6
 8007f72:	6063      	str	r3, [r4, #4]
 8007f74:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007f78:	2300      	movs	r3, #0
 8007f7a:	6022      	str	r2, [r4, #0]
 8007f7c:	9303      	str	r3, [sp, #12]
 8007f7e:	ab0a      	add	r3, sp, #40	@ 0x28
 8007f80:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007f84:	ab09      	add	r3, sp, #36	@ 0x24
 8007f86:	9300      	str	r3, [sp, #0]
 8007f88:	6861      	ldr	r1, [r4, #4]
 8007f8a:	ec49 8b10 	vmov	d0, r8, r9
 8007f8e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007f92:	4628      	mov	r0, r5
 8007f94:	f7ff fed6 	bl	8007d44 <__cvt>
 8007f98:	9b06      	ldr	r3, [sp, #24]
 8007f9a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007f9c:	2b47      	cmp	r3, #71	@ 0x47
 8007f9e:	4680      	mov	r8, r0
 8007fa0:	d129      	bne.n	8007ff6 <_printf_float+0x172>
 8007fa2:	1cc8      	adds	r0, r1, #3
 8007fa4:	db02      	blt.n	8007fac <_printf_float+0x128>
 8007fa6:	6863      	ldr	r3, [r4, #4]
 8007fa8:	4299      	cmp	r1, r3
 8007faa:	dd41      	ble.n	8008030 <_printf_float+0x1ac>
 8007fac:	f1aa 0a02 	sub.w	sl, sl, #2
 8007fb0:	fa5f fa8a 	uxtb.w	sl, sl
 8007fb4:	3901      	subs	r1, #1
 8007fb6:	4652      	mov	r2, sl
 8007fb8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007fbc:	9109      	str	r1, [sp, #36]	@ 0x24
 8007fbe:	f7ff ff26 	bl	8007e0e <__exponent>
 8007fc2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007fc4:	1813      	adds	r3, r2, r0
 8007fc6:	2a01      	cmp	r2, #1
 8007fc8:	4681      	mov	r9, r0
 8007fca:	6123      	str	r3, [r4, #16]
 8007fcc:	dc02      	bgt.n	8007fd4 <_printf_float+0x150>
 8007fce:	6822      	ldr	r2, [r4, #0]
 8007fd0:	07d2      	lsls	r2, r2, #31
 8007fd2:	d501      	bpl.n	8007fd8 <_printf_float+0x154>
 8007fd4:	3301      	adds	r3, #1
 8007fd6:	6123      	str	r3, [r4, #16]
 8007fd8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d0a2      	beq.n	8007f26 <_printf_float+0xa2>
 8007fe0:	232d      	movs	r3, #45	@ 0x2d
 8007fe2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007fe6:	e79e      	b.n	8007f26 <_printf_float+0xa2>
 8007fe8:	9a06      	ldr	r2, [sp, #24]
 8007fea:	2a47      	cmp	r2, #71	@ 0x47
 8007fec:	d1c2      	bne.n	8007f74 <_printf_float+0xf0>
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d1c0      	bne.n	8007f74 <_printf_float+0xf0>
 8007ff2:	2301      	movs	r3, #1
 8007ff4:	e7bd      	b.n	8007f72 <_printf_float+0xee>
 8007ff6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007ffa:	d9db      	bls.n	8007fb4 <_printf_float+0x130>
 8007ffc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008000:	d118      	bne.n	8008034 <_printf_float+0x1b0>
 8008002:	2900      	cmp	r1, #0
 8008004:	6863      	ldr	r3, [r4, #4]
 8008006:	dd0b      	ble.n	8008020 <_printf_float+0x19c>
 8008008:	6121      	str	r1, [r4, #16]
 800800a:	b913      	cbnz	r3, 8008012 <_printf_float+0x18e>
 800800c:	6822      	ldr	r2, [r4, #0]
 800800e:	07d0      	lsls	r0, r2, #31
 8008010:	d502      	bpl.n	8008018 <_printf_float+0x194>
 8008012:	3301      	adds	r3, #1
 8008014:	440b      	add	r3, r1
 8008016:	6123      	str	r3, [r4, #16]
 8008018:	65a1      	str	r1, [r4, #88]	@ 0x58
 800801a:	f04f 0900 	mov.w	r9, #0
 800801e:	e7db      	b.n	8007fd8 <_printf_float+0x154>
 8008020:	b913      	cbnz	r3, 8008028 <_printf_float+0x1a4>
 8008022:	6822      	ldr	r2, [r4, #0]
 8008024:	07d2      	lsls	r2, r2, #31
 8008026:	d501      	bpl.n	800802c <_printf_float+0x1a8>
 8008028:	3302      	adds	r3, #2
 800802a:	e7f4      	b.n	8008016 <_printf_float+0x192>
 800802c:	2301      	movs	r3, #1
 800802e:	e7f2      	b.n	8008016 <_printf_float+0x192>
 8008030:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008034:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008036:	4299      	cmp	r1, r3
 8008038:	db05      	blt.n	8008046 <_printf_float+0x1c2>
 800803a:	6823      	ldr	r3, [r4, #0]
 800803c:	6121      	str	r1, [r4, #16]
 800803e:	07d8      	lsls	r0, r3, #31
 8008040:	d5ea      	bpl.n	8008018 <_printf_float+0x194>
 8008042:	1c4b      	adds	r3, r1, #1
 8008044:	e7e7      	b.n	8008016 <_printf_float+0x192>
 8008046:	2900      	cmp	r1, #0
 8008048:	bfd4      	ite	le
 800804a:	f1c1 0202 	rsble	r2, r1, #2
 800804e:	2201      	movgt	r2, #1
 8008050:	4413      	add	r3, r2
 8008052:	e7e0      	b.n	8008016 <_printf_float+0x192>
 8008054:	6823      	ldr	r3, [r4, #0]
 8008056:	055a      	lsls	r2, r3, #21
 8008058:	d407      	bmi.n	800806a <_printf_float+0x1e6>
 800805a:	6923      	ldr	r3, [r4, #16]
 800805c:	4642      	mov	r2, r8
 800805e:	4631      	mov	r1, r6
 8008060:	4628      	mov	r0, r5
 8008062:	47b8      	blx	r7
 8008064:	3001      	adds	r0, #1
 8008066:	d12b      	bne.n	80080c0 <_printf_float+0x23c>
 8008068:	e767      	b.n	8007f3a <_printf_float+0xb6>
 800806a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800806e:	f240 80dd 	bls.w	800822c <_printf_float+0x3a8>
 8008072:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008076:	2200      	movs	r2, #0
 8008078:	2300      	movs	r3, #0
 800807a:	f7f8 fd4d 	bl	8000b18 <__aeabi_dcmpeq>
 800807e:	2800      	cmp	r0, #0
 8008080:	d033      	beq.n	80080ea <_printf_float+0x266>
 8008082:	4a37      	ldr	r2, [pc, #220]	@ (8008160 <_printf_float+0x2dc>)
 8008084:	2301      	movs	r3, #1
 8008086:	4631      	mov	r1, r6
 8008088:	4628      	mov	r0, r5
 800808a:	47b8      	blx	r7
 800808c:	3001      	adds	r0, #1
 800808e:	f43f af54 	beq.w	8007f3a <_printf_float+0xb6>
 8008092:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008096:	4543      	cmp	r3, r8
 8008098:	db02      	blt.n	80080a0 <_printf_float+0x21c>
 800809a:	6823      	ldr	r3, [r4, #0]
 800809c:	07d8      	lsls	r0, r3, #31
 800809e:	d50f      	bpl.n	80080c0 <_printf_float+0x23c>
 80080a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80080a4:	4631      	mov	r1, r6
 80080a6:	4628      	mov	r0, r5
 80080a8:	47b8      	blx	r7
 80080aa:	3001      	adds	r0, #1
 80080ac:	f43f af45 	beq.w	8007f3a <_printf_float+0xb6>
 80080b0:	f04f 0900 	mov.w	r9, #0
 80080b4:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80080b8:	f104 0a1a 	add.w	sl, r4, #26
 80080bc:	45c8      	cmp	r8, r9
 80080be:	dc09      	bgt.n	80080d4 <_printf_float+0x250>
 80080c0:	6823      	ldr	r3, [r4, #0]
 80080c2:	079b      	lsls	r3, r3, #30
 80080c4:	f100 8103 	bmi.w	80082ce <_printf_float+0x44a>
 80080c8:	68e0      	ldr	r0, [r4, #12]
 80080ca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80080cc:	4298      	cmp	r0, r3
 80080ce:	bfb8      	it	lt
 80080d0:	4618      	movlt	r0, r3
 80080d2:	e734      	b.n	8007f3e <_printf_float+0xba>
 80080d4:	2301      	movs	r3, #1
 80080d6:	4652      	mov	r2, sl
 80080d8:	4631      	mov	r1, r6
 80080da:	4628      	mov	r0, r5
 80080dc:	47b8      	blx	r7
 80080de:	3001      	adds	r0, #1
 80080e0:	f43f af2b 	beq.w	8007f3a <_printf_float+0xb6>
 80080e4:	f109 0901 	add.w	r9, r9, #1
 80080e8:	e7e8      	b.n	80080bc <_printf_float+0x238>
 80080ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	dc39      	bgt.n	8008164 <_printf_float+0x2e0>
 80080f0:	4a1b      	ldr	r2, [pc, #108]	@ (8008160 <_printf_float+0x2dc>)
 80080f2:	2301      	movs	r3, #1
 80080f4:	4631      	mov	r1, r6
 80080f6:	4628      	mov	r0, r5
 80080f8:	47b8      	blx	r7
 80080fa:	3001      	adds	r0, #1
 80080fc:	f43f af1d 	beq.w	8007f3a <_printf_float+0xb6>
 8008100:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008104:	ea59 0303 	orrs.w	r3, r9, r3
 8008108:	d102      	bne.n	8008110 <_printf_float+0x28c>
 800810a:	6823      	ldr	r3, [r4, #0]
 800810c:	07d9      	lsls	r1, r3, #31
 800810e:	d5d7      	bpl.n	80080c0 <_printf_float+0x23c>
 8008110:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008114:	4631      	mov	r1, r6
 8008116:	4628      	mov	r0, r5
 8008118:	47b8      	blx	r7
 800811a:	3001      	adds	r0, #1
 800811c:	f43f af0d 	beq.w	8007f3a <_printf_float+0xb6>
 8008120:	f04f 0a00 	mov.w	sl, #0
 8008124:	f104 0b1a 	add.w	fp, r4, #26
 8008128:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800812a:	425b      	negs	r3, r3
 800812c:	4553      	cmp	r3, sl
 800812e:	dc01      	bgt.n	8008134 <_printf_float+0x2b0>
 8008130:	464b      	mov	r3, r9
 8008132:	e793      	b.n	800805c <_printf_float+0x1d8>
 8008134:	2301      	movs	r3, #1
 8008136:	465a      	mov	r2, fp
 8008138:	4631      	mov	r1, r6
 800813a:	4628      	mov	r0, r5
 800813c:	47b8      	blx	r7
 800813e:	3001      	adds	r0, #1
 8008140:	f43f aefb 	beq.w	8007f3a <_printf_float+0xb6>
 8008144:	f10a 0a01 	add.w	sl, sl, #1
 8008148:	e7ee      	b.n	8008128 <_printf_float+0x2a4>
 800814a:	bf00      	nop
 800814c:	7fefffff 	.word	0x7fefffff
 8008150:	0800c630 	.word	0x0800c630
 8008154:	0800c634 	.word	0x0800c634
 8008158:	0800c638 	.word	0x0800c638
 800815c:	0800c63c 	.word	0x0800c63c
 8008160:	0800c640 	.word	0x0800c640
 8008164:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008166:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800816a:	4553      	cmp	r3, sl
 800816c:	bfa8      	it	ge
 800816e:	4653      	movge	r3, sl
 8008170:	2b00      	cmp	r3, #0
 8008172:	4699      	mov	r9, r3
 8008174:	dc36      	bgt.n	80081e4 <_printf_float+0x360>
 8008176:	f04f 0b00 	mov.w	fp, #0
 800817a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800817e:	f104 021a 	add.w	r2, r4, #26
 8008182:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008184:	9306      	str	r3, [sp, #24]
 8008186:	eba3 0309 	sub.w	r3, r3, r9
 800818a:	455b      	cmp	r3, fp
 800818c:	dc31      	bgt.n	80081f2 <_printf_float+0x36e>
 800818e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008190:	459a      	cmp	sl, r3
 8008192:	dc3a      	bgt.n	800820a <_printf_float+0x386>
 8008194:	6823      	ldr	r3, [r4, #0]
 8008196:	07da      	lsls	r2, r3, #31
 8008198:	d437      	bmi.n	800820a <_printf_float+0x386>
 800819a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800819c:	ebaa 0903 	sub.w	r9, sl, r3
 80081a0:	9b06      	ldr	r3, [sp, #24]
 80081a2:	ebaa 0303 	sub.w	r3, sl, r3
 80081a6:	4599      	cmp	r9, r3
 80081a8:	bfa8      	it	ge
 80081aa:	4699      	movge	r9, r3
 80081ac:	f1b9 0f00 	cmp.w	r9, #0
 80081b0:	dc33      	bgt.n	800821a <_printf_float+0x396>
 80081b2:	f04f 0800 	mov.w	r8, #0
 80081b6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80081ba:	f104 0b1a 	add.w	fp, r4, #26
 80081be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80081c0:	ebaa 0303 	sub.w	r3, sl, r3
 80081c4:	eba3 0309 	sub.w	r3, r3, r9
 80081c8:	4543      	cmp	r3, r8
 80081ca:	f77f af79 	ble.w	80080c0 <_printf_float+0x23c>
 80081ce:	2301      	movs	r3, #1
 80081d0:	465a      	mov	r2, fp
 80081d2:	4631      	mov	r1, r6
 80081d4:	4628      	mov	r0, r5
 80081d6:	47b8      	blx	r7
 80081d8:	3001      	adds	r0, #1
 80081da:	f43f aeae 	beq.w	8007f3a <_printf_float+0xb6>
 80081de:	f108 0801 	add.w	r8, r8, #1
 80081e2:	e7ec      	b.n	80081be <_printf_float+0x33a>
 80081e4:	4642      	mov	r2, r8
 80081e6:	4631      	mov	r1, r6
 80081e8:	4628      	mov	r0, r5
 80081ea:	47b8      	blx	r7
 80081ec:	3001      	adds	r0, #1
 80081ee:	d1c2      	bne.n	8008176 <_printf_float+0x2f2>
 80081f0:	e6a3      	b.n	8007f3a <_printf_float+0xb6>
 80081f2:	2301      	movs	r3, #1
 80081f4:	4631      	mov	r1, r6
 80081f6:	4628      	mov	r0, r5
 80081f8:	9206      	str	r2, [sp, #24]
 80081fa:	47b8      	blx	r7
 80081fc:	3001      	adds	r0, #1
 80081fe:	f43f ae9c 	beq.w	8007f3a <_printf_float+0xb6>
 8008202:	9a06      	ldr	r2, [sp, #24]
 8008204:	f10b 0b01 	add.w	fp, fp, #1
 8008208:	e7bb      	b.n	8008182 <_printf_float+0x2fe>
 800820a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800820e:	4631      	mov	r1, r6
 8008210:	4628      	mov	r0, r5
 8008212:	47b8      	blx	r7
 8008214:	3001      	adds	r0, #1
 8008216:	d1c0      	bne.n	800819a <_printf_float+0x316>
 8008218:	e68f      	b.n	8007f3a <_printf_float+0xb6>
 800821a:	9a06      	ldr	r2, [sp, #24]
 800821c:	464b      	mov	r3, r9
 800821e:	4442      	add	r2, r8
 8008220:	4631      	mov	r1, r6
 8008222:	4628      	mov	r0, r5
 8008224:	47b8      	blx	r7
 8008226:	3001      	adds	r0, #1
 8008228:	d1c3      	bne.n	80081b2 <_printf_float+0x32e>
 800822a:	e686      	b.n	8007f3a <_printf_float+0xb6>
 800822c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008230:	f1ba 0f01 	cmp.w	sl, #1
 8008234:	dc01      	bgt.n	800823a <_printf_float+0x3b6>
 8008236:	07db      	lsls	r3, r3, #31
 8008238:	d536      	bpl.n	80082a8 <_printf_float+0x424>
 800823a:	2301      	movs	r3, #1
 800823c:	4642      	mov	r2, r8
 800823e:	4631      	mov	r1, r6
 8008240:	4628      	mov	r0, r5
 8008242:	47b8      	blx	r7
 8008244:	3001      	adds	r0, #1
 8008246:	f43f ae78 	beq.w	8007f3a <_printf_float+0xb6>
 800824a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800824e:	4631      	mov	r1, r6
 8008250:	4628      	mov	r0, r5
 8008252:	47b8      	blx	r7
 8008254:	3001      	adds	r0, #1
 8008256:	f43f ae70 	beq.w	8007f3a <_printf_float+0xb6>
 800825a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800825e:	2200      	movs	r2, #0
 8008260:	2300      	movs	r3, #0
 8008262:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8008266:	f7f8 fc57 	bl	8000b18 <__aeabi_dcmpeq>
 800826a:	b9c0      	cbnz	r0, 800829e <_printf_float+0x41a>
 800826c:	4653      	mov	r3, sl
 800826e:	f108 0201 	add.w	r2, r8, #1
 8008272:	4631      	mov	r1, r6
 8008274:	4628      	mov	r0, r5
 8008276:	47b8      	blx	r7
 8008278:	3001      	adds	r0, #1
 800827a:	d10c      	bne.n	8008296 <_printf_float+0x412>
 800827c:	e65d      	b.n	8007f3a <_printf_float+0xb6>
 800827e:	2301      	movs	r3, #1
 8008280:	465a      	mov	r2, fp
 8008282:	4631      	mov	r1, r6
 8008284:	4628      	mov	r0, r5
 8008286:	47b8      	blx	r7
 8008288:	3001      	adds	r0, #1
 800828a:	f43f ae56 	beq.w	8007f3a <_printf_float+0xb6>
 800828e:	f108 0801 	add.w	r8, r8, #1
 8008292:	45d0      	cmp	r8, sl
 8008294:	dbf3      	blt.n	800827e <_printf_float+0x3fa>
 8008296:	464b      	mov	r3, r9
 8008298:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800829c:	e6df      	b.n	800805e <_printf_float+0x1da>
 800829e:	f04f 0800 	mov.w	r8, #0
 80082a2:	f104 0b1a 	add.w	fp, r4, #26
 80082a6:	e7f4      	b.n	8008292 <_printf_float+0x40e>
 80082a8:	2301      	movs	r3, #1
 80082aa:	4642      	mov	r2, r8
 80082ac:	e7e1      	b.n	8008272 <_printf_float+0x3ee>
 80082ae:	2301      	movs	r3, #1
 80082b0:	464a      	mov	r2, r9
 80082b2:	4631      	mov	r1, r6
 80082b4:	4628      	mov	r0, r5
 80082b6:	47b8      	blx	r7
 80082b8:	3001      	adds	r0, #1
 80082ba:	f43f ae3e 	beq.w	8007f3a <_printf_float+0xb6>
 80082be:	f108 0801 	add.w	r8, r8, #1
 80082c2:	68e3      	ldr	r3, [r4, #12]
 80082c4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80082c6:	1a5b      	subs	r3, r3, r1
 80082c8:	4543      	cmp	r3, r8
 80082ca:	dcf0      	bgt.n	80082ae <_printf_float+0x42a>
 80082cc:	e6fc      	b.n	80080c8 <_printf_float+0x244>
 80082ce:	f04f 0800 	mov.w	r8, #0
 80082d2:	f104 0919 	add.w	r9, r4, #25
 80082d6:	e7f4      	b.n	80082c2 <_printf_float+0x43e>

080082d8 <_printf_common>:
 80082d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80082dc:	4616      	mov	r6, r2
 80082de:	4698      	mov	r8, r3
 80082e0:	688a      	ldr	r2, [r1, #8]
 80082e2:	690b      	ldr	r3, [r1, #16]
 80082e4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80082e8:	4293      	cmp	r3, r2
 80082ea:	bfb8      	it	lt
 80082ec:	4613      	movlt	r3, r2
 80082ee:	6033      	str	r3, [r6, #0]
 80082f0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80082f4:	4607      	mov	r7, r0
 80082f6:	460c      	mov	r4, r1
 80082f8:	b10a      	cbz	r2, 80082fe <_printf_common+0x26>
 80082fa:	3301      	adds	r3, #1
 80082fc:	6033      	str	r3, [r6, #0]
 80082fe:	6823      	ldr	r3, [r4, #0]
 8008300:	0699      	lsls	r1, r3, #26
 8008302:	bf42      	ittt	mi
 8008304:	6833      	ldrmi	r3, [r6, #0]
 8008306:	3302      	addmi	r3, #2
 8008308:	6033      	strmi	r3, [r6, #0]
 800830a:	6825      	ldr	r5, [r4, #0]
 800830c:	f015 0506 	ands.w	r5, r5, #6
 8008310:	d106      	bne.n	8008320 <_printf_common+0x48>
 8008312:	f104 0a19 	add.w	sl, r4, #25
 8008316:	68e3      	ldr	r3, [r4, #12]
 8008318:	6832      	ldr	r2, [r6, #0]
 800831a:	1a9b      	subs	r3, r3, r2
 800831c:	42ab      	cmp	r3, r5
 800831e:	dc26      	bgt.n	800836e <_printf_common+0x96>
 8008320:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008324:	6822      	ldr	r2, [r4, #0]
 8008326:	3b00      	subs	r3, #0
 8008328:	bf18      	it	ne
 800832a:	2301      	movne	r3, #1
 800832c:	0692      	lsls	r2, r2, #26
 800832e:	d42b      	bmi.n	8008388 <_printf_common+0xb0>
 8008330:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008334:	4641      	mov	r1, r8
 8008336:	4638      	mov	r0, r7
 8008338:	47c8      	blx	r9
 800833a:	3001      	adds	r0, #1
 800833c:	d01e      	beq.n	800837c <_printf_common+0xa4>
 800833e:	6823      	ldr	r3, [r4, #0]
 8008340:	6922      	ldr	r2, [r4, #16]
 8008342:	f003 0306 	and.w	r3, r3, #6
 8008346:	2b04      	cmp	r3, #4
 8008348:	bf02      	ittt	eq
 800834a:	68e5      	ldreq	r5, [r4, #12]
 800834c:	6833      	ldreq	r3, [r6, #0]
 800834e:	1aed      	subeq	r5, r5, r3
 8008350:	68a3      	ldr	r3, [r4, #8]
 8008352:	bf0c      	ite	eq
 8008354:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008358:	2500      	movne	r5, #0
 800835a:	4293      	cmp	r3, r2
 800835c:	bfc4      	itt	gt
 800835e:	1a9b      	subgt	r3, r3, r2
 8008360:	18ed      	addgt	r5, r5, r3
 8008362:	2600      	movs	r6, #0
 8008364:	341a      	adds	r4, #26
 8008366:	42b5      	cmp	r5, r6
 8008368:	d11a      	bne.n	80083a0 <_printf_common+0xc8>
 800836a:	2000      	movs	r0, #0
 800836c:	e008      	b.n	8008380 <_printf_common+0xa8>
 800836e:	2301      	movs	r3, #1
 8008370:	4652      	mov	r2, sl
 8008372:	4641      	mov	r1, r8
 8008374:	4638      	mov	r0, r7
 8008376:	47c8      	blx	r9
 8008378:	3001      	adds	r0, #1
 800837a:	d103      	bne.n	8008384 <_printf_common+0xac>
 800837c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008380:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008384:	3501      	adds	r5, #1
 8008386:	e7c6      	b.n	8008316 <_printf_common+0x3e>
 8008388:	18e1      	adds	r1, r4, r3
 800838a:	1c5a      	adds	r2, r3, #1
 800838c:	2030      	movs	r0, #48	@ 0x30
 800838e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008392:	4422      	add	r2, r4
 8008394:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008398:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800839c:	3302      	adds	r3, #2
 800839e:	e7c7      	b.n	8008330 <_printf_common+0x58>
 80083a0:	2301      	movs	r3, #1
 80083a2:	4622      	mov	r2, r4
 80083a4:	4641      	mov	r1, r8
 80083a6:	4638      	mov	r0, r7
 80083a8:	47c8      	blx	r9
 80083aa:	3001      	adds	r0, #1
 80083ac:	d0e6      	beq.n	800837c <_printf_common+0xa4>
 80083ae:	3601      	adds	r6, #1
 80083b0:	e7d9      	b.n	8008366 <_printf_common+0x8e>
	...

080083b4 <_printf_i>:
 80083b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80083b8:	7e0f      	ldrb	r7, [r1, #24]
 80083ba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80083bc:	2f78      	cmp	r7, #120	@ 0x78
 80083be:	4691      	mov	r9, r2
 80083c0:	4680      	mov	r8, r0
 80083c2:	460c      	mov	r4, r1
 80083c4:	469a      	mov	sl, r3
 80083c6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80083ca:	d807      	bhi.n	80083dc <_printf_i+0x28>
 80083cc:	2f62      	cmp	r7, #98	@ 0x62
 80083ce:	d80a      	bhi.n	80083e6 <_printf_i+0x32>
 80083d0:	2f00      	cmp	r7, #0
 80083d2:	f000 80d2 	beq.w	800857a <_printf_i+0x1c6>
 80083d6:	2f58      	cmp	r7, #88	@ 0x58
 80083d8:	f000 80b9 	beq.w	800854e <_printf_i+0x19a>
 80083dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80083e0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80083e4:	e03a      	b.n	800845c <_printf_i+0xa8>
 80083e6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80083ea:	2b15      	cmp	r3, #21
 80083ec:	d8f6      	bhi.n	80083dc <_printf_i+0x28>
 80083ee:	a101      	add	r1, pc, #4	@ (adr r1, 80083f4 <_printf_i+0x40>)
 80083f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80083f4:	0800844d 	.word	0x0800844d
 80083f8:	08008461 	.word	0x08008461
 80083fc:	080083dd 	.word	0x080083dd
 8008400:	080083dd 	.word	0x080083dd
 8008404:	080083dd 	.word	0x080083dd
 8008408:	080083dd 	.word	0x080083dd
 800840c:	08008461 	.word	0x08008461
 8008410:	080083dd 	.word	0x080083dd
 8008414:	080083dd 	.word	0x080083dd
 8008418:	080083dd 	.word	0x080083dd
 800841c:	080083dd 	.word	0x080083dd
 8008420:	08008561 	.word	0x08008561
 8008424:	0800848b 	.word	0x0800848b
 8008428:	0800851b 	.word	0x0800851b
 800842c:	080083dd 	.word	0x080083dd
 8008430:	080083dd 	.word	0x080083dd
 8008434:	08008583 	.word	0x08008583
 8008438:	080083dd 	.word	0x080083dd
 800843c:	0800848b 	.word	0x0800848b
 8008440:	080083dd 	.word	0x080083dd
 8008444:	080083dd 	.word	0x080083dd
 8008448:	08008523 	.word	0x08008523
 800844c:	6833      	ldr	r3, [r6, #0]
 800844e:	1d1a      	adds	r2, r3, #4
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	6032      	str	r2, [r6, #0]
 8008454:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008458:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800845c:	2301      	movs	r3, #1
 800845e:	e09d      	b.n	800859c <_printf_i+0x1e8>
 8008460:	6833      	ldr	r3, [r6, #0]
 8008462:	6820      	ldr	r0, [r4, #0]
 8008464:	1d19      	adds	r1, r3, #4
 8008466:	6031      	str	r1, [r6, #0]
 8008468:	0606      	lsls	r6, r0, #24
 800846a:	d501      	bpl.n	8008470 <_printf_i+0xbc>
 800846c:	681d      	ldr	r5, [r3, #0]
 800846e:	e003      	b.n	8008478 <_printf_i+0xc4>
 8008470:	0645      	lsls	r5, r0, #25
 8008472:	d5fb      	bpl.n	800846c <_printf_i+0xb8>
 8008474:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008478:	2d00      	cmp	r5, #0
 800847a:	da03      	bge.n	8008484 <_printf_i+0xd0>
 800847c:	232d      	movs	r3, #45	@ 0x2d
 800847e:	426d      	negs	r5, r5
 8008480:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008484:	4859      	ldr	r0, [pc, #356]	@ (80085ec <_printf_i+0x238>)
 8008486:	230a      	movs	r3, #10
 8008488:	e011      	b.n	80084ae <_printf_i+0xfa>
 800848a:	6821      	ldr	r1, [r4, #0]
 800848c:	6833      	ldr	r3, [r6, #0]
 800848e:	0608      	lsls	r0, r1, #24
 8008490:	f853 5b04 	ldr.w	r5, [r3], #4
 8008494:	d402      	bmi.n	800849c <_printf_i+0xe8>
 8008496:	0649      	lsls	r1, r1, #25
 8008498:	bf48      	it	mi
 800849a:	b2ad      	uxthmi	r5, r5
 800849c:	2f6f      	cmp	r7, #111	@ 0x6f
 800849e:	4853      	ldr	r0, [pc, #332]	@ (80085ec <_printf_i+0x238>)
 80084a0:	6033      	str	r3, [r6, #0]
 80084a2:	bf14      	ite	ne
 80084a4:	230a      	movne	r3, #10
 80084a6:	2308      	moveq	r3, #8
 80084a8:	2100      	movs	r1, #0
 80084aa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80084ae:	6866      	ldr	r6, [r4, #4]
 80084b0:	60a6      	str	r6, [r4, #8]
 80084b2:	2e00      	cmp	r6, #0
 80084b4:	bfa2      	ittt	ge
 80084b6:	6821      	ldrge	r1, [r4, #0]
 80084b8:	f021 0104 	bicge.w	r1, r1, #4
 80084bc:	6021      	strge	r1, [r4, #0]
 80084be:	b90d      	cbnz	r5, 80084c4 <_printf_i+0x110>
 80084c0:	2e00      	cmp	r6, #0
 80084c2:	d04b      	beq.n	800855c <_printf_i+0x1a8>
 80084c4:	4616      	mov	r6, r2
 80084c6:	fbb5 f1f3 	udiv	r1, r5, r3
 80084ca:	fb03 5711 	mls	r7, r3, r1, r5
 80084ce:	5dc7      	ldrb	r7, [r0, r7]
 80084d0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80084d4:	462f      	mov	r7, r5
 80084d6:	42bb      	cmp	r3, r7
 80084d8:	460d      	mov	r5, r1
 80084da:	d9f4      	bls.n	80084c6 <_printf_i+0x112>
 80084dc:	2b08      	cmp	r3, #8
 80084de:	d10b      	bne.n	80084f8 <_printf_i+0x144>
 80084e0:	6823      	ldr	r3, [r4, #0]
 80084e2:	07df      	lsls	r7, r3, #31
 80084e4:	d508      	bpl.n	80084f8 <_printf_i+0x144>
 80084e6:	6923      	ldr	r3, [r4, #16]
 80084e8:	6861      	ldr	r1, [r4, #4]
 80084ea:	4299      	cmp	r1, r3
 80084ec:	bfde      	ittt	le
 80084ee:	2330      	movle	r3, #48	@ 0x30
 80084f0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80084f4:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80084f8:	1b92      	subs	r2, r2, r6
 80084fa:	6122      	str	r2, [r4, #16]
 80084fc:	f8cd a000 	str.w	sl, [sp]
 8008500:	464b      	mov	r3, r9
 8008502:	aa03      	add	r2, sp, #12
 8008504:	4621      	mov	r1, r4
 8008506:	4640      	mov	r0, r8
 8008508:	f7ff fee6 	bl	80082d8 <_printf_common>
 800850c:	3001      	adds	r0, #1
 800850e:	d14a      	bne.n	80085a6 <_printf_i+0x1f2>
 8008510:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008514:	b004      	add	sp, #16
 8008516:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800851a:	6823      	ldr	r3, [r4, #0]
 800851c:	f043 0320 	orr.w	r3, r3, #32
 8008520:	6023      	str	r3, [r4, #0]
 8008522:	4833      	ldr	r0, [pc, #204]	@ (80085f0 <_printf_i+0x23c>)
 8008524:	2778      	movs	r7, #120	@ 0x78
 8008526:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800852a:	6823      	ldr	r3, [r4, #0]
 800852c:	6831      	ldr	r1, [r6, #0]
 800852e:	061f      	lsls	r7, r3, #24
 8008530:	f851 5b04 	ldr.w	r5, [r1], #4
 8008534:	d402      	bmi.n	800853c <_printf_i+0x188>
 8008536:	065f      	lsls	r7, r3, #25
 8008538:	bf48      	it	mi
 800853a:	b2ad      	uxthmi	r5, r5
 800853c:	6031      	str	r1, [r6, #0]
 800853e:	07d9      	lsls	r1, r3, #31
 8008540:	bf44      	itt	mi
 8008542:	f043 0320 	orrmi.w	r3, r3, #32
 8008546:	6023      	strmi	r3, [r4, #0]
 8008548:	b11d      	cbz	r5, 8008552 <_printf_i+0x19e>
 800854a:	2310      	movs	r3, #16
 800854c:	e7ac      	b.n	80084a8 <_printf_i+0xf4>
 800854e:	4827      	ldr	r0, [pc, #156]	@ (80085ec <_printf_i+0x238>)
 8008550:	e7e9      	b.n	8008526 <_printf_i+0x172>
 8008552:	6823      	ldr	r3, [r4, #0]
 8008554:	f023 0320 	bic.w	r3, r3, #32
 8008558:	6023      	str	r3, [r4, #0]
 800855a:	e7f6      	b.n	800854a <_printf_i+0x196>
 800855c:	4616      	mov	r6, r2
 800855e:	e7bd      	b.n	80084dc <_printf_i+0x128>
 8008560:	6833      	ldr	r3, [r6, #0]
 8008562:	6825      	ldr	r5, [r4, #0]
 8008564:	6961      	ldr	r1, [r4, #20]
 8008566:	1d18      	adds	r0, r3, #4
 8008568:	6030      	str	r0, [r6, #0]
 800856a:	062e      	lsls	r6, r5, #24
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	d501      	bpl.n	8008574 <_printf_i+0x1c0>
 8008570:	6019      	str	r1, [r3, #0]
 8008572:	e002      	b.n	800857a <_printf_i+0x1c6>
 8008574:	0668      	lsls	r0, r5, #25
 8008576:	d5fb      	bpl.n	8008570 <_printf_i+0x1bc>
 8008578:	8019      	strh	r1, [r3, #0]
 800857a:	2300      	movs	r3, #0
 800857c:	6123      	str	r3, [r4, #16]
 800857e:	4616      	mov	r6, r2
 8008580:	e7bc      	b.n	80084fc <_printf_i+0x148>
 8008582:	6833      	ldr	r3, [r6, #0]
 8008584:	1d1a      	adds	r2, r3, #4
 8008586:	6032      	str	r2, [r6, #0]
 8008588:	681e      	ldr	r6, [r3, #0]
 800858a:	6862      	ldr	r2, [r4, #4]
 800858c:	2100      	movs	r1, #0
 800858e:	4630      	mov	r0, r6
 8008590:	f7f7 fe46 	bl	8000220 <memchr>
 8008594:	b108      	cbz	r0, 800859a <_printf_i+0x1e6>
 8008596:	1b80      	subs	r0, r0, r6
 8008598:	6060      	str	r0, [r4, #4]
 800859a:	6863      	ldr	r3, [r4, #4]
 800859c:	6123      	str	r3, [r4, #16]
 800859e:	2300      	movs	r3, #0
 80085a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80085a4:	e7aa      	b.n	80084fc <_printf_i+0x148>
 80085a6:	6923      	ldr	r3, [r4, #16]
 80085a8:	4632      	mov	r2, r6
 80085aa:	4649      	mov	r1, r9
 80085ac:	4640      	mov	r0, r8
 80085ae:	47d0      	blx	sl
 80085b0:	3001      	adds	r0, #1
 80085b2:	d0ad      	beq.n	8008510 <_printf_i+0x15c>
 80085b4:	6823      	ldr	r3, [r4, #0]
 80085b6:	079b      	lsls	r3, r3, #30
 80085b8:	d413      	bmi.n	80085e2 <_printf_i+0x22e>
 80085ba:	68e0      	ldr	r0, [r4, #12]
 80085bc:	9b03      	ldr	r3, [sp, #12]
 80085be:	4298      	cmp	r0, r3
 80085c0:	bfb8      	it	lt
 80085c2:	4618      	movlt	r0, r3
 80085c4:	e7a6      	b.n	8008514 <_printf_i+0x160>
 80085c6:	2301      	movs	r3, #1
 80085c8:	4632      	mov	r2, r6
 80085ca:	4649      	mov	r1, r9
 80085cc:	4640      	mov	r0, r8
 80085ce:	47d0      	blx	sl
 80085d0:	3001      	adds	r0, #1
 80085d2:	d09d      	beq.n	8008510 <_printf_i+0x15c>
 80085d4:	3501      	adds	r5, #1
 80085d6:	68e3      	ldr	r3, [r4, #12]
 80085d8:	9903      	ldr	r1, [sp, #12]
 80085da:	1a5b      	subs	r3, r3, r1
 80085dc:	42ab      	cmp	r3, r5
 80085de:	dcf2      	bgt.n	80085c6 <_printf_i+0x212>
 80085e0:	e7eb      	b.n	80085ba <_printf_i+0x206>
 80085e2:	2500      	movs	r5, #0
 80085e4:	f104 0619 	add.w	r6, r4, #25
 80085e8:	e7f5      	b.n	80085d6 <_printf_i+0x222>
 80085ea:	bf00      	nop
 80085ec:	0800c642 	.word	0x0800c642
 80085f0:	0800c653 	.word	0x0800c653

080085f4 <_scanf_float>:
 80085f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085f8:	b087      	sub	sp, #28
 80085fa:	4617      	mov	r7, r2
 80085fc:	9303      	str	r3, [sp, #12]
 80085fe:	688b      	ldr	r3, [r1, #8]
 8008600:	1e5a      	subs	r2, r3, #1
 8008602:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8008606:	bf81      	itttt	hi
 8008608:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800860c:	eb03 0b05 	addhi.w	fp, r3, r5
 8008610:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008614:	608b      	strhi	r3, [r1, #8]
 8008616:	680b      	ldr	r3, [r1, #0]
 8008618:	460a      	mov	r2, r1
 800861a:	f04f 0500 	mov.w	r5, #0
 800861e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8008622:	f842 3b1c 	str.w	r3, [r2], #28
 8008626:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800862a:	4680      	mov	r8, r0
 800862c:	460c      	mov	r4, r1
 800862e:	bf98      	it	ls
 8008630:	f04f 0b00 	movls.w	fp, #0
 8008634:	9201      	str	r2, [sp, #4]
 8008636:	4616      	mov	r6, r2
 8008638:	46aa      	mov	sl, r5
 800863a:	46a9      	mov	r9, r5
 800863c:	9502      	str	r5, [sp, #8]
 800863e:	68a2      	ldr	r2, [r4, #8]
 8008640:	b152      	cbz	r2, 8008658 <_scanf_float+0x64>
 8008642:	683b      	ldr	r3, [r7, #0]
 8008644:	781b      	ldrb	r3, [r3, #0]
 8008646:	2b4e      	cmp	r3, #78	@ 0x4e
 8008648:	d864      	bhi.n	8008714 <_scanf_float+0x120>
 800864a:	2b40      	cmp	r3, #64	@ 0x40
 800864c:	d83c      	bhi.n	80086c8 <_scanf_float+0xd4>
 800864e:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8008652:	b2c8      	uxtb	r0, r1
 8008654:	280e      	cmp	r0, #14
 8008656:	d93a      	bls.n	80086ce <_scanf_float+0xda>
 8008658:	f1b9 0f00 	cmp.w	r9, #0
 800865c:	d003      	beq.n	8008666 <_scanf_float+0x72>
 800865e:	6823      	ldr	r3, [r4, #0]
 8008660:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008664:	6023      	str	r3, [r4, #0]
 8008666:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800866a:	f1ba 0f01 	cmp.w	sl, #1
 800866e:	f200 8117 	bhi.w	80088a0 <_scanf_float+0x2ac>
 8008672:	9b01      	ldr	r3, [sp, #4]
 8008674:	429e      	cmp	r6, r3
 8008676:	f200 8108 	bhi.w	800888a <_scanf_float+0x296>
 800867a:	2001      	movs	r0, #1
 800867c:	b007      	add	sp, #28
 800867e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008682:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8008686:	2a0d      	cmp	r2, #13
 8008688:	d8e6      	bhi.n	8008658 <_scanf_float+0x64>
 800868a:	a101      	add	r1, pc, #4	@ (adr r1, 8008690 <_scanf_float+0x9c>)
 800868c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008690:	080087d7 	.word	0x080087d7
 8008694:	08008659 	.word	0x08008659
 8008698:	08008659 	.word	0x08008659
 800869c:	08008659 	.word	0x08008659
 80086a0:	08008837 	.word	0x08008837
 80086a4:	0800880f 	.word	0x0800880f
 80086a8:	08008659 	.word	0x08008659
 80086ac:	08008659 	.word	0x08008659
 80086b0:	080087e5 	.word	0x080087e5
 80086b4:	08008659 	.word	0x08008659
 80086b8:	08008659 	.word	0x08008659
 80086bc:	08008659 	.word	0x08008659
 80086c0:	08008659 	.word	0x08008659
 80086c4:	0800879d 	.word	0x0800879d
 80086c8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80086cc:	e7db      	b.n	8008686 <_scanf_float+0x92>
 80086ce:	290e      	cmp	r1, #14
 80086d0:	d8c2      	bhi.n	8008658 <_scanf_float+0x64>
 80086d2:	a001      	add	r0, pc, #4	@ (adr r0, 80086d8 <_scanf_float+0xe4>)
 80086d4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80086d8:	0800878d 	.word	0x0800878d
 80086dc:	08008659 	.word	0x08008659
 80086e0:	0800878d 	.word	0x0800878d
 80086e4:	08008823 	.word	0x08008823
 80086e8:	08008659 	.word	0x08008659
 80086ec:	08008735 	.word	0x08008735
 80086f0:	08008773 	.word	0x08008773
 80086f4:	08008773 	.word	0x08008773
 80086f8:	08008773 	.word	0x08008773
 80086fc:	08008773 	.word	0x08008773
 8008700:	08008773 	.word	0x08008773
 8008704:	08008773 	.word	0x08008773
 8008708:	08008773 	.word	0x08008773
 800870c:	08008773 	.word	0x08008773
 8008710:	08008773 	.word	0x08008773
 8008714:	2b6e      	cmp	r3, #110	@ 0x6e
 8008716:	d809      	bhi.n	800872c <_scanf_float+0x138>
 8008718:	2b60      	cmp	r3, #96	@ 0x60
 800871a:	d8b2      	bhi.n	8008682 <_scanf_float+0x8e>
 800871c:	2b54      	cmp	r3, #84	@ 0x54
 800871e:	d07b      	beq.n	8008818 <_scanf_float+0x224>
 8008720:	2b59      	cmp	r3, #89	@ 0x59
 8008722:	d199      	bne.n	8008658 <_scanf_float+0x64>
 8008724:	2d07      	cmp	r5, #7
 8008726:	d197      	bne.n	8008658 <_scanf_float+0x64>
 8008728:	2508      	movs	r5, #8
 800872a:	e02c      	b.n	8008786 <_scanf_float+0x192>
 800872c:	2b74      	cmp	r3, #116	@ 0x74
 800872e:	d073      	beq.n	8008818 <_scanf_float+0x224>
 8008730:	2b79      	cmp	r3, #121	@ 0x79
 8008732:	e7f6      	b.n	8008722 <_scanf_float+0x12e>
 8008734:	6821      	ldr	r1, [r4, #0]
 8008736:	05c8      	lsls	r0, r1, #23
 8008738:	d51b      	bpl.n	8008772 <_scanf_float+0x17e>
 800873a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800873e:	6021      	str	r1, [r4, #0]
 8008740:	f109 0901 	add.w	r9, r9, #1
 8008744:	f1bb 0f00 	cmp.w	fp, #0
 8008748:	d003      	beq.n	8008752 <_scanf_float+0x15e>
 800874a:	3201      	adds	r2, #1
 800874c:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 8008750:	60a2      	str	r2, [r4, #8]
 8008752:	68a3      	ldr	r3, [r4, #8]
 8008754:	3b01      	subs	r3, #1
 8008756:	60a3      	str	r3, [r4, #8]
 8008758:	6923      	ldr	r3, [r4, #16]
 800875a:	3301      	adds	r3, #1
 800875c:	6123      	str	r3, [r4, #16]
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	3b01      	subs	r3, #1
 8008762:	2b00      	cmp	r3, #0
 8008764:	607b      	str	r3, [r7, #4]
 8008766:	f340 8087 	ble.w	8008878 <_scanf_float+0x284>
 800876a:	683b      	ldr	r3, [r7, #0]
 800876c:	3301      	adds	r3, #1
 800876e:	603b      	str	r3, [r7, #0]
 8008770:	e765      	b.n	800863e <_scanf_float+0x4a>
 8008772:	eb1a 0105 	adds.w	r1, sl, r5
 8008776:	f47f af6f 	bne.w	8008658 <_scanf_float+0x64>
 800877a:	6822      	ldr	r2, [r4, #0]
 800877c:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8008780:	6022      	str	r2, [r4, #0]
 8008782:	460d      	mov	r5, r1
 8008784:	468a      	mov	sl, r1
 8008786:	f806 3b01 	strb.w	r3, [r6], #1
 800878a:	e7e2      	b.n	8008752 <_scanf_float+0x15e>
 800878c:	6822      	ldr	r2, [r4, #0]
 800878e:	0610      	lsls	r0, r2, #24
 8008790:	f57f af62 	bpl.w	8008658 <_scanf_float+0x64>
 8008794:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008798:	6022      	str	r2, [r4, #0]
 800879a:	e7f4      	b.n	8008786 <_scanf_float+0x192>
 800879c:	f1ba 0f00 	cmp.w	sl, #0
 80087a0:	d10e      	bne.n	80087c0 <_scanf_float+0x1cc>
 80087a2:	f1b9 0f00 	cmp.w	r9, #0
 80087a6:	d10e      	bne.n	80087c6 <_scanf_float+0x1d2>
 80087a8:	6822      	ldr	r2, [r4, #0]
 80087aa:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80087ae:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80087b2:	d108      	bne.n	80087c6 <_scanf_float+0x1d2>
 80087b4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80087b8:	6022      	str	r2, [r4, #0]
 80087ba:	f04f 0a01 	mov.w	sl, #1
 80087be:	e7e2      	b.n	8008786 <_scanf_float+0x192>
 80087c0:	f1ba 0f02 	cmp.w	sl, #2
 80087c4:	d055      	beq.n	8008872 <_scanf_float+0x27e>
 80087c6:	2d01      	cmp	r5, #1
 80087c8:	d002      	beq.n	80087d0 <_scanf_float+0x1dc>
 80087ca:	2d04      	cmp	r5, #4
 80087cc:	f47f af44 	bne.w	8008658 <_scanf_float+0x64>
 80087d0:	3501      	adds	r5, #1
 80087d2:	b2ed      	uxtb	r5, r5
 80087d4:	e7d7      	b.n	8008786 <_scanf_float+0x192>
 80087d6:	f1ba 0f01 	cmp.w	sl, #1
 80087da:	f47f af3d 	bne.w	8008658 <_scanf_float+0x64>
 80087de:	f04f 0a02 	mov.w	sl, #2
 80087e2:	e7d0      	b.n	8008786 <_scanf_float+0x192>
 80087e4:	b97d      	cbnz	r5, 8008806 <_scanf_float+0x212>
 80087e6:	f1b9 0f00 	cmp.w	r9, #0
 80087ea:	f47f af38 	bne.w	800865e <_scanf_float+0x6a>
 80087ee:	6822      	ldr	r2, [r4, #0]
 80087f0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80087f4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80087f8:	f040 8108 	bne.w	8008a0c <_scanf_float+0x418>
 80087fc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008800:	6022      	str	r2, [r4, #0]
 8008802:	2501      	movs	r5, #1
 8008804:	e7bf      	b.n	8008786 <_scanf_float+0x192>
 8008806:	2d03      	cmp	r5, #3
 8008808:	d0e2      	beq.n	80087d0 <_scanf_float+0x1dc>
 800880a:	2d05      	cmp	r5, #5
 800880c:	e7de      	b.n	80087cc <_scanf_float+0x1d8>
 800880e:	2d02      	cmp	r5, #2
 8008810:	f47f af22 	bne.w	8008658 <_scanf_float+0x64>
 8008814:	2503      	movs	r5, #3
 8008816:	e7b6      	b.n	8008786 <_scanf_float+0x192>
 8008818:	2d06      	cmp	r5, #6
 800881a:	f47f af1d 	bne.w	8008658 <_scanf_float+0x64>
 800881e:	2507      	movs	r5, #7
 8008820:	e7b1      	b.n	8008786 <_scanf_float+0x192>
 8008822:	6822      	ldr	r2, [r4, #0]
 8008824:	0591      	lsls	r1, r2, #22
 8008826:	f57f af17 	bpl.w	8008658 <_scanf_float+0x64>
 800882a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800882e:	6022      	str	r2, [r4, #0]
 8008830:	f8cd 9008 	str.w	r9, [sp, #8]
 8008834:	e7a7      	b.n	8008786 <_scanf_float+0x192>
 8008836:	6822      	ldr	r2, [r4, #0]
 8008838:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800883c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8008840:	d006      	beq.n	8008850 <_scanf_float+0x25c>
 8008842:	0550      	lsls	r0, r2, #21
 8008844:	f57f af08 	bpl.w	8008658 <_scanf_float+0x64>
 8008848:	f1b9 0f00 	cmp.w	r9, #0
 800884c:	f000 80de 	beq.w	8008a0c <_scanf_float+0x418>
 8008850:	0591      	lsls	r1, r2, #22
 8008852:	bf58      	it	pl
 8008854:	9902      	ldrpl	r1, [sp, #8]
 8008856:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800885a:	bf58      	it	pl
 800885c:	eba9 0101 	subpl.w	r1, r9, r1
 8008860:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8008864:	bf58      	it	pl
 8008866:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800886a:	6022      	str	r2, [r4, #0]
 800886c:	f04f 0900 	mov.w	r9, #0
 8008870:	e789      	b.n	8008786 <_scanf_float+0x192>
 8008872:	f04f 0a03 	mov.w	sl, #3
 8008876:	e786      	b.n	8008786 <_scanf_float+0x192>
 8008878:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800887c:	4639      	mov	r1, r7
 800887e:	4640      	mov	r0, r8
 8008880:	4798      	blx	r3
 8008882:	2800      	cmp	r0, #0
 8008884:	f43f aedb 	beq.w	800863e <_scanf_float+0x4a>
 8008888:	e6e6      	b.n	8008658 <_scanf_float+0x64>
 800888a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800888e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008892:	463a      	mov	r2, r7
 8008894:	4640      	mov	r0, r8
 8008896:	4798      	blx	r3
 8008898:	6923      	ldr	r3, [r4, #16]
 800889a:	3b01      	subs	r3, #1
 800889c:	6123      	str	r3, [r4, #16]
 800889e:	e6e8      	b.n	8008672 <_scanf_float+0x7e>
 80088a0:	1e6b      	subs	r3, r5, #1
 80088a2:	2b06      	cmp	r3, #6
 80088a4:	d824      	bhi.n	80088f0 <_scanf_float+0x2fc>
 80088a6:	2d02      	cmp	r5, #2
 80088a8:	d836      	bhi.n	8008918 <_scanf_float+0x324>
 80088aa:	9b01      	ldr	r3, [sp, #4]
 80088ac:	429e      	cmp	r6, r3
 80088ae:	f67f aee4 	bls.w	800867a <_scanf_float+0x86>
 80088b2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80088b6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80088ba:	463a      	mov	r2, r7
 80088bc:	4640      	mov	r0, r8
 80088be:	4798      	blx	r3
 80088c0:	6923      	ldr	r3, [r4, #16]
 80088c2:	3b01      	subs	r3, #1
 80088c4:	6123      	str	r3, [r4, #16]
 80088c6:	e7f0      	b.n	80088aa <_scanf_float+0x2b6>
 80088c8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80088cc:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80088d0:	463a      	mov	r2, r7
 80088d2:	4640      	mov	r0, r8
 80088d4:	4798      	blx	r3
 80088d6:	6923      	ldr	r3, [r4, #16]
 80088d8:	3b01      	subs	r3, #1
 80088da:	6123      	str	r3, [r4, #16]
 80088dc:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80088e0:	fa5f fa8a 	uxtb.w	sl, sl
 80088e4:	f1ba 0f02 	cmp.w	sl, #2
 80088e8:	d1ee      	bne.n	80088c8 <_scanf_float+0x2d4>
 80088ea:	3d03      	subs	r5, #3
 80088ec:	b2ed      	uxtb	r5, r5
 80088ee:	1b76      	subs	r6, r6, r5
 80088f0:	6823      	ldr	r3, [r4, #0]
 80088f2:	05da      	lsls	r2, r3, #23
 80088f4:	d530      	bpl.n	8008958 <_scanf_float+0x364>
 80088f6:	055b      	lsls	r3, r3, #21
 80088f8:	d511      	bpl.n	800891e <_scanf_float+0x32a>
 80088fa:	9b01      	ldr	r3, [sp, #4]
 80088fc:	429e      	cmp	r6, r3
 80088fe:	f67f aebc 	bls.w	800867a <_scanf_float+0x86>
 8008902:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008906:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800890a:	463a      	mov	r2, r7
 800890c:	4640      	mov	r0, r8
 800890e:	4798      	blx	r3
 8008910:	6923      	ldr	r3, [r4, #16]
 8008912:	3b01      	subs	r3, #1
 8008914:	6123      	str	r3, [r4, #16]
 8008916:	e7f0      	b.n	80088fa <_scanf_float+0x306>
 8008918:	46aa      	mov	sl, r5
 800891a:	46b3      	mov	fp, r6
 800891c:	e7de      	b.n	80088dc <_scanf_float+0x2e8>
 800891e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008922:	6923      	ldr	r3, [r4, #16]
 8008924:	2965      	cmp	r1, #101	@ 0x65
 8008926:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800892a:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 800892e:	6123      	str	r3, [r4, #16]
 8008930:	d00c      	beq.n	800894c <_scanf_float+0x358>
 8008932:	2945      	cmp	r1, #69	@ 0x45
 8008934:	d00a      	beq.n	800894c <_scanf_float+0x358>
 8008936:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800893a:	463a      	mov	r2, r7
 800893c:	4640      	mov	r0, r8
 800893e:	4798      	blx	r3
 8008940:	6923      	ldr	r3, [r4, #16]
 8008942:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008946:	3b01      	subs	r3, #1
 8008948:	1eb5      	subs	r5, r6, #2
 800894a:	6123      	str	r3, [r4, #16]
 800894c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008950:	463a      	mov	r2, r7
 8008952:	4640      	mov	r0, r8
 8008954:	4798      	blx	r3
 8008956:	462e      	mov	r6, r5
 8008958:	6822      	ldr	r2, [r4, #0]
 800895a:	f012 0210 	ands.w	r2, r2, #16
 800895e:	d001      	beq.n	8008964 <_scanf_float+0x370>
 8008960:	2000      	movs	r0, #0
 8008962:	e68b      	b.n	800867c <_scanf_float+0x88>
 8008964:	7032      	strb	r2, [r6, #0]
 8008966:	6823      	ldr	r3, [r4, #0]
 8008968:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800896c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008970:	d11c      	bne.n	80089ac <_scanf_float+0x3b8>
 8008972:	9b02      	ldr	r3, [sp, #8]
 8008974:	454b      	cmp	r3, r9
 8008976:	eba3 0209 	sub.w	r2, r3, r9
 800897a:	d123      	bne.n	80089c4 <_scanf_float+0x3d0>
 800897c:	9901      	ldr	r1, [sp, #4]
 800897e:	2200      	movs	r2, #0
 8008980:	4640      	mov	r0, r8
 8008982:	f002 fcfd 	bl	800b380 <_strtod_r>
 8008986:	9b03      	ldr	r3, [sp, #12]
 8008988:	6821      	ldr	r1, [r4, #0]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	f011 0f02 	tst.w	r1, #2
 8008990:	ec57 6b10 	vmov	r6, r7, d0
 8008994:	f103 0204 	add.w	r2, r3, #4
 8008998:	d01f      	beq.n	80089da <_scanf_float+0x3e6>
 800899a:	9903      	ldr	r1, [sp, #12]
 800899c:	600a      	str	r2, [r1, #0]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	e9c3 6700 	strd	r6, r7, [r3]
 80089a4:	68e3      	ldr	r3, [r4, #12]
 80089a6:	3301      	adds	r3, #1
 80089a8:	60e3      	str	r3, [r4, #12]
 80089aa:	e7d9      	b.n	8008960 <_scanf_float+0x36c>
 80089ac:	9b04      	ldr	r3, [sp, #16]
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d0e4      	beq.n	800897c <_scanf_float+0x388>
 80089b2:	9905      	ldr	r1, [sp, #20]
 80089b4:	230a      	movs	r3, #10
 80089b6:	3101      	adds	r1, #1
 80089b8:	4640      	mov	r0, r8
 80089ba:	f002 fd61 	bl	800b480 <_strtol_r>
 80089be:	9b04      	ldr	r3, [sp, #16]
 80089c0:	9e05      	ldr	r6, [sp, #20]
 80089c2:	1ac2      	subs	r2, r0, r3
 80089c4:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80089c8:	429e      	cmp	r6, r3
 80089ca:	bf28      	it	cs
 80089cc:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80089d0:	4910      	ldr	r1, [pc, #64]	@ (8008a14 <_scanf_float+0x420>)
 80089d2:	4630      	mov	r0, r6
 80089d4:	f000 f954 	bl	8008c80 <siprintf>
 80089d8:	e7d0      	b.n	800897c <_scanf_float+0x388>
 80089da:	f011 0f04 	tst.w	r1, #4
 80089de:	9903      	ldr	r1, [sp, #12]
 80089e0:	600a      	str	r2, [r1, #0]
 80089e2:	d1dc      	bne.n	800899e <_scanf_float+0x3aa>
 80089e4:	681d      	ldr	r5, [r3, #0]
 80089e6:	4632      	mov	r2, r6
 80089e8:	463b      	mov	r3, r7
 80089ea:	4630      	mov	r0, r6
 80089ec:	4639      	mov	r1, r7
 80089ee:	f7f8 f8c5 	bl	8000b7c <__aeabi_dcmpun>
 80089f2:	b128      	cbz	r0, 8008a00 <_scanf_float+0x40c>
 80089f4:	4808      	ldr	r0, [pc, #32]	@ (8008a18 <_scanf_float+0x424>)
 80089f6:	f000 fabb 	bl	8008f70 <nanf>
 80089fa:	ed85 0a00 	vstr	s0, [r5]
 80089fe:	e7d1      	b.n	80089a4 <_scanf_float+0x3b0>
 8008a00:	4630      	mov	r0, r6
 8008a02:	4639      	mov	r1, r7
 8008a04:	f7f8 f918 	bl	8000c38 <__aeabi_d2f>
 8008a08:	6028      	str	r0, [r5, #0]
 8008a0a:	e7cb      	b.n	80089a4 <_scanf_float+0x3b0>
 8008a0c:	f04f 0900 	mov.w	r9, #0
 8008a10:	e629      	b.n	8008666 <_scanf_float+0x72>
 8008a12:	bf00      	nop
 8008a14:	0800c664 	.word	0x0800c664
 8008a18:	0800c9fd 	.word	0x0800c9fd

08008a1c <std>:
 8008a1c:	2300      	movs	r3, #0
 8008a1e:	b510      	push	{r4, lr}
 8008a20:	4604      	mov	r4, r0
 8008a22:	e9c0 3300 	strd	r3, r3, [r0]
 8008a26:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008a2a:	6083      	str	r3, [r0, #8]
 8008a2c:	8181      	strh	r1, [r0, #12]
 8008a2e:	6643      	str	r3, [r0, #100]	@ 0x64
 8008a30:	81c2      	strh	r2, [r0, #14]
 8008a32:	6183      	str	r3, [r0, #24]
 8008a34:	4619      	mov	r1, r3
 8008a36:	2208      	movs	r2, #8
 8008a38:	305c      	adds	r0, #92	@ 0x5c
 8008a3a:	f000 fa19 	bl	8008e70 <memset>
 8008a3e:	4b0d      	ldr	r3, [pc, #52]	@ (8008a74 <std+0x58>)
 8008a40:	6263      	str	r3, [r4, #36]	@ 0x24
 8008a42:	4b0d      	ldr	r3, [pc, #52]	@ (8008a78 <std+0x5c>)
 8008a44:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008a46:	4b0d      	ldr	r3, [pc, #52]	@ (8008a7c <std+0x60>)
 8008a48:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008a4a:	4b0d      	ldr	r3, [pc, #52]	@ (8008a80 <std+0x64>)
 8008a4c:	6323      	str	r3, [r4, #48]	@ 0x30
 8008a4e:	4b0d      	ldr	r3, [pc, #52]	@ (8008a84 <std+0x68>)
 8008a50:	6224      	str	r4, [r4, #32]
 8008a52:	429c      	cmp	r4, r3
 8008a54:	d006      	beq.n	8008a64 <std+0x48>
 8008a56:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008a5a:	4294      	cmp	r4, r2
 8008a5c:	d002      	beq.n	8008a64 <std+0x48>
 8008a5e:	33d0      	adds	r3, #208	@ 0xd0
 8008a60:	429c      	cmp	r4, r3
 8008a62:	d105      	bne.n	8008a70 <std+0x54>
 8008a64:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008a68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008a6c:	f000 ba7c 	b.w	8008f68 <__retarget_lock_init_recursive>
 8008a70:	bd10      	pop	{r4, pc}
 8008a72:	bf00      	nop
 8008a74:	08008cc1 	.word	0x08008cc1
 8008a78:	08008ce3 	.word	0x08008ce3
 8008a7c:	08008d1b 	.word	0x08008d1b
 8008a80:	08008d3f 	.word	0x08008d3f
 8008a84:	20004b34 	.word	0x20004b34

08008a88 <stdio_exit_handler>:
 8008a88:	4a02      	ldr	r2, [pc, #8]	@ (8008a94 <stdio_exit_handler+0xc>)
 8008a8a:	4903      	ldr	r1, [pc, #12]	@ (8008a98 <stdio_exit_handler+0x10>)
 8008a8c:	4803      	ldr	r0, [pc, #12]	@ (8008a9c <stdio_exit_handler+0x14>)
 8008a8e:	f000 b869 	b.w	8008b64 <_fwalk_sglue>
 8008a92:	bf00      	nop
 8008a94:	20000f50 	.word	0x20000f50
 8008a98:	0800bac1 	.word	0x0800bac1
 8008a9c:	20000f60 	.word	0x20000f60

08008aa0 <cleanup_stdio>:
 8008aa0:	6841      	ldr	r1, [r0, #4]
 8008aa2:	4b0c      	ldr	r3, [pc, #48]	@ (8008ad4 <cleanup_stdio+0x34>)
 8008aa4:	4299      	cmp	r1, r3
 8008aa6:	b510      	push	{r4, lr}
 8008aa8:	4604      	mov	r4, r0
 8008aaa:	d001      	beq.n	8008ab0 <cleanup_stdio+0x10>
 8008aac:	f003 f808 	bl	800bac0 <_fflush_r>
 8008ab0:	68a1      	ldr	r1, [r4, #8]
 8008ab2:	4b09      	ldr	r3, [pc, #36]	@ (8008ad8 <cleanup_stdio+0x38>)
 8008ab4:	4299      	cmp	r1, r3
 8008ab6:	d002      	beq.n	8008abe <cleanup_stdio+0x1e>
 8008ab8:	4620      	mov	r0, r4
 8008aba:	f003 f801 	bl	800bac0 <_fflush_r>
 8008abe:	68e1      	ldr	r1, [r4, #12]
 8008ac0:	4b06      	ldr	r3, [pc, #24]	@ (8008adc <cleanup_stdio+0x3c>)
 8008ac2:	4299      	cmp	r1, r3
 8008ac4:	d004      	beq.n	8008ad0 <cleanup_stdio+0x30>
 8008ac6:	4620      	mov	r0, r4
 8008ac8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008acc:	f002 bff8 	b.w	800bac0 <_fflush_r>
 8008ad0:	bd10      	pop	{r4, pc}
 8008ad2:	bf00      	nop
 8008ad4:	20004b34 	.word	0x20004b34
 8008ad8:	20004b9c 	.word	0x20004b9c
 8008adc:	20004c04 	.word	0x20004c04

08008ae0 <global_stdio_init.part.0>:
 8008ae0:	b510      	push	{r4, lr}
 8008ae2:	4b0b      	ldr	r3, [pc, #44]	@ (8008b10 <global_stdio_init.part.0+0x30>)
 8008ae4:	4c0b      	ldr	r4, [pc, #44]	@ (8008b14 <global_stdio_init.part.0+0x34>)
 8008ae6:	4a0c      	ldr	r2, [pc, #48]	@ (8008b18 <global_stdio_init.part.0+0x38>)
 8008ae8:	601a      	str	r2, [r3, #0]
 8008aea:	4620      	mov	r0, r4
 8008aec:	2200      	movs	r2, #0
 8008aee:	2104      	movs	r1, #4
 8008af0:	f7ff ff94 	bl	8008a1c <std>
 8008af4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008af8:	2201      	movs	r2, #1
 8008afa:	2109      	movs	r1, #9
 8008afc:	f7ff ff8e 	bl	8008a1c <std>
 8008b00:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008b04:	2202      	movs	r2, #2
 8008b06:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008b0a:	2112      	movs	r1, #18
 8008b0c:	f7ff bf86 	b.w	8008a1c <std>
 8008b10:	20004c6c 	.word	0x20004c6c
 8008b14:	20004b34 	.word	0x20004b34
 8008b18:	08008a89 	.word	0x08008a89

08008b1c <__sfp_lock_acquire>:
 8008b1c:	4801      	ldr	r0, [pc, #4]	@ (8008b24 <__sfp_lock_acquire+0x8>)
 8008b1e:	f000 ba24 	b.w	8008f6a <__retarget_lock_acquire_recursive>
 8008b22:	bf00      	nop
 8008b24:	20004c75 	.word	0x20004c75

08008b28 <__sfp_lock_release>:
 8008b28:	4801      	ldr	r0, [pc, #4]	@ (8008b30 <__sfp_lock_release+0x8>)
 8008b2a:	f000 ba1f 	b.w	8008f6c <__retarget_lock_release_recursive>
 8008b2e:	bf00      	nop
 8008b30:	20004c75 	.word	0x20004c75

08008b34 <__sinit>:
 8008b34:	b510      	push	{r4, lr}
 8008b36:	4604      	mov	r4, r0
 8008b38:	f7ff fff0 	bl	8008b1c <__sfp_lock_acquire>
 8008b3c:	6a23      	ldr	r3, [r4, #32]
 8008b3e:	b11b      	cbz	r3, 8008b48 <__sinit+0x14>
 8008b40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008b44:	f7ff bff0 	b.w	8008b28 <__sfp_lock_release>
 8008b48:	4b04      	ldr	r3, [pc, #16]	@ (8008b5c <__sinit+0x28>)
 8008b4a:	6223      	str	r3, [r4, #32]
 8008b4c:	4b04      	ldr	r3, [pc, #16]	@ (8008b60 <__sinit+0x2c>)
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d1f5      	bne.n	8008b40 <__sinit+0xc>
 8008b54:	f7ff ffc4 	bl	8008ae0 <global_stdio_init.part.0>
 8008b58:	e7f2      	b.n	8008b40 <__sinit+0xc>
 8008b5a:	bf00      	nop
 8008b5c:	08008aa1 	.word	0x08008aa1
 8008b60:	20004c6c 	.word	0x20004c6c

08008b64 <_fwalk_sglue>:
 8008b64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b68:	4607      	mov	r7, r0
 8008b6a:	4688      	mov	r8, r1
 8008b6c:	4614      	mov	r4, r2
 8008b6e:	2600      	movs	r6, #0
 8008b70:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008b74:	f1b9 0901 	subs.w	r9, r9, #1
 8008b78:	d505      	bpl.n	8008b86 <_fwalk_sglue+0x22>
 8008b7a:	6824      	ldr	r4, [r4, #0]
 8008b7c:	2c00      	cmp	r4, #0
 8008b7e:	d1f7      	bne.n	8008b70 <_fwalk_sglue+0xc>
 8008b80:	4630      	mov	r0, r6
 8008b82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b86:	89ab      	ldrh	r3, [r5, #12]
 8008b88:	2b01      	cmp	r3, #1
 8008b8a:	d907      	bls.n	8008b9c <_fwalk_sglue+0x38>
 8008b8c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008b90:	3301      	adds	r3, #1
 8008b92:	d003      	beq.n	8008b9c <_fwalk_sglue+0x38>
 8008b94:	4629      	mov	r1, r5
 8008b96:	4638      	mov	r0, r7
 8008b98:	47c0      	blx	r8
 8008b9a:	4306      	orrs	r6, r0
 8008b9c:	3568      	adds	r5, #104	@ 0x68
 8008b9e:	e7e9      	b.n	8008b74 <_fwalk_sglue+0x10>

08008ba0 <iprintf>:
 8008ba0:	b40f      	push	{r0, r1, r2, r3}
 8008ba2:	b507      	push	{r0, r1, r2, lr}
 8008ba4:	4906      	ldr	r1, [pc, #24]	@ (8008bc0 <iprintf+0x20>)
 8008ba6:	ab04      	add	r3, sp, #16
 8008ba8:	6808      	ldr	r0, [r1, #0]
 8008baa:	f853 2b04 	ldr.w	r2, [r3], #4
 8008bae:	6881      	ldr	r1, [r0, #8]
 8008bb0:	9301      	str	r3, [sp, #4]
 8008bb2:	f002 fde9 	bl	800b788 <_vfiprintf_r>
 8008bb6:	b003      	add	sp, #12
 8008bb8:	f85d eb04 	ldr.w	lr, [sp], #4
 8008bbc:	b004      	add	sp, #16
 8008bbe:	4770      	bx	lr
 8008bc0:	20000f5c 	.word	0x20000f5c

08008bc4 <_puts_r>:
 8008bc4:	6a03      	ldr	r3, [r0, #32]
 8008bc6:	b570      	push	{r4, r5, r6, lr}
 8008bc8:	6884      	ldr	r4, [r0, #8]
 8008bca:	4605      	mov	r5, r0
 8008bcc:	460e      	mov	r6, r1
 8008bce:	b90b      	cbnz	r3, 8008bd4 <_puts_r+0x10>
 8008bd0:	f7ff ffb0 	bl	8008b34 <__sinit>
 8008bd4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008bd6:	07db      	lsls	r3, r3, #31
 8008bd8:	d405      	bmi.n	8008be6 <_puts_r+0x22>
 8008bda:	89a3      	ldrh	r3, [r4, #12]
 8008bdc:	0598      	lsls	r0, r3, #22
 8008bde:	d402      	bmi.n	8008be6 <_puts_r+0x22>
 8008be0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008be2:	f000 f9c2 	bl	8008f6a <__retarget_lock_acquire_recursive>
 8008be6:	89a3      	ldrh	r3, [r4, #12]
 8008be8:	0719      	lsls	r1, r3, #28
 8008bea:	d502      	bpl.n	8008bf2 <_puts_r+0x2e>
 8008bec:	6923      	ldr	r3, [r4, #16]
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d135      	bne.n	8008c5e <_puts_r+0x9a>
 8008bf2:	4621      	mov	r1, r4
 8008bf4:	4628      	mov	r0, r5
 8008bf6:	f000 f8e5 	bl	8008dc4 <__swsetup_r>
 8008bfa:	b380      	cbz	r0, 8008c5e <_puts_r+0x9a>
 8008bfc:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8008c00:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008c02:	07da      	lsls	r2, r3, #31
 8008c04:	d405      	bmi.n	8008c12 <_puts_r+0x4e>
 8008c06:	89a3      	ldrh	r3, [r4, #12]
 8008c08:	059b      	lsls	r3, r3, #22
 8008c0a:	d402      	bmi.n	8008c12 <_puts_r+0x4e>
 8008c0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008c0e:	f000 f9ad 	bl	8008f6c <__retarget_lock_release_recursive>
 8008c12:	4628      	mov	r0, r5
 8008c14:	bd70      	pop	{r4, r5, r6, pc}
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	da04      	bge.n	8008c24 <_puts_r+0x60>
 8008c1a:	69a2      	ldr	r2, [r4, #24]
 8008c1c:	429a      	cmp	r2, r3
 8008c1e:	dc17      	bgt.n	8008c50 <_puts_r+0x8c>
 8008c20:	290a      	cmp	r1, #10
 8008c22:	d015      	beq.n	8008c50 <_puts_r+0x8c>
 8008c24:	6823      	ldr	r3, [r4, #0]
 8008c26:	1c5a      	adds	r2, r3, #1
 8008c28:	6022      	str	r2, [r4, #0]
 8008c2a:	7019      	strb	r1, [r3, #0]
 8008c2c:	68a3      	ldr	r3, [r4, #8]
 8008c2e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008c32:	3b01      	subs	r3, #1
 8008c34:	60a3      	str	r3, [r4, #8]
 8008c36:	2900      	cmp	r1, #0
 8008c38:	d1ed      	bne.n	8008c16 <_puts_r+0x52>
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	da11      	bge.n	8008c62 <_puts_r+0x9e>
 8008c3e:	4622      	mov	r2, r4
 8008c40:	210a      	movs	r1, #10
 8008c42:	4628      	mov	r0, r5
 8008c44:	f000 f87f 	bl	8008d46 <__swbuf_r>
 8008c48:	3001      	adds	r0, #1
 8008c4a:	d0d7      	beq.n	8008bfc <_puts_r+0x38>
 8008c4c:	250a      	movs	r5, #10
 8008c4e:	e7d7      	b.n	8008c00 <_puts_r+0x3c>
 8008c50:	4622      	mov	r2, r4
 8008c52:	4628      	mov	r0, r5
 8008c54:	f000 f877 	bl	8008d46 <__swbuf_r>
 8008c58:	3001      	adds	r0, #1
 8008c5a:	d1e7      	bne.n	8008c2c <_puts_r+0x68>
 8008c5c:	e7ce      	b.n	8008bfc <_puts_r+0x38>
 8008c5e:	3e01      	subs	r6, #1
 8008c60:	e7e4      	b.n	8008c2c <_puts_r+0x68>
 8008c62:	6823      	ldr	r3, [r4, #0]
 8008c64:	1c5a      	adds	r2, r3, #1
 8008c66:	6022      	str	r2, [r4, #0]
 8008c68:	220a      	movs	r2, #10
 8008c6a:	701a      	strb	r2, [r3, #0]
 8008c6c:	e7ee      	b.n	8008c4c <_puts_r+0x88>
	...

08008c70 <puts>:
 8008c70:	4b02      	ldr	r3, [pc, #8]	@ (8008c7c <puts+0xc>)
 8008c72:	4601      	mov	r1, r0
 8008c74:	6818      	ldr	r0, [r3, #0]
 8008c76:	f7ff bfa5 	b.w	8008bc4 <_puts_r>
 8008c7a:	bf00      	nop
 8008c7c:	20000f5c 	.word	0x20000f5c

08008c80 <siprintf>:
 8008c80:	b40e      	push	{r1, r2, r3}
 8008c82:	b500      	push	{lr}
 8008c84:	b09c      	sub	sp, #112	@ 0x70
 8008c86:	ab1d      	add	r3, sp, #116	@ 0x74
 8008c88:	9002      	str	r0, [sp, #8]
 8008c8a:	9006      	str	r0, [sp, #24]
 8008c8c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008c90:	4809      	ldr	r0, [pc, #36]	@ (8008cb8 <siprintf+0x38>)
 8008c92:	9107      	str	r1, [sp, #28]
 8008c94:	9104      	str	r1, [sp, #16]
 8008c96:	4909      	ldr	r1, [pc, #36]	@ (8008cbc <siprintf+0x3c>)
 8008c98:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c9c:	9105      	str	r1, [sp, #20]
 8008c9e:	6800      	ldr	r0, [r0, #0]
 8008ca0:	9301      	str	r3, [sp, #4]
 8008ca2:	a902      	add	r1, sp, #8
 8008ca4:	f002 fc4a 	bl	800b53c <_svfiprintf_r>
 8008ca8:	9b02      	ldr	r3, [sp, #8]
 8008caa:	2200      	movs	r2, #0
 8008cac:	701a      	strb	r2, [r3, #0]
 8008cae:	b01c      	add	sp, #112	@ 0x70
 8008cb0:	f85d eb04 	ldr.w	lr, [sp], #4
 8008cb4:	b003      	add	sp, #12
 8008cb6:	4770      	bx	lr
 8008cb8:	20000f5c 	.word	0x20000f5c
 8008cbc:	ffff0208 	.word	0xffff0208

08008cc0 <__sread>:
 8008cc0:	b510      	push	{r4, lr}
 8008cc2:	460c      	mov	r4, r1
 8008cc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008cc8:	f000 f900 	bl	8008ecc <_read_r>
 8008ccc:	2800      	cmp	r0, #0
 8008cce:	bfab      	itete	ge
 8008cd0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008cd2:	89a3      	ldrhlt	r3, [r4, #12]
 8008cd4:	181b      	addge	r3, r3, r0
 8008cd6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008cda:	bfac      	ite	ge
 8008cdc:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008cde:	81a3      	strhlt	r3, [r4, #12]
 8008ce0:	bd10      	pop	{r4, pc}

08008ce2 <__swrite>:
 8008ce2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ce6:	461f      	mov	r7, r3
 8008ce8:	898b      	ldrh	r3, [r1, #12]
 8008cea:	05db      	lsls	r3, r3, #23
 8008cec:	4605      	mov	r5, r0
 8008cee:	460c      	mov	r4, r1
 8008cf0:	4616      	mov	r6, r2
 8008cf2:	d505      	bpl.n	8008d00 <__swrite+0x1e>
 8008cf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008cf8:	2302      	movs	r3, #2
 8008cfa:	2200      	movs	r2, #0
 8008cfc:	f000 f8d4 	bl	8008ea8 <_lseek_r>
 8008d00:	89a3      	ldrh	r3, [r4, #12]
 8008d02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008d06:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008d0a:	81a3      	strh	r3, [r4, #12]
 8008d0c:	4632      	mov	r2, r6
 8008d0e:	463b      	mov	r3, r7
 8008d10:	4628      	mov	r0, r5
 8008d12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008d16:	f000 b8eb 	b.w	8008ef0 <_write_r>

08008d1a <__sseek>:
 8008d1a:	b510      	push	{r4, lr}
 8008d1c:	460c      	mov	r4, r1
 8008d1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d22:	f000 f8c1 	bl	8008ea8 <_lseek_r>
 8008d26:	1c43      	adds	r3, r0, #1
 8008d28:	89a3      	ldrh	r3, [r4, #12]
 8008d2a:	bf15      	itete	ne
 8008d2c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008d2e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008d32:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008d36:	81a3      	strheq	r3, [r4, #12]
 8008d38:	bf18      	it	ne
 8008d3a:	81a3      	strhne	r3, [r4, #12]
 8008d3c:	bd10      	pop	{r4, pc}

08008d3e <__sclose>:
 8008d3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d42:	f000 b8a1 	b.w	8008e88 <_close_r>

08008d46 <__swbuf_r>:
 8008d46:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d48:	460e      	mov	r6, r1
 8008d4a:	4614      	mov	r4, r2
 8008d4c:	4605      	mov	r5, r0
 8008d4e:	b118      	cbz	r0, 8008d58 <__swbuf_r+0x12>
 8008d50:	6a03      	ldr	r3, [r0, #32]
 8008d52:	b90b      	cbnz	r3, 8008d58 <__swbuf_r+0x12>
 8008d54:	f7ff feee 	bl	8008b34 <__sinit>
 8008d58:	69a3      	ldr	r3, [r4, #24]
 8008d5a:	60a3      	str	r3, [r4, #8]
 8008d5c:	89a3      	ldrh	r3, [r4, #12]
 8008d5e:	071a      	lsls	r2, r3, #28
 8008d60:	d501      	bpl.n	8008d66 <__swbuf_r+0x20>
 8008d62:	6923      	ldr	r3, [r4, #16]
 8008d64:	b943      	cbnz	r3, 8008d78 <__swbuf_r+0x32>
 8008d66:	4621      	mov	r1, r4
 8008d68:	4628      	mov	r0, r5
 8008d6a:	f000 f82b 	bl	8008dc4 <__swsetup_r>
 8008d6e:	b118      	cbz	r0, 8008d78 <__swbuf_r+0x32>
 8008d70:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8008d74:	4638      	mov	r0, r7
 8008d76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d78:	6823      	ldr	r3, [r4, #0]
 8008d7a:	6922      	ldr	r2, [r4, #16]
 8008d7c:	1a98      	subs	r0, r3, r2
 8008d7e:	6963      	ldr	r3, [r4, #20]
 8008d80:	b2f6      	uxtb	r6, r6
 8008d82:	4283      	cmp	r3, r0
 8008d84:	4637      	mov	r7, r6
 8008d86:	dc05      	bgt.n	8008d94 <__swbuf_r+0x4e>
 8008d88:	4621      	mov	r1, r4
 8008d8a:	4628      	mov	r0, r5
 8008d8c:	f002 fe98 	bl	800bac0 <_fflush_r>
 8008d90:	2800      	cmp	r0, #0
 8008d92:	d1ed      	bne.n	8008d70 <__swbuf_r+0x2a>
 8008d94:	68a3      	ldr	r3, [r4, #8]
 8008d96:	3b01      	subs	r3, #1
 8008d98:	60a3      	str	r3, [r4, #8]
 8008d9a:	6823      	ldr	r3, [r4, #0]
 8008d9c:	1c5a      	adds	r2, r3, #1
 8008d9e:	6022      	str	r2, [r4, #0]
 8008da0:	701e      	strb	r6, [r3, #0]
 8008da2:	6962      	ldr	r2, [r4, #20]
 8008da4:	1c43      	adds	r3, r0, #1
 8008da6:	429a      	cmp	r2, r3
 8008da8:	d004      	beq.n	8008db4 <__swbuf_r+0x6e>
 8008daa:	89a3      	ldrh	r3, [r4, #12]
 8008dac:	07db      	lsls	r3, r3, #31
 8008dae:	d5e1      	bpl.n	8008d74 <__swbuf_r+0x2e>
 8008db0:	2e0a      	cmp	r6, #10
 8008db2:	d1df      	bne.n	8008d74 <__swbuf_r+0x2e>
 8008db4:	4621      	mov	r1, r4
 8008db6:	4628      	mov	r0, r5
 8008db8:	f002 fe82 	bl	800bac0 <_fflush_r>
 8008dbc:	2800      	cmp	r0, #0
 8008dbe:	d0d9      	beq.n	8008d74 <__swbuf_r+0x2e>
 8008dc0:	e7d6      	b.n	8008d70 <__swbuf_r+0x2a>
	...

08008dc4 <__swsetup_r>:
 8008dc4:	b538      	push	{r3, r4, r5, lr}
 8008dc6:	4b29      	ldr	r3, [pc, #164]	@ (8008e6c <__swsetup_r+0xa8>)
 8008dc8:	4605      	mov	r5, r0
 8008dca:	6818      	ldr	r0, [r3, #0]
 8008dcc:	460c      	mov	r4, r1
 8008dce:	b118      	cbz	r0, 8008dd8 <__swsetup_r+0x14>
 8008dd0:	6a03      	ldr	r3, [r0, #32]
 8008dd2:	b90b      	cbnz	r3, 8008dd8 <__swsetup_r+0x14>
 8008dd4:	f7ff feae 	bl	8008b34 <__sinit>
 8008dd8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ddc:	0719      	lsls	r1, r3, #28
 8008dde:	d422      	bmi.n	8008e26 <__swsetup_r+0x62>
 8008de0:	06da      	lsls	r2, r3, #27
 8008de2:	d407      	bmi.n	8008df4 <__swsetup_r+0x30>
 8008de4:	2209      	movs	r2, #9
 8008de6:	602a      	str	r2, [r5, #0]
 8008de8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008dec:	81a3      	strh	r3, [r4, #12]
 8008dee:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008df2:	e033      	b.n	8008e5c <__swsetup_r+0x98>
 8008df4:	0758      	lsls	r0, r3, #29
 8008df6:	d512      	bpl.n	8008e1e <__swsetup_r+0x5a>
 8008df8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008dfa:	b141      	cbz	r1, 8008e0e <__swsetup_r+0x4a>
 8008dfc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008e00:	4299      	cmp	r1, r3
 8008e02:	d002      	beq.n	8008e0a <__swsetup_r+0x46>
 8008e04:	4628      	mov	r0, r5
 8008e06:	f000 ff07 	bl	8009c18 <_free_r>
 8008e0a:	2300      	movs	r3, #0
 8008e0c:	6363      	str	r3, [r4, #52]	@ 0x34
 8008e0e:	89a3      	ldrh	r3, [r4, #12]
 8008e10:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008e14:	81a3      	strh	r3, [r4, #12]
 8008e16:	2300      	movs	r3, #0
 8008e18:	6063      	str	r3, [r4, #4]
 8008e1a:	6923      	ldr	r3, [r4, #16]
 8008e1c:	6023      	str	r3, [r4, #0]
 8008e1e:	89a3      	ldrh	r3, [r4, #12]
 8008e20:	f043 0308 	orr.w	r3, r3, #8
 8008e24:	81a3      	strh	r3, [r4, #12]
 8008e26:	6923      	ldr	r3, [r4, #16]
 8008e28:	b94b      	cbnz	r3, 8008e3e <__swsetup_r+0x7a>
 8008e2a:	89a3      	ldrh	r3, [r4, #12]
 8008e2c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008e30:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008e34:	d003      	beq.n	8008e3e <__swsetup_r+0x7a>
 8008e36:	4621      	mov	r1, r4
 8008e38:	4628      	mov	r0, r5
 8008e3a:	f002 fe8f 	bl	800bb5c <__smakebuf_r>
 8008e3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e42:	f013 0201 	ands.w	r2, r3, #1
 8008e46:	d00a      	beq.n	8008e5e <__swsetup_r+0x9a>
 8008e48:	2200      	movs	r2, #0
 8008e4a:	60a2      	str	r2, [r4, #8]
 8008e4c:	6962      	ldr	r2, [r4, #20]
 8008e4e:	4252      	negs	r2, r2
 8008e50:	61a2      	str	r2, [r4, #24]
 8008e52:	6922      	ldr	r2, [r4, #16]
 8008e54:	b942      	cbnz	r2, 8008e68 <__swsetup_r+0xa4>
 8008e56:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008e5a:	d1c5      	bne.n	8008de8 <__swsetup_r+0x24>
 8008e5c:	bd38      	pop	{r3, r4, r5, pc}
 8008e5e:	0799      	lsls	r1, r3, #30
 8008e60:	bf58      	it	pl
 8008e62:	6962      	ldrpl	r2, [r4, #20]
 8008e64:	60a2      	str	r2, [r4, #8]
 8008e66:	e7f4      	b.n	8008e52 <__swsetup_r+0x8e>
 8008e68:	2000      	movs	r0, #0
 8008e6a:	e7f7      	b.n	8008e5c <__swsetup_r+0x98>
 8008e6c:	20000f5c 	.word	0x20000f5c

08008e70 <memset>:
 8008e70:	4402      	add	r2, r0
 8008e72:	4603      	mov	r3, r0
 8008e74:	4293      	cmp	r3, r2
 8008e76:	d100      	bne.n	8008e7a <memset+0xa>
 8008e78:	4770      	bx	lr
 8008e7a:	f803 1b01 	strb.w	r1, [r3], #1
 8008e7e:	e7f9      	b.n	8008e74 <memset+0x4>

08008e80 <_localeconv_r>:
 8008e80:	4800      	ldr	r0, [pc, #0]	@ (8008e84 <_localeconv_r+0x4>)
 8008e82:	4770      	bx	lr
 8008e84:	2000109c 	.word	0x2000109c

08008e88 <_close_r>:
 8008e88:	b538      	push	{r3, r4, r5, lr}
 8008e8a:	4d06      	ldr	r5, [pc, #24]	@ (8008ea4 <_close_r+0x1c>)
 8008e8c:	2300      	movs	r3, #0
 8008e8e:	4604      	mov	r4, r0
 8008e90:	4608      	mov	r0, r1
 8008e92:	602b      	str	r3, [r5, #0]
 8008e94:	f7f8 fc9e 	bl	80017d4 <_close>
 8008e98:	1c43      	adds	r3, r0, #1
 8008e9a:	d102      	bne.n	8008ea2 <_close_r+0x1a>
 8008e9c:	682b      	ldr	r3, [r5, #0]
 8008e9e:	b103      	cbz	r3, 8008ea2 <_close_r+0x1a>
 8008ea0:	6023      	str	r3, [r4, #0]
 8008ea2:	bd38      	pop	{r3, r4, r5, pc}
 8008ea4:	20004c70 	.word	0x20004c70

08008ea8 <_lseek_r>:
 8008ea8:	b538      	push	{r3, r4, r5, lr}
 8008eaa:	4d07      	ldr	r5, [pc, #28]	@ (8008ec8 <_lseek_r+0x20>)
 8008eac:	4604      	mov	r4, r0
 8008eae:	4608      	mov	r0, r1
 8008eb0:	4611      	mov	r1, r2
 8008eb2:	2200      	movs	r2, #0
 8008eb4:	602a      	str	r2, [r5, #0]
 8008eb6:	461a      	mov	r2, r3
 8008eb8:	f7f8 fcb3 	bl	8001822 <_lseek>
 8008ebc:	1c43      	adds	r3, r0, #1
 8008ebe:	d102      	bne.n	8008ec6 <_lseek_r+0x1e>
 8008ec0:	682b      	ldr	r3, [r5, #0]
 8008ec2:	b103      	cbz	r3, 8008ec6 <_lseek_r+0x1e>
 8008ec4:	6023      	str	r3, [r4, #0]
 8008ec6:	bd38      	pop	{r3, r4, r5, pc}
 8008ec8:	20004c70 	.word	0x20004c70

08008ecc <_read_r>:
 8008ecc:	b538      	push	{r3, r4, r5, lr}
 8008ece:	4d07      	ldr	r5, [pc, #28]	@ (8008eec <_read_r+0x20>)
 8008ed0:	4604      	mov	r4, r0
 8008ed2:	4608      	mov	r0, r1
 8008ed4:	4611      	mov	r1, r2
 8008ed6:	2200      	movs	r2, #0
 8008ed8:	602a      	str	r2, [r5, #0]
 8008eda:	461a      	mov	r2, r3
 8008edc:	f7f8 fc41 	bl	8001762 <_read>
 8008ee0:	1c43      	adds	r3, r0, #1
 8008ee2:	d102      	bne.n	8008eea <_read_r+0x1e>
 8008ee4:	682b      	ldr	r3, [r5, #0]
 8008ee6:	b103      	cbz	r3, 8008eea <_read_r+0x1e>
 8008ee8:	6023      	str	r3, [r4, #0]
 8008eea:	bd38      	pop	{r3, r4, r5, pc}
 8008eec:	20004c70 	.word	0x20004c70

08008ef0 <_write_r>:
 8008ef0:	b538      	push	{r3, r4, r5, lr}
 8008ef2:	4d07      	ldr	r5, [pc, #28]	@ (8008f10 <_write_r+0x20>)
 8008ef4:	4604      	mov	r4, r0
 8008ef6:	4608      	mov	r0, r1
 8008ef8:	4611      	mov	r1, r2
 8008efa:	2200      	movs	r2, #0
 8008efc:	602a      	str	r2, [r5, #0]
 8008efe:	461a      	mov	r2, r3
 8008f00:	f7f8 fc4c 	bl	800179c <_write>
 8008f04:	1c43      	adds	r3, r0, #1
 8008f06:	d102      	bne.n	8008f0e <_write_r+0x1e>
 8008f08:	682b      	ldr	r3, [r5, #0]
 8008f0a:	b103      	cbz	r3, 8008f0e <_write_r+0x1e>
 8008f0c:	6023      	str	r3, [r4, #0]
 8008f0e:	bd38      	pop	{r3, r4, r5, pc}
 8008f10:	20004c70 	.word	0x20004c70

08008f14 <__errno>:
 8008f14:	4b01      	ldr	r3, [pc, #4]	@ (8008f1c <__errno+0x8>)
 8008f16:	6818      	ldr	r0, [r3, #0]
 8008f18:	4770      	bx	lr
 8008f1a:	bf00      	nop
 8008f1c:	20000f5c 	.word	0x20000f5c

08008f20 <__libc_init_array>:
 8008f20:	b570      	push	{r4, r5, r6, lr}
 8008f22:	4d0d      	ldr	r5, [pc, #52]	@ (8008f58 <__libc_init_array+0x38>)
 8008f24:	4c0d      	ldr	r4, [pc, #52]	@ (8008f5c <__libc_init_array+0x3c>)
 8008f26:	1b64      	subs	r4, r4, r5
 8008f28:	10a4      	asrs	r4, r4, #2
 8008f2a:	2600      	movs	r6, #0
 8008f2c:	42a6      	cmp	r6, r4
 8008f2e:	d109      	bne.n	8008f44 <__libc_init_array+0x24>
 8008f30:	4d0b      	ldr	r5, [pc, #44]	@ (8008f60 <__libc_init_array+0x40>)
 8008f32:	4c0c      	ldr	r4, [pc, #48]	@ (8008f64 <__libc_init_array+0x44>)
 8008f34:	f003 fae2 	bl	800c4fc <_init>
 8008f38:	1b64      	subs	r4, r4, r5
 8008f3a:	10a4      	asrs	r4, r4, #2
 8008f3c:	2600      	movs	r6, #0
 8008f3e:	42a6      	cmp	r6, r4
 8008f40:	d105      	bne.n	8008f4e <__libc_init_array+0x2e>
 8008f42:	bd70      	pop	{r4, r5, r6, pc}
 8008f44:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f48:	4798      	blx	r3
 8008f4a:	3601      	adds	r6, #1
 8008f4c:	e7ee      	b.n	8008f2c <__libc_init_array+0xc>
 8008f4e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f52:	4798      	blx	r3
 8008f54:	3601      	adds	r6, #1
 8008f56:	e7f2      	b.n	8008f3e <__libc_init_array+0x1e>
 8008f58:	0800ca68 	.word	0x0800ca68
 8008f5c:	0800ca68 	.word	0x0800ca68
 8008f60:	0800ca68 	.word	0x0800ca68
 8008f64:	0800ca6c 	.word	0x0800ca6c

08008f68 <__retarget_lock_init_recursive>:
 8008f68:	4770      	bx	lr

08008f6a <__retarget_lock_acquire_recursive>:
 8008f6a:	4770      	bx	lr

08008f6c <__retarget_lock_release_recursive>:
 8008f6c:	4770      	bx	lr
	...

08008f70 <nanf>:
 8008f70:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8008f78 <nanf+0x8>
 8008f74:	4770      	bx	lr
 8008f76:	bf00      	nop
 8008f78:	7fc00000 	.word	0x7fc00000

08008f7c <quorem>:
 8008f7c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f80:	6903      	ldr	r3, [r0, #16]
 8008f82:	690c      	ldr	r4, [r1, #16]
 8008f84:	42a3      	cmp	r3, r4
 8008f86:	4607      	mov	r7, r0
 8008f88:	db7e      	blt.n	8009088 <quorem+0x10c>
 8008f8a:	3c01      	subs	r4, #1
 8008f8c:	f101 0814 	add.w	r8, r1, #20
 8008f90:	00a3      	lsls	r3, r4, #2
 8008f92:	f100 0514 	add.w	r5, r0, #20
 8008f96:	9300      	str	r3, [sp, #0]
 8008f98:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008f9c:	9301      	str	r3, [sp, #4]
 8008f9e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008fa2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008fa6:	3301      	adds	r3, #1
 8008fa8:	429a      	cmp	r2, r3
 8008faa:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008fae:	fbb2 f6f3 	udiv	r6, r2, r3
 8008fb2:	d32e      	bcc.n	8009012 <quorem+0x96>
 8008fb4:	f04f 0a00 	mov.w	sl, #0
 8008fb8:	46c4      	mov	ip, r8
 8008fba:	46ae      	mov	lr, r5
 8008fbc:	46d3      	mov	fp, sl
 8008fbe:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008fc2:	b298      	uxth	r0, r3
 8008fc4:	fb06 a000 	mla	r0, r6, r0, sl
 8008fc8:	0c02      	lsrs	r2, r0, #16
 8008fca:	0c1b      	lsrs	r3, r3, #16
 8008fcc:	fb06 2303 	mla	r3, r6, r3, r2
 8008fd0:	f8de 2000 	ldr.w	r2, [lr]
 8008fd4:	b280      	uxth	r0, r0
 8008fd6:	b292      	uxth	r2, r2
 8008fd8:	1a12      	subs	r2, r2, r0
 8008fda:	445a      	add	r2, fp
 8008fdc:	f8de 0000 	ldr.w	r0, [lr]
 8008fe0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008fe4:	b29b      	uxth	r3, r3
 8008fe6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008fea:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008fee:	b292      	uxth	r2, r2
 8008ff0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008ff4:	45e1      	cmp	r9, ip
 8008ff6:	f84e 2b04 	str.w	r2, [lr], #4
 8008ffa:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008ffe:	d2de      	bcs.n	8008fbe <quorem+0x42>
 8009000:	9b00      	ldr	r3, [sp, #0]
 8009002:	58eb      	ldr	r3, [r5, r3]
 8009004:	b92b      	cbnz	r3, 8009012 <quorem+0x96>
 8009006:	9b01      	ldr	r3, [sp, #4]
 8009008:	3b04      	subs	r3, #4
 800900a:	429d      	cmp	r5, r3
 800900c:	461a      	mov	r2, r3
 800900e:	d32f      	bcc.n	8009070 <quorem+0xf4>
 8009010:	613c      	str	r4, [r7, #16]
 8009012:	4638      	mov	r0, r7
 8009014:	f001 f9c4 	bl	800a3a0 <__mcmp>
 8009018:	2800      	cmp	r0, #0
 800901a:	db25      	blt.n	8009068 <quorem+0xec>
 800901c:	4629      	mov	r1, r5
 800901e:	2000      	movs	r0, #0
 8009020:	f858 2b04 	ldr.w	r2, [r8], #4
 8009024:	f8d1 c000 	ldr.w	ip, [r1]
 8009028:	fa1f fe82 	uxth.w	lr, r2
 800902c:	fa1f f38c 	uxth.w	r3, ip
 8009030:	eba3 030e 	sub.w	r3, r3, lr
 8009034:	4403      	add	r3, r0
 8009036:	0c12      	lsrs	r2, r2, #16
 8009038:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800903c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009040:	b29b      	uxth	r3, r3
 8009042:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009046:	45c1      	cmp	r9, r8
 8009048:	f841 3b04 	str.w	r3, [r1], #4
 800904c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009050:	d2e6      	bcs.n	8009020 <quorem+0xa4>
 8009052:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009056:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800905a:	b922      	cbnz	r2, 8009066 <quorem+0xea>
 800905c:	3b04      	subs	r3, #4
 800905e:	429d      	cmp	r5, r3
 8009060:	461a      	mov	r2, r3
 8009062:	d30b      	bcc.n	800907c <quorem+0x100>
 8009064:	613c      	str	r4, [r7, #16]
 8009066:	3601      	adds	r6, #1
 8009068:	4630      	mov	r0, r6
 800906a:	b003      	add	sp, #12
 800906c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009070:	6812      	ldr	r2, [r2, #0]
 8009072:	3b04      	subs	r3, #4
 8009074:	2a00      	cmp	r2, #0
 8009076:	d1cb      	bne.n	8009010 <quorem+0x94>
 8009078:	3c01      	subs	r4, #1
 800907a:	e7c6      	b.n	800900a <quorem+0x8e>
 800907c:	6812      	ldr	r2, [r2, #0]
 800907e:	3b04      	subs	r3, #4
 8009080:	2a00      	cmp	r2, #0
 8009082:	d1ef      	bne.n	8009064 <quorem+0xe8>
 8009084:	3c01      	subs	r4, #1
 8009086:	e7ea      	b.n	800905e <quorem+0xe2>
 8009088:	2000      	movs	r0, #0
 800908a:	e7ee      	b.n	800906a <quorem+0xee>
 800908c:	0000      	movs	r0, r0
	...

08009090 <_dtoa_r>:
 8009090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009094:	69c7      	ldr	r7, [r0, #28]
 8009096:	b099      	sub	sp, #100	@ 0x64
 8009098:	ed8d 0b02 	vstr	d0, [sp, #8]
 800909c:	ec55 4b10 	vmov	r4, r5, d0
 80090a0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80090a2:	9109      	str	r1, [sp, #36]	@ 0x24
 80090a4:	4683      	mov	fp, r0
 80090a6:	920e      	str	r2, [sp, #56]	@ 0x38
 80090a8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80090aa:	b97f      	cbnz	r7, 80090cc <_dtoa_r+0x3c>
 80090ac:	2010      	movs	r0, #16
 80090ae:	f000 fdfd 	bl	8009cac <malloc>
 80090b2:	4602      	mov	r2, r0
 80090b4:	f8cb 001c 	str.w	r0, [fp, #28]
 80090b8:	b920      	cbnz	r0, 80090c4 <_dtoa_r+0x34>
 80090ba:	4ba7      	ldr	r3, [pc, #668]	@ (8009358 <_dtoa_r+0x2c8>)
 80090bc:	21ef      	movs	r1, #239	@ 0xef
 80090be:	48a7      	ldr	r0, [pc, #668]	@ (800935c <_dtoa_r+0x2cc>)
 80090c0:	f002 fdfe 	bl	800bcc0 <__assert_func>
 80090c4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80090c8:	6007      	str	r7, [r0, #0]
 80090ca:	60c7      	str	r7, [r0, #12]
 80090cc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80090d0:	6819      	ldr	r1, [r3, #0]
 80090d2:	b159      	cbz	r1, 80090ec <_dtoa_r+0x5c>
 80090d4:	685a      	ldr	r2, [r3, #4]
 80090d6:	604a      	str	r2, [r1, #4]
 80090d8:	2301      	movs	r3, #1
 80090da:	4093      	lsls	r3, r2
 80090dc:	608b      	str	r3, [r1, #8]
 80090de:	4658      	mov	r0, fp
 80090e0:	f000 feda 	bl	8009e98 <_Bfree>
 80090e4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80090e8:	2200      	movs	r2, #0
 80090ea:	601a      	str	r2, [r3, #0]
 80090ec:	1e2b      	subs	r3, r5, #0
 80090ee:	bfb9      	ittee	lt
 80090f0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80090f4:	9303      	strlt	r3, [sp, #12]
 80090f6:	2300      	movge	r3, #0
 80090f8:	6033      	strge	r3, [r6, #0]
 80090fa:	9f03      	ldr	r7, [sp, #12]
 80090fc:	4b98      	ldr	r3, [pc, #608]	@ (8009360 <_dtoa_r+0x2d0>)
 80090fe:	bfbc      	itt	lt
 8009100:	2201      	movlt	r2, #1
 8009102:	6032      	strlt	r2, [r6, #0]
 8009104:	43bb      	bics	r3, r7
 8009106:	d112      	bne.n	800912e <_dtoa_r+0x9e>
 8009108:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800910a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800910e:	6013      	str	r3, [r2, #0]
 8009110:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009114:	4323      	orrs	r3, r4
 8009116:	f000 854d 	beq.w	8009bb4 <_dtoa_r+0xb24>
 800911a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800911c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8009374 <_dtoa_r+0x2e4>
 8009120:	2b00      	cmp	r3, #0
 8009122:	f000 854f 	beq.w	8009bc4 <_dtoa_r+0xb34>
 8009126:	f10a 0303 	add.w	r3, sl, #3
 800912a:	f000 bd49 	b.w	8009bc0 <_dtoa_r+0xb30>
 800912e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009132:	2200      	movs	r2, #0
 8009134:	ec51 0b17 	vmov	r0, r1, d7
 8009138:	2300      	movs	r3, #0
 800913a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800913e:	f7f7 fceb 	bl	8000b18 <__aeabi_dcmpeq>
 8009142:	4680      	mov	r8, r0
 8009144:	b158      	cbz	r0, 800915e <_dtoa_r+0xce>
 8009146:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009148:	2301      	movs	r3, #1
 800914a:	6013      	str	r3, [r2, #0]
 800914c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800914e:	b113      	cbz	r3, 8009156 <_dtoa_r+0xc6>
 8009150:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8009152:	4b84      	ldr	r3, [pc, #528]	@ (8009364 <_dtoa_r+0x2d4>)
 8009154:	6013      	str	r3, [r2, #0]
 8009156:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8009378 <_dtoa_r+0x2e8>
 800915a:	f000 bd33 	b.w	8009bc4 <_dtoa_r+0xb34>
 800915e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009162:	aa16      	add	r2, sp, #88	@ 0x58
 8009164:	a917      	add	r1, sp, #92	@ 0x5c
 8009166:	4658      	mov	r0, fp
 8009168:	f001 fa3a 	bl	800a5e0 <__d2b>
 800916c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009170:	4681      	mov	r9, r0
 8009172:	2e00      	cmp	r6, #0
 8009174:	d077      	beq.n	8009266 <_dtoa_r+0x1d6>
 8009176:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009178:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800917c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009180:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009184:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009188:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800918c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009190:	4619      	mov	r1, r3
 8009192:	2200      	movs	r2, #0
 8009194:	4b74      	ldr	r3, [pc, #464]	@ (8009368 <_dtoa_r+0x2d8>)
 8009196:	f7f7 f89f 	bl	80002d8 <__aeabi_dsub>
 800919a:	a369      	add	r3, pc, #420	@ (adr r3, 8009340 <_dtoa_r+0x2b0>)
 800919c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091a0:	f7f7 fa52 	bl	8000648 <__aeabi_dmul>
 80091a4:	a368      	add	r3, pc, #416	@ (adr r3, 8009348 <_dtoa_r+0x2b8>)
 80091a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091aa:	f7f7 f897 	bl	80002dc <__adddf3>
 80091ae:	4604      	mov	r4, r0
 80091b0:	4630      	mov	r0, r6
 80091b2:	460d      	mov	r5, r1
 80091b4:	f7f7 f9de 	bl	8000574 <__aeabi_i2d>
 80091b8:	a365      	add	r3, pc, #404	@ (adr r3, 8009350 <_dtoa_r+0x2c0>)
 80091ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091be:	f7f7 fa43 	bl	8000648 <__aeabi_dmul>
 80091c2:	4602      	mov	r2, r0
 80091c4:	460b      	mov	r3, r1
 80091c6:	4620      	mov	r0, r4
 80091c8:	4629      	mov	r1, r5
 80091ca:	f7f7 f887 	bl	80002dc <__adddf3>
 80091ce:	4604      	mov	r4, r0
 80091d0:	460d      	mov	r5, r1
 80091d2:	f7f7 fce9 	bl	8000ba8 <__aeabi_d2iz>
 80091d6:	2200      	movs	r2, #0
 80091d8:	4607      	mov	r7, r0
 80091da:	2300      	movs	r3, #0
 80091dc:	4620      	mov	r0, r4
 80091de:	4629      	mov	r1, r5
 80091e0:	f7f7 fca4 	bl	8000b2c <__aeabi_dcmplt>
 80091e4:	b140      	cbz	r0, 80091f8 <_dtoa_r+0x168>
 80091e6:	4638      	mov	r0, r7
 80091e8:	f7f7 f9c4 	bl	8000574 <__aeabi_i2d>
 80091ec:	4622      	mov	r2, r4
 80091ee:	462b      	mov	r3, r5
 80091f0:	f7f7 fc92 	bl	8000b18 <__aeabi_dcmpeq>
 80091f4:	b900      	cbnz	r0, 80091f8 <_dtoa_r+0x168>
 80091f6:	3f01      	subs	r7, #1
 80091f8:	2f16      	cmp	r7, #22
 80091fa:	d851      	bhi.n	80092a0 <_dtoa_r+0x210>
 80091fc:	4b5b      	ldr	r3, [pc, #364]	@ (800936c <_dtoa_r+0x2dc>)
 80091fe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009206:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800920a:	f7f7 fc8f 	bl	8000b2c <__aeabi_dcmplt>
 800920e:	2800      	cmp	r0, #0
 8009210:	d048      	beq.n	80092a4 <_dtoa_r+0x214>
 8009212:	3f01      	subs	r7, #1
 8009214:	2300      	movs	r3, #0
 8009216:	9312      	str	r3, [sp, #72]	@ 0x48
 8009218:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800921a:	1b9b      	subs	r3, r3, r6
 800921c:	1e5a      	subs	r2, r3, #1
 800921e:	bf44      	itt	mi
 8009220:	f1c3 0801 	rsbmi	r8, r3, #1
 8009224:	2300      	movmi	r3, #0
 8009226:	9208      	str	r2, [sp, #32]
 8009228:	bf54      	ite	pl
 800922a:	f04f 0800 	movpl.w	r8, #0
 800922e:	9308      	strmi	r3, [sp, #32]
 8009230:	2f00      	cmp	r7, #0
 8009232:	db39      	blt.n	80092a8 <_dtoa_r+0x218>
 8009234:	9b08      	ldr	r3, [sp, #32]
 8009236:	970f      	str	r7, [sp, #60]	@ 0x3c
 8009238:	443b      	add	r3, r7
 800923a:	9308      	str	r3, [sp, #32]
 800923c:	2300      	movs	r3, #0
 800923e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009240:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009242:	2b09      	cmp	r3, #9
 8009244:	d864      	bhi.n	8009310 <_dtoa_r+0x280>
 8009246:	2b05      	cmp	r3, #5
 8009248:	bfc4      	itt	gt
 800924a:	3b04      	subgt	r3, #4
 800924c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800924e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009250:	f1a3 0302 	sub.w	r3, r3, #2
 8009254:	bfcc      	ite	gt
 8009256:	2400      	movgt	r4, #0
 8009258:	2401      	movle	r4, #1
 800925a:	2b03      	cmp	r3, #3
 800925c:	d863      	bhi.n	8009326 <_dtoa_r+0x296>
 800925e:	e8df f003 	tbb	[pc, r3]
 8009262:	372a      	.short	0x372a
 8009264:	5535      	.short	0x5535
 8009266:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800926a:	441e      	add	r6, r3
 800926c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009270:	2b20      	cmp	r3, #32
 8009272:	bfc1      	itttt	gt
 8009274:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009278:	409f      	lslgt	r7, r3
 800927a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800927e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009282:	bfd6      	itet	le
 8009284:	f1c3 0320 	rsble	r3, r3, #32
 8009288:	ea47 0003 	orrgt.w	r0, r7, r3
 800928c:	fa04 f003 	lslle.w	r0, r4, r3
 8009290:	f7f7 f960 	bl	8000554 <__aeabi_ui2d>
 8009294:	2201      	movs	r2, #1
 8009296:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800929a:	3e01      	subs	r6, #1
 800929c:	9214      	str	r2, [sp, #80]	@ 0x50
 800929e:	e777      	b.n	8009190 <_dtoa_r+0x100>
 80092a0:	2301      	movs	r3, #1
 80092a2:	e7b8      	b.n	8009216 <_dtoa_r+0x186>
 80092a4:	9012      	str	r0, [sp, #72]	@ 0x48
 80092a6:	e7b7      	b.n	8009218 <_dtoa_r+0x188>
 80092a8:	427b      	negs	r3, r7
 80092aa:	930a      	str	r3, [sp, #40]	@ 0x28
 80092ac:	2300      	movs	r3, #0
 80092ae:	eba8 0807 	sub.w	r8, r8, r7
 80092b2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80092b4:	e7c4      	b.n	8009240 <_dtoa_r+0x1b0>
 80092b6:	2300      	movs	r3, #0
 80092b8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80092ba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80092bc:	2b00      	cmp	r3, #0
 80092be:	dc35      	bgt.n	800932c <_dtoa_r+0x29c>
 80092c0:	2301      	movs	r3, #1
 80092c2:	9300      	str	r3, [sp, #0]
 80092c4:	9307      	str	r3, [sp, #28]
 80092c6:	461a      	mov	r2, r3
 80092c8:	920e      	str	r2, [sp, #56]	@ 0x38
 80092ca:	e00b      	b.n	80092e4 <_dtoa_r+0x254>
 80092cc:	2301      	movs	r3, #1
 80092ce:	e7f3      	b.n	80092b8 <_dtoa_r+0x228>
 80092d0:	2300      	movs	r3, #0
 80092d2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80092d4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80092d6:	18fb      	adds	r3, r7, r3
 80092d8:	9300      	str	r3, [sp, #0]
 80092da:	3301      	adds	r3, #1
 80092dc:	2b01      	cmp	r3, #1
 80092de:	9307      	str	r3, [sp, #28]
 80092e0:	bfb8      	it	lt
 80092e2:	2301      	movlt	r3, #1
 80092e4:	f8db 001c 	ldr.w	r0, [fp, #28]
 80092e8:	2100      	movs	r1, #0
 80092ea:	2204      	movs	r2, #4
 80092ec:	f102 0514 	add.w	r5, r2, #20
 80092f0:	429d      	cmp	r5, r3
 80092f2:	d91f      	bls.n	8009334 <_dtoa_r+0x2a4>
 80092f4:	6041      	str	r1, [r0, #4]
 80092f6:	4658      	mov	r0, fp
 80092f8:	f000 fd8e 	bl	8009e18 <_Balloc>
 80092fc:	4682      	mov	sl, r0
 80092fe:	2800      	cmp	r0, #0
 8009300:	d13c      	bne.n	800937c <_dtoa_r+0x2ec>
 8009302:	4b1b      	ldr	r3, [pc, #108]	@ (8009370 <_dtoa_r+0x2e0>)
 8009304:	4602      	mov	r2, r0
 8009306:	f240 11af 	movw	r1, #431	@ 0x1af
 800930a:	e6d8      	b.n	80090be <_dtoa_r+0x2e>
 800930c:	2301      	movs	r3, #1
 800930e:	e7e0      	b.n	80092d2 <_dtoa_r+0x242>
 8009310:	2401      	movs	r4, #1
 8009312:	2300      	movs	r3, #0
 8009314:	9309      	str	r3, [sp, #36]	@ 0x24
 8009316:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009318:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800931c:	9300      	str	r3, [sp, #0]
 800931e:	9307      	str	r3, [sp, #28]
 8009320:	2200      	movs	r2, #0
 8009322:	2312      	movs	r3, #18
 8009324:	e7d0      	b.n	80092c8 <_dtoa_r+0x238>
 8009326:	2301      	movs	r3, #1
 8009328:	930b      	str	r3, [sp, #44]	@ 0x2c
 800932a:	e7f5      	b.n	8009318 <_dtoa_r+0x288>
 800932c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800932e:	9300      	str	r3, [sp, #0]
 8009330:	9307      	str	r3, [sp, #28]
 8009332:	e7d7      	b.n	80092e4 <_dtoa_r+0x254>
 8009334:	3101      	adds	r1, #1
 8009336:	0052      	lsls	r2, r2, #1
 8009338:	e7d8      	b.n	80092ec <_dtoa_r+0x25c>
 800933a:	bf00      	nop
 800933c:	f3af 8000 	nop.w
 8009340:	636f4361 	.word	0x636f4361
 8009344:	3fd287a7 	.word	0x3fd287a7
 8009348:	8b60c8b3 	.word	0x8b60c8b3
 800934c:	3fc68a28 	.word	0x3fc68a28
 8009350:	509f79fb 	.word	0x509f79fb
 8009354:	3fd34413 	.word	0x3fd34413
 8009358:	0800c676 	.word	0x0800c676
 800935c:	0800c68d 	.word	0x0800c68d
 8009360:	7ff00000 	.word	0x7ff00000
 8009364:	0800c641 	.word	0x0800c641
 8009368:	3ff80000 	.word	0x3ff80000
 800936c:	0800c788 	.word	0x0800c788
 8009370:	0800c6e5 	.word	0x0800c6e5
 8009374:	0800c672 	.word	0x0800c672
 8009378:	0800c640 	.word	0x0800c640
 800937c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009380:	6018      	str	r0, [r3, #0]
 8009382:	9b07      	ldr	r3, [sp, #28]
 8009384:	2b0e      	cmp	r3, #14
 8009386:	f200 80a4 	bhi.w	80094d2 <_dtoa_r+0x442>
 800938a:	2c00      	cmp	r4, #0
 800938c:	f000 80a1 	beq.w	80094d2 <_dtoa_r+0x442>
 8009390:	2f00      	cmp	r7, #0
 8009392:	dd33      	ble.n	80093fc <_dtoa_r+0x36c>
 8009394:	4bad      	ldr	r3, [pc, #692]	@ (800964c <_dtoa_r+0x5bc>)
 8009396:	f007 020f 	and.w	r2, r7, #15
 800939a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800939e:	ed93 7b00 	vldr	d7, [r3]
 80093a2:	05f8      	lsls	r0, r7, #23
 80093a4:	ed8d 7b04 	vstr	d7, [sp, #16]
 80093a8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80093ac:	d516      	bpl.n	80093dc <_dtoa_r+0x34c>
 80093ae:	4ba8      	ldr	r3, [pc, #672]	@ (8009650 <_dtoa_r+0x5c0>)
 80093b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80093b4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80093b8:	f7f7 fa70 	bl	800089c <__aeabi_ddiv>
 80093bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80093c0:	f004 040f 	and.w	r4, r4, #15
 80093c4:	2603      	movs	r6, #3
 80093c6:	4da2      	ldr	r5, [pc, #648]	@ (8009650 <_dtoa_r+0x5c0>)
 80093c8:	b954      	cbnz	r4, 80093e0 <_dtoa_r+0x350>
 80093ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80093ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80093d2:	f7f7 fa63 	bl	800089c <__aeabi_ddiv>
 80093d6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80093da:	e028      	b.n	800942e <_dtoa_r+0x39e>
 80093dc:	2602      	movs	r6, #2
 80093de:	e7f2      	b.n	80093c6 <_dtoa_r+0x336>
 80093e0:	07e1      	lsls	r1, r4, #31
 80093e2:	d508      	bpl.n	80093f6 <_dtoa_r+0x366>
 80093e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80093e8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80093ec:	f7f7 f92c 	bl	8000648 <__aeabi_dmul>
 80093f0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80093f4:	3601      	adds	r6, #1
 80093f6:	1064      	asrs	r4, r4, #1
 80093f8:	3508      	adds	r5, #8
 80093fa:	e7e5      	b.n	80093c8 <_dtoa_r+0x338>
 80093fc:	f000 80d2 	beq.w	80095a4 <_dtoa_r+0x514>
 8009400:	427c      	negs	r4, r7
 8009402:	4b92      	ldr	r3, [pc, #584]	@ (800964c <_dtoa_r+0x5bc>)
 8009404:	4d92      	ldr	r5, [pc, #584]	@ (8009650 <_dtoa_r+0x5c0>)
 8009406:	f004 020f 	and.w	r2, r4, #15
 800940a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800940e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009412:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009416:	f7f7 f917 	bl	8000648 <__aeabi_dmul>
 800941a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800941e:	1124      	asrs	r4, r4, #4
 8009420:	2300      	movs	r3, #0
 8009422:	2602      	movs	r6, #2
 8009424:	2c00      	cmp	r4, #0
 8009426:	f040 80b2 	bne.w	800958e <_dtoa_r+0x4fe>
 800942a:	2b00      	cmp	r3, #0
 800942c:	d1d3      	bne.n	80093d6 <_dtoa_r+0x346>
 800942e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009430:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009434:	2b00      	cmp	r3, #0
 8009436:	f000 80b7 	beq.w	80095a8 <_dtoa_r+0x518>
 800943a:	4b86      	ldr	r3, [pc, #536]	@ (8009654 <_dtoa_r+0x5c4>)
 800943c:	2200      	movs	r2, #0
 800943e:	4620      	mov	r0, r4
 8009440:	4629      	mov	r1, r5
 8009442:	f7f7 fb73 	bl	8000b2c <__aeabi_dcmplt>
 8009446:	2800      	cmp	r0, #0
 8009448:	f000 80ae 	beq.w	80095a8 <_dtoa_r+0x518>
 800944c:	9b07      	ldr	r3, [sp, #28]
 800944e:	2b00      	cmp	r3, #0
 8009450:	f000 80aa 	beq.w	80095a8 <_dtoa_r+0x518>
 8009454:	9b00      	ldr	r3, [sp, #0]
 8009456:	2b00      	cmp	r3, #0
 8009458:	dd37      	ble.n	80094ca <_dtoa_r+0x43a>
 800945a:	1e7b      	subs	r3, r7, #1
 800945c:	9304      	str	r3, [sp, #16]
 800945e:	4620      	mov	r0, r4
 8009460:	4b7d      	ldr	r3, [pc, #500]	@ (8009658 <_dtoa_r+0x5c8>)
 8009462:	2200      	movs	r2, #0
 8009464:	4629      	mov	r1, r5
 8009466:	f7f7 f8ef 	bl	8000648 <__aeabi_dmul>
 800946a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800946e:	9c00      	ldr	r4, [sp, #0]
 8009470:	3601      	adds	r6, #1
 8009472:	4630      	mov	r0, r6
 8009474:	f7f7 f87e 	bl	8000574 <__aeabi_i2d>
 8009478:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800947c:	f7f7 f8e4 	bl	8000648 <__aeabi_dmul>
 8009480:	4b76      	ldr	r3, [pc, #472]	@ (800965c <_dtoa_r+0x5cc>)
 8009482:	2200      	movs	r2, #0
 8009484:	f7f6 ff2a 	bl	80002dc <__adddf3>
 8009488:	4605      	mov	r5, r0
 800948a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800948e:	2c00      	cmp	r4, #0
 8009490:	f040 808d 	bne.w	80095ae <_dtoa_r+0x51e>
 8009494:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009498:	4b71      	ldr	r3, [pc, #452]	@ (8009660 <_dtoa_r+0x5d0>)
 800949a:	2200      	movs	r2, #0
 800949c:	f7f6 ff1c 	bl	80002d8 <__aeabi_dsub>
 80094a0:	4602      	mov	r2, r0
 80094a2:	460b      	mov	r3, r1
 80094a4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80094a8:	462a      	mov	r2, r5
 80094aa:	4633      	mov	r3, r6
 80094ac:	f7f7 fb5c 	bl	8000b68 <__aeabi_dcmpgt>
 80094b0:	2800      	cmp	r0, #0
 80094b2:	f040 828b 	bne.w	80099cc <_dtoa_r+0x93c>
 80094b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80094ba:	462a      	mov	r2, r5
 80094bc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80094c0:	f7f7 fb34 	bl	8000b2c <__aeabi_dcmplt>
 80094c4:	2800      	cmp	r0, #0
 80094c6:	f040 8128 	bne.w	800971a <_dtoa_r+0x68a>
 80094ca:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80094ce:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80094d2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	f2c0 815a 	blt.w	800978e <_dtoa_r+0x6fe>
 80094da:	2f0e      	cmp	r7, #14
 80094dc:	f300 8157 	bgt.w	800978e <_dtoa_r+0x6fe>
 80094e0:	4b5a      	ldr	r3, [pc, #360]	@ (800964c <_dtoa_r+0x5bc>)
 80094e2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80094e6:	ed93 7b00 	vldr	d7, [r3]
 80094ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	ed8d 7b00 	vstr	d7, [sp]
 80094f2:	da03      	bge.n	80094fc <_dtoa_r+0x46c>
 80094f4:	9b07      	ldr	r3, [sp, #28]
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	f340 8101 	ble.w	80096fe <_dtoa_r+0x66e>
 80094fc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009500:	4656      	mov	r6, sl
 8009502:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009506:	4620      	mov	r0, r4
 8009508:	4629      	mov	r1, r5
 800950a:	f7f7 f9c7 	bl	800089c <__aeabi_ddiv>
 800950e:	f7f7 fb4b 	bl	8000ba8 <__aeabi_d2iz>
 8009512:	4680      	mov	r8, r0
 8009514:	f7f7 f82e 	bl	8000574 <__aeabi_i2d>
 8009518:	e9dd 2300 	ldrd	r2, r3, [sp]
 800951c:	f7f7 f894 	bl	8000648 <__aeabi_dmul>
 8009520:	4602      	mov	r2, r0
 8009522:	460b      	mov	r3, r1
 8009524:	4620      	mov	r0, r4
 8009526:	4629      	mov	r1, r5
 8009528:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800952c:	f7f6 fed4 	bl	80002d8 <__aeabi_dsub>
 8009530:	f806 4b01 	strb.w	r4, [r6], #1
 8009534:	9d07      	ldr	r5, [sp, #28]
 8009536:	eba6 040a 	sub.w	r4, r6, sl
 800953a:	42a5      	cmp	r5, r4
 800953c:	4602      	mov	r2, r0
 800953e:	460b      	mov	r3, r1
 8009540:	f040 8117 	bne.w	8009772 <_dtoa_r+0x6e2>
 8009544:	f7f6 feca 	bl	80002dc <__adddf3>
 8009548:	e9dd 2300 	ldrd	r2, r3, [sp]
 800954c:	4604      	mov	r4, r0
 800954e:	460d      	mov	r5, r1
 8009550:	f7f7 fb0a 	bl	8000b68 <__aeabi_dcmpgt>
 8009554:	2800      	cmp	r0, #0
 8009556:	f040 80f9 	bne.w	800974c <_dtoa_r+0x6bc>
 800955a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800955e:	4620      	mov	r0, r4
 8009560:	4629      	mov	r1, r5
 8009562:	f7f7 fad9 	bl	8000b18 <__aeabi_dcmpeq>
 8009566:	b118      	cbz	r0, 8009570 <_dtoa_r+0x4e0>
 8009568:	f018 0f01 	tst.w	r8, #1
 800956c:	f040 80ee 	bne.w	800974c <_dtoa_r+0x6bc>
 8009570:	4649      	mov	r1, r9
 8009572:	4658      	mov	r0, fp
 8009574:	f000 fc90 	bl	8009e98 <_Bfree>
 8009578:	2300      	movs	r3, #0
 800957a:	7033      	strb	r3, [r6, #0]
 800957c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800957e:	3701      	adds	r7, #1
 8009580:	601f      	str	r7, [r3, #0]
 8009582:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009584:	2b00      	cmp	r3, #0
 8009586:	f000 831d 	beq.w	8009bc4 <_dtoa_r+0xb34>
 800958a:	601e      	str	r6, [r3, #0]
 800958c:	e31a      	b.n	8009bc4 <_dtoa_r+0xb34>
 800958e:	07e2      	lsls	r2, r4, #31
 8009590:	d505      	bpl.n	800959e <_dtoa_r+0x50e>
 8009592:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009596:	f7f7 f857 	bl	8000648 <__aeabi_dmul>
 800959a:	3601      	adds	r6, #1
 800959c:	2301      	movs	r3, #1
 800959e:	1064      	asrs	r4, r4, #1
 80095a0:	3508      	adds	r5, #8
 80095a2:	e73f      	b.n	8009424 <_dtoa_r+0x394>
 80095a4:	2602      	movs	r6, #2
 80095a6:	e742      	b.n	800942e <_dtoa_r+0x39e>
 80095a8:	9c07      	ldr	r4, [sp, #28]
 80095aa:	9704      	str	r7, [sp, #16]
 80095ac:	e761      	b.n	8009472 <_dtoa_r+0x3e2>
 80095ae:	4b27      	ldr	r3, [pc, #156]	@ (800964c <_dtoa_r+0x5bc>)
 80095b0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80095b2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80095b6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80095ba:	4454      	add	r4, sl
 80095bc:	2900      	cmp	r1, #0
 80095be:	d053      	beq.n	8009668 <_dtoa_r+0x5d8>
 80095c0:	4928      	ldr	r1, [pc, #160]	@ (8009664 <_dtoa_r+0x5d4>)
 80095c2:	2000      	movs	r0, #0
 80095c4:	f7f7 f96a 	bl	800089c <__aeabi_ddiv>
 80095c8:	4633      	mov	r3, r6
 80095ca:	462a      	mov	r2, r5
 80095cc:	f7f6 fe84 	bl	80002d8 <__aeabi_dsub>
 80095d0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80095d4:	4656      	mov	r6, sl
 80095d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80095da:	f7f7 fae5 	bl	8000ba8 <__aeabi_d2iz>
 80095de:	4605      	mov	r5, r0
 80095e0:	f7f6 ffc8 	bl	8000574 <__aeabi_i2d>
 80095e4:	4602      	mov	r2, r0
 80095e6:	460b      	mov	r3, r1
 80095e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80095ec:	f7f6 fe74 	bl	80002d8 <__aeabi_dsub>
 80095f0:	3530      	adds	r5, #48	@ 0x30
 80095f2:	4602      	mov	r2, r0
 80095f4:	460b      	mov	r3, r1
 80095f6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80095fa:	f806 5b01 	strb.w	r5, [r6], #1
 80095fe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009602:	f7f7 fa93 	bl	8000b2c <__aeabi_dcmplt>
 8009606:	2800      	cmp	r0, #0
 8009608:	d171      	bne.n	80096ee <_dtoa_r+0x65e>
 800960a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800960e:	4911      	ldr	r1, [pc, #68]	@ (8009654 <_dtoa_r+0x5c4>)
 8009610:	2000      	movs	r0, #0
 8009612:	f7f6 fe61 	bl	80002d8 <__aeabi_dsub>
 8009616:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800961a:	f7f7 fa87 	bl	8000b2c <__aeabi_dcmplt>
 800961e:	2800      	cmp	r0, #0
 8009620:	f040 8095 	bne.w	800974e <_dtoa_r+0x6be>
 8009624:	42a6      	cmp	r6, r4
 8009626:	f43f af50 	beq.w	80094ca <_dtoa_r+0x43a>
 800962a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800962e:	4b0a      	ldr	r3, [pc, #40]	@ (8009658 <_dtoa_r+0x5c8>)
 8009630:	2200      	movs	r2, #0
 8009632:	f7f7 f809 	bl	8000648 <__aeabi_dmul>
 8009636:	4b08      	ldr	r3, [pc, #32]	@ (8009658 <_dtoa_r+0x5c8>)
 8009638:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800963c:	2200      	movs	r2, #0
 800963e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009642:	f7f7 f801 	bl	8000648 <__aeabi_dmul>
 8009646:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800964a:	e7c4      	b.n	80095d6 <_dtoa_r+0x546>
 800964c:	0800c788 	.word	0x0800c788
 8009650:	0800c760 	.word	0x0800c760
 8009654:	3ff00000 	.word	0x3ff00000
 8009658:	40240000 	.word	0x40240000
 800965c:	401c0000 	.word	0x401c0000
 8009660:	40140000 	.word	0x40140000
 8009664:	3fe00000 	.word	0x3fe00000
 8009668:	4631      	mov	r1, r6
 800966a:	4628      	mov	r0, r5
 800966c:	f7f6 ffec 	bl	8000648 <__aeabi_dmul>
 8009670:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009674:	9415      	str	r4, [sp, #84]	@ 0x54
 8009676:	4656      	mov	r6, sl
 8009678:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800967c:	f7f7 fa94 	bl	8000ba8 <__aeabi_d2iz>
 8009680:	4605      	mov	r5, r0
 8009682:	f7f6 ff77 	bl	8000574 <__aeabi_i2d>
 8009686:	4602      	mov	r2, r0
 8009688:	460b      	mov	r3, r1
 800968a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800968e:	f7f6 fe23 	bl	80002d8 <__aeabi_dsub>
 8009692:	3530      	adds	r5, #48	@ 0x30
 8009694:	f806 5b01 	strb.w	r5, [r6], #1
 8009698:	4602      	mov	r2, r0
 800969a:	460b      	mov	r3, r1
 800969c:	42a6      	cmp	r6, r4
 800969e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80096a2:	f04f 0200 	mov.w	r2, #0
 80096a6:	d124      	bne.n	80096f2 <_dtoa_r+0x662>
 80096a8:	4bac      	ldr	r3, [pc, #688]	@ (800995c <_dtoa_r+0x8cc>)
 80096aa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80096ae:	f7f6 fe15 	bl	80002dc <__adddf3>
 80096b2:	4602      	mov	r2, r0
 80096b4:	460b      	mov	r3, r1
 80096b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80096ba:	f7f7 fa55 	bl	8000b68 <__aeabi_dcmpgt>
 80096be:	2800      	cmp	r0, #0
 80096c0:	d145      	bne.n	800974e <_dtoa_r+0x6be>
 80096c2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80096c6:	49a5      	ldr	r1, [pc, #660]	@ (800995c <_dtoa_r+0x8cc>)
 80096c8:	2000      	movs	r0, #0
 80096ca:	f7f6 fe05 	bl	80002d8 <__aeabi_dsub>
 80096ce:	4602      	mov	r2, r0
 80096d0:	460b      	mov	r3, r1
 80096d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80096d6:	f7f7 fa29 	bl	8000b2c <__aeabi_dcmplt>
 80096da:	2800      	cmp	r0, #0
 80096dc:	f43f aef5 	beq.w	80094ca <_dtoa_r+0x43a>
 80096e0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80096e2:	1e73      	subs	r3, r6, #1
 80096e4:	9315      	str	r3, [sp, #84]	@ 0x54
 80096e6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80096ea:	2b30      	cmp	r3, #48	@ 0x30
 80096ec:	d0f8      	beq.n	80096e0 <_dtoa_r+0x650>
 80096ee:	9f04      	ldr	r7, [sp, #16]
 80096f0:	e73e      	b.n	8009570 <_dtoa_r+0x4e0>
 80096f2:	4b9b      	ldr	r3, [pc, #620]	@ (8009960 <_dtoa_r+0x8d0>)
 80096f4:	f7f6 ffa8 	bl	8000648 <__aeabi_dmul>
 80096f8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80096fc:	e7bc      	b.n	8009678 <_dtoa_r+0x5e8>
 80096fe:	d10c      	bne.n	800971a <_dtoa_r+0x68a>
 8009700:	4b98      	ldr	r3, [pc, #608]	@ (8009964 <_dtoa_r+0x8d4>)
 8009702:	2200      	movs	r2, #0
 8009704:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009708:	f7f6 ff9e 	bl	8000648 <__aeabi_dmul>
 800970c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009710:	f7f7 fa20 	bl	8000b54 <__aeabi_dcmpge>
 8009714:	2800      	cmp	r0, #0
 8009716:	f000 8157 	beq.w	80099c8 <_dtoa_r+0x938>
 800971a:	2400      	movs	r4, #0
 800971c:	4625      	mov	r5, r4
 800971e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009720:	43db      	mvns	r3, r3
 8009722:	9304      	str	r3, [sp, #16]
 8009724:	4656      	mov	r6, sl
 8009726:	2700      	movs	r7, #0
 8009728:	4621      	mov	r1, r4
 800972a:	4658      	mov	r0, fp
 800972c:	f000 fbb4 	bl	8009e98 <_Bfree>
 8009730:	2d00      	cmp	r5, #0
 8009732:	d0dc      	beq.n	80096ee <_dtoa_r+0x65e>
 8009734:	b12f      	cbz	r7, 8009742 <_dtoa_r+0x6b2>
 8009736:	42af      	cmp	r7, r5
 8009738:	d003      	beq.n	8009742 <_dtoa_r+0x6b2>
 800973a:	4639      	mov	r1, r7
 800973c:	4658      	mov	r0, fp
 800973e:	f000 fbab 	bl	8009e98 <_Bfree>
 8009742:	4629      	mov	r1, r5
 8009744:	4658      	mov	r0, fp
 8009746:	f000 fba7 	bl	8009e98 <_Bfree>
 800974a:	e7d0      	b.n	80096ee <_dtoa_r+0x65e>
 800974c:	9704      	str	r7, [sp, #16]
 800974e:	4633      	mov	r3, r6
 8009750:	461e      	mov	r6, r3
 8009752:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009756:	2a39      	cmp	r2, #57	@ 0x39
 8009758:	d107      	bne.n	800976a <_dtoa_r+0x6da>
 800975a:	459a      	cmp	sl, r3
 800975c:	d1f8      	bne.n	8009750 <_dtoa_r+0x6c0>
 800975e:	9a04      	ldr	r2, [sp, #16]
 8009760:	3201      	adds	r2, #1
 8009762:	9204      	str	r2, [sp, #16]
 8009764:	2230      	movs	r2, #48	@ 0x30
 8009766:	f88a 2000 	strb.w	r2, [sl]
 800976a:	781a      	ldrb	r2, [r3, #0]
 800976c:	3201      	adds	r2, #1
 800976e:	701a      	strb	r2, [r3, #0]
 8009770:	e7bd      	b.n	80096ee <_dtoa_r+0x65e>
 8009772:	4b7b      	ldr	r3, [pc, #492]	@ (8009960 <_dtoa_r+0x8d0>)
 8009774:	2200      	movs	r2, #0
 8009776:	f7f6 ff67 	bl	8000648 <__aeabi_dmul>
 800977a:	2200      	movs	r2, #0
 800977c:	2300      	movs	r3, #0
 800977e:	4604      	mov	r4, r0
 8009780:	460d      	mov	r5, r1
 8009782:	f7f7 f9c9 	bl	8000b18 <__aeabi_dcmpeq>
 8009786:	2800      	cmp	r0, #0
 8009788:	f43f aebb 	beq.w	8009502 <_dtoa_r+0x472>
 800978c:	e6f0      	b.n	8009570 <_dtoa_r+0x4e0>
 800978e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009790:	2a00      	cmp	r2, #0
 8009792:	f000 80db 	beq.w	800994c <_dtoa_r+0x8bc>
 8009796:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009798:	2a01      	cmp	r2, #1
 800979a:	f300 80bf 	bgt.w	800991c <_dtoa_r+0x88c>
 800979e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80097a0:	2a00      	cmp	r2, #0
 80097a2:	f000 80b7 	beq.w	8009914 <_dtoa_r+0x884>
 80097a6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80097aa:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80097ac:	4646      	mov	r6, r8
 80097ae:	9a08      	ldr	r2, [sp, #32]
 80097b0:	2101      	movs	r1, #1
 80097b2:	441a      	add	r2, r3
 80097b4:	4658      	mov	r0, fp
 80097b6:	4498      	add	r8, r3
 80097b8:	9208      	str	r2, [sp, #32]
 80097ba:	f000 fc6b 	bl	800a094 <__i2b>
 80097be:	4605      	mov	r5, r0
 80097c0:	b15e      	cbz	r6, 80097da <_dtoa_r+0x74a>
 80097c2:	9b08      	ldr	r3, [sp, #32]
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	dd08      	ble.n	80097da <_dtoa_r+0x74a>
 80097c8:	42b3      	cmp	r3, r6
 80097ca:	9a08      	ldr	r2, [sp, #32]
 80097cc:	bfa8      	it	ge
 80097ce:	4633      	movge	r3, r6
 80097d0:	eba8 0803 	sub.w	r8, r8, r3
 80097d4:	1af6      	subs	r6, r6, r3
 80097d6:	1ad3      	subs	r3, r2, r3
 80097d8:	9308      	str	r3, [sp, #32]
 80097da:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80097dc:	b1f3      	cbz	r3, 800981c <_dtoa_r+0x78c>
 80097de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	f000 80b7 	beq.w	8009954 <_dtoa_r+0x8c4>
 80097e6:	b18c      	cbz	r4, 800980c <_dtoa_r+0x77c>
 80097e8:	4629      	mov	r1, r5
 80097ea:	4622      	mov	r2, r4
 80097ec:	4658      	mov	r0, fp
 80097ee:	f000 fd11 	bl	800a214 <__pow5mult>
 80097f2:	464a      	mov	r2, r9
 80097f4:	4601      	mov	r1, r0
 80097f6:	4605      	mov	r5, r0
 80097f8:	4658      	mov	r0, fp
 80097fa:	f000 fc61 	bl	800a0c0 <__multiply>
 80097fe:	4649      	mov	r1, r9
 8009800:	9004      	str	r0, [sp, #16]
 8009802:	4658      	mov	r0, fp
 8009804:	f000 fb48 	bl	8009e98 <_Bfree>
 8009808:	9b04      	ldr	r3, [sp, #16]
 800980a:	4699      	mov	r9, r3
 800980c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800980e:	1b1a      	subs	r2, r3, r4
 8009810:	d004      	beq.n	800981c <_dtoa_r+0x78c>
 8009812:	4649      	mov	r1, r9
 8009814:	4658      	mov	r0, fp
 8009816:	f000 fcfd 	bl	800a214 <__pow5mult>
 800981a:	4681      	mov	r9, r0
 800981c:	2101      	movs	r1, #1
 800981e:	4658      	mov	r0, fp
 8009820:	f000 fc38 	bl	800a094 <__i2b>
 8009824:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009826:	4604      	mov	r4, r0
 8009828:	2b00      	cmp	r3, #0
 800982a:	f000 81cf 	beq.w	8009bcc <_dtoa_r+0xb3c>
 800982e:	461a      	mov	r2, r3
 8009830:	4601      	mov	r1, r0
 8009832:	4658      	mov	r0, fp
 8009834:	f000 fcee 	bl	800a214 <__pow5mult>
 8009838:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800983a:	2b01      	cmp	r3, #1
 800983c:	4604      	mov	r4, r0
 800983e:	f300 8095 	bgt.w	800996c <_dtoa_r+0x8dc>
 8009842:	9b02      	ldr	r3, [sp, #8]
 8009844:	2b00      	cmp	r3, #0
 8009846:	f040 8087 	bne.w	8009958 <_dtoa_r+0x8c8>
 800984a:	9b03      	ldr	r3, [sp, #12]
 800984c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009850:	2b00      	cmp	r3, #0
 8009852:	f040 8089 	bne.w	8009968 <_dtoa_r+0x8d8>
 8009856:	9b03      	ldr	r3, [sp, #12]
 8009858:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800985c:	0d1b      	lsrs	r3, r3, #20
 800985e:	051b      	lsls	r3, r3, #20
 8009860:	b12b      	cbz	r3, 800986e <_dtoa_r+0x7de>
 8009862:	9b08      	ldr	r3, [sp, #32]
 8009864:	3301      	adds	r3, #1
 8009866:	9308      	str	r3, [sp, #32]
 8009868:	f108 0801 	add.w	r8, r8, #1
 800986c:	2301      	movs	r3, #1
 800986e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009870:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009872:	2b00      	cmp	r3, #0
 8009874:	f000 81b0 	beq.w	8009bd8 <_dtoa_r+0xb48>
 8009878:	6923      	ldr	r3, [r4, #16]
 800987a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800987e:	6918      	ldr	r0, [r3, #16]
 8009880:	f000 fbbc 	bl	8009ffc <__hi0bits>
 8009884:	f1c0 0020 	rsb	r0, r0, #32
 8009888:	9b08      	ldr	r3, [sp, #32]
 800988a:	4418      	add	r0, r3
 800988c:	f010 001f 	ands.w	r0, r0, #31
 8009890:	d077      	beq.n	8009982 <_dtoa_r+0x8f2>
 8009892:	f1c0 0320 	rsb	r3, r0, #32
 8009896:	2b04      	cmp	r3, #4
 8009898:	dd6b      	ble.n	8009972 <_dtoa_r+0x8e2>
 800989a:	9b08      	ldr	r3, [sp, #32]
 800989c:	f1c0 001c 	rsb	r0, r0, #28
 80098a0:	4403      	add	r3, r0
 80098a2:	4480      	add	r8, r0
 80098a4:	4406      	add	r6, r0
 80098a6:	9308      	str	r3, [sp, #32]
 80098a8:	f1b8 0f00 	cmp.w	r8, #0
 80098ac:	dd05      	ble.n	80098ba <_dtoa_r+0x82a>
 80098ae:	4649      	mov	r1, r9
 80098b0:	4642      	mov	r2, r8
 80098b2:	4658      	mov	r0, fp
 80098b4:	f000 fd08 	bl	800a2c8 <__lshift>
 80098b8:	4681      	mov	r9, r0
 80098ba:	9b08      	ldr	r3, [sp, #32]
 80098bc:	2b00      	cmp	r3, #0
 80098be:	dd05      	ble.n	80098cc <_dtoa_r+0x83c>
 80098c0:	4621      	mov	r1, r4
 80098c2:	461a      	mov	r2, r3
 80098c4:	4658      	mov	r0, fp
 80098c6:	f000 fcff 	bl	800a2c8 <__lshift>
 80098ca:	4604      	mov	r4, r0
 80098cc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d059      	beq.n	8009986 <_dtoa_r+0x8f6>
 80098d2:	4621      	mov	r1, r4
 80098d4:	4648      	mov	r0, r9
 80098d6:	f000 fd63 	bl	800a3a0 <__mcmp>
 80098da:	2800      	cmp	r0, #0
 80098dc:	da53      	bge.n	8009986 <_dtoa_r+0x8f6>
 80098de:	1e7b      	subs	r3, r7, #1
 80098e0:	9304      	str	r3, [sp, #16]
 80098e2:	4649      	mov	r1, r9
 80098e4:	2300      	movs	r3, #0
 80098e6:	220a      	movs	r2, #10
 80098e8:	4658      	mov	r0, fp
 80098ea:	f000 faf7 	bl	8009edc <__multadd>
 80098ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80098f0:	4681      	mov	r9, r0
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	f000 8172 	beq.w	8009bdc <_dtoa_r+0xb4c>
 80098f8:	2300      	movs	r3, #0
 80098fa:	4629      	mov	r1, r5
 80098fc:	220a      	movs	r2, #10
 80098fe:	4658      	mov	r0, fp
 8009900:	f000 faec 	bl	8009edc <__multadd>
 8009904:	9b00      	ldr	r3, [sp, #0]
 8009906:	2b00      	cmp	r3, #0
 8009908:	4605      	mov	r5, r0
 800990a:	dc67      	bgt.n	80099dc <_dtoa_r+0x94c>
 800990c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800990e:	2b02      	cmp	r3, #2
 8009910:	dc41      	bgt.n	8009996 <_dtoa_r+0x906>
 8009912:	e063      	b.n	80099dc <_dtoa_r+0x94c>
 8009914:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009916:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800991a:	e746      	b.n	80097aa <_dtoa_r+0x71a>
 800991c:	9b07      	ldr	r3, [sp, #28]
 800991e:	1e5c      	subs	r4, r3, #1
 8009920:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009922:	42a3      	cmp	r3, r4
 8009924:	bfbf      	itttt	lt
 8009926:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8009928:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800992a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800992c:	1ae3      	sublt	r3, r4, r3
 800992e:	bfb4      	ite	lt
 8009930:	18d2      	addlt	r2, r2, r3
 8009932:	1b1c      	subge	r4, r3, r4
 8009934:	9b07      	ldr	r3, [sp, #28]
 8009936:	bfbc      	itt	lt
 8009938:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800993a:	2400      	movlt	r4, #0
 800993c:	2b00      	cmp	r3, #0
 800993e:	bfb5      	itete	lt
 8009940:	eba8 0603 	sublt.w	r6, r8, r3
 8009944:	9b07      	ldrge	r3, [sp, #28]
 8009946:	2300      	movlt	r3, #0
 8009948:	4646      	movge	r6, r8
 800994a:	e730      	b.n	80097ae <_dtoa_r+0x71e>
 800994c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800994e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8009950:	4646      	mov	r6, r8
 8009952:	e735      	b.n	80097c0 <_dtoa_r+0x730>
 8009954:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009956:	e75c      	b.n	8009812 <_dtoa_r+0x782>
 8009958:	2300      	movs	r3, #0
 800995a:	e788      	b.n	800986e <_dtoa_r+0x7de>
 800995c:	3fe00000 	.word	0x3fe00000
 8009960:	40240000 	.word	0x40240000
 8009964:	40140000 	.word	0x40140000
 8009968:	9b02      	ldr	r3, [sp, #8]
 800996a:	e780      	b.n	800986e <_dtoa_r+0x7de>
 800996c:	2300      	movs	r3, #0
 800996e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009970:	e782      	b.n	8009878 <_dtoa_r+0x7e8>
 8009972:	d099      	beq.n	80098a8 <_dtoa_r+0x818>
 8009974:	9a08      	ldr	r2, [sp, #32]
 8009976:	331c      	adds	r3, #28
 8009978:	441a      	add	r2, r3
 800997a:	4498      	add	r8, r3
 800997c:	441e      	add	r6, r3
 800997e:	9208      	str	r2, [sp, #32]
 8009980:	e792      	b.n	80098a8 <_dtoa_r+0x818>
 8009982:	4603      	mov	r3, r0
 8009984:	e7f6      	b.n	8009974 <_dtoa_r+0x8e4>
 8009986:	9b07      	ldr	r3, [sp, #28]
 8009988:	9704      	str	r7, [sp, #16]
 800998a:	2b00      	cmp	r3, #0
 800998c:	dc20      	bgt.n	80099d0 <_dtoa_r+0x940>
 800998e:	9300      	str	r3, [sp, #0]
 8009990:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009992:	2b02      	cmp	r3, #2
 8009994:	dd1e      	ble.n	80099d4 <_dtoa_r+0x944>
 8009996:	9b00      	ldr	r3, [sp, #0]
 8009998:	2b00      	cmp	r3, #0
 800999a:	f47f aec0 	bne.w	800971e <_dtoa_r+0x68e>
 800999e:	4621      	mov	r1, r4
 80099a0:	2205      	movs	r2, #5
 80099a2:	4658      	mov	r0, fp
 80099a4:	f000 fa9a 	bl	8009edc <__multadd>
 80099a8:	4601      	mov	r1, r0
 80099aa:	4604      	mov	r4, r0
 80099ac:	4648      	mov	r0, r9
 80099ae:	f000 fcf7 	bl	800a3a0 <__mcmp>
 80099b2:	2800      	cmp	r0, #0
 80099b4:	f77f aeb3 	ble.w	800971e <_dtoa_r+0x68e>
 80099b8:	4656      	mov	r6, sl
 80099ba:	2331      	movs	r3, #49	@ 0x31
 80099bc:	f806 3b01 	strb.w	r3, [r6], #1
 80099c0:	9b04      	ldr	r3, [sp, #16]
 80099c2:	3301      	adds	r3, #1
 80099c4:	9304      	str	r3, [sp, #16]
 80099c6:	e6ae      	b.n	8009726 <_dtoa_r+0x696>
 80099c8:	9c07      	ldr	r4, [sp, #28]
 80099ca:	9704      	str	r7, [sp, #16]
 80099cc:	4625      	mov	r5, r4
 80099ce:	e7f3      	b.n	80099b8 <_dtoa_r+0x928>
 80099d0:	9b07      	ldr	r3, [sp, #28]
 80099d2:	9300      	str	r3, [sp, #0]
 80099d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	f000 8104 	beq.w	8009be4 <_dtoa_r+0xb54>
 80099dc:	2e00      	cmp	r6, #0
 80099de:	dd05      	ble.n	80099ec <_dtoa_r+0x95c>
 80099e0:	4629      	mov	r1, r5
 80099e2:	4632      	mov	r2, r6
 80099e4:	4658      	mov	r0, fp
 80099e6:	f000 fc6f 	bl	800a2c8 <__lshift>
 80099ea:	4605      	mov	r5, r0
 80099ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d05a      	beq.n	8009aa8 <_dtoa_r+0xa18>
 80099f2:	6869      	ldr	r1, [r5, #4]
 80099f4:	4658      	mov	r0, fp
 80099f6:	f000 fa0f 	bl	8009e18 <_Balloc>
 80099fa:	4606      	mov	r6, r0
 80099fc:	b928      	cbnz	r0, 8009a0a <_dtoa_r+0x97a>
 80099fe:	4b84      	ldr	r3, [pc, #528]	@ (8009c10 <_dtoa_r+0xb80>)
 8009a00:	4602      	mov	r2, r0
 8009a02:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009a06:	f7ff bb5a 	b.w	80090be <_dtoa_r+0x2e>
 8009a0a:	692a      	ldr	r2, [r5, #16]
 8009a0c:	3202      	adds	r2, #2
 8009a0e:	0092      	lsls	r2, r2, #2
 8009a10:	f105 010c 	add.w	r1, r5, #12
 8009a14:	300c      	adds	r0, #12
 8009a16:	f002 f93b 	bl	800bc90 <memcpy>
 8009a1a:	2201      	movs	r2, #1
 8009a1c:	4631      	mov	r1, r6
 8009a1e:	4658      	mov	r0, fp
 8009a20:	f000 fc52 	bl	800a2c8 <__lshift>
 8009a24:	f10a 0301 	add.w	r3, sl, #1
 8009a28:	9307      	str	r3, [sp, #28]
 8009a2a:	9b00      	ldr	r3, [sp, #0]
 8009a2c:	4453      	add	r3, sl
 8009a2e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009a30:	9b02      	ldr	r3, [sp, #8]
 8009a32:	f003 0301 	and.w	r3, r3, #1
 8009a36:	462f      	mov	r7, r5
 8009a38:	930a      	str	r3, [sp, #40]	@ 0x28
 8009a3a:	4605      	mov	r5, r0
 8009a3c:	9b07      	ldr	r3, [sp, #28]
 8009a3e:	4621      	mov	r1, r4
 8009a40:	3b01      	subs	r3, #1
 8009a42:	4648      	mov	r0, r9
 8009a44:	9300      	str	r3, [sp, #0]
 8009a46:	f7ff fa99 	bl	8008f7c <quorem>
 8009a4a:	4639      	mov	r1, r7
 8009a4c:	9002      	str	r0, [sp, #8]
 8009a4e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8009a52:	4648      	mov	r0, r9
 8009a54:	f000 fca4 	bl	800a3a0 <__mcmp>
 8009a58:	462a      	mov	r2, r5
 8009a5a:	9008      	str	r0, [sp, #32]
 8009a5c:	4621      	mov	r1, r4
 8009a5e:	4658      	mov	r0, fp
 8009a60:	f000 fcba 	bl	800a3d8 <__mdiff>
 8009a64:	68c2      	ldr	r2, [r0, #12]
 8009a66:	4606      	mov	r6, r0
 8009a68:	bb02      	cbnz	r2, 8009aac <_dtoa_r+0xa1c>
 8009a6a:	4601      	mov	r1, r0
 8009a6c:	4648      	mov	r0, r9
 8009a6e:	f000 fc97 	bl	800a3a0 <__mcmp>
 8009a72:	4602      	mov	r2, r0
 8009a74:	4631      	mov	r1, r6
 8009a76:	4658      	mov	r0, fp
 8009a78:	920e      	str	r2, [sp, #56]	@ 0x38
 8009a7a:	f000 fa0d 	bl	8009e98 <_Bfree>
 8009a7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a80:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009a82:	9e07      	ldr	r6, [sp, #28]
 8009a84:	ea43 0102 	orr.w	r1, r3, r2
 8009a88:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009a8a:	4319      	orrs	r1, r3
 8009a8c:	d110      	bne.n	8009ab0 <_dtoa_r+0xa20>
 8009a8e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009a92:	d029      	beq.n	8009ae8 <_dtoa_r+0xa58>
 8009a94:	9b08      	ldr	r3, [sp, #32]
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	dd02      	ble.n	8009aa0 <_dtoa_r+0xa10>
 8009a9a:	9b02      	ldr	r3, [sp, #8]
 8009a9c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8009aa0:	9b00      	ldr	r3, [sp, #0]
 8009aa2:	f883 8000 	strb.w	r8, [r3]
 8009aa6:	e63f      	b.n	8009728 <_dtoa_r+0x698>
 8009aa8:	4628      	mov	r0, r5
 8009aaa:	e7bb      	b.n	8009a24 <_dtoa_r+0x994>
 8009aac:	2201      	movs	r2, #1
 8009aae:	e7e1      	b.n	8009a74 <_dtoa_r+0x9e4>
 8009ab0:	9b08      	ldr	r3, [sp, #32]
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	db04      	blt.n	8009ac0 <_dtoa_r+0xa30>
 8009ab6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009ab8:	430b      	orrs	r3, r1
 8009aba:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009abc:	430b      	orrs	r3, r1
 8009abe:	d120      	bne.n	8009b02 <_dtoa_r+0xa72>
 8009ac0:	2a00      	cmp	r2, #0
 8009ac2:	dded      	ble.n	8009aa0 <_dtoa_r+0xa10>
 8009ac4:	4649      	mov	r1, r9
 8009ac6:	2201      	movs	r2, #1
 8009ac8:	4658      	mov	r0, fp
 8009aca:	f000 fbfd 	bl	800a2c8 <__lshift>
 8009ace:	4621      	mov	r1, r4
 8009ad0:	4681      	mov	r9, r0
 8009ad2:	f000 fc65 	bl	800a3a0 <__mcmp>
 8009ad6:	2800      	cmp	r0, #0
 8009ad8:	dc03      	bgt.n	8009ae2 <_dtoa_r+0xa52>
 8009ada:	d1e1      	bne.n	8009aa0 <_dtoa_r+0xa10>
 8009adc:	f018 0f01 	tst.w	r8, #1
 8009ae0:	d0de      	beq.n	8009aa0 <_dtoa_r+0xa10>
 8009ae2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009ae6:	d1d8      	bne.n	8009a9a <_dtoa_r+0xa0a>
 8009ae8:	9a00      	ldr	r2, [sp, #0]
 8009aea:	2339      	movs	r3, #57	@ 0x39
 8009aec:	7013      	strb	r3, [r2, #0]
 8009aee:	4633      	mov	r3, r6
 8009af0:	461e      	mov	r6, r3
 8009af2:	3b01      	subs	r3, #1
 8009af4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009af8:	2a39      	cmp	r2, #57	@ 0x39
 8009afa:	d052      	beq.n	8009ba2 <_dtoa_r+0xb12>
 8009afc:	3201      	adds	r2, #1
 8009afe:	701a      	strb	r2, [r3, #0]
 8009b00:	e612      	b.n	8009728 <_dtoa_r+0x698>
 8009b02:	2a00      	cmp	r2, #0
 8009b04:	dd07      	ble.n	8009b16 <_dtoa_r+0xa86>
 8009b06:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009b0a:	d0ed      	beq.n	8009ae8 <_dtoa_r+0xa58>
 8009b0c:	9a00      	ldr	r2, [sp, #0]
 8009b0e:	f108 0301 	add.w	r3, r8, #1
 8009b12:	7013      	strb	r3, [r2, #0]
 8009b14:	e608      	b.n	8009728 <_dtoa_r+0x698>
 8009b16:	9b07      	ldr	r3, [sp, #28]
 8009b18:	9a07      	ldr	r2, [sp, #28]
 8009b1a:	f803 8c01 	strb.w	r8, [r3, #-1]
 8009b1e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009b20:	4293      	cmp	r3, r2
 8009b22:	d028      	beq.n	8009b76 <_dtoa_r+0xae6>
 8009b24:	4649      	mov	r1, r9
 8009b26:	2300      	movs	r3, #0
 8009b28:	220a      	movs	r2, #10
 8009b2a:	4658      	mov	r0, fp
 8009b2c:	f000 f9d6 	bl	8009edc <__multadd>
 8009b30:	42af      	cmp	r7, r5
 8009b32:	4681      	mov	r9, r0
 8009b34:	f04f 0300 	mov.w	r3, #0
 8009b38:	f04f 020a 	mov.w	r2, #10
 8009b3c:	4639      	mov	r1, r7
 8009b3e:	4658      	mov	r0, fp
 8009b40:	d107      	bne.n	8009b52 <_dtoa_r+0xac2>
 8009b42:	f000 f9cb 	bl	8009edc <__multadd>
 8009b46:	4607      	mov	r7, r0
 8009b48:	4605      	mov	r5, r0
 8009b4a:	9b07      	ldr	r3, [sp, #28]
 8009b4c:	3301      	adds	r3, #1
 8009b4e:	9307      	str	r3, [sp, #28]
 8009b50:	e774      	b.n	8009a3c <_dtoa_r+0x9ac>
 8009b52:	f000 f9c3 	bl	8009edc <__multadd>
 8009b56:	4629      	mov	r1, r5
 8009b58:	4607      	mov	r7, r0
 8009b5a:	2300      	movs	r3, #0
 8009b5c:	220a      	movs	r2, #10
 8009b5e:	4658      	mov	r0, fp
 8009b60:	f000 f9bc 	bl	8009edc <__multadd>
 8009b64:	4605      	mov	r5, r0
 8009b66:	e7f0      	b.n	8009b4a <_dtoa_r+0xaba>
 8009b68:	9b00      	ldr	r3, [sp, #0]
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	bfcc      	ite	gt
 8009b6e:	461e      	movgt	r6, r3
 8009b70:	2601      	movle	r6, #1
 8009b72:	4456      	add	r6, sl
 8009b74:	2700      	movs	r7, #0
 8009b76:	4649      	mov	r1, r9
 8009b78:	2201      	movs	r2, #1
 8009b7a:	4658      	mov	r0, fp
 8009b7c:	f000 fba4 	bl	800a2c8 <__lshift>
 8009b80:	4621      	mov	r1, r4
 8009b82:	4681      	mov	r9, r0
 8009b84:	f000 fc0c 	bl	800a3a0 <__mcmp>
 8009b88:	2800      	cmp	r0, #0
 8009b8a:	dcb0      	bgt.n	8009aee <_dtoa_r+0xa5e>
 8009b8c:	d102      	bne.n	8009b94 <_dtoa_r+0xb04>
 8009b8e:	f018 0f01 	tst.w	r8, #1
 8009b92:	d1ac      	bne.n	8009aee <_dtoa_r+0xa5e>
 8009b94:	4633      	mov	r3, r6
 8009b96:	461e      	mov	r6, r3
 8009b98:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009b9c:	2a30      	cmp	r2, #48	@ 0x30
 8009b9e:	d0fa      	beq.n	8009b96 <_dtoa_r+0xb06>
 8009ba0:	e5c2      	b.n	8009728 <_dtoa_r+0x698>
 8009ba2:	459a      	cmp	sl, r3
 8009ba4:	d1a4      	bne.n	8009af0 <_dtoa_r+0xa60>
 8009ba6:	9b04      	ldr	r3, [sp, #16]
 8009ba8:	3301      	adds	r3, #1
 8009baa:	9304      	str	r3, [sp, #16]
 8009bac:	2331      	movs	r3, #49	@ 0x31
 8009bae:	f88a 3000 	strb.w	r3, [sl]
 8009bb2:	e5b9      	b.n	8009728 <_dtoa_r+0x698>
 8009bb4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009bb6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8009c14 <_dtoa_r+0xb84>
 8009bba:	b11b      	cbz	r3, 8009bc4 <_dtoa_r+0xb34>
 8009bbc:	f10a 0308 	add.w	r3, sl, #8
 8009bc0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8009bc2:	6013      	str	r3, [r2, #0]
 8009bc4:	4650      	mov	r0, sl
 8009bc6:	b019      	add	sp, #100	@ 0x64
 8009bc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bcc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bce:	2b01      	cmp	r3, #1
 8009bd0:	f77f ae37 	ble.w	8009842 <_dtoa_r+0x7b2>
 8009bd4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009bd6:	930a      	str	r3, [sp, #40]	@ 0x28
 8009bd8:	2001      	movs	r0, #1
 8009bda:	e655      	b.n	8009888 <_dtoa_r+0x7f8>
 8009bdc:	9b00      	ldr	r3, [sp, #0]
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	f77f aed6 	ble.w	8009990 <_dtoa_r+0x900>
 8009be4:	4656      	mov	r6, sl
 8009be6:	4621      	mov	r1, r4
 8009be8:	4648      	mov	r0, r9
 8009bea:	f7ff f9c7 	bl	8008f7c <quorem>
 8009bee:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8009bf2:	f806 8b01 	strb.w	r8, [r6], #1
 8009bf6:	9b00      	ldr	r3, [sp, #0]
 8009bf8:	eba6 020a 	sub.w	r2, r6, sl
 8009bfc:	4293      	cmp	r3, r2
 8009bfe:	ddb3      	ble.n	8009b68 <_dtoa_r+0xad8>
 8009c00:	4649      	mov	r1, r9
 8009c02:	2300      	movs	r3, #0
 8009c04:	220a      	movs	r2, #10
 8009c06:	4658      	mov	r0, fp
 8009c08:	f000 f968 	bl	8009edc <__multadd>
 8009c0c:	4681      	mov	r9, r0
 8009c0e:	e7ea      	b.n	8009be6 <_dtoa_r+0xb56>
 8009c10:	0800c6e5 	.word	0x0800c6e5
 8009c14:	0800c669 	.word	0x0800c669

08009c18 <_free_r>:
 8009c18:	b538      	push	{r3, r4, r5, lr}
 8009c1a:	4605      	mov	r5, r0
 8009c1c:	2900      	cmp	r1, #0
 8009c1e:	d041      	beq.n	8009ca4 <_free_r+0x8c>
 8009c20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009c24:	1f0c      	subs	r4, r1, #4
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	bfb8      	it	lt
 8009c2a:	18e4      	addlt	r4, r4, r3
 8009c2c:	f000 f8e8 	bl	8009e00 <__malloc_lock>
 8009c30:	4a1d      	ldr	r2, [pc, #116]	@ (8009ca8 <_free_r+0x90>)
 8009c32:	6813      	ldr	r3, [r2, #0]
 8009c34:	b933      	cbnz	r3, 8009c44 <_free_r+0x2c>
 8009c36:	6063      	str	r3, [r4, #4]
 8009c38:	6014      	str	r4, [r2, #0]
 8009c3a:	4628      	mov	r0, r5
 8009c3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009c40:	f000 b8e4 	b.w	8009e0c <__malloc_unlock>
 8009c44:	42a3      	cmp	r3, r4
 8009c46:	d908      	bls.n	8009c5a <_free_r+0x42>
 8009c48:	6820      	ldr	r0, [r4, #0]
 8009c4a:	1821      	adds	r1, r4, r0
 8009c4c:	428b      	cmp	r3, r1
 8009c4e:	bf01      	itttt	eq
 8009c50:	6819      	ldreq	r1, [r3, #0]
 8009c52:	685b      	ldreq	r3, [r3, #4]
 8009c54:	1809      	addeq	r1, r1, r0
 8009c56:	6021      	streq	r1, [r4, #0]
 8009c58:	e7ed      	b.n	8009c36 <_free_r+0x1e>
 8009c5a:	461a      	mov	r2, r3
 8009c5c:	685b      	ldr	r3, [r3, #4]
 8009c5e:	b10b      	cbz	r3, 8009c64 <_free_r+0x4c>
 8009c60:	42a3      	cmp	r3, r4
 8009c62:	d9fa      	bls.n	8009c5a <_free_r+0x42>
 8009c64:	6811      	ldr	r1, [r2, #0]
 8009c66:	1850      	adds	r0, r2, r1
 8009c68:	42a0      	cmp	r0, r4
 8009c6a:	d10b      	bne.n	8009c84 <_free_r+0x6c>
 8009c6c:	6820      	ldr	r0, [r4, #0]
 8009c6e:	4401      	add	r1, r0
 8009c70:	1850      	adds	r0, r2, r1
 8009c72:	4283      	cmp	r3, r0
 8009c74:	6011      	str	r1, [r2, #0]
 8009c76:	d1e0      	bne.n	8009c3a <_free_r+0x22>
 8009c78:	6818      	ldr	r0, [r3, #0]
 8009c7a:	685b      	ldr	r3, [r3, #4]
 8009c7c:	6053      	str	r3, [r2, #4]
 8009c7e:	4408      	add	r0, r1
 8009c80:	6010      	str	r0, [r2, #0]
 8009c82:	e7da      	b.n	8009c3a <_free_r+0x22>
 8009c84:	d902      	bls.n	8009c8c <_free_r+0x74>
 8009c86:	230c      	movs	r3, #12
 8009c88:	602b      	str	r3, [r5, #0]
 8009c8a:	e7d6      	b.n	8009c3a <_free_r+0x22>
 8009c8c:	6820      	ldr	r0, [r4, #0]
 8009c8e:	1821      	adds	r1, r4, r0
 8009c90:	428b      	cmp	r3, r1
 8009c92:	bf04      	itt	eq
 8009c94:	6819      	ldreq	r1, [r3, #0]
 8009c96:	685b      	ldreq	r3, [r3, #4]
 8009c98:	6063      	str	r3, [r4, #4]
 8009c9a:	bf04      	itt	eq
 8009c9c:	1809      	addeq	r1, r1, r0
 8009c9e:	6021      	streq	r1, [r4, #0]
 8009ca0:	6054      	str	r4, [r2, #4]
 8009ca2:	e7ca      	b.n	8009c3a <_free_r+0x22>
 8009ca4:	bd38      	pop	{r3, r4, r5, pc}
 8009ca6:	bf00      	nop
 8009ca8:	20004c7c 	.word	0x20004c7c

08009cac <malloc>:
 8009cac:	4b02      	ldr	r3, [pc, #8]	@ (8009cb8 <malloc+0xc>)
 8009cae:	4601      	mov	r1, r0
 8009cb0:	6818      	ldr	r0, [r3, #0]
 8009cb2:	f000 b825 	b.w	8009d00 <_malloc_r>
 8009cb6:	bf00      	nop
 8009cb8:	20000f5c 	.word	0x20000f5c

08009cbc <sbrk_aligned>:
 8009cbc:	b570      	push	{r4, r5, r6, lr}
 8009cbe:	4e0f      	ldr	r6, [pc, #60]	@ (8009cfc <sbrk_aligned+0x40>)
 8009cc0:	460c      	mov	r4, r1
 8009cc2:	6831      	ldr	r1, [r6, #0]
 8009cc4:	4605      	mov	r5, r0
 8009cc6:	b911      	cbnz	r1, 8009cce <sbrk_aligned+0x12>
 8009cc8:	f001 ffd2 	bl	800bc70 <_sbrk_r>
 8009ccc:	6030      	str	r0, [r6, #0]
 8009cce:	4621      	mov	r1, r4
 8009cd0:	4628      	mov	r0, r5
 8009cd2:	f001 ffcd 	bl	800bc70 <_sbrk_r>
 8009cd6:	1c43      	adds	r3, r0, #1
 8009cd8:	d103      	bne.n	8009ce2 <sbrk_aligned+0x26>
 8009cda:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8009cde:	4620      	mov	r0, r4
 8009ce0:	bd70      	pop	{r4, r5, r6, pc}
 8009ce2:	1cc4      	adds	r4, r0, #3
 8009ce4:	f024 0403 	bic.w	r4, r4, #3
 8009ce8:	42a0      	cmp	r0, r4
 8009cea:	d0f8      	beq.n	8009cde <sbrk_aligned+0x22>
 8009cec:	1a21      	subs	r1, r4, r0
 8009cee:	4628      	mov	r0, r5
 8009cf0:	f001 ffbe 	bl	800bc70 <_sbrk_r>
 8009cf4:	3001      	adds	r0, #1
 8009cf6:	d1f2      	bne.n	8009cde <sbrk_aligned+0x22>
 8009cf8:	e7ef      	b.n	8009cda <sbrk_aligned+0x1e>
 8009cfa:	bf00      	nop
 8009cfc:	20004c78 	.word	0x20004c78

08009d00 <_malloc_r>:
 8009d00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d04:	1ccd      	adds	r5, r1, #3
 8009d06:	f025 0503 	bic.w	r5, r5, #3
 8009d0a:	3508      	adds	r5, #8
 8009d0c:	2d0c      	cmp	r5, #12
 8009d0e:	bf38      	it	cc
 8009d10:	250c      	movcc	r5, #12
 8009d12:	2d00      	cmp	r5, #0
 8009d14:	4606      	mov	r6, r0
 8009d16:	db01      	blt.n	8009d1c <_malloc_r+0x1c>
 8009d18:	42a9      	cmp	r1, r5
 8009d1a:	d904      	bls.n	8009d26 <_malloc_r+0x26>
 8009d1c:	230c      	movs	r3, #12
 8009d1e:	6033      	str	r3, [r6, #0]
 8009d20:	2000      	movs	r0, #0
 8009d22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d26:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009dfc <_malloc_r+0xfc>
 8009d2a:	f000 f869 	bl	8009e00 <__malloc_lock>
 8009d2e:	f8d8 3000 	ldr.w	r3, [r8]
 8009d32:	461c      	mov	r4, r3
 8009d34:	bb44      	cbnz	r4, 8009d88 <_malloc_r+0x88>
 8009d36:	4629      	mov	r1, r5
 8009d38:	4630      	mov	r0, r6
 8009d3a:	f7ff ffbf 	bl	8009cbc <sbrk_aligned>
 8009d3e:	1c43      	adds	r3, r0, #1
 8009d40:	4604      	mov	r4, r0
 8009d42:	d158      	bne.n	8009df6 <_malloc_r+0xf6>
 8009d44:	f8d8 4000 	ldr.w	r4, [r8]
 8009d48:	4627      	mov	r7, r4
 8009d4a:	2f00      	cmp	r7, #0
 8009d4c:	d143      	bne.n	8009dd6 <_malloc_r+0xd6>
 8009d4e:	2c00      	cmp	r4, #0
 8009d50:	d04b      	beq.n	8009dea <_malloc_r+0xea>
 8009d52:	6823      	ldr	r3, [r4, #0]
 8009d54:	4639      	mov	r1, r7
 8009d56:	4630      	mov	r0, r6
 8009d58:	eb04 0903 	add.w	r9, r4, r3
 8009d5c:	f001 ff88 	bl	800bc70 <_sbrk_r>
 8009d60:	4581      	cmp	r9, r0
 8009d62:	d142      	bne.n	8009dea <_malloc_r+0xea>
 8009d64:	6821      	ldr	r1, [r4, #0]
 8009d66:	1a6d      	subs	r5, r5, r1
 8009d68:	4629      	mov	r1, r5
 8009d6a:	4630      	mov	r0, r6
 8009d6c:	f7ff ffa6 	bl	8009cbc <sbrk_aligned>
 8009d70:	3001      	adds	r0, #1
 8009d72:	d03a      	beq.n	8009dea <_malloc_r+0xea>
 8009d74:	6823      	ldr	r3, [r4, #0]
 8009d76:	442b      	add	r3, r5
 8009d78:	6023      	str	r3, [r4, #0]
 8009d7a:	f8d8 3000 	ldr.w	r3, [r8]
 8009d7e:	685a      	ldr	r2, [r3, #4]
 8009d80:	bb62      	cbnz	r2, 8009ddc <_malloc_r+0xdc>
 8009d82:	f8c8 7000 	str.w	r7, [r8]
 8009d86:	e00f      	b.n	8009da8 <_malloc_r+0xa8>
 8009d88:	6822      	ldr	r2, [r4, #0]
 8009d8a:	1b52      	subs	r2, r2, r5
 8009d8c:	d420      	bmi.n	8009dd0 <_malloc_r+0xd0>
 8009d8e:	2a0b      	cmp	r2, #11
 8009d90:	d917      	bls.n	8009dc2 <_malloc_r+0xc2>
 8009d92:	1961      	adds	r1, r4, r5
 8009d94:	42a3      	cmp	r3, r4
 8009d96:	6025      	str	r5, [r4, #0]
 8009d98:	bf18      	it	ne
 8009d9a:	6059      	strne	r1, [r3, #4]
 8009d9c:	6863      	ldr	r3, [r4, #4]
 8009d9e:	bf08      	it	eq
 8009da0:	f8c8 1000 	streq.w	r1, [r8]
 8009da4:	5162      	str	r2, [r4, r5]
 8009da6:	604b      	str	r3, [r1, #4]
 8009da8:	4630      	mov	r0, r6
 8009daa:	f000 f82f 	bl	8009e0c <__malloc_unlock>
 8009dae:	f104 000b 	add.w	r0, r4, #11
 8009db2:	1d23      	adds	r3, r4, #4
 8009db4:	f020 0007 	bic.w	r0, r0, #7
 8009db8:	1ac2      	subs	r2, r0, r3
 8009dba:	bf1c      	itt	ne
 8009dbc:	1a1b      	subne	r3, r3, r0
 8009dbe:	50a3      	strne	r3, [r4, r2]
 8009dc0:	e7af      	b.n	8009d22 <_malloc_r+0x22>
 8009dc2:	6862      	ldr	r2, [r4, #4]
 8009dc4:	42a3      	cmp	r3, r4
 8009dc6:	bf0c      	ite	eq
 8009dc8:	f8c8 2000 	streq.w	r2, [r8]
 8009dcc:	605a      	strne	r2, [r3, #4]
 8009dce:	e7eb      	b.n	8009da8 <_malloc_r+0xa8>
 8009dd0:	4623      	mov	r3, r4
 8009dd2:	6864      	ldr	r4, [r4, #4]
 8009dd4:	e7ae      	b.n	8009d34 <_malloc_r+0x34>
 8009dd6:	463c      	mov	r4, r7
 8009dd8:	687f      	ldr	r7, [r7, #4]
 8009dda:	e7b6      	b.n	8009d4a <_malloc_r+0x4a>
 8009ddc:	461a      	mov	r2, r3
 8009dde:	685b      	ldr	r3, [r3, #4]
 8009de0:	42a3      	cmp	r3, r4
 8009de2:	d1fb      	bne.n	8009ddc <_malloc_r+0xdc>
 8009de4:	2300      	movs	r3, #0
 8009de6:	6053      	str	r3, [r2, #4]
 8009de8:	e7de      	b.n	8009da8 <_malloc_r+0xa8>
 8009dea:	230c      	movs	r3, #12
 8009dec:	6033      	str	r3, [r6, #0]
 8009dee:	4630      	mov	r0, r6
 8009df0:	f000 f80c 	bl	8009e0c <__malloc_unlock>
 8009df4:	e794      	b.n	8009d20 <_malloc_r+0x20>
 8009df6:	6005      	str	r5, [r0, #0]
 8009df8:	e7d6      	b.n	8009da8 <_malloc_r+0xa8>
 8009dfa:	bf00      	nop
 8009dfc:	20004c7c 	.word	0x20004c7c

08009e00 <__malloc_lock>:
 8009e00:	4801      	ldr	r0, [pc, #4]	@ (8009e08 <__malloc_lock+0x8>)
 8009e02:	f7ff b8b2 	b.w	8008f6a <__retarget_lock_acquire_recursive>
 8009e06:	bf00      	nop
 8009e08:	20004c74 	.word	0x20004c74

08009e0c <__malloc_unlock>:
 8009e0c:	4801      	ldr	r0, [pc, #4]	@ (8009e14 <__malloc_unlock+0x8>)
 8009e0e:	f7ff b8ad 	b.w	8008f6c <__retarget_lock_release_recursive>
 8009e12:	bf00      	nop
 8009e14:	20004c74 	.word	0x20004c74

08009e18 <_Balloc>:
 8009e18:	b570      	push	{r4, r5, r6, lr}
 8009e1a:	69c6      	ldr	r6, [r0, #28]
 8009e1c:	4604      	mov	r4, r0
 8009e1e:	460d      	mov	r5, r1
 8009e20:	b976      	cbnz	r6, 8009e40 <_Balloc+0x28>
 8009e22:	2010      	movs	r0, #16
 8009e24:	f7ff ff42 	bl	8009cac <malloc>
 8009e28:	4602      	mov	r2, r0
 8009e2a:	61e0      	str	r0, [r4, #28]
 8009e2c:	b920      	cbnz	r0, 8009e38 <_Balloc+0x20>
 8009e2e:	4b18      	ldr	r3, [pc, #96]	@ (8009e90 <_Balloc+0x78>)
 8009e30:	4818      	ldr	r0, [pc, #96]	@ (8009e94 <_Balloc+0x7c>)
 8009e32:	216b      	movs	r1, #107	@ 0x6b
 8009e34:	f001 ff44 	bl	800bcc0 <__assert_func>
 8009e38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009e3c:	6006      	str	r6, [r0, #0]
 8009e3e:	60c6      	str	r6, [r0, #12]
 8009e40:	69e6      	ldr	r6, [r4, #28]
 8009e42:	68f3      	ldr	r3, [r6, #12]
 8009e44:	b183      	cbz	r3, 8009e68 <_Balloc+0x50>
 8009e46:	69e3      	ldr	r3, [r4, #28]
 8009e48:	68db      	ldr	r3, [r3, #12]
 8009e4a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009e4e:	b9b8      	cbnz	r0, 8009e80 <_Balloc+0x68>
 8009e50:	2101      	movs	r1, #1
 8009e52:	fa01 f605 	lsl.w	r6, r1, r5
 8009e56:	1d72      	adds	r2, r6, #5
 8009e58:	0092      	lsls	r2, r2, #2
 8009e5a:	4620      	mov	r0, r4
 8009e5c:	f001 ff4e 	bl	800bcfc <_calloc_r>
 8009e60:	b160      	cbz	r0, 8009e7c <_Balloc+0x64>
 8009e62:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009e66:	e00e      	b.n	8009e86 <_Balloc+0x6e>
 8009e68:	2221      	movs	r2, #33	@ 0x21
 8009e6a:	2104      	movs	r1, #4
 8009e6c:	4620      	mov	r0, r4
 8009e6e:	f001 ff45 	bl	800bcfc <_calloc_r>
 8009e72:	69e3      	ldr	r3, [r4, #28]
 8009e74:	60f0      	str	r0, [r6, #12]
 8009e76:	68db      	ldr	r3, [r3, #12]
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d1e4      	bne.n	8009e46 <_Balloc+0x2e>
 8009e7c:	2000      	movs	r0, #0
 8009e7e:	bd70      	pop	{r4, r5, r6, pc}
 8009e80:	6802      	ldr	r2, [r0, #0]
 8009e82:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009e86:	2300      	movs	r3, #0
 8009e88:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009e8c:	e7f7      	b.n	8009e7e <_Balloc+0x66>
 8009e8e:	bf00      	nop
 8009e90:	0800c676 	.word	0x0800c676
 8009e94:	0800c6f6 	.word	0x0800c6f6

08009e98 <_Bfree>:
 8009e98:	b570      	push	{r4, r5, r6, lr}
 8009e9a:	69c6      	ldr	r6, [r0, #28]
 8009e9c:	4605      	mov	r5, r0
 8009e9e:	460c      	mov	r4, r1
 8009ea0:	b976      	cbnz	r6, 8009ec0 <_Bfree+0x28>
 8009ea2:	2010      	movs	r0, #16
 8009ea4:	f7ff ff02 	bl	8009cac <malloc>
 8009ea8:	4602      	mov	r2, r0
 8009eaa:	61e8      	str	r0, [r5, #28]
 8009eac:	b920      	cbnz	r0, 8009eb8 <_Bfree+0x20>
 8009eae:	4b09      	ldr	r3, [pc, #36]	@ (8009ed4 <_Bfree+0x3c>)
 8009eb0:	4809      	ldr	r0, [pc, #36]	@ (8009ed8 <_Bfree+0x40>)
 8009eb2:	218f      	movs	r1, #143	@ 0x8f
 8009eb4:	f001 ff04 	bl	800bcc0 <__assert_func>
 8009eb8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009ebc:	6006      	str	r6, [r0, #0]
 8009ebe:	60c6      	str	r6, [r0, #12]
 8009ec0:	b13c      	cbz	r4, 8009ed2 <_Bfree+0x3a>
 8009ec2:	69eb      	ldr	r3, [r5, #28]
 8009ec4:	6862      	ldr	r2, [r4, #4]
 8009ec6:	68db      	ldr	r3, [r3, #12]
 8009ec8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009ecc:	6021      	str	r1, [r4, #0]
 8009ece:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009ed2:	bd70      	pop	{r4, r5, r6, pc}
 8009ed4:	0800c676 	.word	0x0800c676
 8009ed8:	0800c6f6 	.word	0x0800c6f6

08009edc <__multadd>:
 8009edc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ee0:	690d      	ldr	r5, [r1, #16]
 8009ee2:	4607      	mov	r7, r0
 8009ee4:	460c      	mov	r4, r1
 8009ee6:	461e      	mov	r6, r3
 8009ee8:	f101 0c14 	add.w	ip, r1, #20
 8009eec:	2000      	movs	r0, #0
 8009eee:	f8dc 3000 	ldr.w	r3, [ip]
 8009ef2:	b299      	uxth	r1, r3
 8009ef4:	fb02 6101 	mla	r1, r2, r1, r6
 8009ef8:	0c1e      	lsrs	r6, r3, #16
 8009efa:	0c0b      	lsrs	r3, r1, #16
 8009efc:	fb02 3306 	mla	r3, r2, r6, r3
 8009f00:	b289      	uxth	r1, r1
 8009f02:	3001      	adds	r0, #1
 8009f04:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009f08:	4285      	cmp	r5, r0
 8009f0a:	f84c 1b04 	str.w	r1, [ip], #4
 8009f0e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009f12:	dcec      	bgt.n	8009eee <__multadd+0x12>
 8009f14:	b30e      	cbz	r6, 8009f5a <__multadd+0x7e>
 8009f16:	68a3      	ldr	r3, [r4, #8]
 8009f18:	42ab      	cmp	r3, r5
 8009f1a:	dc19      	bgt.n	8009f50 <__multadd+0x74>
 8009f1c:	6861      	ldr	r1, [r4, #4]
 8009f1e:	4638      	mov	r0, r7
 8009f20:	3101      	adds	r1, #1
 8009f22:	f7ff ff79 	bl	8009e18 <_Balloc>
 8009f26:	4680      	mov	r8, r0
 8009f28:	b928      	cbnz	r0, 8009f36 <__multadd+0x5a>
 8009f2a:	4602      	mov	r2, r0
 8009f2c:	4b0c      	ldr	r3, [pc, #48]	@ (8009f60 <__multadd+0x84>)
 8009f2e:	480d      	ldr	r0, [pc, #52]	@ (8009f64 <__multadd+0x88>)
 8009f30:	21ba      	movs	r1, #186	@ 0xba
 8009f32:	f001 fec5 	bl	800bcc0 <__assert_func>
 8009f36:	6922      	ldr	r2, [r4, #16]
 8009f38:	3202      	adds	r2, #2
 8009f3a:	f104 010c 	add.w	r1, r4, #12
 8009f3e:	0092      	lsls	r2, r2, #2
 8009f40:	300c      	adds	r0, #12
 8009f42:	f001 fea5 	bl	800bc90 <memcpy>
 8009f46:	4621      	mov	r1, r4
 8009f48:	4638      	mov	r0, r7
 8009f4a:	f7ff ffa5 	bl	8009e98 <_Bfree>
 8009f4e:	4644      	mov	r4, r8
 8009f50:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009f54:	3501      	adds	r5, #1
 8009f56:	615e      	str	r6, [r3, #20]
 8009f58:	6125      	str	r5, [r4, #16]
 8009f5a:	4620      	mov	r0, r4
 8009f5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f60:	0800c6e5 	.word	0x0800c6e5
 8009f64:	0800c6f6 	.word	0x0800c6f6

08009f68 <__s2b>:
 8009f68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009f6c:	460c      	mov	r4, r1
 8009f6e:	4615      	mov	r5, r2
 8009f70:	461f      	mov	r7, r3
 8009f72:	2209      	movs	r2, #9
 8009f74:	3308      	adds	r3, #8
 8009f76:	4606      	mov	r6, r0
 8009f78:	fb93 f3f2 	sdiv	r3, r3, r2
 8009f7c:	2100      	movs	r1, #0
 8009f7e:	2201      	movs	r2, #1
 8009f80:	429a      	cmp	r2, r3
 8009f82:	db09      	blt.n	8009f98 <__s2b+0x30>
 8009f84:	4630      	mov	r0, r6
 8009f86:	f7ff ff47 	bl	8009e18 <_Balloc>
 8009f8a:	b940      	cbnz	r0, 8009f9e <__s2b+0x36>
 8009f8c:	4602      	mov	r2, r0
 8009f8e:	4b19      	ldr	r3, [pc, #100]	@ (8009ff4 <__s2b+0x8c>)
 8009f90:	4819      	ldr	r0, [pc, #100]	@ (8009ff8 <__s2b+0x90>)
 8009f92:	21d3      	movs	r1, #211	@ 0xd3
 8009f94:	f001 fe94 	bl	800bcc0 <__assert_func>
 8009f98:	0052      	lsls	r2, r2, #1
 8009f9a:	3101      	adds	r1, #1
 8009f9c:	e7f0      	b.n	8009f80 <__s2b+0x18>
 8009f9e:	9b08      	ldr	r3, [sp, #32]
 8009fa0:	6143      	str	r3, [r0, #20]
 8009fa2:	2d09      	cmp	r5, #9
 8009fa4:	f04f 0301 	mov.w	r3, #1
 8009fa8:	6103      	str	r3, [r0, #16]
 8009faa:	dd16      	ble.n	8009fda <__s2b+0x72>
 8009fac:	f104 0909 	add.w	r9, r4, #9
 8009fb0:	46c8      	mov	r8, r9
 8009fb2:	442c      	add	r4, r5
 8009fb4:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009fb8:	4601      	mov	r1, r0
 8009fba:	3b30      	subs	r3, #48	@ 0x30
 8009fbc:	220a      	movs	r2, #10
 8009fbe:	4630      	mov	r0, r6
 8009fc0:	f7ff ff8c 	bl	8009edc <__multadd>
 8009fc4:	45a0      	cmp	r8, r4
 8009fc6:	d1f5      	bne.n	8009fb4 <__s2b+0x4c>
 8009fc8:	f1a5 0408 	sub.w	r4, r5, #8
 8009fcc:	444c      	add	r4, r9
 8009fce:	1b2d      	subs	r5, r5, r4
 8009fd0:	1963      	adds	r3, r4, r5
 8009fd2:	42bb      	cmp	r3, r7
 8009fd4:	db04      	blt.n	8009fe0 <__s2b+0x78>
 8009fd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009fda:	340a      	adds	r4, #10
 8009fdc:	2509      	movs	r5, #9
 8009fde:	e7f6      	b.n	8009fce <__s2b+0x66>
 8009fe0:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009fe4:	4601      	mov	r1, r0
 8009fe6:	3b30      	subs	r3, #48	@ 0x30
 8009fe8:	220a      	movs	r2, #10
 8009fea:	4630      	mov	r0, r6
 8009fec:	f7ff ff76 	bl	8009edc <__multadd>
 8009ff0:	e7ee      	b.n	8009fd0 <__s2b+0x68>
 8009ff2:	bf00      	nop
 8009ff4:	0800c6e5 	.word	0x0800c6e5
 8009ff8:	0800c6f6 	.word	0x0800c6f6

08009ffc <__hi0bits>:
 8009ffc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a000:	4603      	mov	r3, r0
 800a002:	bf36      	itet	cc
 800a004:	0403      	lslcc	r3, r0, #16
 800a006:	2000      	movcs	r0, #0
 800a008:	2010      	movcc	r0, #16
 800a00a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a00e:	bf3c      	itt	cc
 800a010:	021b      	lslcc	r3, r3, #8
 800a012:	3008      	addcc	r0, #8
 800a014:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a018:	bf3c      	itt	cc
 800a01a:	011b      	lslcc	r3, r3, #4
 800a01c:	3004      	addcc	r0, #4
 800a01e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a022:	bf3c      	itt	cc
 800a024:	009b      	lslcc	r3, r3, #2
 800a026:	3002      	addcc	r0, #2
 800a028:	2b00      	cmp	r3, #0
 800a02a:	db05      	blt.n	800a038 <__hi0bits+0x3c>
 800a02c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a030:	f100 0001 	add.w	r0, r0, #1
 800a034:	bf08      	it	eq
 800a036:	2020      	moveq	r0, #32
 800a038:	4770      	bx	lr

0800a03a <__lo0bits>:
 800a03a:	6803      	ldr	r3, [r0, #0]
 800a03c:	4602      	mov	r2, r0
 800a03e:	f013 0007 	ands.w	r0, r3, #7
 800a042:	d00b      	beq.n	800a05c <__lo0bits+0x22>
 800a044:	07d9      	lsls	r1, r3, #31
 800a046:	d421      	bmi.n	800a08c <__lo0bits+0x52>
 800a048:	0798      	lsls	r0, r3, #30
 800a04a:	bf49      	itett	mi
 800a04c:	085b      	lsrmi	r3, r3, #1
 800a04e:	089b      	lsrpl	r3, r3, #2
 800a050:	2001      	movmi	r0, #1
 800a052:	6013      	strmi	r3, [r2, #0]
 800a054:	bf5c      	itt	pl
 800a056:	6013      	strpl	r3, [r2, #0]
 800a058:	2002      	movpl	r0, #2
 800a05a:	4770      	bx	lr
 800a05c:	b299      	uxth	r1, r3
 800a05e:	b909      	cbnz	r1, 800a064 <__lo0bits+0x2a>
 800a060:	0c1b      	lsrs	r3, r3, #16
 800a062:	2010      	movs	r0, #16
 800a064:	b2d9      	uxtb	r1, r3
 800a066:	b909      	cbnz	r1, 800a06c <__lo0bits+0x32>
 800a068:	3008      	adds	r0, #8
 800a06a:	0a1b      	lsrs	r3, r3, #8
 800a06c:	0719      	lsls	r1, r3, #28
 800a06e:	bf04      	itt	eq
 800a070:	091b      	lsreq	r3, r3, #4
 800a072:	3004      	addeq	r0, #4
 800a074:	0799      	lsls	r1, r3, #30
 800a076:	bf04      	itt	eq
 800a078:	089b      	lsreq	r3, r3, #2
 800a07a:	3002      	addeq	r0, #2
 800a07c:	07d9      	lsls	r1, r3, #31
 800a07e:	d403      	bmi.n	800a088 <__lo0bits+0x4e>
 800a080:	085b      	lsrs	r3, r3, #1
 800a082:	f100 0001 	add.w	r0, r0, #1
 800a086:	d003      	beq.n	800a090 <__lo0bits+0x56>
 800a088:	6013      	str	r3, [r2, #0]
 800a08a:	4770      	bx	lr
 800a08c:	2000      	movs	r0, #0
 800a08e:	4770      	bx	lr
 800a090:	2020      	movs	r0, #32
 800a092:	4770      	bx	lr

0800a094 <__i2b>:
 800a094:	b510      	push	{r4, lr}
 800a096:	460c      	mov	r4, r1
 800a098:	2101      	movs	r1, #1
 800a09a:	f7ff febd 	bl	8009e18 <_Balloc>
 800a09e:	4602      	mov	r2, r0
 800a0a0:	b928      	cbnz	r0, 800a0ae <__i2b+0x1a>
 800a0a2:	4b05      	ldr	r3, [pc, #20]	@ (800a0b8 <__i2b+0x24>)
 800a0a4:	4805      	ldr	r0, [pc, #20]	@ (800a0bc <__i2b+0x28>)
 800a0a6:	f240 1145 	movw	r1, #325	@ 0x145
 800a0aa:	f001 fe09 	bl	800bcc0 <__assert_func>
 800a0ae:	2301      	movs	r3, #1
 800a0b0:	6144      	str	r4, [r0, #20]
 800a0b2:	6103      	str	r3, [r0, #16]
 800a0b4:	bd10      	pop	{r4, pc}
 800a0b6:	bf00      	nop
 800a0b8:	0800c6e5 	.word	0x0800c6e5
 800a0bc:	0800c6f6 	.word	0x0800c6f6

0800a0c0 <__multiply>:
 800a0c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0c4:	4614      	mov	r4, r2
 800a0c6:	690a      	ldr	r2, [r1, #16]
 800a0c8:	6923      	ldr	r3, [r4, #16]
 800a0ca:	429a      	cmp	r2, r3
 800a0cc:	bfa8      	it	ge
 800a0ce:	4623      	movge	r3, r4
 800a0d0:	460f      	mov	r7, r1
 800a0d2:	bfa4      	itt	ge
 800a0d4:	460c      	movge	r4, r1
 800a0d6:	461f      	movge	r7, r3
 800a0d8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800a0dc:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800a0e0:	68a3      	ldr	r3, [r4, #8]
 800a0e2:	6861      	ldr	r1, [r4, #4]
 800a0e4:	eb0a 0609 	add.w	r6, sl, r9
 800a0e8:	42b3      	cmp	r3, r6
 800a0ea:	b085      	sub	sp, #20
 800a0ec:	bfb8      	it	lt
 800a0ee:	3101      	addlt	r1, #1
 800a0f0:	f7ff fe92 	bl	8009e18 <_Balloc>
 800a0f4:	b930      	cbnz	r0, 800a104 <__multiply+0x44>
 800a0f6:	4602      	mov	r2, r0
 800a0f8:	4b44      	ldr	r3, [pc, #272]	@ (800a20c <__multiply+0x14c>)
 800a0fa:	4845      	ldr	r0, [pc, #276]	@ (800a210 <__multiply+0x150>)
 800a0fc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a100:	f001 fdde 	bl	800bcc0 <__assert_func>
 800a104:	f100 0514 	add.w	r5, r0, #20
 800a108:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a10c:	462b      	mov	r3, r5
 800a10e:	2200      	movs	r2, #0
 800a110:	4543      	cmp	r3, r8
 800a112:	d321      	bcc.n	800a158 <__multiply+0x98>
 800a114:	f107 0114 	add.w	r1, r7, #20
 800a118:	f104 0214 	add.w	r2, r4, #20
 800a11c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800a120:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800a124:	9302      	str	r3, [sp, #8]
 800a126:	1b13      	subs	r3, r2, r4
 800a128:	3b15      	subs	r3, #21
 800a12a:	f023 0303 	bic.w	r3, r3, #3
 800a12e:	3304      	adds	r3, #4
 800a130:	f104 0715 	add.w	r7, r4, #21
 800a134:	42ba      	cmp	r2, r7
 800a136:	bf38      	it	cc
 800a138:	2304      	movcc	r3, #4
 800a13a:	9301      	str	r3, [sp, #4]
 800a13c:	9b02      	ldr	r3, [sp, #8]
 800a13e:	9103      	str	r1, [sp, #12]
 800a140:	428b      	cmp	r3, r1
 800a142:	d80c      	bhi.n	800a15e <__multiply+0x9e>
 800a144:	2e00      	cmp	r6, #0
 800a146:	dd03      	ble.n	800a150 <__multiply+0x90>
 800a148:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d05b      	beq.n	800a208 <__multiply+0x148>
 800a150:	6106      	str	r6, [r0, #16]
 800a152:	b005      	add	sp, #20
 800a154:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a158:	f843 2b04 	str.w	r2, [r3], #4
 800a15c:	e7d8      	b.n	800a110 <__multiply+0x50>
 800a15e:	f8b1 a000 	ldrh.w	sl, [r1]
 800a162:	f1ba 0f00 	cmp.w	sl, #0
 800a166:	d024      	beq.n	800a1b2 <__multiply+0xf2>
 800a168:	f104 0e14 	add.w	lr, r4, #20
 800a16c:	46a9      	mov	r9, r5
 800a16e:	f04f 0c00 	mov.w	ip, #0
 800a172:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a176:	f8d9 3000 	ldr.w	r3, [r9]
 800a17a:	fa1f fb87 	uxth.w	fp, r7
 800a17e:	b29b      	uxth	r3, r3
 800a180:	fb0a 330b 	mla	r3, sl, fp, r3
 800a184:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800a188:	f8d9 7000 	ldr.w	r7, [r9]
 800a18c:	4463      	add	r3, ip
 800a18e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a192:	fb0a c70b 	mla	r7, sl, fp, ip
 800a196:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800a19a:	b29b      	uxth	r3, r3
 800a19c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a1a0:	4572      	cmp	r2, lr
 800a1a2:	f849 3b04 	str.w	r3, [r9], #4
 800a1a6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a1aa:	d8e2      	bhi.n	800a172 <__multiply+0xb2>
 800a1ac:	9b01      	ldr	r3, [sp, #4]
 800a1ae:	f845 c003 	str.w	ip, [r5, r3]
 800a1b2:	9b03      	ldr	r3, [sp, #12]
 800a1b4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a1b8:	3104      	adds	r1, #4
 800a1ba:	f1b9 0f00 	cmp.w	r9, #0
 800a1be:	d021      	beq.n	800a204 <__multiply+0x144>
 800a1c0:	682b      	ldr	r3, [r5, #0]
 800a1c2:	f104 0c14 	add.w	ip, r4, #20
 800a1c6:	46ae      	mov	lr, r5
 800a1c8:	f04f 0a00 	mov.w	sl, #0
 800a1cc:	f8bc b000 	ldrh.w	fp, [ip]
 800a1d0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800a1d4:	fb09 770b 	mla	r7, r9, fp, r7
 800a1d8:	4457      	add	r7, sl
 800a1da:	b29b      	uxth	r3, r3
 800a1dc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a1e0:	f84e 3b04 	str.w	r3, [lr], #4
 800a1e4:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a1e8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a1ec:	f8be 3000 	ldrh.w	r3, [lr]
 800a1f0:	fb09 330a 	mla	r3, r9, sl, r3
 800a1f4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800a1f8:	4562      	cmp	r2, ip
 800a1fa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a1fe:	d8e5      	bhi.n	800a1cc <__multiply+0x10c>
 800a200:	9f01      	ldr	r7, [sp, #4]
 800a202:	51eb      	str	r3, [r5, r7]
 800a204:	3504      	adds	r5, #4
 800a206:	e799      	b.n	800a13c <__multiply+0x7c>
 800a208:	3e01      	subs	r6, #1
 800a20a:	e79b      	b.n	800a144 <__multiply+0x84>
 800a20c:	0800c6e5 	.word	0x0800c6e5
 800a210:	0800c6f6 	.word	0x0800c6f6

0800a214 <__pow5mult>:
 800a214:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a218:	4615      	mov	r5, r2
 800a21a:	f012 0203 	ands.w	r2, r2, #3
 800a21e:	4607      	mov	r7, r0
 800a220:	460e      	mov	r6, r1
 800a222:	d007      	beq.n	800a234 <__pow5mult+0x20>
 800a224:	4c25      	ldr	r4, [pc, #148]	@ (800a2bc <__pow5mult+0xa8>)
 800a226:	3a01      	subs	r2, #1
 800a228:	2300      	movs	r3, #0
 800a22a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a22e:	f7ff fe55 	bl	8009edc <__multadd>
 800a232:	4606      	mov	r6, r0
 800a234:	10ad      	asrs	r5, r5, #2
 800a236:	d03d      	beq.n	800a2b4 <__pow5mult+0xa0>
 800a238:	69fc      	ldr	r4, [r7, #28]
 800a23a:	b97c      	cbnz	r4, 800a25c <__pow5mult+0x48>
 800a23c:	2010      	movs	r0, #16
 800a23e:	f7ff fd35 	bl	8009cac <malloc>
 800a242:	4602      	mov	r2, r0
 800a244:	61f8      	str	r0, [r7, #28]
 800a246:	b928      	cbnz	r0, 800a254 <__pow5mult+0x40>
 800a248:	4b1d      	ldr	r3, [pc, #116]	@ (800a2c0 <__pow5mult+0xac>)
 800a24a:	481e      	ldr	r0, [pc, #120]	@ (800a2c4 <__pow5mult+0xb0>)
 800a24c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a250:	f001 fd36 	bl	800bcc0 <__assert_func>
 800a254:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a258:	6004      	str	r4, [r0, #0]
 800a25a:	60c4      	str	r4, [r0, #12]
 800a25c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a260:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a264:	b94c      	cbnz	r4, 800a27a <__pow5mult+0x66>
 800a266:	f240 2171 	movw	r1, #625	@ 0x271
 800a26a:	4638      	mov	r0, r7
 800a26c:	f7ff ff12 	bl	800a094 <__i2b>
 800a270:	2300      	movs	r3, #0
 800a272:	f8c8 0008 	str.w	r0, [r8, #8]
 800a276:	4604      	mov	r4, r0
 800a278:	6003      	str	r3, [r0, #0]
 800a27a:	f04f 0900 	mov.w	r9, #0
 800a27e:	07eb      	lsls	r3, r5, #31
 800a280:	d50a      	bpl.n	800a298 <__pow5mult+0x84>
 800a282:	4631      	mov	r1, r6
 800a284:	4622      	mov	r2, r4
 800a286:	4638      	mov	r0, r7
 800a288:	f7ff ff1a 	bl	800a0c0 <__multiply>
 800a28c:	4631      	mov	r1, r6
 800a28e:	4680      	mov	r8, r0
 800a290:	4638      	mov	r0, r7
 800a292:	f7ff fe01 	bl	8009e98 <_Bfree>
 800a296:	4646      	mov	r6, r8
 800a298:	106d      	asrs	r5, r5, #1
 800a29a:	d00b      	beq.n	800a2b4 <__pow5mult+0xa0>
 800a29c:	6820      	ldr	r0, [r4, #0]
 800a29e:	b938      	cbnz	r0, 800a2b0 <__pow5mult+0x9c>
 800a2a0:	4622      	mov	r2, r4
 800a2a2:	4621      	mov	r1, r4
 800a2a4:	4638      	mov	r0, r7
 800a2a6:	f7ff ff0b 	bl	800a0c0 <__multiply>
 800a2aa:	6020      	str	r0, [r4, #0]
 800a2ac:	f8c0 9000 	str.w	r9, [r0]
 800a2b0:	4604      	mov	r4, r0
 800a2b2:	e7e4      	b.n	800a27e <__pow5mult+0x6a>
 800a2b4:	4630      	mov	r0, r6
 800a2b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a2ba:	bf00      	nop
 800a2bc:	0800c750 	.word	0x0800c750
 800a2c0:	0800c676 	.word	0x0800c676
 800a2c4:	0800c6f6 	.word	0x0800c6f6

0800a2c8 <__lshift>:
 800a2c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a2cc:	460c      	mov	r4, r1
 800a2ce:	6849      	ldr	r1, [r1, #4]
 800a2d0:	6923      	ldr	r3, [r4, #16]
 800a2d2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a2d6:	68a3      	ldr	r3, [r4, #8]
 800a2d8:	4607      	mov	r7, r0
 800a2da:	4691      	mov	r9, r2
 800a2dc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a2e0:	f108 0601 	add.w	r6, r8, #1
 800a2e4:	42b3      	cmp	r3, r6
 800a2e6:	db0b      	blt.n	800a300 <__lshift+0x38>
 800a2e8:	4638      	mov	r0, r7
 800a2ea:	f7ff fd95 	bl	8009e18 <_Balloc>
 800a2ee:	4605      	mov	r5, r0
 800a2f0:	b948      	cbnz	r0, 800a306 <__lshift+0x3e>
 800a2f2:	4602      	mov	r2, r0
 800a2f4:	4b28      	ldr	r3, [pc, #160]	@ (800a398 <__lshift+0xd0>)
 800a2f6:	4829      	ldr	r0, [pc, #164]	@ (800a39c <__lshift+0xd4>)
 800a2f8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a2fc:	f001 fce0 	bl	800bcc0 <__assert_func>
 800a300:	3101      	adds	r1, #1
 800a302:	005b      	lsls	r3, r3, #1
 800a304:	e7ee      	b.n	800a2e4 <__lshift+0x1c>
 800a306:	2300      	movs	r3, #0
 800a308:	f100 0114 	add.w	r1, r0, #20
 800a30c:	f100 0210 	add.w	r2, r0, #16
 800a310:	4618      	mov	r0, r3
 800a312:	4553      	cmp	r3, sl
 800a314:	db33      	blt.n	800a37e <__lshift+0xb6>
 800a316:	6920      	ldr	r0, [r4, #16]
 800a318:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a31c:	f104 0314 	add.w	r3, r4, #20
 800a320:	f019 091f 	ands.w	r9, r9, #31
 800a324:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a328:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a32c:	d02b      	beq.n	800a386 <__lshift+0xbe>
 800a32e:	f1c9 0e20 	rsb	lr, r9, #32
 800a332:	468a      	mov	sl, r1
 800a334:	2200      	movs	r2, #0
 800a336:	6818      	ldr	r0, [r3, #0]
 800a338:	fa00 f009 	lsl.w	r0, r0, r9
 800a33c:	4310      	orrs	r0, r2
 800a33e:	f84a 0b04 	str.w	r0, [sl], #4
 800a342:	f853 2b04 	ldr.w	r2, [r3], #4
 800a346:	459c      	cmp	ip, r3
 800a348:	fa22 f20e 	lsr.w	r2, r2, lr
 800a34c:	d8f3      	bhi.n	800a336 <__lshift+0x6e>
 800a34e:	ebac 0304 	sub.w	r3, ip, r4
 800a352:	3b15      	subs	r3, #21
 800a354:	f023 0303 	bic.w	r3, r3, #3
 800a358:	3304      	adds	r3, #4
 800a35a:	f104 0015 	add.w	r0, r4, #21
 800a35e:	4584      	cmp	ip, r0
 800a360:	bf38      	it	cc
 800a362:	2304      	movcc	r3, #4
 800a364:	50ca      	str	r2, [r1, r3]
 800a366:	b10a      	cbz	r2, 800a36c <__lshift+0xa4>
 800a368:	f108 0602 	add.w	r6, r8, #2
 800a36c:	3e01      	subs	r6, #1
 800a36e:	4638      	mov	r0, r7
 800a370:	612e      	str	r6, [r5, #16]
 800a372:	4621      	mov	r1, r4
 800a374:	f7ff fd90 	bl	8009e98 <_Bfree>
 800a378:	4628      	mov	r0, r5
 800a37a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a37e:	f842 0f04 	str.w	r0, [r2, #4]!
 800a382:	3301      	adds	r3, #1
 800a384:	e7c5      	b.n	800a312 <__lshift+0x4a>
 800a386:	3904      	subs	r1, #4
 800a388:	f853 2b04 	ldr.w	r2, [r3], #4
 800a38c:	f841 2f04 	str.w	r2, [r1, #4]!
 800a390:	459c      	cmp	ip, r3
 800a392:	d8f9      	bhi.n	800a388 <__lshift+0xc0>
 800a394:	e7ea      	b.n	800a36c <__lshift+0xa4>
 800a396:	bf00      	nop
 800a398:	0800c6e5 	.word	0x0800c6e5
 800a39c:	0800c6f6 	.word	0x0800c6f6

0800a3a0 <__mcmp>:
 800a3a0:	690a      	ldr	r2, [r1, #16]
 800a3a2:	4603      	mov	r3, r0
 800a3a4:	6900      	ldr	r0, [r0, #16]
 800a3a6:	1a80      	subs	r0, r0, r2
 800a3a8:	b530      	push	{r4, r5, lr}
 800a3aa:	d10e      	bne.n	800a3ca <__mcmp+0x2a>
 800a3ac:	3314      	adds	r3, #20
 800a3ae:	3114      	adds	r1, #20
 800a3b0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a3b4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a3b8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a3bc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a3c0:	4295      	cmp	r5, r2
 800a3c2:	d003      	beq.n	800a3cc <__mcmp+0x2c>
 800a3c4:	d205      	bcs.n	800a3d2 <__mcmp+0x32>
 800a3c6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a3ca:	bd30      	pop	{r4, r5, pc}
 800a3cc:	42a3      	cmp	r3, r4
 800a3ce:	d3f3      	bcc.n	800a3b8 <__mcmp+0x18>
 800a3d0:	e7fb      	b.n	800a3ca <__mcmp+0x2a>
 800a3d2:	2001      	movs	r0, #1
 800a3d4:	e7f9      	b.n	800a3ca <__mcmp+0x2a>
	...

0800a3d8 <__mdiff>:
 800a3d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3dc:	4689      	mov	r9, r1
 800a3de:	4606      	mov	r6, r0
 800a3e0:	4611      	mov	r1, r2
 800a3e2:	4648      	mov	r0, r9
 800a3e4:	4614      	mov	r4, r2
 800a3e6:	f7ff ffdb 	bl	800a3a0 <__mcmp>
 800a3ea:	1e05      	subs	r5, r0, #0
 800a3ec:	d112      	bne.n	800a414 <__mdiff+0x3c>
 800a3ee:	4629      	mov	r1, r5
 800a3f0:	4630      	mov	r0, r6
 800a3f2:	f7ff fd11 	bl	8009e18 <_Balloc>
 800a3f6:	4602      	mov	r2, r0
 800a3f8:	b928      	cbnz	r0, 800a406 <__mdiff+0x2e>
 800a3fa:	4b3f      	ldr	r3, [pc, #252]	@ (800a4f8 <__mdiff+0x120>)
 800a3fc:	f240 2137 	movw	r1, #567	@ 0x237
 800a400:	483e      	ldr	r0, [pc, #248]	@ (800a4fc <__mdiff+0x124>)
 800a402:	f001 fc5d 	bl	800bcc0 <__assert_func>
 800a406:	2301      	movs	r3, #1
 800a408:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a40c:	4610      	mov	r0, r2
 800a40e:	b003      	add	sp, #12
 800a410:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a414:	bfbc      	itt	lt
 800a416:	464b      	movlt	r3, r9
 800a418:	46a1      	movlt	r9, r4
 800a41a:	4630      	mov	r0, r6
 800a41c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a420:	bfba      	itte	lt
 800a422:	461c      	movlt	r4, r3
 800a424:	2501      	movlt	r5, #1
 800a426:	2500      	movge	r5, #0
 800a428:	f7ff fcf6 	bl	8009e18 <_Balloc>
 800a42c:	4602      	mov	r2, r0
 800a42e:	b918      	cbnz	r0, 800a438 <__mdiff+0x60>
 800a430:	4b31      	ldr	r3, [pc, #196]	@ (800a4f8 <__mdiff+0x120>)
 800a432:	f240 2145 	movw	r1, #581	@ 0x245
 800a436:	e7e3      	b.n	800a400 <__mdiff+0x28>
 800a438:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a43c:	6926      	ldr	r6, [r4, #16]
 800a43e:	60c5      	str	r5, [r0, #12]
 800a440:	f109 0310 	add.w	r3, r9, #16
 800a444:	f109 0514 	add.w	r5, r9, #20
 800a448:	f104 0e14 	add.w	lr, r4, #20
 800a44c:	f100 0b14 	add.w	fp, r0, #20
 800a450:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a454:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a458:	9301      	str	r3, [sp, #4]
 800a45a:	46d9      	mov	r9, fp
 800a45c:	f04f 0c00 	mov.w	ip, #0
 800a460:	9b01      	ldr	r3, [sp, #4]
 800a462:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a466:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a46a:	9301      	str	r3, [sp, #4]
 800a46c:	fa1f f38a 	uxth.w	r3, sl
 800a470:	4619      	mov	r1, r3
 800a472:	b283      	uxth	r3, r0
 800a474:	1acb      	subs	r3, r1, r3
 800a476:	0c00      	lsrs	r0, r0, #16
 800a478:	4463      	add	r3, ip
 800a47a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a47e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a482:	b29b      	uxth	r3, r3
 800a484:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a488:	4576      	cmp	r6, lr
 800a48a:	f849 3b04 	str.w	r3, [r9], #4
 800a48e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a492:	d8e5      	bhi.n	800a460 <__mdiff+0x88>
 800a494:	1b33      	subs	r3, r6, r4
 800a496:	3b15      	subs	r3, #21
 800a498:	f023 0303 	bic.w	r3, r3, #3
 800a49c:	3415      	adds	r4, #21
 800a49e:	3304      	adds	r3, #4
 800a4a0:	42a6      	cmp	r6, r4
 800a4a2:	bf38      	it	cc
 800a4a4:	2304      	movcc	r3, #4
 800a4a6:	441d      	add	r5, r3
 800a4a8:	445b      	add	r3, fp
 800a4aa:	461e      	mov	r6, r3
 800a4ac:	462c      	mov	r4, r5
 800a4ae:	4544      	cmp	r4, r8
 800a4b0:	d30e      	bcc.n	800a4d0 <__mdiff+0xf8>
 800a4b2:	f108 0103 	add.w	r1, r8, #3
 800a4b6:	1b49      	subs	r1, r1, r5
 800a4b8:	f021 0103 	bic.w	r1, r1, #3
 800a4bc:	3d03      	subs	r5, #3
 800a4be:	45a8      	cmp	r8, r5
 800a4c0:	bf38      	it	cc
 800a4c2:	2100      	movcc	r1, #0
 800a4c4:	440b      	add	r3, r1
 800a4c6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a4ca:	b191      	cbz	r1, 800a4f2 <__mdiff+0x11a>
 800a4cc:	6117      	str	r7, [r2, #16]
 800a4ce:	e79d      	b.n	800a40c <__mdiff+0x34>
 800a4d0:	f854 1b04 	ldr.w	r1, [r4], #4
 800a4d4:	46e6      	mov	lr, ip
 800a4d6:	0c08      	lsrs	r0, r1, #16
 800a4d8:	fa1c fc81 	uxtah	ip, ip, r1
 800a4dc:	4471      	add	r1, lr
 800a4de:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a4e2:	b289      	uxth	r1, r1
 800a4e4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a4e8:	f846 1b04 	str.w	r1, [r6], #4
 800a4ec:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a4f0:	e7dd      	b.n	800a4ae <__mdiff+0xd6>
 800a4f2:	3f01      	subs	r7, #1
 800a4f4:	e7e7      	b.n	800a4c6 <__mdiff+0xee>
 800a4f6:	bf00      	nop
 800a4f8:	0800c6e5 	.word	0x0800c6e5
 800a4fc:	0800c6f6 	.word	0x0800c6f6

0800a500 <__ulp>:
 800a500:	b082      	sub	sp, #8
 800a502:	ed8d 0b00 	vstr	d0, [sp]
 800a506:	9a01      	ldr	r2, [sp, #4]
 800a508:	4b0f      	ldr	r3, [pc, #60]	@ (800a548 <__ulp+0x48>)
 800a50a:	4013      	ands	r3, r2
 800a50c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800a510:	2b00      	cmp	r3, #0
 800a512:	dc08      	bgt.n	800a526 <__ulp+0x26>
 800a514:	425b      	negs	r3, r3
 800a516:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800a51a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a51e:	da04      	bge.n	800a52a <__ulp+0x2a>
 800a520:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a524:	4113      	asrs	r3, r2
 800a526:	2200      	movs	r2, #0
 800a528:	e008      	b.n	800a53c <__ulp+0x3c>
 800a52a:	f1a2 0314 	sub.w	r3, r2, #20
 800a52e:	2b1e      	cmp	r3, #30
 800a530:	bfda      	itte	le
 800a532:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800a536:	40da      	lsrle	r2, r3
 800a538:	2201      	movgt	r2, #1
 800a53a:	2300      	movs	r3, #0
 800a53c:	4619      	mov	r1, r3
 800a53e:	4610      	mov	r0, r2
 800a540:	ec41 0b10 	vmov	d0, r0, r1
 800a544:	b002      	add	sp, #8
 800a546:	4770      	bx	lr
 800a548:	7ff00000 	.word	0x7ff00000

0800a54c <__b2d>:
 800a54c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a550:	6906      	ldr	r6, [r0, #16]
 800a552:	f100 0814 	add.w	r8, r0, #20
 800a556:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800a55a:	1f37      	subs	r7, r6, #4
 800a55c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a560:	4610      	mov	r0, r2
 800a562:	f7ff fd4b 	bl	8009ffc <__hi0bits>
 800a566:	f1c0 0320 	rsb	r3, r0, #32
 800a56a:	280a      	cmp	r0, #10
 800a56c:	600b      	str	r3, [r1, #0]
 800a56e:	491b      	ldr	r1, [pc, #108]	@ (800a5dc <__b2d+0x90>)
 800a570:	dc15      	bgt.n	800a59e <__b2d+0x52>
 800a572:	f1c0 0c0b 	rsb	ip, r0, #11
 800a576:	fa22 f30c 	lsr.w	r3, r2, ip
 800a57a:	45b8      	cmp	r8, r7
 800a57c:	ea43 0501 	orr.w	r5, r3, r1
 800a580:	bf34      	ite	cc
 800a582:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a586:	2300      	movcs	r3, #0
 800a588:	3015      	adds	r0, #21
 800a58a:	fa02 f000 	lsl.w	r0, r2, r0
 800a58e:	fa23 f30c 	lsr.w	r3, r3, ip
 800a592:	4303      	orrs	r3, r0
 800a594:	461c      	mov	r4, r3
 800a596:	ec45 4b10 	vmov	d0, r4, r5
 800a59a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a59e:	45b8      	cmp	r8, r7
 800a5a0:	bf3a      	itte	cc
 800a5a2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a5a6:	f1a6 0708 	subcc.w	r7, r6, #8
 800a5aa:	2300      	movcs	r3, #0
 800a5ac:	380b      	subs	r0, #11
 800a5ae:	d012      	beq.n	800a5d6 <__b2d+0x8a>
 800a5b0:	f1c0 0120 	rsb	r1, r0, #32
 800a5b4:	fa23 f401 	lsr.w	r4, r3, r1
 800a5b8:	4082      	lsls	r2, r0
 800a5ba:	4322      	orrs	r2, r4
 800a5bc:	4547      	cmp	r7, r8
 800a5be:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800a5c2:	bf8c      	ite	hi
 800a5c4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800a5c8:	2200      	movls	r2, #0
 800a5ca:	4083      	lsls	r3, r0
 800a5cc:	40ca      	lsrs	r2, r1
 800a5ce:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800a5d2:	4313      	orrs	r3, r2
 800a5d4:	e7de      	b.n	800a594 <__b2d+0x48>
 800a5d6:	ea42 0501 	orr.w	r5, r2, r1
 800a5da:	e7db      	b.n	800a594 <__b2d+0x48>
 800a5dc:	3ff00000 	.word	0x3ff00000

0800a5e0 <__d2b>:
 800a5e0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a5e4:	460f      	mov	r7, r1
 800a5e6:	2101      	movs	r1, #1
 800a5e8:	ec59 8b10 	vmov	r8, r9, d0
 800a5ec:	4616      	mov	r6, r2
 800a5ee:	f7ff fc13 	bl	8009e18 <_Balloc>
 800a5f2:	4604      	mov	r4, r0
 800a5f4:	b930      	cbnz	r0, 800a604 <__d2b+0x24>
 800a5f6:	4602      	mov	r2, r0
 800a5f8:	4b23      	ldr	r3, [pc, #140]	@ (800a688 <__d2b+0xa8>)
 800a5fa:	4824      	ldr	r0, [pc, #144]	@ (800a68c <__d2b+0xac>)
 800a5fc:	f240 310f 	movw	r1, #783	@ 0x30f
 800a600:	f001 fb5e 	bl	800bcc0 <__assert_func>
 800a604:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a608:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a60c:	b10d      	cbz	r5, 800a612 <__d2b+0x32>
 800a60e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a612:	9301      	str	r3, [sp, #4]
 800a614:	f1b8 0300 	subs.w	r3, r8, #0
 800a618:	d023      	beq.n	800a662 <__d2b+0x82>
 800a61a:	4668      	mov	r0, sp
 800a61c:	9300      	str	r3, [sp, #0]
 800a61e:	f7ff fd0c 	bl	800a03a <__lo0bits>
 800a622:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a626:	b1d0      	cbz	r0, 800a65e <__d2b+0x7e>
 800a628:	f1c0 0320 	rsb	r3, r0, #32
 800a62c:	fa02 f303 	lsl.w	r3, r2, r3
 800a630:	430b      	orrs	r3, r1
 800a632:	40c2      	lsrs	r2, r0
 800a634:	6163      	str	r3, [r4, #20]
 800a636:	9201      	str	r2, [sp, #4]
 800a638:	9b01      	ldr	r3, [sp, #4]
 800a63a:	61a3      	str	r3, [r4, #24]
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	bf0c      	ite	eq
 800a640:	2201      	moveq	r2, #1
 800a642:	2202      	movne	r2, #2
 800a644:	6122      	str	r2, [r4, #16]
 800a646:	b1a5      	cbz	r5, 800a672 <__d2b+0x92>
 800a648:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a64c:	4405      	add	r5, r0
 800a64e:	603d      	str	r5, [r7, #0]
 800a650:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a654:	6030      	str	r0, [r6, #0]
 800a656:	4620      	mov	r0, r4
 800a658:	b003      	add	sp, #12
 800a65a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a65e:	6161      	str	r1, [r4, #20]
 800a660:	e7ea      	b.n	800a638 <__d2b+0x58>
 800a662:	a801      	add	r0, sp, #4
 800a664:	f7ff fce9 	bl	800a03a <__lo0bits>
 800a668:	9b01      	ldr	r3, [sp, #4]
 800a66a:	6163      	str	r3, [r4, #20]
 800a66c:	3020      	adds	r0, #32
 800a66e:	2201      	movs	r2, #1
 800a670:	e7e8      	b.n	800a644 <__d2b+0x64>
 800a672:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a676:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a67a:	6038      	str	r0, [r7, #0]
 800a67c:	6918      	ldr	r0, [r3, #16]
 800a67e:	f7ff fcbd 	bl	8009ffc <__hi0bits>
 800a682:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a686:	e7e5      	b.n	800a654 <__d2b+0x74>
 800a688:	0800c6e5 	.word	0x0800c6e5
 800a68c:	0800c6f6 	.word	0x0800c6f6

0800a690 <__ratio>:
 800a690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a694:	b085      	sub	sp, #20
 800a696:	e9cd 1000 	strd	r1, r0, [sp]
 800a69a:	a902      	add	r1, sp, #8
 800a69c:	f7ff ff56 	bl	800a54c <__b2d>
 800a6a0:	9800      	ldr	r0, [sp, #0]
 800a6a2:	a903      	add	r1, sp, #12
 800a6a4:	ec55 4b10 	vmov	r4, r5, d0
 800a6a8:	f7ff ff50 	bl	800a54c <__b2d>
 800a6ac:	9b01      	ldr	r3, [sp, #4]
 800a6ae:	6919      	ldr	r1, [r3, #16]
 800a6b0:	9b00      	ldr	r3, [sp, #0]
 800a6b2:	691b      	ldr	r3, [r3, #16]
 800a6b4:	1ac9      	subs	r1, r1, r3
 800a6b6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800a6ba:	1a9b      	subs	r3, r3, r2
 800a6bc:	ec5b ab10 	vmov	sl, fp, d0
 800a6c0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	bfce      	itee	gt
 800a6c8:	462a      	movgt	r2, r5
 800a6ca:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a6ce:	465a      	movle	r2, fp
 800a6d0:	462f      	mov	r7, r5
 800a6d2:	46d9      	mov	r9, fp
 800a6d4:	bfcc      	ite	gt
 800a6d6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a6da:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800a6de:	464b      	mov	r3, r9
 800a6e0:	4652      	mov	r2, sl
 800a6e2:	4620      	mov	r0, r4
 800a6e4:	4639      	mov	r1, r7
 800a6e6:	f7f6 f8d9 	bl	800089c <__aeabi_ddiv>
 800a6ea:	ec41 0b10 	vmov	d0, r0, r1
 800a6ee:	b005      	add	sp, #20
 800a6f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a6f4 <__copybits>:
 800a6f4:	3901      	subs	r1, #1
 800a6f6:	b570      	push	{r4, r5, r6, lr}
 800a6f8:	1149      	asrs	r1, r1, #5
 800a6fa:	6914      	ldr	r4, [r2, #16]
 800a6fc:	3101      	adds	r1, #1
 800a6fe:	f102 0314 	add.w	r3, r2, #20
 800a702:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a706:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a70a:	1f05      	subs	r5, r0, #4
 800a70c:	42a3      	cmp	r3, r4
 800a70e:	d30c      	bcc.n	800a72a <__copybits+0x36>
 800a710:	1aa3      	subs	r3, r4, r2
 800a712:	3b11      	subs	r3, #17
 800a714:	f023 0303 	bic.w	r3, r3, #3
 800a718:	3211      	adds	r2, #17
 800a71a:	42a2      	cmp	r2, r4
 800a71c:	bf88      	it	hi
 800a71e:	2300      	movhi	r3, #0
 800a720:	4418      	add	r0, r3
 800a722:	2300      	movs	r3, #0
 800a724:	4288      	cmp	r0, r1
 800a726:	d305      	bcc.n	800a734 <__copybits+0x40>
 800a728:	bd70      	pop	{r4, r5, r6, pc}
 800a72a:	f853 6b04 	ldr.w	r6, [r3], #4
 800a72e:	f845 6f04 	str.w	r6, [r5, #4]!
 800a732:	e7eb      	b.n	800a70c <__copybits+0x18>
 800a734:	f840 3b04 	str.w	r3, [r0], #4
 800a738:	e7f4      	b.n	800a724 <__copybits+0x30>

0800a73a <__any_on>:
 800a73a:	f100 0214 	add.w	r2, r0, #20
 800a73e:	6900      	ldr	r0, [r0, #16]
 800a740:	114b      	asrs	r3, r1, #5
 800a742:	4298      	cmp	r0, r3
 800a744:	b510      	push	{r4, lr}
 800a746:	db11      	blt.n	800a76c <__any_on+0x32>
 800a748:	dd0a      	ble.n	800a760 <__any_on+0x26>
 800a74a:	f011 011f 	ands.w	r1, r1, #31
 800a74e:	d007      	beq.n	800a760 <__any_on+0x26>
 800a750:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a754:	fa24 f001 	lsr.w	r0, r4, r1
 800a758:	fa00 f101 	lsl.w	r1, r0, r1
 800a75c:	428c      	cmp	r4, r1
 800a75e:	d10b      	bne.n	800a778 <__any_on+0x3e>
 800a760:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a764:	4293      	cmp	r3, r2
 800a766:	d803      	bhi.n	800a770 <__any_on+0x36>
 800a768:	2000      	movs	r0, #0
 800a76a:	bd10      	pop	{r4, pc}
 800a76c:	4603      	mov	r3, r0
 800a76e:	e7f7      	b.n	800a760 <__any_on+0x26>
 800a770:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a774:	2900      	cmp	r1, #0
 800a776:	d0f5      	beq.n	800a764 <__any_on+0x2a>
 800a778:	2001      	movs	r0, #1
 800a77a:	e7f6      	b.n	800a76a <__any_on+0x30>

0800a77c <sulp>:
 800a77c:	b570      	push	{r4, r5, r6, lr}
 800a77e:	4604      	mov	r4, r0
 800a780:	460d      	mov	r5, r1
 800a782:	ec45 4b10 	vmov	d0, r4, r5
 800a786:	4616      	mov	r6, r2
 800a788:	f7ff feba 	bl	800a500 <__ulp>
 800a78c:	ec51 0b10 	vmov	r0, r1, d0
 800a790:	b17e      	cbz	r6, 800a7b2 <sulp+0x36>
 800a792:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a796:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	dd09      	ble.n	800a7b2 <sulp+0x36>
 800a79e:	051b      	lsls	r3, r3, #20
 800a7a0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800a7a4:	2400      	movs	r4, #0
 800a7a6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800a7aa:	4622      	mov	r2, r4
 800a7ac:	462b      	mov	r3, r5
 800a7ae:	f7f5 ff4b 	bl	8000648 <__aeabi_dmul>
 800a7b2:	ec41 0b10 	vmov	d0, r0, r1
 800a7b6:	bd70      	pop	{r4, r5, r6, pc}

0800a7b8 <_strtod_l>:
 800a7b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7bc:	b09f      	sub	sp, #124	@ 0x7c
 800a7be:	460c      	mov	r4, r1
 800a7c0:	9217      	str	r2, [sp, #92]	@ 0x5c
 800a7c2:	2200      	movs	r2, #0
 800a7c4:	921a      	str	r2, [sp, #104]	@ 0x68
 800a7c6:	9005      	str	r0, [sp, #20]
 800a7c8:	f04f 0a00 	mov.w	sl, #0
 800a7cc:	f04f 0b00 	mov.w	fp, #0
 800a7d0:	460a      	mov	r2, r1
 800a7d2:	9219      	str	r2, [sp, #100]	@ 0x64
 800a7d4:	7811      	ldrb	r1, [r2, #0]
 800a7d6:	292b      	cmp	r1, #43	@ 0x2b
 800a7d8:	d04a      	beq.n	800a870 <_strtod_l+0xb8>
 800a7da:	d838      	bhi.n	800a84e <_strtod_l+0x96>
 800a7dc:	290d      	cmp	r1, #13
 800a7de:	d832      	bhi.n	800a846 <_strtod_l+0x8e>
 800a7e0:	2908      	cmp	r1, #8
 800a7e2:	d832      	bhi.n	800a84a <_strtod_l+0x92>
 800a7e4:	2900      	cmp	r1, #0
 800a7e6:	d03b      	beq.n	800a860 <_strtod_l+0xa8>
 800a7e8:	2200      	movs	r2, #0
 800a7ea:	920b      	str	r2, [sp, #44]	@ 0x2c
 800a7ec:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800a7ee:	782a      	ldrb	r2, [r5, #0]
 800a7f0:	2a30      	cmp	r2, #48	@ 0x30
 800a7f2:	f040 80b3 	bne.w	800a95c <_strtod_l+0x1a4>
 800a7f6:	786a      	ldrb	r2, [r5, #1]
 800a7f8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a7fc:	2a58      	cmp	r2, #88	@ 0x58
 800a7fe:	d16e      	bne.n	800a8de <_strtod_l+0x126>
 800a800:	9302      	str	r3, [sp, #8]
 800a802:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a804:	9301      	str	r3, [sp, #4]
 800a806:	ab1a      	add	r3, sp, #104	@ 0x68
 800a808:	9300      	str	r3, [sp, #0]
 800a80a:	4a8e      	ldr	r2, [pc, #568]	@ (800aa44 <_strtod_l+0x28c>)
 800a80c:	9805      	ldr	r0, [sp, #20]
 800a80e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800a810:	a919      	add	r1, sp, #100	@ 0x64
 800a812:	f001 faef 	bl	800bdf4 <__gethex>
 800a816:	f010 060f 	ands.w	r6, r0, #15
 800a81a:	4604      	mov	r4, r0
 800a81c:	d005      	beq.n	800a82a <_strtod_l+0x72>
 800a81e:	2e06      	cmp	r6, #6
 800a820:	d128      	bne.n	800a874 <_strtod_l+0xbc>
 800a822:	3501      	adds	r5, #1
 800a824:	2300      	movs	r3, #0
 800a826:	9519      	str	r5, [sp, #100]	@ 0x64
 800a828:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a82a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	f040 858e 	bne.w	800b34e <_strtod_l+0xb96>
 800a832:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a834:	b1cb      	cbz	r3, 800a86a <_strtod_l+0xb2>
 800a836:	4652      	mov	r2, sl
 800a838:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800a83c:	ec43 2b10 	vmov	d0, r2, r3
 800a840:	b01f      	add	sp, #124	@ 0x7c
 800a842:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a846:	2920      	cmp	r1, #32
 800a848:	d1ce      	bne.n	800a7e8 <_strtod_l+0x30>
 800a84a:	3201      	adds	r2, #1
 800a84c:	e7c1      	b.n	800a7d2 <_strtod_l+0x1a>
 800a84e:	292d      	cmp	r1, #45	@ 0x2d
 800a850:	d1ca      	bne.n	800a7e8 <_strtod_l+0x30>
 800a852:	2101      	movs	r1, #1
 800a854:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a856:	1c51      	adds	r1, r2, #1
 800a858:	9119      	str	r1, [sp, #100]	@ 0x64
 800a85a:	7852      	ldrb	r2, [r2, #1]
 800a85c:	2a00      	cmp	r2, #0
 800a85e:	d1c5      	bne.n	800a7ec <_strtod_l+0x34>
 800a860:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a862:	9419      	str	r4, [sp, #100]	@ 0x64
 800a864:	2b00      	cmp	r3, #0
 800a866:	f040 8570 	bne.w	800b34a <_strtod_l+0xb92>
 800a86a:	4652      	mov	r2, sl
 800a86c:	465b      	mov	r3, fp
 800a86e:	e7e5      	b.n	800a83c <_strtod_l+0x84>
 800a870:	2100      	movs	r1, #0
 800a872:	e7ef      	b.n	800a854 <_strtod_l+0x9c>
 800a874:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a876:	b13a      	cbz	r2, 800a888 <_strtod_l+0xd0>
 800a878:	2135      	movs	r1, #53	@ 0x35
 800a87a:	a81c      	add	r0, sp, #112	@ 0x70
 800a87c:	f7ff ff3a 	bl	800a6f4 <__copybits>
 800a880:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a882:	9805      	ldr	r0, [sp, #20]
 800a884:	f7ff fb08 	bl	8009e98 <_Bfree>
 800a888:	3e01      	subs	r6, #1
 800a88a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800a88c:	2e04      	cmp	r6, #4
 800a88e:	d806      	bhi.n	800a89e <_strtod_l+0xe6>
 800a890:	e8df f006 	tbb	[pc, r6]
 800a894:	201d0314 	.word	0x201d0314
 800a898:	14          	.byte	0x14
 800a899:	00          	.byte	0x00
 800a89a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800a89e:	05e1      	lsls	r1, r4, #23
 800a8a0:	bf48      	it	mi
 800a8a2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800a8a6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a8aa:	0d1b      	lsrs	r3, r3, #20
 800a8ac:	051b      	lsls	r3, r3, #20
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d1bb      	bne.n	800a82a <_strtod_l+0x72>
 800a8b2:	f7fe fb2f 	bl	8008f14 <__errno>
 800a8b6:	2322      	movs	r3, #34	@ 0x22
 800a8b8:	6003      	str	r3, [r0, #0]
 800a8ba:	e7b6      	b.n	800a82a <_strtod_l+0x72>
 800a8bc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800a8c0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800a8c4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800a8c8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a8cc:	e7e7      	b.n	800a89e <_strtod_l+0xe6>
 800a8ce:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800aa4c <_strtod_l+0x294>
 800a8d2:	e7e4      	b.n	800a89e <_strtod_l+0xe6>
 800a8d4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800a8d8:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800a8dc:	e7df      	b.n	800a89e <_strtod_l+0xe6>
 800a8de:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a8e0:	1c5a      	adds	r2, r3, #1
 800a8e2:	9219      	str	r2, [sp, #100]	@ 0x64
 800a8e4:	785b      	ldrb	r3, [r3, #1]
 800a8e6:	2b30      	cmp	r3, #48	@ 0x30
 800a8e8:	d0f9      	beq.n	800a8de <_strtod_l+0x126>
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d09d      	beq.n	800a82a <_strtod_l+0x72>
 800a8ee:	2301      	movs	r3, #1
 800a8f0:	9309      	str	r3, [sp, #36]	@ 0x24
 800a8f2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a8f4:	930c      	str	r3, [sp, #48]	@ 0x30
 800a8f6:	2300      	movs	r3, #0
 800a8f8:	9308      	str	r3, [sp, #32]
 800a8fa:	930a      	str	r3, [sp, #40]	@ 0x28
 800a8fc:	461f      	mov	r7, r3
 800a8fe:	220a      	movs	r2, #10
 800a900:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800a902:	7805      	ldrb	r5, [r0, #0]
 800a904:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800a908:	b2d9      	uxtb	r1, r3
 800a90a:	2909      	cmp	r1, #9
 800a90c:	d928      	bls.n	800a960 <_strtod_l+0x1a8>
 800a90e:	494e      	ldr	r1, [pc, #312]	@ (800aa48 <_strtod_l+0x290>)
 800a910:	2201      	movs	r2, #1
 800a912:	f001 f979 	bl	800bc08 <strncmp>
 800a916:	2800      	cmp	r0, #0
 800a918:	d032      	beq.n	800a980 <_strtod_l+0x1c8>
 800a91a:	2000      	movs	r0, #0
 800a91c:	462a      	mov	r2, r5
 800a91e:	4681      	mov	r9, r0
 800a920:	463d      	mov	r5, r7
 800a922:	4603      	mov	r3, r0
 800a924:	2a65      	cmp	r2, #101	@ 0x65
 800a926:	d001      	beq.n	800a92c <_strtod_l+0x174>
 800a928:	2a45      	cmp	r2, #69	@ 0x45
 800a92a:	d114      	bne.n	800a956 <_strtod_l+0x19e>
 800a92c:	b91d      	cbnz	r5, 800a936 <_strtod_l+0x17e>
 800a92e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a930:	4302      	orrs	r2, r0
 800a932:	d095      	beq.n	800a860 <_strtod_l+0xa8>
 800a934:	2500      	movs	r5, #0
 800a936:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800a938:	1c62      	adds	r2, r4, #1
 800a93a:	9219      	str	r2, [sp, #100]	@ 0x64
 800a93c:	7862      	ldrb	r2, [r4, #1]
 800a93e:	2a2b      	cmp	r2, #43	@ 0x2b
 800a940:	d077      	beq.n	800aa32 <_strtod_l+0x27a>
 800a942:	2a2d      	cmp	r2, #45	@ 0x2d
 800a944:	d07b      	beq.n	800aa3e <_strtod_l+0x286>
 800a946:	f04f 0c00 	mov.w	ip, #0
 800a94a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800a94e:	2909      	cmp	r1, #9
 800a950:	f240 8082 	bls.w	800aa58 <_strtod_l+0x2a0>
 800a954:	9419      	str	r4, [sp, #100]	@ 0x64
 800a956:	f04f 0800 	mov.w	r8, #0
 800a95a:	e0a2      	b.n	800aaa2 <_strtod_l+0x2ea>
 800a95c:	2300      	movs	r3, #0
 800a95e:	e7c7      	b.n	800a8f0 <_strtod_l+0x138>
 800a960:	2f08      	cmp	r7, #8
 800a962:	bfd5      	itete	le
 800a964:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800a966:	9908      	ldrgt	r1, [sp, #32]
 800a968:	fb02 3301 	mlale	r3, r2, r1, r3
 800a96c:	fb02 3301 	mlagt	r3, r2, r1, r3
 800a970:	f100 0001 	add.w	r0, r0, #1
 800a974:	bfd4      	ite	le
 800a976:	930a      	strle	r3, [sp, #40]	@ 0x28
 800a978:	9308      	strgt	r3, [sp, #32]
 800a97a:	3701      	adds	r7, #1
 800a97c:	9019      	str	r0, [sp, #100]	@ 0x64
 800a97e:	e7bf      	b.n	800a900 <_strtod_l+0x148>
 800a980:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a982:	1c5a      	adds	r2, r3, #1
 800a984:	9219      	str	r2, [sp, #100]	@ 0x64
 800a986:	785a      	ldrb	r2, [r3, #1]
 800a988:	b37f      	cbz	r7, 800a9ea <_strtod_l+0x232>
 800a98a:	4681      	mov	r9, r0
 800a98c:	463d      	mov	r5, r7
 800a98e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800a992:	2b09      	cmp	r3, #9
 800a994:	d912      	bls.n	800a9bc <_strtod_l+0x204>
 800a996:	2301      	movs	r3, #1
 800a998:	e7c4      	b.n	800a924 <_strtod_l+0x16c>
 800a99a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a99c:	1c5a      	adds	r2, r3, #1
 800a99e:	9219      	str	r2, [sp, #100]	@ 0x64
 800a9a0:	785a      	ldrb	r2, [r3, #1]
 800a9a2:	3001      	adds	r0, #1
 800a9a4:	2a30      	cmp	r2, #48	@ 0x30
 800a9a6:	d0f8      	beq.n	800a99a <_strtod_l+0x1e2>
 800a9a8:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800a9ac:	2b08      	cmp	r3, #8
 800a9ae:	f200 84d3 	bhi.w	800b358 <_strtod_l+0xba0>
 800a9b2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a9b4:	930c      	str	r3, [sp, #48]	@ 0x30
 800a9b6:	4681      	mov	r9, r0
 800a9b8:	2000      	movs	r0, #0
 800a9ba:	4605      	mov	r5, r0
 800a9bc:	3a30      	subs	r2, #48	@ 0x30
 800a9be:	f100 0301 	add.w	r3, r0, #1
 800a9c2:	d02a      	beq.n	800aa1a <_strtod_l+0x262>
 800a9c4:	4499      	add	r9, r3
 800a9c6:	eb00 0c05 	add.w	ip, r0, r5
 800a9ca:	462b      	mov	r3, r5
 800a9cc:	210a      	movs	r1, #10
 800a9ce:	4563      	cmp	r3, ip
 800a9d0:	d10d      	bne.n	800a9ee <_strtod_l+0x236>
 800a9d2:	1c69      	adds	r1, r5, #1
 800a9d4:	4401      	add	r1, r0
 800a9d6:	4428      	add	r0, r5
 800a9d8:	2808      	cmp	r0, #8
 800a9da:	dc16      	bgt.n	800aa0a <_strtod_l+0x252>
 800a9dc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a9de:	230a      	movs	r3, #10
 800a9e0:	fb03 2300 	mla	r3, r3, r0, r2
 800a9e4:	930a      	str	r3, [sp, #40]	@ 0x28
 800a9e6:	2300      	movs	r3, #0
 800a9e8:	e018      	b.n	800aa1c <_strtod_l+0x264>
 800a9ea:	4638      	mov	r0, r7
 800a9ec:	e7da      	b.n	800a9a4 <_strtod_l+0x1ec>
 800a9ee:	2b08      	cmp	r3, #8
 800a9f0:	f103 0301 	add.w	r3, r3, #1
 800a9f4:	dc03      	bgt.n	800a9fe <_strtod_l+0x246>
 800a9f6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800a9f8:	434e      	muls	r6, r1
 800a9fa:	960a      	str	r6, [sp, #40]	@ 0x28
 800a9fc:	e7e7      	b.n	800a9ce <_strtod_l+0x216>
 800a9fe:	2b10      	cmp	r3, #16
 800aa00:	bfde      	ittt	le
 800aa02:	9e08      	ldrle	r6, [sp, #32]
 800aa04:	434e      	mulle	r6, r1
 800aa06:	9608      	strle	r6, [sp, #32]
 800aa08:	e7e1      	b.n	800a9ce <_strtod_l+0x216>
 800aa0a:	280f      	cmp	r0, #15
 800aa0c:	dceb      	bgt.n	800a9e6 <_strtod_l+0x22e>
 800aa0e:	9808      	ldr	r0, [sp, #32]
 800aa10:	230a      	movs	r3, #10
 800aa12:	fb03 2300 	mla	r3, r3, r0, r2
 800aa16:	9308      	str	r3, [sp, #32]
 800aa18:	e7e5      	b.n	800a9e6 <_strtod_l+0x22e>
 800aa1a:	4629      	mov	r1, r5
 800aa1c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800aa1e:	1c50      	adds	r0, r2, #1
 800aa20:	9019      	str	r0, [sp, #100]	@ 0x64
 800aa22:	7852      	ldrb	r2, [r2, #1]
 800aa24:	4618      	mov	r0, r3
 800aa26:	460d      	mov	r5, r1
 800aa28:	e7b1      	b.n	800a98e <_strtod_l+0x1d6>
 800aa2a:	f04f 0900 	mov.w	r9, #0
 800aa2e:	2301      	movs	r3, #1
 800aa30:	e77d      	b.n	800a92e <_strtod_l+0x176>
 800aa32:	f04f 0c00 	mov.w	ip, #0
 800aa36:	1ca2      	adds	r2, r4, #2
 800aa38:	9219      	str	r2, [sp, #100]	@ 0x64
 800aa3a:	78a2      	ldrb	r2, [r4, #2]
 800aa3c:	e785      	b.n	800a94a <_strtod_l+0x192>
 800aa3e:	f04f 0c01 	mov.w	ip, #1
 800aa42:	e7f8      	b.n	800aa36 <_strtod_l+0x27e>
 800aa44:	0800c868 	.word	0x0800c868
 800aa48:	0800c850 	.word	0x0800c850
 800aa4c:	7ff00000 	.word	0x7ff00000
 800aa50:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800aa52:	1c51      	adds	r1, r2, #1
 800aa54:	9119      	str	r1, [sp, #100]	@ 0x64
 800aa56:	7852      	ldrb	r2, [r2, #1]
 800aa58:	2a30      	cmp	r2, #48	@ 0x30
 800aa5a:	d0f9      	beq.n	800aa50 <_strtod_l+0x298>
 800aa5c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800aa60:	2908      	cmp	r1, #8
 800aa62:	f63f af78 	bhi.w	800a956 <_strtod_l+0x19e>
 800aa66:	3a30      	subs	r2, #48	@ 0x30
 800aa68:	920e      	str	r2, [sp, #56]	@ 0x38
 800aa6a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800aa6c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800aa6e:	f04f 080a 	mov.w	r8, #10
 800aa72:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800aa74:	1c56      	adds	r6, r2, #1
 800aa76:	9619      	str	r6, [sp, #100]	@ 0x64
 800aa78:	7852      	ldrb	r2, [r2, #1]
 800aa7a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800aa7e:	f1be 0f09 	cmp.w	lr, #9
 800aa82:	d939      	bls.n	800aaf8 <_strtod_l+0x340>
 800aa84:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800aa86:	1a76      	subs	r6, r6, r1
 800aa88:	2e08      	cmp	r6, #8
 800aa8a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800aa8e:	dc03      	bgt.n	800aa98 <_strtod_l+0x2e0>
 800aa90:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800aa92:	4588      	cmp	r8, r1
 800aa94:	bfa8      	it	ge
 800aa96:	4688      	movge	r8, r1
 800aa98:	f1bc 0f00 	cmp.w	ip, #0
 800aa9c:	d001      	beq.n	800aaa2 <_strtod_l+0x2ea>
 800aa9e:	f1c8 0800 	rsb	r8, r8, #0
 800aaa2:	2d00      	cmp	r5, #0
 800aaa4:	d14e      	bne.n	800ab44 <_strtod_l+0x38c>
 800aaa6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800aaa8:	4308      	orrs	r0, r1
 800aaaa:	f47f aebe 	bne.w	800a82a <_strtod_l+0x72>
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	f47f aed6 	bne.w	800a860 <_strtod_l+0xa8>
 800aab4:	2a69      	cmp	r2, #105	@ 0x69
 800aab6:	d028      	beq.n	800ab0a <_strtod_l+0x352>
 800aab8:	dc25      	bgt.n	800ab06 <_strtod_l+0x34e>
 800aaba:	2a49      	cmp	r2, #73	@ 0x49
 800aabc:	d025      	beq.n	800ab0a <_strtod_l+0x352>
 800aabe:	2a4e      	cmp	r2, #78	@ 0x4e
 800aac0:	f47f aece 	bne.w	800a860 <_strtod_l+0xa8>
 800aac4:	499b      	ldr	r1, [pc, #620]	@ (800ad34 <_strtod_l+0x57c>)
 800aac6:	a819      	add	r0, sp, #100	@ 0x64
 800aac8:	f001 fbb6 	bl	800c238 <__match>
 800aacc:	2800      	cmp	r0, #0
 800aace:	f43f aec7 	beq.w	800a860 <_strtod_l+0xa8>
 800aad2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800aad4:	781b      	ldrb	r3, [r3, #0]
 800aad6:	2b28      	cmp	r3, #40	@ 0x28
 800aad8:	d12e      	bne.n	800ab38 <_strtod_l+0x380>
 800aada:	4997      	ldr	r1, [pc, #604]	@ (800ad38 <_strtod_l+0x580>)
 800aadc:	aa1c      	add	r2, sp, #112	@ 0x70
 800aade:	a819      	add	r0, sp, #100	@ 0x64
 800aae0:	f001 fbbe 	bl	800c260 <__hexnan>
 800aae4:	2805      	cmp	r0, #5
 800aae6:	d127      	bne.n	800ab38 <_strtod_l+0x380>
 800aae8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800aaea:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800aaee:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800aaf2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800aaf6:	e698      	b.n	800a82a <_strtod_l+0x72>
 800aaf8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800aafa:	fb08 2101 	mla	r1, r8, r1, r2
 800aafe:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800ab02:	920e      	str	r2, [sp, #56]	@ 0x38
 800ab04:	e7b5      	b.n	800aa72 <_strtod_l+0x2ba>
 800ab06:	2a6e      	cmp	r2, #110	@ 0x6e
 800ab08:	e7da      	b.n	800aac0 <_strtod_l+0x308>
 800ab0a:	498c      	ldr	r1, [pc, #560]	@ (800ad3c <_strtod_l+0x584>)
 800ab0c:	a819      	add	r0, sp, #100	@ 0x64
 800ab0e:	f001 fb93 	bl	800c238 <__match>
 800ab12:	2800      	cmp	r0, #0
 800ab14:	f43f aea4 	beq.w	800a860 <_strtod_l+0xa8>
 800ab18:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ab1a:	4989      	ldr	r1, [pc, #548]	@ (800ad40 <_strtod_l+0x588>)
 800ab1c:	3b01      	subs	r3, #1
 800ab1e:	a819      	add	r0, sp, #100	@ 0x64
 800ab20:	9319      	str	r3, [sp, #100]	@ 0x64
 800ab22:	f001 fb89 	bl	800c238 <__match>
 800ab26:	b910      	cbnz	r0, 800ab2e <_strtod_l+0x376>
 800ab28:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ab2a:	3301      	adds	r3, #1
 800ab2c:	9319      	str	r3, [sp, #100]	@ 0x64
 800ab2e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800ad50 <_strtod_l+0x598>
 800ab32:	f04f 0a00 	mov.w	sl, #0
 800ab36:	e678      	b.n	800a82a <_strtod_l+0x72>
 800ab38:	4882      	ldr	r0, [pc, #520]	@ (800ad44 <_strtod_l+0x58c>)
 800ab3a:	f001 f8b9 	bl	800bcb0 <nan>
 800ab3e:	ec5b ab10 	vmov	sl, fp, d0
 800ab42:	e672      	b.n	800a82a <_strtod_l+0x72>
 800ab44:	eba8 0309 	sub.w	r3, r8, r9
 800ab48:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800ab4a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ab4c:	2f00      	cmp	r7, #0
 800ab4e:	bf08      	it	eq
 800ab50:	462f      	moveq	r7, r5
 800ab52:	2d10      	cmp	r5, #16
 800ab54:	462c      	mov	r4, r5
 800ab56:	bfa8      	it	ge
 800ab58:	2410      	movge	r4, #16
 800ab5a:	f7f5 fcfb 	bl	8000554 <__aeabi_ui2d>
 800ab5e:	2d09      	cmp	r5, #9
 800ab60:	4682      	mov	sl, r0
 800ab62:	468b      	mov	fp, r1
 800ab64:	dc13      	bgt.n	800ab8e <_strtod_l+0x3d6>
 800ab66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	f43f ae5e 	beq.w	800a82a <_strtod_l+0x72>
 800ab6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab70:	dd78      	ble.n	800ac64 <_strtod_l+0x4ac>
 800ab72:	2b16      	cmp	r3, #22
 800ab74:	dc5f      	bgt.n	800ac36 <_strtod_l+0x47e>
 800ab76:	4974      	ldr	r1, [pc, #464]	@ (800ad48 <_strtod_l+0x590>)
 800ab78:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ab7c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ab80:	4652      	mov	r2, sl
 800ab82:	465b      	mov	r3, fp
 800ab84:	f7f5 fd60 	bl	8000648 <__aeabi_dmul>
 800ab88:	4682      	mov	sl, r0
 800ab8a:	468b      	mov	fp, r1
 800ab8c:	e64d      	b.n	800a82a <_strtod_l+0x72>
 800ab8e:	4b6e      	ldr	r3, [pc, #440]	@ (800ad48 <_strtod_l+0x590>)
 800ab90:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ab94:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800ab98:	f7f5 fd56 	bl	8000648 <__aeabi_dmul>
 800ab9c:	4682      	mov	sl, r0
 800ab9e:	9808      	ldr	r0, [sp, #32]
 800aba0:	468b      	mov	fp, r1
 800aba2:	f7f5 fcd7 	bl	8000554 <__aeabi_ui2d>
 800aba6:	4602      	mov	r2, r0
 800aba8:	460b      	mov	r3, r1
 800abaa:	4650      	mov	r0, sl
 800abac:	4659      	mov	r1, fp
 800abae:	f7f5 fb95 	bl	80002dc <__adddf3>
 800abb2:	2d0f      	cmp	r5, #15
 800abb4:	4682      	mov	sl, r0
 800abb6:	468b      	mov	fp, r1
 800abb8:	ddd5      	ble.n	800ab66 <_strtod_l+0x3ae>
 800abba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800abbc:	1b2c      	subs	r4, r5, r4
 800abbe:	441c      	add	r4, r3
 800abc0:	2c00      	cmp	r4, #0
 800abc2:	f340 8096 	ble.w	800acf2 <_strtod_l+0x53a>
 800abc6:	f014 030f 	ands.w	r3, r4, #15
 800abca:	d00a      	beq.n	800abe2 <_strtod_l+0x42a>
 800abcc:	495e      	ldr	r1, [pc, #376]	@ (800ad48 <_strtod_l+0x590>)
 800abce:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800abd2:	4652      	mov	r2, sl
 800abd4:	465b      	mov	r3, fp
 800abd6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800abda:	f7f5 fd35 	bl	8000648 <__aeabi_dmul>
 800abde:	4682      	mov	sl, r0
 800abe0:	468b      	mov	fp, r1
 800abe2:	f034 040f 	bics.w	r4, r4, #15
 800abe6:	d073      	beq.n	800acd0 <_strtod_l+0x518>
 800abe8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800abec:	dd48      	ble.n	800ac80 <_strtod_l+0x4c8>
 800abee:	2400      	movs	r4, #0
 800abf0:	46a0      	mov	r8, r4
 800abf2:	940a      	str	r4, [sp, #40]	@ 0x28
 800abf4:	46a1      	mov	r9, r4
 800abf6:	9a05      	ldr	r2, [sp, #20]
 800abf8:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800ad50 <_strtod_l+0x598>
 800abfc:	2322      	movs	r3, #34	@ 0x22
 800abfe:	6013      	str	r3, [r2, #0]
 800ac00:	f04f 0a00 	mov.w	sl, #0
 800ac04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	f43f ae0f 	beq.w	800a82a <_strtod_l+0x72>
 800ac0c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ac0e:	9805      	ldr	r0, [sp, #20]
 800ac10:	f7ff f942 	bl	8009e98 <_Bfree>
 800ac14:	9805      	ldr	r0, [sp, #20]
 800ac16:	4649      	mov	r1, r9
 800ac18:	f7ff f93e 	bl	8009e98 <_Bfree>
 800ac1c:	9805      	ldr	r0, [sp, #20]
 800ac1e:	4641      	mov	r1, r8
 800ac20:	f7ff f93a 	bl	8009e98 <_Bfree>
 800ac24:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ac26:	9805      	ldr	r0, [sp, #20]
 800ac28:	f7ff f936 	bl	8009e98 <_Bfree>
 800ac2c:	9805      	ldr	r0, [sp, #20]
 800ac2e:	4621      	mov	r1, r4
 800ac30:	f7ff f932 	bl	8009e98 <_Bfree>
 800ac34:	e5f9      	b.n	800a82a <_strtod_l+0x72>
 800ac36:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ac38:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800ac3c:	4293      	cmp	r3, r2
 800ac3e:	dbbc      	blt.n	800abba <_strtod_l+0x402>
 800ac40:	4c41      	ldr	r4, [pc, #260]	@ (800ad48 <_strtod_l+0x590>)
 800ac42:	f1c5 050f 	rsb	r5, r5, #15
 800ac46:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800ac4a:	4652      	mov	r2, sl
 800ac4c:	465b      	mov	r3, fp
 800ac4e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ac52:	f7f5 fcf9 	bl	8000648 <__aeabi_dmul>
 800ac56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac58:	1b5d      	subs	r5, r3, r5
 800ac5a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800ac5e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800ac62:	e78f      	b.n	800ab84 <_strtod_l+0x3cc>
 800ac64:	3316      	adds	r3, #22
 800ac66:	dba8      	blt.n	800abba <_strtod_l+0x402>
 800ac68:	4b37      	ldr	r3, [pc, #220]	@ (800ad48 <_strtod_l+0x590>)
 800ac6a:	eba9 0808 	sub.w	r8, r9, r8
 800ac6e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800ac72:	e9d8 2300 	ldrd	r2, r3, [r8]
 800ac76:	4650      	mov	r0, sl
 800ac78:	4659      	mov	r1, fp
 800ac7a:	f7f5 fe0f 	bl	800089c <__aeabi_ddiv>
 800ac7e:	e783      	b.n	800ab88 <_strtod_l+0x3d0>
 800ac80:	4b32      	ldr	r3, [pc, #200]	@ (800ad4c <_strtod_l+0x594>)
 800ac82:	9308      	str	r3, [sp, #32]
 800ac84:	2300      	movs	r3, #0
 800ac86:	1124      	asrs	r4, r4, #4
 800ac88:	4650      	mov	r0, sl
 800ac8a:	4659      	mov	r1, fp
 800ac8c:	461e      	mov	r6, r3
 800ac8e:	2c01      	cmp	r4, #1
 800ac90:	dc21      	bgt.n	800acd6 <_strtod_l+0x51e>
 800ac92:	b10b      	cbz	r3, 800ac98 <_strtod_l+0x4e0>
 800ac94:	4682      	mov	sl, r0
 800ac96:	468b      	mov	fp, r1
 800ac98:	492c      	ldr	r1, [pc, #176]	@ (800ad4c <_strtod_l+0x594>)
 800ac9a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800ac9e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800aca2:	4652      	mov	r2, sl
 800aca4:	465b      	mov	r3, fp
 800aca6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800acaa:	f7f5 fccd 	bl	8000648 <__aeabi_dmul>
 800acae:	4b28      	ldr	r3, [pc, #160]	@ (800ad50 <_strtod_l+0x598>)
 800acb0:	460a      	mov	r2, r1
 800acb2:	400b      	ands	r3, r1
 800acb4:	4927      	ldr	r1, [pc, #156]	@ (800ad54 <_strtod_l+0x59c>)
 800acb6:	428b      	cmp	r3, r1
 800acb8:	4682      	mov	sl, r0
 800acba:	d898      	bhi.n	800abee <_strtod_l+0x436>
 800acbc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800acc0:	428b      	cmp	r3, r1
 800acc2:	bf86      	itte	hi
 800acc4:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800ad58 <_strtod_l+0x5a0>
 800acc8:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 800accc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800acd0:	2300      	movs	r3, #0
 800acd2:	9308      	str	r3, [sp, #32]
 800acd4:	e07a      	b.n	800adcc <_strtod_l+0x614>
 800acd6:	07e2      	lsls	r2, r4, #31
 800acd8:	d505      	bpl.n	800ace6 <_strtod_l+0x52e>
 800acda:	9b08      	ldr	r3, [sp, #32]
 800acdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ace0:	f7f5 fcb2 	bl	8000648 <__aeabi_dmul>
 800ace4:	2301      	movs	r3, #1
 800ace6:	9a08      	ldr	r2, [sp, #32]
 800ace8:	3208      	adds	r2, #8
 800acea:	3601      	adds	r6, #1
 800acec:	1064      	asrs	r4, r4, #1
 800acee:	9208      	str	r2, [sp, #32]
 800acf0:	e7cd      	b.n	800ac8e <_strtod_l+0x4d6>
 800acf2:	d0ed      	beq.n	800acd0 <_strtod_l+0x518>
 800acf4:	4264      	negs	r4, r4
 800acf6:	f014 020f 	ands.w	r2, r4, #15
 800acfa:	d00a      	beq.n	800ad12 <_strtod_l+0x55a>
 800acfc:	4b12      	ldr	r3, [pc, #72]	@ (800ad48 <_strtod_l+0x590>)
 800acfe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ad02:	4650      	mov	r0, sl
 800ad04:	4659      	mov	r1, fp
 800ad06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad0a:	f7f5 fdc7 	bl	800089c <__aeabi_ddiv>
 800ad0e:	4682      	mov	sl, r0
 800ad10:	468b      	mov	fp, r1
 800ad12:	1124      	asrs	r4, r4, #4
 800ad14:	d0dc      	beq.n	800acd0 <_strtod_l+0x518>
 800ad16:	2c1f      	cmp	r4, #31
 800ad18:	dd20      	ble.n	800ad5c <_strtod_l+0x5a4>
 800ad1a:	2400      	movs	r4, #0
 800ad1c:	46a0      	mov	r8, r4
 800ad1e:	940a      	str	r4, [sp, #40]	@ 0x28
 800ad20:	46a1      	mov	r9, r4
 800ad22:	9a05      	ldr	r2, [sp, #20]
 800ad24:	2322      	movs	r3, #34	@ 0x22
 800ad26:	f04f 0a00 	mov.w	sl, #0
 800ad2a:	f04f 0b00 	mov.w	fp, #0
 800ad2e:	6013      	str	r3, [r2, #0]
 800ad30:	e768      	b.n	800ac04 <_strtod_l+0x44c>
 800ad32:	bf00      	nop
 800ad34:	0800c63d 	.word	0x0800c63d
 800ad38:	0800c854 	.word	0x0800c854
 800ad3c:	0800c635 	.word	0x0800c635
 800ad40:	0800c66c 	.word	0x0800c66c
 800ad44:	0800c9fd 	.word	0x0800c9fd
 800ad48:	0800c788 	.word	0x0800c788
 800ad4c:	0800c760 	.word	0x0800c760
 800ad50:	7ff00000 	.word	0x7ff00000
 800ad54:	7ca00000 	.word	0x7ca00000
 800ad58:	7fefffff 	.word	0x7fefffff
 800ad5c:	f014 0310 	ands.w	r3, r4, #16
 800ad60:	bf18      	it	ne
 800ad62:	236a      	movne	r3, #106	@ 0x6a
 800ad64:	4ea9      	ldr	r6, [pc, #676]	@ (800b00c <_strtod_l+0x854>)
 800ad66:	9308      	str	r3, [sp, #32]
 800ad68:	4650      	mov	r0, sl
 800ad6a:	4659      	mov	r1, fp
 800ad6c:	2300      	movs	r3, #0
 800ad6e:	07e2      	lsls	r2, r4, #31
 800ad70:	d504      	bpl.n	800ad7c <_strtod_l+0x5c4>
 800ad72:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ad76:	f7f5 fc67 	bl	8000648 <__aeabi_dmul>
 800ad7a:	2301      	movs	r3, #1
 800ad7c:	1064      	asrs	r4, r4, #1
 800ad7e:	f106 0608 	add.w	r6, r6, #8
 800ad82:	d1f4      	bne.n	800ad6e <_strtod_l+0x5b6>
 800ad84:	b10b      	cbz	r3, 800ad8a <_strtod_l+0x5d2>
 800ad86:	4682      	mov	sl, r0
 800ad88:	468b      	mov	fp, r1
 800ad8a:	9b08      	ldr	r3, [sp, #32]
 800ad8c:	b1b3      	cbz	r3, 800adbc <_strtod_l+0x604>
 800ad8e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800ad92:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	4659      	mov	r1, fp
 800ad9a:	dd0f      	ble.n	800adbc <_strtod_l+0x604>
 800ad9c:	2b1f      	cmp	r3, #31
 800ad9e:	dd55      	ble.n	800ae4c <_strtod_l+0x694>
 800ada0:	2b34      	cmp	r3, #52	@ 0x34
 800ada2:	bfde      	ittt	le
 800ada4:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 800ada8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800adac:	4093      	lslle	r3, r2
 800adae:	f04f 0a00 	mov.w	sl, #0
 800adb2:	bfcc      	ite	gt
 800adb4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800adb8:	ea03 0b01 	andle.w	fp, r3, r1
 800adbc:	2200      	movs	r2, #0
 800adbe:	2300      	movs	r3, #0
 800adc0:	4650      	mov	r0, sl
 800adc2:	4659      	mov	r1, fp
 800adc4:	f7f5 fea8 	bl	8000b18 <__aeabi_dcmpeq>
 800adc8:	2800      	cmp	r0, #0
 800adca:	d1a6      	bne.n	800ad1a <_strtod_l+0x562>
 800adcc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800adce:	9300      	str	r3, [sp, #0]
 800add0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800add2:	9805      	ldr	r0, [sp, #20]
 800add4:	462b      	mov	r3, r5
 800add6:	463a      	mov	r2, r7
 800add8:	f7ff f8c6 	bl	8009f68 <__s2b>
 800addc:	900a      	str	r0, [sp, #40]	@ 0x28
 800adde:	2800      	cmp	r0, #0
 800ade0:	f43f af05 	beq.w	800abee <_strtod_l+0x436>
 800ade4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ade6:	2a00      	cmp	r2, #0
 800ade8:	eba9 0308 	sub.w	r3, r9, r8
 800adec:	bfa8      	it	ge
 800adee:	2300      	movge	r3, #0
 800adf0:	9312      	str	r3, [sp, #72]	@ 0x48
 800adf2:	2400      	movs	r4, #0
 800adf4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800adf8:	9316      	str	r3, [sp, #88]	@ 0x58
 800adfa:	46a0      	mov	r8, r4
 800adfc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800adfe:	9805      	ldr	r0, [sp, #20]
 800ae00:	6859      	ldr	r1, [r3, #4]
 800ae02:	f7ff f809 	bl	8009e18 <_Balloc>
 800ae06:	4681      	mov	r9, r0
 800ae08:	2800      	cmp	r0, #0
 800ae0a:	f43f aef4 	beq.w	800abf6 <_strtod_l+0x43e>
 800ae0e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ae10:	691a      	ldr	r2, [r3, #16]
 800ae12:	3202      	adds	r2, #2
 800ae14:	f103 010c 	add.w	r1, r3, #12
 800ae18:	0092      	lsls	r2, r2, #2
 800ae1a:	300c      	adds	r0, #12
 800ae1c:	f000 ff38 	bl	800bc90 <memcpy>
 800ae20:	ec4b ab10 	vmov	d0, sl, fp
 800ae24:	9805      	ldr	r0, [sp, #20]
 800ae26:	aa1c      	add	r2, sp, #112	@ 0x70
 800ae28:	a91b      	add	r1, sp, #108	@ 0x6c
 800ae2a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800ae2e:	f7ff fbd7 	bl	800a5e0 <__d2b>
 800ae32:	901a      	str	r0, [sp, #104]	@ 0x68
 800ae34:	2800      	cmp	r0, #0
 800ae36:	f43f aede 	beq.w	800abf6 <_strtod_l+0x43e>
 800ae3a:	9805      	ldr	r0, [sp, #20]
 800ae3c:	2101      	movs	r1, #1
 800ae3e:	f7ff f929 	bl	800a094 <__i2b>
 800ae42:	4680      	mov	r8, r0
 800ae44:	b948      	cbnz	r0, 800ae5a <_strtod_l+0x6a2>
 800ae46:	f04f 0800 	mov.w	r8, #0
 800ae4a:	e6d4      	b.n	800abf6 <_strtod_l+0x43e>
 800ae4c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ae50:	fa02 f303 	lsl.w	r3, r2, r3
 800ae54:	ea03 0a0a 	and.w	sl, r3, sl
 800ae58:	e7b0      	b.n	800adbc <_strtod_l+0x604>
 800ae5a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800ae5c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800ae5e:	2d00      	cmp	r5, #0
 800ae60:	bfab      	itete	ge
 800ae62:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800ae64:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800ae66:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800ae68:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800ae6a:	bfac      	ite	ge
 800ae6c:	18ef      	addge	r7, r5, r3
 800ae6e:	1b5e      	sublt	r6, r3, r5
 800ae70:	9b08      	ldr	r3, [sp, #32]
 800ae72:	1aed      	subs	r5, r5, r3
 800ae74:	4415      	add	r5, r2
 800ae76:	4b66      	ldr	r3, [pc, #408]	@ (800b010 <_strtod_l+0x858>)
 800ae78:	3d01      	subs	r5, #1
 800ae7a:	429d      	cmp	r5, r3
 800ae7c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800ae80:	da50      	bge.n	800af24 <_strtod_l+0x76c>
 800ae82:	1b5b      	subs	r3, r3, r5
 800ae84:	2b1f      	cmp	r3, #31
 800ae86:	eba2 0203 	sub.w	r2, r2, r3
 800ae8a:	f04f 0101 	mov.w	r1, #1
 800ae8e:	dc3d      	bgt.n	800af0c <_strtod_l+0x754>
 800ae90:	fa01 f303 	lsl.w	r3, r1, r3
 800ae94:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ae96:	2300      	movs	r3, #0
 800ae98:	9310      	str	r3, [sp, #64]	@ 0x40
 800ae9a:	18bd      	adds	r5, r7, r2
 800ae9c:	9b08      	ldr	r3, [sp, #32]
 800ae9e:	42af      	cmp	r7, r5
 800aea0:	4416      	add	r6, r2
 800aea2:	441e      	add	r6, r3
 800aea4:	463b      	mov	r3, r7
 800aea6:	bfa8      	it	ge
 800aea8:	462b      	movge	r3, r5
 800aeaa:	42b3      	cmp	r3, r6
 800aeac:	bfa8      	it	ge
 800aeae:	4633      	movge	r3, r6
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	bfc2      	ittt	gt
 800aeb4:	1aed      	subgt	r5, r5, r3
 800aeb6:	1af6      	subgt	r6, r6, r3
 800aeb8:	1aff      	subgt	r7, r7, r3
 800aeba:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	dd16      	ble.n	800aeee <_strtod_l+0x736>
 800aec0:	4641      	mov	r1, r8
 800aec2:	9805      	ldr	r0, [sp, #20]
 800aec4:	461a      	mov	r2, r3
 800aec6:	f7ff f9a5 	bl	800a214 <__pow5mult>
 800aeca:	4680      	mov	r8, r0
 800aecc:	2800      	cmp	r0, #0
 800aece:	d0ba      	beq.n	800ae46 <_strtod_l+0x68e>
 800aed0:	4601      	mov	r1, r0
 800aed2:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800aed4:	9805      	ldr	r0, [sp, #20]
 800aed6:	f7ff f8f3 	bl	800a0c0 <__multiply>
 800aeda:	900e      	str	r0, [sp, #56]	@ 0x38
 800aedc:	2800      	cmp	r0, #0
 800aede:	f43f ae8a 	beq.w	800abf6 <_strtod_l+0x43e>
 800aee2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800aee4:	9805      	ldr	r0, [sp, #20]
 800aee6:	f7fe ffd7 	bl	8009e98 <_Bfree>
 800aeea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800aeec:	931a      	str	r3, [sp, #104]	@ 0x68
 800aeee:	2d00      	cmp	r5, #0
 800aef0:	dc1d      	bgt.n	800af2e <_strtod_l+0x776>
 800aef2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	dd23      	ble.n	800af40 <_strtod_l+0x788>
 800aef8:	4649      	mov	r1, r9
 800aefa:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800aefc:	9805      	ldr	r0, [sp, #20]
 800aefe:	f7ff f989 	bl	800a214 <__pow5mult>
 800af02:	4681      	mov	r9, r0
 800af04:	b9e0      	cbnz	r0, 800af40 <_strtod_l+0x788>
 800af06:	f04f 0900 	mov.w	r9, #0
 800af0a:	e674      	b.n	800abf6 <_strtod_l+0x43e>
 800af0c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800af10:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800af14:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800af18:	35e2      	adds	r5, #226	@ 0xe2
 800af1a:	fa01 f305 	lsl.w	r3, r1, r5
 800af1e:	9310      	str	r3, [sp, #64]	@ 0x40
 800af20:	9113      	str	r1, [sp, #76]	@ 0x4c
 800af22:	e7ba      	b.n	800ae9a <_strtod_l+0x6e2>
 800af24:	2300      	movs	r3, #0
 800af26:	9310      	str	r3, [sp, #64]	@ 0x40
 800af28:	2301      	movs	r3, #1
 800af2a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800af2c:	e7b5      	b.n	800ae9a <_strtod_l+0x6e2>
 800af2e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800af30:	9805      	ldr	r0, [sp, #20]
 800af32:	462a      	mov	r2, r5
 800af34:	f7ff f9c8 	bl	800a2c8 <__lshift>
 800af38:	901a      	str	r0, [sp, #104]	@ 0x68
 800af3a:	2800      	cmp	r0, #0
 800af3c:	d1d9      	bne.n	800aef2 <_strtod_l+0x73a>
 800af3e:	e65a      	b.n	800abf6 <_strtod_l+0x43e>
 800af40:	2e00      	cmp	r6, #0
 800af42:	dd07      	ble.n	800af54 <_strtod_l+0x79c>
 800af44:	4649      	mov	r1, r9
 800af46:	9805      	ldr	r0, [sp, #20]
 800af48:	4632      	mov	r2, r6
 800af4a:	f7ff f9bd 	bl	800a2c8 <__lshift>
 800af4e:	4681      	mov	r9, r0
 800af50:	2800      	cmp	r0, #0
 800af52:	d0d8      	beq.n	800af06 <_strtod_l+0x74e>
 800af54:	2f00      	cmp	r7, #0
 800af56:	dd08      	ble.n	800af6a <_strtod_l+0x7b2>
 800af58:	4641      	mov	r1, r8
 800af5a:	9805      	ldr	r0, [sp, #20]
 800af5c:	463a      	mov	r2, r7
 800af5e:	f7ff f9b3 	bl	800a2c8 <__lshift>
 800af62:	4680      	mov	r8, r0
 800af64:	2800      	cmp	r0, #0
 800af66:	f43f ae46 	beq.w	800abf6 <_strtod_l+0x43e>
 800af6a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800af6c:	9805      	ldr	r0, [sp, #20]
 800af6e:	464a      	mov	r2, r9
 800af70:	f7ff fa32 	bl	800a3d8 <__mdiff>
 800af74:	4604      	mov	r4, r0
 800af76:	2800      	cmp	r0, #0
 800af78:	f43f ae3d 	beq.w	800abf6 <_strtod_l+0x43e>
 800af7c:	68c3      	ldr	r3, [r0, #12]
 800af7e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800af80:	2300      	movs	r3, #0
 800af82:	60c3      	str	r3, [r0, #12]
 800af84:	4641      	mov	r1, r8
 800af86:	f7ff fa0b 	bl	800a3a0 <__mcmp>
 800af8a:	2800      	cmp	r0, #0
 800af8c:	da46      	bge.n	800b01c <_strtod_l+0x864>
 800af8e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800af90:	ea53 030a 	orrs.w	r3, r3, sl
 800af94:	d16c      	bne.n	800b070 <_strtod_l+0x8b8>
 800af96:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d168      	bne.n	800b070 <_strtod_l+0x8b8>
 800af9e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800afa2:	0d1b      	lsrs	r3, r3, #20
 800afa4:	051b      	lsls	r3, r3, #20
 800afa6:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800afaa:	d961      	bls.n	800b070 <_strtod_l+0x8b8>
 800afac:	6963      	ldr	r3, [r4, #20]
 800afae:	b913      	cbnz	r3, 800afb6 <_strtod_l+0x7fe>
 800afb0:	6923      	ldr	r3, [r4, #16]
 800afb2:	2b01      	cmp	r3, #1
 800afb4:	dd5c      	ble.n	800b070 <_strtod_l+0x8b8>
 800afb6:	4621      	mov	r1, r4
 800afb8:	2201      	movs	r2, #1
 800afba:	9805      	ldr	r0, [sp, #20]
 800afbc:	f7ff f984 	bl	800a2c8 <__lshift>
 800afc0:	4641      	mov	r1, r8
 800afc2:	4604      	mov	r4, r0
 800afc4:	f7ff f9ec 	bl	800a3a0 <__mcmp>
 800afc8:	2800      	cmp	r0, #0
 800afca:	dd51      	ble.n	800b070 <_strtod_l+0x8b8>
 800afcc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800afd0:	9a08      	ldr	r2, [sp, #32]
 800afd2:	0d1b      	lsrs	r3, r3, #20
 800afd4:	051b      	lsls	r3, r3, #20
 800afd6:	2a00      	cmp	r2, #0
 800afd8:	d06b      	beq.n	800b0b2 <_strtod_l+0x8fa>
 800afda:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800afde:	d868      	bhi.n	800b0b2 <_strtod_l+0x8fa>
 800afe0:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800afe4:	f67f ae9d 	bls.w	800ad22 <_strtod_l+0x56a>
 800afe8:	4b0a      	ldr	r3, [pc, #40]	@ (800b014 <_strtod_l+0x85c>)
 800afea:	4650      	mov	r0, sl
 800afec:	4659      	mov	r1, fp
 800afee:	2200      	movs	r2, #0
 800aff0:	f7f5 fb2a 	bl	8000648 <__aeabi_dmul>
 800aff4:	4b08      	ldr	r3, [pc, #32]	@ (800b018 <_strtod_l+0x860>)
 800aff6:	400b      	ands	r3, r1
 800aff8:	4682      	mov	sl, r0
 800affa:	468b      	mov	fp, r1
 800affc:	2b00      	cmp	r3, #0
 800affe:	f47f ae05 	bne.w	800ac0c <_strtod_l+0x454>
 800b002:	9a05      	ldr	r2, [sp, #20]
 800b004:	2322      	movs	r3, #34	@ 0x22
 800b006:	6013      	str	r3, [r2, #0]
 800b008:	e600      	b.n	800ac0c <_strtod_l+0x454>
 800b00a:	bf00      	nop
 800b00c:	0800c880 	.word	0x0800c880
 800b010:	fffffc02 	.word	0xfffffc02
 800b014:	39500000 	.word	0x39500000
 800b018:	7ff00000 	.word	0x7ff00000
 800b01c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800b020:	d165      	bne.n	800b0ee <_strtod_l+0x936>
 800b022:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b024:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b028:	b35a      	cbz	r2, 800b082 <_strtod_l+0x8ca>
 800b02a:	4a9f      	ldr	r2, [pc, #636]	@ (800b2a8 <_strtod_l+0xaf0>)
 800b02c:	4293      	cmp	r3, r2
 800b02e:	d12b      	bne.n	800b088 <_strtod_l+0x8d0>
 800b030:	9b08      	ldr	r3, [sp, #32]
 800b032:	4651      	mov	r1, sl
 800b034:	b303      	cbz	r3, 800b078 <_strtod_l+0x8c0>
 800b036:	4b9d      	ldr	r3, [pc, #628]	@ (800b2ac <_strtod_l+0xaf4>)
 800b038:	465a      	mov	r2, fp
 800b03a:	4013      	ands	r3, r2
 800b03c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800b040:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b044:	d81b      	bhi.n	800b07e <_strtod_l+0x8c6>
 800b046:	0d1b      	lsrs	r3, r3, #20
 800b048:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b04c:	fa02 f303 	lsl.w	r3, r2, r3
 800b050:	4299      	cmp	r1, r3
 800b052:	d119      	bne.n	800b088 <_strtod_l+0x8d0>
 800b054:	4b96      	ldr	r3, [pc, #600]	@ (800b2b0 <_strtod_l+0xaf8>)
 800b056:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b058:	429a      	cmp	r2, r3
 800b05a:	d102      	bne.n	800b062 <_strtod_l+0x8aa>
 800b05c:	3101      	adds	r1, #1
 800b05e:	f43f adca 	beq.w	800abf6 <_strtod_l+0x43e>
 800b062:	4b92      	ldr	r3, [pc, #584]	@ (800b2ac <_strtod_l+0xaf4>)
 800b064:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b066:	401a      	ands	r2, r3
 800b068:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800b06c:	f04f 0a00 	mov.w	sl, #0
 800b070:	9b08      	ldr	r3, [sp, #32]
 800b072:	2b00      	cmp	r3, #0
 800b074:	d1b8      	bne.n	800afe8 <_strtod_l+0x830>
 800b076:	e5c9      	b.n	800ac0c <_strtod_l+0x454>
 800b078:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b07c:	e7e8      	b.n	800b050 <_strtod_l+0x898>
 800b07e:	4613      	mov	r3, r2
 800b080:	e7e6      	b.n	800b050 <_strtod_l+0x898>
 800b082:	ea53 030a 	orrs.w	r3, r3, sl
 800b086:	d0a1      	beq.n	800afcc <_strtod_l+0x814>
 800b088:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b08a:	b1db      	cbz	r3, 800b0c4 <_strtod_l+0x90c>
 800b08c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b08e:	4213      	tst	r3, r2
 800b090:	d0ee      	beq.n	800b070 <_strtod_l+0x8b8>
 800b092:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b094:	9a08      	ldr	r2, [sp, #32]
 800b096:	4650      	mov	r0, sl
 800b098:	4659      	mov	r1, fp
 800b09a:	b1bb      	cbz	r3, 800b0cc <_strtod_l+0x914>
 800b09c:	f7ff fb6e 	bl	800a77c <sulp>
 800b0a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b0a4:	ec53 2b10 	vmov	r2, r3, d0
 800b0a8:	f7f5 f918 	bl	80002dc <__adddf3>
 800b0ac:	4682      	mov	sl, r0
 800b0ae:	468b      	mov	fp, r1
 800b0b0:	e7de      	b.n	800b070 <_strtod_l+0x8b8>
 800b0b2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800b0b6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800b0ba:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800b0be:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800b0c2:	e7d5      	b.n	800b070 <_strtod_l+0x8b8>
 800b0c4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b0c6:	ea13 0f0a 	tst.w	r3, sl
 800b0ca:	e7e1      	b.n	800b090 <_strtod_l+0x8d8>
 800b0cc:	f7ff fb56 	bl	800a77c <sulp>
 800b0d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b0d4:	ec53 2b10 	vmov	r2, r3, d0
 800b0d8:	f7f5 f8fe 	bl	80002d8 <__aeabi_dsub>
 800b0dc:	2200      	movs	r2, #0
 800b0de:	2300      	movs	r3, #0
 800b0e0:	4682      	mov	sl, r0
 800b0e2:	468b      	mov	fp, r1
 800b0e4:	f7f5 fd18 	bl	8000b18 <__aeabi_dcmpeq>
 800b0e8:	2800      	cmp	r0, #0
 800b0ea:	d0c1      	beq.n	800b070 <_strtod_l+0x8b8>
 800b0ec:	e619      	b.n	800ad22 <_strtod_l+0x56a>
 800b0ee:	4641      	mov	r1, r8
 800b0f0:	4620      	mov	r0, r4
 800b0f2:	f7ff facd 	bl	800a690 <__ratio>
 800b0f6:	ec57 6b10 	vmov	r6, r7, d0
 800b0fa:	2200      	movs	r2, #0
 800b0fc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800b100:	4630      	mov	r0, r6
 800b102:	4639      	mov	r1, r7
 800b104:	f7f5 fd1c 	bl	8000b40 <__aeabi_dcmple>
 800b108:	2800      	cmp	r0, #0
 800b10a:	d06f      	beq.n	800b1ec <_strtod_l+0xa34>
 800b10c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d17a      	bne.n	800b208 <_strtod_l+0xa50>
 800b112:	f1ba 0f00 	cmp.w	sl, #0
 800b116:	d158      	bne.n	800b1ca <_strtod_l+0xa12>
 800b118:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b11a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d15a      	bne.n	800b1d8 <_strtod_l+0xa20>
 800b122:	4b64      	ldr	r3, [pc, #400]	@ (800b2b4 <_strtod_l+0xafc>)
 800b124:	2200      	movs	r2, #0
 800b126:	4630      	mov	r0, r6
 800b128:	4639      	mov	r1, r7
 800b12a:	f7f5 fcff 	bl	8000b2c <__aeabi_dcmplt>
 800b12e:	2800      	cmp	r0, #0
 800b130:	d159      	bne.n	800b1e6 <_strtod_l+0xa2e>
 800b132:	4630      	mov	r0, r6
 800b134:	4639      	mov	r1, r7
 800b136:	4b60      	ldr	r3, [pc, #384]	@ (800b2b8 <_strtod_l+0xb00>)
 800b138:	2200      	movs	r2, #0
 800b13a:	f7f5 fa85 	bl	8000648 <__aeabi_dmul>
 800b13e:	4606      	mov	r6, r0
 800b140:	460f      	mov	r7, r1
 800b142:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800b146:	9606      	str	r6, [sp, #24]
 800b148:	9307      	str	r3, [sp, #28]
 800b14a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b14e:	4d57      	ldr	r5, [pc, #348]	@ (800b2ac <_strtod_l+0xaf4>)
 800b150:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b154:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b156:	401d      	ands	r5, r3
 800b158:	4b58      	ldr	r3, [pc, #352]	@ (800b2bc <_strtod_l+0xb04>)
 800b15a:	429d      	cmp	r5, r3
 800b15c:	f040 80b2 	bne.w	800b2c4 <_strtod_l+0xb0c>
 800b160:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b162:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800b166:	ec4b ab10 	vmov	d0, sl, fp
 800b16a:	f7ff f9c9 	bl	800a500 <__ulp>
 800b16e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b172:	ec51 0b10 	vmov	r0, r1, d0
 800b176:	f7f5 fa67 	bl	8000648 <__aeabi_dmul>
 800b17a:	4652      	mov	r2, sl
 800b17c:	465b      	mov	r3, fp
 800b17e:	f7f5 f8ad 	bl	80002dc <__adddf3>
 800b182:	460b      	mov	r3, r1
 800b184:	4949      	ldr	r1, [pc, #292]	@ (800b2ac <_strtod_l+0xaf4>)
 800b186:	4a4e      	ldr	r2, [pc, #312]	@ (800b2c0 <_strtod_l+0xb08>)
 800b188:	4019      	ands	r1, r3
 800b18a:	4291      	cmp	r1, r2
 800b18c:	4682      	mov	sl, r0
 800b18e:	d942      	bls.n	800b216 <_strtod_l+0xa5e>
 800b190:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b192:	4b47      	ldr	r3, [pc, #284]	@ (800b2b0 <_strtod_l+0xaf8>)
 800b194:	429a      	cmp	r2, r3
 800b196:	d103      	bne.n	800b1a0 <_strtod_l+0x9e8>
 800b198:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b19a:	3301      	adds	r3, #1
 800b19c:	f43f ad2b 	beq.w	800abf6 <_strtod_l+0x43e>
 800b1a0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800b2b0 <_strtod_l+0xaf8>
 800b1a4:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800b1a8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b1aa:	9805      	ldr	r0, [sp, #20]
 800b1ac:	f7fe fe74 	bl	8009e98 <_Bfree>
 800b1b0:	9805      	ldr	r0, [sp, #20]
 800b1b2:	4649      	mov	r1, r9
 800b1b4:	f7fe fe70 	bl	8009e98 <_Bfree>
 800b1b8:	9805      	ldr	r0, [sp, #20]
 800b1ba:	4641      	mov	r1, r8
 800b1bc:	f7fe fe6c 	bl	8009e98 <_Bfree>
 800b1c0:	9805      	ldr	r0, [sp, #20]
 800b1c2:	4621      	mov	r1, r4
 800b1c4:	f7fe fe68 	bl	8009e98 <_Bfree>
 800b1c8:	e618      	b.n	800adfc <_strtod_l+0x644>
 800b1ca:	f1ba 0f01 	cmp.w	sl, #1
 800b1ce:	d103      	bne.n	800b1d8 <_strtod_l+0xa20>
 800b1d0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	f43f ada5 	beq.w	800ad22 <_strtod_l+0x56a>
 800b1d8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800b288 <_strtod_l+0xad0>
 800b1dc:	4f35      	ldr	r7, [pc, #212]	@ (800b2b4 <_strtod_l+0xafc>)
 800b1de:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b1e2:	2600      	movs	r6, #0
 800b1e4:	e7b1      	b.n	800b14a <_strtod_l+0x992>
 800b1e6:	4f34      	ldr	r7, [pc, #208]	@ (800b2b8 <_strtod_l+0xb00>)
 800b1e8:	2600      	movs	r6, #0
 800b1ea:	e7aa      	b.n	800b142 <_strtod_l+0x98a>
 800b1ec:	4b32      	ldr	r3, [pc, #200]	@ (800b2b8 <_strtod_l+0xb00>)
 800b1ee:	4630      	mov	r0, r6
 800b1f0:	4639      	mov	r1, r7
 800b1f2:	2200      	movs	r2, #0
 800b1f4:	f7f5 fa28 	bl	8000648 <__aeabi_dmul>
 800b1f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b1fa:	4606      	mov	r6, r0
 800b1fc:	460f      	mov	r7, r1
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	d09f      	beq.n	800b142 <_strtod_l+0x98a>
 800b202:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800b206:	e7a0      	b.n	800b14a <_strtod_l+0x992>
 800b208:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800b290 <_strtod_l+0xad8>
 800b20c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b210:	ec57 6b17 	vmov	r6, r7, d7
 800b214:	e799      	b.n	800b14a <_strtod_l+0x992>
 800b216:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800b21a:	9b08      	ldr	r3, [sp, #32]
 800b21c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800b220:	2b00      	cmp	r3, #0
 800b222:	d1c1      	bne.n	800b1a8 <_strtod_l+0x9f0>
 800b224:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b228:	0d1b      	lsrs	r3, r3, #20
 800b22a:	051b      	lsls	r3, r3, #20
 800b22c:	429d      	cmp	r5, r3
 800b22e:	d1bb      	bne.n	800b1a8 <_strtod_l+0x9f0>
 800b230:	4630      	mov	r0, r6
 800b232:	4639      	mov	r1, r7
 800b234:	f7f5 fd68 	bl	8000d08 <__aeabi_d2lz>
 800b238:	f7f5 f9d8 	bl	80005ec <__aeabi_l2d>
 800b23c:	4602      	mov	r2, r0
 800b23e:	460b      	mov	r3, r1
 800b240:	4630      	mov	r0, r6
 800b242:	4639      	mov	r1, r7
 800b244:	f7f5 f848 	bl	80002d8 <__aeabi_dsub>
 800b248:	460b      	mov	r3, r1
 800b24a:	4602      	mov	r2, r0
 800b24c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800b250:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800b254:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b256:	ea46 060a 	orr.w	r6, r6, sl
 800b25a:	431e      	orrs	r6, r3
 800b25c:	d06f      	beq.n	800b33e <_strtod_l+0xb86>
 800b25e:	a30e      	add	r3, pc, #56	@ (adr r3, 800b298 <_strtod_l+0xae0>)
 800b260:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b264:	f7f5 fc62 	bl	8000b2c <__aeabi_dcmplt>
 800b268:	2800      	cmp	r0, #0
 800b26a:	f47f accf 	bne.w	800ac0c <_strtod_l+0x454>
 800b26e:	a30c      	add	r3, pc, #48	@ (adr r3, 800b2a0 <_strtod_l+0xae8>)
 800b270:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b274:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b278:	f7f5 fc76 	bl	8000b68 <__aeabi_dcmpgt>
 800b27c:	2800      	cmp	r0, #0
 800b27e:	d093      	beq.n	800b1a8 <_strtod_l+0x9f0>
 800b280:	e4c4      	b.n	800ac0c <_strtod_l+0x454>
 800b282:	bf00      	nop
 800b284:	f3af 8000 	nop.w
 800b288:	00000000 	.word	0x00000000
 800b28c:	bff00000 	.word	0xbff00000
 800b290:	00000000 	.word	0x00000000
 800b294:	3ff00000 	.word	0x3ff00000
 800b298:	94a03595 	.word	0x94a03595
 800b29c:	3fdfffff 	.word	0x3fdfffff
 800b2a0:	35afe535 	.word	0x35afe535
 800b2a4:	3fe00000 	.word	0x3fe00000
 800b2a8:	000fffff 	.word	0x000fffff
 800b2ac:	7ff00000 	.word	0x7ff00000
 800b2b0:	7fefffff 	.word	0x7fefffff
 800b2b4:	3ff00000 	.word	0x3ff00000
 800b2b8:	3fe00000 	.word	0x3fe00000
 800b2bc:	7fe00000 	.word	0x7fe00000
 800b2c0:	7c9fffff 	.word	0x7c9fffff
 800b2c4:	9b08      	ldr	r3, [sp, #32]
 800b2c6:	b323      	cbz	r3, 800b312 <_strtod_l+0xb5a>
 800b2c8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800b2cc:	d821      	bhi.n	800b312 <_strtod_l+0xb5a>
 800b2ce:	a328      	add	r3, pc, #160	@ (adr r3, 800b370 <_strtod_l+0xbb8>)
 800b2d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2d4:	4630      	mov	r0, r6
 800b2d6:	4639      	mov	r1, r7
 800b2d8:	f7f5 fc32 	bl	8000b40 <__aeabi_dcmple>
 800b2dc:	b1a0      	cbz	r0, 800b308 <_strtod_l+0xb50>
 800b2de:	4639      	mov	r1, r7
 800b2e0:	4630      	mov	r0, r6
 800b2e2:	f7f5 fc89 	bl	8000bf8 <__aeabi_d2uiz>
 800b2e6:	2801      	cmp	r0, #1
 800b2e8:	bf38      	it	cc
 800b2ea:	2001      	movcc	r0, #1
 800b2ec:	f7f5 f932 	bl	8000554 <__aeabi_ui2d>
 800b2f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b2f2:	4606      	mov	r6, r0
 800b2f4:	460f      	mov	r7, r1
 800b2f6:	b9fb      	cbnz	r3, 800b338 <_strtod_l+0xb80>
 800b2f8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b2fc:	9014      	str	r0, [sp, #80]	@ 0x50
 800b2fe:	9315      	str	r3, [sp, #84]	@ 0x54
 800b300:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800b304:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b308:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b30a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800b30e:	1b5b      	subs	r3, r3, r5
 800b310:	9311      	str	r3, [sp, #68]	@ 0x44
 800b312:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800b316:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800b31a:	f7ff f8f1 	bl	800a500 <__ulp>
 800b31e:	4650      	mov	r0, sl
 800b320:	ec53 2b10 	vmov	r2, r3, d0
 800b324:	4659      	mov	r1, fp
 800b326:	f7f5 f98f 	bl	8000648 <__aeabi_dmul>
 800b32a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800b32e:	f7f4 ffd5 	bl	80002dc <__adddf3>
 800b332:	4682      	mov	sl, r0
 800b334:	468b      	mov	fp, r1
 800b336:	e770      	b.n	800b21a <_strtod_l+0xa62>
 800b338:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800b33c:	e7e0      	b.n	800b300 <_strtod_l+0xb48>
 800b33e:	a30e      	add	r3, pc, #56	@ (adr r3, 800b378 <_strtod_l+0xbc0>)
 800b340:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b344:	f7f5 fbf2 	bl	8000b2c <__aeabi_dcmplt>
 800b348:	e798      	b.n	800b27c <_strtod_l+0xac4>
 800b34a:	2300      	movs	r3, #0
 800b34c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b34e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800b350:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b352:	6013      	str	r3, [r2, #0]
 800b354:	f7ff ba6d 	b.w	800a832 <_strtod_l+0x7a>
 800b358:	2a65      	cmp	r2, #101	@ 0x65
 800b35a:	f43f ab66 	beq.w	800aa2a <_strtod_l+0x272>
 800b35e:	2a45      	cmp	r2, #69	@ 0x45
 800b360:	f43f ab63 	beq.w	800aa2a <_strtod_l+0x272>
 800b364:	2301      	movs	r3, #1
 800b366:	f7ff bb9e 	b.w	800aaa6 <_strtod_l+0x2ee>
 800b36a:	bf00      	nop
 800b36c:	f3af 8000 	nop.w
 800b370:	ffc00000 	.word	0xffc00000
 800b374:	41dfffff 	.word	0x41dfffff
 800b378:	94a03595 	.word	0x94a03595
 800b37c:	3fcfffff 	.word	0x3fcfffff

0800b380 <_strtod_r>:
 800b380:	4b01      	ldr	r3, [pc, #4]	@ (800b388 <_strtod_r+0x8>)
 800b382:	f7ff ba19 	b.w	800a7b8 <_strtod_l>
 800b386:	bf00      	nop
 800b388:	20000fac 	.word	0x20000fac

0800b38c <_strtol_l.constprop.0>:
 800b38c:	2b24      	cmp	r3, #36	@ 0x24
 800b38e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b392:	4686      	mov	lr, r0
 800b394:	4690      	mov	r8, r2
 800b396:	d801      	bhi.n	800b39c <_strtol_l.constprop.0+0x10>
 800b398:	2b01      	cmp	r3, #1
 800b39a:	d106      	bne.n	800b3aa <_strtol_l.constprop.0+0x1e>
 800b39c:	f7fd fdba 	bl	8008f14 <__errno>
 800b3a0:	2316      	movs	r3, #22
 800b3a2:	6003      	str	r3, [r0, #0]
 800b3a4:	2000      	movs	r0, #0
 800b3a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b3aa:	4834      	ldr	r0, [pc, #208]	@ (800b47c <_strtol_l.constprop.0+0xf0>)
 800b3ac:	460d      	mov	r5, r1
 800b3ae:	462a      	mov	r2, r5
 800b3b0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b3b4:	5d06      	ldrb	r6, [r0, r4]
 800b3b6:	f016 0608 	ands.w	r6, r6, #8
 800b3ba:	d1f8      	bne.n	800b3ae <_strtol_l.constprop.0+0x22>
 800b3bc:	2c2d      	cmp	r4, #45	@ 0x2d
 800b3be:	d12d      	bne.n	800b41c <_strtol_l.constprop.0+0x90>
 800b3c0:	782c      	ldrb	r4, [r5, #0]
 800b3c2:	2601      	movs	r6, #1
 800b3c4:	1c95      	adds	r5, r2, #2
 800b3c6:	f033 0210 	bics.w	r2, r3, #16
 800b3ca:	d109      	bne.n	800b3e0 <_strtol_l.constprop.0+0x54>
 800b3cc:	2c30      	cmp	r4, #48	@ 0x30
 800b3ce:	d12a      	bne.n	800b426 <_strtol_l.constprop.0+0x9a>
 800b3d0:	782a      	ldrb	r2, [r5, #0]
 800b3d2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b3d6:	2a58      	cmp	r2, #88	@ 0x58
 800b3d8:	d125      	bne.n	800b426 <_strtol_l.constprop.0+0x9a>
 800b3da:	786c      	ldrb	r4, [r5, #1]
 800b3dc:	2310      	movs	r3, #16
 800b3de:	3502      	adds	r5, #2
 800b3e0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800b3e4:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800b3e8:	2200      	movs	r2, #0
 800b3ea:	fbbc f9f3 	udiv	r9, ip, r3
 800b3ee:	4610      	mov	r0, r2
 800b3f0:	fb03 ca19 	mls	sl, r3, r9, ip
 800b3f4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800b3f8:	2f09      	cmp	r7, #9
 800b3fa:	d81b      	bhi.n	800b434 <_strtol_l.constprop.0+0xa8>
 800b3fc:	463c      	mov	r4, r7
 800b3fe:	42a3      	cmp	r3, r4
 800b400:	dd27      	ble.n	800b452 <_strtol_l.constprop.0+0xc6>
 800b402:	1c57      	adds	r7, r2, #1
 800b404:	d007      	beq.n	800b416 <_strtol_l.constprop.0+0x8a>
 800b406:	4581      	cmp	r9, r0
 800b408:	d320      	bcc.n	800b44c <_strtol_l.constprop.0+0xc0>
 800b40a:	d101      	bne.n	800b410 <_strtol_l.constprop.0+0x84>
 800b40c:	45a2      	cmp	sl, r4
 800b40e:	db1d      	blt.n	800b44c <_strtol_l.constprop.0+0xc0>
 800b410:	fb00 4003 	mla	r0, r0, r3, r4
 800b414:	2201      	movs	r2, #1
 800b416:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b41a:	e7eb      	b.n	800b3f4 <_strtol_l.constprop.0+0x68>
 800b41c:	2c2b      	cmp	r4, #43	@ 0x2b
 800b41e:	bf04      	itt	eq
 800b420:	782c      	ldrbeq	r4, [r5, #0]
 800b422:	1c95      	addeq	r5, r2, #2
 800b424:	e7cf      	b.n	800b3c6 <_strtol_l.constprop.0+0x3a>
 800b426:	2b00      	cmp	r3, #0
 800b428:	d1da      	bne.n	800b3e0 <_strtol_l.constprop.0+0x54>
 800b42a:	2c30      	cmp	r4, #48	@ 0x30
 800b42c:	bf0c      	ite	eq
 800b42e:	2308      	moveq	r3, #8
 800b430:	230a      	movne	r3, #10
 800b432:	e7d5      	b.n	800b3e0 <_strtol_l.constprop.0+0x54>
 800b434:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800b438:	2f19      	cmp	r7, #25
 800b43a:	d801      	bhi.n	800b440 <_strtol_l.constprop.0+0xb4>
 800b43c:	3c37      	subs	r4, #55	@ 0x37
 800b43e:	e7de      	b.n	800b3fe <_strtol_l.constprop.0+0x72>
 800b440:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800b444:	2f19      	cmp	r7, #25
 800b446:	d804      	bhi.n	800b452 <_strtol_l.constprop.0+0xc6>
 800b448:	3c57      	subs	r4, #87	@ 0x57
 800b44a:	e7d8      	b.n	800b3fe <_strtol_l.constprop.0+0x72>
 800b44c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b450:	e7e1      	b.n	800b416 <_strtol_l.constprop.0+0x8a>
 800b452:	1c53      	adds	r3, r2, #1
 800b454:	d108      	bne.n	800b468 <_strtol_l.constprop.0+0xdc>
 800b456:	2322      	movs	r3, #34	@ 0x22
 800b458:	f8ce 3000 	str.w	r3, [lr]
 800b45c:	4660      	mov	r0, ip
 800b45e:	f1b8 0f00 	cmp.w	r8, #0
 800b462:	d0a0      	beq.n	800b3a6 <_strtol_l.constprop.0+0x1a>
 800b464:	1e69      	subs	r1, r5, #1
 800b466:	e006      	b.n	800b476 <_strtol_l.constprop.0+0xea>
 800b468:	b106      	cbz	r6, 800b46c <_strtol_l.constprop.0+0xe0>
 800b46a:	4240      	negs	r0, r0
 800b46c:	f1b8 0f00 	cmp.w	r8, #0
 800b470:	d099      	beq.n	800b3a6 <_strtol_l.constprop.0+0x1a>
 800b472:	2a00      	cmp	r2, #0
 800b474:	d1f6      	bne.n	800b464 <_strtol_l.constprop.0+0xd8>
 800b476:	f8c8 1000 	str.w	r1, [r8]
 800b47a:	e794      	b.n	800b3a6 <_strtol_l.constprop.0+0x1a>
 800b47c:	0800c8a9 	.word	0x0800c8a9

0800b480 <_strtol_r>:
 800b480:	f7ff bf84 	b.w	800b38c <_strtol_l.constprop.0>

0800b484 <__ssputs_r>:
 800b484:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b488:	688e      	ldr	r6, [r1, #8]
 800b48a:	461f      	mov	r7, r3
 800b48c:	42be      	cmp	r6, r7
 800b48e:	680b      	ldr	r3, [r1, #0]
 800b490:	4682      	mov	sl, r0
 800b492:	460c      	mov	r4, r1
 800b494:	4690      	mov	r8, r2
 800b496:	d82d      	bhi.n	800b4f4 <__ssputs_r+0x70>
 800b498:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b49c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b4a0:	d026      	beq.n	800b4f0 <__ssputs_r+0x6c>
 800b4a2:	6965      	ldr	r5, [r4, #20]
 800b4a4:	6909      	ldr	r1, [r1, #16]
 800b4a6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b4aa:	eba3 0901 	sub.w	r9, r3, r1
 800b4ae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b4b2:	1c7b      	adds	r3, r7, #1
 800b4b4:	444b      	add	r3, r9
 800b4b6:	106d      	asrs	r5, r5, #1
 800b4b8:	429d      	cmp	r5, r3
 800b4ba:	bf38      	it	cc
 800b4bc:	461d      	movcc	r5, r3
 800b4be:	0553      	lsls	r3, r2, #21
 800b4c0:	d527      	bpl.n	800b512 <__ssputs_r+0x8e>
 800b4c2:	4629      	mov	r1, r5
 800b4c4:	f7fe fc1c 	bl	8009d00 <_malloc_r>
 800b4c8:	4606      	mov	r6, r0
 800b4ca:	b360      	cbz	r0, 800b526 <__ssputs_r+0xa2>
 800b4cc:	6921      	ldr	r1, [r4, #16]
 800b4ce:	464a      	mov	r2, r9
 800b4d0:	f000 fbde 	bl	800bc90 <memcpy>
 800b4d4:	89a3      	ldrh	r3, [r4, #12]
 800b4d6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b4da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b4de:	81a3      	strh	r3, [r4, #12]
 800b4e0:	6126      	str	r6, [r4, #16]
 800b4e2:	6165      	str	r5, [r4, #20]
 800b4e4:	444e      	add	r6, r9
 800b4e6:	eba5 0509 	sub.w	r5, r5, r9
 800b4ea:	6026      	str	r6, [r4, #0]
 800b4ec:	60a5      	str	r5, [r4, #8]
 800b4ee:	463e      	mov	r6, r7
 800b4f0:	42be      	cmp	r6, r7
 800b4f2:	d900      	bls.n	800b4f6 <__ssputs_r+0x72>
 800b4f4:	463e      	mov	r6, r7
 800b4f6:	6820      	ldr	r0, [r4, #0]
 800b4f8:	4632      	mov	r2, r6
 800b4fa:	4641      	mov	r1, r8
 800b4fc:	f000 fb6a 	bl	800bbd4 <memmove>
 800b500:	68a3      	ldr	r3, [r4, #8]
 800b502:	1b9b      	subs	r3, r3, r6
 800b504:	60a3      	str	r3, [r4, #8]
 800b506:	6823      	ldr	r3, [r4, #0]
 800b508:	4433      	add	r3, r6
 800b50a:	6023      	str	r3, [r4, #0]
 800b50c:	2000      	movs	r0, #0
 800b50e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b512:	462a      	mov	r2, r5
 800b514:	f000 ff51 	bl	800c3ba <_realloc_r>
 800b518:	4606      	mov	r6, r0
 800b51a:	2800      	cmp	r0, #0
 800b51c:	d1e0      	bne.n	800b4e0 <__ssputs_r+0x5c>
 800b51e:	6921      	ldr	r1, [r4, #16]
 800b520:	4650      	mov	r0, sl
 800b522:	f7fe fb79 	bl	8009c18 <_free_r>
 800b526:	230c      	movs	r3, #12
 800b528:	f8ca 3000 	str.w	r3, [sl]
 800b52c:	89a3      	ldrh	r3, [r4, #12]
 800b52e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b532:	81a3      	strh	r3, [r4, #12]
 800b534:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b538:	e7e9      	b.n	800b50e <__ssputs_r+0x8a>
	...

0800b53c <_svfiprintf_r>:
 800b53c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b540:	4698      	mov	r8, r3
 800b542:	898b      	ldrh	r3, [r1, #12]
 800b544:	061b      	lsls	r3, r3, #24
 800b546:	b09d      	sub	sp, #116	@ 0x74
 800b548:	4607      	mov	r7, r0
 800b54a:	460d      	mov	r5, r1
 800b54c:	4614      	mov	r4, r2
 800b54e:	d510      	bpl.n	800b572 <_svfiprintf_r+0x36>
 800b550:	690b      	ldr	r3, [r1, #16]
 800b552:	b973      	cbnz	r3, 800b572 <_svfiprintf_r+0x36>
 800b554:	2140      	movs	r1, #64	@ 0x40
 800b556:	f7fe fbd3 	bl	8009d00 <_malloc_r>
 800b55a:	6028      	str	r0, [r5, #0]
 800b55c:	6128      	str	r0, [r5, #16]
 800b55e:	b930      	cbnz	r0, 800b56e <_svfiprintf_r+0x32>
 800b560:	230c      	movs	r3, #12
 800b562:	603b      	str	r3, [r7, #0]
 800b564:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b568:	b01d      	add	sp, #116	@ 0x74
 800b56a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b56e:	2340      	movs	r3, #64	@ 0x40
 800b570:	616b      	str	r3, [r5, #20]
 800b572:	2300      	movs	r3, #0
 800b574:	9309      	str	r3, [sp, #36]	@ 0x24
 800b576:	2320      	movs	r3, #32
 800b578:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b57c:	f8cd 800c 	str.w	r8, [sp, #12]
 800b580:	2330      	movs	r3, #48	@ 0x30
 800b582:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b720 <_svfiprintf_r+0x1e4>
 800b586:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b58a:	f04f 0901 	mov.w	r9, #1
 800b58e:	4623      	mov	r3, r4
 800b590:	469a      	mov	sl, r3
 800b592:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b596:	b10a      	cbz	r2, 800b59c <_svfiprintf_r+0x60>
 800b598:	2a25      	cmp	r2, #37	@ 0x25
 800b59a:	d1f9      	bne.n	800b590 <_svfiprintf_r+0x54>
 800b59c:	ebba 0b04 	subs.w	fp, sl, r4
 800b5a0:	d00b      	beq.n	800b5ba <_svfiprintf_r+0x7e>
 800b5a2:	465b      	mov	r3, fp
 800b5a4:	4622      	mov	r2, r4
 800b5a6:	4629      	mov	r1, r5
 800b5a8:	4638      	mov	r0, r7
 800b5aa:	f7ff ff6b 	bl	800b484 <__ssputs_r>
 800b5ae:	3001      	adds	r0, #1
 800b5b0:	f000 80a7 	beq.w	800b702 <_svfiprintf_r+0x1c6>
 800b5b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b5b6:	445a      	add	r2, fp
 800b5b8:	9209      	str	r2, [sp, #36]	@ 0x24
 800b5ba:	f89a 3000 	ldrb.w	r3, [sl]
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	f000 809f 	beq.w	800b702 <_svfiprintf_r+0x1c6>
 800b5c4:	2300      	movs	r3, #0
 800b5c6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b5ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b5ce:	f10a 0a01 	add.w	sl, sl, #1
 800b5d2:	9304      	str	r3, [sp, #16]
 800b5d4:	9307      	str	r3, [sp, #28]
 800b5d6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b5da:	931a      	str	r3, [sp, #104]	@ 0x68
 800b5dc:	4654      	mov	r4, sl
 800b5de:	2205      	movs	r2, #5
 800b5e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b5e4:	484e      	ldr	r0, [pc, #312]	@ (800b720 <_svfiprintf_r+0x1e4>)
 800b5e6:	f7f4 fe1b 	bl	8000220 <memchr>
 800b5ea:	9a04      	ldr	r2, [sp, #16]
 800b5ec:	b9d8      	cbnz	r0, 800b626 <_svfiprintf_r+0xea>
 800b5ee:	06d0      	lsls	r0, r2, #27
 800b5f0:	bf44      	itt	mi
 800b5f2:	2320      	movmi	r3, #32
 800b5f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b5f8:	0711      	lsls	r1, r2, #28
 800b5fa:	bf44      	itt	mi
 800b5fc:	232b      	movmi	r3, #43	@ 0x2b
 800b5fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b602:	f89a 3000 	ldrb.w	r3, [sl]
 800b606:	2b2a      	cmp	r3, #42	@ 0x2a
 800b608:	d015      	beq.n	800b636 <_svfiprintf_r+0xfa>
 800b60a:	9a07      	ldr	r2, [sp, #28]
 800b60c:	4654      	mov	r4, sl
 800b60e:	2000      	movs	r0, #0
 800b610:	f04f 0c0a 	mov.w	ip, #10
 800b614:	4621      	mov	r1, r4
 800b616:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b61a:	3b30      	subs	r3, #48	@ 0x30
 800b61c:	2b09      	cmp	r3, #9
 800b61e:	d94b      	bls.n	800b6b8 <_svfiprintf_r+0x17c>
 800b620:	b1b0      	cbz	r0, 800b650 <_svfiprintf_r+0x114>
 800b622:	9207      	str	r2, [sp, #28]
 800b624:	e014      	b.n	800b650 <_svfiprintf_r+0x114>
 800b626:	eba0 0308 	sub.w	r3, r0, r8
 800b62a:	fa09 f303 	lsl.w	r3, r9, r3
 800b62e:	4313      	orrs	r3, r2
 800b630:	9304      	str	r3, [sp, #16]
 800b632:	46a2      	mov	sl, r4
 800b634:	e7d2      	b.n	800b5dc <_svfiprintf_r+0xa0>
 800b636:	9b03      	ldr	r3, [sp, #12]
 800b638:	1d19      	adds	r1, r3, #4
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	9103      	str	r1, [sp, #12]
 800b63e:	2b00      	cmp	r3, #0
 800b640:	bfbb      	ittet	lt
 800b642:	425b      	neglt	r3, r3
 800b644:	f042 0202 	orrlt.w	r2, r2, #2
 800b648:	9307      	strge	r3, [sp, #28]
 800b64a:	9307      	strlt	r3, [sp, #28]
 800b64c:	bfb8      	it	lt
 800b64e:	9204      	strlt	r2, [sp, #16]
 800b650:	7823      	ldrb	r3, [r4, #0]
 800b652:	2b2e      	cmp	r3, #46	@ 0x2e
 800b654:	d10a      	bne.n	800b66c <_svfiprintf_r+0x130>
 800b656:	7863      	ldrb	r3, [r4, #1]
 800b658:	2b2a      	cmp	r3, #42	@ 0x2a
 800b65a:	d132      	bne.n	800b6c2 <_svfiprintf_r+0x186>
 800b65c:	9b03      	ldr	r3, [sp, #12]
 800b65e:	1d1a      	adds	r2, r3, #4
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	9203      	str	r2, [sp, #12]
 800b664:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b668:	3402      	adds	r4, #2
 800b66a:	9305      	str	r3, [sp, #20]
 800b66c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b730 <_svfiprintf_r+0x1f4>
 800b670:	7821      	ldrb	r1, [r4, #0]
 800b672:	2203      	movs	r2, #3
 800b674:	4650      	mov	r0, sl
 800b676:	f7f4 fdd3 	bl	8000220 <memchr>
 800b67a:	b138      	cbz	r0, 800b68c <_svfiprintf_r+0x150>
 800b67c:	9b04      	ldr	r3, [sp, #16]
 800b67e:	eba0 000a 	sub.w	r0, r0, sl
 800b682:	2240      	movs	r2, #64	@ 0x40
 800b684:	4082      	lsls	r2, r0
 800b686:	4313      	orrs	r3, r2
 800b688:	3401      	adds	r4, #1
 800b68a:	9304      	str	r3, [sp, #16]
 800b68c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b690:	4824      	ldr	r0, [pc, #144]	@ (800b724 <_svfiprintf_r+0x1e8>)
 800b692:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b696:	2206      	movs	r2, #6
 800b698:	f7f4 fdc2 	bl	8000220 <memchr>
 800b69c:	2800      	cmp	r0, #0
 800b69e:	d036      	beq.n	800b70e <_svfiprintf_r+0x1d2>
 800b6a0:	4b21      	ldr	r3, [pc, #132]	@ (800b728 <_svfiprintf_r+0x1ec>)
 800b6a2:	bb1b      	cbnz	r3, 800b6ec <_svfiprintf_r+0x1b0>
 800b6a4:	9b03      	ldr	r3, [sp, #12]
 800b6a6:	3307      	adds	r3, #7
 800b6a8:	f023 0307 	bic.w	r3, r3, #7
 800b6ac:	3308      	adds	r3, #8
 800b6ae:	9303      	str	r3, [sp, #12]
 800b6b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b6b2:	4433      	add	r3, r6
 800b6b4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b6b6:	e76a      	b.n	800b58e <_svfiprintf_r+0x52>
 800b6b8:	fb0c 3202 	mla	r2, ip, r2, r3
 800b6bc:	460c      	mov	r4, r1
 800b6be:	2001      	movs	r0, #1
 800b6c0:	e7a8      	b.n	800b614 <_svfiprintf_r+0xd8>
 800b6c2:	2300      	movs	r3, #0
 800b6c4:	3401      	adds	r4, #1
 800b6c6:	9305      	str	r3, [sp, #20]
 800b6c8:	4619      	mov	r1, r3
 800b6ca:	f04f 0c0a 	mov.w	ip, #10
 800b6ce:	4620      	mov	r0, r4
 800b6d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b6d4:	3a30      	subs	r2, #48	@ 0x30
 800b6d6:	2a09      	cmp	r2, #9
 800b6d8:	d903      	bls.n	800b6e2 <_svfiprintf_r+0x1a6>
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	d0c6      	beq.n	800b66c <_svfiprintf_r+0x130>
 800b6de:	9105      	str	r1, [sp, #20]
 800b6e0:	e7c4      	b.n	800b66c <_svfiprintf_r+0x130>
 800b6e2:	fb0c 2101 	mla	r1, ip, r1, r2
 800b6e6:	4604      	mov	r4, r0
 800b6e8:	2301      	movs	r3, #1
 800b6ea:	e7f0      	b.n	800b6ce <_svfiprintf_r+0x192>
 800b6ec:	ab03      	add	r3, sp, #12
 800b6ee:	9300      	str	r3, [sp, #0]
 800b6f0:	462a      	mov	r2, r5
 800b6f2:	4b0e      	ldr	r3, [pc, #56]	@ (800b72c <_svfiprintf_r+0x1f0>)
 800b6f4:	a904      	add	r1, sp, #16
 800b6f6:	4638      	mov	r0, r7
 800b6f8:	f7fc fbc4 	bl	8007e84 <_printf_float>
 800b6fc:	1c42      	adds	r2, r0, #1
 800b6fe:	4606      	mov	r6, r0
 800b700:	d1d6      	bne.n	800b6b0 <_svfiprintf_r+0x174>
 800b702:	89ab      	ldrh	r3, [r5, #12]
 800b704:	065b      	lsls	r3, r3, #25
 800b706:	f53f af2d 	bmi.w	800b564 <_svfiprintf_r+0x28>
 800b70a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b70c:	e72c      	b.n	800b568 <_svfiprintf_r+0x2c>
 800b70e:	ab03      	add	r3, sp, #12
 800b710:	9300      	str	r3, [sp, #0]
 800b712:	462a      	mov	r2, r5
 800b714:	4b05      	ldr	r3, [pc, #20]	@ (800b72c <_svfiprintf_r+0x1f0>)
 800b716:	a904      	add	r1, sp, #16
 800b718:	4638      	mov	r0, r7
 800b71a:	f7fc fe4b 	bl	80083b4 <_printf_i>
 800b71e:	e7ed      	b.n	800b6fc <_svfiprintf_r+0x1c0>
 800b720:	0800c9a9 	.word	0x0800c9a9
 800b724:	0800c9b3 	.word	0x0800c9b3
 800b728:	08007e85 	.word	0x08007e85
 800b72c:	0800b485 	.word	0x0800b485
 800b730:	0800c9af 	.word	0x0800c9af

0800b734 <__sfputc_r>:
 800b734:	6893      	ldr	r3, [r2, #8]
 800b736:	3b01      	subs	r3, #1
 800b738:	2b00      	cmp	r3, #0
 800b73a:	b410      	push	{r4}
 800b73c:	6093      	str	r3, [r2, #8]
 800b73e:	da08      	bge.n	800b752 <__sfputc_r+0x1e>
 800b740:	6994      	ldr	r4, [r2, #24]
 800b742:	42a3      	cmp	r3, r4
 800b744:	db01      	blt.n	800b74a <__sfputc_r+0x16>
 800b746:	290a      	cmp	r1, #10
 800b748:	d103      	bne.n	800b752 <__sfputc_r+0x1e>
 800b74a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b74e:	f7fd bafa 	b.w	8008d46 <__swbuf_r>
 800b752:	6813      	ldr	r3, [r2, #0]
 800b754:	1c58      	adds	r0, r3, #1
 800b756:	6010      	str	r0, [r2, #0]
 800b758:	7019      	strb	r1, [r3, #0]
 800b75a:	4608      	mov	r0, r1
 800b75c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b760:	4770      	bx	lr

0800b762 <__sfputs_r>:
 800b762:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b764:	4606      	mov	r6, r0
 800b766:	460f      	mov	r7, r1
 800b768:	4614      	mov	r4, r2
 800b76a:	18d5      	adds	r5, r2, r3
 800b76c:	42ac      	cmp	r4, r5
 800b76e:	d101      	bne.n	800b774 <__sfputs_r+0x12>
 800b770:	2000      	movs	r0, #0
 800b772:	e007      	b.n	800b784 <__sfputs_r+0x22>
 800b774:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b778:	463a      	mov	r2, r7
 800b77a:	4630      	mov	r0, r6
 800b77c:	f7ff ffda 	bl	800b734 <__sfputc_r>
 800b780:	1c43      	adds	r3, r0, #1
 800b782:	d1f3      	bne.n	800b76c <__sfputs_r+0xa>
 800b784:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b788 <_vfiprintf_r>:
 800b788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b78c:	460d      	mov	r5, r1
 800b78e:	b09d      	sub	sp, #116	@ 0x74
 800b790:	4614      	mov	r4, r2
 800b792:	4698      	mov	r8, r3
 800b794:	4606      	mov	r6, r0
 800b796:	b118      	cbz	r0, 800b7a0 <_vfiprintf_r+0x18>
 800b798:	6a03      	ldr	r3, [r0, #32]
 800b79a:	b90b      	cbnz	r3, 800b7a0 <_vfiprintf_r+0x18>
 800b79c:	f7fd f9ca 	bl	8008b34 <__sinit>
 800b7a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b7a2:	07d9      	lsls	r1, r3, #31
 800b7a4:	d405      	bmi.n	800b7b2 <_vfiprintf_r+0x2a>
 800b7a6:	89ab      	ldrh	r3, [r5, #12]
 800b7a8:	059a      	lsls	r2, r3, #22
 800b7aa:	d402      	bmi.n	800b7b2 <_vfiprintf_r+0x2a>
 800b7ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b7ae:	f7fd fbdc 	bl	8008f6a <__retarget_lock_acquire_recursive>
 800b7b2:	89ab      	ldrh	r3, [r5, #12]
 800b7b4:	071b      	lsls	r3, r3, #28
 800b7b6:	d501      	bpl.n	800b7bc <_vfiprintf_r+0x34>
 800b7b8:	692b      	ldr	r3, [r5, #16]
 800b7ba:	b99b      	cbnz	r3, 800b7e4 <_vfiprintf_r+0x5c>
 800b7bc:	4629      	mov	r1, r5
 800b7be:	4630      	mov	r0, r6
 800b7c0:	f7fd fb00 	bl	8008dc4 <__swsetup_r>
 800b7c4:	b170      	cbz	r0, 800b7e4 <_vfiprintf_r+0x5c>
 800b7c6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b7c8:	07dc      	lsls	r4, r3, #31
 800b7ca:	d504      	bpl.n	800b7d6 <_vfiprintf_r+0x4e>
 800b7cc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b7d0:	b01d      	add	sp, #116	@ 0x74
 800b7d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7d6:	89ab      	ldrh	r3, [r5, #12]
 800b7d8:	0598      	lsls	r0, r3, #22
 800b7da:	d4f7      	bmi.n	800b7cc <_vfiprintf_r+0x44>
 800b7dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b7de:	f7fd fbc5 	bl	8008f6c <__retarget_lock_release_recursive>
 800b7e2:	e7f3      	b.n	800b7cc <_vfiprintf_r+0x44>
 800b7e4:	2300      	movs	r3, #0
 800b7e6:	9309      	str	r3, [sp, #36]	@ 0x24
 800b7e8:	2320      	movs	r3, #32
 800b7ea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b7ee:	f8cd 800c 	str.w	r8, [sp, #12]
 800b7f2:	2330      	movs	r3, #48	@ 0x30
 800b7f4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b9a4 <_vfiprintf_r+0x21c>
 800b7f8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b7fc:	f04f 0901 	mov.w	r9, #1
 800b800:	4623      	mov	r3, r4
 800b802:	469a      	mov	sl, r3
 800b804:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b808:	b10a      	cbz	r2, 800b80e <_vfiprintf_r+0x86>
 800b80a:	2a25      	cmp	r2, #37	@ 0x25
 800b80c:	d1f9      	bne.n	800b802 <_vfiprintf_r+0x7a>
 800b80e:	ebba 0b04 	subs.w	fp, sl, r4
 800b812:	d00b      	beq.n	800b82c <_vfiprintf_r+0xa4>
 800b814:	465b      	mov	r3, fp
 800b816:	4622      	mov	r2, r4
 800b818:	4629      	mov	r1, r5
 800b81a:	4630      	mov	r0, r6
 800b81c:	f7ff ffa1 	bl	800b762 <__sfputs_r>
 800b820:	3001      	adds	r0, #1
 800b822:	f000 80a7 	beq.w	800b974 <_vfiprintf_r+0x1ec>
 800b826:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b828:	445a      	add	r2, fp
 800b82a:	9209      	str	r2, [sp, #36]	@ 0x24
 800b82c:	f89a 3000 	ldrb.w	r3, [sl]
 800b830:	2b00      	cmp	r3, #0
 800b832:	f000 809f 	beq.w	800b974 <_vfiprintf_r+0x1ec>
 800b836:	2300      	movs	r3, #0
 800b838:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b83c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b840:	f10a 0a01 	add.w	sl, sl, #1
 800b844:	9304      	str	r3, [sp, #16]
 800b846:	9307      	str	r3, [sp, #28]
 800b848:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b84c:	931a      	str	r3, [sp, #104]	@ 0x68
 800b84e:	4654      	mov	r4, sl
 800b850:	2205      	movs	r2, #5
 800b852:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b856:	4853      	ldr	r0, [pc, #332]	@ (800b9a4 <_vfiprintf_r+0x21c>)
 800b858:	f7f4 fce2 	bl	8000220 <memchr>
 800b85c:	9a04      	ldr	r2, [sp, #16]
 800b85e:	b9d8      	cbnz	r0, 800b898 <_vfiprintf_r+0x110>
 800b860:	06d1      	lsls	r1, r2, #27
 800b862:	bf44      	itt	mi
 800b864:	2320      	movmi	r3, #32
 800b866:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b86a:	0713      	lsls	r3, r2, #28
 800b86c:	bf44      	itt	mi
 800b86e:	232b      	movmi	r3, #43	@ 0x2b
 800b870:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b874:	f89a 3000 	ldrb.w	r3, [sl]
 800b878:	2b2a      	cmp	r3, #42	@ 0x2a
 800b87a:	d015      	beq.n	800b8a8 <_vfiprintf_r+0x120>
 800b87c:	9a07      	ldr	r2, [sp, #28]
 800b87e:	4654      	mov	r4, sl
 800b880:	2000      	movs	r0, #0
 800b882:	f04f 0c0a 	mov.w	ip, #10
 800b886:	4621      	mov	r1, r4
 800b888:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b88c:	3b30      	subs	r3, #48	@ 0x30
 800b88e:	2b09      	cmp	r3, #9
 800b890:	d94b      	bls.n	800b92a <_vfiprintf_r+0x1a2>
 800b892:	b1b0      	cbz	r0, 800b8c2 <_vfiprintf_r+0x13a>
 800b894:	9207      	str	r2, [sp, #28]
 800b896:	e014      	b.n	800b8c2 <_vfiprintf_r+0x13a>
 800b898:	eba0 0308 	sub.w	r3, r0, r8
 800b89c:	fa09 f303 	lsl.w	r3, r9, r3
 800b8a0:	4313      	orrs	r3, r2
 800b8a2:	9304      	str	r3, [sp, #16]
 800b8a4:	46a2      	mov	sl, r4
 800b8a6:	e7d2      	b.n	800b84e <_vfiprintf_r+0xc6>
 800b8a8:	9b03      	ldr	r3, [sp, #12]
 800b8aa:	1d19      	adds	r1, r3, #4
 800b8ac:	681b      	ldr	r3, [r3, #0]
 800b8ae:	9103      	str	r1, [sp, #12]
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	bfbb      	ittet	lt
 800b8b4:	425b      	neglt	r3, r3
 800b8b6:	f042 0202 	orrlt.w	r2, r2, #2
 800b8ba:	9307      	strge	r3, [sp, #28]
 800b8bc:	9307      	strlt	r3, [sp, #28]
 800b8be:	bfb8      	it	lt
 800b8c0:	9204      	strlt	r2, [sp, #16]
 800b8c2:	7823      	ldrb	r3, [r4, #0]
 800b8c4:	2b2e      	cmp	r3, #46	@ 0x2e
 800b8c6:	d10a      	bne.n	800b8de <_vfiprintf_r+0x156>
 800b8c8:	7863      	ldrb	r3, [r4, #1]
 800b8ca:	2b2a      	cmp	r3, #42	@ 0x2a
 800b8cc:	d132      	bne.n	800b934 <_vfiprintf_r+0x1ac>
 800b8ce:	9b03      	ldr	r3, [sp, #12]
 800b8d0:	1d1a      	adds	r2, r3, #4
 800b8d2:	681b      	ldr	r3, [r3, #0]
 800b8d4:	9203      	str	r2, [sp, #12]
 800b8d6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b8da:	3402      	adds	r4, #2
 800b8dc:	9305      	str	r3, [sp, #20]
 800b8de:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b9b4 <_vfiprintf_r+0x22c>
 800b8e2:	7821      	ldrb	r1, [r4, #0]
 800b8e4:	2203      	movs	r2, #3
 800b8e6:	4650      	mov	r0, sl
 800b8e8:	f7f4 fc9a 	bl	8000220 <memchr>
 800b8ec:	b138      	cbz	r0, 800b8fe <_vfiprintf_r+0x176>
 800b8ee:	9b04      	ldr	r3, [sp, #16]
 800b8f0:	eba0 000a 	sub.w	r0, r0, sl
 800b8f4:	2240      	movs	r2, #64	@ 0x40
 800b8f6:	4082      	lsls	r2, r0
 800b8f8:	4313      	orrs	r3, r2
 800b8fa:	3401      	adds	r4, #1
 800b8fc:	9304      	str	r3, [sp, #16]
 800b8fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b902:	4829      	ldr	r0, [pc, #164]	@ (800b9a8 <_vfiprintf_r+0x220>)
 800b904:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b908:	2206      	movs	r2, #6
 800b90a:	f7f4 fc89 	bl	8000220 <memchr>
 800b90e:	2800      	cmp	r0, #0
 800b910:	d03f      	beq.n	800b992 <_vfiprintf_r+0x20a>
 800b912:	4b26      	ldr	r3, [pc, #152]	@ (800b9ac <_vfiprintf_r+0x224>)
 800b914:	bb1b      	cbnz	r3, 800b95e <_vfiprintf_r+0x1d6>
 800b916:	9b03      	ldr	r3, [sp, #12]
 800b918:	3307      	adds	r3, #7
 800b91a:	f023 0307 	bic.w	r3, r3, #7
 800b91e:	3308      	adds	r3, #8
 800b920:	9303      	str	r3, [sp, #12]
 800b922:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b924:	443b      	add	r3, r7
 800b926:	9309      	str	r3, [sp, #36]	@ 0x24
 800b928:	e76a      	b.n	800b800 <_vfiprintf_r+0x78>
 800b92a:	fb0c 3202 	mla	r2, ip, r2, r3
 800b92e:	460c      	mov	r4, r1
 800b930:	2001      	movs	r0, #1
 800b932:	e7a8      	b.n	800b886 <_vfiprintf_r+0xfe>
 800b934:	2300      	movs	r3, #0
 800b936:	3401      	adds	r4, #1
 800b938:	9305      	str	r3, [sp, #20]
 800b93a:	4619      	mov	r1, r3
 800b93c:	f04f 0c0a 	mov.w	ip, #10
 800b940:	4620      	mov	r0, r4
 800b942:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b946:	3a30      	subs	r2, #48	@ 0x30
 800b948:	2a09      	cmp	r2, #9
 800b94a:	d903      	bls.n	800b954 <_vfiprintf_r+0x1cc>
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d0c6      	beq.n	800b8de <_vfiprintf_r+0x156>
 800b950:	9105      	str	r1, [sp, #20]
 800b952:	e7c4      	b.n	800b8de <_vfiprintf_r+0x156>
 800b954:	fb0c 2101 	mla	r1, ip, r1, r2
 800b958:	4604      	mov	r4, r0
 800b95a:	2301      	movs	r3, #1
 800b95c:	e7f0      	b.n	800b940 <_vfiprintf_r+0x1b8>
 800b95e:	ab03      	add	r3, sp, #12
 800b960:	9300      	str	r3, [sp, #0]
 800b962:	462a      	mov	r2, r5
 800b964:	4b12      	ldr	r3, [pc, #72]	@ (800b9b0 <_vfiprintf_r+0x228>)
 800b966:	a904      	add	r1, sp, #16
 800b968:	4630      	mov	r0, r6
 800b96a:	f7fc fa8b 	bl	8007e84 <_printf_float>
 800b96e:	4607      	mov	r7, r0
 800b970:	1c78      	adds	r0, r7, #1
 800b972:	d1d6      	bne.n	800b922 <_vfiprintf_r+0x19a>
 800b974:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b976:	07d9      	lsls	r1, r3, #31
 800b978:	d405      	bmi.n	800b986 <_vfiprintf_r+0x1fe>
 800b97a:	89ab      	ldrh	r3, [r5, #12]
 800b97c:	059a      	lsls	r2, r3, #22
 800b97e:	d402      	bmi.n	800b986 <_vfiprintf_r+0x1fe>
 800b980:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b982:	f7fd faf3 	bl	8008f6c <__retarget_lock_release_recursive>
 800b986:	89ab      	ldrh	r3, [r5, #12]
 800b988:	065b      	lsls	r3, r3, #25
 800b98a:	f53f af1f 	bmi.w	800b7cc <_vfiprintf_r+0x44>
 800b98e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b990:	e71e      	b.n	800b7d0 <_vfiprintf_r+0x48>
 800b992:	ab03      	add	r3, sp, #12
 800b994:	9300      	str	r3, [sp, #0]
 800b996:	462a      	mov	r2, r5
 800b998:	4b05      	ldr	r3, [pc, #20]	@ (800b9b0 <_vfiprintf_r+0x228>)
 800b99a:	a904      	add	r1, sp, #16
 800b99c:	4630      	mov	r0, r6
 800b99e:	f7fc fd09 	bl	80083b4 <_printf_i>
 800b9a2:	e7e4      	b.n	800b96e <_vfiprintf_r+0x1e6>
 800b9a4:	0800c9a9 	.word	0x0800c9a9
 800b9a8:	0800c9b3 	.word	0x0800c9b3
 800b9ac:	08007e85 	.word	0x08007e85
 800b9b0:	0800b763 	.word	0x0800b763
 800b9b4:	0800c9af 	.word	0x0800c9af

0800b9b8 <__sflush_r>:
 800b9b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b9bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b9c0:	0716      	lsls	r6, r2, #28
 800b9c2:	4605      	mov	r5, r0
 800b9c4:	460c      	mov	r4, r1
 800b9c6:	d454      	bmi.n	800ba72 <__sflush_r+0xba>
 800b9c8:	684b      	ldr	r3, [r1, #4]
 800b9ca:	2b00      	cmp	r3, #0
 800b9cc:	dc02      	bgt.n	800b9d4 <__sflush_r+0x1c>
 800b9ce:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b9d0:	2b00      	cmp	r3, #0
 800b9d2:	dd48      	ble.n	800ba66 <__sflush_r+0xae>
 800b9d4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b9d6:	2e00      	cmp	r6, #0
 800b9d8:	d045      	beq.n	800ba66 <__sflush_r+0xae>
 800b9da:	2300      	movs	r3, #0
 800b9dc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b9e0:	682f      	ldr	r7, [r5, #0]
 800b9e2:	6a21      	ldr	r1, [r4, #32]
 800b9e4:	602b      	str	r3, [r5, #0]
 800b9e6:	d030      	beq.n	800ba4a <__sflush_r+0x92>
 800b9e8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b9ea:	89a3      	ldrh	r3, [r4, #12]
 800b9ec:	0759      	lsls	r1, r3, #29
 800b9ee:	d505      	bpl.n	800b9fc <__sflush_r+0x44>
 800b9f0:	6863      	ldr	r3, [r4, #4]
 800b9f2:	1ad2      	subs	r2, r2, r3
 800b9f4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b9f6:	b10b      	cbz	r3, 800b9fc <__sflush_r+0x44>
 800b9f8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b9fa:	1ad2      	subs	r2, r2, r3
 800b9fc:	2300      	movs	r3, #0
 800b9fe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ba00:	6a21      	ldr	r1, [r4, #32]
 800ba02:	4628      	mov	r0, r5
 800ba04:	47b0      	blx	r6
 800ba06:	1c43      	adds	r3, r0, #1
 800ba08:	89a3      	ldrh	r3, [r4, #12]
 800ba0a:	d106      	bne.n	800ba1a <__sflush_r+0x62>
 800ba0c:	6829      	ldr	r1, [r5, #0]
 800ba0e:	291d      	cmp	r1, #29
 800ba10:	d82b      	bhi.n	800ba6a <__sflush_r+0xb2>
 800ba12:	4a2a      	ldr	r2, [pc, #168]	@ (800babc <__sflush_r+0x104>)
 800ba14:	410a      	asrs	r2, r1
 800ba16:	07d6      	lsls	r6, r2, #31
 800ba18:	d427      	bmi.n	800ba6a <__sflush_r+0xb2>
 800ba1a:	2200      	movs	r2, #0
 800ba1c:	6062      	str	r2, [r4, #4]
 800ba1e:	04d9      	lsls	r1, r3, #19
 800ba20:	6922      	ldr	r2, [r4, #16]
 800ba22:	6022      	str	r2, [r4, #0]
 800ba24:	d504      	bpl.n	800ba30 <__sflush_r+0x78>
 800ba26:	1c42      	adds	r2, r0, #1
 800ba28:	d101      	bne.n	800ba2e <__sflush_r+0x76>
 800ba2a:	682b      	ldr	r3, [r5, #0]
 800ba2c:	b903      	cbnz	r3, 800ba30 <__sflush_r+0x78>
 800ba2e:	6560      	str	r0, [r4, #84]	@ 0x54
 800ba30:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ba32:	602f      	str	r7, [r5, #0]
 800ba34:	b1b9      	cbz	r1, 800ba66 <__sflush_r+0xae>
 800ba36:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ba3a:	4299      	cmp	r1, r3
 800ba3c:	d002      	beq.n	800ba44 <__sflush_r+0x8c>
 800ba3e:	4628      	mov	r0, r5
 800ba40:	f7fe f8ea 	bl	8009c18 <_free_r>
 800ba44:	2300      	movs	r3, #0
 800ba46:	6363      	str	r3, [r4, #52]	@ 0x34
 800ba48:	e00d      	b.n	800ba66 <__sflush_r+0xae>
 800ba4a:	2301      	movs	r3, #1
 800ba4c:	4628      	mov	r0, r5
 800ba4e:	47b0      	blx	r6
 800ba50:	4602      	mov	r2, r0
 800ba52:	1c50      	adds	r0, r2, #1
 800ba54:	d1c9      	bne.n	800b9ea <__sflush_r+0x32>
 800ba56:	682b      	ldr	r3, [r5, #0]
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	d0c6      	beq.n	800b9ea <__sflush_r+0x32>
 800ba5c:	2b1d      	cmp	r3, #29
 800ba5e:	d001      	beq.n	800ba64 <__sflush_r+0xac>
 800ba60:	2b16      	cmp	r3, #22
 800ba62:	d11e      	bne.n	800baa2 <__sflush_r+0xea>
 800ba64:	602f      	str	r7, [r5, #0]
 800ba66:	2000      	movs	r0, #0
 800ba68:	e022      	b.n	800bab0 <__sflush_r+0xf8>
 800ba6a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ba6e:	b21b      	sxth	r3, r3
 800ba70:	e01b      	b.n	800baaa <__sflush_r+0xf2>
 800ba72:	690f      	ldr	r7, [r1, #16]
 800ba74:	2f00      	cmp	r7, #0
 800ba76:	d0f6      	beq.n	800ba66 <__sflush_r+0xae>
 800ba78:	0793      	lsls	r3, r2, #30
 800ba7a:	680e      	ldr	r6, [r1, #0]
 800ba7c:	bf08      	it	eq
 800ba7e:	694b      	ldreq	r3, [r1, #20]
 800ba80:	600f      	str	r7, [r1, #0]
 800ba82:	bf18      	it	ne
 800ba84:	2300      	movne	r3, #0
 800ba86:	eba6 0807 	sub.w	r8, r6, r7
 800ba8a:	608b      	str	r3, [r1, #8]
 800ba8c:	f1b8 0f00 	cmp.w	r8, #0
 800ba90:	dde9      	ble.n	800ba66 <__sflush_r+0xae>
 800ba92:	6a21      	ldr	r1, [r4, #32]
 800ba94:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ba96:	4643      	mov	r3, r8
 800ba98:	463a      	mov	r2, r7
 800ba9a:	4628      	mov	r0, r5
 800ba9c:	47b0      	blx	r6
 800ba9e:	2800      	cmp	r0, #0
 800baa0:	dc08      	bgt.n	800bab4 <__sflush_r+0xfc>
 800baa2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800baa6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800baaa:	81a3      	strh	r3, [r4, #12]
 800baac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bab0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bab4:	4407      	add	r7, r0
 800bab6:	eba8 0800 	sub.w	r8, r8, r0
 800baba:	e7e7      	b.n	800ba8c <__sflush_r+0xd4>
 800babc:	dfbffffe 	.word	0xdfbffffe

0800bac0 <_fflush_r>:
 800bac0:	b538      	push	{r3, r4, r5, lr}
 800bac2:	690b      	ldr	r3, [r1, #16]
 800bac4:	4605      	mov	r5, r0
 800bac6:	460c      	mov	r4, r1
 800bac8:	b913      	cbnz	r3, 800bad0 <_fflush_r+0x10>
 800baca:	2500      	movs	r5, #0
 800bacc:	4628      	mov	r0, r5
 800bace:	bd38      	pop	{r3, r4, r5, pc}
 800bad0:	b118      	cbz	r0, 800bada <_fflush_r+0x1a>
 800bad2:	6a03      	ldr	r3, [r0, #32]
 800bad4:	b90b      	cbnz	r3, 800bada <_fflush_r+0x1a>
 800bad6:	f7fd f82d 	bl	8008b34 <__sinit>
 800bada:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bade:	2b00      	cmp	r3, #0
 800bae0:	d0f3      	beq.n	800baca <_fflush_r+0xa>
 800bae2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bae4:	07d0      	lsls	r0, r2, #31
 800bae6:	d404      	bmi.n	800baf2 <_fflush_r+0x32>
 800bae8:	0599      	lsls	r1, r3, #22
 800baea:	d402      	bmi.n	800baf2 <_fflush_r+0x32>
 800baec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800baee:	f7fd fa3c 	bl	8008f6a <__retarget_lock_acquire_recursive>
 800baf2:	4628      	mov	r0, r5
 800baf4:	4621      	mov	r1, r4
 800baf6:	f7ff ff5f 	bl	800b9b8 <__sflush_r>
 800bafa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bafc:	07da      	lsls	r2, r3, #31
 800bafe:	4605      	mov	r5, r0
 800bb00:	d4e4      	bmi.n	800bacc <_fflush_r+0xc>
 800bb02:	89a3      	ldrh	r3, [r4, #12]
 800bb04:	059b      	lsls	r3, r3, #22
 800bb06:	d4e1      	bmi.n	800bacc <_fflush_r+0xc>
 800bb08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bb0a:	f7fd fa2f 	bl	8008f6c <__retarget_lock_release_recursive>
 800bb0e:	e7dd      	b.n	800bacc <_fflush_r+0xc>

0800bb10 <__swhatbuf_r>:
 800bb10:	b570      	push	{r4, r5, r6, lr}
 800bb12:	460c      	mov	r4, r1
 800bb14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb18:	2900      	cmp	r1, #0
 800bb1a:	b096      	sub	sp, #88	@ 0x58
 800bb1c:	4615      	mov	r5, r2
 800bb1e:	461e      	mov	r6, r3
 800bb20:	da0d      	bge.n	800bb3e <__swhatbuf_r+0x2e>
 800bb22:	89a3      	ldrh	r3, [r4, #12]
 800bb24:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bb28:	f04f 0100 	mov.w	r1, #0
 800bb2c:	bf14      	ite	ne
 800bb2e:	2340      	movne	r3, #64	@ 0x40
 800bb30:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bb34:	2000      	movs	r0, #0
 800bb36:	6031      	str	r1, [r6, #0]
 800bb38:	602b      	str	r3, [r5, #0]
 800bb3a:	b016      	add	sp, #88	@ 0x58
 800bb3c:	bd70      	pop	{r4, r5, r6, pc}
 800bb3e:	466a      	mov	r2, sp
 800bb40:	f000 f874 	bl	800bc2c <_fstat_r>
 800bb44:	2800      	cmp	r0, #0
 800bb46:	dbec      	blt.n	800bb22 <__swhatbuf_r+0x12>
 800bb48:	9901      	ldr	r1, [sp, #4]
 800bb4a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bb4e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bb52:	4259      	negs	r1, r3
 800bb54:	4159      	adcs	r1, r3
 800bb56:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bb5a:	e7eb      	b.n	800bb34 <__swhatbuf_r+0x24>

0800bb5c <__smakebuf_r>:
 800bb5c:	898b      	ldrh	r3, [r1, #12]
 800bb5e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bb60:	079d      	lsls	r5, r3, #30
 800bb62:	4606      	mov	r6, r0
 800bb64:	460c      	mov	r4, r1
 800bb66:	d507      	bpl.n	800bb78 <__smakebuf_r+0x1c>
 800bb68:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bb6c:	6023      	str	r3, [r4, #0]
 800bb6e:	6123      	str	r3, [r4, #16]
 800bb70:	2301      	movs	r3, #1
 800bb72:	6163      	str	r3, [r4, #20]
 800bb74:	b003      	add	sp, #12
 800bb76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bb78:	ab01      	add	r3, sp, #4
 800bb7a:	466a      	mov	r2, sp
 800bb7c:	f7ff ffc8 	bl	800bb10 <__swhatbuf_r>
 800bb80:	9f00      	ldr	r7, [sp, #0]
 800bb82:	4605      	mov	r5, r0
 800bb84:	4639      	mov	r1, r7
 800bb86:	4630      	mov	r0, r6
 800bb88:	f7fe f8ba 	bl	8009d00 <_malloc_r>
 800bb8c:	b948      	cbnz	r0, 800bba2 <__smakebuf_r+0x46>
 800bb8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb92:	059a      	lsls	r2, r3, #22
 800bb94:	d4ee      	bmi.n	800bb74 <__smakebuf_r+0x18>
 800bb96:	f023 0303 	bic.w	r3, r3, #3
 800bb9a:	f043 0302 	orr.w	r3, r3, #2
 800bb9e:	81a3      	strh	r3, [r4, #12]
 800bba0:	e7e2      	b.n	800bb68 <__smakebuf_r+0xc>
 800bba2:	89a3      	ldrh	r3, [r4, #12]
 800bba4:	6020      	str	r0, [r4, #0]
 800bba6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bbaa:	81a3      	strh	r3, [r4, #12]
 800bbac:	9b01      	ldr	r3, [sp, #4]
 800bbae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bbb2:	b15b      	cbz	r3, 800bbcc <__smakebuf_r+0x70>
 800bbb4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bbb8:	4630      	mov	r0, r6
 800bbba:	f000 f849 	bl	800bc50 <_isatty_r>
 800bbbe:	b128      	cbz	r0, 800bbcc <__smakebuf_r+0x70>
 800bbc0:	89a3      	ldrh	r3, [r4, #12]
 800bbc2:	f023 0303 	bic.w	r3, r3, #3
 800bbc6:	f043 0301 	orr.w	r3, r3, #1
 800bbca:	81a3      	strh	r3, [r4, #12]
 800bbcc:	89a3      	ldrh	r3, [r4, #12]
 800bbce:	431d      	orrs	r5, r3
 800bbd0:	81a5      	strh	r5, [r4, #12]
 800bbd2:	e7cf      	b.n	800bb74 <__smakebuf_r+0x18>

0800bbd4 <memmove>:
 800bbd4:	4288      	cmp	r0, r1
 800bbd6:	b510      	push	{r4, lr}
 800bbd8:	eb01 0402 	add.w	r4, r1, r2
 800bbdc:	d902      	bls.n	800bbe4 <memmove+0x10>
 800bbde:	4284      	cmp	r4, r0
 800bbe0:	4623      	mov	r3, r4
 800bbe2:	d807      	bhi.n	800bbf4 <memmove+0x20>
 800bbe4:	1e43      	subs	r3, r0, #1
 800bbe6:	42a1      	cmp	r1, r4
 800bbe8:	d008      	beq.n	800bbfc <memmove+0x28>
 800bbea:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bbee:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bbf2:	e7f8      	b.n	800bbe6 <memmove+0x12>
 800bbf4:	4402      	add	r2, r0
 800bbf6:	4601      	mov	r1, r0
 800bbf8:	428a      	cmp	r2, r1
 800bbfa:	d100      	bne.n	800bbfe <memmove+0x2a>
 800bbfc:	bd10      	pop	{r4, pc}
 800bbfe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bc02:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bc06:	e7f7      	b.n	800bbf8 <memmove+0x24>

0800bc08 <strncmp>:
 800bc08:	b510      	push	{r4, lr}
 800bc0a:	b16a      	cbz	r2, 800bc28 <strncmp+0x20>
 800bc0c:	3901      	subs	r1, #1
 800bc0e:	1884      	adds	r4, r0, r2
 800bc10:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bc14:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800bc18:	429a      	cmp	r2, r3
 800bc1a:	d103      	bne.n	800bc24 <strncmp+0x1c>
 800bc1c:	42a0      	cmp	r0, r4
 800bc1e:	d001      	beq.n	800bc24 <strncmp+0x1c>
 800bc20:	2a00      	cmp	r2, #0
 800bc22:	d1f5      	bne.n	800bc10 <strncmp+0x8>
 800bc24:	1ad0      	subs	r0, r2, r3
 800bc26:	bd10      	pop	{r4, pc}
 800bc28:	4610      	mov	r0, r2
 800bc2a:	e7fc      	b.n	800bc26 <strncmp+0x1e>

0800bc2c <_fstat_r>:
 800bc2c:	b538      	push	{r3, r4, r5, lr}
 800bc2e:	4d07      	ldr	r5, [pc, #28]	@ (800bc4c <_fstat_r+0x20>)
 800bc30:	2300      	movs	r3, #0
 800bc32:	4604      	mov	r4, r0
 800bc34:	4608      	mov	r0, r1
 800bc36:	4611      	mov	r1, r2
 800bc38:	602b      	str	r3, [r5, #0]
 800bc3a:	f7f5 fdd7 	bl	80017ec <_fstat>
 800bc3e:	1c43      	adds	r3, r0, #1
 800bc40:	d102      	bne.n	800bc48 <_fstat_r+0x1c>
 800bc42:	682b      	ldr	r3, [r5, #0]
 800bc44:	b103      	cbz	r3, 800bc48 <_fstat_r+0x1c>
 800bc46:	6023      	str	r3, [r4, #0]
 800bc48:	bd38      	pop	{r3, r4, r5, pc}
 800bc4a:	bf00      	nop
 800bc4c:	20004c70 	.word	0x20004c70

0800bc50 <_isatty_r>:
 800bc50:	b538      	push	{r3, r4, r5, lr}
 800bc52:	4d06      	ldr	r5, [pc, #24]	@ (800bc6c <_isatty_r+0x1c>)
 800bc54:	2300      	movs	r3, #0
 800bc56:	4604      	mov	r4, r0
 800bc58:	4608      	mov	r0, r1
 800bc5a:	602b      	str	r3, [r5, #0]
 800bc5c:	f7f5 fdd6 	bl	800180c <_isatty>
 800bc60:	1c43      	adds	r3, r0, #1
 800bc62:	d102      	bne.n	800bc6a <_isatty_r+0x1a>
 800bc64:	682b      	ldr	r3, [r5, #0]
 800bc66:	b103      	cbz	r3, 800bc6a <_isatty_r+0x1a>
 800bc68:	6023      	str	r3, [r4, #0]
 800bc6a:	bd38      	pop	{r3, r4, r5, pc}
 800bc6c:	20004c70 	.word	0x20004c70

0800bc70 <_sbrk_r>:
 800bc70:	b538      	push	{r3, r4, r5, lr}
 800bc72:	4d06      	ldr	r5, [pc, #24]	@ (800bc8c <_sbrk_r+0x1c>)
 800bc74:	2300      	movs	r3, #0
 800bc76:	4604      	mov	r4, r0
 800bc78:	4608      	mov	r0, r1
 800bc7a:	602b      	str	r3, [r5, #0]
 800bc7c:	f7f5 fdde 	bl	800183c <_sbrk>
 800bc80:	1c43      	adds	r3, r0, #1
 800bc82:	d102      	bne.n	800bc8a <_sbrk_r+0x1a>
 800bc84:	682b      	ldr	r3, [r5, #0]
 800bc86:	b103      	cbz	r3, 800bc8a <_sbrk_r+0x1a>
 800bc88:	6023      	str	r3, [r4, #0]
 800bc8a:	bd38      	pop	{r3, r4, r5, pc}
 800bc8c:	20004c70 	.word	0x20004c70

0800bc90 <memcpy>:
 800bc90:	440a      	add	r2, r1
 800bc92:	4291      	cmp	r1, r2
 800bc94:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800bc98:	d100      	bne.n	800bc9c <memcpy+0xc>
 800bc9a:	4770      	bx	lr
 800bc9c:	b510      	push	{r4, lr}
 800bc9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bca2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bca6:	4291      	cmp	r1, r2
 800bca8:	d1f9      	bne.n	800bc9e <memcpy+0xe>
 800bcaa:	bd10      	pop	{r4, pc}
 800bcac:	0000      	movs	r0, r0
	...

0800bcb0 <nan>:
 800bcb0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800bcb8 <nan+0x8>
 800bcb4:	4770      	bx	lr
 800bcb6:	bf00      	nop
 800bcb8:	00000000 	.word	0x00000000
 800bcbc:	7ff80000 	.word	0x7ff80000

0800bcc0 <__assert_func>:
 800bcc0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bcc2:	4614      	mov	r4, r2
 800bcc4:	461a      	mov	r2, r3
 800bcc6:	4b09      	ldr	r3, [pc, #36]	@ (800bcec <__assert_func+0x2c>)
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	4605      	mov	r5, r0
 800bccc:	68d8      	ldr	r0, [r3, #12]
 800bcce:	b954      	cbnz	r4, 800bce6 <__assert_func+0x26>
 800bcd0:	4b07      	ldr	r3, [pc, #28]	@ (800bcf0 <__assert_func+0x30>)
 800bcd2:	461c      	mov	r4, r3
 800bcd4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bcd8:	9100      	str	r1, [sp, #0]
 800bcda:	462b      	mov	r3, r5
 800bcdc:	4905      	ldr	r1, [pc, #20]	@ (800bcf4 <__assert_func+0x34>)
 800bcde:	f000 fba7 	bl	800c430 <fiprintf>
 800bce2:	f000 fbb7 	bl	800c454 <abort>
 800bce6:	4b04      	ldr	r3, [pc, #16]	@ (800bcf8 <__assert_func+0x38>)
 800bce8:	e7f4      	b.n	800bcd4 <__assert_func+0x14>
 800bcea:	bf00      	nop
 800bcec:	20000f5c 	.word	0x20000f5c
 800bcf0:	0800c9fd 	.word	0x0800c9fd
 800bcf4:	0800c9cf 	.word	0x0800c9cf
 800bcf8:	0800c9c2 	.word	0x0800c9c2

0800bcfc <_calloc_r>:
 800bcfc:	b570      	push	{r4, r5, r6, lr}
 800bcfe:	fba1 5402 	umull	r5, r4, r1, r2
 800bd02:	b93c      	cbnz	r4, 800bd14 <_calloc_r+0x18>
 800bd04:	4629      	mov	r1, r5
 800bd06:	f7fd fffb 	bl	8009d00 <_malloc_r>
 800bd0a:	4606      	mov	r6, r0
 800bd0c:	b928      	cbnz	r0, 800bd1a <_calloc_r+0x1e>
 800bd0e:	2600      	movs	r6, #0
 800bd10:	4630      	mov	r0, r6
 800bd12:	bd70      	pop	{r4, r5, r6, pc}
 800bd14:	220c      	movs	r2, #12
 800bd16:	6002      	str	r2, [r0, #0]
 800bd18:	e7f9      	b.n	800bd0e <_calloc_r+0x12>
 800bd1a:	462a      	mov	r2, r5
 800bd1c:	4621      	mov	r1, r4
 800bd1e:	f7fd f8a7 	bl	8008e70 <memset>
 800bd22:	e7f5      	b.n	800bd10 <_calloc_r+0x14>

0800bd24 <rshift>:
 800bd24:	6903      	ldr	r3, [r0, #16]
 800bd26:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800bd2a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bd2e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800bd32:	f100 0414 	add.w	r4, r0, #20
 800bd36:	dd45      	ble.n	800bdc4 <rshift+0xa0>
 800bd38:	f011 011f 	ands.w	r1, r1, #31
 800bd3c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800bd40:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800bd44:	d10c      	bne.n	800bd60 <rshift+0x3c>
 800bd46:	f100 0710 	add.w	r7, r0, #16
 800bd4a:	4629      	mov	r1, r5
 800bd4c:	42b1      	cmp	r1, r6
 800bd4e:	d334      	bcc.n	800bdba <rshift+0x96>
 800bd50:	1a9b      	subs	r3, r3, r2
 800bd52:	009b      	lsls	r3, r3, #2
 800bd54:	1eea      	subs	r2, r5, #3
 800bd56:	4296      	cmp	r6, r2
 800bd58:	bf38      	it	cc
 800bd5a:	2300      	movcc	r3, #0
 800bd5c:	4423      	add	r3, r4
 800bd5e:	e015      	b.n	800bd8c <rshift+0x68>
 800bd60:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800bd64:	f1c1 0820 	rsb	r8, r1, #32
 800bd68:	40cf      	lsrs	r7, r1
 800bd6a:	f105 0e04 	add.w	lr, r5, #4
 800bd6e:	46a1      	mov	r9, r4
 800bd70:	4576      	cmp	r6, lr
 800bd72:	46f4      	mov	ip, lr
 800bd74:	d815      	bhi.n	800bda2 <rshift+0x7e>
 800bd76:	1a9a      	subs	r2, r3, r2
 800bd78:	0092      	lsls	r2, r2, #2
 800bd7a:	3a04      	subs	r2, #4
 800bd7c:	3501      	adds	r5, #1
 800bd7e:	42ae      	cmp	r6, r5
 800bd80:	bf38      	it	cc
 800bd82:	2200      	movcc	r2, #0
 800bd84:	18a3      	adds	r3, r4, r2
 800bd86:	50a7      	str	r7, [r4, r2]
 800bd88:	b107      	cbz	r7, 800bd8c <rshift+0x68>
 800bd8a:	3304      	adds	r3, #4
 800bd8c:	1b1a      	subs	r2, r3, r4
 800bd8e:	42a3      	cmp	r3, r4
 800bd90:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800bd94:	bf08      	it	eq
 800bd96:	2300      	moveq	r3, #0
 800bd98:	6102      	str	r2, [r0, #16]
 800bd9a:	bf08      	it	eq
 800bd9c:	6143      	streq	r3, [r0, #20]
 800bd9e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bda2:	f8dc c000 	ldr.w	ip, [ip]
 800bda6:	fa0c fc08 	lsl.w	ip, ip, r8
 800bdaa:	ea4c 0707 	orr.w	r7, ip, r7
 800bdae:	f849 7b04 	str.w	r7, [r9], #4
 800bdb2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800bdb6:	40cf      	lsrs	r7, r1
 800bdb8:	e7da      	b.n	800bd70 <rshift+0x4c>
 800bdba:	f851 cb04 	ldr.w	ip, [r1], #4
 800bdbe:	f847 cf04 	str.w	ip, [r7, #4]!
 800bdc2:	e7c3      	b.n	800bd4c <rshift+0x28>
 800bdc4:	4623      	mov	r3, r4
 800bdc6:	e7e1      	b.n	800bd8c <rshift+0x68>

0800bdc8 <__hexdig_fun>:
 800bdc8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800bdcc:	2b09      	cmp	r3, #9
 800bdce:	d802      	bhi.n	800bdd6 <__hexdig_fun+0xe>
 800bdd0:	3820      	subs	r0, #32
 800bdd2:	b2c0      	uxtb	r0, r0
 800bdd4:	4770      	bx	lr
 800bdd6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800bdda:	2b05      	cmp	r3, #5
 800bddc:	d801      	bhi.n	800bde2 <__hexdig_fun+0x1a>
 800bdde:	3847      	subs	r0, #71	@ 0x47
 800bde0:	e7f7      	b.n	800bdd2 <__hexdig_fun+0xa>
 800bde2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800bde6:	2b05      	cmp	r3, #5
 800bde8:	d801      	bhi.n	800bdee <__hexdig_fun+0x26>
 800bdea:	3827      	subs	r0, #39	@ 0x27
 800bdec:	e7f1      	b.n	800bdd2 <__hexdig_fun+0xa>
 800bdee:	2000      	movs	r0, #0
 800bdf0:	4770      	bx	lr
	...

0800bdf4 <__gethex>:
 800bdf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdf8:	b085      	sub	sp, #20
 800bdfa:	468a      	mov	sl, r1
 800bdfc:	9302      	str	r3, [sp, #8]
 800bdfe:	680b      	ldr	r3, [r1, #0]
 800be00:	9001      	str	r0, [sp, #4]
 800be02:	4690      	mov	r8, r2
 800be04:	1c9c      	adds	r4, r3, #2
 800be06:	46a1      	mov	r9, r4
 800be08:	f814 0b01 	ldrb.w	r0, [r4], #1
 800be0c:	2830      	cmp	r0, #48	@ 0x30
 800be0e:	d0fa      	beq.n	800be06 <__gethex+0x12>
 800be10:	eba9 0303 	sub.w	r3, r9, r3
 800be14:	f1a3 0b02 	sub.w	fp, r3, #2
 800be18:	f7ff ffd6 	bl	800bdc8 <__hexdig_fun>
 800be1c:	4605      	mov	r5, r0
 800be1e:	2800      	cmp	r0, #0
 800be20:	d168      	bne.n	800bef4 <__gethex+0x100>
 800be22:	49a0      	ldr	r1, [pc, #640]	@ (800c0a4 <__gethex+0x2b0>)
 800be24:	2201      	movs	r2, #1
 800be26:	4648      	mov	r0, r9
 800be28:	f7ff feee 	bl	800bc08 <strncmp>
 800be2c:	4607      	mov	r7, r0
 800be2e:	2800      	cmp	r0, #0
 800be30:	d167      	bne.n	800bf02 <__gethex+0x10e>
 800be32:	f899 0001 	ldrb.w	r0, [r9, #1]
 800be36:	4626      	mov	r6, r4
 800be38:	f7ff ffc6 	bl	800bdc8 <__hexdig_fun>
 800be3c:	2800      	cmp	r0, #0
 800be3e:	d062      	beq.n	800bf06 <__gethex+0x112>
 800be40:	4623      	mov	r3, r4
 800be42:	7818      	ldrb	r0, [r3, #0]
 800be44:	2830      	cmp	r0, #48	@ 0x30
 800be46:	4699      	mov	r9, r3
 800be48:	f103 0301 	add.w	r3, r3, #1
 800be4c:	d0f9      	beq.n	800be42 <__gethex+0x4e>
 800be4e:	f7ff ffbb 	bl	800bdc8 <__hexdig_fun>
 800be52:	fab0 f580 	clz	r5, r0
 800be56:	096d      	lsrs	r5, r5, #5
 800be58:	f04f 0b01 	mov.w	fp, #1
 800be5c:	464a      	mov	r2, r9
 800be5e:	4616      	mov	r6, r2
 800be60:	3201      	adds	r2, #1
 800be62:	7830      	ldrb	r0, [r6, #0]
 800be64:	f7ff ffb0 	bl	800bdc8 <__hexdig_fun>
 800be68:	2800      	cmp	r0, #0
 800be6a:	d1f8      	bne.n	800be5e <__gethex+0x6a>
 800be6c:	498d      	ldr	r1, [pc, #564]	@ (800c0a4 <__gethex+0x2b0>)
 800be6e:	2201      	movs	r2, #1
 800be70:	4630      	mov	r0, r6
 800be72:	f7ff fec9 	bl	800bc08 <strncmp>
 800be76:	2800      	cmp	r0, #0
 800be78:	d13f      	bne.n	800befa <__gethex+0x106>
 800be7a:	b944      	cbnz	r4, 800be8e <__gethex+0x9a>
 800be7c:	1c74      	adds	r4, r6, #1
 800be7e:	4622      	mov	r2, r4
 800be80:	4616      	mov	r6, r2
 800be82:	3201      	adds	r2, #1
 800be84:	7830      	ldrb	r0, [r6, #0]
 800be86:	f7ff ff9f 	bl	800bdc8 <__hexdig_fun>
 800be8a:	2800      	cmp	r0, #0
 800be8c:	d1f8      	bne.n	800be80 <__gethex+0x8c>
 800be8e:	1ba4      	subs	r4, r4, r6
 800be90:	00a7      	lsls	r7, r4, #2
 800be92:	7833      	ldrb	r3, [r6, #0]
 800be94:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800be98:	2b50      	cmp	r3, #80	@ 0x50
 800be9a:	d13e      	bne.n	800bf1a <__gethex+0x126>
 800be9c:	7873      	ldrb	r3, [r6, #1]
 800be9e:	2b2b      	cmp	r3, #43	@ 0x2b
 800bea0:	d033      	beq.n	800bf0a <__gethex+0x116>
 800bea2:	2b2d      	cmp	r3, #45	@ 0x2d
 800bea4:	d034      	beq.n	800bf10 <__gethex+0x11c>
 800bea6:	1c71      	adds	r1, r6, #1
 800bea8:	2400      	movs	r4, #0
 800beaa:	7808      	ldrb	r0, [r1, #0]
 800beac:	f7ff ff8c 	bl	800bdc8 <__hexdig_fun>
 800beb0:	1e43      	subs	r3, r0, #1
 800beb2:	b2db      	uxtb	r3, r3
 800beb4:	2b18      	cmp	r3, #24
 800beb6:	d830      	bhi.n	800bf1a <__gethex+0x126>
 800beb8:	f1a0 0210 	sub.w	r2, r0, #16
 800bebc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800bec0:	f7ff ff82 	bl	800bdc8 <__hexdig_fun>
 800bec4:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 800bec8:	fa5f fc8c 	uxtb.w	ip, ip
 800becc:	f1bc 0f18 	cmp.w	ip, #24
 800bed0:	f04f 030a 	mov.w	r3, #10
 800bed4:	d91e      	bls.n	800bf14 <__gethex+0x120>
 800bed6:	b104      	cbz	r4, 800beda <__gethex+0xe6>
 800bed8:	4252      	negs	r2, r2
 800beda:	4417      	add	r7, r2
 800bedc:	f8ca 1000 	str.w	r1, [sl]
 800bee0:	b1ed      	cbz	r5, 800bf1e <__gethex+0x12a>
 800bee2:	f1bb 0f00 	cmp.w	fp, #0
 800bee6:	bf0c      	ite	eq
 800bee8:	2506      	moveq	r5, #6
 800beea:	2500      	movne	r5, #0
 800beec:	4628      	mov	r0, r5
 800beee:	b005      	add	sp, #20
 800bef0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bef4:	2500      	movs	r5, #0
 800bef6:	462c      	mov	r4, r5
 800bef8:	e7b0      	b.n	800be5c <__gethex+0x68>
 800befa:	2c00      	cmp	r4, #0
 800befc:	d1c7      	bne.n	800be8e <__gethex+0x9a>
 800befe:	4627      	mov	r7, r4
 800bf00:	e7c7      	b.n	800be92 <__gethex+0x9e>
 800bf02:	464e      	mov	r6, r9
 800bf04:	462f      	mov	r7, r5
 800bf06:	2501      	movs	r5, #1
 800bf08:	e7c3      	b.n	800be92 <__gethex+0x9e>
 800bf0a:	2400      	movs	r4, #0
 800bf0c:	1cb1      	adds	r1, r6, #2
 800bf0e:	e7cc      	b.n	800beaa <__gethex+0xb6>
 800bf10:	2401      	movs	r4, #1
 800bf12:	e7fb      	b.n	800bf0c <__gethex+0x118>
 800bf14:	fb03 0002 	mla	r0, r3, r2, r0
 800bf18:	e7ce      	b.n	800beb8 <__gethex+0xc4>
 800bf1a:	4631      	mov	r1, r6
 800bf1c:	e7de      	b.n	800bedc <__gethex+0xe8>
 800bf1e:	eba6 0309 	sub.w	r3, r6, r9
 800bf22:	3b01      	subs	r3, #1
 800bf24:	4629      	mov	r1, r5
 800bf26:	2b07      	cmp	r3, #7
 800bf28:	dc0a      	bgt.n	800bf40 <__gethex+0x14c>
 800bf2a:	9801      	ldr	r0, [sp, #4]
 800bf2c:	f7fd ff74 	bl	8009e18 <_Balloc>
 800bf30:	4604      	mov	r4, r0
 800bf32:	b940      	cbnz	r0, 800bf46 <__gethex+0x152>
 800bf34:	4b5c      	ldr	r3, [pc, #368]	@ (800c0a8 <__gethex+0x2b4>)
 800bf36:	4602      	mov	r2, r0
 800bf38:	21e4      	movs	r1, #228	@ 0xe4
 800bf3a:	485c      	ldr	r0, [pc, #368]	@ (800c0ac <__gethex+0x2b8>)
 800bf3c:	f7ff fec0 	bl	800bcc0 <__assert_func>
 800bf40:	3101      	adds	r1, #1
 800bf42:	105b      	asrs	r3, r3, #1
 800bf44:	e7ef      	b.n	800bf26 <__gethex+0x132>
 800bf46:	f100 0a14 	add.w	sl, r0, #20
 800bf4a:	2300      	movs	r3, #0
 800bf4c:	4655      	mov	r5, sl
 800bf4e:	469b      	mov	fp, r3
 800bf50:	45b1      	cmp	r9, r6
 800bf52:	d337      	bcc.n	800bfc4 <__gethex+0x1d0>
 800bf54:	f845 bb04 	str.w	fp, [r5], #4
 800bf58:	eba5 050a 	sub.w	r5, r5, sl
 800bf5c:	10ad      	asrs	r5, r5, #2
 800bf5e:	6125      	str	r5, [r4, #16]
 800bf60:	4658      	mov	r0, fp
 800bf62:	f7fe f84b 	bl	8009ffc <__hi0bits>
 800bf66:	016d      	lsls	r5, r5, #5
 800bf68:	f8d8 6000 	ldr.w	r6, [r8]
 800bf6c:	1a2d      	subs	r5, r5, r0
 800bf6e:	42b5      	cmp	r5, r6
 800bf70:	dd54      	ble.n	800c01c <__gethex+0x228>
 800bf72:	1bad      	subs	r5, r5, r6
 800bf74:	4629      	mov	r1, r5
 800bf76:	4620      	mov	r0, r4
 800bf78:	f7fe fbdf 	bl	800a73a <__any_on>
 800bf7c:	4681      	mov	r9, r0
 800bf7e:	b178      	cbz	r0, 800bfa0 <__gethex+0x1ac>
 800bf80:	1e6b      	subs	r3, r5, #1
 800bf82:	1159      	asrs	r1, r3, #5
 800bf84:	f003 021f 	and.w	r2, r3, #31
 800bf88:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800bf8c:	f04f 0901 	mov.w	r9, #1
 800bf90:	fa09 f202 	lsl.w	r2, r9, r2
 800bf94:	420a      	tst	r2, r1
 800bf96:	d003      	beq.n	800bfa0 <__gethex+0x1ac>
 800bf98:	454b      	cmp	r3, r9
 800bf9a:	dc36      	bgt.n	800c00a <__gethex+0x216>
 800bf9c:	f04f 0902 	mov.w	r9, #2
 800bfa0:	4629      	mov	r1, r5
 800bfa2:	4620      	mov	r0, r4
 800bfa4:	f7ff febe 	bl	800bd24 <rshift>
 800bfa8:	442f      	add	r7, r5
 800bfaa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bfae:	42bb      	cmp	r3, r7
 800bfb0:	da42      	bge.n	800c038 <__gethex+0x244>
 800bfb2:	9801      	ldr	r0, [sp, #4]
 800bfb4:	4621      	mov	r1, r4
 800bfb6:	f7fd ff6f 	bl	8009e98 <_Bfree>
 800bfba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bfbc:	2300      	movs	r3, #0
 800bfbe:	6013      	str	r3, [r2, #0]
 800bfc0:	25a3      	movs	r5, #163	@ 0xa3
 800bfc2:	e793      	b.n	800beec <__gethex+0xf8>
 800bfc4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800bfc8:	2a2e      	cmp	r2, #46	@ 0x2e
 800bfca:	d012      	beq.n	800bff2 <__gethex+0x1fe>
 800bfcc:	2b20      	cmp	r3, #32
 800bfce:	d104      	bne.n	800bfda <__gethex+0x1e6>
 800bfd0:	f845 bb04 	str.w	fp, [r5], #4
 800bfd4:	f04f 0b00 	mov.w	fp, #0
 800bfd8:	465b      	mov	r3, fp
 800bfda:	7830      	ldrb	r0, [r6, #0]
 800bfdc:	9303      	str	r3, [sp, #12]
 800bfde:	f7ff fef3 	bl	800bdc8 <__hexdig_fun>
 800bfe2:	9b03      	ldr	r3, [sp, #12]
 800bfe4:	f000 000f 	and.w	r0, r0, #15
 800bfe8:	4098      	lsls	r0, r3
 800bfea:	ea4b 0b00 	orr.w	fp, fp, r0
 800bfee:	3304      	adds	r3, #4
 800bff0:	e7ae      	b.n	800bf50 <__gethex+0x15c>
 800bff2:	45b1      	cmp	r9, r6
 800bff4:	d8ea      	bhi.n	800bfcc <__gethex+0x1d8>
 800bff6:	492b      	ldr	r1, [pc, #172]	@ (800c0a4 <__gethex+0x2b0>)
 800bff8:	9303      	str	r3, [sp, #12]
 800bffa:	2201      	movs	r2, #1
 800bffc:	4630      	mov	r0, r6
 800bffe:	f7ff fe03 	bl	800bc08 <strncmp>
 800c002:	9b03      	ldr	r3, [sp, #12]
 800c004:	2800      	cmp	r0, #0
 800c006:	d1e1      	bne.n	800bfcc <__gethex+0x1d8>
 800c008:	e7a2      	b.n	800bf50 <__gethex+0x15c>
 800c00a:	1ea9      	subs	r1, r5, #2
 800c00c:	4620      	mov	r0, r4
 800c00e:	f7fe fb94 	bl	800a73a <__any_on>
 800c012:	2800      	cmp	r0, #0
 800c014:	d0c2      	beq.n	800bf9c <__gethex+0x1a8>
 800c016:	f04f 0903 	mov.w	r9, #3
 800c01a:	e7c1      	b.n	800bfa0 <__gethex+0x1ac>
 800c01c:	da09      	bge.n	800c032 <__gethex+0x23e>
 800c01e:	1b75      	subs	r5, r6, r5
 800c020:	4621      	mov	r1, r4
 800c022:	9801      	ldr	r0, [sp, #4]
 800c024:	462a      	mov	r2, r5
 800c026:	f7fe f94f 	bl	800a2c8 <__lshift>
 800c02a:	1b7f      	subs	r7, r7, r5
 800c02c:	4604      	mov	r4, r0
 800c02e:	f100 0a14 	add.w	sl, r0, #20
 800c032:	f04f 0900 	mov.w	r9, #0
 800c036:	e7b8      	b.n	800bfaa <__gethex+0x1b6>
 800c038:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c03c:	42bd      	cmp	r5, r7
 800c03e:	dd6f      	ble.n	800c120 <__gethex+0x32c>
 800c040:	1bed      	subs	r5, r5, r7
 800c042:	42ae      	cmp	r6, r5
 800c044:	dc34      	bgt.n	800c0b0 <__gethex+0x2bc>
 800c046:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c04a:	2b02      	cmp	r3, #2
 800c04c:	d022      	beq.n	800c094 <__gethex+0x2a0>
 800c04e:	2b03      	cmp	r3, #3
 800c050:	d024      	beq.n	800c09c <__gethex+0x2a8>
 800c052:	2b01      	cmp	r3, #1
 800c054:	d115      	bne.n	800c082 <__gethex+0x28e>
 800c056:	42ae      	cmp	r6, r5
 800c058:	d113      	bne.n	800c082 <__gethex+0x28e>
 800c05a:	2e01      	cmp	r6, #1
 800c05c:	d10b      	bne.n	800c076 <__gethex+0x282>
 800c05e:	9a02      	ldr	r2, [sp, #8]
 800c060:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c064:	6013      	str	r3, [r2, #0]
 800c066:	2301      	movs	r3, #1
 800c068:	6123      	str	r3, [r4, #16]
 800c06a:	f8ca 3000 	str.w	r3, [sl]
 800c06e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c070:	2562      	movs	r5, #98	@ 0x62
 800c072:	601c      	str	r4, [r3, #0]
 800c074:	e73a      	b.n	800beec <__gethex+0xf8>
 800c076:	1e71      	subs	r1, r6, #1
 800c078:	4620      	mov	r0, r4
 800c07a:	f7fe fb5e 	bl	800a73a <__any_on>
 800c07e:	2800      	cmp	r0, #0
 800c080:	d1ed      	bne.n	800c05e <__gethex+0x26a>
 800c082:	9801      	ldr	r0, [sp, #4]
 800c084:	4621      	mov	r1, r4
 800c086:	f7fd ff07 	bl	8009e98 <_Bfree>
 800c08a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c08c:	2300      	movs	r3, #0
 800c08e:	6013      	str	r3, [r2, #0]
 800c090:	2550      	movs	r5, #80	@ 0x50
 800c092:	e72b      	b.n	800beec <__gethex+0xf8>
 800c094:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c096:	2b00      	cmp	r3, #0
 800c098:	d1f3      	bne.n	800c082 <__gethex+0x28e>
 800c09a:	e7e0      	b.n	800c05e <__gethex+0x26a>
 800c09c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	d1dd      	bne.n	800c05e <__gethex+0x26a>
 800c0a2:	e7ee      	b.n	800c082 <__gethex+0x28e>
 800c0a4:	0800c850 	.word	0x0800c850
 800c0a8:	0800c6e5 	.word	0x0800c6e5
 800c0ac:	0800c9fe 	.word	0x0800c9fe
 800c0b0:	1e6f      	subs	r7, r5, #1
 800c0b2:	f1b9 0f00 	cmp.w	r9, #0
 800c0b6:	d130      	bne.n	800c11a <__gethex+0x326>
 800c0b8:	b127      	cbz	r7, 800c0c4 <__gethex+0x2d0>
 800c0ba:	4639      	mov	r1, r7
 800c0bc:	4620      	mov	r0, r4
 800c0be:	f7fe fb3c 	bl	800a73a <__any_on>
 800c0c2:	4681      	mov	r9, r0
 800c0c4:	117a      	asrs	r2, r7, #5
 800c0c6:	2301      	movs	r3, #1
 800c0c8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800c0cc:	f007 071f 	and.w	r7, r7, #31
 800c0d0:	40bb      	lsls	r3, r7
 800c0d2:	4213      	tst	r3, r2
 800c0d4:	4629      	mov	r1, r5
 800c0d6:	4620      	mov	r0, r4
 800c0d8:	bf18      	it	ne
 800c0da:	f049 0902 	orrne.w	r9, r9, #2
 800c0de:	f7ff fe21 	bl	800bd24 <rshift>
 800c0e2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800c0e6:	1b76      	subs	r6, r6, r5
 800c0e8:	2502      	movs	r5, #2
 800c0ea:	f1b9 0f00 	cmp.w	r9, #0
 800c0ee:	d047      	beq.n	800c180 <__gethex+0x38c>
 800c0f0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c0f4:	2b02      	cmp	r3, #2
 800c0f6:	d015      	beq.n	800c124 <__gethex+0x330>
 800c0f8:	2b03      	cmp	r3, #3
 800c0fa:	d017      	beq.n	800c12c <__gethex+0x338>
 800c0fc:	2b01      	cmp	r3, #1
 800c0fe:	d109      	bne.n	800c114 <__gethex+0x320>
 800c100:	f019 0f02 	tst.w	r9, #2
 800c104:	d006      	beq.n	800c114 <__gethex+0x320>
 800c106:	f8da 3000 	ldr.w	r3, [sl]
 800c10a:	ea49 0903 	orr.w	r9, r9, r3
 800c10e:	f019 0f01 	tst.w	r9, #1
 800c112:	d10e      	bne.n	800c132 <__gethex+0x33e>
 800c114:	f045 0510 	orr.w	r5, r5, #16
 800c118:	e032      	b.n	800c180 <__gethex+0x38c>
 800c11a:	f04f 0901 	mov.w	r9, #1
 800c11e:	e7d1      	b.n	800c0c4 <__gethex+0x2d0>
 800c120:	2501      	movs	r5, #1
 800c122:	e7e2      	b.n	800c0ea <__gethex+0x2f6>
 800c124:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c126:	f1c3 0301 	rsb	r3, r3, #1
 800c12a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c12c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c12e:	2b00      	cmp	r3, #0
 800c130:	d0f0      	beq.n	800c114 <__gethex+0x320>
 800c132:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c136:	f104 0314 	add.w	r3, r4, #20
 800c13a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c13e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c142:	f04f 0c00 	mov.w	ip, #0
 800c146:	4618      	mov	r0, r3
 800c148:	f853 2b04 	ldr.w	r2, [r3], #4
 800c14c:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 800c150:	d01b      	beq.n	800c18a <__gethex+0x396>
 800c152:	3201      	adds	r2, #1
 800c154:	6002      	str	r2, [r0, #0]
 800c156:	2d02      	cmp	r5, #2
 800c158:	f104 0314 	add.w	r3, r4, #20
 800c15c:	d13c      	bne.n	800c1d8 <__gethex+0x3e4>
 800c15e:	f8d8 2000 	ldr.w	r2, [r8]
 800c162:	3a01      	subs	r2, #1
 800c164:	42b2      	cmp	r2, r6
 800c166:	d109      	bne.n	800c17c <__gethex+0x388>
 800c168:	1171      	asrs	r1, r6, #5
 800c16a:	2201      	movs	r2, #1
 800c16c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c170:	f006 061f 	and.w	r6, r6, #31
 800c174:	fa02 f606 	lsl.w	r6, r2, r6
 800c178:	421e      	tst	r6, r3
 800c17a:	d13a      	bne.n	800c1f2 <__gethex+0x3fe>
 800c17c:	f045 0520 	orr.w	r5, r5, #32
 800c180:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c182:	601c      	str	r4, [r3, #0]
 800c184:	9b02      	ldr	r3, [sp, #8]
 800c186:	601f      	str	r7, [r3, #0]
 800c188:	e6b0      	b.n	800beec <__gethex+0xf8>
 800c18a:	4299      	cmp	r1, r3
 800c18c:	f843 cc04 	str.w	ip, [r3, #-4]
 800c190:	d8d9      	bhi.n	800c146 <__gethex+0x352>
 800c192:	68a3      	ldr	r3, [r4, #8]
 800c194:	459b      	cmp	fp, r3
 800c196:	db17      	blt.n	800c1c8 <__gethex+0x3d4>
 800c198:	6861      	ldr	r1, [r4, #4]
 800c19a:	9801      	ldr	r0, [sp, #4]
 800c19c:	3101      	adds	r1, #1
 800c19e:	f7fd fe3b 	bl	8009e18 <_Balloc>
 800c1a2:	4681      	mov	r9, r0
 800c1a4:	b918      	cbnz	r0, 800c1ae <__gethex+0x3ba>
 800c1a6:	4b1a      	ldr	r3, [pc, #104]	@ (800c210 <__gethex+0x41c>)
 800c1a8:	4602      	mov	r2, r0
 800c1aa:	2184      	movs	r1, #132	@ 0x84
 800c1ac:	e6c5      	b.n	800bf3a <__gethex+0x146>
 800c1ae:	6922      	ldr	r2, [r4, #16]
 800c1b0:	3202      	adds	r2, #2
 800c1b2:	f104 010c 	add.w	r1, r4, #12
 800c1b6:	0092      	lsls	r2, r2, #2
 800c1b8:	300c      	adds	r0, #12
 800c1ba:	f7ff fd69 	bl	800bc90 <memcpy>
 800c1be:	4621      	mov	r1, r4
 800c1c0:	9801      	ldr	r0, [sp, #4]
 800c1c2:	f7fd fe69 	bl	8009e98 <_Bfree>
 800c1c6:	464c      	mov	r4, r9
 800c1c8:	6923      	ldr	r3, [r4, #16]
 800c1ca:	1c5a      	adds	r2, r3, #1
 800c1cc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c1d0:	6122      	str	r2, [r4, #16]
 800c1d2:	2201      	movs	r2, #1
 800c1d4:	615a      	str	r2, [r3, #20]
 800c1d6:	e7be      	b.n	800c156 <__gethex+0x362>
 800c1d8:	6922      	ldr	r2, [r4, #16]
 800c1da:	455a      	cmp	r2, fp
 800c1dc:	dd0b      	ble.n	800c1f6 <__gethex+0x402>
 800c1de:	2101      	movs	r1, #1
 800c1e0:	4620      	mov	r0, r4
 800c1e2:	f7ff fd9f 	bl	800bd24 <rshift>
 800c1e6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c1ea:	3701      	adds	r7, #1
 800c1ec:	42bb      	cmp	r3, r7
 800c1ee:	f6ff aee0 	blt.w	800bfb2 <__gethex+0x1be>
 800c1f2:	2501      	movs	r5, #1
 800c1f4:	e7c2      	b.n	800c17c <__gethex+0x388>
 800c1f6:	f016 061f 	ands.w	r6, r6, #31
 800c1fa:	d0fa      	beq.n	800c1f2 <__gethex+0x3fe>
 800c1fc:	4453      	add	r3, sl
 800c1fe:	f1c6 0620 	rsb	r6, r6, #32
 800c202:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800c206:	f7fd fef9 	bl	8009ffc <__hi0bits>
 800c20a:	42b0      	cmp	r0, r6
 800c20c:	dbe7      	blt.n	800c1de <__gethex+0x3ea>
 800c20e:	e7f0      	b.n	800c1f2 <__gethex+0x3fe>
 800c210:	0800c6e5 	.word	0x0800c6e5

0800c214 <L_shift>:
 800c214:	f1c2 0208 	rsb	r2, r2, #8
 800c218:	0092      	lsls	r2, r2, #2
 800c21a:	b570      	push	{r4, r5, r6, lr}
 800c21c:	f1c2 0620 	rsb	r6, r2, #32
 800c220:	6843      	ldr	r3, [r0, #4]
 800c222:	6804      	ldr	r4, [r0, #0]
 800c224:	fa03 f506 	lsl.w	r5, r3, r6
 800c228:	432c      	orrs	r4, r5
 800c22a:	40d3      	lsrs	r3, r2
 800c22c:	6004      	str	r4, [r0, #0]
 800c22e:	f840 3f04 	str.w	r3, [r0, #4]!
 800c232:	4288      	cmp	r0, r1
 800c234:	d3f4      	bcc.n	800c220 <L_shift+0xc>
 800c236:	bd70      	pop	{r4, r5, r6, pc}

0800c238 <__match>:
 800c238:	b530      	push	{r4, r5, lr}
 800c23a:	6803      	ldr	r3, [r0, #0]
 800c23c:	3301      	adds	r3, #1
 800c23e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c242:	b914      	cbnz	r4, 800c24a <__match+0x12>
 800c244:	6003      	str	r3, [r0, #0]
 800c246:	2001      	movs	r0, #1
 800c248:	bd30      	pop	{r4, r5, pc}
 800c24a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c24e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800c252:	2d19      	cmp	r5, #25
 800c254:	bf98      	it	ls
 800c256:	3220      	addls	r2, #32
 800c258:	42a2      	cmp	r2, r4
 800c25a:	d0f0      	beq.n	800c23e <__match+0x6>
 800c25c:	2000      	movs	r0, #0
 800c25e:	e7f3      	b.n	800c248 <__match+0x10>

0800c260 <__hexnan>:
 800c260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c264:	680b      	ldr	r3, [r1, #0]
 800c266:	6801      	ldr	r1, [r0, #0]
 800c268:	115e      	asrs	r6, r3, #5
 800c26a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c26e:	f013 031f 	ands.w	r3, r3, #31
 800c272:	b087      	sub	sp, #28
 800c274:	bf18      	it	ne
 800c276:	3604      	addne	r6, #4
 800c278:	2500      	movs	r5, #0
 800c27a:	1f37      	subs	r7, r6, #4
 800c27c:	4682      	mov	sl, r0
 800c27e:	4690      	mov	r8, r2
 800c280:	9301      	str	r3, [sp, #4]
 800c282:	f846 5c04 	str.w	r5, [r6, #-4]
 800c286:	46b9      	mov	r9, r7
 800c288:	463c      	mov	r4, r7
 800c28a:	9502      	str	r5, [sp, #8]
 800c28c:	46ab      	mov	fp, r5
 800c28e:	784a      	ldrb	r2, [r1, #1]
 800c290:	1c4b      	adds	r3, r1, #1
 800c292:	9303      	str	r3, [sp, #12]
 800c294:	b342      	cbz	r2, 800c2e8 <__hexnan+0x88>
 800c296:	4610      	mov	r0, r2
 800c298:	9105      	str	r1, [sp, #20]
 800c29a:	9204      	str	r2, [sp, #16]
 800c29c:	f7ff fd94 	bl	800bdc8 <__hexdig_fun>
 800c2a0:	2800      	cmp	r0, #0
 800c2a2:	d151      	bne.n	800c348 <__hexnan+0xe8>
 800c2a4:	9a04      	ldr	r2, [sp, #16]
 800c2a6:	9905      	ldr	r1, [sp, #20]
 800c2a8:	2a20      	cmp	r2, #32
 800c2aa:	d818      	bhi.n	800c2de <__hexnan+0x7e>
 800c2ac:	9b02      	ldr	r3, [sp, #8]
 800c2ae:	459b      	cmp	fp, r3
 800c2b0:	dd13      	ble.n	800c2da <__hexnan+0x7a>
 800c2b2:	454c      	cmp	r4, r9
 800c2b4:	d206      	bcs.n	800c2c4 <__hexnan+0x64>
 800c2b6:	2d07      	cmp	r5, #7
 800c2b8:	dc04      	bgt.n	800c2c4 <__hexnan+0x64>
 800c2ba:	462a      	mov	r2, r5
 800c2bc:	4649      	mov	r1, r9
 800c2be:	4620      	mov	r0, r4
 800c2c0:	f7ff ffa8 	bl	800c214 <L_shift>
 800c2c4:	4544      	cmp	r4, r8
 800c2c6:	d952      	bls.n	800c36e <__hexnan+0x10e>
 800c2c8:	2300      	movs	r3, #0
 800c2ca:	f1a4 0904 	sub.w	r9, r4, #4
 800c2ce:	f844 3c04 	str.w	r3, [r4, #-4]
 800c2d2:	f8cd b008 	str.w	fp, [sp, #8]
 800c2d6:	464c      	mov	r4, r9
 800c2d8:	461d      	mov	r5, r3
 800c2da:	9903      	ldr	r1, [sp, #12]
 800c2dc:	e7d7      	b.n	800c28e <__hexnan+0x2e>
 800c2de:	2a29      	cmp	r2, #41	@ 0x29
 800c2e0:	d157      	bne.n	800c392 <__hexnan+0x132>
 800c2e2:	3102      	adds	r1, #2
 800c2e4:	f8ca 1000 	str.w	r1, [sl]
 800c2e8:	f1bb 0f00 	cmp.w	fp, #0
 800c2ec:	d051      	beq.n	800c392 <__hexnan+0x132>
 800c2ee:	454c      	cmp	r4, r9
 800c2f0:	d206      	bcs.n	800c300 <__hexnan+0xa0>
 800c2f2:	2d07      	cmp	r5, #7
 800c2f4:	dc04      	bgt.n	800c300 <__hexnan+0xa0>
 800c2f6:	462a      	mov	r2, r5
 800c2f8:	4649      	mov	r1, r9
 800c2fa:	4620      	mov	r0, r4
 800c2fc:	f7ff ff8a 	bl	800c214 <L_shift>
 800c300:	4544      	cmp	r4, r8
 800c302:	d936      	bls.n	800c372 <__hexnan+0x112>
 800c304:	f1a8 0204 	sub.w	r2, r8, #4
 800c308:	4623      	mov	r3, r4
 800c30a:	f853 1b04 	ldr.w	r1, [r3], #4
 800c30e:	f842 1f04 	str.w	r1, [r2, #4]!
 800c312:	429f      	cmp	r7, r3
 800c314:	d2f9      	bcs.n	800c30a <__hexnan+0xaa>
 800c316:	1b3b      	subs	r3, r7, r4
 800c318:	f023 0303 	bic.w	r3, r3, #3
 800c31c:	3304      	adds	r3, #4
 800c31e:	3401      	adds	r4, #1
 800c320:	3e03      	subs	r6, #3
 800c322:	42b4      	cmp	r4, r6
 800c324:	bf88      	it	hi
 800c326:	2304      	movhi	r3, #4
 800c328:	4443      	add	r3, r8
 800c32a:	2200      	movs	r2, #0
 800c32c:	f843 2b04 	str.w	r2, [r3], #4
 800c330:	429f      	cmp	r7, r3
 800c332:	d2fb      	bcs.n	800c32c <__hexnan+0xcc>
 800c334:	683b      	ldr	r3, [r7, #0]
 800c336:	b91b      	cbnz	r3, 800c340 <__hexnan+0xe0>
 800c338:	4547      	cmp	r7, r8
 800c33a:	d128      	bne.n	800c38e <__hexnan+0x12e>
 800c33c:	2301      	movs	r3, #1
 800c33e:	603b      	str	r3, [r7, #0]
 800c340:	2005      	movs	r0, #5
 800c342:	b007      	add	sp, #28
 800c344:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c348:	3501      	adds	r5, #1
 800c34a:	2d08      	cmp	r5, #8
 800c34c:	f10b 0b01 	add.w	fp, fp, #1
 800c350:	dd06      	ble.n	800c360 <__hexnan+0x100>
 800c352:	4544      	cmp	r4, r8
 800c354:	d9c1      	bls.n	800c2da <__hexnan+0x7a>
 800c356:	2300      	movs	r3, #0
 800c358:	f844 3c04 	str.w	r3, [r4, #-4]
 800c35c:	2501      	movs	r5, #1
 800c35e:	3c04      	subs	r4, #4
 800c360:	6822      	ldr	r2, [r4, #0]
 800c362:	f000 000f 	and.w	r0, r0, #15
 800c366:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c36a:	6020      	str	r0, [r4, #0]
 800c36c:	e7b5      	b.n	800c2da <__hexnan+0x7a>
 800c36e:	2508      	movs	r5, #8
 800c370:	e7b3      	b.n	800c2da <__hexnan+0x7a>
 800c372:	9b01      	ldr	r3, [sp, #4]
 800c374:	2b00      	cmp	r3, #0
 800c376:	d0dd      	beq.n	800c334 <__hexnan+0xd4>
 800c378:	f1c3 0320 	rsb	r3, r3, #32
 800c37c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c380:	40da      	lsrs	r2, r3
 800c382:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c386:	4013      	ands	r3, r2
 800c388:	f846 3c04 	str.w	r3, [r6, #-4]
 800c38c:	e7d2      	b.n	800c334 <__hexnan+0xd4>
 800c38e:	3f04      	subs	r7, #4
 800c390:	e7d0      	b.n	800c334 <__hexnan+0xd4>
 800c392:	2004      	movs	r0, #4
 800c394:	e7d5      	b.n	800c342 <__hexnan+0xe2>

0800c396 <__ascii_mbtowc>:
 800c396:	b082      	sub	sp, #8
 800c398:	b901      	cbnz	r1, 800c39c <__ascii_mbtowc+0x6>
 800c39a:	a901      	add	r1, sp, #4
 800c39c:	b142      	cbz	r2, 800c3b0 <__ascii_mbtowc+0x1a>
 800c39e:	b14b      	cbz	r3, 800c3b4 <__ascii_mbtowc+0x1e>
 800c3a0:	7813      	ldrb	r3, [r2, #0]
 800c3a2:	600b      	str	r3, [r1, #0]
 800c3a4:	7812      	ldrb	r2, [r2, #0]
 800c3a6:	1e10      	subs	r0, r2, #0
 800c3a8:	bf18      	it	ne
 800c3aa:	2001      	movne	r0, #1
 800c3ac:	b002      	add	sp, #8
 800c3ae:	4770      	bx	lr
 800c3b0:	4610      	mov	r0, r2
 800c3b2:	e7fb      	b.n	800c3ac <__ascii_mbtowc+0x16>
 800c3b4:	f06f 0001 	mvn.w	r0, #1
 800c3b8:	e7f8      	b.n	800c3ac <__ascii_mbtowc+0x16>

0800c3ba <_realloc_r>:
 800c3ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c3be:	4680      	mov	r8, r0
 800c3c0:	4615      	mov	r5, r2
 800c3c2:	460c      	mov	r4, r1
 800c3c4:	b921      	cbnz	r1, 800c3d0 <_realloc_r+0x16>
 800c3c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c3ca:	4611      	mov	r1, r2
 800c3cc:	f7fd bc98 	b.w	8009d00 <_malloc_r>
 800c3d0:	b92a      	cbnz	r2, 800c3de <_realloc_r+0x24>
 800c3d2:	f7fd fc21 	bl	8009c18 <_free_r>
 800c3d6:	2400      	movs	r4, #0
 800c3d8:	4620      	mov	r0, r4
 800c3da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c3de:	f000 f840 	bl	800c462 <_malloc_usable_size_r>
 800c3e2:	4285      	cmp	r5, r0
 800c3e4:	4606      	mov	r6, r0
 800c3e6:	d802      	bhi.n	800c3ee <_realloc_r+0x34>
 800c3e8:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800c3ec:	d8f4      	bhi.n	800c3d8 <_realloc_r+0x1e>
 800c3ee:	4629      	mov	r1, r5
 800c3f0:	4640      	mov	r0, r8
 800c3f2:	f7fd fc85 	bl	8009d00 <_malloc_r>
 800c3f6:	4607      	mov	r7, r0
 800c3f8:	2800      	cmp	r0, #0
 800c3fa:	d0ec      	beq.n	800c3d6 <_realloc_r+0x1c>
 800c3fc:	42b5      	cmp	r5, r6
 800c3fe:	462a      	mov	r2, r5
 800c400:	4621      	mov	r1, r4
 800c402:	bf28      	it	cs
 800c404:	4632      	movcs	r2, r6
 800c406:	f7ff fc43 	bl	800bc90 <memcpy>
 800c40a:	4621      	mov	r1, r4
 800c40c:	4640      	mov	r0, r8
 800c40e:	f7fd fc03 	bl	8009c18 <_free_r>
 800c412:	463c      	mov	r4, r7
 800c414:	e7e0      	b.n	800c3d8 <_realloc_r+0x1e>

0800c416 <__ascii_wctomb>:
 800c416:	4603      	mov	r3, r0
 800c418:	4608      	mov	r0, r1
 800c41a:	b141      	cbz	r1, 800c42e <__ascii_wctomb+0x18>
 800c41c:	2aff      	cmp	r2, #255	@ 0xff
 800c41e:	d904      	bls.n	800c42a <__ascii_wctomb+0x14>
 800c420:	228a      	movs	r2, #138	@ 0x8a
 800c422:	601a      	str	r2, [r3, #0]
 800c424:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c428:	4770      	bx	lr
 800c42a:	700a      	strb	r2, [r1, #0]
 800c42c:	2001      	movs	r0, #1
 800c42e:	4770      	bx	lr

0800c430 <fiprintf>:
 800c430:	b40e      	push	{r1, r2, r3}
 800c432:	b503      	push	{r0, r1, lr}
 800c434:	4601      	mov	r1, r0
 800c436:	ab03      	add	r3, sp, #12
 800c438:	4805      	ldr	r0, [pc, #20]	@ (800c450 <fiprintf+0x20>)
 800c43a:	f853 2b04 	ldr.w	r2, [r3], #4
 800c43e:	6800      	ldr	r0, [r0, #0]
 800c440:	9301      	str	r3, [sp, #4]
 800c442:	f7ff f9a1 	bl	800b788 <_vfiprintf_r>
 800c446:	b002      	add	sp, #8
 800c448:	f85d eb04 	ldr.w	lr, [sp], #4
 800c44c:	b003      	add	sp, #12
 800c44e:	4770      	bx	lr
 800c450:	20000f5c 	.word	0x20000f5c

0800c454 <abort>:
 800c454:	b508      	push	{r3, lr}
 800c456:	2006      	movs	r0, #6
 800c458:	f000 f834 	bl	800c4c4 <raise>
 800c45c:	2001      	movs	r0, #1
 800c45e:	f7f5 f975 	bl	800174c <_exit>

0800c462 <_malloc_usable_size_r>:
 800c462:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c466:	1f18      	subs	r0, r3, #4
 800c468:	2b00      	cmp	r3, #0
 800c46a:	bfbc      	itt	lt
 800c46c:	580b      	ldrlt	r3, [r1, r0]
 800c46e:	18c0      	addlt	r0, r0, r3
 800c470:	4770      	bx	lr

0800c472 <_raise_r>:
 800c472:	291f      	cmp	r1, #31
 800c474:	b538      	push	{r3, r4, r5, lr}
 800c476:	4605      	mov	r5, r0
 800c478:	460c      	mov	r4, r1
 800c47a:	d904      	bls.n	800c486 <_raise_r+0x14>
 800c47c:	2316      	movs	r3, #22
 800c47e:	6003      	str	r3, [r0, #0]
 800c480:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c484:	bd38      	pop	{r3, r4, r5, pc}
 800c486:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c488:	b112      	cbz	r2, 800c490 <_raise_r+0x1e>
 800c48a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c48e:	b94b      	cbnz	r3, 800c4a4 <_raise_r+0x32>
 800c490:	4628      	mov	r0, r5
 800c492:	f000 f831 	bl	800c4f8 <_getpid_r>
 800c496:	4622      	mov	r2, r4
 800c498:	4601      	mov	r1, r0
 800c49a:	4628      	mov	r0, r5
 800c49c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c4a0:	f000 b818 	b.w	800c4d4 <_kill_r>
 800c4a4:	2b01      	cmp	r3, #1
 800c4a6:	d00a      	beq.n	800c4be <_raise_r+0x4c>
 800c4a8:	1c59      	adds	r1, r3, #1
 800c4aa:	d103      	bne.n	800c4b4 <_raise_r+0x42>
 800c4ac:	2316      	movs	r3, #22
 800c4ae:	6003      	str	r3, [r0, #0]
 800c4b0:	2001      	movs	r0, #1
 800c4b2:	e7e7      	b.n	800c484 <_raise_r+0x12>
 800c4b4:	2100      	movs	r1, #0
 800c4b6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c4ba:	4620      	mov	r0, r4
 800c4bc:	4798      	blx	r3
 800c4be:	2000      	movs	r0, #0
 800c4c0:	e7e0      	b.n	800c484 <_raise_r+0x12>
	...

0800c4c4 <raise>:
 800c4c4:	4b02      	ldr	r3, [pc, #8]	@ (800c4d0 <raise+0xc>)
 800c4c6:	4601      	mov	r1, r0
 800c4c8:	6818      	ldr	r0, [r3, #0]
 800c4ca:	f7ff bfd2 	b.w	800c472 <_raise_r>
 800c4ce:	bf00      	nop
 800c4d0:	20000f5c 	.word	0x20000f5c

0800c4d4 <_kill_r>:
 800c4d4:	b538      	push	{r3, r4, r5, lr}
 800c4d6:	4d07      	ldr	r5, [pc, #28]	@ (800c4f4 <_kill_r+0x20>)
 800c4d8:	2300      	movs	r3, #0
 800c4da:	4604      	mov	r4, r0
 800c4dc:	4608      	mov	r0, r1
 800c4de:	4611      	mov	r1, r2
 800c4e0:	602b      	str	r3, [r5, #0]
 800c4e2:	f7f5 f923 	bl	800172c <_kill>
 800c4e6:	1c43      	adds	r3, r0, #1
 800c4e8:	d102      	bne.n	800c4f0 <_kill_r+0x1c>
 800c4ea:	682b      	ldr	r3, [r5, #0]
 800c4ec:	b103      	cbz	r3, 800c4f0 <_kill_r+0x1c>
 800c4ee:	6023      	str	r3, [r4, #0]
 800c4f0:	bd38      	pop	{r3, r4, r5, pc}
 800c4f2:	bf00      	nop
 800c4f4:	20004c70 	.word	0x20004c70

0800c4f8 <_getpid_r>:
 800c4f8:	f7f5 b910 	b.w	800171c <_getpid>

0800c4fc <_init>:
 800c4fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c4fe:	bf00      	nop
 800c500:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c502:	bc08      	pop	{r3}
 800c504:	469e      	mov	lr, r3
 800c506:	4770      	bx	lr

0800c508 <_fini>:
 800c508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c50a:	bf00      	nop
 800c50c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c50e:	bc08      	pop	{r3}
 800c510:	469e      	mov	lr, r3
 800c512:	4770      	bx	lr
