/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [37:0] celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [9:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [6:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire [5:0] celloutsig_0_25z;
  wire [5:0] celloutsig_0_27z;
  wire [17:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_42z;
  wire [6:0] celloutsig_0_45z;
  wire [8:0] celloutsig_0_48z;
  wire [2:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire celloutsig_0_65z;
  wire celloutsig_0_6z;
  reg [9:0] celloutsig_0_7z;
  wire [11:0] celloutsig_0_8z;
  wire celloutsig_0_90z;
  wire celloutsig_0_91z;
  wire [7:0] celloutsig_0_92z;
  wire celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_16z;
  reg [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [19:0] celloutsig_1_2z;
  wire [22:0] celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire [20:0] celloutsig_1_5z;
  wire [13:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_21z = ~celloutsig_0_10z[2];
  assign celloutsig_0_65z = ~((celloutsig_0_42z[4] | celloutsig_0_48z[4]) & (celloutsig_0_21z | celloutsig_0_25z[0]));
  assign celloutsig_1_8z = ~((celloutsig_1_0z[5] | in_data[186]) & (celloutsig_1_0z[2] | celloutsig_1_5z[17]));
  assign celloutsig_0_63z = celloutsig_0_4z[0] | ~(celloutsig_0_7z[6]);
  assign celloutsig_1_12z = celloutsig_1_6z[11] | ~(celloutsig_1_8z);
  assign celloutsig_0_9z = ~(in_data[83] ^ in_data[0]);
  assign celloutsig_0_42z = { celloutsig_0_5z[3:2], celloutsig_0_21z, celloutsig_0_9z, celloutsig_0_4z } + celloutsig_0_22z;
  assign celloutsig_0_19z = { celloutsig_0_12z[4], celloutsig_0_5z } + { celloutsig_0_8z[9], celloutsig_0_15z };
  assign celloutsig_0_25z = { celloutsig_0_8z[7:5], celloutsig_0_10z } + { celloutsig_0_15z[3:1], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_2z = in_data[68:51] % { 1'h1, in_data[60:45], celloutsig_0_0z };
  assign celloutsig_0_45z = { celloutsig_0_8z[7:5], celloutsig_0_24z } % { 1'h1, celloutsig_0_2z[7:3], celloutsig_0_9z };
  assign celloutsig_1_4z = celloutsig_1_2z[18:6] % { 1'h1, celloutsig_1_2z[17:7], in_data[96] };
  assign celloutsig_0_11z = { celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z } % { 1'h1, celloutsig_0_10z[1], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_0_14z = { celloutsig_0_10z[1], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_0z } % { 1'h1, in_data[54:53], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_0_23z = celloutsig_0_15z[3:1] % { 1'h1, celloutsig_0_14z[4:3] };
  assign celloutsig_0_4z = celloutsig_0_2z[13:11] % { 1'h1, celloutsig_0_2z[3:2] };
  assign celloutsig_0_15z = celloutsig_0_7z[3:0] % { 1'h1, celloutsig_0_14z[1], celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_20z = { celloutsig_0_10z[1:0], celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_3z } % { 1'h1, celloutsig_0_11z[11:3] };
  assign celloutsig_0_22z = celloutsig_0_11z[36:30] % { 1'h1, celloutsig_0_8z[10:5] };
  assign celloutsig_0_12z = { celloutsig_0_7z[7:1], celloutsig_0_0z } * celloutsig_0_7z[7:0];
  assign celloutsig_0_8z = - { celloutsig_0_2z[10:0], celloutsig_0_6z };
  assign celloutsig_0_48z = ~ { celloutsig_0_27z[4:1], celloutsig_0_19z };
  assign celloutsig_0_90z = | { celloutsig_0_4z, celloutsig_0_63z };
  assign celloutsig_0_91z = | { in_data[30:16], celloutsig_0_90z };
  assign celloutsig_1_9z = | celloutsig_1_2z[18:1];
  assign celloutsig_1_19z = | { celloutsig_1_18z[4:0], celloutsig_1_9z, celloutsig_1_16z, celloutsig_1_10z, celloutsig_1_12z };
  assign celloutsig_0_3z = | celloutsig_0_2z[7:1];
  assign celloutsig_0_6z = | { celloutsig_0_2z[12:5], celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[129:117] <<< in_data[188:176];
  assign celloutsig_1_2z = in_data[152:133] <<< in_data[136:117];
  assign celloutsig_1_10z = { in_data[176:170], celloutsig_1_9z } <<< celloutsig_1_4z[10:3];
  assign celloutsig_0_24z = { celloutsig_0_8z[5], celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_1z } <<< celloutsig_0_20z[8:5];
  assign celloutsig_0_27z = { celloutsig_0_23z[1], celloutsig_0_19z } <<< celloutsig_0_22z[6:1];
  assign celloutsig_0_5z = celloutsig_0_2z[3:0] ^ in_data[73:70];
  assign celloutsig_0_92z = { celloutsig_0_14z[1], celloutsig_0_45z } ^ { celloutsig_0_42z, celloutsig_0_65z };
  assign celloutsig_1_6z = in_data[177:164] ^ { celloutsig_1_0z[5], celloutsig_1_4z };
  assign celloutsig_0_10z = celloutsig_0_2z[10:8] ^ { in_data[9], celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_0_0z = ~((in_data[81] & in_data[12]) | in_data[81]);
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_7z = 10'h000;
    else if (!clkin_data[0]) celloutsig_0_7z = { celloutsig_0_5z[3:1], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_18z = 7'h00;
    else if (clkin_data[64]) celloutsig_1_18z = celloutsig_1_2z[9:3];
  assign celloutsig_1_16z = ~((celloutsig_1_12z & in_data[167]) | (celloutsig_1_12z & celloutsig_1_9z));
  assign celloutsig_0_1z = ~((celloutsig_0_0z & celloutsig_0_0z) | (celloutsig_0_0z & celloutsig_0_0z));
  assign celloutsig_1_3z[22:13] = in_data[180:171] ^ celloutsig_1_0z[10:1];
  assign celloutsig_1_5z[20:11] = celloutsig_1_3z[22:13] ^ { in_data[120], celloutsig_1_2z[19:11] };
  assign celloutsig_1_3z[12:0] = 13'h0000;
  assign celloutsig_1_5z[10:0] = celloutsig_1_2z[10:0];
  assign { out_data[134:128], out_data[96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_91z, celloutsig_0_92z };
endmodule
