# compile vhdl design source files
vhdl xil_defaultlib  "../../../../../../../Area51/workspace/col215_prac/practice.vhd"
vhdl xil_defaultlib  "../../../../../../../Area51/workspace/col215_prac/lab6_multiplier_tb.vhd"

# Do not sort compile order
nosort
