--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X65Y79.F3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.129ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      6.129ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y83.YQ      Tcklo                 0.666   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X64Y83.F4      net (fanout=1)        0.364   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X64Y83.X       Tilo                  0.759   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X62Y76.G4      net (fanout=2)        0.728   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X62Y76.X       Tif5x                 1.152   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X62Y77.G1      net (fanout=1)        0.122   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X62Y77.X       Tif5x                 1.152   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X65Y79.F3      net (fanout=1)        0.349   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X65Y79.CLK     Tfck                  0.837   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      6.129ns (4.566ns logic, 1.563ns route)
                                                       (74.5% logic, 25.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X65Y82.BY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.592ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y83.YQ      Tcklo                 0.666   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X64Y83.F4      net (fanout=1)        0.364   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X64Y83.X       Tilo                  0.759   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X65Y82.BY      net (fanout=2)        0.442   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X65Y82.CLK     Tdick                 0.361   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.592ns (1.786ns logic, 0.806ns route)
                                                       (68.9% logic, 31.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X64Y83.F4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.922ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.922ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y83.YQ      Tcklo                 0.666   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X64Y83.F4      net (fanout=1)        0.364   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X64Y83.CLK     Tfck                  0.892   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.922ns (1.558ns logic, 0.364ns route)
                                                       (81.1% logic, 18.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X64Y83.F4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.384ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.384ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y83.YQ      Tcklo                 0.533   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X64Y83.F4      net (fanout=1)        0.291   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X64Y83.CLK     Tckf        (-Th)    -0.560   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.384ns (1.093ns logic, 0.291ns route)
                                                       (79.0% logic, 21.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X65Y82.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.920ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.920ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y83.YQ      Tcklo                 0.533   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X64Y83.F4      net (fanout=1)        0.291   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X64Y83.X       Tilo                  0.607   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X65Y82.BY      net (fanout=2)        0.354   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X65Y82.CLK     Tckdi       (-Th)    -0.135   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.920ns (1.275ns logic, 0.645ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X65Y79.F3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      4.750ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.750ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y83.YQ      Tcklo                 0.533   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X64Y83.F4      net (fanout=1)        0.291   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X64Y83.X       Tilo                  0.607   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X62Y76.G4      net (fanout=2)        0.582   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X62Y76.X       Tif5x                 0.922   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X62Y77.G1      net (fanout=1)        0.098   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X62Y77.X       Tif5x                 0.922   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X65Y79.F3      net (fanout=1)        0.279   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X65Y79.CLK     Tckf        (-Th)    -0.516   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.750ns (3.500ns logic, 1.250ns route)
                                                       (73.7% logic, 26.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X65Y83.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.600ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      6.600ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y119.YQ     Tcko                  0.652   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X78Y109.F4     net (fanout=2)        0.972   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X78Y109.X      Tilo                  0.759   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X70Y82.G4      net (fanout=10)       2.209   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X70Y82.Y       Tilo                  0.759   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X65Y83.CLK     net (fanout=4)        1.249   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      6.600ns (2.170ns logic, 4.430ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.157ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      6.157ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y103.YQ     Tcko                  0.652   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X79Y102.G2     net (fanout=5)        1.150   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X79Y102.Y      Tilo                  0.704   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X70Y82.G2      net (fanout=10)       1.643   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X70Y82.Y       Tilo                  0.759   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X65Y83.CLK     net (fanout=4)        1.249   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      6.157ns (2.115ns logic, 4.042ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.027ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      6.027ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y102.YQ     Tcko                  0.652   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X79Y102.G3     net (fanout=5)        1.020   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X79Y102.Y      Tilo                  0.704   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X70Y82.G2      net (fanout=10)       1.643   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X70Y82.Y       Tilo                  0.759   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X65Y83.CLK     net (fanout=4)        1.249   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      6.027ns (2.115ns logic, 3.912ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.861ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X89Y119.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.861ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y119.YQ     Tcko                  0.587   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X89Y119.BY     net (fanout=7)        0.913   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X89Y119.CLK    Tdick                 0.361   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.861ns (0.948ns logic, 0.913ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X89Y119.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.335ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.335ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y119.YQ     Tcko                  0.470   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X89Y119.BY     net (fanout=7)        0.730   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X89Y119.CLK    Tckdi       (-Th)    -0.135   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.335ns (0.605ns logic, 0.730ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% 
INPUT_JITTER 0.08 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7373 paths analyzed, 1196 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.545ns.
--------------------------------------------------------------------------------

Paths for end point SCCB/data_sr_16 (SLICE_X40Y24.CE), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_4 (FF)
  Destination:          SCCB/data_sr_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.505ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_4 to SCCB/data_sr_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y38.YQ      Tcko                  0.652   SCCB/scaler<5>
                                                       SCCB/scaler_4
    SLICE_X55Y36.F1      net (fanout=4)        1.735   SCCB/scaler<4>
    SLICE_X55Y36.X       Tilo                  0.704   SCCB/counter_not0001136
                                                       SCCB/counter_not0001136
    SLICE_X54Y37.F1      net (fanout=1)        0.439   SCCB/counter_not0001136
    SLICE_X54Y37.X       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X55Y38.F1      net (fanout=3)        0.773   SCCB/N3
    SLICE_X55Y38.X       Tilo                  0.704   SCCB/busy_sr_not0003
                                                       SCCB/busy_sr_not00031
    SLICE_X40Y24.CE      net (fanout=32)       3.184   SCCB/busy_sr_not0003
    SLICE_X40Y24.CLK     Tceck                 0.555   SCCB/data_sr<16>
                                                       SCCB/data_sr_16
    -------------------------------------------------  ---------------------------
    Total                                      9.505ns (3.374ns logic, 6.131ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_4 (FF)
  Destination:          SCCB/data_sr_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.650ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_4 to SCCB/data_sr_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y38.YQ      Tcko                  0.652   SCCB/scaler<5>
                                                       SCCB/scaler_4
    SLICE_X55Y36.G1      net (fanout=4)        1.776   SCCB/scaler<4>
    SLICE_X55Y36.Y       Tilo                  0.704   SCCB/counter_not0001136
                                                       SCCB/scaler_and00004
    SLICE_X55Y38.G4      net (fanout=1)        0.313   SCCB/scaler_and00004
    SLICE_X55Y38.Y       Tilo                  0.704   SCCB/busy_sr_not0003
                                                       SCCB/scaler_and000014
    SLICE_X55Y38.F3      net (fanout=9)        0.058   SCCB/scaler_and0000
    SLICE_X55Y38.X       Tilo                  0.704   SCCB/busy_sr_not0003
                                                       SCCB/busy_sr_not00031
    SLICE_X40Y24.CE      net (fanout=32)       3.184   SCCB/busy_sr_not0003
    SLICE_X40Y24.CLK     Tceck                 0.555   SCCB/data_sr<16>
                                                       SCCB/data_sr_16
    -------------------------------------------------  ---------------------------
    Total                                      8.650ns (3.319ns logic, 5.331ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_6 (FF)
  Destination:          SCCB/data_sr_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.482ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_6 to SCCB/data_sr_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y39.YQ      Tcko                  0.652   SCCB/scaler<7>
                                                       SCCB/scaler_6
    SLICE_X54Y37.G2      net (fanout=6)        1.073   SCCB/scaler<6>
    SLICE_X54Y37.Y       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001115
    SLICE_X54Y37.F3      net (fanout=1)        0.023   SCCB/counter_not0001115/O
    SLICE_X54Y37.X       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X55Y38.F1      net (fanout=3)        0.773   SCCB/N3
    SLICE_X55Y38.X       Tilo                  0.704   SCCB/busy_sr_not0003
                                                       SCCB/busy_sr_not00031
    SLICE_X40Y24.CE      net (fanout=32)       3.184   SCCB/busy_sr_not0003
    SLICE_X40Y24.CLK     Tceck                 0.555   SCCB/data_sr<16>
                                                       SCCB/data_sr_16
    -------------------------------------------------  ---------------------------
    Total                                      8.482ns (3.429ns logic, 5.053ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/data_sr_15 (SLICE_X40Y24.CE), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_4 (FF)
  Destination:          SCCB/data_sr_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.505ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_4 to SCCB/data_sr_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y38.YQ      Tcko                  0.652   SCCB/scaler<5>
                                                       SCCB/scaler_4
    SLICE_X55Y36.F1      net (fanout=4)        1.735   SCCB/scaler<4>
    SLICE_X55Y36.X       Tilo                  0.704   SCCB/counter_not0001136
                                                       SCCB/counter_not0001136
    SLICE_X54Y37.F1      net (fanout=1)        0.439   SCCB/counter_not0001136
    SLICE_X54Y37.X       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X55Y38.F1      net (fanout=3)        0.773   SCCB/N3
    SLICE_X55Y38.X       Tilo                  0.704   SCCB/busy_sr_not0003
                                                       SCCB/busy_sr_not00031
    SLICE_X40Y24.CE      net (fanout=32)       3.184   SCCB/busy_sr_not0003
    SLICE_X40Y24.CLK     Tceck                 0.555   SCCB/data_sr<16>
                                                       SCCB/data_sr_15
    -------------------------------------------------  ---------------------------
    Total                                      9.505ns (3.374ns logic, 6.131ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_4 (FF)
  Destination:          SCCB/data_sr_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.650ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_4 to SCCB/data_sr_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y38.YQ      Tcko                  0.652   SCCB/scaler<5>
                                                       SCCB/scaler_4
    SLICE_X55Y36.G1      net (fanout=4)        1.776   SCCB/scaler<4>
    SLICE_X55Y36.Y       Tilo                  0.704   SCCB/counter_not0001136
                                                       SCCB/scaler_and00004
    SLICE_X55Y38.G4      net (fanout=1)        0.313   SCCB/scaler_and00004
    SLICE_X55Y38.Y       Tilo                  0.704   SCCB/busy_sr_not0003
                                                       SCCB/scaler_and000014
    SLICE_X55Y38.F3      net (fanout=9)        0.058   SCCB/scaler_and0000
    SLICE_X55Y38.X       Tilo                  0.704   SCCB/busy_sr_not0003
                                                       SCCB/busy_sr_not00031
    SLICE_X40Y24.CE      net (fanout=32)       3.184   SCCB/busy_sr_not0003
    SLICE_X40Y24.CLK     Tceck                 0.555   SCCB/data_sr<16>
                                                       SCCB/data_sr_15
    -------------------------------------------------  ---------------------------
    Total                                      8.650ns (3.319ns logic, 5.331ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_6 (FF)
  Destination:          SCCB/data_sr_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.482ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_6 to SCCB/data_sr_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y39.YQ      Tcko                  0.652   SCCB/scaler<7>
                                                       SCCB/scaler_6
    SLICE_X54Y37.G2      net (fanout=6)        1.073   SCCB/scaler<6>
    SLICE_X54Y37.Y       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001115
    SLICE_X54Y37.F3      net (fanout=1)        0.023   SCCB/counter_not0001115/O
    SLICE_X54Y37.X       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X55Y38.F1      net (fanout=3)        0.773   SCCB/N3
    SLICE_X55Y38.X       Tilo                  0.704   SCCB/busy_sr_not0003
                                                       SCCB/busy_sr_not00031
    SLICE_X40Y24.CE      net (fanout=32)       3.184   SCCB/busy_sr_not0003
    SLICE_X40Y24.CLK     Tceck                 0.555   SCCB/data_sr<16>
                                                       SCCB/data_sr_15
    -------------------------------------------------  ---------------------------
    Total                                      8.482ns (3.429ns logic, 5.053ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[12].U_FDRE (SLICE_X73Y42.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[6].U_RST (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[12].U_FDRE (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.335ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf1 rising at 0.000ns
  Destination Clock:    clkcambuf1 rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[6].U_RST to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[12].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y50.YQ      Tcko                  0.587   U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[6].U_RST
    SLICE_X73Y42.SR      net (fanout=26)       7.838   U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET<6>
    SLICE_X73Y42.CLK     Tsrck                 0.910   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<12>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[12].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      9.335ns (1.497ns logic, 7.838ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG (SLICE_X70Y50.G3), 9 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.328ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.728ns (Levels of Logic = 2)
  Clock Path Skew:      2.400ns (3.171 - 0.771)
  Source Clock:         clkcambuf1 rising at 10.000ns
  Destination Clock:    clkcambuf1 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y51.YQ      Tcko                  0.470   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAPTURE
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    SLICE_X70Y49.F4      net (fanout=36)       0.528   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAPTURE
    SLICE_X70Y49.X       Tif5x                 0.922   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/jO<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF1_CFGLUT4
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.U1_MUXF5
    SLICE_X70Y50.G3      net (fanout=1)        0.248   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/jO<1>
    SLICE_X70Y50.CLK     Tckg        (-Th)    -0.560   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_DONE
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.U_MUXF6
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG
    -------------------------------------------------  ---------------------------
    Total                                      2.728ns (1.952ns logic, 0.776ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.380ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.780ns (Levels of Logic = 2)
  Clock Path Skew:      2.400ns (3.171 - 0.771)
  Source Clock:         clkcambuf1 rising at 10.000ns
  Destination Clock:    clkcambuf1 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y51.YQ      Tcko                  0.470   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAPTURE
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    SLICE_X70Y49.G4      net (fanout=36)       0.580   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAPTURE
    SLICE_X70Y49.X       Tif5x                 0.922   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/jO<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.U1_MUXF5
    SLICE_X70Y50.G3      net (fanout=1)        0.248   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/jO<1>
    SLICE_X70Y50.CLK     Tckg        (-Th)    -0.560   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_DONE
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.U_MUXF6
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG
    -------------------------------------------------  ---------------------------
    Total                                      2.780ns (1.952ns logic, 0.828ns route)
                                                       (70.2% logic, 29.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.461ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.779ns (Levels of Logic = 2)
  Clock Path Skew:      2.318ns (3.171 - 0.853)
  Source Clock:         clkcambuf1 rising at 10.000ns
  Destination Clock:    clkcambuf1 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y46.YQ      Tcko                  0.470   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X70Y49.F1      net (fanout=38)       0.579   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    SLICE_X70Y49.X       Tif5x                 0.922   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/jO<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF1_CFGLUT4
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.U1_MUXF5
    SLICE_X70Y50.G3      net (fanout=1)        0.248   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/jO<1>
    SLICE_X70Y50.CLK     Tckg        (-Th)    -0.560   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_DONE
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.U_MUXF6
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG
    -------------------------------------------------  ---------------------------
    Total                                      2.779ns (1.952ns logic, 0.827ns route)
                                                       (70.2% logic, 29.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR (SLICE_X89Y38.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.931ns (Levels of Logic = 0)
  Clock Path Skew:      0.530ns (1.768 - 1.238)
  Source Clock:         clkcambuf1 rising at 10.000ns
  Destination Clock:    clkcambuf1 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y38.XQ      Tcko                  0.474   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    SLICE_X89Y38.BX      net (fanout=1)        0.364   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<1>
    SLICE_X89Y38.CLK     Tckdi       (-Th)    -0.093   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.931ns (0.567ns logic, 0.364ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG (SLICE_X70Y50.G1), 9 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.809ns (Levels of Logic = 2)
  Clock Path Skew:      2.400ns (3.171 - 0.771)
  Source Clock:         clkcambuf1 rising at 10.000ns
  Destination Clock:    clkcambuf1 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y51.YQ      Tcko                  0.470   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAPTURE
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    SLICE_X70Y48.F4      net (fanout=36)       0.528   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAPTURE
    SLICE_X70Y48.X       Tif5x                 0.922   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/jO<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X70Y50.G1      net (fanout=1)        0.329   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/jO<0>
    SLICE_X70Y50.CLK     Tckg        (-Th)    -0.560   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_DONE
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.U_MUXF6
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG
    -------------------------------------------------  ---------------------------
    Total                                      2.809ns (1.952ns logic, 0.857ns route)
                                                       (69.5% logic, 30.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.461ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.861ns (Levels of Logic = 2)
  Clock Path Skew:      2.400ns (3.171 - 0.771)
  Source Clock:         clkcambuf1 rising at 10.000ns
  Destination Clock:    clkcambuf1 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y51.YQ      Tcko                  0.470   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAPTURE
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    SLICE_X70Y48.G4      net (fanout=36)       0.580   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAPTURE
    SLICE_X70Y48.X       Tif5x                 0.922   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/jO<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X70Y50.G1      net (fanout=1)        0.329   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/jO<0>
    SLICE_X70Y50.CLK     Tckg        (-Th)    -0.560   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_DONE
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.U_MUXF6
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG
    -------------------------------------------------  ---------------------------
    Total                                      2.861ns (1.952ns logic, 0.909ns route)
                                                       (68.2% logic, 31.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.542ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.860ns (Levels of Logic = 2)
  Clock Path Skew:      2.318ns (3.171 - 0.853)
  Source Clock:         clkcambuf1 rising at 10.000ns
  Destination Clock:    clkcambuf1 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y46.YQ      Tcko                  0.470   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X70Y48.F1      net (fanout=38)       0.579   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_STATE<0>
    SLICE_X70Y48.X       Tif5x                 0.922   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/jO<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X70Y50.G1      net (fanout=1)        0.329   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/jO<0>
    SLICE_X70Y50.CLK     Tckg        (-Th)    -0.560   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_DONE
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.U_MUXF6
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG
    -------------------------------------------------  ---------------------------
    Total                                      2.860ns (1.952ns logic, 0.908ns route)
                                                       (68.3% logic, 31.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_cam/CLKIN
  Logical resource: DCM_cam/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: clk50buf
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_cam/CLKIN
  Logical resource: DCM_cam/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: clk50buf
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_vga/CLKIN
  Logical resource: DCM_vga/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clkcambuf1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 41.667 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 41.667 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------
Slack: 37.501ns (period - min period limit)
  Period: 41.667ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk251_0 = PERIOD TIMEGRP "clk251_0" TS_clkcam * 4 HIGH 
50% INPUT_JITTER         0.08 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1543 paths analyzed, 429 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.362ns.
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAMB16_X1Y12.ENB), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_addrgen1/addr_15 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      13.322ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_addrgen1/addr_15 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y50.XQ       Tcko                  0.592   inst_addrgen1/addr<15>
                                                       inst_addrgen1/addr_15
    SLICE_X3Y24.G4       net (fanout=8)        1.698   inst_addrgen1/addr<15>
    SLICE_X3Y24.Y        Tilo                  0.704   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<4>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_13_o<4>21
    SLICE_X2Y46.F2       net (fanout=5)        1.091   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_13_o<4>2
    SLICE_X2Y46.X        Tilo                  0.759   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<8>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_9_o<4>1
    RAMB16_X1Y12.ENB     net (fanout=1)        7.708   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<8>
    RAMB16_X1Y12.CLKB    Tbeck                 0.770   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                     13.322ns (2.825ns logic, 10.497ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_addrgen1/addr_14 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      13.245ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_addrgen1/addr_14 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y50.YQ       Tcko                  0.652   inst_addrgen1/addr<15>
                                                       inst_addrgen1/addr_14
    SLICE_X3Y24.G1       net (fanout=8)        1.561   inst_addrgen1/addr<14>
    SLICE_X3Y24.Y        Tilo                  0.704   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<4>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_13_o<4>21
    SLICE_X2Y46.F2       net (fanout=5)        1.091   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_13_o<4>2
    SLICE_X2Y46.X        Tilo                  0.759   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<8>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_9_o<4>1
    RAMB16_X1Y12.ENB     net (fanout=1)        7.708   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<8>
    RAMB16_X1Y12.CLKB    Tbeck                 0.770   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                     13.245ns (2.885ns logic, 10.360ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_addrgen1/addr_17 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      10.995ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_addrgen1/addr_17 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y52.XQ       Tcko                  0.592   inst_addrgen1/addr<17>
                                                       inst_addrgen1/addr_17
    SLICE_X2Y46.F4       net (fanout=22)       1.166   inst_addrgen1/addr<17>
    SLICE_X2Y46.X        Tilo                  0.759   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<8>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[4]_GND_16_o_equal_9_o<4>1
    RAMB16_X1Y12.ENB     net (fanout=1)        7.708   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<8>
    RAMB16_X1Y12.CLKB    Tbeck                 0.770   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                     10.995ns (2.121ns logic, 8.874ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAMB16_X1Y10.ADDRB1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     27.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_addrgen1/addr_1 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      12.201ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.208 - 0.217)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_addrgen1/addr_1 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y44.XQ       Tcko                  0.592   inst_addrgen1/addr<1>
                                                       inst_addrgen1/addr_1
    RAMB16_X1Y10.ADDRB1  net (fanout=21)      11.232   inst_addrgen1/addr<1>
    RAMB16_X1Y10.CLKB    Tback                 0.377   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                     12.201ns (0.969ns logic, 11.232ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAMB16_X1Y10.ADDRB3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_addrgen1/addr_3 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      11.932ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.208 - 0.217)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_addrgen1/addr_3 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.XQ       Tcko                  0.592   inst_addrgen1/addr<3>
                                                       inst_addrgen1/addr_3
    RAMB16_X1Y10.ADDRB3  net (fanout=21)      10.963   inst_addrgen1/addr<3>
    RAMB16_X1Y10.CLKB    Tback                 0.377   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                     11.932ns (0.969ns logic, 10.963ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk251_0 = PERIOD TIMEGRP "clk251_0" TS_clkcam * 4 HIGH 50% INPUT_JITTER
        0.08 ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAMB16_X0Y5.ADDRB13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.951ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_addrgen1/addr_13 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.941ns (Levels of Logic = 0)
  Clock Path Skew:      -0.010ns (0.123 - 0.133)
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_addrgen1/addr_13 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y51.XQ       Tcko                  0.474   inst_addrgen1/addr<13>
                                                       inst_addrgen1/addr_13
    RAMB16_X0Y5.ADDRB13  net (fanout=21)       0.598   inst_addrgen1/addr<13>
    RAMB16_X0Y5.CLKB     Tbcka       (-Th)     0.131   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      0.941ns (0.343ns logic, 0.598ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAMB16_X0Y5.ADDRB6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.958ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_addrgen1/addr_6 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.988ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.123 - 0.093)
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_addrgen1/addr_6 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y46.YQ      Tcko                  0.470   inst_addrgen1/addr<7>
                                                       inst_addrgen1/addr_6
    RAMB16_X0Y5.ADDRB6   net (fanout=21)       0.649   inst_addrgen1/addr<6>
    RAMB16_X0Y5.CLKB     Tbcka       (-Th)     0.131   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      0.988ns (0.339ns logic, 0.649ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAMB16_X0Y5.ADDRB11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.985ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_addrgen1/addr_11 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.978ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.123 - 0.130)
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_addrgen1/addr_11 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y48.XQ       Tcko                  0.474   inst_addrgen1/addr<11>
                                                       inst_addrgen1/addr_11
    RAMB16_X0Y5.ADDRB11  net (fanout=21)       0.635   inst_addrgen1/addr<11>
    RAMB16_X0Y5.CLKB     Tbcka       (-Th)     0.131   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      0.978ns (0.343ns logic, 0.635ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk251_0 = PERIOD TIMEGRP "clk251_0" TS_clkcam * 4 HIGH 50% INPUT_JITTER
        0.08 ns;
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_vgatiming/h/SR
  Logical resource: inst_vgatiming/h/SR
  Location pin: SLICE_X17Y15.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_vgatiming/h/SR
  Logical resource: inst_vgatiming/h/SR
  Location pin: SLICE_X17Y15.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_vgatiming/hcnt<1>/SR
  Logical resource: inst_vgatiming/hcnt_1/SR
  Location pin: SLICE_X17Y9.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1041 paths analyzed, 407 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.328ns.
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_17 (SLICE_X18Y50.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync_1 (FF)
  Destination:          inst_ov7670capt1/address_17 (FF)
  Requirement:          20.834ns
  Data Path Delay:      5.041ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock3b falling at 20.833ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync_1 to inst_ov7670capt1/address_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y45.YQ      Tcko                  0.587   inst_ov7670capt1/latched_vsync_1
                                                       inst_ov7670capt1/latched_vsync_1
    SLICE_X30Y45.F2      net (fanout=1)        1.046   inst_ov7670capt1/latched_vsync_1
    SLICE_X30Y45.X       Tilo                  0.759   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X18Y50.CE      net (fanout=10)       2.094   inst_ov7670capt1/address_not0001
    SLICE_X18Y50.CLK     Tceck                 0.555   inst_ov7670capt1/address<17>
                                                       inst_ov7670capt1/address_17
    -------------------------------------------------  ---------------------------
    Total                                      5.041ns (1.901ns logic, 3.140ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_17 (FF)
  Requirement:          41.667ns
  Data Path Delay:      4.688ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock3b rising at 0.000ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y45.YQ      Tcko                  0.652   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X30Y45.F1      net (fanout=22)       0.628   inst_ov7670capt1/we_reg
    SLICE_X30Y45.X       Tilo                  0.759   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X18Y50.CE      net (fanout=10)       2.094   inst_ov7670capt1/address_not0001
    SLICE_X18Y50.CLK     Tceck                 0.555   inst_ov7670capt1/address<17>
                                                       inst_ov7670capt1/address_17
    -------------------------------------------------  ---------------------------
    Total                                      4.688ns (1.966ns logic, 2.722ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_16 (SLICE_X18Y50.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync_1 (FF)
  Destination:          inst_ov7670capt1/address_16 (FF)
  Requirement:          20.834ns
  Data Path Delay:      5.041ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock3b falling at 20.833ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync_1 to inst_ov7670capt1/address_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y45.YQ      Tcko                  0.587   inst_ov7670capt1/latched_vsync_1
                                                       inst_ov7670capt1/latched_vsync_1
    SLICE_X30Y45.F2      net (fanout=1)        1.046   inst_ov7670capt1/latched_vsync_1
    SLICE_X30Y45.X       Tilo                  0.759   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X18Y50.CE      net (fanout=10)       2.094   inst_ov7670capt1/address_not0001
    SLICE_X18Y50.CLK     Tceck                 0.555   inst_ov7670capt1/address<17>
                                                       inst_ov7670capt1/address_16
    -------------------------------------------------  ---------------------------
    Total                                      5.041ns (1.901ns logic, 3.140ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_16 (FF)
  Requirement:          41.667ns
  Data Path Delay:      4.688ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock3b rising at 0.000ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y45.YQ      Tcko                  0.652   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X30Y45.F1      net (fanout=22)       0.628   inst_ov7670capt1/we_reg
    SLICE_X30Y45.X       Tilo                  0.759   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X18Y50.CE      net (fanout=10)       2.094   inst_ov7670capt1/address_not0001
    SLICE_X18Y50.CLK     Tceck                 0.555   inst_ov7670capt1/address<17>
                                                       inst_ov7670capt1/address_16
    -------------------------------------------------  ---------------------------
    Total                                      4.688ns (1.966ns logic, 2.722ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_5_1 (SLICE_X18Y48.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync_1 (FF)
  Destination:          inst_ov7670capt1/address_5_1 (FF)
  Requirement:          20.834ns
  Data Path Delay:      4.516ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock3b falling at 20.833ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync_1 to inst_ov7670capt1/address_5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y45.YQ      Tcko                  0.587   inst_ov7670capt1/latched_vsync_1
                                                       inst_ov7670capt1/latched_vsync_1
    SLICE_X30Y45.F2      net (fanout=1)        1.046   inst_ov7670capt1/latched_vsync_1
    SLICE_X30Y45.X       Tilo                  0.759   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X18Y48.CE      net (fanout=10)       1.569   inst_ov7670capt1/address_not0001
    SLICE_X18Y48.CLK     Tceck                 0.555   inst_ov7670capt1/address_5_1
                                                       inst_ov7670capt1/address_5_1
    -------------------------------------------------  ---------------------------
    Total                                      4.516ns (1.901ns logic, 2.615ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_5_1 (FF)
  Requirement:          41.667ns
  Data Path Delay:      4.163ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock3b rising at 0.000ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y45.YQ      Tcko                  0.652   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X30Y45.F1      net (fanout=22)       0.628   inst_ov7670capt1/we_reg
    SLICE_X30Y45.X       Tilo                  0.759   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/address_not00011
    SLICE_X18Y48.CE      net (fanout=10)       1.569   inst_ov7670capt1/address_not0001
    SLICE_X18Y48.CLK     Tceck                 0.555   inst_ov7670capt1/address_5_1
                                                       inst_ov7670capt1/address_5_1
    -------------------------------------------------  ---------------------------
    Total                                      4.163ns (1.966ns logic, 2.197ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/d_latch_8 (SLICE_X30Y44.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.373ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_0 (FF)
  Destination:          inst_ov7670capt1/d_latch_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.373ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock3b rising at 41.667ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_0 to inst_ov7670capt1/d_latch_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y44.YQ      Tcko                  0.522   inst_ov7670capt1/d_latch<8>
                                                       inst_ov7670capt1/d_latch_0
    SLICE_X30Y44.F4      net (fanout=1)        0.291   inst_ov7670capt1/d_latch<0>
    SLICE_X30Y44.CLK     Tckf        (-Th)    -0.560   inst_ov7670capt1/d_latch<8>
                                                       inst_ov7670capt1/d_latch_mux0001<8>1
                                                       inst_ov7670capt1/d_latch_8
    -------------------------------------------------  ---------------------------
    Total                                      1.373ns (1.082ns logic, 0.291ns route)
                                                       (78.8% logic, 21.2% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X0Y5.ADDRA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/address_1 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.514ns (Levels of Logic = 0)
  Clock Path Skew:      0.070ns (0.123 - 0.053)
  Source Clock:         clock3b rising at 41.667ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/address_1 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y42.XQ      Tcko                  0.474   inst_ov7670capt1/address<1>
                                                       inst_ov7670capt1/address_1
    RAMB16_X0Y5.ADDRA1   net (fanout=22)       1.171   inst_ov7670capt1/address<1>
    RAMB16_X0Y5.CLKA     Tbcka       (-Th)     0.131   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.514ns (0.343ns logic, 1.171ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/we_reg (SLICE_X30Y45.G1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.588ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/we_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.588ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock3b rising at 41.667ns
  Destination Clock:    clock3b rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/we_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y45.YQ      Tcko                  0.522   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X30Y45.G1      net (fanout=22)       0.506   inst_ov7670capt1/we_reg
    SLICE_X30Y45.CLK     Tckg        (-Th)    -0.560   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg_mux00011
                                                       inst_ov7670capt1/we_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.588ns (1.082ns logic, 0.506ns route)
                                                       (68.1% logic, 31.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<11>/SR
  Logical resource: inst_ov7670capt1/address_11/SR
  Location pin: SLICE_X18Y47.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<11>/SR
  Logical resource: inst_ov7670capt1/address_11/SR
  Location pin: SLICE_X18Y47.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<11>/SR
  Logical resource: inst_ov7670capt1/address_10/SR
  Location pin: SLICE_X18Y47.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clkcam
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clkcam                      |     10.000ns|      9.545ns|      3.341ns|            0|            0|         7373|         1543|
| TS_clk251_0                   |     40.000ns|     13.362ns|          N/A|            0|            0|         1543|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_ov7670_pclk1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ov7670_pclk1                |     41.667ns|     20.000ns|     11.328ns|            0|            0|            0|         1041|
| TS_clock3a                    |     41.667ns|     11.328ns|          N/A|            0|            0|         1041|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkcam
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkcam         |   13.362|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |   11.328|    5.091|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 9972 paths, 0 nets, and 3415 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)
   Maximum path delay from/to any node:   1.861ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Aug 10 16:10:09 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 379 MB



