source reset.scr
random
# watchall

# watch test.h_arb.ctrl._ci[0]
# watch test.h_arb.ctrl._ci[1]
# watch test.h_arb.ctrl.po
# watch test.h_arb.ctrl.s0i
# watch test.h_arb.ctrl.s0o
# watch test.h_arb.ctrl._s1i
# watch test.h_arb.ctrl.s1o
# set_principal test.h_arb.ctrl._ci[0]
# set_principal test.h_arb.ctrl._ci[1]
# set_principal test.h_arb.ctrl.po
# set_principal test.h_arb.ctrl.s0i
# set_principal test.h_arb.ctrl.s0o
# set_principal test.h_arb.ctrl._s1i
# set_principal test.h_arb.ctrl.s1o
# 
# watch test.h_arb.c0_arb.co
# watch test.h_arb.c0_arb.cso
# watch test.h_arb.c0_arb.sso
# watch test.h_arb.c0_arb._ci_hat
# watch test.h_arb.c0_arb._si_hat
# set_principal test.h_arb.c0_arb.co
# 
# watch test.h_arb.c1_arb.co
# watch test.h_arb.c1_arb.cso
# watch test.h_arb.c1_arb.sso
# watch test.h_arb.c1_arb._ci_hat
# watch test.h_arb.c1_arb._si_hat
# set_principal test.h_arb.c1_arb.co

break-on-warn
