
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: HAPS (R) ProtoCompiler 100
Build: R-2020.12-SP1-1
Install: /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1
OS: CentOS Linux 7 (Core)
Hostname: ws40
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 8388608 (bytes)


Database state : /home/m110/m110063553/FPGA/Lab1_PCflow/RSA/|sr0
Synopsys ProtoCompiler Partitioner/Router, Version map202012pcp4, Build 193R, Built Apr  8 2022 21:27:09, @4216327


To see more or fewer paths in this report, use option '-report_timing_paths <count>'

Start points with multiple hops: 12
End points with multiple hops: 16
Printing up to 10 paths

Path #1 through net OUT_D[6]
Hops  Type*    Bin/TDM            Ratio  Clock/Cell/Net  Cell_Type  
------------------------------------------------------------------
0              FB1.uA                                               
      Net                         1      cnt_temp3[2]               
1              FB1.uB                                               
      Net(DP)                     1      OUT_D[6]                   
1     Port     TOP_IO_HT3_FB1_B5         OUT_D[6]                   
==================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #2 through net OUT_D[4]
Hops  Type*    Bin/TDM            Ratio  Clock/Cell/Net  Cell_Type  
------------------------------------------------------------------
0              FB1.uA                                               
      Net                         1      cnt_temp3[2]               
1              FB1.uB                                               
      Net(DP)                     1      OUT_D[4]                   
1     Port     TOP_IO_HT3_FB1_B5         OUT_D[4]                   
==================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #3 through net OUT_D[3]
Hops  Type*    Bin/TDM            Ratio  Clock/Cell/Net  Cell_Type  
------------------------------------------------------------------
0              FB1.uA                                               
      Net                         1      cnt_temp3[2]               
1              FB1.uB                                               
      Net(DP)                     1      OUT_D[3]                   
1     Port     TOP_IO_HT3_FB1_B5         OUT_D[3]                   
==================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #4 through net OUT_D[1]
Hops  Type*    Bin/TDM            Ratio  Clock/Cell/Net  Cell_Type  
------------------------------------------------------------------
0              FB1.uA                                               
      Net                         1      cnt_temp3[2]               
1              FB1.uB                                               
      Net(DP)                     1      OUT_D[1]                   
1     Port     TOP_IO_HT3_FB1_B5         OUT_D[1]                   
==================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #5 through net OUT_D[0]
Hops  Type*    Bin/TDM            Ratio  Clock/Cell/Net  Cell_Type  
------------------------------------------------------------------
0              FB1.uA                                               
      Net                         1      cnt_temp3[2]               
1              FB1.uB                                               
      Net(DP)                     1      OUT_D[0]                   
1     Port     TOP_IO_HT3_FB1_B5         OUT_D[0]                   
==================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #6 through net OUT_N[7]
Hops  Type*    Bin/TDM            Ratio  Clock/Cell/Net  Cell_Type  
------------------------------------------------------------------
0              FB1.uA                                               
      Net                         1      cnt_temp2[3]               
1              FB1.uB                                               
      Net(DP)                     1      OUT_N[7]                   
1     Port     TOP_IO_HT3_FB1_B5         OUT_N[7]                   
==================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #7 through net OUT_N[5]
Hops  Type*    Bin/TDM            Ratio  Clock/Cell/Net  Cell_Type  
------------------------------------------------------------------
0              FB1.uA                                               
      Net                         1      cnt_temp2[3]               
1              FB1.uB                                               
      Net(DP)                     1      OUT_N[5]                   
1     Port     TOP_IO_HT3_FB1_B5         OUT_N[5]                   
==================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #8 through net OUT_N[3]
Hops  Type*    Bin/TDM            Ratio  Clock/Cell/Net  Cell_Type  
------------------------------------------------------------------
0              FB1.uA                                               
      Net                         1      cnt_temp2[3]               
1              FB1.uB                                               
      Net(DP)                     1      OUT_N[3]                   
1     Port     TOP_IO_HT3_FB1_B5         OUT_N[3]                   
==================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #9 through net OUT_N[1]
Hops  Type*    Bin/TDM            Ratio  Clock/Cell/Net  Cell_Type  
------------------------------------------------------------------
0              FB1.uA                                               
      Net                         1      cnt_temp2[3]               
1              FB1.uB                                               
      Net(DP)                     1      OUT_N[1]                   
1     Port     TOP_IO_HT3_FB1_B5         OUT_N[1]                   
==================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 

Path #10 through net OUT_N[0]
Hops  Type*    Bin/TDM            Ratio  Clock/Cell/Net  Cell_Type  
------------------------------------------------------------------
0              FB1.uA                                               
      Net                         1      cnt_temp2[3]               
1              FB1.uB                                               
      Net(DP)                     1      OUT_N[0]                   
1     Port     TOP_IO_HT3_FB1_B5         OUT_N[0]                   
==================================================================
     *Net Flags: A=AsynchReset  B=Bidir/Tristate  C=Clock  D=Direct  F=Feedthrough  P=PortNet 
