// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fwd_fft_FFT_R_Loop_VITIS_LOOP_91_1_proc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        ctrl1_reg_dout,
        ctrl1_reg_empty_n,
        ctrl1_reg_read,
        p_read,
        p_read1,
        p_read2,
        c_ifmap_col_op_st_dout,
        c_ifmap_col_op_st_empty_n,
        c_ifmap_col_op_st_read,
        c_fft_row_op_st_din,
        c_fft_row_op_st_full_n,
        c_fft_row_op_st_write,
        ctrl1_reg_c19_din,
        ctrl1_reg_c19_full_n,
        ctrl1_reg_c19_write
);

parameter    ap_ST_fsm_state1 = 23'd1;
parameter    ap_ST_fsm_state2 = 23'd2;
parameter    ap_ST_fsm_state3 = 23'd4;
parameter    ap_ST_fsm_state4 = 23'd8;
parameter    ap_ST_fsm_state5 = 23'd16;
parameter    ap_ST_fsm_state6 = 23'd32;
parameter    ap_ST_fsm_state7 = 23'd64;
parameter    ap_ST_fsm_state8 = 23'd128;
parameter    ap_ST_fsm_state9 = 23'd256;
parameter    ap_ST_fsm_state10 = 23'd512;
parameter    ap_ST_fsm_state11 = 23'd1024;
parameter    ap_ST_fsm_state12 = 23'd2048;
parameter    ap_ST_fsm_state13 = 23'd4096;
parameter    ap_ST_fsm_state14 = 23'd8192;
parameter    ap_ST_fsm_state15 = 23'd16384;
parameter    ap_ST_fsm_state16 = 23'd32768;
parameter    ap_ST_fsm_state17 = 23'd65536;
parameter    ap_ST_fsm_state18 = 23'd131072;
parameter    ap_ST_fsm_state19 = 23'd262144;
parameter    ap_ST_fsm_state20 = 23'd524288;
parameter    ap_ST_fsm_state21 = 23'd1048576;
parameter    ap_ST_fsm_state22 = 23'd2097152;
parameter    ap_ST_fsm_state23 = 23'd4194304;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] ctrl1_reg_dout;
input   ctrl1_reg_empty_n;
output   ctrl1_reg_read;
input  [15:0] p_read;
input  [23:0] p_read1;
input  [39:0] p_read2;
input  [31:0] c_ifmap_col_op_st_dout;
input   c_ifmap_col_op_st_empty_n;
output   c_ifmap_col_op_st_read;
output  [31:0] c_fft_row_op_st_din;
input   c_fft_row_op_st_full_n;
output   c_fft_row_op_st_write;
output  [31:0] ctrl1_reg_c19_din;
input   ctrl1_reg_c19_full_n;
output   ctrl1_reg_c19_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg ctrl1_reg_read;
reg c_ifmap_col_op_st_read;
reg c_fft_row_op_st_write;
reg ctrl1_reg_c19_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [22:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ctrl1_reg_blk_n;
reg    ctrl1_reg_c19_blk_n;
wire   [15:0] empty_fu_217_p1;
reg   [15:0] empty_reg_301;
wire   [7:0] empty_173_fu_231_p1;
reg   [7:0] empty_173_reg_306;
wire    ap_CS_fsm_state4;
wire   [39:0] empty_176_fu_250_p2;
reg   [39:0] empty_176_reg_327;
wire    ap_CS_fsm_state7;
reg   [5:0] input_data1_i_address0;
reg    input_data1_i_ce0;
reg    input_data1_i_we0;
wire   [31:0] input_data1_i_q0;
reg    input_data1_i_ce1;
wire   [31:0] input_data1_i_q1;
reg   [5:0] out_data_12_i_address0;
reg    out_data_12_i_ce0;
reg    out_data_12_i_we0;
wire   [31:0] out_data_12_i_q0;
reg   [5:0] out_data_12_i_address1;
reg    out_data_12_i_ce1;
reg    out_data_12_i_we1;
wire   [31:0] out_data_12_i_q1;
reg   [5:0] out_data_63_i_address0;
reg    out_data_63_i_ce0;
reg    out_data_63_i_we0;
wire   [31:0] out_data_63_i_q0;
reg    out_data_63_i_ce1;
reg    out_data_63_i_we1;
reg   [5:0] out_data_24_i_address0;
reg    out_data_24_i_ce0;
reg    out_data_24_i_we0;
wire   [31:0] out_data_24_i_q0;
reg   [5:0] out_data_24_i_address1;
reg    out_data_24_i_ce1;
reg    out_data_24_i_we1;
wire   [31:0] out_data_24_i_q1;
reg   [5:0] out_data_35_i_address0;
reg    out_data_35_i_ce0;
reg    out_data_35_i_we0;
wire   [31:0] out_data_35_i_q0;
reg   [5:0] out_data_35_i_address1;
reg    out_data_35_i_ce1;
reg    out_data_35_i_we1;
wire   [31:0] out_data_35_i_q1;
reg   [5:0] out_data_46_i_address0;
reg    out_data_46_i_ce0;
reg    out_data_46_i_we0;
wire   [31:0] out_data_46_i_q0;
reg   [5:0] out_data_46_i_address1;
reg    out_data_46_i_ce1;
reg    out_data_46_i_we1;
wire   [31:0] out_data_46_i_q1;
reg   [5:0] out_data_57_i_address0;
reg    out_data_57_i_ce0;
reg    out_data_57_i_we0;
wire   [31:0] out_data_57_i_q0;
reg   [5:0] out_data_57_i_address1;
reg    out_data_57_i_ce1;
reg    out_data_57_i_we1;
wire   [31:0] out_data_57_i_q1;
wire    grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_52_1_fu_176_ap_start;
wire    grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_52_1_fu_176_ap_done;
wire    grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_52_1_fu_176_ap_idle;
wire    grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_52_1_fu_176_ap_ready;
wire    grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_52_1_fu_176_c_ifmap_col_op_st_read;
wire   [5:0] grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_52_1_fu_176_input_data1_i_address0;
wire    grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_52_1_fu_176_input_data1_i_ce0;
wire    grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_52_1_fu_176_input_data1_i_we0;
wire   [31:0] grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_52_1_fu_176_input_data1_i_d0;
wire    grp_fft_stage_fu_184_ap_start;
wire    grp_fft_stage_fu_184_ap_done;
wire    grp_fft_stage_fu_184_ap_idle;
wire    grp_fft_stage_fu_184_ap_ready;
wire   [5:0] grp_fft_stage_fu_184_IN_r_address0;
wire    grp_fft_stage_fu_184_IN_r_ce0;
reg   [31:0] grp_fft_stage_fu_184_IN_r_q0;
wire   [5:0] grp_fft_stage_fu_184_IN_r_address1;
wire    grp_fft_stage_fu_184_IN_r_ce1;
reg   [31:0] grp_fft_stage_fu_184_IN_r_q1;
wire   [5:0] grp_fft_stage_fu_184_OUT_r_address0;
wire    grp_fft_stage_fu_184_OUT_r_ce0;
wire    grp_fft_stage_fu_184_OUT_r_we0;
wire   [31:0] grp_fft_stage_fu_184_OUT_r_d0;
wire   [5:0] grp_fft_stage_fu_184_OUT_r_address1;
wire    grp_fft_stage_fu_184_OUT_r_ce1;
wire    grp_fft_stage_fu_184_OUT_r_we1;
wire   [31:0] grp_fft_stage_fu_184_OUT_r_d1;
reg   [2:0] grp_fft_stage_fu_184_curr_stage_offset;
reg   [6:0] grp_fft_stage_fu_184_y_offset;
wire    grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_60_1_fu_209_ap_start;
wire    grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_60_1_fu_209_ap_done;
wire    grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_60_1_fu_209_ap_idle;
wire    grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_60_1_fu_209_ap_ready;
wire   [31:0] grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_60_1_fu_209_c_fft_row_op_st_din;
wire    grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_60_1_fu_209_c_fft_row_op_st_write;
wire   [5:0] grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_60_1_fu_209_out_data_63_i_address0;
wire    grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_60_1_fu_209_out_data_63_i_ce0;
reg    grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_52_1_fu_176_ap_start_reg;
wire    ap_CS_fsm_state8;
wire   [0:0] icmp_ln91_fu_259_p2;
wire    ap_CS_fsm_state9;
reg    grp_fft_stage_fu_184_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state21;
reg    grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_60_1_fu_209_ap_start_reg;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
reg   [39:0] i_5_fu_112;
wire   [39:0] add_ln1057_fu_264_p2;
reg    ap_block_state1;
wire   [7:0] trunc_ln_fu_221_p4;
wire  signed [15:0] p_cast_fu_244_p0;
wire   [15:0] grp_fu_275_p2;
wire  signed [23:0] p_cast10_fu_247_p0;
wire   [23:0] grp_fu_282_p2;
wire   [23:0] empty_176_fu_250_p0;
wire   [7:0] grp_fu_275_p0;
wire   [15:0] grp_fu_282_p0;
reg    grp_fu_275_ce;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg   [22:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
reg    ap_ST_fsm_state23_blk;
wire   [39:0] empty_176_fu_250_p00;
wire   [15:0] grp_fu_275_p00;
wire   [23:0] grp_fu_282_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 23'd1;
#0 grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_52_1_fu_176_ap_start_reg = 1'b0;
#0 grp_fft_stage_fu_184_ap_start_reg = 1'b0;
#0 grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_60_1_fu_209_ap_start_reg = 1'b0;
end

fwd_fft_FFT_R_Loop_VITIS_LOOP_91_1_proc_input_data1_i #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
input_data1_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_data1_i_address0),
    .ce0(input_data1_i_ce0),
    .we0(input_data1_i_we0),
    .d0(grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_52_1_fu_176_input_data1_i_d0),
    .q0(input_data1_i_q0),
    .address1(grp_fft_stage_fu_184_IN_r_address1),
    .ce1(input_data1_i_ce1),
    .q1(input_data1_i_q1)
);

fwd_fft_FFT_R_Loop_VITIS_LOOP_91_1_proc_out_data_12_i #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_data_12_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_data_12_i_address0),
    .ce0(out_data_12_i_ce0),
    .we0(out_data_12_i_we0),
    .d0(grp_fft_stage_fu_184_OUT_r_d0),
    .q0(out_data_12_i_q0),
    .address1(out_data_12_i_address1),
    .ce1(out_data_12_i_ce1),
    .we1(out_data_12_i_we1),
    .d1(grp_fft_stage_fu_184_OUT_r_d1),
    .q1(out_data_12_i_q1)
);

fwd_fft_FFT_R_Loop_VITIS_LOOP_91_1_proc_out_data_63_i #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_data_63_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_data_63_i_address0),
    .ce0(out_data_63_i_ce0),
    .we0(out_data_63_i_we0),
    .d0(grp_fft_stage_fu_184_OUT_r_d0),
    .q0(out_data_63_i_q0),
    .address1(grp_fft_stage_fu_184_OUT_r_address1),
    .ce1(out_data_63_i_ce1),
    .we1(out_data_63_i_we1),
    .d1(grp_fft_stage_fu_184_OUT_r_d1)
);

fwd_fft_FFT_R_Loop_VITIS_LOOP_91_1_proc_out_data_12_i #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_data_24_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_data_24_i_address0),
    .ce0(out_data_24_i_ce0),
    .we0(out_data_24_i_we0),
    .d0(grp_fft_stage_fu_184_OUT_r_d0),
    .q0(out_data_24_i_q0),
    .address1(out_data_24_i_address1),
    .ce1(out_data_24_i_ce1),
    .we1(out_data_24_i_we1),
    .d1(grp_fft_stage_fu_184_OUT_r_d1),
    .q1(out_data_24_i_q1)
);

fwd_fft_FFT_R_Loop_VITIS_LOOP_91_1_proc_out_data_12_i #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_data_35_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_data_35_i_address0),
    .ce0(out_data_35_i_ce0),
    .we0(out_data_35_i_we0),
    .d0(grp_fft_stage_fu_184_OUT_r_d0),
    .q0(out_data_35_i_q0),
    .address1(out_data_35_i_address1),
    .ce1(out_data_35_i_ce1),
    .we1(out_data_35_i_we1),
    .d1(grp_fft_stage_fu_184_OUT_r_d1),
    .q1(out_data_35_i_q1)
);

fwd_fft_FFT_R_Loop_VITIS_LOOP_91_1_proc_out_data_12_i #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_data_46_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_data_46_i_address0),
    .ce0(out_data_46_i_ce0),
    .we0(out_data_46_i_we0),
    .d0(grp_fft_stage_fu_184_OUT_r_d0),
    .q0(out_data_46_i_q0),
    .address1(out_data_46_i_address1),
    .ce1(out_data_46_i_ce1),
    .we1(out_data_46_i_we1),
    .d1(grp_fft_stage_fu_184_OUT_r_d1),
    .q1(out_data_46_i_q1)
);

fwd_fft_FFT_R_Loop_VITIS_LOOP_91_1_proc_out_data_12_i #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
out_data_57_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_data_57_i_address0),
    .ce0(out_data_57_i_ce0),
    .we0(out_data_57_i_we0),
    .d0(grp_fft_stage_fu_184_OUT_r_d0),
    .q0(out_data_57_i_q0),
    .address1(out_data_57_i_address1),
    .ce1(out_data_57_i_ce1),
    .we1(out_data_57_i_we1),
    .d1(grp_fft_stage_fu_184_OUT_r_d1),
    .q1(out_data_57_i_q1)
);

fwd_fft_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_52_1 grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_52_1_fu_176(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_52_1_fu_176_ap_start),
    .ap_done(grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_52_1_fu_176_ap_done),
    .ap_idle(grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_52_1_fu_176_ap_idle),
    .ap_ready(grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_52_1_fu_176_ap_ready),
    .c_ifmap_col_op_st_dout(c_ifmap_col_op_st_dout),
    .c_ifmap_col_op_st_empty_n(c_ifmap_col_op_st_empty_n),
    .c_ifmap_col_op_st_read(grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_52_1_fu_176_c_ifmap_col_op_st_read),
    .ctrl1_reg_load_cast_i(empty_173_reg_306),
    .input_data1_i_address0(grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_52_1_fu_176_input_data1_i_address0),
    .input_data1_i_ce0(grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_52_1_fu_176_input_data1_i_ce0),
    .input_data1_i_we0(grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_52_1_fu_176_input_data1_i_we0),
    .input_data1_i_d0(grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_52_1_fu_176_input_data1_i_d0)
);

fwd_fft_fft_stage grp_fft_stage_fu_184(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fft_stage_fu_184_ap_start),
    .ap_done(grp_fft_stage_fu_184_ap_done),
    .ap_idle(grp_fft_stage_fu_184_ap_idle),
    .ap_ready(grp_fft_stage_fu_184_ap_ready),
    .IN_r_address0(grp_fft_stage_fu_184_IN_r_address0),
    .IN_r_ce0(grp_fft_stage_fu_184_IN_r_ce0),
    .IN_r_q0(grp_fft_stage_fu_184_IN_r_q0),
    .IN_r_address1(grp_fft_stage_fu_184_IN_r_address1),
    .IN_r_ce1(grp_fft_stage_fu_184_IN_r_ce1),
    .IN_r_q1(grp_fft_stage_fu_184_IN_r_q1),
    .OUT_r_address0(grp_fft_stage_fu_184_OUT_r_address0),
    .OUT_r_ce0(grp_fft_stage_fu_184_OUT_r_ce0),
    .OUT_r_we0(grp_fft_stage_fu_184_OUT_r_we0),
    .OUT_r_d0(grp_fft_stage_fu_184_OUT_r_d0),
    .OUT_r_address1(grp_fft_stage_fu_184_OUT_r_address1),
    .OUT_r_ce1(grp_fft_stage_fu_184_OUT_r_ce1),
    .OUT_r_we1(grp_fft_stage_fu_184_OUT_r_we1),
    .OUT_r_d1(grp_fft_stage_fu_184_OUT_r_d1),
    .curr_stage_offset(grp_fft_stage_fu_184_curr_stage_offset),
    .y_offset(grp_fft_stage_fu_184_y_offset),
    .p_read(empty_reg_301)
);

fwd_fft_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_60_1 grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_60_1_fu_209(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_60_1_fu_209_ap_start),
    .ap_done(grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_60_1_fu_209_ap_done),
    .ap_idle(grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_60_1_fu_209_ap_idle),
    .ap_ready(grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_60_1_fu_209_ap_ready),
    .c_fft_row_op_st_din(grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_60_1_fu_209_c_fft_row_op_st_din),
    .c_fft_row_op_st_full_n(c_fft_row_op_st_full_n),
    .c_fft_row_op_st_write(grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_60_1_fu_209_c_fft_row_op_st_write),
    .ctrl1_reg_load_cast_i(empty_173_reg_306),
    .out_data_63_i_address0(grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_60_1_fu_209_out_data_63_i_address0),
    .out_data_63_i_ce0(grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_60_1_fu_209_out_data_63_i_ce0),
    .out_data_63_i_q0(out_data_63_i_q0)
);

fwd_fft_mul_24ns_40s_40_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 40 ),
    .dout_WIDTH( 40 ))
mul_24ns_40s_40_1_1_U108(
    .din0(empty_176_fu_250_p0),
    .din1(p_read2),
    .dout(empty_176_fu_250_p2)
);

fwd_fft_mul_mul_8ns_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_8ns_16s_16_4_1_U109(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_275_p0),
    .din1(p_read),
    .ce(grp_fu_275_ce),
    .dout(grp_fu_275_p2)
);

fwd_fft_mul_mul_16ns_24s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mul_mul_16ns_24s_24_4_1_U110(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_282_p0),
    .din1(p_read1),
    .ce(1'b1),
    .dout(grp_fu_282_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln91_fu_259_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_52_1_fu_176_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln91_fu_259_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
            grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_52_1_fu_176_ap_start_reg <= 1'b1;
        end else if ((grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_52_1_fu_176_ap_ready == 1'b1)) begin
            grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_52_1_fu_176_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_60_1_fu_209_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state22)) begin
            grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_60_1_fu_209_ap_start_reg <= 1'b1;
        end else if ((grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_60_1_fu_209_ap_ready == 1'b1)) begin
            grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_60_1_fu_209_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fft_stage_fu_184_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10))) begin
            grp_fft_stage_fu_184_ap_start_reg <= 1'b1;
        end else if ((grp_fft_stage_fu_184_ap_ready == 1'b1)) begin
            grp_fft_stage_fu_184_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ctrl1_reg_c19_full_n == 1'b0) | (ctrl1_reg_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_5_fu_112 <= 40'd0;
    end else if (((icmp_ln91_fu_259_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        i_5_fu_112 <= add_ln1057_fu_264_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        empty_173_reg_306 <= empty_173_fu_231_p1;
        empty_reg_301 <= empty_fu_217_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        empty_176_reg_327 <= empty_176_fu_250_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_fft_stage_fu_184_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((grp_fft_stage_fu_184_ap_done == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_fft_stage_fu_184_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

always @ (*) begin
    if ((grp_fft_stage_fu_184_ap_done == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if ((grp_fft_stage_fu_184_ap_done == 1'b0)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if (((ctrl1_reg_c19_full_n == 1'b0) | (ctrl1_reg_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

always @ (*) begin
    if ((grp_fft_stage_fu_184_ap_done == 1'b0)) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

assign ap_ST_fsm_state22_blk = 1'b0;

always @ (*) begin
    if ((grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_60_1_fu_209_ap_done == 1'b0)) begin
        ap_ST_fsm_state23_blk = 1'b1;
    end else begin
        ap_ST_fsm_state23_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_52_1_fu_176_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln91_fu_259_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln91_fu_259_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        c_fft_row_op_st_write = grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_60_1_fu_209_c_fft_row_op_st_write;
    end else begin
        c_fft_row_op_st_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        c_ifmap_col_op_st_read = grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_52_1_fu_176_c_ifmap_col_op_st_read;
    end else begin
        c_ifmap_col_op_st_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ctrl1_reg_blk_n = ctrl1_reg_empty_n;
    end else begin
        ctrl1_reg_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ctrl1_reg_c19_blk_n = ctrl1_reg_c19_full_n;
    end else begin
        ctrl1_reg_c19_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ctrl1_reg_c19_full_n == 1'b0) | (ctrl1_reg_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ctrl1_reg_c19_write = 1'b1;
    end else begin
        ctrl1_reg_c19_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ctrl1_reg_c19_full_n == 1'b0) | (ctrl1_reg_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ctrl1_reg_read = 1'b1;
    end else begin
        ctrl1_reg_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fft_stage_fu_184_IN_r_q0 = out_data_57_i_q0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fft_stage_fu_184_IN_r_q0 = out_data_46_i_q0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fft_stage_fu_184_IN_r_q0 = out_data_35_i_q0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fft_stage_fu_184_IN_r_q0 = out_data_24_i_q0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fft_stage_fu_184_IN_r_q0 = out_data_12_i_q0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fft_stage_fu_184_IN_r_q0 = input_data1_i_q0;
    end else begin
        grp_fft_stage_fu_184_IN_r_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fft_stage_fu_184_IN_r_q1 = out_data_57_i_q1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fft_stage_fu_184_IN_r_q1 = out_data_46_i_q1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fft_stage_fu_184_IN_r_q1 = out_data_35_i_q1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fft_stage_fu_184_IN_r_q1 = out_data_24_i_q1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fft_stage_fu_184_IN_r_q1 = out_data_12_i_q1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fft_stage_fu_184_IN_r_q1 = input_data1_i_q1;
    end else begin
        grp_fft_stage_fu_184_IN_r_q1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fft_stage_fu_184_curr_stage_offset = 3'd6;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fft_stage_fu_184_curr_stage_offset = 3'd5;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fft_stage_fu_184_curr_stage_offset = 3'd4;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fft_stage_fu_184_curr_stage_offset = 3'd3;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fft_stage_fu_184_curr_stage_offset = 3'd2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fft_stage_fu_184_curr_stage_offset = 3'd1;
    end else begin
        grp_fft_stage_fu_184_curr_stage_offset = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fft_stage_fu_184_y_offset = 7'd64;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fft_stage_fu_184_y_offset = 7'd32;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fft_stage_fu_184_y_offset = 7'd16;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fft_stage_fu_184_y_offset = 7'd8;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fft_stage_fu_184_y_offset = 7'd4;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fft_stage_fu_184_y_offset = 7'd2;
    end else begin
        grp_fft_stage_fu_184_y_offset = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ctrl1_reg_c19_full_n == 1'b0) | (ctrl1_reg_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        grp_fu_275_ce = 1'b1;
    end else begin
        grp_fu_275_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        input_data1_i_address0 = grp_fft_stage_fu_184_IN_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        input_data1_i_address0 = grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_52_1_fu_176_input_data1_i_address0;
    end else begin
        input_data1_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        input_data1_i_ce0 = grp_fft_stage_fu_184_IN_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        input_data1_i_ce0 = grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_52_1_fu_176_input_data1_i_ce0;
    end else begin
        input_data1_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        input_data1_i_ce1 = grp_fft_stage_fu_184_IN_r_ce1;
    end else begin
        input_data1_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        input_data1_i_we0 = grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_52_1_fu_176_input_data1_i_we0;
    end else begin
        input_data1_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        out_data_12_i_address0 = grp_fft_stage_fu_184_OUT_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        out_data_12_i_address0 = grp_fft_stage_fu_184_IN_r_address0;
    end else begin
        out_data_12_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        out_data_12_i_address1 = grp_fft_stage_fu_184_OUT_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        out_data_12_i_address1 = grp_fft_stage_fu_184_IN_r_address1;
    end else begin
        out_data_12_i_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        out_data_12_i_ce0 = grp_fft_stage_fu_184_OUT_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        out_data_12_i_ce0 = grp_fft_stage_fu_184_IN_r_ce0;
    end else begin
        out_data_12_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        out_data_12_i_ce1 = grp_fft_stage_fu_184_OUT_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        out_data_12_i_ce1 = grp_fft_stage_fu_184_IN_r_ce1;
    end else begin
        out_data_12_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        out_data_12_i_we0 = grp_fft_stage_fu_184_OUT_r_we0;
    end else begin
        out_data_12_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        out_data_12_i_we1 = grp_fft_stage_fu_184_OUT_r_we1;
    end else begin
        out_data_12_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        out_data_24_i_address0 = grp_fft_stage_fu_184_OUT_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        out_data_24_i_address0 = grp_fft_stage_fu_184_IN_r_address0;
    end else begin
        out_data_24_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        out_data_24_i_address1 = grp_fft_stage_fu_184_OUT_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        out_data_24_i_address1 = grp_fft_stage_fu_184_IN_r_address1;
    end else begin
        out_data_24_i_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        out_data_24_i_ce0 = grp_fft_stage_fu_184_OUT_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        out_data_24_i_ce0 = grp_fft_stage_fu_184_IN_r_ce0;
    end else begin
        out_data_24_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        out_data_24_i_ce1 = grp_fft_stage_fu_184_OUT_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        out_data_24_i_ce1 = grp_fft_stage_fu_184_IN_r_ce1;
    end else begin
        out_data_24_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        out_data_24_i_we0 = grp_fft_stage_fu_184_OUT_r_we0;
    end else begin
        out_data_24_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        out_data_24_i_we1 = grp_fft_stage_fu_184_OUT_r_we1;
    end else begin
        out_data_24_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        out_data_35_i_address0 = grp_fft_stage_fu_184_OUT_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        out_data_35_i_address0 = grp_fft_stage_fu_184_IN_r_address0;
    end else begin
        out_data_35_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        out_data_35_i_address1 = grp_fft_stage_fu_184_OUT_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        out_data_35_i_address1 = grp_fft_stage_fu_184_IN_r_address1;
    end else begin
        out_data_35_i_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        out_data_35_i_ce0 = grp_fft_stage_fu_184_OUT_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        out_data_35_i_ce0 = grp_fft_stage_fu_184_IN_r_ce0;
    end else begin
        out_data_35_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        out_data_35_i_ce1 = grp_fft_stage_fu_184_OUT_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        out_data_35_i_ce1 = grp_fft_stage_fu_184_IN_r_ce1;
    end else begin
        out_data_35_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        out_data_35_i_we0 = grp_fft_stage_fu_184_OUT_r_we0;
    end else begin
        out_data_35_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        out_data_35_i_we1 = grp_fft_stage_fu_184_OUT_r_we1;
    end else begin
        out_data_35_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        out_data_46_i_address0 = grp_fft_stage_fu_184_OUT_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        out_data_46_i_address0 = grp_fft_stage_fu_184_IN_r_address0;
    end else begin
        out_data_46_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        out_data_46_i_address1 = grp_fft_stage_fu_184_OUT_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        out_data_46_i_address1 = grp_fft_stage_fu_184_IN_r_address1;
    end else begin
        out_data_46_i_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        out_data_46_i_ce0 = grp_fft_stage_fu_184_OUT_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        out_data_46_i_ce0 = grp_fft_stage_fu_184_IN_r_ce0;
    end else begin
        out_data_46_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        out_data_46_i_ce1 = grp_fft_stage_fu_184_OUT_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        out_data_46_i_ce1 = grp_fft_stage_fu_184_IN_r_ce1;
    end else begin
        out_data_46_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        out_data_46_i_we0 = grp_fft_stage_fu_184_OUT_r_we0;
    end else begin
        out_data_46_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        out_data_46_i_we1 = grp_fft_stage_fu_184_OUT_r_we1;
    end else begin
        out_data_46_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        out_data_57_i_address0 = grp_fft_stage_fu_184_OUT_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        out_data_57_i_address0 = grp_fft_stage_fu_184_IN_r_address0;
    end else begin
        out_data_57_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        out_data_57_i_address1 = grp_fft_stage_fu_184_OUT_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        out_data_57_i_address1 = grp_fft_stage_fu_184_IN_r_address1;
    end else begin
        out_data_57_i_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        out_data_57_i_ce0 = grp_fft_stage_fu_184_OUT_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        out_data_57_i_ce0 = grp_fft_stage_fu_184_IN_r_ce0;
    end else begin
        out_data_57_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        out_data_57_i_ce1 = grp_fft_stage_fu_184_OUT_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        out_data_57_i_ce1 = grp_fft_stage_fu_184_IN_r_ce1;
    end else begin
        out_data_57_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        out_data_57_i_we0 = grp_fft_stage_fu_184_OUT_r_we0;
    end else begin
        out_data_57_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        out_data_57_i_we1 = grp_fft_stage_fu_184_OUT_r_we1;
    end else begin
        out_data_57_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        out_data_63_i_address0 = grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_60_1_fu_209_out_data_63_i_address0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        out_data_63_i_address0 = grp_fft_stage_fu_184_OUT_r_address0;
    end else begin
        out_data_63_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        out_data_63_i_ce0 = grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_60_1_fu_209_out_data_63_i_ce0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        out_data_63_i_ce0 = grp_fft_stage_fu_184_OUT_r_ce0;
    end else begin
        out_data_63_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        out_data_63_i_ce1 = grp_fft_stage_fu_184_OUT_r_ce1;
    end else begin
        out_data_63_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        out_data_63_i_we0 = grp_fft_stage_fu_184_OUT_r_we0;
    end else begin
        out_data_63_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        out_data_63_i_we1 = grp_fft_stage_fu_184_OUT_r_we1;
    end else begin
        out_data_63_i_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ctrl1_reg_c19_full_n == 1'b0) | (ctrl1_reg_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln91_fu_259_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_52_1_fu_176_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((grp_fft_stage_fu_184_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((grp_fft_stage_fu_184_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((grp_fft_stage_fu_184_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((grp_fft_stage_fu_184_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((grp_fft_stage_fu_184_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((grp_fft_stage_fu_184_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (((grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_60_1_fu_209_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1057_fu_264_p2 = (i_5_fu_112 + 40'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ctrl1_reg_c19_full_n == 1'b0) | (ctrl1_reg_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign c_fft_row_op_st_din = grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_60_1_fu_209_c_fft_row_op_st_din;

assign ctrl1_reg_c19_din = ctrl1_reg_dout;

assign empty_173_fu_231_p1 = ctrl1_reg_dout[7:0];

assign empty_176_fu_250_p0 = empty_176_fu_250_p00;

assign empty_176_fu_250_p00 = $unsigned(p_cast10_fu_247_p0);

assign empty_fu_217_p1 = ctrl1_reg_dout[15:0];

assign grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_52_1_fu_176_ap_start = grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_52_1_fu_176_ap_start_reg;

assign grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_60_1_fu_209_ap_start = grp_FFT_R_Loop_VITIS_LOOP_91_1_proc_Pipeline_VITIS_LOOP_60_1_fu_209_ap_start_reg;

assign grp_fft_stage_fu_184_ap_start = grp_fft_stage_fu_184_ap_start_reg;

assign grp_fu_275_p0 = grp_fu_275_p00;

assign grp_fu_275_p00 = trunc_ln_fu_221_p4;

assign grp_fu_282_p0 = grp_fu_282_p00;

assign grp_fu_282_p00 = $unsigned(p_cast_fu_244_p0);

assign icmp_ln91_fu_259_p2 = ((i_5_fu_112 == empty_176_reg_327) ? 1'b1 : 1'b0);

assign p_cast10_fu_247_p0 = grp_fu_282_p2;

assign p_cast_fu_244_p0 = grp_fu_275_p2;

assign trunc_ln_fu_221_p4 = {{ctrl1_reg_dout[31:24]}};

endmodule //fwd_fft_FFT_R_Loop_VITIS_LOOP_91_1_proc
