{
  "Top": "led_winkle",
  "RtlTop": "led_winkle",
  "RtlPrefix": "",
  "RtlSubPrefix": "led_winkle_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z010",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {"led": {
      "index": "0",
      "direction": "out",
      "srcType": "ap_uint<2>*",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "led",
          "name": "led",
          "usage": "data",
          "direction": "out"
        }]
    }},
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top led_winkle -name led_winkle",
      "set_directive_top led_winkle -name led_winkle"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "led_winkle"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "50000002"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "led_winkle",
    "Version": "1.0",
    "DisplayName": "Led_winkle",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_led_winkle_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/src\/led_winkle.cpp"],
    "Vhdl": ["impl\/vhdl\/led_winkle.vhd"],
    "Verilog": ["impl\/verilog\/led_winkle.v"],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/led_winkle.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["D:\/FPGA\/FPGA\/HLS\/Vitis_HLS\/led_twinkle_hls\/solution1\/.debug\/led_winkle.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "led": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "2",
      "portMap": {"led": "DATA"},
      "ports": ["led"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "led"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "led": {
      "dir": "out",
      "width": "2"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "led_winkle"},
    "Info": {"led_winkle": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"led_winkle": {
        "Latency": {
          "LatencyBest": "50000002",
          "LatencyAvg": "50000002",
          "LatencyWorst": "50000002",
          "PipelineII": "50000003",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.449"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_9_1",
            "TripCount": "50000000",
            "Latency": "50000000",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "29",
          "AVAIL_FF": "35200",
          "UTIL_FF": "~0",
          "LUT": "97",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-11-30 21:21:59 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
