library IEEE;
use IEEE.std_logic_1164.ALL;

entity mux2_1bit is
	Port(
		Sel : in std_logic;
		In0 : in std_logic;
		In1 : in std_logic;
		mux_out : out std_logic
	);
end mux2_1bit;

architecture Behavioral of mux2_1bit is

begin

	mux_out <= 	In0 after 1ns when Sel = '0' else
				In1 after 1ns when Sel = '1' else
				'0' after 1ns;

end Behavioral;
