\hypertarget{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm64_8cc_03}{}\doxysection{v8\+::internal\+::maglev\+::anonymous\+\_\+namespace\{maglev-\/ir-\/arm64.cc\} Namespace Reference}
\label{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm64_8cc_03}\index{v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm64.cc\rcurly{}@{v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm64.cc\rcurly{}}}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum class \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm64_8cc_03_aba2d7475039eb9f99970d289d7450f3d}{Reduce\+Interrupt\+Budget\+Type}} \{ \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm64_8cc_03_aba2d7475039eb9f99970d289d7450f3da5abf964b8f1290e57e3247b3c8b7d6ce}{k\+Loop}}
, \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm64_8cc_03_aba2d7475039eb9f99970d289d7450f3dad7ec42086e89c1b1ffe3a16edfc12ef3}{k\+Return}}
 \}
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
std\+::optional$<$ int32\+\_\+t $>$ \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm64_8cc_03_ade837c204aa8ece6ab1ccfffdc04a194}{Try\+Get\+Add\+Immediate\+Int32\+Constant\+Input}} (\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Node}{Node}} $\ast$node, \mbox{\hyperlink{classint}{int}} \mbox{\hyperlink{namespacev8_1_1internal_a0cfab207d565dcf62ebf50f3987e05de}{index}})
\item 
std\+::optional$<$ int32\+\_\+t $>$ \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm64_8cc_03_a9ee7e1f605ab025d6bc26ad5e3749a0e}{Try\+Get\+Logical\+Immediate\+Int32\+Constant\+Input}} (\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Node}{Node}} $\ast$node, \mbox{\hyperlink{classint}{int}} \mbox{\hyperlink{namespacev8_1_1internal_a0cfab207d565dcf62ebf50f3987e05de}{index}})
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm64_8cc_03_ae617594b2ea7cb9ca37a173fe48bc6e5}{Handle\+Interrupts\+And\+Tiering}} (\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1MaglevAssembler}{Maglev\+Assembler}} $\ast$masm, \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1ZoneLabelRef}{Zone\+Label\+Ref}} done, \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Node}{Node}} $\ast$node, \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm64_8cc_03_aba2d7475039eb9f99970d289d7450f3d}{Reduce\+Interrupt\+Budget\+Type}} type, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} scratch0)
\item 
void \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm64_8cc_03_ac18b5a82ddd9d4938a7ac08cc2ab1add}{Generate\+Reduce\+Interrupt\+Budget}} (\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1MaglevAssembler}{Maglev\+Assembler}} $\ast$masm, \mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Node}{Node}} $\ast$node, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} feedback\+\_\+cell, \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm64_8cc_03_aba2d7475039eb9f99970d289d7450f3d}{Reduce\+Interrupt\+Budget\+Type}} type, \mbox{\hyperlink{classint}{int}} amount)
\end{DoxyCompactItemize}


\doxysubsection{Enumeration Type Documentation}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm64_8cc_03_aba2d7475039eb9f99970d289d7450f3d}\label{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm64_8cc_03_aba2d7475039eb9f99970d289d7450f3d}} 
\index{v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm64.cc\rcurly{}@{v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm64.cc\rcurly{}}!ReduceInterruptBudgetType@{ReduceInterruptBudgetType}}
\index{ReduceInterruptBudgetType@{ReduceInterruptBudgetType}!v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm64.cc\rcurly{}@{v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm64.cc\rcurly{}}}
\doxysubsubsection{\texorpdfstring{ReduceInterruptBudgetType}{ReduceInterruptBudgetType}}
{\footnotesize\ttfamily enum v8\+::internal\+::maglev\+::anonymous\+\_\+namespace\{maglev-\/ir-\/arm64.\+cc\}\+::\mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm64_8cc_03_aba2d7475039eb9f99970d289d7450f3d}{Reduce\+Interrupt\+Budget\+Type}}\hspace{0.3cm}{\ttfamily [strong]}}

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{kLoop@{kLoop}!v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm64.cc\rcurly{}@{v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm64.cc\rcurly{}}}\index{v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm64.cc\rcurly{}@{v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm64.cc\rcurly{}}!kLoop@{kLoop}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm64_8cc_03_aba2d7475039eb9f99970d289d7450f3da5abf964b8f1290e57e3247b3c8b7d6ce}\label{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm64_8cc_03_aba2d7475039eb9f99970d289d7450f3da5abf964b8f1290e57e3247b3c8b7d6ce}} 
k\+Loop&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{kReturn@{kReturn}!v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm64.cc\rcurly{}@{v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm64.cc\rcurly{}}}\index{v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm64.cc\rcurly{}@{v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm64.cc\rcurly{}}!kReturn@{kReturn}}}\mbox{\Hypertarget{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm64_8cc_03_aba2d7475039eb9f99970d289d7450f3dad7ec42086e89c1b1ffe3a16edfc12ef3}\label{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm64_8cc_03_aba2d7475039eb9f99970d289d7450f3dad7ec42086e89c1b1ffe3a16edfc12ef3}} 
k\+Return&\\
\hline

\end{DoxyEnumFields}


Definition at line 824 of file maglev-\/ir-\/arm64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{824 \{ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_a504b6f613a8ce7e25338cb2eb457505ea5abf964b8f1290e57e3247b3c8b7d6ce}{kLoop}}, \mbox{\hyperlink{namespacecppgc_1_1internal_1_1anonymous__namespace_02sweeper_8cc_03_a368d289fbc7edcc26af3f0609c62a054ad7ec42086e89c1b1ffe3a16edfc12ef3}{kReturn}} \};}

\end{DoxyCode}


\doxysubsection{Function Documentation}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm64_8cc_03_ac18b5a82ddd9d4938a7ac08cc2ab1add}\label{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm64_8cc_03_ac18b5a82ddd9d4938a7ac08cc2ab1add}} 
\index{v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm64.cc\rcurly{}@{v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm64.cc\rcurly{}}!GenerateReduceInterruptBudget@{GenerateReduceInterruptBudget}}
\index{GenerateReduceInterruptBudget@{GenerateReduceInterruptBudget}!v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm64.cc\rcurly{}@{v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm64.cc\rcurly{}}}
\doxysubsubsection{\texorpdfstring{GenerateReduceInterruptBudget()}{GenerateReduceInterruptBudget()}}
{\footnotesize\ttfamily void v8\+::internal\+::maglev\+::anonymous\+\_\+namespace\{maglev-\/ir-\/arm64.\+cc\}\+::Generate\+Reduce\+Interrupt\+Budget (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1MaglevAssembler}{Maglev\+Assembler}} $\ast$}]{masm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Node}{Node}} $\ast$}]{node,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{feedback\+\_\+cell,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm64_8cc_03_aba2d7475039eb9f99970d289d7450f3d}{Reduce\+Interrupt\+Budget\+Type}}}]{type,  }\item[{\mbox{\hyperlink{classint}{int}}}]{amount }\end{DoxyParamCaption})}



Definition at line 878 of file maglev-\/ir-\/arm64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{880                                                                                \{}
\DoxyCodeLine{881   MaglevAssembler::TemporaryRegisterScope temps(masm);}
\DoxyCodeLine{882   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} scratch = temps.Acquire();}
\DoxyCodeLine{883   \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} budget = scratch.W();}
\DoxyCodeLine{884   \mbox{\hyperlink{maglev-ir-arm64_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Ldr(budget,}
\DoxyCodeLine{885          \mbox{\hyperlink{namespacev8_1_1internal_a6d90f6174f05f4140c8a212e6ac2e88c}{FieldMemOperand}}(feedback\_cell, FeedbackCell::kInterruptBudgetOffset));}
\DoxyCodeLine{886   \mbox{\hyperlink{maglev-ir-arm64_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Subs(budget, budget, Immediate(amount));}
\DoxyCodeLine{887   \mbox{\hyperlink{maglev-ir-arm64_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Str(budget,}
\DoxyCodeLine{888          \mbox{\hyperlink{namespacev8_1_1internal_a6d90f6174f05f4140c8a212e6ac2e88c}{FieldMemOperand}}(feedback\_cell, FeedbackCell::kInterruptBudgetOffset));}
\DoxyCodeLine{889   ZoneLabelRef done(masm);}
\DoxyCodeLine{890   \mbox{\hyperlink{maglev-ir-arm64_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} JumpToDeferredIf(\mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a529d6a26a3d0432bbed6a445c8ad28ba}{lt}}, \mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm64_8cc_03_ae617594b2ea7cb9ca37a173fe48bc6e5}{HandleInterruptsAndTiering}}, done, node, \mbox{\hyperlink{namespacev8_1_1internal_1_1tracing_a96000282e12b2483531025283d63154d}{type}},}
\DoxyCodeLine{891                       scratch);}
\DoxyCodeLine{892   \mbox{\hyperlink{maglev-ir-arm64_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Bind(*done);}
\DoxyCodeLine{893 \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::maglev\+::\+Maglev\+Assembler\+::\+Temporary\+Register\+Scope\+Base$<$ Derived $>$\+::\+Acquire(), v8\+::internal\+::\+Field\+Mem\+Operand(), Handle\+Interrupts\+And\+Tiering(), v8\+::internal\+::lt, v8\+::internal\+::tracing\+::type, and v8\+::internal\+::\+CPURegister\+::\+W().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm64_8cc_03_ac18b5a82ddd9d4938a7ac08cc2ab1add_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm64_8cc_03_ae617594b2ea7cb9ca37a173fe48bc6e5}\label{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm64_8cc_03_ae617594b2ea7cb9ca37a173fe48bc6e5}} 
\index{v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm64.cc\rcurly{}@{v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm64.cc\rcurly{}}!HandleInterruptsAndTiering@{HandleInterruptsAndTiering}}
\index{HandleInterruptsAndTiering@{HandleInterruptsAndTiering}!v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm64.cc\rcurly{}@{v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm64.cc\rcurly{}}}
\doxysubsubsection{\texorpdfstring{HandleInterruptsAndTiering()}{HandleInterruptsAndTiering()}}
{\footnotesize\ttfamily void v8\+::internal\+::maglev\+::anonymous\+\_\+namespace\{maglev-\/ir-\/arm64.\+cc\}\+::Handle\+Interrupts\+And\+Tiering (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1MaglevAssembler}{Maglev\+Assembler}} $\ast$}]{masm,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1ZoneLabelRef}{Zone\+Label\+Ref}}}]{done,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Node}{Node}} $\ast$}]{node,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm64_8cc_03_aba2d7475039eb9f99970d289d7450f3d}{Reduce\+Interrupt\+Budget\+Type}}}]{type,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{scratch0 }\end{DoxyParamCaption})}



Definition at line 826 of file maglev-\/ir-\/arm64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{828                                                    \{}
\DoxyCodeLine{829   \textcolor{comment}{// For loops, first check for interrupts. Don't do this for returns, as we}}
\DoxyCodeLine{830   \textcolor{comment}{// can't lazy deopt to the end of a return.}}
\DoxyCodeLine{831   \textcolor{keywordflow}{if} (\mbox{\hyperlink{namespacev8_1_1internal_1_1tracing_a96000282e12b2483531025283d63154d}{type}} == ReduceInterruptBudgetType::kLoop) \{}
\DoxyCodeLine{832     \mbox{\hyperlink{namespacev8_1_1internal_1_1interpreter_1_1anonymous__namespace_02interpreter-generator_8cc_03_a219ad4847edd5647586f81d183a15c88}{Label}} next;}
\DoxyCodeLine{833     \textcolor{comment}{// Here, we only care about interrupts since we've already guarded against}}
\DoxyCodeLine{834     \textcolor{comment}{// real stack overflows on function entry.}}
\DoxyCodeLine{835     \{}
\DoxyCodeLine{836       \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} stack\_limit = scratch0;}
\DoxyCodeLine{837       \mbox{\hyperlink{maglev-ir-arm64_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} LoadStackLimit(stack\_limit, StackLimitKind::kInterruptStackLimit);}
\DoxyCodeLine{838       \mbox{\hyperlink{maglev-ir-arm64_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_1_1anonymous__namespace_02loop-unrolling-reducer_8cc_03_a0c4ebc21a783280f0cc51d403c42bec6}{Cmp}}(\mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_acb72381f9ca78a1b2f55c6946e319a0f}{sp}}, stack\_limit);}
\DoxyCodeLine{839       \mbox{\hyperlink{maglev-ir-arm64_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \mbox{\hyperlink{namespacev8_1_1internal_a4cef03f7c876a2d1b85003903d5fc380}{B}}(\&next, \mbox{\hyperlink{namespacev8_1_1internal_a271f8ea99b7c0bbd771df015d4e4cf21a26bb1f65f8c22d598ef4f4d65aeac9f6}{hi}});}
\DoxyCodeLine{840     \}}
\DoxyCodeLine{841 }
\DoxyCodeLine{842     \textcolor{comment}{// An interrupt has been requested and we must call into runtime to handle}}
\DoxyCodeLine{843     \textcolor{comment}{// it; since we already pay the call cost, combine with the TieringManager}}
\DoxyCodeLine{844     \textcolor{comment}{// call.}}
\DoxyCodeLine{845     \{}
\DoxyCodeLine{846       SaveRegisterStateForCall save\_register\_state(masm,}
\DoxyCodeLine{847                                                    node-\/>register\_snapshot());}
\DoxyCodeLine{848       \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} \textcolor{keyword}{function} = scratch0;}
\DoxyCodeLine{849       \mbox{\hyperlink{maglev-ir-arm64_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Ldr(\textcolor{keyword}{function}, \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(fp, StandardFrameConstants::kFunctionOffset));}
\DoxyCodeLine{850       \mbox{\hyperlink{maglev-ir-arm64_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Push(\textcolor{keyword}{function});}
\DoxyCodeLine{851       \textcolor{comment}{// Move into kContextRegister after the load into scratch0, just in case}}
\DoxyCodeLine{852       \textcolor{comment}{// scratch0 happens to be kContextRegister.}}
\DoxyCodeLine{853       \mbox{\hyperlink{maglev-ir-arm64_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Move(\mbox{\hyperlink{namespacev8_1_1internal_a972c0774332fdea5491955853c58bf3d}{kContextRegister}}, masm-\/>native\_context().object());}
\DoxyCodeLine{854       \mbox{\hyperlink{maglev-ir-arm64_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} CallRuntime(Runtime::kBytecodeBudgetInterruptWithStackCheck\_Maglev, 1);}
\DoxyCodeLine{855       save\_register\_state.DefineSafepointWithLazyDeopt(node-\/>lazy\_deopt\_info());}
\DoxyCodeLine{856     \}}
\DoxyCodeLine{857     \mbox{\hyperlink{maglev-ir-arm64_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \mbox{\hyperlink{namespacev8_1_1internal_a4cef03f7c876a2d1b85003903d5fc380}{B}}(*done);  \textcolor{comment}{// All done, continue.}}
\DoxyCodeLine{858     \mbox{\hyperlink{maglev-ir-arm64_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Bind(\&next);}
\DoxyCodeLine{859   \}}
\DoxyCodeLine{860 }
\DoxyCodeLine{861   \textcolor{comment}{// No pending interrupts. Call into the TieringManager if needed.}}
\DoxyCodeLine{862   \{}
\DoxyCodeLine{863     SaveRegisterStateForCall save\_register\_state(masm,}
\DoxyCodeLine{864                                                  node-\/>register\_snapshot());}
\DoxyCodeLine{865     \mbox{\hyperlink{namespacev8_1_1internal_1_1ETWJITInterface_a6782da00e5166055555c65db3a9ec7eb}{Register}} \textcolor{keyword}{function} = scratch0;}
\DoxyCodeLine{866     \mbox{\hyperlink{maglev-ir-arm64_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Ldr(\textcolor{keyword}{function}, \mbox{\hyperlink{namespacev8_1_1internal_a6bbd00674642501f2e64385c71102c2c}{MemOperand}}(fp, StandardFrameConstants::kFunctionOffset));}
\DoxyCodeLine{867     \mbox{\hyperlink{maglev-ir-arm64_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Push(\textcolor{keyword}{function});}
\DoxyCodeLine{868     \textcolor{comment}{// Move into kContextRegister after the load into scratch0, just in case}}
\DoxyCodeLine{869     \textcolor{comment}{// scratch0 happens to be kContextRegister.}}
\DoxyCodeLine{870     \mbox{\hyperlink{maglev-ir-arm64_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Move(\mbox{\hyperlink{namespacev8_1_1internal_a972c0774332fdea5491955853c58bf3d}{kContextRegister}}, masm-\/>native\_context().object());}
\DoxyCodeLine{871     \textcolor{comment}{// Note: must not cause a lazy deopt!}}
\DoxyCodeLine{872     \mbox{\hyperlink{maglev-ir-arm64_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} CallRuntime(Runtime::kBytecodeBudgetInterrupt\_Maglev, 1);}
\DoxyCodeLine{873     save\_register\_state.DefineSafepoint();}
\DoxyCodeLine{874   \}}
\DoxyCodeLine{875   \mbox{\hyperlink{maglev-ir-arm64_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \mbox{\hyperlink{namespacev8_1_1internal_a4cef03f7c876a2d1b85003903d5fc380}{B}}(*done);}
\DoxyCodeLine{876 \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::B, v8\+::internal\+::compiler\+::turboshaft\+::anonymous\+\_\+namespace\{loop-\/unrolling-\/reducer.\+cc\}\+::\+Cmp(), v8\+::internal\+::maglev\+::\+Save\+Register\+State\+For\+Call\+::\+Define\+Safepoint(), v8\+::internal\+::maglev\+::\+Save\+Register\+State\+For\+Call\+::\+Define\+Safepoint\+With\+Lazy\+Deopt(), v8\+::internal\+::hi, v8\+::internal\+::k\+Context\+Register, v8\+::internal\+::\+Standard\+Frame\+Constants\+::k\+Function\+Offset, v8\+::internal\+::k\+Interrupt\+Stack\+Limit, v8\+::internal\+::maglev\+::\+Node\+Base\+::lazy\+\_\+deopt\+\_\+info(), v8\+::internal\+::maglev\+::\+Maglev\+Assembler\+::native\+\_\+context(), v8\+::internal\+::compiler\+::\+Native\+Context\+Ref\+::object(), v8\+::internal\+::maglev\+::\+Node\+Base\+::register\+\_\+snapshot(), and v8\+::internal\+::tracing\+::type.



Referenced by Generate\+Reduce\+Interrupt\+Budget().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm64_8cc_03_ae617594b2ea7cb9ca37a173fe48bc6e5_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm64_8cc_03_ae617594b2ea7cb9ca37a173fe48bc6e5_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm64_8cc_03_ade837c204aa8ece6ab1ccfffdc04a194}\label{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm64_8cc_03_ade837c204aa8ece6ab1ccfffdc04a194}} 
\index{v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm64.cc\rcurly{}@{v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm64.cc\rcurly{}}!TryGetAddImmediateInt32ConstantInput@{TryGetAddImmediateInt32ConstantInput}}
\index{TryGetAddImmediateInt32ConstantInput@{TryGetAddImmediateInt32ConstantInput}!v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm64.cc\rcurly{}@{v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm64.cc\rcurly{}}}
\doxysubsubsection{\texorpdfstring{TryGetAddImmediateInt32ConstantInput()}{TryGetAddImmediateInt32ConstantInput()}}
{\footnotesize\ttfamily std\+::optional$<$int32\+\_\+t$>$ v8\+::internal\+::maglev\+::anonymous\+\_\+namespace\{maglev-\/ir-\/arm64.\+cc\}\+::Try\+Get\+Add\+Immediate\+Int32\+Constant\+Input (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Node}{Node}} $\ast$}]{node,  }\item[{\mbox{\hyperlink{classint}{int}}}]{index }\end{DoxyParamCaption})}



Definition at line 26 of file maglev-\/ir-\/arm64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{27                                                                        \{}
\DoxyCodeLine{28   \textcolor{keywordflow}{if} (\textcolor{keyword}{auto} res = node-\/>TryGetInt32ConstantInput(\mbox{\hyperlink{namespacev8_1_1internal_a0cfab207d565dcf62ebf50f3987e05de}{index}})) \{}
\DoxyCodeLine{29     \textcolor{keywordflow}{if} (MacroAssemblerBase::IsImmAddSub(*res)) \{}
\DoxyCodeLine{30       \textcolor{keywordflow}{return} res;}
\DoxyCodeLine{31     \}}
\DoxyCodeLine{32   \}}
\DoxyCodeLine{33   \textcolor{keywordflow}{return} \{\};}
\DoxyCodeLine{34 \}}

\end{DoxyCode}


References v8\+::internal\+::index, v8\+::internal\+::\+Assembler\+::\+Is\+Imm\+Add\+Sub(), and v8\+::internal\+::maglev\+::\+Node\+Base\+::\+Try\+Get\+Int32\+Constant\+Input().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm64_8cc_03_ade837c204aa8ece6ab1ccfffdc04a194_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm64_8cc_03_a9ee7e1f605ab025d6bc26ad5e3749a0e}\label{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm64_8cc_03_a9ee7e1f605ab025d6bc26ad5e3749a0e}} 
\index{v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm64.cc\rcurly{}@{v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm64.cc\rcurly{}}!TryGetLogicalImmediateInt32ConstantInput@{TryGetLogicalImmediateInt32ConstantInput}}
\index{TryGetLogicalImmediateInt32ConstantInput@{TryGetLogicalImmediateInt32ConstantInput}!v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm64.cc\rcurly{}@{v8::internal::maglev::anonymous\_namespace\lcurly{}maglev-\/ir-\/arm64.cc\rcurly{}}}
\doxysubsubsection{\texorpdfstring{TryGetLogicalImmediateInt32ConstantInput()}{TryGetLogicalImmediateInt32ConstantInput()}}
{\footnotesize\ttfamily std\+::optional$<$int32\+\_\+t$>$ v8\+::internal\+::maglev\+::anonymous\+\_\+namespace\{maglev-\/ir-\/arm64.\+cc\}\+::Try\+Get\+Logical\+Immediate\+Int32\+Constant\+Input (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1maglev_1_1Node}{Node}} $\ast$}]{node,  }\item[{\mbox{\hyperlink{classint}{int}}}]{index }\end{DoxyParamCaption})}



Definition at line 36 of file maglev-\/ir-\/arm64.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{37                                                                            \{}
\DoxyCodeLine{38   \textcolor{keywordflow}{if} (\textcolor{keyword}{auto} res = node-\/>TryGetInt32ConstantInput(\mbox{\hyperlink{namespacev8_1_1internal_a0cfab207d565dcf62ebf50f3987e05de}{index}})) \{}
\DoxyCodeLine{39     \textcolor{keywordflow}{if} (*res <= 0) \{}
\DoxyCodeLine{40       \textcolor{keywordflow}{return} \{\};}
\DoxyCodeLine{41     \}}
\DoxyCodeLine{42     \textcolor{keywordtype}{unsigned} u1, u2, u3;}
\DoxyCodeLine{43     \textcolor{keywordflow}{if} (MacroAssemblerBase::IsImmLogical(*res, 32, \&u1, \&u2, \&u3)) \{}
\DoxyCodeLine{44       \textcolor{keywordflow}{return} res;}
\DoxyCodeLine{45     \}}
\DoxyCodeLine{46   \}}
\DoxyCodeLine{47   \textcolor{keywordflow}{return} \{\};}
\DoxyCodeLine{48 \}}

\end{DoxyCode}


References v8\+::internal\+::index, v8\+::internal\+::\+Assembler\+::\+Is\+Imm\+Logical(), and v8\+::internal\+::maglev\+::\+Node\+Base\+::\+Try\+Get\+Int32\+Constant\+Input().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{namespacev8_1_1internal_1_1maglev_1_1anonymous__namespace_02maglev-ir-arm64_8cc_03_a9ee7e1f605ab025d6bc26ad5e3749a0e_cgraph}
\end{center}
\end{figure}
