INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscao/Final_Project/Final_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'ALU_data' is not allowed [C:/Users/oscao/Final_Project/Final_Project.srcs/sources_1/new/ALU.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscao/Final_Project/Final_Project.srcs/sources_1/new/IR_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_unit
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'IR_data' is not allowed [C:/Users/oscao/Final_Project/Final_Project.srcs/sources_1/new/IR_unit.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscao/Final_Project/Final_Project.srcs/sources_1/new/PC_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_unit
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'PC_addr' is not allowed [C:/Users/oscao/Final_Project/Final_Project.srcs/sources_1/new/PC_unit.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscao/Final_Project/Final_Project.srcs/sources_1/new/RISC_MIPS_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_MIPS_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscao/Final_Project/Final_Project.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'PC_ld' is not allowed [C:/Users/oscao/Final_Project/Final_Project.srcs/sources_1/new/controller.v:33]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'D_addr' is not allowed [C:/Users/oscao/Final_Project/Final_Project.srcs/sources_1/new/controller.v:34]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'RF_s' is not allowed [C:/Users/oscao/Final_Project/Final_Project.srcs/sources_1/new/controller.v:35]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'RF_W_addr' is not allowed [C:/Users/oscao/Final_Project/Final_Project.srcs/sources_1/new/controller.v:36]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'alu_s' is not allowed [C:/Users/oscao/Final_Project/Final_Project.srcs/sources_1/new/controller.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscao/Final_Project/Final_Project.srcs/sources_1/new/data_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mux
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'mux_data' is not allowed [C:/Users/oscao/Final_Project/Final_Project.srcs/sources_1/new/data_mux.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscao/Final_Project/Final_Project.srcs/sources_1/new/memory_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_mux
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'addr' is not allowed [C:/Users/oscao/Final_Project/Final_Project.srcs/sources_1/new/memory_mux.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscao/Final_Project/Final_Project.srcs/sources_1/new/memory_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_unit
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'R_data' is not allowed [C:/Users/oscao/Final_Project/Final_Project.srcs/sources_1/new/memory_unit.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscao/Final_Project/Final_Project.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'RF_Rp_zero' is not allowed [C:/Users/oscao/Final_Project/Final_Project.srcs/sources_1/new/regfile.v:31]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'Rp_data' is not allowed [C:/Users/oscao/Final_Project/Final_Project.srcs/sources_1/new/regfile.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscao/Final_Project/Final_Project.srcs/sim_1/new/processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
