<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/altsource_probe.v"
   type="VERILOG"
   library="in_system_sources_probes_0" />
 <file path="simulation/p_sine.v" type="VERILOG" />
 <topLevel name="p_sine" />
 <deviceFamily name="cycloneive" />
</simPackage>
