INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/VHDL/Lab Training/VGA/VGA01/VGA01.ip_user_files/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/VHDL/Lab Training/VGA/VGA01/VGA01.ip_user_files/bd/top/ip/top_clk_wiz_0_0/top_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/VHDL/Lab Training/VGA/VGA01/VGA01.ip_user_files/bd/top/ip/top_blk_mem_gen_0_0/sim/top_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/VHDL/Lab Training/VGA/VGA01/VGA01.ip_user_files/bd/top/ip/top_xlconstant_0_0/sim/top_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_xlconstant_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGA/VHDL/Lab Training/VGA/VGA01/VGA01.srcs/sources_1/new/BRAM_reader.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BRAM_reader'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGA/VHDL/Lab Training/VGA/VGA01/VGA01.ip_user_files/bd/top/ip/top_BRAM_reader_0_0/sim/top_BRAM_reader_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_BRAM_reader_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGA/VHDL/Lab Training/VGA/VGA01/VGA01.ip_user_files/bd/top/sim/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/FPGA/VHDL/Lab Training/VGA/VGA01/VGA01.gen/sources_1/bd/top/hdl/top_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_wrapper'
