// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="slot_boundary_timing,hls_ip_2019_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7a35t-cpg236-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.971750,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=57,HLS_SYN_LUT=274,HLS_VERSION=2019_2}" *)

module slot_boundary_timing (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        timing_mode,
        idle_waiting,
        idle_waiting_ap_vld,
        medium_state
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [1:0] timing_mode;
output  [0:0] idle_waiting;
output   idle_waiting_ap_vld;
input  [0:0] medium_state;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg idle_waiting_ap_vld;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln137_fu_78_p2;
reg   [0:0] icmp_ln137_reg_102;
wire   [0:0] icmp_ln153_fu_84_p2;
reg   [0:0] icmp_ln153_reg_106;
wire   [0:0] icmp_ln163_fu_90_p2;
reg   [0:0] icmp_ln163_reg_110;
wire   [0:0] grp_start_timer_fu_67_ap_return;
wire    ap_CS_fsm_state2;
wire    grp_start_timer_fu_67_ap_ready;
wire    grp_start_timer_fu_67_ap_done;
reg   [0:0] sifs_timeout_1_reg_122;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state6;
reg   [0:0] sifs_timeout_reg_131;
wire    ap_CS_fsm_state7;
wire    grp_start_timer_fu_67_ap_start;
wire    grp_start_timer_fu_67_ap_idle;
reg   [0:0] grp_start_timer_fu_67_count_idle;
reg   [0:0] ap_phi_mux_idle_waiting_new_0_phi_fu_47_p14;
reg   [0:0] idle_waiting_new_0_reg_43;
wire   [0:0] icmp_ln179_fu_96_p2;
wire    ap_CS_fsm_state5;
reg    ap_predicate_op31_call_state5;
reg    ap_predicate_op33_call_state5;
reg    ap_block_state5_on_subcall_done;
reg    grp_start_timer_fu_67_ap_start_reg;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state8;
reg   [7:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 grp_start_timer_fu_67_ap_start_reg = 1'b0;
end

start_timer grp_start_timer_fu_67(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_start_timer_fu_67_ap_start),
    .ap_done(grp_start_timer_fu_67_ap_done),
    .ap_idle(grp_start_timer_fu_67_ap_idle),
    .ap_ready(grp_start_timer_fu_67_ap_ready),
    .count_idle(grp_start_timer_fu_67_count_idle),
    .medium_state(medium_state),
    .ap_return(grp_start_timer_fu_67_ap_return)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_start_timer_fu_67_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state4) | ((icmp_ln179_fu_96_p2 == 1'd1) & (icmp_ln163_fu_90_p2 == 1'd0) & (icmp_ln153_fu_84_p2 == 1'd0) & (icmp_ln137_fu_78_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((icmp_ln163_fu_90_p2 == 1'd1) & (icmp_ln153_fu_84_p2 == 1'd0) & (icmp_ln137_fu_78_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((icmp_ln153_fu_84_p2 == 1'd1) & (icmp_ln137_fu_78_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((icmp_ln137_fu_78_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
            grp_start_timer_fu_67_ap_start_reg <= 1'b1;
        end else if ((grp_start_timer_fu_67_ap_ready == 1'b1)) begin
            grp_start_timer_fu_67_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_start_timer_fu_67_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((grp_start_timer_fu_67_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2)) | ((sifs_timeout_reg_131 == 1'd1) & (icmp_ln137_reg_102 == 1'd1) & (1'b1 == ap_CS_fsm_state5) & (1'b0 == ap_block_state5_on_subcall_done)) | ((sifs_timeout_1_reg_122 == 1'd1) & (icmp_ln163_reg_110 == 1'd1) & (icmp_ln153_reg_106 == 1'd0) & (icmp_ln137_reg_102 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (1'b0 == ap_block_state5_on_subcall_done)))) begin
        idle_waiting_new_0_reg_43 <= grp_start_timer_fu_67_ap_return;
    end else if ((((grp_start_timer_fu_67_ap_done == 1'b1) & (grp_start_timer_fu_67_ap_return == 1'd0) & (1'b1 == ap_CS_fsm_state7)) | ((grp_start_timer_fu_67_ap_done == 1'b1) & (grp_start_timer_fu_67_ap_return == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln179_fu_96_p2 == 1'd0) & (icmp_ln163_fu_90_p2 == 1'd0) & (icmp_ln153_fu_84_p2 == 1'd0) & (icmp_ln137_fu_78_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        idle_waiting_new_0_reg_43 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        icmp_ln137_reg_102 <= icmp_ln137_fu_78_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln137_fu_78_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        icmp_ln153_reg_106 <= icmp_ln153_fu_84_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln153_fu_84_p2 == 1'd0) & (icmp_ln137_fu_78_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        icmp_ln163_reg_110 <= icmp_ln163_fu_90_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_start_timer_fu_67_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        sifs_timeout_1_reg_122 <= grp_start_timer_fu_67_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_start_timer_fu_67_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        sifs_timeout_reg_131 <= grp_start_timer_fu_67_ap_return;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (1'b0 == ap_block_state5_on_subcall_done))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((((sifs_timeout_reg_131 == 1'd1) & (icmp_ln137_reg_102 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((sifs_timeout_1_reg_122 == 1'd1) & (icmp_ln163_reg_110 == 1'd1) & (icmp_ln153_reg_106 == 1'd0) & (icmp_ln137_reg_102 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        ap_phi_mux_idle_waiting_new_0_phi_fu_47_p14 = grp_start_timer_fu_67_ap_return;
    end else begin
        ap_phi_mux_idle_waiting_new_0_phi_fu_47_p14 = idle_waiting_new_0_reg_43;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (1'b0 == ap_block_state5_on_subcall_done))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state3))) begin
        grp_start_timer_fu_67_count_idle = 1'd0;
    end else if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state2) | ((ap_predicate_op33_call_state5 == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((ap_predicate_op31_call_state5 == 1'b1) & (1'b1 == ap_CS_fsm_state5)))) begin
        grp_start_timer_fu_67_count_idle = 1'd1;
    end else begin
        grp_start_timer_fu_67_count_idle = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (1'b0 == ap_block_state5_on_subcall_done))) begin
        idle_waiting_ap_vld = 1'b1;
    end else begin
        idle_waiting_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((icmp_ln179_fu_96_p2 == 1'd0) & (icmp_ln163_fu_90_p2 == 1'd0) & (icmp_ln153_fu_84_p2 == 1'd0) & (icmp_ln137_fu_78_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if (((icmp_ln179_fu_96_p2 == 1'd1) & (icmp_ln163_fu_90_p2 == 1'd0) & (icmp_ln153_fu_84_p2 == 1'd0) & (icmp_ln137_fu_78_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((icmp_ln163_fu_90_p2 == 1'd1) & (icmp_ln153_fu_84_p2 == 1'd0) & (icmp_ln137_fu_78_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((icmp_ln153_fu_84_p2 == 1'd1) & (icmp_ln137_fu_78_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if (((icmp_ln137_fu_78_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_start_timer_fu_67_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((grp_start_timer_fu_67_ap_done == 1'b1) & (grp_start_timer_fu_67_ap_return == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if (((grp_start_timer_fu_67_ap_done == 1'b1) & (grp_start_timer_fu_67_ap_return == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (1'b0 == ap_block_state5_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((grp_start_timer_fu_67_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((grp_start_timer_fu_67_ap_done == 1'b1) & (grp_start_timer_fu_67_ap_return == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else if (((grp_start_timer_fu_67_ap_done == 1'b1) & (grp_start_timer_fu_67_ap_return == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

always @ (*) begin
    ap_block_state5_on_subcall_done = (((grp_start_timer_fu_67_ap_done == 1'b0) & (ap_predicate_op33_call_state5 == 1'b1)) | ((grp_start_timer_fu_67_ap_done == 1'b0) & (ap_predicate_op31_call_state5 == 1'b1)));
end

always @ (*) begin
    ap_predicate_op31_call_state5 = ((sifs_timeout_1_reg_122 == 1'd1) & (icmp_ln163_reg_110 == 1'd1) & (icmp_ln153_reg_106 == 1'd0) & (icmp_ln137_reg_102 == 1'd0));
end

always @ (*) begin
    ap_predicate_op33_call_state5 = ((sifs_timeout_reg_131 == 1'd1) & (icmp_ln137_reg_102 == 1'd1));
end

assign grp_start_timer_fu_67_ap_start = grp_start_timer_fu_67_ap_start_reg;

assign icmp_ln137_fu_78_p2 = ((timing_mode == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln153_fu_84_p2 = ((timing_mode == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln163_fu_90_p2 = ((timing_mode == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln179_fu_96_p2 = ((timing_mode == 2'd3) ? 1'b1 : 1'b0);

assign idle_waiting = ap_phi_mux_idle_waiting_new_0_phi_fu_47_p14;

endmodule //slot_boundary_timing
