// Seed: 993576023
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  inout logic [7:0] id_7;
  input wire id_6;
  output wire id_5;
  module_0 modCall_1 (
      id_3,
      id_11
  );
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_7[-1] = $clog2(76);
  ;
endmodule
