// Seed: 1503176526
module module_0 (
    input tri0 id_0
);
  assign id_2 = -1;
  assign module_2.type_15 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    input wand id_2,
    input uwire id_3,
    input supply0 id_4,
    input wire id_5,
    input tri0 id_6,
    input wand id_7,
    output tri0 id_8,
    output wor id_9,
    input wand id_10,
    input uwire id_11,
    input supply1 id_12
);
  assign id_8 = id_3;
  module_0 modCall_1 (id_11);
endmodule
module module_2 (
    output uwire id_0,
    input wire id_1,
    input uwire id_2,
    input uwire id_3,
    input supply0 id_4,
    input wand id_5
);
  wire id_7;
  wire id_8;
  uwire id_9, id_10;
  assign id_0 = 1;
  wire id_11, id_12;
  wire id_13 = id_8;
  module_0 modCall_1 (id_5);
endmodule
