ARM GAS  /tmp/ccNsVKEq.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.cpp"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text._Z41__static_initialization_and_destruction_0ii,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	_Z41__static_initialization_and_destruction_0ii:
  26              		.fnstart
  27              	.LVL0:
  28              	.LFB1963:
  29              		.file 1 "Core/Src/main.cpp"
   1:Core/Src/main.cpp **** /* USER CODE BEGIN Header */
   2:Core/Src/main.cpp **** /**
   3:Core/Src/main.cpp ****  ******************************************************************************
   4:Core/Src/main.cpp ****  * @file           : main.c
   5:Core/Src/main.cpp ****  * @brief          : Main program body
   6:Core/Src/main.cpp ****  ******************************************************************************
   7:Core/Src/main.cpp ****  * @attention
   8:Core/Src/main.cpp ****  *
   9:Core/Src/main.cpp ****  * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.cpp ****  * All rights reserved.
  11:Core/Src/main.cpp ****  *
  12:Core/Src/main.cpp ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.cpp ****  * in the root directory of this software component.
  14:Core/Src/main.cpp ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.cpp ****  *
  16:Core/Src/main.cpp ****  ******************************************************************************
  17:Core/Src/main.cpp ****  */
  18:Core/Src/main.cpp **** /* USER CODE END Header */
  19:Core/Src/main.cpp **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.cpp **** #include "main.h"
  21:Core/Src/main.cpp **** #include "usart.h"
  22:Core/Src/main.cpp **** #include "gpio.h"
  23:Core/Src/main.cpp **** 
  24:Core/Src/main.cpp **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/main.cpp **** /* USER CODE BEGIN Includes */
  26:Core/Src/main.cpp **** #include "app.hpp"
  27:Core/Src/main.cpp **** #include "readWioE5.hpp"
  28:Core/Src/main.cpp **** /* USER CODE END Includes */
  29:Core/Src/main.cpp **** 
ARM GAS  /tmp/ccNsVKEq.s 			page 2


  30:Core/Src/main.cpp **** /* Private typedef -----------------------------------------------------------*/
  31:Core/Src/main.cpp **** /* USER CODE BEGIN PTD */
  32:Core/Src/main.cpp **** 
  33:Core/Src/main.cpp **** /* USER CODE END PTD */
  34:Core/Src/main.cpp **** 
  35:Core/Src/main.cpp **** /* Private define ------------------------------------------------------------*/
  36:Core/Src/main.cpp **** /* USER CODE BEGIN PD */
  37:Core/Src/main.cpp **** 
  38:Core/Src/main.cpp **** /* USER CODE END PD */
  39:Core/Src/main.cpp **** 
  40:Core/Src/main.cpp **** /* Private macro -------------------------------------------------------------*/
  41:Core/Src/main.cpp **** /* USER CODE BEGIN PM */
  42:Core/Src/main.cpp **** 
  43:Core/Src/main.cpp **** /* USER CODE END PM */
  44:Core/Src/main.cpp **** 
  45:Core/Src/main.cpp **** /* Private variables ---------------------------------------------------------*/
  46:Core/Src/main.cpp **** 
  47:Core/Src/main.cpp **** /* USER CODE BEGIN PV */
  48:Core/Src/main.cpp **** 
  49:Core/Src/main.cpp **** /* USER CODE END PV */
  50:Core/Src/main.cpp **** 
  51:Core/Src/main.cpp **** /* Private function prototypes -----------------------------------------------*/
  52:Core/Src/main.cpp **** void SystemClock_Config(void);
  53:Core/Src/main.cpp **** /* USER CODE BEGIN PFP */
  54:Core/Src/main.cpp **** 
  55:Core/Src/main.cpp **** /* USER CODE END PFP */
  56:Core/Src/main.cpp **** 
  57:Core/Src/main.cpp **** /* Private user code ---------------------------------------------------------*/
  58:Core/Src/main.cpp **** /* USER CODE BEGIN 0 */
  59:Core/Src/main.cpp **** App app;
  60:Core/Src/main.cpp **** ReadWioE5 readWioE5;
  61:Core/Src/main.cpp **** /* USER CODE END 0 */
  62:Core/Src/main.cpp **** 
  63:Core/Src/main.cpp **** /**
  64:Core/Src/main.cpp ****  * @brief  The application entry point.
  65:Core/Src/main.cpp ****  * @retval int
  66:Core/Src/main.cpp ****  */
  67:Core/Src/main.cpp **** int main(void)
  68:Core/Src/main.cpp **** {
  69:Core/Src/main.cpp **** 
  70:Core/Src/main.cpp ****   /* USER CODE BEGIN 1 */
  71:Core/Src/main.cpp **** 
  72:Core/Src/main.cpp ****   /* USER CODE END 1 */
  73:Core/Src/main.cpp **** 
  74:Core/Src/main.cpp ****   /* MCU Configuration--------------------------------------------------------*/
  75:Core/Src/main.cpp **** 
  76:Core/Src/main.cpp ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  77:Core/Src/main.cpp ****   HAL_Init();
  78:Core/Src/main.cpp **** 
  79:Core/Src/main.cpp ****   /* USER CODE BEGIN Init */
  80:Core/Src/main.cpp **** 
  81:Core/Src/main.cpp ****   /* USER CODE END Init */
  82:Core/Src/main.cpp **** 
  83:Core/Src/main.cpp ****   /* Configure the system clock */
  84:Core/Src/main.cpp ****   SystemClock_Config();
  85:Core/Src/main.cpp **** 
  86:Core/Src/main.cpp ****   /* USER CODE BEGIN SysInit */
ARM GAS  /tmp/ccNsVKEq.s 			page 3


  87:Core/Src/main.cpp **** 
  88:Core/Src/main.cpp ****   /* USER CODE END SysInit */
  89:Core/Src/main.cpp **** 
  90:Core/Src/main.cpp ****   /* Initialize all configured peripherals */
  91:Core/Src/main.cpp ****   MX_GPIO_Init();
  92:Core/Src/main.cpp ****   MX_USART1_UART_Init();
  93:Core/Src/main.cpp ****   MX_USART2_UART_Init();
  94:Core/Src/main.cpp ****   /* USER CODE BEGIN 2 */
  95:Core/Src/main.cpp ****   app.setup();
  96:Core/Src/main.cpp ****   readWioE5.setup();
  97:Core/Src/main.cpp ****   /* USER CODE END 2 */
  98:Core/Src/main.cpp **** 
  99:Core/Src/main.cpp ****   /* Infinite loop */
 100:Core/Src/main.cpp ****   /* USER CODE BEGIN WHILE */
 101:Core/Src/main.cpp ****   while (1)
 102:Core/Src/main.cpp ****   {
 103:Core/Src/main.cpp ****     /* USER CODE END WHILE */
 104:Core/Src/main.cpp **** 
 105:Core/Src/main.cpp ****     /* USER CODE BEGIN 3 */
 106:Core/Src/main.cpp ****     app.loop();
 107:Core/Src/main.cpp ****     readWioE5.loop();
 108:Core/Src/main.cpp ****   }
 109:Core/Src/main.cpp ****   /* USER CODE END 3 */
 110:Core/Src/main.cpp **** }
 111:Core/Src/main.cpp **** 
 112:Core/Src/main.cpp **** /**
 113:Core/Src/main.cpp ****  * @brief System Clock Configuration
 114:Core/Src/main.cpp ****  * @retval None
 115:Core/Src/main.cpp ****  */
 116:Core/Src/main.cpp **** void SystemClock_Config(void)
 117:Core/Src/main.cpp **** {
 118:Core/Src/main.cpp ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 119:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 120:Core/Src/main.cpp ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 121:Core/Src/main.cpp **** 
 122:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 123:Core/Src/main.cpp ****    * in the RCC_OscInitTypeDef structure.
 124:Core/Src/main.cpp ****    */
 125:Core/Src/main.cpp ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 126:Core/Src/main.cpp ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 127:Core/Src/main.cpp ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 128:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 129:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 130:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 131:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 132:Core/Src/main.cpp ****   {
 133:Core/Src/main.cpp ****     Error_Handler();
 134:Core/Src/main.cpp ****   }
 135:Core/Src/main.cpp **** 
 136:Core/Src/main.cpp ****   /** Initializes the CPU, AHB and APB buses clocks
 137:Core/Src/main.cpp ****    */
 138:Core/Src/main.cpp ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | R
 139:Core/Src/main.cpp ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 140:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 141:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 142:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 143:Core/Src/main.cpp **** 
ARM GAS  /tmp/ccNsVKEq.s 			page 4


 144:Core/Src/main.cpp ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 145:Core/Src/main.cpp ****   {
 146:Core/Src/main.cpp ****     Error_Handler();
 147:Core/Src/main.cpp ****   }
 148:Core/Src/main.cpp ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 149:Core/Src/main.cpp ****   PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 150:Core/Src/main.cpp ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 151:Core/Src/main.cpp ****   {
 152:Core/Src/main.cpp ****     Error_Handler();
 153:Core/Src/main.cpp ****   }
 154:Core/Src/main.cpp **** }
 155:Core/Src/main.cpp **** 
 156:Core/Src/main.cpp **** /* USER CODE BEGIN 4 */
 157:Core/Src/main.cpp **** 
 158:Core/Src/main.cpp **** /* USER CODE END 4 */
 159:Core/Src/main.cpp **** 
 160:Core/Src/main.cpp **** /**
 161:Core/Src/main.cpp ****  * @brief  This function is executed in case of error occurrence.
 162:Core/Src/main.cpp ****  * @retval None
 163:Core/Src/main.cpp ****  */
 164:Core/Src/main.cpp **** void Error_Handler(void)
 165:Core/Src/main.cpp **** {
 166:Core/Src/main.cpp ****   /* USER CODE BEGIN Error_Handler_Debug */
 167:Core/Src/main.cpp ****   /* User can add his own implementation to report the HAL error return state */
 168:Core/Src/main.cpp ****   __disable_irq();
 169:Core/Src/main.cpp ****   while (1)
 170:Core/Src/main.cpp ****   {
 171:Core/Src/main.cpp ****   }
 172:Core/Src/main.cpp ****   /* USER CODE END Error_Handler_Debug */
 173:Core/Src/main.cpp **** }
  30              		.loc 1 173 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 173 1 is_stmt 0 view .LVU1
  35 0000 0128     		cmp	r0, #1
  36 0002 00D0     		beq	.L7
  37 0004 7047     		bx	lr
  38              	.L7:
  39              		.loc 1 173 1 discriminator 1 view .LVU2
  40 0006 08B5     		push	{r3, lr}
  41              	.LCFI0:
  42              		.cfi_def_cfa_offset 8
  43              		.cfi_offset 3, -8
  44              		.cfi_offset 14, -4
  45              		.loc 1 173 1 discriminator 1 view .LVU3
  46 0008 4FF6FF73 		movw	r3, #65535
  47 000c 9942     		cmp	r1, r3
  48 000e 00D0     		beq	.L8
  49              	.LVL1:
  50              	.L1:
  51              		.loc 1 173 1 view .LVU4
  52 0010 08BD     		pop	{r3, pc}
  53              	.LVL2:
  54              	.L8:
  59:Core/Src/main.cpp **** ReadWioE5 readWioE5;
  55              		.loc 1 59 5 view .LVU5
ARM GAS  /tmp/ccNsVKEq.s 			page 5


  56 0012 0348     		ldr	r0, .L9
  57              	.LVL3:
  59:Core/Src/main.cpp **** ReadWioE5 readWioE5;
  58              		.loc 1 59 5 view .LVU6
  59 0014 FFF7FEFF 		bl	_ZN3AppC1Ev
  60              	.LVL4:
  60:Core/Src/main.cpp **** /* USER CODE END 0 */
  61              		.loc 1 60 11 view .LVU7
  62 0018 0248     		ldr	r0, .L9+4
  63 001a FFF7FEFF 		bl	_ZN9ReadWioE5C1Ev
  64              	.LVL5:
  65              		.loc 1 173 1 view .LVU8
  66 001e F7E7     		b	.L1
  67              	.L10:
  68              		.align	2
  69              	.L9:
  70 0020 00000000 		.word	.LANCHOR0
  71 0024 00000000 		.word	.LANCHOR1
  72              		.cfi_endproc
  73              	.LFE1963:
  74              		.cantunwind
  75              		.fnend
  77              		.section	.text.Error_Handler,"ax",%progbits
  78              		.align	1
  79              		.global	Error_Handler
  80              		.syntax unified
  81              		.thumb
  82              		.thumb_func
  83              		.fpu fpv4-sp-d16
  85              	Error_Handler:
  86              		.fnstart
  87              	.LFB1498:
 165:Core/Src/main.cpp ****   /* USER CODE BEGIN Error_Handler_Debug */
  88              		.loc 1 165 1 is_stmt 1 view -0
  89              		.cfi_startproc
  90              		@ Volatile: function does not return.
  91              		@ args = 0, pretend = 0, frame = 0
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		@ link register save eliminated.
 168:Core/Src/main.cpp ****   while (1)
  94              		.loc 1 168 3 view .LVU10
  95              	.LBB4:
  96              	.LBI4:
  97              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
ARM GAS  /tmp/ccNsVKEq.s 			page 6


  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
ARM GAS  /tmp/ccNsVKEq.s 			page 7


  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
ARM GAS  /tmp/ccNsVKEq.s 			page 8


 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  98              		.loc 2 140 27 view .LVU11
  99              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 100              		.loc 2 142 3 view .LVU12
 101              		.syntax unified
 102              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 103 0000 72B6     		cpsid i
 104              	@ 0 "" 2
 105              		.thumb
 106              		.syntax unified
 107              	.L12:
 108              	.LBE5:
 109              	.LBE4:
 169:Core/Src/main.cpp ****   {
 110              		.loc 1 169 3 discriminator 1 view .LVU13
 169:Core/Src/main.cpp ****   {
 111              		.loc 1 169 3 discriminator 1 view .LVU14
 112 0002 FEE7     		b	.L12
 113              		.cfi_endproc
 114              	.LFE1498:
 115              		.cantunwind
 116              		.fnend
 118              		.section	.text._Z18SystemClock_Configv,"ax",%progbits
 119              		.align	1
 120              		.global	_Z18SystemClock_Configv
 121              		.syntax unified
 122              		.thumb
 123              		.thumb_func
 124              		.fpu fpv4-sp-d16
 126              	_Z18SystemClock_Configv:
 127              		.fnstart
 128              	.LFB1497:
 117:Core/Src/main.cpp ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 129              		.loc 1 117 1 view -0
 130              		.cfi_startproc
 131              		@ args = 0, pretend = 0, frame = 88
 132              		@ frame_needed = 0, uses_anonymous_args = 0
 133 0000 00B5     		push	{lr}
 134              		.save {lr}
 135              	.LCFI1:
 136              		.cfi_def_cfa_offset 4
 137              		.cfi_offset 14, -4
 138              		.pad #92
ARM GAS  /tmp/ccNsVKEq.s 			page 9


 139 0002 97B0     		sub	sp, sp, #92
 140              	.LCFI2:
 141              		.cfi_def_cfa_offset 96
 118:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 142              		.loc 1 118 3 view .LVU16
 118:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 143              		.loc 1 118 22 is_stmt 0 view .LVU17
 144 0004 2822     		movs	r2, #40
 145 0006 0021     		movs	r1, #0
 146 0008 0CA8     		add	r0, sp, #48
 147 000a FFF7FEFF 		bl	memset
 148              	.LVL6:
 119:Core/Src/main.cpp ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 149              		.loc 1 119 3 is_stmt 1 view .LVU18
 119:Core/Src/main.cpp ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 150              		.loc 1 119 22 is_stmt 0 view .LVU19
 151 000e 0023     		movs	r3, #0
 152 0010 0793     		str	r3, [sp, #28]
 153 0012 0893     		str	r3, [sp, #32]
 154 0014 0993     		str	r3, [sp, #36]
 155 0016 0A93     		str	r3, [sp, #40]
 156 0018 0B93     		str	r3, [sp, #44]
 120:Core/Src/main.cpp **** 
 157              		.loc 1 120 3 is_stmt 1 view .LVU20
 120:Core/Src/main.cpp **** 
 158              		.loc 1 120 28 is_stmt 0 view .LVU21
 159 001a 0193     		str	r3, [sp, #4]
 160 001c 0293     		str	r3, [sp, #8]
 161 001e 0393     		str	r3, [sp, #12]
 162 0020 0493     		str	r3, [sp, #16]
 163 0022 0593     		str	r3, [sp, #20]
 164 0024 0693     		str	r3, [sp, #24]
 125:Core/Src/main.cpp ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 165              		.loc 1 125 3 is_stmt 1 view .LVU22
 125:Core/Src/main.cpp ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 166              		.loc 1 125 36 is_stmt 0 view .LVU23
 167 0026 0223     		movs	r3, #2
 168 0028 0C93     		str	r3, [sp, #48]
 126:Core/Src/main.cpp ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 169              		.loc 1 126 3 is_stmt 1 view .LVU24
 126:Core/Src/main.cpp ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 170              		.loc 1 126 30 is_stmt 0 view .LVU25
 171 002a 0122     		movs	r2, #1
 172 002c 1092     		str	r2, [sp, #64]
 127:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 173              		.loc 1 127 3 is_stmt 1 view .LVU26
 127:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 174              		.loc 1 127 41 is_stmt 0 view .LVU27
 175 002e 1022     		movs	r2, #16
 176 0030 1192     		str	r2, [sp, #68]
 128:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 177              		.loc 1 128 3 is_stmt 1 view .LVU28
 128:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 178              		.loc 1 128 34 is_stmt 0 view .LVU29
 179 0032 1393     		str	r3, [sp, #76]
 129:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 180              		.loc 1 129 3 is_stmt 1 view .LVU30
ARM GAS  /tmp/ccNsVKEq.s 			page 10


 130:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 181              		.loc 1 130 3 view .LVU31
 130:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 182              		.loc 1 130 32 is_stmt 0 view .LVU32
 183 0034 4FF46013 		mov	r3, #3670016
 184 0038 1593     		str	r3, [sp, #84]
 131:Core/Src/main.cpp ****   {
 185              		.loc 1 131 3 is_stmt 1 view .LVU33
 131:Core/Src/main.cpp ****   {
 186              		.loc 1 131 24 is_stmt 0 view .LVU34
 187 003a 0CA8     		add	r0, sp, #48
 188 003c FFF7FEFF 		bl	HAL_RCC_OscConfig
 189              	.LVL7:
 131:Core/Src/main.cpp ****   {
 190              		.loc 1 131 3 view .LVU35
 191 0040 C0B9     		cbnz	r0, .L18
 138:Core/Src/main.cpp ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 192              		.loc 1 138 3 is_stmt 1 view .LVU36
 138:Core/Src/main.cpp ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 193              		.loc 1 138 31 is_stmt 0 view .LVU37
 194 0042 0F23     		movs	r3, #15
 195 0044 0793     		str	r3, [sp, #28]
 139:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 196              		.loc 1 139 3 is_stmt 1 view .LVU38
 139:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 197              		.loc 1 139 34 is_stmt 0 view .LVU39
 198 0046 0221     		movs	r1, #2
 199 0048 0891     		str	r1, [sp, #32]
 140:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 200              		.loc 1 140 3 is_stmt 1 view .LVU40
 140:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 201              		.loc 1 140 35 is_stmt 0 view .LVU41
 202 004a 0023     		movs	r3, #0
 203 004c 0993     		str	r3, [sp, #36]
 141:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 204              		.loc 1 141 3 is_stmt 1 view .LVU42
 141:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 205              		.loc 1 141 36 is_stmt 0 view .LVU43
 206 004e 4FF48062 		mov	r2, #1024
 207 0052 0A92     		str	r2, [sp, #40]
 142:Core/Src/main.cpp **** 
 208              		.loc 1 142 3 is_stmt 1 view .LVU44
 142:Core/Src/main.cpp **** 
 209              		.loc 1 142 36 is_stmt 0 view .LVU45
 210 0054 0B93     		str	r3, [sp, #44]
 144:Core/Src/main.cpp ****   {
 211              		.loc 1 144 3 is_stmt 1 view .LVU46
 144:Core/Src/main.cpp ****   {
 212              		.loc 1 144 26 is_stmt 0 view .LVU47
 213 0056 07A8     		add	r0, sp, #28
 214 0058 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 215              	.LVL8:
 144:Core/Src/main.cpp ****   {
 216              		.loc 1 144 3 view .LVU48
 217 005c 60B9     		cbnz	r0, .L19
 148:Core/Src/main.cpp ****   PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 218              		.loc 1 148 3 is_stmt 1 view .LVU49
ARM GAS  /tmp/ccNsVKEq.s 			page 11


 148:Core/Src/main.cpp ****   PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 219              		.loc 1 148 38 is_stmt 0 view .LVU50
 220 005e 0123     		movs	r3, #1
 221 0060 0193     		str	r3, [sp, #4]
 149:Core/Src/main.cpp ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 222              		.loc 1 149 3 is_stmt 1 view .LVU51
 149:Core/Src/main.cpp ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 223              		.loc 1 149 38 is_stmt 0 view .LVU52
 224 0062 0023     		movs	r3, #0
 225 0064 0393     		str	r3, [sp, #12]
 150:Core/Src/main.cpp ****   {
 226              		.loc 1 150 3 is_stmt 1 view .LVU53
 150:Core/Src/main.cpp ****   {
 227              		.loc 1 150 32 is_stmt 0 view .LVU54
 228 0066 01A8     		add	r0, sp, #4
 229 0068 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 230              	.LVL9:
 150:Core/Src/main.cpp ****   {
 231              		.loc 1 150 3 view .LVU55
 232 006c 30B9     		cbnz	r0, .L20
 154:Core/Src/main.cpp **** 
 233              		.loc 1 154 1 view .LVU56
 234 006e 17B0     		add	sp, sp, #92
 235              	.LCFI3:
 236              		.cfi_remember_state
 237              		.cfi_def_cfa_offset 4
 238              		@ sp needed
 239 0070 5DF804FB 		ldr	pc, [sp], #4
 240              	.L18:
 241              	.LCFI4:
 242              		.cfi_restore_state
 133:Core/Src/main.cpp ****   }
 243              		.loc 1 133 5 is_stmt 1 view .LVU57
 133:Core/Src/main.cpp ****   }
 244              		.loc 1 133 18 is_stmt 0 view .LVU58
 245 0074 FFF7FEFF 		bl	Error_Handler
 246              	.LVL10:
 247              	.L19:
 146:Core/Src/main.cpp ****   }
 248              		.loc 1 146 5 is_stmt 1 view .LVU59
 146:Core/Src/main.cpp ****   }
 249              		.loc 1 146 18 is_stmt 0 view .LVU60
 250 0078 FFF7FEFF 		bl	Error_Handler
 251              	.LVL11:
 252              	.L20:
 152:Core/Src/main.cpp ****   }
 253              		.loc 1 152 5 is_stmt 1 view .LVU61
 152:Core/Src/main.cpp ****   }
 254              		.loc 1 152 18 is_stmt 0 view .LVU62
 255 007c FFF7FEFF 		bl	Error_Handler
 256              	.LVL12:
 257              		.cfi_endproc
 258              	.LFE1497:
 259              		.fnend
 261              		.section	.text.main,"ax",%progbits
 262              		.align	1
 263              		.global	main
ARM GAS  /tmp/ccNsVKEq.s 			page 12


 264              		.syntax unified
 265              		.thumb
 266              		.thumb_func
 267              		.fpu fpv4-sp-d16
 269              	main:
 270              		.fnstart
 271              	.LFB1496:
  68:Core/Src/main.cpp **** 
 272              		.loc 1 68 1 is_stmt 1 view -0
 273              		.cfi_startproc
 274              		@ args = 0, pretend = 0, frame = 0
 275              		@ frame_needed = 0, uses_anonymous_args = 0
 276 0000 08B5     		push	{r3, lr}
 277              		.save {r3, lr}
 278              	.LCFI5:
 279              		.cfi_def_cfa_offset 8
 280              		.cfi_offset 3, -8
 281              		.cfi_offset 14, -4
  77:Core/Src/main.cpp **** 
 282              		.loc 1 77 3 view .LVU64
  77:Core/Src/main.cpp **** 
 283              		.loc 1 77 11 is_stmt 0 view .LVU65
 284 0002 FFF7FEFF 		bl	HAL_Init
 285              	.LVL13:
  84:Core/Src/main.cpp **** 
 286              		.loc 1 84 3 is_stmt 1 view .LVU66
  84:Core/Src/main.cpp **** 
 287              		.loc 1 84 21 is_stmt 0 view .LVU67
 288 0006 FFF7FEFF 		bl	_Z18SystemClock_Configv
 289              	.LVL14:
  91:Core/Src/main.cpp ****   MX_USART1_UART_Init();
 290              		.loc 1 91 3 is_stmt 1 view .LVU68
  91:Core/Src/main.cpp ****   MX_USART1_UART_Init();
 291              		.loc 1 91 15 is_stmt 0 view .LVU69
 292 000a FFF7FEFF 		bl	MX_GPIO_Init
 293              	.LVL15:
  92:Core/Src/main.cpp ****   MX_USART2_UART_Init();
 294              		.loc 1 92 3 is_stmt 1 view .LVU70
  92:Core/Src/main.cpp ****   MX_USART2_UART_Init();
 295              		.loc 1 92 22 is_stmt 0 view .LVU71
 296 000e FFF7FEFF 		bl	MX_USART1_UART_Init
 297              	.LVL16:
  93:Core/Src/main.cpp ****   /* USER CODE BEGIN 2 */
 298              		.loc 1 93 3 is_stmt 1 view .LVU72
  93:Core/Src/main.cpp ****   /* USER CODE BEGIN 2 */
 299              		.loc 1 93 22 is_stmt 0 view .LVU73
 300 0012 FFF7FEFF 		bl	MX_USART2_UART_Init
 301              	.LVL17:
  95:Core/Src/main.cpp ****   readWioE5.setup();
 302              		.loc 1 95 3 is_stmt 1 view .LVU74
  95:Core/Src/main.cpp ****   readWioE5.setup();
 303              		.loc 1 95 12 is_stmt 0 view .LVU75
 304 0016 0648     		ldr	r0, .L24
 305 0018 FFF7FEFF 		bl	_ZN3App5setupEv
 306              	.LVL18:
  96:Core/Src/main.cpp ****   /* USER CODE END 2 */
 307              		.loc 1 96 3 is_stmt 1 view .LVU76
ARM GAS  /tmp/ccNsVKEq.s 			page 13


  96:Core/Src/main.cpp ****   /* USER CODE END 2 */
 308              		.loc 1 96 18 is_stmt 0 view .LVU77
 309 001c 0548     		ldr	r0, .L24+4
 310 001e FFF7FEFF 		bl	_ZN9ReadWioE55setupEv
 311              	.LVL19:
 312              	.L22:
 101:Core/Src/main.cpp ****   {
 313              		.loc 1 101 3 is_stmt 1 discriminator 1 view .LVU78
 106:Core/Src/main.cpp ****     readWioE5.loop();
 314              		.loc 1 106 5 discriminator 1 view .LVU79
 106:Core/Src/main.cpp ****     readWioE5.loop();
 315              		.loc 1 106 13 is_stmt 0 discriminator 1 view .LVU80
 316 0022 0348     		ldr	r0, .L24
 317 0024 FFF7FEFF 		bl	_ZN3App4loopEv
 318              	.LVL20:
 107:Core/Src/main.cpp ****   }
 319              		.loc 1 107 5 is_stmt 1 discriminator 1 view .LVU81
 107:Core/Src/main.cpp ****   }
 320              		.loc 1 107 19 is_stmt 0 discriminator 1 view .LVU82
 321 0028 0248     		ldr	r0, .L24+4
 322 002a FFF7FEFF 		bl	_ZN9ReadWioE54loopEv
 323              	.LVL21:
 101:Core/Src/main.cpp ****   {
 324              		.loc 1 101 3 is_stmt 1 discriminator 1 view .LVU83
 325 002e F8E7     		b	.L22
 326              	.L25:
 327              		.align	2
 328              	.L24:
 329 0030 00000000 		.word	.LANCHOR0
 330 0034 00000000 		.word	.LANCHOR1
 331              		.cfi_endproc
 332              	.LFE1496:
 333              		.fnend
 335              		.section	.text._GLOBAL__sub_I_app,"ax",%progbits
 336              		.align	1
 337              		.syntax unified
 338              		.thumb
 339              		.thumb_func
 340              		.fpu fpv4-sp-d16
 342              	_GLOBAL__sub_I_app:
 343              		.fnstart
 344              	.LFB1964:
 345              		.loc 1 173 1 view -0
 346              		.cfi_startproc
 347              		@ args = 0, pretend = 0, frame = 0
 348              		@ frame_needed = 0, uses_anonymous_args = 0
 349 0000 08B5     		push	{r3, lr}
 350              	.LCFI6:
 351              		.cfi_def_cfa_offset 8
 352              		.cfi_offset 3, -8
 353              		.cfi_offset 14, -4
 354              		.loc 1 173 1 is_stmt 0 view .LVU85
 355 0002 4FF6FF71 		movw	r1, #65535
 356 0006 0120     		movs	r0, #1
 357 0008 FFF7FEFF 		bl	_Z41__static_initialization_and_destruction_0ii
 358              	.LVL22:
 359 000c 08BD     		pop	{r3, pc}
ARM GAS  /tmp/ccNsVKEq.s 			page 14


 360              		.cfi_endproc
 361              	.LFE1964:
 362              		.cantunwind
 363              		.fnend
 365              		.section	.init_array,"aw",%init_array
 366              		.align	2
 367 0000 00000000 		.word	_GLOBAL__sub_I_app(target1)
 368              		.global	readWioE5
 369              		.global	app
 370              		.section	.bss.app,"aw",%nobits
 371              		.align	2
 372              		.set	.LANCHOR0,. + 0
 375              	app:
 376 0000 00000000 		.space	4
 377              		.section	.bss.readWioE5,"aw",%nobits
 378              		.align	2
 379              		.set	.LANCHOR1,. + 0
 382              	readWioE5:
 383 0000 00       		.space	1
 384              		.text
 385              	.Letext0:
 386              		.file 3 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 387              		.file 4 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stddef.h"
 388              		.file 5 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 389              		.file 6 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc.h"
 390              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc_ex.h"
 391              		.file 8 "/usr/include/newlib/c++/10.3.1/bits/basic_string.h"
 392              		.file 9 "/usr/include/newlib/c++/10.3.1/arm-none-eabi/thumb/v7e-m+fp/hard/bits/c++config.h"
 393              		.file 10 "/usr/include/newlib/c++/10.3.1/type_traits"
 394              		.file 11 "/usr/include/newlib/c++/10.3.1/bits/stl_pair.h"
 395              		.file 12 "/usr/include/newlib/c++/10.3.1/debug/debug.h"
 396              		.file 13 "/usr/include/newlib/c++/10.3.1/cwchar"
 397              		.file 14 "/usr/include/newlib/c++/10.3.1/cstdint"
 398              		.file 15 "/usr/include/newlib/c++/10.3.1/bits/char_traits.h"
 399              		.file 16 "/usr/include/newlib/c++/10.3.1/bits/exception_ptr.h"
 400              		.file 17 "/usr/include/newlib/c++/10.3.1/clocale"
 401              		.file 18 "/usr/include/newlib/c++/10.3.1/cstdlib"
 402              		.file 19 "/usr/include/newlib/c++/10.3.1/cstdio"
 403              		.file 20 "/usr/include/newlib/c++/10.3.1/bits/allocator.h"
 404              		.file 21 "/usr/include/newlib/c++/10.3.1/bits/alloc_traits.h"
 405              		.file 22 "/usr/include/newlib/c++/10.3.1/initializer_list"
 406              		.file 23 "/usr/include/newlib/c++/10.3.1/bits/stl_iterator_base_types.h"
 407              		.file 24 "/usr/include/newlib/c++/10.3.1/bits/predefined_ops.h"
 408              		.file 25 "/usr/include/newlib/c++/10.3.1/ext/new_allocator.h"
 409              		.file 26 "/usr/include/newlib/c++/10.3.1/ext/alloc_traits.h"
 410              		.file 27 "/usr/include/newlib/c++/10.3.1/bits/stl_iterator.h"
 411              		.file 28 "/usr/include/newlib/sys/_types.h"
 412              		.file 29 "<built-in>"
 413              		.file 30 "/usr/include/newlib/sys/reent.h"
 414              		.file 31 "/usr/include/newlib/sys/lock.h"
 415              		.file 32 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdarg.h"
 416              		.file 33 "/usr/include/newlib/wchar.h"
 417              		.file 34 "/usr/include/newlib/locale.h"
 418              		.file 35 "/usr/include/newlib/stdlib.h"
 419              		.file 36 "/usr/include/newlib/stdio.h"
 420              		.file 37 "App/Inc/app.hpp"
 421              		.file 38 "App/Inc/readWioE5.hpp"
ARM GAS  /tmp/ccNsVKEq.s 			page 15


 422              		.file 39 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
 423              		.file 40 "Core/Inc/gpio.h"
 424              		.file 41 "Core/Inc/usart.h"
ARM GAS  /tmp/ccNsVKEq.s 			page 16


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.cpp
     /tmp/ccNsVKEq.s:18     .text._Z41__static_initialization_and_destruction_0ii:0000000000000000 $t
     /tmp/ccNsVKEq.s:25     .text._Z41__static_initialization_and_destruction_0ii:0000000000000000 _Z41__static_initialization_and_destruction_0ii
     /tmp/ccNsVKEq.s:70     .text._Z41__static_initialization_and_destruction_0ii:0000000000000020 $d
.ARM.exidx.text._Z41__static_initialization_and_destruction_0ii:0000000000000000 $d
     /tmp/ccNsVKEq.s:78     .text.Error_Handler:0000000000000000 $t
     /tmp/ccNsVKEq.s:85     .text.Error_Handler:0000000000000000 Error_Handler
    .ARM.exidx.text.Error_Handler:0000000000000000 $d
     /tmp/ccNsVKEq.s:119    .text._Z18SystemClock_Configv:0000000000000000 $t
     /tmp/ccNsVKEq.s:126    .text._Z18SystemClock_Configv:0000000000000000 _Z18SystemClock_Configv
.ARM.exidx.text._Z18SystemClock_Configv:0000000000000000 $d
     /tmp/ccNsVKEq.s:262    .text.main:0000000000000000 $t
     /tmp/ccNsVKEq.s:269    .text.main:0000000000000000 main
     /tmp/ccNsVKEq.s:329    .text.main:0000000000000030 $d
             .ARM.extab.text.main:0000000000000000 $d
             .ARM.exidx.text.main:0000000000000000 $d
     /tmp/ccNsVKEq.s:336    .text._GLOBAL__sub_I_app:0000000000000000 $t
     /tmp/ccNsVKEq.s:342    .text._GLOBAL__sub_I_app:0000000000000000 _GLOBAL__sub_I_app
.ARM.exidx.text._GLOBAL__sub_I_app:0000000000000000 $d
     /tmp/ccNsVKEq.s:366    .init_array:0000000000000000 $d
     /tmp/ccNsVKEq.s:382    .bss.readWioE5:0000000000000000 readWioE5
     /tmp/ccNsVKEq.s:375    .bss.app:0000000000000000 app
     /tmp/ccNsVKEq.s:371    .bss.app:0000000000000000 $d
     /tmp/ccNsVKEq.s:378    .bss.readWioE5:0000000000000000 $d

UNDEFINED SYMBOLS
_ZN3AppC1Ev
_ZN9ReadWioE5C1Ev
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
__aeabi_unwind_cpp_pr0
HAL_Init
MX_GPIO_Init
MX_USART1_UART_Init
MX_USART2_UART_Init
_ZN3App5setupEv
_ZN9ReadWioE55setupEv
_ZN3App4loopEv
_ZN9ReadWioE54loopEv
__aeabi_unwind_cpp_pr1
