#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Sep 28 17:13:11 2021
# Process ID: 4048315
# Current directory: /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1
# Command line: vivado -mode batch -source make.tcl
# Log file: /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/vivado.log
# Journal file: /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/vivado.jou
#-----------------------------------------------------------
source make.tcl
# source ../../tcl/fit.tcl
## namespace eval fit {
##     proc update_ip_properties {} {
## 	foreach p [get_ips] {
## 	    puts "INFO: updating ./ipcore_properties/${p}.txt"
## 	    report_property -quiet -regexp -file [file normalize "./ipcore_properties/${p}.txt"] [get_ips $p] "(CONFIG.*|IPDEF)"
## 	}
##     }
## 
##     ## makes ipcores with properties taken from txt files in the directory "./ipcore_properties"
##     proc make_ipcores {targetDir} {
## 	proc generate_ipcore {targetDir ps} {
## 	    set module_name [dict get $ps "CONFIG.Component_Name"]
## 	    set ps [dict remove $ps CONFIG.Component_Name]
## 
## 	    file mkdir ${targetDir}
## 	    set module_xcix "${targetDir}/${module_name}.xcix"
## 	    file delete -force ${module_xcix}
## 
## 	    set module_xci "${targetDir}/${module_name}/${module_name}.xci"
## 	    set ipdef [split [dict get $ps "IPDEF"] ":"]
## 	    create_ip \
## 		-vendor  [lindex $ipdef 0] \
## 		-library [lindex $ipdef 1] \
## 		-name    [lindex $ipdef 2] \
## 		-module_name ${module_name} \
## 		-dir ${targetDir}
## 	    set ps [dict remove $ps IPDEF]
## 
## 	    set_property -dict $ps [get_ips ${module_name}]
## 
## 	    generate_target {instantiation_template} [get_files ${module_xci}]
## 	    generate_target all [get_files  ${module_xci}]
## 	    catch {
## 		config_ip_cache -export [get_ips -all ${module_name}]
## 	    }
## 	    export_ip_user_files -of_objects [get_files ${module_xci}] -no_script -sync -force -quiet
## 	}
## 
## 	proc ipcore_property_file_to_dict fn {
## 	    set fp [open $fn]
## 	    set headers {Property Type Read-only Value}
## 	    array set idx {}
## 	    foreach h $headers {
## 		set idx($h) -1
## 	    }
## 	    set ps [dict create]
## 	    while {-1 != [gets $fp line]} {
## 		##puts "The current line is '$line'."
## 		if {$idx(Property) == -1} {
## 		    foreach h $headers {
## 			set idx($h) [string first $h $line]
## 		    }
## 		} else {
## 		    set key [string trim [string range $line $idx(Property) \
## 					      [expr $idx(Type) - 1]]]
## 		    set val [string trim [string range $line $idx(Value) \
## 					      [expr [string length $line] - 1]]]
## 		    dict set ps $key $val
## 		}
## 	    }
## 	    close $fp
## 	    return $ps
## 	}
## 
## 	foreach f [glob ipcore_properties/*.txt] {
## 	    puts "INFO: generating IP core from ${f}"
## 	    generate_ipcore ${targetDir} [ipcore_property_file_to_dict $f]
## 	}
##     }
## }
# set part "xc7k160tffg676-3"
# set origin_dir "."
# if { [info exists ::origin_dir_loc] } {
#   set origin_dir $::origin_dir_loc
# }
# set project_name "TCM_v1"
# if { [info exists ::user_project_name] } {
#   set project_name $::user_project_name
# }
# variable script_file
# set script_file "make.tcl"
# proc help {} {
#   variable script_file
#   puts "\nDescription:"
#   puts "Recreate a Vivado project from this script. The created project will be"
#   puts "functionally equivalent to the original project for which this script was"
#   puts "generated. The script contains commands for creating a project, filesets,"
#   puts "runs, adding/importing sources and setting properties on various objects.\n"
#   puts "Syntax:"
#   puts "$script_file"
#   puts "$script_file -tclargs \[--origin_dir <path>\]"
#   puts "$script_file -tclargs \[--project_name <name>\]"
#   puts "$script_file -tclargs \[--help\]\n"
#   puts "Usage:"
#   puts "Name                   Description"
#   puts "-------------------------------------------------------------------------"
#   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
#   puts "                       origin_dir path value is \".\", otherwise, the value"
#   puts "                       that was set with the \"-paths_relative_to\" switch"
#   puts "                       when this script was generated.\n"
#   puts "\[--project_name <name>\] Create project with the specified name. Default"
#   puts "                       name is the name of the project from where this"
#   puts "                       script was generated.\n"
#   puts "\[--help\]               Print help information for this script"
#   puts "-------------------------------------------------------------------------\n"
#   exit 0
# }
# if { $::argc > 0 } {
#   for {set i 0} {$i < $::argc} {incr i} {
#     set option [string trim [lindex $::argv $i]]
#     switch -regexp -- $option {
#       "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
#       "--project_name" { incr i; set project_name [lindex $::argv $i] }
#       "--help"         { help }
#       default {
#         if { [regexp {^-} $option] } {
#           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
#           return 1
#         }
#       }
#     }
#   }
# }
# set orig_proj_dir "[file normalize "$origin_dir/build"]"
# if {[string equal [open_project -quiet "build/TCM.xpr"] ""]} {
#     set proj_create "yes"
#     puts ${proj_create}
#     puts ${project_name}
#     create_project ${project_name} ./build -part $part
# } else {
#     set proj_create "no"
#     puts ${proj_create}
# }
yes
TCM_v1
# puts "ok"
ok
# puts current_project
current_project
# set proj_dir [get_property directory [current_project]]
# set_property \
#     -dict [list \
# 	       "corecontainer.enable" "1" \
# 	       "default_lib"          "xil_defaultlib" \
# 	       "ip_cache_permissions" "read write" \
# 	       "ip_output_repo"       "$proj_dir/${project_name}.cache/ip" \
# 	       "part"                 ${part} \
# 	       "sim.ip.auto_export_scripts" "1" \
# 	       "simulator_language"   "Mixed" \
# 	       "source_mgmt_mode"     "DisplayOnly" \
# 	       "target_language"      "VHDL" \
# 	       "xpm_libraries"        "XPM_CDC XPM_MEMORY"] \
#     [current_project]
# if {[string equal [get_filesets -quiet sources_1] ""]} {
#   create_fileset -srcset sources_1
# }
# set obj [get_filesets sources_1]
# set files [list \
#  [file normalize "${origin_dir}/hdl/tcm.vhd" ]\
#  [file normalize "${origin_dir}/hdl/counter32.vhd" ]\
#  [file normalize "${origin_dir}/hdl/Flash_prog.vhd" ]\
#  [file normalize "${origin_dir}/hdl/pm-spi.vhd" ]\
#  [file normalize "${origin_dir}/hdl/cnt_ctrl.vhd" ]\
#  [file normalize "${origin_dir}/hdl/trigger_out.vhd" ]\
#  [file normalize "${origin_dir}/hdl/tcm_side.vhd" ]\
#  [file normalize "${origin_dir}/hdl/HDMIRX.vhd" ]\
#  [file normalize "${origin_dir}/hdl/BC_correlator.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_dualportram.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_build_arp.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_txtransactor_if_simple.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_build_status.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_build_ping.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/led_stretcher.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_packet_parser.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_clock_div.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_build_payload.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/ipbus_package.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/emac_hostbus_decl.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/clocks_7s_serdes.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/dss_package.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/ipbus_trans_decl.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/eth_7s_1000basex.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_tx_mux.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_do_rx_reset.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_dualportram_rx.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_if_flat.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/transactor_sm.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/transactor_if.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_buffer_selector.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_rxram_mux.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/transactor.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_dualportram_tx.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/ipbus_ctrl.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_byte_sum.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_rxtransactor_if_simple.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_status_buffer.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_rxram_shim.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_build_resend.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/ipbus_core/udp_clock_crossing_if.vhd" ]\
#  [file normalize "${origin_dir}/../../common/ipbus/hdl/IPBUS_basex.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_lmbddet.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_rsencode.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/gbt_rx_frameclk_phalgnr.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_rsdec.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/phaligner_phase_computing.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_init.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_descrambler_21bit.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/mgt/mgt_latopt_bitslipctrl.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_descrambler.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_elpeval.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_phasemon.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/xlx_k7v7_gbt_banks_user_setup.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_bscounter.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/core_sources/phaligner_mmcm_controller.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_polydiv.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_gt.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_scrambler.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/gbt_tx/xlx_k7v7_gbt_tx_gearbox_std_dpram.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_pulse.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/core_sources/gbt_bank_reset.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_multi_gt.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/mgt/multi_gigabit_transceivers.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_cpll_railing.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_chnsrch.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/core_sources/xlx_k7v7_phalgnr_std_mmcm.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/xlx_k7v7_gbt_bank_package.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox_latopt.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_status.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank_package.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_deintlver.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_pattsearch.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_startup_fsm.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_rs2errcor.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_intlver.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_errlcpoly.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_wraddr.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_std.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_manual_phase_align.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/phaligner_phase_comparator.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_scrambler_21bit.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_auto_phase_align.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_rightshift.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/xlx_k7v7_mgt_latopt.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_std_rdwrctrl.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_syndrom.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/GBT_TXRX5.vhd"] \
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/DataConverter_TCM.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/ltu_rx_decoder.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/bc_indicator.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/Reset_Generator.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/fit_gbt_boardTCM_package.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/FIT_GBT_project.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/Module_Data_Gen_TCM.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/cru_ltu_emu.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/TX_Data_Gen.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/Event_selector.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/fit_gbt_common_package.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/RXDataClkSync.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/hdl/CRU_packet_Builder.vhd" ]\
# ]
# add_files -norecurse -fileset sources_1 $files
# if {[string equal $proj_create "yes"]} {
#     # Set 'sources_1' fileset object
#     set obj [get_filesets sources_1]
#     add_files -norecurse -fileset $obj $files
# 
#     set_property -name "file_type" -value "VHDL" -objects [get_files [list "*.vhd"]]
# 
#     # reconstruct all IP cores from the text data in ipcore_properties/
#     fit::make_ipcores "${proj_dir}/generated"
# 
#     # the following is needed in order to have parallel IP synthesis and implementation runs
#     set_property GENERATE_SYNTH_CHECKPOINT TRUE [get_files "*.xci"]
# 
#     # Set 'sources_1' fileset properties
#     set_property \
# 	-dict [list \
# 		   "top" "tcm"] \
# 	[get_filesets sources_1]
# 
#     # Create 'constrs_1' fileset (if not found)
#     if {[string equal [get_filesets -quiet constrs_1] ""]} {
# 	create_fileset -constrset constrs_1
#     }
# 
#     # Add/Import constrs file and set constrs file properties
#     set file "[file normalize "$origin_dir/xdc/tcm_pins.xdc"]"
#     add_files -fileset constrs_1 [list $file]
#     set file_obj [get_files -of_objects [get_filesets constrs_1] [list "$origin_dir/xdc/tcm_pins.xdc"]]
#     set_property -name "processing_order" -value "EARLY" -objects $file_obj
# 
# 
#     set file "[file normalize "$origin_dir/xdc/tcm.xdc"]"
#     add_files -fileset constrs_1 [list $file]
#     set file_obj [get_files -of_objects [get_filesets constrs_1] [list "$origin_dir/xdc/tcm.xdc"]]
#     set_property -name "processing_order" -value "NORMAL" -objects $file_obj
# 
# 
#     set file "[file normalize "$origin_dir/xdc/timing.xdc"]"
#     add_files -fileset constrs_1 [list $file]
#     set file_obj [get_files -of_objects [get_filesets constrs_1] [list "$origin_dir/xdc/Timing.xdc"]]
#     set_property -name "used_in" -value "implementation" -objects $file_obj
#     set_property -name "used_in_synthesis" -value "0" -objects $file_obj
# 
# 
# 
#     set_property -name "file_type" -value "XDC" -objects [get_files -of_objects [get_filesets constrs_1] [list "*/xdc/*.xdc"]]
# 
#     # Set 'constrs_1' fileset properties
#     set obj [get_filesets constrs_1]
#     set_property -name "target_constrs_file" -value "[get_files *xdc/tcm_pins.xdc]" -objects $obj
# }
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/hdl/tcm.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/hdl/counter32.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/hdl/Flash_prog.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/hdl/pm-spi.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/hdl/cnt_ctrl.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/hdl/trigger_out.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/hdl/tcm_side.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/hdl/HDMIRX.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/hdl/BC_correlator.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_dualportram.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_arp.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_txtransactor_if_simple.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_status.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_ping.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/led_stretcher.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_packet_parser.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_clock_div.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_payload.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/ipbus_package.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/emac_hostbus_decl.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/clocks_7s_serdes.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/dss_package.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/ipbus_trans_decl.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/eth_7s_1000basex.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_tx_mux.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_do_rx_reset.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_dualportram_rx.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_if_flat.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/transactor_sm.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/transactor_if.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_buffer_selector.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_rxram_mux.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/transactor.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_dualportram_tx.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/ipbus_ctrl.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_byte_sum.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_rxtransactor_if_simple.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_status_buffer.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_rxram_shim.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_build_resend.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/ipbus_core/udp_clock_crossing_if.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/ipbus/hdl/IPBUS_basex.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_lmbddet.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_rsencode.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/gbt_rx_frameclk_phalgnr.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_rsdec.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/phaligner_phase_computing.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_init.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_descrambler_21bit.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/mgt/mgt_latopt_bitslipctrl.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_descrambler.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_elpeval.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_phasemon.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/xlx_k7v7_gbt_banks_user_setup.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_bscounter.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/phaligner_mmcm_controller.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_polydiv.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_gt.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_scrambler.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/gbt_tx/xlx_k7v7_gbt_tx_gearbox_std_dpram.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_pulse.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/gbt_bank_reset.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_multi_gt.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/mgt/multi_gigabit_transceivers.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_cpll_railing.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_chnsrch.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/xlx_k7v7_phalgnr_std_mmcm.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/xlx_k7v7_gbt_bank_package.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox_latopt.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_status.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_sync_block.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank_package.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_deintlver.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_pattsearch.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_startup_fsm.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_rs2errcor.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_intlver.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_errlcpoly.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_wraddr.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_std.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_tx_manual_phase_align.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/core_sources/rxframeclk_phalgnr/phaligner_phase_comparator.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_scrambler_21bit.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_rx_startup_fsm.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/mgt_ip_vhd/xlx_k7v7_mgt_ip_auto_phase_align.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_rightshift.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/xilinx_k7v7/mgt/xlx_k7v7_mgt_latopt.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_std_rdwrctrl.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_bank.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-fpga/hdl/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_syndrom.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/GBT_TXRX5.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/dfinogee/git/alice-fit-fpga/firmware/common/gbt-readout/hdl/DataConverter_TCM.vhd' cannot be added to the project because it already exists in the project, skipping this file
INFO: [Common 17-14] Message 'filemgmt 56-12' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: generating IP core from ipcore_properties/BC_corr_mem.txt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/BC_corr_mem.xcix' for IP 'BC_corr_mem'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BC_corr_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BC_corr_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BC_corr_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'BC_corr_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'BC_corr_mem'...
INFO: generating IP core from ipcore_properties/xlx_k7v7_tx_dpram.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/xlx_k7v7_tx_dpram.xcix' for IP 'xlx_k7v7_tx_dpram'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xlx_k7v7_tx_dpram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xlx_k7v7_tx_dpram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xlx_k7v7_tx_dpram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'xlx_k7v7_tx_dpram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xlx_k7v7_tx_dpram'...
INFO: generating IP core from ipcore_properties/ROM7x15.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/ROM7x15.xcix' for IP 'ROM7x15'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ROM7x15'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ROM7x15'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ROM7x15'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ROM7x15'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ROM7x15'...
INFO: generating IP core from ipcore_properties/gig_ethernet_pcs_pma_0.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/gig_ethernet_pcs_pma_0.xcix' for IP 'gig_ethernet_pcs_pma_0'
INFO: [Device 21-403] Loading part xc7k160tffg676-3
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: ARCHITECTURE : kintex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: PART : xc7k160tffg676-3
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: SPEEDGRADE : -3
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: ARCHITECTURE : kintex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: PART : xc7k160tffg676-3
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: SPEEDGRADE : -3
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] gig_ethernet_pcs_pma_0: Standard : BOTH
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'gig_ethernet_pcs_pma_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gig_ethernet_pcs_pma_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'gig_ethernet_pcs_pma_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'gig_ethernet_pcs_pma_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'gig_ethernet_pcs_pma_0'...
INFO: generating IP core from ipcore_properties/slct_data_fifo.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/slct_data_fifo.xcix' for IP 'slct_data_fifo'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'slct_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'slct_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'slct_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'slct_data_fifo'...
INFO: generating IP core from ipcore_properties/COUNTER_FIFO.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO.xcix' for IP 'COUNTER_FIFO'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'COUNTER_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'COUNTER_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'COUNTER_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'COUNTER_FIFO'...
INFO: generating IP core from ipcore_properties/PLL125.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/PLL125.xcix' for IP 'PLL125'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'PLL125'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'PLL125'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'PLL125'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'PLL125'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'PLL125'...
INFO: generating IP core from ipcore_properties/SENSOR.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/SENSOR.xcix' for IP 'SENSOR'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'SENSOR'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SENSOR'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SENSOR'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'SENSOR'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'SENSOR'...
INFO: generating IP core from ipcore_properties/MULT14xS16.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MULT14xS16.xcix' for IP 'MULT14xS16'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MULT14xS16'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MULT14xS16'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MULT14xS16'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MULT14xS16'...
INFO: generating IP core from ipcore_properties/cntpck_fifo_comp.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/cntpck_fifo_comp.xcix' for IP 'cntpck_fifo_comp'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cntpck_fifo_comp'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cntpck_fifo_comp'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cntpck_fifo_comp'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cntpck_fifo_comp'...
INFO: generating IP core from ipcore_properties/MMCM125ETH.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM125ETH.xcix' for IP 'MMCM125ETH'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MMCM125ETH'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MMCM125ETH'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MMCM125ETH'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'MMCM125ETH'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MMCM125ETH'...
INFO: generating IP core from ipcore_properties/tri_mode_ethernet_mac_0.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/tri_mode_ethernet_mac_0.xcix' for IP 'tri_mode_ethernet_mac_0'
create_ip: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:10 . Memory (MB): peak = 1882.219 ; gain = 16.176 ; free physical = 17616 ; free virtual = 52946
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'tri_mode_ethernet_mac_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'tri_mode_ethernet_mac_0'...
WARNING: [IP_Flow 19-650] IP license key 'eth_avb_endpoint@2015.04' is enabled with a Hardware_Evaluation license.
WARNING: [IP_Flow 19-650] IP license key 'eth_avb_endpoint@2015.04' is enabled with a Hardware_Evaluation license.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'tri_mode_ethernet_mac_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'tri_mode_ethernet_mac_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'tri_mode_ethernet_mac_0'...
INFO: generating IP core from ipcore_properties/raw_data_fifo.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/raw_data_fifo.xcix' for IP 'raw_data_fifo'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'raw_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'raw_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'raw_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'raw_data_fifo'...
INFO: generating IP core from ipcore_properties/MULADD.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MULADD.xcix' for IP 'MULADD'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MULADD'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MULADD'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MULADD'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MULADD'...
INFO: generating IP core from ipcore_properties/trg_fifo_comp.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/trg_fifo_comp.xcix' for IP 'trg_fifo_comp'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'trg_fifo_comp'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'trg_fifo_comp'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'trg_fifo_comp'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'trg_fifo_comp'...
INFO: generating IP core from ipcore_properties/MMCM320_PH.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM320_PH.xcix' for IP 'MMCM320_PH'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MMCM320_PH'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'MMCM320_PH'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'MMCM320_PH'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'MMCM320_PH'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'MMCM320_PH'...
INFO: generating IP core from ipcore_properties/LCLK_PLL.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/LCLK_PLL.xcix' for IP 'LCLK_PLL'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'LCLK_PLL'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'LCLK_PLL'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'LCLK_PLL'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'LCLK_PLL'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'LCLK_PLL'...
INFO: generating IP core from ipcore_properties/Mask_mem.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/Mask_mem.xcix' for IP 'Mask_mem'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Mask_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Mask_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Mask_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'Mask_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Mask_mem'...
INFO: generating IP core from ipcore_properties/tcm_data_160to80bit_fifo.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/tcm_data_160to80bit_fifo.xcix' for IP 'tcm_data_160to80bit_fifo'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'tcm_data_160to80bit_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'tcm_data_160to80bit_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'tcm_data_160to80bit_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'tcm_data_160to80bit_fifo'...
INFO: generating IP core from ipcore_properties/FLASH_FIFO.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/FLASH_FIFO.xcix' for IP 'FLASH_FIFO'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FLASH_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FLASH_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FLASH_FIFO'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FLASH_FIFO'...
INFO: generating IP core from ipcore_properties/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.txt
WARNING: [IP_Flow 19-4832] The IP name 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xcix' for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm'...
INFO: generating IP core from ipcore_properties/Xmega_buf.txt
INFO: [filemgmt 56-101] Creating core container '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/Xmega_buf.xcix' for IP 'Xmega_buf'
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Xmega_buf'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Xmega_buf'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Xmega_buf'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'Xmega_buf'...
INFO: [Common 17-14] Message 'IP_Flow 19-1686' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
# generate_target synthesis [get_ips] -force
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1937.328 ; gain = 0.000 ; free physical = 16834 ; free virtual = 52338
# foreach ip [get_ips] {
#     puts $ip
#     create_ip_run [get_files ${ip}.xci]
# 	set_property generate_synth_checkpoint false [get_files ${ip}.xci]
#     generate_target all [get_files ${ip}.xci]
# }
BC_corr_mem
delete_ip_run [get_files -of_objects [get_fileset BC_corr_mem] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/BC_corr_mem/BC_corr_mem.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/BC_corr_mem/BC_corr_mem.xci' from fileset 'BC_corr_mem' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/BC_corr_mem.xcix' from fileset 'BC_corr_mem' to fileset 'sources_1'.
COUNTER_FIFO
delete_ip_run [get_files -of_objects [get_fileset COUNTER_FIFO] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xci' from fileset 'COUNTER_FIFO' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO.xcix' from fileset 'COUNTER_FIFO' to fileset 'sources_1'.
FLASH_FIFO
delete_ip_run [get_files -of_objects [get_fileset FLASH_FIFO] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/FLASH_FIFO/FLASH_FIFO.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/FLASH_FIFO/FLASH_FIFO.xci' from fileset 'FLASH_FIFO' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/FLASH_FIFO.xcix' from fileset 'FLASH_FIFO' to fileset 'sources_1'.
LCLK_PLL
delete_ip_run [get_files -of_objects [get_fileset LCLK_PLL] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/LCLK_PLL/LCLK_PLL.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/LCLK_PLL/LCLK_PLL.xci' from fileset 'LCLK_PLL' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/LCLK_PLL.xcix' from fileset 'LCLK_PLL' to fileset 'sources_1'.
MMCM125ETH
delete_ip_run [get_files -of_objects [get_fileset MMCM125ETH] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM125ETH/MMCM125ETH.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM125ETH/MMCM125ETH.xci' from fileset 'MMCM125ETH' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM125ETH.xcix' from fileset 'MMCM125ETH' to fileset 'sources_1'.
MMCM320_PH
delete_ip_run [get_files -of_objects [get_fileset MMCM320_PH] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM320_PH/MMCM320_PH.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM320_PH/MMCM320_PH.xci' from fileset 'MMCM320_PH' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM320_PH.xcix' from fileset 'MMCM320_PH' to fileset 'sources_1'.
MULADD
delete_ip_run [get_files -of_objects [get_fileset MULADD] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MULADD/MULADD.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MULADD/MULADD.xci' from fileset 'MULADD' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MULADD.xcix' from fileset 'MULADD' to fileset 'sources_1'.
MULT14xS16
delete_ip_run [get_files -of_objects [get_fileset MULT14xS16] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MULT14xS16/MULT14xS16.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MULT14xS16/MULT14xS16.xci' from fileset 'MULT14xS16' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MULT14xS16.xcix' from fileset 'MULT14xS16' to fileset 'sources_1'.
Mask_mem
delete_ip_run [get_files -of_objects [get_fileset Mask_mem] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/Mask_mem/Mask_mem.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/Mask_mem/Mask_mem.xci' from fileset 'Mask_mem' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/Mask_mem.xcix' from fileset 'Mask_mem' to fileset 'sources_1'.
PLL125
delete_ip_run [get_files -of_objects [get_fileset PLL125] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/PLL125/PLL125.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/PLL125/PLL125.xci' from fileset 'PLL125' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/PLL125.xcix' from fileset 'PLL125' to fileset 'sources_1'.
ROM7x15
delete_ip_run [get_files -of_objects [get_fileset ROM7x15] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/ROM7x15/ROM7x15.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/ROM7x15/ROM7x15.xci' from fileset 'ROM7x15' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/ROM7x15.xcix' from fileset 'ROM7x15' to fileset 'sources_1'.
SENSOR
delete_ip_run [get_files -of_objects [get_fileset SENSOR] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/SENSOR/SENSOR.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/SENSOR/SENSOR.xci' from fileset 'SENSOR' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/SENSOR.xcix' from fileset 'SENSOR' to fileset 'sources_1'.
Xmega_buf
delete_ip_run [get_files -of_objects [get_fileset Xmega_buf] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/Xmega_buf/Xmega_buf.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/Xmega_buf/Xmega_buf.xci' from fileset 'Xmega_buf' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/Xmega_buf.xcix' from fileset 'Xmega_buf' to fileset 'sources_1'.
cntpck_fifo_comp
delete_ip_run [get_files -of_objects [get_fileset cntpck_fifo_comp] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/cntpck_fifo_comp/cntpck_fifo_comp.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/cntpck_fifo_comp/cntpck_fifo_comp.xci' from fileset 'cntpck_fifo_comp' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/cntpck_fifo_comp.xcix' from fileset 'cntpck_fifo_comp' to fileset 'sources_1'.
gig_ethernet_pcs_pma_0
delete_ip_run [get_files -of_objects [get_fileset gig_ethernet_pcs_pma_0] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci' from fileset 'gig_ethernet_pcs_pma_0' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/gig_ethernet_pcs_pma_0.xcix' from fileset 'gig_ethernet_pcs_pma_0' to fileset 'sources_1'.
raw_data_fifo
delete_ip_run [get_files -of_objects [get_fileset raw_data_fifo] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/raw_data_fifo/raw_data_fifo.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/raw_data_fifo/raw_data_fifo.xci' from fileset 'raw_data_fifo' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/raw_data_fifo.xcix' from fileset 'raw_data_fifo' to fileset 'sources_1'.
slct_data_fifo
delete_ip_run [get_files -of_objects [get_fileset slct_data_fifo] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/slct_data_fifo/slct_data_fifo.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/slct_data_fifo/slct_data_fifo.xci' from fileset 'slct_data_fifo' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/slct_data_fifo.xcix' from fileset 'slct_data_fifo' to fileset 'sources_1'.
tcm_data_160to80bit_fifo
delete_ip_run [get_files -of_objects [get_fileset tcm_data_160to80bit_fifo] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/tcm_data_160to80bit_fifo/tcm_data_160to80bit_fifo.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/tcm_data_160to80bit_fifo/tcm_data_160to80bit_fifo.xci' from fileset 'tcm_data_160to80bit_fifo' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/tcm_data_160to80bit_fifo.xcix' from fileset 'tcm_data_160to80bit_fifo' to fileset 'sources_1'.
trg_fifo_comp
delete_ip_run [get_files -of_objects [get_fileset trg_fifo_comp] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/trg_fifo_comp/trg_fifo_comp.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/trg_fifo_comp/trg_fifo_comp.xci' from fileset 'trg_fifo_comp' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/trg_fifo_comp.xcix' from fileset 'trg_fifo_comp' to fileset 'sources_1'.
tri_mode_ethernet_mac_0
delete_ip_run [get_files -of_objects [get_fileset tri_mode_ethernet_mac_0] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0.xci' from fileset 'tri_mode_ethernet_mac_0' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/tri_mode_ethernet_mac_0.xcix' from fileset 'tri_mode_ethernet_mac_0' to fileset 'sources_1'.
xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
delete_ip_run [get_files -of_objects [get_fileset xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xci' from fileset 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xcix' from fileset 'xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm' to fileset 'sources_1'.
xlx_k7v7_tx_dpram
delete_ip_run [get_files -of_objects [get_fileset xlx_k7v7_tx_dpram] /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/xlx_k7v7_tx_dpram/xlx_k7v7_tx_dpram.xci]
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/xlx_k7v7_tx_dpram/xlx_k7v7_tx_dpram.xci' from fileset 'xlx_k7v7_tx_dpram' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/xlx_k7v7_tx_dpram.xcix' from fileset 'xlx_k7v7_tx_dpram' to fileset 'sources_1'.
# if {[string equal [get_filesets -quiet sim_1] ""]} {
#   create_fileset -simset sim_1
# }
# set obj [get_filesets sim_1]
# set files [list \
#  [file normalize "${origin_dir}/../../common/gbt-readout/sim/readout_simulation.vhd" ]\
#  [file normalize "${origin_dir}/../../common/gbt-readout/sim/main_signals.wcfg" ]\
# ]
# add_files -norecurse -fileset sim_1 $files
# set obj [get_filesets sim_1]
# set_property -name "top" -value "testbench_readout" -objects $obj
# if {[string equal [get_runs -quiet synth_1] ""]} {
#     create_run -name synth_1 -part ${part} -flow {Vivado Synthesis 2019} -strategy "Flow_PerfOptimized_high" -report_strategy {No Reports} -constrset constrs_1
# } else {
#   set_property strategy "Flow_PerfOptimized_high" [get_runs synth_1]
#   set_property flow "Vivado Synthesis 2019" [get_runs synth_1]
# }
# set obj [get_runs synth_1]
# set_property set_report_strategy_name 1 $obj
# set_property report_strategy {Vivado Synthesis Default Reports} $obj
# set_property set_report_strategy_name 0 $obj
# proc gen_report {name type steps runs} {
#     if { [ string equal [get_report_configs -of_objects [get_runs ${runs}] ${name}] "" ] } {
# 	create_report_config -report_name ${name} -report_type ${type} -steps ${steps} -runs ${runs}
#     }
#     set obj [get_report_configs -of_objects [get_runs ${runs}] ${name}]
#     if { $obj != "" } {
# 	set_property -name "is_enabled" -value "0" -objects $obj
#     }
# }
# gen_report synth_1_synth_report_utilization_0 report_utilization:1.0 synth_design synth_1
# set obj [get_runs synth_1]
# set_property -name "part" -value ${part} -objects $obj
# set_property -name "strategy" -value "Flow_PerfOptimized_high" -objects $obj
# set_property -name "steps.synth_design.args.fanout_limit" -value "400" -objects $obj
# set_property -name "steps.synth_design.args.fsm_extraction" -value "one_hot" -objects $obj
# set_property -name "steps.synth_design.args.keep_equivalent_registers" -value "1" -objects $obj
# set_property -name "steps.synth_design.args.resource_sharing" -value "off" -objects $obj
# set_property -name "steps.synth_design.args.no_lc" -value "1" -objects $obj
# set_property -name "steps.synth_design.args.shreg_min_size" -value "5" -objects $obj
# current_run -synthesis [get_runs synth_1]
# if {[string equal [get_runs -quiet impl_1] ""]} {
#     create_run -name impl_1 -part ${part} -flow {Vivado Implementation 2019} -strategy "Performance_NetDelay_low" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
# } else {
#   set_property strategy "Performance_NetDelay_low" [get_runs impl_1]
#   set_property flow "Vivado Implementation 2019" [get_runs impl_1]
# }
# set obj [get_runs impl_1]
# set_property set_report_strategy_name 1 $obj
# set_property report_strategy {Vivado Implementation Default Reports} $obj
# set_property set_report_strategy_name 0 $obj
# gen_report impl_1_init_report_timing_summary_0 report_timing_summary:1.0 init_design impl_1
# gen_report impl_1_opt_report_drc_0 report_drc:1.0 opt_design impl_1
# gen_report impl_1_opt_report_timing_summary_0 report_timing_summary:1.0 opt_design impl_1
# gen_report impl_1_power_opt_report_timing_summary_0 report_timing_summary:1.0 power_opt_design impl_1
# gen_report impl_1_place_report_io_0 report_io:1.0 place_design impl_1
# gen_report impl_1_place_report_utilization_0 report_utilization:1.0 place_design impl_1
# gen_report impl_1_place_report_control_sets_0 report_control_sets:1.0 place_design impl_1
# gen_report impl_1_place_report_incremental_reuse_0 report_incremental_reuse:1.0 place_design impl_1
# gen_report impl_1_place_report_incremental_reuse_1 report_incremental_reuse:1.0 place_design impl_1
# gen_report impl_1_place_report_timing_summary_0 report_timing_summary:1.0 place_design impl_1
# gen_report impl_1_post_place_power_opt_report_timing_summary_0 report_timing_summary:1.0 post_place_power_opt_design impl_1
# gen_report impl_1_phys_opt_report_timing_summary_0 report_timing_summary:1.0 phys_opt_design impl_1
# gen_report impl_1_route_report_drc_0 report_drc:1.0 route_design impl_1
# gen_report impl_1_route_report_methodology_0 report_methodology:1.0 route_design impl_1
# gen_report impl_1_route_report_power_0 report_power:1.0 route_design impl_1
# gen_report impl_1_route_report_route_status_0 report_route_status:1.0 route_design impl_1
# gen_report impl_1_route_report_timing_summary_0 report_timing_summary:1.0 route_design impl_1
# gen_report impl_1_route_report_incremental_reuse_0 report_incremental_reuse:1.0 route_design impl_1
# gen_report impl_1_route_report_clock_utilization_0 report_clock_utilization:1.0 route_design impl_1
# gen_report impl_1_route_report_bus_skew_0 report_bus_skew:1.1 route_design impl_1
# gen_report impl_1_post_route_phys_opt_report_timing_summary_0 report_timing_summary:1.0 post_route_phys_opt_design impl_1
# gen_report impl_1_post_route_phys_opt_report_bus_skew_0 report_bus_skew:1.1 post_route_phys_opt_design impl_1
# set obj [get_runs impl_1]
# set_property -name "part" -value ${part} -objects $obj
# set_property -name "strategy" -value "Performance_NetDelay_low" -objects $obj
# set_property -name "steps.opt_design.args.directive" -value "Explore" -objects $obj
# set_property -name "steps.place_design.args.directive" -value "ExtraNetDelay_low" -objects $obj
# set_property -name "steps.phys_opt_design.is_enabled" -value "1" -objects $obj
# set_property -name "steps.phys_opt_design.args.directive" -value "AggressiveExplore" -objects $obj
# set_property -name "steps.route_design.args.directive" -value "NoTimingRelaxation" -objects $obj
# set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj
# set_property -name "steps.write_bitstream.args.bin_file" -value "1" -objects $obj
# current_run -implementation [get_runs impl_1]
# puts "INFO: Project created:${project_name}"
INFO: Project created:TCM_v1
# update_compile_order -fileset sources_1
# reset_run -quiet synth_1
# launch_runs impl_1 -to_step write_bitstream  -jobs 7
[Tue Sep 28 17:14:24 2021] Launched synth_1...
Run output will be captured here: /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/TCM_v1.runs/synth_1/runme.log
[Tue Sep 28 17:14:24 2021] Launched impl_1...
Run output will be captured here: /home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/TCM_v1.runs/impl_1/runme.log
# wait_on_run impl_1
[Tue Sep 28 17:14:24 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log tcm.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source tcm.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source tcm.tcl -notrace
Command: link_design -top tcm -part xc7k160tffg676-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7k160tffg676-3
Netlist sorting complete. Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1820.180 ; gain = 0.000 ; free physical = 19628 ; free virtual = 54871
INFO: [Netlist 29-17] Analyzing 2095 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/xdc/tcm_pins.xdc]
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/xdc/tcm_pins.xdc]
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[0].pm_spiA/fifo1/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[0].pm_spiA/fifo1/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[0].pm_spiC/fifo1/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[0].pm_spiC/fifo1/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[1].pm_spiA/fifo1/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[1].pm_spiA/fifo1/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[1].pm_spiC/fifo1/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[1].pm_spiC/fifo1/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[2].pm_spiA/fifo1/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[2].pm_spiA/fifo1/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[2].pm_spiC/fifo1/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[2].pm_spiC/fifo1/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[3].pm_spiA/fifo1/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[3].pm_spiA/fifo1/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[3].pm_spiC/fifo1/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[3].pm_spiC/fifo1/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[4].pm_spiA/fifo1/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[4].pm_spiA/fifo1/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[4].pm_spiC/fifo1/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[4].pm_spiC/fifo1/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[5].pm_spiA/fifo1/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[5].pm_spiA/fifo1/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[5].pm_spiC/fifo1/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[5].pm_spiC/fifo1/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[6].pm_spiA/fifo1/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[6].pm_spiA/fifo1/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[6].pm_spiC/fifo1/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[6].pm_spiC/fifo1/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[7].pm_spiA/fifo1/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[7].pm_spiA/fifo1/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[7].pm_spiC/fifo1/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[7].pm_spiC/fifo1/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[8].pm_spiA/fifo1/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[8].pm_spiA/fifo1/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[8].pm_spiC/fifo1/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[8].pm_spiC/fifo1/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[9].pm_spiA/fifo1/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[9].pm_spiA/fifo1/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[9].pm_spiC/fifo1/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'PM_SC[9].pm_spiC/fifo1/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'Tfifo/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/COUNTER_FIFO/COUNTER_FIFO.xdc] for cell 'Tfifo/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM320_PH/MMCM320_PH_board.xdc] for cell 'tcma/PLL1/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM320_PH/MMCM320_PH_board.xdc] for cell 'tcma/PLL1/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM320_PH/MMCM320_PH_board.xdc] for cell 'tcmc/PLL1/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM320_PH/MMCM320_PH_board.xdc] for cell 'tcmc/PLL1/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM320_PH/MMCM320_PH.xdc] for cell 'tcma/PLL1/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM320_PH/MMCM320_PH.xdc] for cell 'tcma/PLL1/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM320_PH/MMCM320_PH.xdc] for cell 'tcmc/PLL1/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM320_PH/MMCM320_PH.xdc] for cell 'tcmc/PLL1/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/LCLK_PLL/LCLK_PLL_board.xdc] for cell 'Lclk0/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/LCLK_PLL/LCLK_PLL_board.xdc] for cell 'Lclk0/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/LCLK_PLL/LCLK_PLL.xdc] for cell 'Lclk0/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/LCLK_PLL/LCLK_PLL.xdc] for cell 'Lclk0/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/SENSOR/SENSOR.xdc] for cell 'SNS/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/SENSOR/SENSOR.xdc] for cell 'SNS/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_board.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_board.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/slct_data_fifo/slct_data_fifo.xdc] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/slct_data_fifo/slct_data_fifo.xdc] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/cntpck_fifo_comp/cntpck_fifo_comp.xdc] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/cntpck_fifo_comp/cntpck_fifo_comp.xdc] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/trg_fifo_comp/trg_fifo_comp.xdc] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/trg_fifo_comp/trg_fifo_comp.xdc] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/raw_data_fifo/raw_data_fifo.xdc] for cell 'FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/raw_data_fifo/raw_data_fifo.xdc] for cell 'FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/raw_data_fifo/raw_data_fifo.xdc] for cell 'FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/raw_data_fifo/raw_data_fifo.xdc] for cell 'FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/tcm_data_160to80bit_fifo/tcm_data_160to80bit_fifo.xdc] for cell 'FitGbtPrg/DataConverter_comp/tcm_data_160to80bit_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/tcm_data_160to80bit_fifo/tcm_data_160to80bit_fifo.xdc] for cell 'FitGbtPrg/DataConverter_comp/tcm_data_160to80bit_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/FLASH_FIFO/FLASH_FIFO.xdc] for cell 'fl_upg/BF/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/FLASH_FIFO/FLASH_FIFO.xdc] for cell 'fl_upg/BF/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_board.xdc] for cell 'ipbus_module/eth/phy/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_board.xdc] for cell 'ipbus_module/eth/phy/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc] for cell 'ipbus_module/eth/phy/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc:43]
INFO: [Timing 38-2] Deriving generated clocks [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc:43]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2562.438 ; gain = 591.883 ; free physical = 18701 ; free virtual = 53945
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc] for cell 'ipbus_module/eth/phy/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_board.xdc] for cell 'ipbus_module/eth/mac/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_board.xdc] for cell 'ipbus_module/eth/mac/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.xdc] for cell 'ipbus_module/eth/mac/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.xdc] for cell 'ipbus_module/eth/mac/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM125ETH/MMCM125ETH_board.xdc] for cell 'ipbus_module/eth/mmcm/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM125ETH/MMCM125ETH_board.xdc] for cell 'ipbus_module/eth/mmcm/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM125ETH/MMCM125ETH.xdc] for cell 'ipbus_module/eth/mmcm/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM125ETH/MMCM125ETH.xdc] for cell 'ipbus_module/eth/mmcm/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/PLL125/PLL125_board.xdc] for cell 'ipbus_module/clocks/pll/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/PLL125/PLL125_board.xdc] for cell 'ipbus_module/clocks/pll/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/PLL125/PLL125.xdc] for cell 'ipbus_module/clocks/pll/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/PLL125/PLL125.xdc] for cell 'ipbus_module/clocks/pll/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/xdc/tcm.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/xdc/tcm.xdc:8]
INFO: [Timing 38-2] Deriving generated clocks [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/xdc/tcm.xdc:20]
INFO: [Timing 38-2] Deriving generated clocks [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/xdc/tcm.xdc:31]
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/xdc/tcm.xdc]
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/xdc/timing.xdc]
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/xdc/timing.xdc]
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM320_PH/MMCM320_PH_late.xdc] for cell 'tcma/PLL1/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM320_PH/MMCM320_PH_late.xdc] for cell 'tcma/PLL1/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM320_PH/MMCM320_PH_late.xdc] for cell 'tcmc/PLL1/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM320_PH/MMCM320_PH_late.xdc] for cell 'tcmc/PLL1/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/LCLK_PLL/LCLK_PLL_late.xdc] for cell 'Lclk0/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/LCLK_PLL/LCLK_PLL_late.xdc] for cell 'Lclk0/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_late.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm/xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm_late.xdc] for cell 'FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/slct_data_fifo/slct_data_fifo_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/slct_data_fifo/slct_data_fifo_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/cntpck_fifo_comp/cntpck_fifo_comp_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/cntpck_fifo_comp/cntpck_fifo_comp_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/trg_fifo_comp/trg_fifo_comp_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/trg_fifo_comp/trg_fifo_comp_clocks.xdc] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc] for cell 'ipbus_module/eth/mac/U0'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc] for cell 'ipbus_module/eth/mac/U0'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM125ETH/MMCM125ETH_late.xdc] for cell 'ipbus_module/eth/mmcm/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/MMCM125ETH/MMCM125ETH_late.xdc] for cell 'ipbus_module/eth/mmcm/inst'
Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/PLL125/PLL125_late.xdc] for cell 'ipbus_module/clocks/pll/inst'
Finished Parsing XDC File [/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/generated/PLL125/PLL125_late.xdc] for cell 'ipbus_module/clocks/pll/inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'FitGbtPrg/Event_Selector_comp/cntpck_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2562.438 ; gain = 0.000 ; free physical = 21009 ; free virtual = 56266
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 98 instances were transformed.
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS(x2)): 80 instances
  RAM64M => RAM64M (RAMD64E(x4)): 10 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances

12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2562.438 ; gain = 1069.098 ; free physical = 21009 ; free virtual = 56266
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2626.469 ; gain = 64.031 ; free physical = 21004 ; free virtual = 56260

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14f60a894

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2626.469 ; gain = 0.000 ; free physical = 20960 ; free virtual = 56217

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 27 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e79dfe34

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2709.453 ; gain = 1.000 ; free physical = 20847 ; free virtual = 56103
INFO: [Opt 31-389] Phase Retarget created 51 cells and removed 158 cells
INFO: [Opt 31-1021] In phase Retarget, 302 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: dd17234e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2709.453 ; gain = 1.000 ; free physical = 20847 ; free virtual = 56103
INFO: [Opt 31-389] Phase Constant propagation created 108 cells and removed 429 cells
INFO: [Opt 31-1021] In phase Constant propagation, 487 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1459aba0e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2709.453 ; gain = 1.000 ; free physical = 20843 ; free virtual = 56100
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 798 cells
INFO: [Opt 31-1021] In phase Sweep, 2227 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1459aba0e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2709.453 ; gain = 1.000 ; free physical = 20844 ; free virtual = 56101
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1459aba0e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2709.453 ; gain = 1.000 ; free physical = 20845 ; free virtual = 56101
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1459aba0e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2709.453 ; gain = 1.000 ; free physical = 20845 ; free virtual = 56102
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 378 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              51  |             158  |                                            302  |
|  Constant propagation         |             108  |             429  |                                            487  |
|  Sweep                        |               0  |             798  |                                           2227  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            378  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2709.453 ; gain = 0.000 ; free physical = 20845 ; free virtual = 56102
Ending Logic Optimization Task | Checksum: 1efa63f9e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2709.453 ; gain = 1.000 ; free physical = 20845 ; free virtual = 56102

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.693 | TNS=-56.788 |
INFO: [Power 33-23] Power model is not available for UA2
INFO: [Power 33-23] Power model is not available for SE2
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 88 BRAM(s) out of a total of 147 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 10 WE to EN ports
Number of BRAM Ports augmented: 62 newly gated: 34 Total Ports: 294
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 22da60d7f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20354 ; free virtual = 55610
Ending Power Optimization Task | Checksum: 22da60d7f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 3528.762 ; gain = 819.309 ; free physical = 20345 ; free virtual = 55602

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Ending Logic Optimization Task | Checksum: 22ba64f5f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 19991 ; free virtual = 55248
Ending Final Cleanup Task | Checksum: 22ba64f5f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 19975 ; free virtual = 55231

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 19975 ; free virtual = 55231
Ending Netlist Obfuscation Task | Checksum: 22ba64f5f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 19973 ; free virtual = 55230
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:25 . Memory (MB): peak = 3528.762 ; gain = 966.324 ; free physical = 19972 ; free virtual = 55229
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 19888 ; free virtual = 55145
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 19855 ; free virtual = 55115
INFO: [Common 17-1381] The checkpoint '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/TCM_v1.runs/impl_1/tcm_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 19826 ; free virtual = 55096
Command: place_design -directive ExtraNetDelay_low
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraNetDelay_low' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 19825 ; free virtual = 55094
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1595722eb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 19825 ; free virtual = 55094
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 19825 ; free virtual = 55094

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6f44674b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 21219 ; free virtual = 56488

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: fef849ba

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 21148 ; free virtual = 56417

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: fef849ba

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 21149 ; free virtual = 56418
Phase 1 Placer Initialization | Checksum: fef849ba

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 21145 ; free virtual = 56415

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: a46aa32a

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 21109 ; free virtual = 56378

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 4953 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 1954 nets or cells. Created 0 new cell, deleted 1954 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net tcma/wea[0] could not be optimized because driver tcma/m0_i_1 could not be replicated
INFO: [Physopt 32-117] Net tcma/mt_cou_reg[1]_0[0] could not be optimized because driver tcma/m0_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net tcma/mt_cou_reg[1]_2[0] could not be optimized because driver tcma/m0_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/tmp_ram_rd_en could not be optimized because driver FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2 could not be replicated
INFO: [Physopt 32-46] Identified 11 candidate nets for critical-cell optimization.
INFO: [Physopt 32-571] Net FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1] was not replicated.
INFO: [Physopt 32-571] Net FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[7] was not replicated.
INFO: [Physopt 32-571] Net FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0] was not replicated.
INFO: [Physopt 32-571] Net FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[5] was not replicated.
INFO: [Physopt 32-571] Net FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[4] was not replicated.
INFO: [Physopt 32-571] Net FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2] was not replicated.
INFO: [Physopt 32-571] Net FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[3] was not replicated.
INFO: [Physopt 32-571] Net FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[6] was not replicated.
INFO: [Physopt 32-571] Net FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[11] was not replicated.
INFO: [Physopt 32-571] Net FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[9] was not replicated.
INFO: [Physopt 32-571] Net FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[8] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-665] Processed cell m_cr/m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell m_cr/m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell m_crC/m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell m_crC/m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell m_cr/m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell m_crA/m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell m_crA/m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell m_crA/m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell m_crC/m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 5 registers were pushed out.
INFO: [Physopt 32-665] Processed cell m_crC/m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell m_cr/m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 5 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bc_m/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell m_crA/m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 5 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 13 nets or cells. Created 98 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 21080 ; free virtual = 56349
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 21081 ; free virtual = 56351

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           1954  |                  1954  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           1  |           1  |  00:00:00  |
|  Fanout                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |           98  |              0  |                    13  |           0  |           1  |  00:00:01  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           98  |           1954  |                  1967  |           1  |           9  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 184a94b80

Time (s): cpu = 00:01:34 ; elapsed = 00:00:53 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 21078 ; free virtual = 56348
Phase 2.2 Global Placement Core | Checksum: 11afd41d8

Time (s): cpu = 00:01:37 ; elapsed = 00:00:54 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 21072 ; free virtual = 56341
Phase 2 Global Placement | Checksum: 11afd41d8

Time (s): cpu = 00:01:37 ; elapsed = 00:00:54 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 21096 ; free virtual = 56365

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 189ed2636

Time (s): cpu = 00:01:40 ; elapsed = 00:00:55 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 21088 ; free virtual = 56358

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1122aba18

Time (s): cpu = 00:01:46 ; elapsed = 00:00:57 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 21085 ; free virtual = 56354

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 4e73637c

Time (s): cpu = 00:01:47 ; elapsed = 00:00:57 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 21085 ; free virtual = 56354

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: c308675b

Time (s): cpu = 00:01:47 ; elapsed = 00:00:57 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 21085 ; free virtual = 56354

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 11572fd95

Time (s): cpu = 00:01:53 ; elapsed = 00:00:59 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 21086 ; free virtual = 56356

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 106272ae4

Time (s): cpu = 00:02:02 ; elapsed = 00:01:08 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 21052 ; free virtual = 56321

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: f18686a6

Time (s): cpu = 00:02:04 ; elapsed = 00:01:09 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 21054 ; free virtual = 56323

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: b012de8e

Time (s): cpu = 00:02:04 ; elapsed = 00:01:10 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 21054 ; free virtual = 56323

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 106d47842

Time (s): cpu = 00:02:14 ; elapsed = 00:01:14 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 21047 ; free virtual = 56316
Phase 3 Detail Placement | Checksum: 106d47842

Time (s): cpu = 00:02:14 ; elapsed = 00:01:14 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 21047 ; free virtual = 56316

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 13dc7f971

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net ipbus_module/clocks/rst_ipb_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net FitGbtPrg/Reset_Generator_comp/Reset_SClk_O, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 13dc7f971

Time (s): cpu = 00:02:26 ; elapsed = 00:01:18 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 21043 ; free virtual = 56312
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.134. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: c5e830c7

Time (s): cpu = 00:03:27 ; elapsed = 00:02:11 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 21032 ; free virtual = 56301
Phase 4.1 Post Commit Optimization | Checksum: c5e830c7

Time (s): cpu = 00:03:28 ; elapsed = 00:02:12 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 21032 ; free virtual = 56301

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: c5e830c7

Time (s): cpu = 00:03:28 ; elapsed = 00:02:12 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 21033 ; free virtual = 56302

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: c5e830c7

Time (s): cpu = 00:03:28 ; elapsed = 00:02:12 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 21033 ; free virtual = 56303

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 21033 ; free virtual = 56303
Phase 4.4 Final Placement Cleanup | Checksum: 11198e705

Time (s): cpu = 00:03:28 ; elapsed = 00:02:12 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 21033 ; free virtual = 56303
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11198e705

Time (s): cpu = 00:03:29 ; elapsed = 00:02:12 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 21033 ; free virtual = 56303
Ending Placer Task | Checksum: 9fbbc2c4

Time (s): cpu = 00:03:29 ; elapsed = 00:02:12 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 21033 ; free virtual = 56303
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:33 ; elapsed = 00:02:14 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 21087 ; free virtual = 56356
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 21087 ; free virtual = 56357
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 21008 ; free virtual = 56337
INFO: [Common 17-1381] The checkpoint '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/TCM_v1.runs/impl_1/tcm_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 21069 ; free virtual = 56355
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 21024 ; free virtual = 56310

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.134 | TNS=-0.241 |
Phase 1 Physical Synthesis Initialization | Checksum: 20a927906

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 21001 ; free virtual = 56287

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: 20a927906

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20998 ; free virtual = 56285
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.134 | TNS=-0.241 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 20 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net m_crA/m0_i_34__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net tcma/E[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net tcmc/dly_ctrl_ena. Replicated 3 times.
INFO: [Physopt 32-572] Net m_cr/m0_i_35_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net tcma/side_OK. Replicated 1 times.
INFO: [Physopt 32-81] Processed net tcmc/sideC_OK. Replicated 2 times.
INFO: [Physopt 32-81] Processed net tcma/bitcnt_A[0]. Replicated 3 times.
INFO: [Physopt 32-572] Net tcma/inc353_out was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net FitGbtPrg/Event_Selector_comp/event_counter_zero_counter[31]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net tcma/NoiseC_inc was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net tcma/FitGbtPrg_i_177_n_0. Replicated 2 times.
INFO: [Physopt 32-572] Net m_crC/m0_i_35__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net tcma/bitcnt_A[2]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net tcma/FitGbtPrg_i_176_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net tcma/FitGbtPrg_i_169_n_0. Replicated 3 times.
INFO: [Physopt 32-572] Net tcma/NoiseC_reg was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net tcma/FitGbtPrg_i_168_n_0 was not replicated.
INFO: [Physopt 32-572] Net FitGbtPrg/RxData_ClkSync_comp/RX_DATA_DATACLK[83]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 9 nets. Created 20 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 9 nets or cells. Created 20 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.134 | TNS=-0.241 |
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20997 ; free virtual = 56283
Phase 3 Fanout Optimization | Checksum: 1e4c20481

Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20997 ; free virtual = 56283

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 194 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net tcma/wea[0].  Did not re-place instance tcma/m0_i_1
INFO: [Physopt 32-662] Processed net tcma/AmplO_o_reg[15]_0.  Did not re-place instance tcma/m0_i_34__0
INFO: [Physopt 32-663] Processed net tcma/AmplAO[10].  Re-placed instance tcma/AmplO_o_reg[10]
INFO: [Physopt 32-662] Processed net tcma/corr_inc.  Did not re-place instance tcma/m0_i_34
INFO: [Physopt 32-662] Processed net tcma/m0_i_39_n_0.  Did not re-place instance tcma/m0_i_39
INFO: [Physopt 32-662] Processed net tcma/m0_i_54_n_0.  Did not re-place instance tcma/m0_i_54
INFO: [Physopt 32-663] Processed net tcma/AmplAO[4].  Re-placed instance tcma/AmplO_o_reg[4]
INFO: [Physopt 32-662] Processed net tcma/m0_i_61_n_0.  Did not re-place instance tcma/m0_i_61
INFO: [Physopt 32-662] Processed net tcma/m0_i_50__0_n_0.  Did not re-place instance tcma/m0_i_50__0
INFO: [Physopt 32-662] Processed net tcma/m0_i_57_n_0.  Did not re-place instance tcma/m0_i_57
INFO: [Physopt 32-662] Processed net tcma/AmplAO[2].  Did not re-place instance tcma/AmplO_o_reg[2]
INFO: [Physopt 32-662] Processed net tcma/m0_i_62_n_0.  Did not re-place instance tcma/m0_i_62
INFO: [Physopt 32-662] Processed net tcma/m0_i_58_n_0.  Did not re-place instance tcma/m0_i_58
INFO: [Physopt 32-662] Processed net tcma/AmplAO[8].  Did not re-place instance tcma/AmplO_o_reg[8]
INFO: [Physopt 32-662] Processed net tcma/m0_i_55_n_0.  Did not re-place instance tcma/m0_i_55
INFO: [Physopt 32-662] Processed net tcma/AmplAO[6].  Did not re-place instance tcma/AmplO_o_reg[6]
INFO: [Physopt 32-662] Processed net tcma/m0_i_60_n_0.  Did not re-place instance tcma/m0_i_60
INFO: [Physopt 32-662] Processed net tcma/m0_i_51__0_n_0.  Did not re-place instance tcma/m0_i_51__0
INFO: [Physopt 32-662] Processed net tcma/AmplAO[3].  Did not re-place instance tcma/AmplO_o_reg[3]
INFO: [Physopt 32-662] Processed net tcma/m0_i_56_n_0.  Did not re-place instance tcma/m0_i_56
INFO: [Physopt 32-662] Processed net tcma/AmplAO[1].  Did not re-place instance tcma/AmplO_o_reg[1]
INFO: [Physopt 32-662] Processed net tcma/m0_i_63_n_0.  Did not re-place instance tcma/m0_i_63
INFO: [Physopt 32-662] Processed net tcma/AmplAO[5].  Did not re-place instance tcma/AmplO_o_reg[5]
INFO: [Physopt 32-662] Processed net tcma/m0_i_59_n_0.  Did not re-place instance tcma/m0_i_59
INFO: [Physopt 32-662] Processed net tcma/AmplAO[9].  Did not re-place instance tcma/AmplO_o_reg[9]
INFO: [Physopt 32-662] Processed net tcma/AmplAO[12].  Did not re-place instance tcma/AmplO_o_reg[12]
INFO: [Physopt 32-662] Processed net tcma/m0_i_53_n_0.  Did not re-place instance tcma/m0_i_53
INFO: [Physopt 32-662] Processed net tcma/AmplAO[14].  Did not re-place instance tcma/AmplO_o_reg[14]
INFO: [Physopt 32-662] Processed net tcma/m0_i_52_n_0.  Did not re-place instance tcma/m0_i_52
INFO: [Physopt 32-662] Processed net tcma/AmplAO[11].  Did not re-place instance tcma/AmplO_o_reg[11]
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[4].HDMI_RX/edge_3.  Re-placed instance tcmc/HDMIA[4].HDMI_RX/sig_loss_cou[3][7]_i_1__13
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[4].HDMI_RX/ph_cnt[3][4]_i_1__13_n_0.  Re-placed instance tcmc/HDMIA[4].HDMI_RX/ph_cnt[3][4]_i_1__13
INFO: [Physopt 32-662] Processed net C_vertex/D[0].  Did not re-place instance C_vertex/T_o_i_1__0
INFO: [Physopt 32-662] Processed net tcmc/HDMIA[4].HDMI_RX/ph_cnt_reg_n_0_[3][3].  Did not re-place instance tcmc/HDMIA[4].HDMI_RX/ph_cnt_reg[3][3]
INFO: [Physopt 32-663] Processed net tcma/Avg_reg[13]_0[12].  Re-placed instance tcma/Avg_reg[12]
INFO: [Physopt 32-662] Processed net tcma/T_in.  Did not re-place instance tcma/V_str_i_1
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_45_n_0.  Did not re-place instance C_vertex/V_str_i_45
INFO: [Physopt 32-662] Processed net tcma/V_str_i_3_n_0.  Did not re-place instance tcma/V_str_i_3
INFO: [Physopt 32-662] Processed net tcmc/HDMIA[4].HDMI_RX/ph_cnt_reg_n_0_[3][0].  Did not re-place instance tcmc/HDMIA[4].HDMI_RX/ph_cnt_reg[3][0]
INFO: [Physopt 32-662] Processed net tcmc/HDMIA[4].HDMI_RX/ph_cnt_reg_n_0_[3][1].  Did not re-place instance tcmc/HDMIA[4].HDMI_RX/ph_cnt_reg[3][1]
INFO: [Physopt 32-662] Processed net tcmc/HDMIA[4].HDMI_RX/ph_cnt_reg_n_0_[3][2].  Did not re-place instance tcmc/HDMIA[4].HDMI_RX/ph_cnt_reg[3][2]
INFO: [Physopt 32-662] Processed net tcmc/HDMIA[4].HDMI_RX/ph_cnt_reg_n_0_[3][4].  Did not re-place instance tcmc/HDMIA[4].HDMI_RX/ph_cnt_reg[3][4]
INFO: [Physopt 32-662] Processed net tcma/m0_i_49__0_n_0.  Did not re-place instance tcma/m0_i_49__0
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_35_n_0.  Did not re-place instance C_vertex/V_str_i_35
INFO: [Physopt 32-662] Processed net tcma/m0_i_48__0_n_0.  Did not re-place instance tcma/m0_i_48__0
INFO: [Physopt 32-662] Processed net tcma/AmplAO[7].  Did not re-place instance tcma/AmplO_o_reg[7]
INFO: [Physopt 32-662] Processed net tcma/AmplAO[0].  Did not re-place instance tcma/AmplO_o_reg[0]
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_31_n_0.  Did not re-place instance C_vertex/V_str_i_31
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[2].HDMI_RX/edge_3.  Re-placed instance tcmc/HDMIA[2].HDMI_RX/sig_loss_cou[3][7]_i_1__11
INFO: [Physopt 32-662] Processed net tcmc/HDMIA[2].HDMI_RX/ph_cnt[3][4]_i_1__11_n_0.  Did not re-place instance tcmc/HDMIA[2].HDMI_RX/ph_cnt[3][4]_i_1__11
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[2].HDMI_RX/ph_cnt_reg_n_0_[3][0].  Re-placed instance tcmc/HDMIA[2].HDMI_RX/ph_cnt_reg[3][0]
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[2].HDMI_RX/ph_cnt_reg_n_0_[3][2].  Re-placed instance tcmc/HDMIA[2].HDMI_RX/ph_cnt_reg[3][2]
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[2].HDMI_RX/ph_cnt_reg_n_0_[3][3].  Re-placed instance tcmc/HDMIA[2].HDMI_RX/ph_cnt_reg[3][3]
INFO: [Physopt 32-662] Processed net tcmc/Time_o_reg[15]_0[15].  Did not re-place instance tcmc/Time_o_reg[15]
INFO: [Physopt 32-662] Processed net tcmc/HDMIA[4].HDMI_RX/edge_1.  Did not re-place instance tcmc/HDMIA[4].HDMI_RX/sig_loss_cou[1][7]_i_1__13
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[4].HDMI_RX/ph_cnt[1][4]_i_1__13_n_0.  Re-placed instance tcmc/HDMIA[4].HDMI_RX/ph_cnt[1][4]_i_1__13
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_41_n_0.  Did not re-place instance C_vertex/V_str_i_41
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[4].HDMI_RX/ph_cnt_reg_n_0_[1][1].  Re-placed instance tcmc/HDMIA[4].HDMI_RX/ph_cnt_reg[1][1]
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[4].HDMI_RX/ph_cnt_reg_n_0_[1][2].  Re-placed instance tcmc/HDMIA[4].HDMI_RX/ph_cnt_reg[1][2]
INFO: [Physopt 32-662] Processed net tcma/Time_o_reg[15]_0[15].  Did not re-place instance tcma/Time_o_reg[15]
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_37_n_0.  Did not re-place instance C_vertex/V_str_i_37
INFO: [Physopt 32-663] Processed net las_o.  Re-placed instance las_o_reg
INFO: [Physopt 32-662] Processed net m_crA/m0_i_34__1_n_0.  Did not re-place instance m_crA/m0_i_34__1
INFO: [Physopt 32-662] Processed net m_crA/douta[4]_alias.  Did not re-place instance m_crA/m0_i_39__0_psbram_3
INFO: [Physopt 32-662] Processed net m_crA/dina[10].  Did not re-place instance m_crA/m0_i_23__0
INFO: [Physopt 32-662] Processed net m_crA/m0_i_35__0_n_0.  Did not re-place instance m_crA/m0_i_35__0
INFO: [Physopt 32-662] Processed net m_crA/m0_i_39__0_n_0.  Did not re-place instance m_crA/m0_i_39__0
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_38_n_0.  Did not re-place instance C_vertex/V_str_i_38
INFO: [Physopt 32-663] Processed net m_crA/douta[5]_alias_2.  Re-placed instance m_crA/m0_i_41__1_psbram
INFO: [Physopt 32-663] Processed net m_crA/m0_i_37__0_n_0.  Re-placed instance m_crA/m0_i_37__0
INFO: [Physopt 32-662] Processed net m_crA/m0_i_41__1_n_0.  Did not re-place instance m_crA/m0_i_41__1
INFO: [Physopt 32-662] Processed net tcma/E[0].  Did not re-place instance tcma/Rd_word[155]_i_1
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[9].HDMI_RX/edge_0.  Re-placed instance tcmc/HDMIA[9].HDMI_RX/ph_cnt[0][4]_i_2__18
INFO: [Physopt 32-663] Processed net tcma/HDMIA[6].HDMI_RX/edge_2.  Re-placed instance tcma/HDMIA[6].HDMI_RX/sig_loss_cou[2][7]_i_1__5
INFO: [Physopt 32-663] Processed net tcma/HDMIA[6].HDMI_RX/ph_cnt[2][4]_i_1__5_n_0.  Re-placed instance tcma/HDMIA[6].HDMI_RX/ph_cnt[2][4]_i_1__5
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[9].HDMI_RX/ph_cnt[0][4]_i_1__18_n_0.  Re-placed instance tcmc/HDMIA[9].HDMI_RX/ph_cnt[0][4]_i_1__18
INFO: [Physopt 32-662] Processed net C_orC/D[0].  Did not re-place instance C_orC/T_o_i_1__1
INFO: [Physopt 32-662] Processed net C_SC/Rd_word0.  Did not re-place instance C_SC/Rd_word[155]_i_2
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[9].HDMI_RX/ph_cnt_reg_n_0_[0][1].  Re-placed instance tcmc/HDMIA[9].HDMI_RX/ph_cnt_reg[0][1]
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[9].HDMI_RX/ph_cnt_reg_n_0_[0][2].  Re-placed instance tcmc/HDMIA[9].HDMI_RX/ph_cnt_reg[0][2]
INFO: [Physopt 32-663] Processed net tcma/HDMIA[6].HDMI_RX/ph_cnt_reg_n_0_[2][4].  Re-placed instance tcma/HDMIA[6].HDMI_RX/ph_cnt_reg[2][4]
INFO: [Physopt 32-663] Processed net Rd_word_reg_n_0_[100].  Re-placed instance Rd_word_reg[100]
INFO: [Physopt 32-663] Processed net Rd_word_reg_n_0_[101].  Re-placed instance Rd_word_reg[101]
INFO: [Physopt 32-663] Processed net Rd_word_reg_n_0_[104].  Re-placed instance Rd_word_reg[104]
INFO: [Physopt 32-663] Processed net Rd_word_reg_n_0_[108].  Re-placed instance Rd_word_reg[108]
INFO: [Physopt 32-663] Processed net Rd_word_reg_n_0_[120].  Re-placed instance Rd_word_reg[120]
INFO: [Physopt 32-663] Processed net Rd_word_reg_n_0_[60].  Re-placed instance Rd_word_reg[60]
INFO: [Physopt 32-663] Processed net Rd_word_reg_n_0_[65].  Re-placed instance Rd_word_reg[65]
INFO: [Physopt 32-663] Processed net Rd_word_reg_n_0_[74].  Re-placed instance Rd_word_reg[74]
INFO: [Physopt 32-662] Processed net tcma/HDMIA[6].HDMI_RX/ph_cnt_reg_n_0_[2][0].  Did not re-place instance tcma/HDMIA[6].HDMI_RX/ph_cnt_reg[2][0]
INFO: [Physopt 32-662] Processed net tcma/HDMIA[6].HDMI_RX/ph_cnt_reg_n_0_[2][1].  Did not re-place instance tcma/HDMIA[6].HDMI_RX/ph_cnt_reg[2][1]
INFO: [Physopt 32-662] Processed net tcma/HDMIA[6].HDMI_RX/ph_cnt_reg_n_0_[2][2].  Did not re-place instance tcma/HDMIA[6].HDMI_RX/ph_cnt_reg[2][2]
INFO: [Physopt 32-662] Processed net tcma/HDMIA[6].HDMI_RX/ph_cnt_reg_n_0_[2][3].  Did not re-place instance tcma/HDMIA[6].HDMI_RX/ph_cnt_reg[2][3]
INFO: [Physopt 32-662] Processed net m_crA/douta[5]_alias.  Did not re-place instance m_crA/m0_i_39__0_psbram_2
INFO: [Physopt 32-663] Processed net m_crA/douta[6]_alias.  Re-placed instance m_crA/m0_i_39__0_psbram_1
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[4].HDMI_RX/p_0_in49_in.  Re-placed instance tcmc/HDMIA[4].HDMI_RX/status_bits[29]_i_1__13
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[4].HDMI_RX/ph_cnt[3]17_out.  Re-placed instance tcmc/HDMIA[4].HDMI_RX/ph_cnt[3][4]_i_5__13
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[4].HDMI_RX/sig_loss_cou_reg[3]_110[3].  Re-placed instance tcmc/HDMIA[4].HDMI_RX/sig_loss_cou_reg[3][3]
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[4].HDMI_RX/status_bits[29]_i_2__13_n_0.  Re-placed instance tcmc/HDMIA[4].HDMI_RX/status_bits[29]_i_2__13
INFO: [Physopt 32-662] Processed net tcmc/HDMIA[2].HDMI_RX/ph_cnt_reg_n_0_[3][1].  Did not re-place instance tcmc/HDMIA[2].HDMI_RX/ph_cnt_reg[3][1]
INFO: [Physopt 32-662] Processed net tcmc/HDMIA[2].HDMI_RX/ph_cnt_reg_n_0_[3][4].  Did not re-place instance tcmc/HDMIA[2].HDMI_RX/ph_cnt_reg[3][4]
INFO: [Physopt 32-662] Processed net m_crA/dina[9].  Did not re-place instance m_crA/m0_i_24__0
INFO: [Physopt 32-663] Processed net Rd_word_reg_n_0_[1].  Re-placed instance Rd_word_reg[1]
INFO: [Physopt 32-663] Processed net Rd_word_reg_n_0_[38].  Re-placed instance Rd_word_reg[38]
INFO: [Physopt 32-663] Processed net Rd_word_reg_n_0_[47].  Re-placed instance Rd_word_reg[47]
INFO: [Physopt 32-663] Processed net Rd_word_reg_n_0_[54].  Re-placed instance Rd_word_reg[54]
INFO: [Physopt 32-663] Processed net Rd_word_reg_n_0_[67].  Re-placed instance Rd_word_reg[67]
INFO: [Physopt 32-663] Processed net Rd_word_reg_n_0_[70].  Re-placed instance Rd_word_reg[70]
INFO: [Physopt 32-663] Processed net Rd_word_reg_n_0_[71].  Re-placed instance Rd_word_reg[71]
INFO: [Physopt 32-663] Processed net Rd_word_reg_n_0_[77].  Re-placed instance Rd_word_reg[77]
INFO: [Physopt 32-662] Processed net m_crA/dina[17].  Did not re-place instance m_crA/m0_i_16__0
INFO: [Physopt 32-662] Processed net tcmc/HDMIA[5].HDMI_RX/sig_stable_cou[1][5]_i_1__14_n_0.  Did not re-place instance tcmc/HDMIA[5].HDMI_RX/sig_stable_cou[1][5]_i_1__14
INFO: [Physopt 32-663] Processed net tcmc/link_ena_reg_n_0_[5].  Re-placed instance tcmc/link_ena_reg[5]
INFO: [Physopt 32-663] Processed net tcma/HDMIA[0].HDMI_RX/ph_cnt[0][4]_i_1_n_0.  Re-placed instance tcma/HDMIA[0].HDMI_RX/ph_cnt[0][4]_i_1
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[5].HDMI_RX/sig_stable_cou[0][5]_i_4__14_n_0.  Re-placed instance tcmc/HDMIA[5].HDMI_RX/sig_stable_cou[0][5]_i_4__14
INFO: [Physopt 32-663] Processed net tcma/HDMIA[0].HDMI_RX/edge_0.  Re-placed instance tcma/HDMIA[0].HDMI_RX/ph_cnt[0][4]_i_2
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[5].HDMI_RX/sig_stable_cou_reg[1]_128[0].  Re-placed instance tcmc/HDMIA[5].HDMI_RX/sig_stable_cou_reg[1][0]
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[5].HDMI_RX/sig_stable_cou_reg[1]_128[1].  Re-placed instance tcmc/HDMIA[5].HDMI_RX/sig_stable_cou_reg[1][1]
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[5].HDMI_RX/sig_stable_cou_reg[1]_128[2].  Re-placed instance tcmc/HDMIA[5].HDMI_RX/sig_stable_cou_reg[1][2]
INFO: [Physopt 32-663] Processed net tcma/HDMIA[0].HDMI_RX/ph_cnt_reg_n_0_[0][3].  Re-placed instance tcma/HDMIA[0].HDMI_RX/ph_cnt_reg[0][3]
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[5].HDMI_RX/sig_stable_cou_reg[1]_128[3].  Re-placed instance tcmc/HDMIA[5].HDMI_RX/sig_stable_cou_reg[1][3]
INFO: [Physopt 32-663] Processed net tcma/HDMIA[0].HDMI_RX/ph_cnt_reg_n_0_[0][4].  Re-placed instance tcma/HDMIA[0].HDMI_RX/ph_cnt_reg[0][4]
INFO: [Physopt 32-662] Processed net tcma/HDMIA[8].HDMI_RX/SR[0].  Did not re-place instance tcma/HDMIA[8].HDMI_RX/adj_count[7]_i_1
INFO: [Physopt 32-662] Processed net tcma/HDMIA[8].HDMI_RX/adj_count[7]_i_4_n_0.  Did not re-place instance tcma/HDMIA[8].HDMI_RX/adj_count[7]_i_4
INFO: [Physopt 32-662] Processed net tcma/HDMIA[8].HDMI_RX/dl_high1_reg_0.  Did not re-place instance tcma/HDMIA[8].HDMI_RX/adj_count[7]_i_8
INFO: [Physopt 32-663] Processed net tcma/HDMIA[8].HDMI_RX/dl_high1_reg_1.  Re-placed instance tcma/HDMIA[8].HDMI_RX/done_i_3
INFO: [Physopt 32-662] Processed net tcma/HDMIA[2].HDMI_RX/hdmia_config_reg[4].  Did not re-place instance tcma/HDMIA[2].HDMI_RX/mdl_err_s_i_2
INFO: [Physopt 32-663] Processed net tcma/HDMIA[2].HDMI_RX/mdl_err_s_i_6_n_0.  Re-placed instance tcma/HDMIA[2].HDMI_RX/mdl_err_s_i_6
INFO: [Physopt 32-662] Processed net tcma/HDMIA[3].HDMI_RX/dl_high1_reg_0.  Did not re-place instance tcma/HDMIA[3].HDMI_RX/adj_count[7]_i_10
INFO: [Physopt 32-662] Processed net tcma/HDMIA[6].HDMI_RX/dl_high.  Did not re-place instance tcma/HDMIA[6].HDMI_RX/dl_high1_reg
INFO: [Physopt 32-663] Processed net tcma/adj_count_reg[0].  Re-placed instance tcma/adj_count_reg[0]
INFO: [Physopt 32-663] Processed net tcma/adj_count_reg[1].  Re-placed instance tcma/adj_count_reg[1]
INFO: [Physopt 32-663] Processed net tcma/adj_count_reg[6].  Re-placed instance tcma/adj_count_reg[6]
INFO: [Physopt 32-663] Processed net tcma/adj_count_reg[7].  Re-placed instance tcma/adj_count_reg[7]
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[6].HDMI_RX/p_0_in48_in.  Re-placed instance tcmc/HDMIA[6].HDMI_RX/status_bits[21]_i_1__15
INFO: [Physopt 32-663] Processed net tcma/Avg_reg[13]_0[10].  Re-placed instance tcma/Avg_reg[10]
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[6].HDMI_RX/sig_loss_cou_reg[2]_150[2].  Re-placed instance tcmc/HDMIA[6].HDMI_RX/sig_loss_cou_reg[2][2]
INFO: [Physopt 32-662] Processed net tcmc/HDMIA[6].HDMI_RX/dly_clr0.  Did not re-place instance tcmc/HDMIA[6].HDMI_RX/dly_clr0_reg
INFO: [Physopt 32-662] Processed net tcmc/HDMIA[6].HDMI_RX/dly_clr00.  Did not re-place instance tcmc/HDMIA[6].HDMI_RX/dly_clr0_i_1__15
INFO: [Physopt 32-662] Processed net tcmc/HDMIA[6].HDMI_RX/status_bits[21]_i_2__15_n_0.  Did not re-place instance tcmc/HDMIA[6].HDMI_RX/status_bits[21]_i_2__15
INFO: [Physopt 32-662] Processed net m_cr/m0_i_35_n_0.  Did not re-place instance m_cr/m0_i_35
INFO: [Physopt 32-662] Processed net tcma/AmplAO[13].  Did not re-place instance tcma/AmplO_o_reg[13]
INFO: [Physopt 32-663] Processed net m_cr/douta[5]_alias.  Re-placed instance m_cr/m0_i_48_psbram_2
INFO: [Physopt 32-663] Processed net m_cr/dina[7].  Re-placed instance m_cr/m0_i_26
INFO: [Physopt 32-663] Processed net m_cr/m0_i_40_n_0.  Re-placed instance m_cr/m0_i_40
INFO: [Physopt 32-662] Processed net m_cr/m0_i_48_n_0.  Did not re-place instance m_cr/m0_i_48
INFO: [Physopt 32-663] Processed net m_crA/douta[3]_alias_1.  Re-placed instance m_crA/m0_i_36__1_psbram_3
INFO: [Physopt 32-662] Processed net m_crA/m0_i_36__1_n_0.  Did not re-place instance m_crA/m0_i_36__1
INFO: [Physopt 32-662] Processed net tcma/HDMIA[2].HDMI_RX/dl_inc0_reg_n_0.  Did not re-place instance tcma/HDMIA[2].HDMI_RX/dl_inc0_reg
INFO: [Physopt 32-662] Processed net tcma/HDMIA[2].HDMI_RX/dl_inc0_reg_0.  Did not re-place instance tcma/HDMIA[2].HDMI_RX/PLL1_i_10
INFO: [Physopt 32-662] Processed net tcma/HDMIA[8].HDMI_RX/PLL1_i_7_n_0.  Did not re-place instance tcma/HDMIA[8].HDMI_RX/PLL1_i_7
INFO: [Physopt 32-662] Processed net tcma/HDMIA[8].HDMI_RX/psincdec.  Did not re-place instance tcma/HDMIA[8].HDMI_RX/PLL1_i_2
INFO: [Physopt 32-663] Processed net Rd_word_reg_n_0_[109].  Re-placed instance Rd_word_reg[109]
INFO: [Physopt 32-663] Processed net Rd_word_reg_n_0_[121].  Re-placed instance Rd_word_reg[121]
INFO: [Physopt 32-663] Processed net Rd_word_reg_n_0_[25].  Re-placed instance Rd_word_reg[25]
INFO: [Physopt 32-663] Processed net Rd_word_reg_n_0_[36].  Re-placed instance Rd_word_reg[36]
INFO: [Physopt 32-663] Processed net Rd_word_reg_n_0_[43].  Re-placed instance Rd_word_reg[43]
INFO: [Physopt 32-663] Processed net Rd_word_reg_n_0_[44].  Re-placed instance Rd_word_reg[44]
INFO: [Physopt 32-663] Processed net Rd_word_reg_n_0_[57].  Re-placed instance Rd_word_reg[57]
INFO: [Physopt 32-663] Processed net Rd_word_reg_n_0_[63].  Re-placed instance Rd_word_reg[63]
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[2].HDMI_RX/ph_cnt[1][4]_i_1__11_n_0.  Re-placed instance tcmc/HDMIA[2].HDMI_RX/ph_cnt[1][4]_i_1__11
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[2].HDMI_RX/edge_1.  Re-placed instance tcmc/HDMIA[2].HDMI_RX/sig_loss_cou[1][7]_i_1__11
INFO: [Physopt 32-663] Processed net tcma/HDMIA[8].HDMI_RX/dl_ce0_reg_0.  Re-placed instance tcma/HDMIA[8].HDMI_RX/dl_ce0_reg
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_34_n_0.  Did not re-place instance C_vertex/V_str_i_34
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_46_n_0.  Did not re-place instance C_vertex/V_str_i_46
INFO: [Physopt 32-662] Processed net tcma/HDMIA[2].HDMI_RX/PLL1_i_4_n_0.  Did not re-place instance tcma/HDMIA[2].HDMI_RX/PLL1_i_4
INFO: [Physopt 32-662] Processed net tcma/HDMIA[2].HDMI_RX/psen.  Did not re-place instance tcma/HDMIA[2].HDMI_RX/PLL1_i_1
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[2].HDMI_RX/ph_cnt_reg_n_0_[1][2].  Re-placed instance tcmc/HDMIA[2].HDMI_RX/ph_cnt_reg[1][2]
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[2].HDMI_RX/ph_cnt_reg_n_0_[1][4].  Re-placed instance tcmc/HDMIA[2].HDMI_RX/ph_cnt_reg[1][4]
INFO: [Physopt 32-663] Processed net m_cr/dina[2].  Re-placed instance m_cr/m0_i_31
INFO: [Physopt 32-663] Processed net tcma/Time_o_reg[15]_0[4].  Re-placed instance tcma/Time_o_reg[4]
INFO: [Physopt 32-662] Processed net m_cr/dina[27].  Did not re-place instance m_cr/m0_i_6
INFO: [Physopt 32-663] Processed net m_cr/dina[29].  Re-placed instance m_cr/m0_i_4
INFO: [Physopt 32-662] Processed net m_crA/dina[15].  Did not re-place instance m_crA/m0_i_18__0
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[5].HDMI_RX/sig_stable_cou_reg[1]_128[4].  Re-placed instance tcmc/HDMIA[5].HDMI_RX/sig_stable_cou_reg[1][4]
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[5].HDMI_RX/sig_stable_cou_reg[1]_128[5].  Re-placed instance tcmc/HDMIA[5].HDMI_RX/sig_stable_cou_reg[1][5]
INFO: [Physopt 32-663] Processed net Rd_word_reg_n_0_[16].  Re-placed instance Rd_word_reg[16]
INFO: [Physopt 32-663] Processed net Rd_word_reg_n_0_[20].  Re-placed instance Rd_word_reg[20]
INFO: [Physopt 32-663] Processed net Rd_word_reg_n_0_[26].  Re-placed instance Rd_word_reg[26]
INFO: [Physopt 32-663] Processed net Rd_word_reg_n_0_[28].  Re-placed instance Rd_word_reg[28]
INFO: [Physopt 32-663] Processed net Rd_word_reg_n_0_[30].  Re-placed instance Rd_word_reg[30]
INFO: [Physopt 32-663] Processed net Rd_word_reg_n_0_[39].  Re-placed instance Rd_word_reg[39]
INFO: [Physopt 32-663] Processed net Rd_word_reg_n_0_[72].  Re-placed instance Rd_word_reg[72]
INFO: [Physopt 32-663] Processed net Rd_word_reg_n_0_[8].  Re-placed instance Rd_word_reg[8]
INFO: [Physopt 32-663] Processed net FitGbtPrg/DataConverter_comp/tcm_data_160to80bit_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0].  Re-placed instance FitGbtPrg/DataConverter_comp/tcm_data_160to80bit_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1
INFO: [Physopt 32-663] Processed net FitGbtPrg/DataConverter_comp/board_data_reg[is_data_n_0_].  Re-placed instance FitGbtPrg/DataConverter_comp/board_data_reg[is_data]
INFO: [Physopt 32-663] Processed net m_cr/dina[0].  Re-placed instance m_cr/m0_i_33
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[9].HDMI_RX/ph_cnt_reg_n_0_[0][0].  Re-placed instance tcmc/HDMIA[9].HDMI_RX/ph_cnt_reg[0][0]
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[9].HDMI_RX/ph_cnt_reg_n_0_[0][3].  Re-placed instance tcmc/HDMIA[9].HDMI_RX/ph_cnt_reg[0][3]
INFO: [Physopt 32-663] Processed net tcmc/HDMIA[9].HDMI_RX/ph_cnt_reg_n_0_[0][4].  Re-placed instance tcmc/HDMIA[9].HDMI_RX/ph_cnt_reg[0][4]
INFO: [Physopt 32-662] Processed net m_crA/dina[11].  Did not re-place instance m_crA/m0_i_22__0
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_42_n_0.  Did not re-place instance C_vertex/V_str_i_42
INFO: [Physopt 32-663] Processed net Rd_word_reg_n_0_[52].  Re-placed instance Rd_word_reg[52]
INFO: [Physopt 32-663] Processed net Rd_word_reg_n_0_[7].  Re-placed instance Rd_word_reg[7]
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-661] Optimized 100 nets.  Re-placed 100 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 100 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 100 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.113 | TNS=-0.199 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20993 ; free virtual = 56279
Phase 4 Single Cell Placement Optimization | Checksum: 143126e43

Time (s): cpu = 00:00:48 ; elapsed = 00:00:10 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20994 ; free virtual = 56280

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net tcma/AmplO_o_reg[15]_0.  Did not re-place instance tcma/m0_i_34__0/O
INFO: [Physopt 32-662] Processed net tcma/AmplAO[10].  Did not re-place instance tcma/AmplO_o_reg[10]/Q
INFO: [Physopt 32-662] Processed net tcma/corr_inc.  Did not re-place instance tcma/m0_i_34/O
INFO: [Physopt 32-662] Processed net tcma/m0_i_39_n_0.  Did not re-place instance tcma/m0_i_39/O
INFO: [Physopt 32-662] Processed net tcma/AmplAO[4].  Did not re-place instance tcma/AmplO_o_reg[4]/Q
INFO: [Physopt 32-662] Processed net tcma/AmplAO[2].  Did not re-place instance tcma/AmplO_o_reg[2]/Q
INFO: [Physopt 32-662] Processed net tcma/AmplAO[8].  Did not re-place instance tcma/AmplO_o_reg[8]/Q
INFO: [Physopt 32-662] Processed net tcma/AmplAO[6].  Did not re-place instance tcma/AmplO_o_reg[6]/Q
INFO: [Physopt 32-662] Processed net tcma/AmplAO[3].  Did not re-place instance tcma/AmplO_o_reg[3]/Q
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20994 ; free virtual = 56280
Phase 5 Multi Cell Placement Optimization | Checksum: 123ff7194

Time (s): cpu = 00:00:51 ; elapsed = 00:00:10 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20994 ; free virtual = 56280

Phase 6 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20994 ; free virtual = 56280
Phase 6 Rewire | Checksum: 123ff7194

Time (s): cpu = 00:00:51 ; elapsed = 00:00:11 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20994 ; free virtual = 56280

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net tcma/wea[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net tcma/AmplO_o_reg[15]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net tcma/AmplAO[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net tcma/AmplAO[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net tcma/AmplAO[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net tcma/AmplAO[5] was not replicated.
INFO: [Physopt 32-571] Net tcma/AmplAO[14] was not replicated.
INFO: [Physopt 32-571] Net tcma/AmplAO[11] was not replicated.
INFO: [Physopt 32-571] Net tcma/AmplAO[7] was not replicated.
INFO: [Physopt 32-571] Net tcma/AmplAO[0] was not replicated.
INFO: [Physopt 32-571] Net tcmc/Time_o_reg[15]_0[15] was not replicated.
INFO: [Physopt 32-571] Net tcma/Time_o_reg[15]_0[15] was not replicated.
INFO: [Physopt 32-571] Net m_crA/douta[4]_alias was not replicated.
INFO: [Physopt 32-571] Net m_crA/douta[5]_alias was not replicated.
INFO: [Physopt 32-571] Net C_vertex/D[0] was not replicated.
INFO: [Physopt 32-571] Net tcma/Avg_reg[13]_0[12] was not replicated.
INFO: [Physopt 32-571] Net tcma/AmplAO[13] was not replicated.
INFO: [Physopt 32-571] Net tcma/HDMIA[2].HDMI_RX/dl_inc0_reg_n_0 was not replicated.
INFO: [Physopt 32-571] Net m_crA/douta[6]_alias was not replicated.
INFO: [Physopt 32-571] Net tcma/HDMIA[1].HDMI_RX/ph_cnt[0][4]_i_1__0_n_0 was not replicated.
INFO: [Physopt 32-571] Net tcma/ena was not replicated.
INFO: [Physopt 32-571] Net tcma/HDMIA[1].HDMI_RX/ph_cnt[0]148_out was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20994 ; free virtual = 56280
Phase 7 Critical Cell Optimization | Checksum: 184360e1e

Time (s): cpu = 00:00:53 ; elapsed = 00:00:11 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20994 ; free virtual = 56280

Phase 8 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 5 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net m_crA/m0_i_34__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net tcma/E[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net m_cr/m0_i_35_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net tcma/inc353_out was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net tcma/NoiseC_inc was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20994 ; free virtual = 56280
Phase 8 Fanout Optimization | Checksum: 1b4953b49

Time (s): cpu = 00:00:55 ; elapsed = 00:00:12 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20994 ; free virtual = 56280

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 121 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net tcma/wea[0].  Did not re-place instance tcma/m0_i_1
INFO: [Physopt 32-662] Processed net tcma/AmplO_o_reg[15]_0.  Did not re-place instance tcma/m0_i_34__0
INFO: [Physopt 32-662] Processed net tcma/AmplAO[10].  Did not re-place instance tcma/AmplO_o_reg[10]
INFO: [Physopt 32-662] Processed net tcma/corr_inc.  Did not re-place instance tcma/m0_i_34
INFO: [Physopt 32-662] Processed net tcma/m0_i_39_n_0.  Did not re-place instance tcma/m0_i_39
INFO: [Physopt 32-662] Processed net tcma/m0_i_54_n_0.  Did not re-place instance tcma/m0_i_54
INFO: [Physopt 32-662] Processed net tcma/AmplAO[4].  Did not re-place instance tcma/AmplO_o_reg[4]
INFO: [Physopt 32-662] Processed net tcma/m0_i_61_n_0.  Did not re-place instance tcma/m0_i_61
INFO: [Physopt 32-662] Processed net tcma/AmplAO[2].  Did not re-place instance tcma/AmplO_o_reg[2]
INFO: [Physopt 32-662] Processed net tcma/m0_i_62_n_0.  Did not re-place instance tcma/m0_i_62
INFO: [Physopt 32-662] Processed net tcma/m0_i_57_n_0.  Did not re-place instance tcma/m0_i_57
INFO: [Physopt 32-662] Processed net tcma/m0_i_50__0_n_0.  Did not re-place instance tcma/m0_i_50__0
INFO: [Physopt 32-662] Processed net tcma/m0_i_58_n_0.  Did not re-place instance tcma/m0_i_58
INFO: [Physopt 32-662] Processed net tcma/AmplAO[8].  Did not re-place instance tcma/AmplO_o_reg[8]
INFO: [Physopt 32-662] Processed net tcma/m0_i_55_n_0.  Did not re-place instance tcma/m0_i_55
INFO: [Physopt 32-662] Processed net tcma/AmplAO[6].  Did not re-place instance tcma/AmplO_o_reg[6]
INFO: [Physopt 32-662] Processed net tcma/m0_i_60_n_0.  Did not re-place instance tcma/m0_i_60
INFO: [Physopt 32-662] Processed net tcma/m0_i_51__0_n_0.  Did not re-place instance tcma/m0_i_51__0
INFO: [Physopt 32-662] Processed net tcma/AmplAO[3].  Did not re-place instance tcma/AmplO_o_reg[3]
INFO: [Physopt 32-662] Processed net tcma/m0_i_56_n_0.  Did not re-place instance tcma/m0_i_56
INFO: [Physopt 32-662] Processed net tcma/AmplAO[1].  Did not re-place instance tcma/AmplO_o_reg[1]
INFO: [Physopt 32-662] Processed net tcma/m0_i_63_n_0.  Did not re-place instance tcma/m0_i_63
INFO: [Physopt 32-662] Processed net tcma/AmplAO[5].  Did not re-place instance tcma/AmplO_o_reg[5]
INFO: [Physopt 32-662] Processed net tcma/m0_i_59_n_0.  Did not re-place instance tcma/m0_i_59
INFO: [Physopt 32-662] Processed net tcma/AmplAO[9].  Did not re-place instance tcma/AmplO_o_reg[9]
INFO: [Physopt 32-662] Processed net tcma/AmplAO[12].  Did not re-place instance tcma/AmplO_o_reg[12]
INFO: [Physopt 32-662] Processed net tcma/m0_i_53_n_0.  Did not re-place instance tcma/m0_i_53
INFO: [Physopt 32-662] Processed net tcma/AmplAO[14].  Did not re-place instance tcma/AmplO_o_reg[14]
INFO: [Physopt 32-662] Processed net tcma/m0_i_52_n_0.  Did not re-place instance tcma/m0_i_52
INFO: [Physopt 32-662] Processed net tcma/AmplAO[11].  Did not re-place instance tcma/AmplO_o_reg[11]
INFO: [Physopt 32-662] Processed net tcma/m0_i_49__0_n_0.  Did not re-place instance tcma/m0_i_49__0
INFO: [Physopt 32-662] Processed net tcma/m0_i_48__0_n_0.  Did not re-place instance tcma/m0_i_48__0
INFO: [Physopt 32-662] Processed net tcma/AmplAO[7].  Did not re-place instance tcma/AmplO_o_reg[7]
INFO: [Physopt 32-662] Processed net tcma/AmplAO[0].  Did not re-place instance tcma/AmplO_o_reg[0]
INFO: [Physopt 32-662] Processed net tcmc/Time_o_reg[15]_0[15].  Did not re-place instance tcmc/Time_o_reg[15]
INFO: [Physopt 32-662] Processed net tcma/Time_o_reg[15]_0[15].  Did not re-place instance tcma/Time_o_reg[15]
INFO: [Physopt 32-662] Processed net m_crA/m0_i_34__1_n_0.  Did not re-place instance m_crA/m0_i_34__1
INFO: [Physopt 32-662] Processed net m_crA/douta[4]_alias.  Did not re-place instance m_crA/m0_i_39__0_psbram_3
INFO: [Physopt 32-662] Processed net m_crA/dina[10].  Did not re-place instance m_crA/m0_i_23__0
INFO: [Physopt 32-662] Processed net m_crA/m0_i_35__0_n_0.  Did not re-place instance m_crA/m0_i_35__0
INFO: [Physopt 32-662] Processed net m_crA/m0_i_39__0_n_0.  Did not re-place instance m_crA/m0_i_39__0
INFO: [Physopt 32-662] Processed net m_crA/douta[5]_alias.  Did not re-place instance m_crA/m0_i_39__0_psbram_2
INFO: [Physopt 32-662] Processed net m_crA/dina[9].  Did not re-place instance m_crA/m0_i_24__0
INFO: [Physopt 32-662] Processed net m_crA/dina[17].  Did not re-place instance m_crA/m0_i_16__0
INFO: [Physopt 32-662] Processed net C_vertex/D[0].  Did not re-place instance C_vertex/T_o_i_1__0
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[12].  Did not re-place instance tcma/Avg_reg[12]
INFO: [Physopt 32-662] Processed net tcma/T_in.  Did not re-place instance tcma/V_str_i_1
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_45_n_0.  Did not re-place instance C_vertex/V_str_i_45
INFO: [Physopt 32-662] Processed net tcma/V_str_i_3_n_0.  Did not re-place instance tcma/V_str_i_3
INFO: [Physopt 32-662] Processed net tcma/AmplAO[13].  Did not re-place instance tcma/AmplO_o_reg[13]
INFO: [Physopt 32-662] Processed net tcma/HDMIA[2].HDMI_RX/dl_inc0_reg_n_0.  Did not re-place instance tcma/HDMIA[2].HDMI_RX/dl_inc0_reg
INFO: [Physopt 32-662] Processed net tcma/HDMIA[2].HDMI_RX/dl_inc0_reg_0.  Did not re-place instance tcma/HDMIA[2].HDMI_RX/PLL1_i_10
INFO: [Physopt 32-662] Processed net tcma/HDMIA[8].HDMI_RX/PLL1_i_7_n_0.  Did not re-place instance tcma/HDMIA[8].HDMI_RX/PLL1_i_7
INFO: [Physopt 32-662] Processed net tcma/HDMIA[8].HDMI_RX/psincdec.  Did not re-place instance tcma/HDMIA[8].HDMI_RX/PLL1_i_2
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_35_n_0.  Did not re-place instance C_vertex/V_str_i_35
INFO: [Physopt 32-662] Processed net m_crA/dina[15].  Did not re-place instance m_crA/m0_i_18__0
INFO: [Physopt 32-662] Processed net m_crA/douta[6]_alias.  Did not re-place instance m_crA/m0_i_39__0_psbram_1
INFO: [Physopt 32-662] Processed net m_crA/dina[11].  Did not re-place instance m_crA/m0_i_22__0
INFO: [Physopt 32-662] Processed net tcma/HDMIA[1].HDMI_RX/ph_cnt[0]148_out.  Did not re-place instance tcma/HDMIA[1].HDMI_RX/ph_cnt[0][4]_i_5__0
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[10].  Did not re-place instance tcma/Avg_reg[10]
INFO: [Physopt 32-662] Processed net tcma/HDMIA[5].HDMI_RX/ph_cnt_reg_n_0_[3][4].  Did not re-place instance tcma/HDMIA[5].HDMI_RX/ph_cnt_reg[3][4]
INFO: [Physopt 32-662] Processed net tcmc/HDMIA[3].HDMI_RX/ph_cnt_reg_n_0_[3][2].  Did not re-place instance tcmc/HDMIA[3].HDMI_RX/ph_cnt_reg[3][2]
INFO: [Physopt 32-662] Processed net tcmc/HDMIA[3].HDMI_RX/ph_cnt_reg_n_0_[3][3].  Did not re-place instance tcmc/HDMIA[3].HDMI_RX/ph_cnt_reg[3][3]
INFO: [Physopt 32-662] Processed net tcmc/HDMIA[3].HDMI_RX/ph_cnt_reg_n_0_[3][4].  Did not re-place instance tcmc/HDMIA[3].HDMI_RX/ph_cnt_reg[3][4]
INFO: [Physopt 32-662] Processed net tcma/HDMIA[3].HDMI_RX/dl_inc0_reg_0.  Did not re-place instance tcma/HDMIA[3].HDMI_RX/dl_inc0_reg
INFO: [Physopt 32-662] Processed net m_crA/dina[12].  Did not re-place instance m_crA/m0_i_21__0
INFO: [Physopt 32-662] Processed net tcma/HDMIA[1].HDMI_RX/p_0_in69_in.  Did not re-place instance tcma/HDMIA[1].HDMI_RX/TTsr_reg[1][4]
INFO: [Physopt 32-662] Processed net tcma/HDMIA[1].HDMI_RX/TD_bpos[2]_i_4__0_n_0.  Did not re-place instance tcma/HDMIA[1].HDMI_RX/TD_bpos[2]_i_4__0
INFO: [Physopt 32-662] Processed net tcma/HDMIA[1].HDMI_RX/PM_req0_i_2__0_n_0.  Did not re-place instance tcma/HDMIA[1].HDMI_RX/PM_req0_i_2__0
INFO: [Physopt 32-662] Processed net tcma/HDMIA[1].HDMI_RX/TD_bpos[2]_i_18__0_n_0.  Did not re-place instance tcma/HDMIA[1].HDMI_RX/TD_bpos[2]_i_18__0
INFO: [Physopt 32-662] Processed net tcma/HDMIA[1].HDMI_RX/TD_bpos[2]_i_19__0_n_0.  Did not re-place instance tcma/HDMIA[1].HDMI_RX/TD_bpos[2]_i_19__0
INFO: [Physopt 32-662] Processed net tcma/HDMIA[1].HDMI_RX/R73_out.  Did not re-place instance tcma/HDMIA[1].HDMI_RX/TD_bpos[1]_i_3__0
INFO: [Physopt 32-662] Processed net tcma/HDMIA[1].HDMI_RX/sync_err_1.  Did not re-place instance tcma/HDMIA[1].HDMI_RX/sync_err_reg
INFO: [Physopt 32-662] Processed net tcma/HDMIA[1].HDMI_RX/sync_err_i_1__0_n_0.  Did not re-place instance tcma/HDMIA[1].HDMI_RX/sync_err_i_1__0
INFO: [Physopt 32-662] Processed net m_crA/dina[14].  Did not re-place instance m_crA/m0_i_19__0
INFO: [Physopt 32-662] Processed net tcmc/HDMIA[7].HDMI_RX/dl_ce0_reg_0.  Did not re-place instance tcmc/HDMIA[7].HDMI_RX/dl_ce0_reg
INFO: [Physopt 32-662] Processed net tcmc/HDMIA[6].HDMI_RX/PLL1_i_4__0_n_0.  Did not re-place instance tcmc/HDMIA[6].HDMI_RX/PLL1_i_4__0
INFO: [Physopt 32-662] Processed net tcmc/HDMIA[6].HDMI_RX/psen.  Did not re-place instance tcmc/HDMIA[6].HDMI_RX/PLL1_i_1__0
INFO: [Physopt 32-662] Processed net FitGbtPrg/Event_Selector_comp/data_fifo_rden_o.  Did not re-place instance FitGbtPrg/Event_Selector_comp/data_fifo_rden_o_INST_0
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[0].  Did not re-place instance tcma/Avg_reg[0]
INFO: [Physopt 32-662] Processed net tcma/HDMIA[1].HDMI_RX/ph_cnt_reg_n_0_[0][3].  Did not re-place instance tcma/HDMIA[1].HDMI_RX/ph_cnt_reg[0][3]
INFO: [Physopt 32-662] Processed net tcma/HDMIA[1].HDMI_RX/ph_cnt_reg_n_0_[0][4].  Did not re-place instance tcma/HDMIA[1].HDMI_RX/ph_cnt_reg[0][4]
INFO: [Physopt 32-662] Processed net tcma/HDMIA[8].HDMI_RX/sync_err_8.  Did not re-place instance tcma/HDMIA[8].HDMI_RX/sync_err_reg
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_31_n_0.  Did not re-place instance C_vertex/V_str_i_31
INFO: [Physopt 32-662] Processed net tcma/HDMIA[8].HDMI_RX/sig_stable_cou_reg[3]_195[3].  Did not re-place instance tcma/HDMIA[8].HDMI_RX/sig_stable_cou_reg[3][3]
INFO: [Physopt 32-662] Processed net tcma/HDMIA[8].HDMI_RX/sig_stable_cou_reg[3]_195[4].  Did not re-place instance tcma/HDMIA[8].HDMI_RX/sig_stable_cou_reg[3][4]
INFO: [Physopt 32-662] Processed net tcma/HDMIA[8].HDMI_RX/sig_stable_cou_reg[3]_195[5].  Did not re-place instance tcma/HDMIA[8].HDMI_RX/sig_stable_cou_reg[3][5]
INFO: [Physopt 32-661] Optimized 34 nets.  Re-placed 34 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 34 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 34 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.113 | TNS=-0.199 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20994 ; free virtual = 56280
Phase 9 Single Cell Placement Optimization | Checksum: 19893b1d0

Time (s): cpu = 00:01:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20994 ; free virtual = 56281

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 65 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net tcma/AmplO_o_reg[15]_0.  Did not re-place instance tcma/m0_i_34__0/O
INFO: [Physopt 32-662] Processed net tcma/AmplAO[10].  Did not re-place instance tcma/AmplO_o_reg[10]/Q
INFO: [Physopt 32-662] Processed net tcma/corr_inc.  Did not re-place instance tcma/m0_i_34/O
INFO: [Physopt 32-662] Processed net tcma/m0_i_39_n_0.  Did not re-place instance tcma/m0_i_39/O
INFO: [Physopt 32-662] Processed net tcma/AmplAO[4].  Did not re-place instance tcma/AmplO_o_reg[4]/Q
INFO: [Physopt 32-662] Processed net tcma/AmplAO[2].  Did not re-place instance tcma/AmplO_o_reg[2]/Q
INFO: [Physopt 32-662] Processed net tcma/AmplAO[8].  Did not re-place instance tcma/AmplO_o_reg[8]/Q
INFO: [Physopt 32-662] Processed net tcma/AmplAO[6].  Did not re-place instance tcma/AmplO_o_reg[6]/Q
INFO: [Physopt 32-662] Processed net tcma/AmplAO[3].  Did not re-place instance tcma/AmplO_o_reg[3]/Q
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20995 ; free virtual = 56281
Phase 10 Multi Cell Placement Optimization | Checksum: 159076e16

Time (s): cpu = 00:01:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20995 ; free virtual = 56281

Phase 11 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20995 ; free virtual = 56281
Phase 11 Rewire | Checksum: 159076e16

Time (s): cpu = 00:01:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20995 ; free virtual = 56281

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 10 candidate nets for critical-cell optimization.
INFO: [Physopt 32-571] Net tcma/Avg_reg[13]_0[10] was not replicated.
INFO: [Physopt 32-571] Net tcma/HDMIA[3].HDMI_RX/dl_inc0_reg_0 was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 12 Critical Cell Optimization | Checksum: 159076e16

Time (s): cpu = 00:01:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20995 ; free virtual = 56281

Phase 13 SLR Crossing Optimization
Phase 13 SLR Crossing Optimization | Checksum: 159076e16

Time (s): cpu = 00:01:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20995 ; free virtual = 56281

Phase 14 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 14 Fanout Optimization | Checksum: 159076e16

Time (s): cpu = 00:01:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20995 ; free virtual = 56282

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 65 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net tcma/wea[0].  Did not re-place instance tcma/m0_i_1
INFO: [Physopt 32-662] Processed net tcma/AmplO_o_reg[15]_0.  Did not re-place instance tcma/m0_i_34__0
INFO: [Physopt 32-662] Processed net tcma/AmplAO[10].  Did not re-place instance tcma/AmplO_o_reg[10]
INFO: [Physopt 32-662] Processed net tcma/corr_inc.  Did not re-place instance tcma/m0_i_34
INFO: [Physopt 32-662] Processed net tcma/m0_i_39_n_0.  Did not re-place instance tcma/m0_i_39
INFO: [Physopt 32-662] Processed net tcma/m0_i_54_n_0.  Did not re-place instance tcma/m0_i_54
INFO: [Physopt 32-662] Processed net tcma/AmplAO[4].  Did not re-place instance tcma/AmplO_o_reg[4]
INFO: [Physopt 32-662] Processed net tcma/m0_i_61_n_0.  Did not re-place instance tcma/m0_i_61
INFO: [Physopt 32-662] Processed net tcma/AmplAO[2].  Did not re-place instance tcma/AmplO_o_reg[2]
INFO: [Physopt 32-662] Processed net tcma/m0_i_62_n_0.  Did not re-place instance tcma/m0_i_62
INFO: [Physopt 32-662] Processed net tcma/m0_i_57_n_0.  Did not re-place instance tcma/m0_i_57
INFO: [Physopt 32-662] Processed net tcma/m0_i_50__0_n_0.  Did not re-place instance tcma/m0_i_50__0
INFO: [Physopt 32-662] Processed net tcma/m0_i_58_n_0.  Did not re-place instance tcma/m0_i_58
INFO: [Physopt 32-662] Processed net tcma/AmplAO[8].  Did not re-place instance tcma/AmplO_o_reg[8]
INFO: [Physopt 32-662] Processed net tcma/m0_i_55_n_0.  Did not re-place instance tcma/m0_i_55
INFO: [Physopt 32-662] Processed net tcma/AmplAO[6].  Did not re-place instance tcma/AmplO_o_reg[6]
INFO: [Physopt 32-662] Processed net tcma/m0_i_60_n_0.  Did not re-place instance tcma/m0_i_60
INFO: [Physopt 32-662] Processed net tcma/m0_i_51__0_n_0.  Did not re-place instance tcma/m0_i_51__0
INFO: [Physopt 32-662] Processed net tcma/AmplAO[3].  Did not re-place instance tcma/AmplO_o_reg[3]
INFO: [Physopt 32-662] Processed net tcma/m0_i_56_n_0.  Did not re-place instance tcma/m0_i_56
INFO: [Physopt 32-662] Processed net tcma/AmplAO[1].  Did not re-place instance tcma/AmplO_o_reg[1]
INFO: [Physopt 32-662] Processed net tcma/m0_i_63_n_0.  Did not re-place instance tcma/m0_i_63
INFO: [Physopt 32-662] Processed net tcma/AmplAO[5].  Did not re-place instance tcma/AmplO_o_reg[5]
INFO: [Physopt 32-662] Processed net tcma/m0_i_59_n_0.  Did not re-place instance tcma/m0_i_59
INFO: [Physopt 32-662] Processed net tcma/AmplAO[9].  Did not re-place instance tcma/AmplO_o_reg[9]
INFO: [Physopt 32-662] Processed net tcma/AmplAO[12].  Did not re-place instance tcma/AmplO_o_reg[12]
INFO: [Physopt 32-662] Processed net tcma/m0_i_53_n_0.  Did not re-place instance tcma/m0_i_53
INFO: [Physopt 32-662] Processed net tcma/AmplAO[14].  Did not re-place instance tcma/AmplO_o_reg[14]
INFO: [Physopt 32-662] Processed net tcma/m0_i_52_n_0.  Did not re-place instance tcma/m0_i_52
INFO: [Physopt 32-662] Processed net tcma/AmplAO[11].  Did not re-place instance tcma/AmplO_o_reg[11]
INFO: [Physopt 32-662] Processed net tcma/m0_i_49__0_n_0.  Did not re-place instance tcma/m0_i_49__0
INFO: [Physopt 32-662] Processed net tcma/m0_i_48__0_n_0.  Did not re-place instance tcma/m0_i_48__0
INFO: [Physopt 32-662] Processed net tcma/AmplAO[7].  Did not re-place instance tcma/AmplO_o_reg[7]
INFO: [Physopt 32-662] Processed net tcma/AmplAO[0].  Did not re-place instance tcma/AmplO_o_reg[0]
INFO: [Physopt 32-662] Processed net tcmc/Time_o_reg[15]_0[15].  Did not re-place instance tcmc/Time_o_reg[15]
INFO: [Physopt 32-662] Processed net tcma/Time_o_reg[15]_0[15].  Did not re-place instance tcma/Time_o_reg[15]
INFO: [Physopt 32-662] Processed net m_crA/m0_i_34__1_n_0.  Did not re-place instance m_crA/m0_i_34__1
INFO: [Physopt 32-662] Processed net m_crA/douta[4]_alias.  Did not re-place instance m_crA/m0_i_39__0_psbram_3
INFO: [Physopt 32-662] Processed net m_crA/dina[10].  Did not re-place instance m_crA/m0_i_23__0
INFO: [Physopt 32-662] Processed net m_crA/m0_i_35__0_n_0.  Did not re-place instance m_crA/m0_i_35__0
INFO: [Physopt 32-662] Processed net m_crA/m0_i_39__0_n_0.  Did not re-place instance m_crA/m0_i_39__0
INFO: [Physopt 32-662] Processed net m_crA/douta[5]_alias.  Did not re-place instance m_crA/m0_i_39__0_psbram_2
INFO: [Physopt 32-662] Processed net m_crA/dina[9].  Did not re-place instance m_crA/m0_i_24__0
INFO: [Physopt 32-662] Processed net m_crA/dina[17].  Did not re-place instance m_crA/m0_i_16__0
INFO: [Physopt 32-662] Processed net C_vertex/D[0].  Did not re-place instance C_vertex/T_o_i_1__0
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[12].  Did not re-place instance tcma/Avg_reg[12]
INFO: [Physopt 32-662] Processed net tcma/T_in.  Did not re-place instance tcma/V_str_i_1
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_45_n_0.  Did not re-place instance C_vertex/V_str_i_45
INFO: [Physopt 32-662] Processed net tcma/V_str_i_3_n_0.  Did not re-place instance tcma/V_str_i_3
INFO: [Physopt 32-662] Processed net tcma/AmplAO[13].  Did not re-place instance tcma/AmplO_o_reg[13]
INFO: [Physopt 32-662] Processed net tcma/HDMIA[2].HDMI_RX/dl_inc0_reg_n_0.  Did not re-place instance tcma/HDMIA[2].HDMI_RX/dl_inc0_reg
INFO: [Physopt 32-662] Processed net tcma/HDMIA[2].HDMI_RX/dl_inc0_reg_0.  Did not re-place instance tcma/HDMIA[2].HDMI_RX/PLL1_i_10
INFO: [Physopt 32-662] Processed net tcma/HDMIA[8].HDMI_RX/PLL1_i_7_n_0.  Did not re-place instance tcma/HDMIA[8].HDMI_RX/PLL1_i_7
INFO: [Physopt 32-662] Processed net tcma/HDMIA[8].HDMI_RX/psincdec.  Did not re-place instance tcma/HDMIA[8].HDMI_RX/PLL1_i_2
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_35_n_0.  Did not re-place instance C_vertex/V_str_i_35
INFO: [Physopt 32-662] Processed net m_crA/dina[15].  Did not re-place instance m_crA/m0_i_18__0
INFO: [Physopt 32-662] Processed net m_crA/douta[6]_alias.  Did not re-place instance m_crA/m0_i_39__0_psbram_1
INFO: [Physopt 32-662] Processed net m_crA/dina[11].  Did not re-place instance m_crA/m0_i_22__0
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[10].  Did not re-place instance tcma/Avg_reg[10]
INFO: [Physopt 32-662] Processed net tcma/HDMIA[3].HDMI_RX/dl_inc0_reg_0.  Did not re-place instance tcma/HDMIA[3].HDMI_RX/dl_inc0_reg
INFO: [Physopt 32-662] Processed net m_crA/dina[12].  Did not re-place instance m_crA/m0_i_21__0
INFO: [Physopt 32-662] Processed net m_crA/dina[14].  Did not re-place instance m_crA/m0_i_19__0
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[0].  Did not re-place instance tcma/Avg_reg[0]
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[3].  Did not re-place instance tcma/Avg_reg[3]
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_31_n_0.  Did not re-place instance C_vertex/V_str_i_31
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20995 ; free virtual = 56281
Phase 15 Single Cell Placement Optimization | Checksum: 1084e95b9

Time (s): cpu = 00:01:26 ; elapsed = 00:00:18 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20995 ; free virtual = 56281

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 65 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net tcma/AmplO_o_reg[15]_0.  Did not re-place instance tcma/m0_i_34__0/O
INFO: [Physopt 32-662] Processed net tcma/AmplAO[10].  Did not re-place instance tcma/AmplO_o_reg[10]/Q
INFO: [Physopt 32-662] Processed net tcma/corr_inc.  Did not re-place instance tcma/m0_i_34/O
INFO: [Physopt 32-662] Processed net tcma/m0_i_39_n_0.  Did not re-place instance tcma/m0_i_39/O
INFO: [Physopt 32-662] Processed net tcma/AmplAO[4].  Did not re-place instance tcma/AmplO_o_reg[4]/Q
INFO: [Physopt 32-662] Processed net tcma/AmplAO[2].  Did not re-place instance tcma/AmplO_o_reg[2]/Q
INFO: [Physopt 32-662] Processed net tcma/AmplAO[8].  Did not re-place instance tcma/AmplO_o_reg[8]/Q
INFO: [Physopt 32-662] Processed net tcma/AmplAO[6].  Did not re-place instance tcma/AmplO_o_reg[6]/Q
INFO: [Physopt 32-662] Processed net tcma/AmplAO[3].  Did not re-place instance tcma/AmplO_o_reg[3]/Q
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20995 ; free virtual = 56282
Phase 16 Multi Cell Placement Optimization | Checksum: 16bb33b17

Time (s): cpu = 00:01:28 ; elapsed = 00:00:18 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20995 ; free virtual = 56282

Phase 17 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20995 ; free virtual = 56282
Phase 17 Rewire | Checksum: 16bb33b17

Time (s): cpu = 00:01:29 ; elapsed = 00:00:19 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20995 ; free virtual = 56282

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 8 candidate nets for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 18 Critical Cell Optimization | Checksum: 16bb33b17

Time (s): cpu = 00:01:29 ; elapsed = 00:00:19 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20995 ; free virtual = 56282

Phase 19 DSP Register Optimization
INFO: [Physopt 32-457] Pass 1. Identified 2 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell MULC/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg. 16 registers were pushed in.
INFO: [Physopt 32-665] Processed cell MULC/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg. 14 registers were pushed in.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 30 existing cells and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.113 | TNS=-0.199 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20995 ; free virtual = 56282
Phase 19 DSP Register Optimization | Checksum: 15037ec73

Time (s): cpu = 00:01:29 ; elapsed = 00:00:19 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20995 ; free virtual = 56282

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-665] Processed cell FitGbtPrg/DataConverter_comp/tcm_data_160to80bit_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed in.
INFO: [Physopt 32-666] Processed cell FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-666] Processed cell FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-666] Processed cell FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-666] Processed cell m_crA/m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-666] Processed cell FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-665] Processed cell FitGbtPrg/DataConverter_comp/tcm_data_160to80bit_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed in.
INFO: [Physopt 32-665] Processed cell FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 8 registers were pushed in.
INFO: [Physopt 32-665] Processed cell FitGbtPrg/DataConverter_comp/tcm_data_160to80bit_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed in.
INFO: [Physopt 32-666] Processed cell FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-665] Processed cell FitGbtPrg/DataConverter_comp/tcm_data_160to80bit_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed in.
INFO: [Physopt 32-666] Processed cell FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-665] Processed cell FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed in.
INFO: [Physopt 32-665] Processed cell FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram. 9 registers were pushed in.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 0 new cell, deleted 62 existing cells and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.113 | TNS=-0.199 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20995 ; free virtual = 56282
Phase 20 BRAM Register Optimization | Checksum: 179032410

Time (s): cpu = 00:01:31 ; elapsed = 00:00:21 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20995 ; free virtual = 56282

Phase 21 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 URAM Register Optimization | Checksum: 179032410

Time (s): cpu = 00:01:31 ; elapsed = 00:00:21 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20995 ; free virtual = 56282

Phase 22 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 Shift Register Optimization | Checksum: 179032410

Time (s): cpu = 00:01:31 ; elapsed = 00:00:21 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20995 ; free virtual = 56282

Phase 23 DSP Register Optimization
INFO: [Physopt 32-457] Pass 1. Identified 1 candidate cell for DSP register optimization.
INFO: [Physopt 32-666] Processed cell MULC/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg. No change.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20989 ; free virtual = 56276
Phase 23 DSP Register Optimization | Checksum: 22968f1be

Time (s): cpu = 00:01:33 ; elapsed = 00:00:21 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20989 ; free virtual = 56276

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 BRAM Register Optimization | Checksum: 22968f1be

Time (s): cpu = 00:01:33 ; elapsed = 00:00:22 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20989 ; free virtual = 56276

Phase 25 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 URAM Register Optimization | Checksum: 22968f1be

Time (s): cpu = 00:01:33 ; elapsed = 00:00:22 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20989 ; free virtual = 56276

Phase 26 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 26 Shift Register Optimization | Checksum: 22968f1be

Time (s): cpu = 00:01:33 ; elapsed = 00:00:22 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20989 ; free virtual = 56276

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 12 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 2 nets.  Swapped 64 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 64 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.084 | TNS=-0.141 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20989 ; free virtual = 56276
Phase 27 Critical Pin Optimization | Checksum: 22968f1be

Time (s): cpu = 00:01:33 ; elapsed = 00:00:22 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20989 ; free virtual = 56276

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 11 candidate nets for fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 28 Very High Fanout Optimization | Checksum: 22968f1be

Time (s): cpu = 00:01:33 ; elapsed = 00:00:22 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20989 ; free virtual = 56276

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 195 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net tcma/wea[0].  Did not re-place instance tcma/m0_i_1
INFO: [Physopt 32-662] Processed net tcma/AmplO_o_reg[15]_0.  Did not re-place instance tcma/m0_i_34__0
INFO: [Physopt 32-662] Processed net tcma/AmplAO[2].  Did not re-place instance tcma/AmplO_o_reg[2]
INFO: [Physopt 32-662] Processed net tcma/corr_inc.  Did not re-place instance tcma/m0_i_34
INFO: [Physopt 32-662] Processed net tcma/m0_i_39_n_0.  Did not re-place instance tcma/m0_i_39
INFO: [Physopt 32-662] Processed net tcma/m0_i_62_n_0.  Did not re-place instance tcma/m0_i_62
INFO: [Physopt 32-662] Processed net tcma/m0_i_58_n_0.  Did not re-place instance tcma/m0_i_58
INFO: [Physopt 32-662] Processed net tcma/AmplAO[8].  Did not re-place instance tcma/AmplO_o_reg[8]
INFO: [Physopt 32-662] Processed net tcma/m0_i_55_n_0.  Did not re-place instance tcma/m0_i_55
INFO: [Physopt 32-662] Processed net tcma/AmplAO[6].  Did not re-place instance tcma/AmplO_o_reg[6]
INFO: [Physopt 32-662] Processed net tcma/m0_i_60_n_0.  Did not re-place instance tcma/m0_i_60
INFO: [Physopt 32-662] Processed net tcma/m0_i_51__0_n_0.  Did not re-place instance tcma/m0_i_51__0
INFO: [Physopt 32-662] Processed net tcma/AmplAO[3].  Did not re-place instance tcma/AmplO_o_reg[3]
INFO: [Physopt 32-662] Processed net tcma/m0_i_56_n_0.  Did not re-place instance tcma/m0_i_56
INFO: [Physopt 32-662] Processed net tcma/AmplAO[1].  Did not re-place instance tcma/AmplO_o_reg[1]
INFO: [Physopt 32-662] Processed net tcma/m0_i_63_n_0.  Did not re-place instance tcma/m0_i_63
INFO: [Physopt 32-662] Processed net tcma/AmplAO[5].  Did not re-place instance tcma/AmplO_o_reg[5]
INFO: [Physopt 32-662] Processed net tcma/m0_i_61_n_0.  Did not re-place instance tcma/m0_i_61
INFO: [Physopt 32-662] Processed net tcma/m0_i_59_n_0.  Did not re-place instance tcma/m0_i_59
INFO: [Physopt 32-662] Processed net tcma/AmplAO[9].  Did not re-place instance tcma/AmplO_o_reg[9]
INFO: [Physopt 32-662] Processed net tcma/AmplAO[12].  Did not re-place instance tcma/AmplO_o_reg[12]
INFO: [Physopt 32-662] Processed net tcma/m0_i_53_n_0.  Did not re-place instance tcma/m0_i_53
INFO: [Physopt 32-662] Processed net tcma/AmplAO[14].  Did not re-place instance tcma/AmplO_o_reg[14]
INFO: [Physopt 32-662] Processed net tcma/m0_i_52_n_0.  Did not re-place instance tcma/m0_i_52
INFO: [Physopt 32-662] Processed net tcma/AmplAO[11].  Did not re-place instance tcma/AmplO_o_reg[11]
INFO: [Physopt 32-662] Processed net tcma/m0_i_54_n_0.  Did not re-place instance tcma/m0_i_54
INFO: [Physopt 32-662] Processed net tcma/m0_i_57_n_0.  Did not re-place instance tcma/m0_i_57
INFO: [Physopt 32-662] Processed net tcma/m0_i_49__0_n_0.  Did not re-place instance tcma/m0_i_49__0
INFO: [Physopt 32-662] Processed net tcma/m0_i_48__0_n_0.  Did not re-place instance tcma/m0_i_48__0
INFO: [Physopt 32-662] Processed net tcma/AmplAO[7].  Did not re-place instance tcma/AmplO_o_reg[7]
INFO: [Physopt 32-662] Processed net tcma/AmplAO[0].  Did not re-place instance tcma/AmplO_o_reg[0]
INFO: [Physopt 32-662] Processed net tcma/m0_i_50__0_n_0.  Did not re-place instance tcma/m0_i_50__0
INFO: [Physopt 32-662] Processed net tcma/Time_o_reg[15]_0[15].  Did not re-place instance tcma/Time_o_reg[15]
INFO: [Physopt 32-662] Processed net m_crA/m0_i_34__1_n_0.  Did not re-place instance m_crA/m0_i_34__1
INFO: [Physopt 32-662] Processed net m_crA/douta[4]_alias.  Did not re-place instance m_crA/m0_i_39__0_psbram_3
INFO: [Physopt 32-662] Processed net m_crA/dina[10].  Did not re-place instance m_crA/m0_i_23__0
INFO: [Physopt 32-662] Processed net m_crA/m0_i_35__0_n_0.  Did not re-place instance m_crA/m0_i_35__0
INFO: [Physopt 32-662] Processed net m_crA/m0_i_39__0_n_0.  Did not re-place instance m_crA/m0_i_39__0
INFO: [Physopt 32-662] Processed net m_crA/douta[5]_alias.  Did not re-place instance m_crA/m0_i_39__0_psbram_2
INFO: [Physopt 32-662] Processed net m_crA/dina[9].  Did not re-place instance m_crA/m0_i_24__0
INFO: [Physopt 32-662] Processed net m_crA/dina[17].  Did not re-place instance m_crA/m0_i_16__0
INFO: [Physopt 32-662] Processed net C_vertex/D[0].  Did not re-place instance C_vertex/T_o_i_1__0
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[12].  Did not re-place instance tcma/Avg_reg[12]
INFO: [Physopt 32-662] Processed net tcma/T_in.  Did not re-place instance tcma/V_str_i_1
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_45_n_0.  Did not re-place instance C_vertex/V_str_i_45
INFO: [Physopt 32-662] Processed net tcma/V_str_i_3_n_0.  Did not re-place instance tcma/V_str_i_3
INFO: [Physopt 32-662] Processed net tcma/AmplAO[13].  Did not re-place instance tcma/AmplO_o_reg[13]
INFO: [Physopt 32-662] Processed net tcma/HDMIA[2].HDMI_RX/dl_inc0_reg_n_0.  Did not re-place instance tcma/HDMIA[2].HDMI_RX/dl_inc0_reg
INFO: [Physopt 32-662] Processed net tcma/HDMIA[2].HDMI_RX/dl_inc0_reg_0.  Did not re-place instance tcma/HDMIA[2].HDMI_RX/PLL1_i_10
INFO: [Physopt 32-662] Processed net tcma/HDMIA[8].HDMI_RX/PLL1_i_7_n_0.  Did not re-place instance tcma/HDMIA[8].HDMI_RX/PLL1_i_7
INFO: [Physopt 32-662] Processed net tcma/HDMIA[8].HDMI_RX/psincdec.  Did not re-place instance tcma/HDMIA[8].HDMI_RX/PLL1_i_2
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_35_n_0.  Did not re-place instance C_vertex/V_str_i_35
INFO: [Physopt 32-662] Processed net m_crA/dina[15].  Did not re-place instance m_crA/m0_i_18__0
INFO: [Physopt 32-662] Processed net m_crA/douta[6]_alias.  Did not re-place instance m_crA/m0_i_39__0_psbram_1
INFO: [Physopt 32-662] Processed net m_crA/dina[11].  Did not re-place instance m_crA/m0_i_22__0
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[10].  Did not re-place instance tcma/Avg_reg[10]
INFO: [Physopt 32-662] Processed net tcma/HDMIA[3].HDMI_RX/dl_inc0_reg_0.  Did not re-place instance tcma/HDMIA[3].HDMI_RX/dl_inc0_reg
INFO: [Physopt 32-662] Processed net m_crA/dina[12].  Did not re-place instance m_crA/m0_i_21__0
INFO: [Physopt 32-662] Processed net m_crA/dina[14].  Did not re-place instance m_crA/m0_i_19__0
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[0].  Did not re-place instance tcma/Avg_reg[0]
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[3].  Did not re-place instance tcma/Avg_reg[3]
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_31_n_0.  Did not re-place instance C_vertex/V_str_i_31
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[2].  Did not re-place instance tcma/Avg_reg[2]
INFO: [Physopt 32-662] Processed net tcma/HDMIA[2].HDMI_RX/PLL1_i_4_n_0.  Did not re-place instance tcma/HDMIA[2].HDMI_RX/PLL1_i_4
INFO: [Physopt 32-662] Processed net tcma/HDMIA[2].HDMI_RX/psen.  Did not re-place instance tcma/HDMIA[2].HDMI_RX/PLL1_i_1
INFO: [Physopt 32-662] Processed net tcma/HDMIA[0].HDMI_RX/ph_cnt_reg_n_0_[3][0].  Did not re-place instance tcma/HDMIA[0].HDMI_RX/ph_cnt_reg[3][0]
INFO: [Physopt 32-662] Processed net tcma/HDMIA[9].HDMI_RX/ph_cnt_reg_n_0_[3][0].  Did not re-place instance tcma/HDMIA[9].HDMI_RX/ph_cnt_reg[3][0]
INFO: [Physopt 32-662] Processed net tcma/HDMIA[0].HDMI_RX/ph_cnt_reg_n_0_[3][1].  Did not re-place instance tcma/HDMIA[0].HDMI_RX/ph_cnt_reg[3][1]
INFO: [Physopt 32-662] Processed net tcma/HDMIA[9].HDMI_RX/ph_cnt_reg_n_0_[3][3].  Did not re-place instance tcma/HDMIA[9].HDMI_RX/ph_cnt_reg[3][3]
INFO: [Physopt 32-662] Processed net tcma/HDMIA[0].HDMI_RX/ph_cnt_reg_n_0_[3][4].  Did not re-place instance tcma/HDMIA[0].HDMI_RX/ph_cnt_reg[3][4]
INFO: [Physopt 32-662] Processed net tcma/HDMIA[9].HDMI_RX/ph_cnt_reg_n_0_[3][4].  Did not re-place instance tcma/HDMIA[9].HDMI_RX/ph_cnt_reg[3][4]
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_41_n_0.  Did not re-place instance C_vertex/V_str_i_41
INFO: [Physopt 32-662] Processed net las_o.  Did not re-place instance las_o_reg
INFO: [Physopt 32-662] Processed net m_crA/douta[7]_alias_2.  Did not re-place instance m_crA/m0_i_42__1_psbram
INFO: [Physopt 32-662] Processed net m_crA/m0_i_42__1_n_0.  Did not re-place instance m_crA/m0_i_42__1
INFO: [Physopt 32-662] Processed net tcma/Avg_reg[13]_0[1].  Did not re-place instance tcma/Avg_reg[1]
INFO: [Physopt 32-662] Processed net tcma/HDMIA[8].HDMI_RX/sig_loss_cou_reg[3]_194[3].  Did not re-place instance tcma/HDMIA[8].HDMI_RX/sig_loss_cou_reg[3][3]
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_37_n_0.  Did not re-place instance C_vertex/V_str_i_37
INFO: [Physopt 32-662] Processed net tcma/HDMIA[8].HDMI_RX/status_bits[29]_i_2__7_n_0.  Did not re-place instance tcma/HDMIA[8].HDMI_RX/status_bits[29]_i_2__7
INFO: [Physopt 32-662] Processed net tcma/HDMIA[0].HDMI_RX/sig_loss_cou_reg[3]_29[3].  Did not re-place instance tcma/HDMIA[0].HDMI_RX/sig_loss_cou_reg[3][3]
INFO: [Physopt 32-662] Processed net tcma/HDMIA[1].HDMI_RX/ph_cnt_reg_n_0_[3][3].  Did not re-place instance tcma/HDMIA[1].HDMI_RX/ph_cnt_reg[3][3]
INFO: [Physopt 32-662] Processed net tcma/HDMIA[1].HDMI_RX/ph_cnt_reg_n_0_[3][4].  Did not re-place instance tcma/HDMIA[1].HDMI_RX/ph_cnt_reg[3][4]
INFO: [Physopt 32-662] Processed net m_crA/douta[0]_alias_1.  Did not re-place instance m_crA/m0_i_40__0_psbram_3
INFO: [Physopt 32-662] Processed net m_crA/m0_i_36__1_n_0.  Did not re-place instance m_crA/m0_i_36__1
INFO: [Physopt 32-662] Processed net m_crA/m0_i_40__0_n_0.  Did not re-place instance m_crA/m0_i_40__0
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_38_n_0.  Did not re-place instance C_vertex/V_str_i_38
INFO: [Physopt 32-662] Processed net tcma/HDMIA[1].HDMI_RX/TD_bpos[2]_i_4__0_n_0.  Did not re-place instance tcma/HDMIA[1].HDMI_RX/TD_bpos[2]_i_4__0
INFO: [Physopt 32-662] Processed net tcma/HDMIA[1].HDMI_RX/sync_err_1.  Did not re-place instance tcma/HDMIA[1].HDMI_RX/sync_err_reg
INFO: [Physopt 32-662] Processed net tcma/HDMIA[1].HDMI_RX/PM_req0_i_2__0_n_0.  Did not re-place instance tcma/HDMIA[1].HDMI_RX/PM_req0_i_2__0
INFO: [Physopt 32-662] Processed net tcma/HDMIA[1].HDMI_RX/sync_err_i_1__0_n_0.  Did not re-place instance tcma/HDMIA[1].HDMI_RX/sync_err_i_1__0
INFO: [Physopt 32-662] Processed net tcmc/sideC_OK_repN.  Did not re-place instance tcmc/done_reg_replica
INFO: [Physopt 32-662] Processed net tcma/HDMIA[2].HDMI_RX/PLL1_i_9_n_0.  Did not re-place instance tcma/HDMIA[2].HDMI_RX/PLL1_i_9
INFO: [Physopt 32-662] Processed net FitGbtPrg/Event_Selector_comp/FSM_STATE[1].  Did not re-place instance FitGbtPrg/Event_Selector_comp/FSM_STATE_reg[1]
INFO: [Physopt 32-662] Processed net FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ENB_I_5.  Did not re-place instance FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4
INFO: [Physopt 32-662] Processed net FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_81.  Did not re-place instance FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_gate_160
INFO: [Physopt 32-662] Processed net tcma/HDMIA[8].HDMI_RX/sig_loss_cou_reg[3]_194[0].  Did not re-place instance tcma/HDMIA[8].HDMI_RX/sig_loss_cou_reg[3][0]
INFO: [Physopt 32-662] Processed net tcmc/HDMIA[4].HDMI_RX/edge_1.  Did not re-place instance tcmc/HDMIA[4].HDMI_RX/sig_loss_cou[1][7]_i_1__13
INFO: [Physopt 32-662] Processed net tcmc/HDMIA[4].HDMI_RX/ph_cnt[1][4]_i_1__13_n_0.  Did not re-place instance tcmc/HDMIA[4].HDMI_RX/ph_cnt[1][4]_i_1__13
INFO: [Physopt 32-662] Processed net tcma/HDMIA[1].HDMI_RX/p_0_in69_in.  Did not re-place instance tcma/HDMIA[1].HDMI_RX/TTsr_reg[1][4]
INFO: [Physopt 32-662] Processed net tcma/HDMIA[1].HDMI_RX/TD_bpos[2]_i_18__0_n_0.  Did not re-place instance tcma/HDMIA[1].HDMI_RX/TD_bpos[2]_i_18__0
INFO: [Physopt 32-662] Processed net tcma/HDMIA[1].HDMI_RX/TD_bpos[2]_i_19__0_n_0.  Did not re-place instance tcma/HDMIA[1].HDMI_RX/TD_bpos[2]_i_19__0
INFO: [Physopt 32-662] Processed net tcmc/HDMIA[5].HDMI_RX/ph_cnt_reg_n_0_[0][2].  Did not re-place instance tcmc/HDMIA[5].HDMI_RX/ph_cnt_reg[0][2]
INFO: [Physopt 32-662] Processed net tcmc/HDMIA[5].HDMI_RX/ph_cnt_reg_n_0_[0][3].  Did not re-place instance tcmc/HDMIA[5].HDMI_RX/ph_cnt_reg[0][3]
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_34_n_0.  Did not re-place instance C_vertex/V_str_i_34
INFO: [Physopt 32-662] Processed net C_vertex/V_str_i_46_n_0.  Did not re-place instance C_vertex/V_str_i_46
INFO: [Physopt 32-662] Processed net tcma/HDMIA[9].HDMI_RX/ph_cnt_reg_n_0_[3][1].  Did not re-place instance tcma/HDMIA[9].HDMI_RX/ph_cnt_reg[3][1]
INFO: [Physopt 32-662] Processed net tcma/HDMIA[9].HDMI_RX/ph_cnt_reg_n_0_[3][2].  Did not re-place instance tcma/HDMIA[9].HDMI_RX/ph_cnt_reg[3][2]
INFO: [Physopt 32-662] Processed net tcmc/HDMIA[6].HDMI_RX/dly_clr0.  Did not re-place instance tcmc/HDMIA[6].HDMI_RX/dly_clr0_reg
INFO: [Physopt 32-662] Processed net tcmc/HDMIA[6].HDMI_RX/dly_clr00.  Did not re-place instance tcmc/HDMIA[6].HDMI_RX/dly_clr0_i_1__15
INFO: [Physopt 32-662] Processed net tcma/HDMIA[8].HDMI_RX/ph_cnt_reg_n_0_[2][0].  Did not re-place instance tcma/HDMIA[8].HDMI_RX/ph_cnt_reg[2][0]
INFO: [Physopt 32-662] Processed net tcma/HDMIA[8].HDMI_RX/ph_cnt_reg_n_0_[3][0].  Did not re-place instance tcma/HDMIA[8].HDMI_RX/ph_cnt_reg[3][0]
INFO: [Physopt 32-662] Processed net tcma/HDMIA[8].HDMI_RX/ph_cnt_reg_n_0_[2][1].  Did not re-place instance tcma/HDMIA[8].HDMI_RX/ph_cnt_reg[2][1]
INFO: [Physopt 32-662] Processed net tcma/HDMIA[8].HDMI_RX/ph_cnt_reg_n_0_[3][1].  Did not re-place instance tcma/HDMIA[8].HDMI_RX/ph_cnt_reg[3][1]
INFO: [Physopt 32-662] Processed net tcma/HDMIA[8].HDMI_RX/ph_cnt_reg_n_0_[3][2].  Did not re-place instance tcma/HDMIA[8].HDMI_RX/ph_cnt_reg[3][2]
INFO: [Physopt 32-661] Optimized 81 nets.  Re-placed 81 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 81 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 81 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.084 | TNS=-0.141 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20988 ; free virtual = 56275
Phase 29 Single Cell Placement Optimization | Checksum: 1b3c30541

Time (s): cpu = 00:02:00 ; elapsed = 00:00:26 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20989 ; free virtual = 56275

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 76 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net tcma/AmplO_o_reg[15]_0.  Did not re-place instance tcma/m0_i_34__0/O
INFO: [Physopt 32-662] Processed net tcma/AmplAO[2].  Did not re-place instance tcma/AmplO_o_reg[2]/Q
INFO: [Physopt 32-662] Processed net tcma/corr_inc.  Did not re-place instance tcma/m0_i_34/O
INFO: [Physopt 32-662] Processed net tcma/m0_i_39_n_0.  Did not re-place instance tcma/m0_i_39/O
INFO: [Physopt 32-662] Processed net tcma/AmplAO[8].  Did not re-place instance tcma/AmplO_o_reg[8]/Q
INFO: [Physopt 32-662] Processed net tcma/AmplAO[6].  Did not re-place instance tcma/AmplO_o_reg[6]/Q
INFO: [Physopt 32-662] Processed net tcma/AmplAO[3].  Did not re-place instance tcma/AmplO_o_reg[3]/Q
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20989 ; free virtual = 56275
Phase 30 Multi Cell Placement Optimization | Checksum: 21eedf760

Time (s): cpu = 00:02:01 ; elapsed = 00:00:27 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20989 ; free virtual = 56276

Phase 31 SLR Crossing Optimization
Phase 31 SLR Crossing Optimization | Checksum: 21eedf760

Time (s): cpu = 00:02:01 ; elapsed = 00:00:27 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20989 ; free virtual = 56276

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.084 | TNS=-0.141 |
INFO: [Physopt 32-702] Processed net m_cr/m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/doutb[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net tcma/AmplAO[2].  Did not re-place instance tcma/AmplO_o_reg[2]
INFO: [Physopt 32-662] Processed net tcma/AmplAO[2].  Did not re-place instance tcma/AmplO_o_reg[2]/Q
INFO: [Physopt 32-702] Processed net tcma/AmplAO[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net tcma/corr_inc.  Did not re-place instance tcma/m0_i_34
INFO: [Physopt 32-662] Processed net tcma/corr_inc.  Did not re-place instance tcma/m0_i_34/O
INFO: [Physopt 32-710] Processed net tcma/wea[0]. Critical path length was reduced through logic transformation on cell tcma/m0_i_1_comp.
INFO: [Physopt 32-735] Processed net tcma/corr_inc. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.045 | TNS=-0.063 |
INFO: [Physopt 32-662] Processed net tcma/m0_i_39_n_0.  Did not re-place instance tcma/m0_i_39
INFO: [Physopt 32-662] Processed net tcma/m0_i_39_n_0.  Did not re-place instance tcma/m0_i_39/O
INFO: [Physopt 32-710] Processed net tcma/wea[0]. Critical path length was reduced through logic transformation on cell tcma/m0_i_1_comp_1.
INFO: [Physopt 32-735] Processed net tcma/m0_i_39_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.093 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.093 | TNS=0.000 |
Phase 32 Critical Path Optimization | Checksum: 124000668

Time (s): cpu = 00:02:04 ; elapsed = 00:00:28 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20986 ; free virtual = 56273

Phase 33 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.093 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.093 | TNS=0.000 |
Phase 33 Critical Path Optimization | Checksum: 124000668

Time (s): cpu = 00:02:04 ; elapsed = 00:00:28 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20986 ; free virtual = 56273

Phase 34 BRAM Enable Optimization
Phase 34 BRAM Enable Optimization | Checksum: 124000668

Time (s): cpu = 00:02:04 ; elapsed = 00:00:28 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20986 ; free virtual = 56273

Phase 35 Hold Fix Optimization
INFO: [Physopt 32-668] Estimated Timing Summary | WNS=0.093 | TNS=0.000 | WHS=-2.258 | THS=-182.590 |
INFO: [Physopt 32-45] Identified 185 candidate nets for hold slack optimization.
INFO: [Physopt 32-712] Optimization is not feasible on net event_counter[8] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[4] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[3] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[1] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[9] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[5] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[10] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net event_counter[12] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net event_counter[17] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net event_counter[16] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net event_counter[27] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net FIT_GBT_STATUS[fsm_errors][0] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[7] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[2] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[11] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[0] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[6] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net FIT_GBT_STATUS[fsm_errors][7] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net event_counter[2] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net event_counter[9] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net event_counter[25] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net event_counter[23] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net event_counter[7] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net event_counter[3] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net event_counter[0] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net event_counter[5] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net event_counter[6] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net event_counter[8] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[4] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[3] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[1] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[9] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[5] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[10] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net event_counter[12] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net event_counter[17] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net event_counter[16] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net event_counter[27] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[7] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[2] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[11] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[0] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net bc_out[6] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net event_counter[2] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net event_counter[9] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net event_counter[25] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net event_counter[23] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net event_counter[7] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net event_counter[3] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net event_counter[0] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net event_counter[5] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net event_counter[6] due to MARK_DEBUG attribute.
INFO: [Physopt 32-234] Optimized 150 nets. Inserted 0 new ZHOLD_DELAYs. Calibrated 0 existing ZHOLD_DELAYs. Inserted 151 buffers.

INFO: [Physopt 32-668] Estimated Timing Summary | WNS=0.093 | TNS=0.000 | WHS=-0.363 | THS=-63.971 |
Phase 35 Hold Fix Optimization | Checksum: 180a9780e

Time (s): cpu = 00:02:12 ; elapsed = 00:00:30 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20981 ; free virtual = 56268
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20981 ; free virtual = 56268
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.093 | TNS=0.000 | WHS=-0.363 | THS=-63.971 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.000  |           20  |              0  |                     9  |          15  |           3  |  00:00:03  |
|  Single Cell Placement   |          0.021  |          0.042  |            0  |              0  |                   215  |           0  |           4  |  00:00:14  |
|  Multi Cell Placement    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           4  |  00:00:02  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Critical Cell           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:01  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |             30  |                     2  |           0  |           2  |  00:00:01  |
|  BRAM Register           |          0.000  |          0.000  |            0  |             62  |                     7  |           0  |           2  |  00:00:02  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin            |          0.029  |          0.058  |            0  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     0  |           1  |           1  |  00:00:00  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.177  |          0.141  |            0  |              0  |                     2  |           0  |           2  |  00:00:01  |
|  Total                   |          0.227  |          0.241  |           20  |             92  |                   237  |          16  |          33  |  00:00:23  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Summary of Hold Fix Optimizations
=================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization               |  WHS Gain (ns)  |  THS Gain (ns)  |  Added LUTs  |  Added FFs  |  Optimized Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT1 and ZHOLD Insertion   |          1.895  |        118.619  |         151  |          0  |             150  |          53  |           1  |  00:00:01  |
|  Total                      |          1.895  |        118.619  |         151  |          0  |             150  |          53  |           1  |  00:00:01  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20981 ; free virtual = 56268
Ending Physical Synthesis Task | Checksum: 1fcecc3e2

Time (s): cpu = 00:02:12 ; elapsed = 00:00:30 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20981 ; free virtual = 56268
INFO: [Common 17-83] Releasing license: Implementation
839 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:23 ; elapsed = 00:00:33 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 21006 ; free virtual = 56293
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 21006 ; free virtual = 56293
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20927 ; free virtual = 56274
INFO: [Common 17-1381] The checkpoint '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/TCM_v1.runs/impl_1/tcm_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20985 ; free virtual = 56289
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: bbd7029b ConstDB: 0 ShapeSum: 840a8ced RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1b5de61d5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20777 ; free virtual = 56081
Post Restoration Checksum: NetGraph: dfcc383f NumContArr: d6122996 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1b5de61d5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20789 ; free virtual = 56093

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1b5de61d5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20746 ; free virtual = 56050

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1b5de61d5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20746 ; free virtual = 56050
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16f3ecce8

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20729 ; free virtual = 56033
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.046 | TNS=-0.046 | WHS=-0.505 | THS=-1507.655|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 199cfb96a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:19 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20727 ; free virtual = 56030
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.046 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: dc61a19a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:20 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20724 ; free virtual = 56028
Phase 2 Router Initialization | Checksum: 1f88016ca

Time (s): cpu = 00:00:44 ; elapsed = 00:00:20 . Memory (MB): peak = 3528.762 ; gain = 0.000 ; free physical = 20724 ; free virtual = 56028

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 43745
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 43744
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1d5edd5ae

Time (s): cpu = 00:01:13 ; elapsed = 00:00:27 . Memory (MB): peak = 3646.738 ; gain = 117.977 ; free physical = 20708 ; free virtual = 56011
INFO: [Route 35-580] Design has 15 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                  CLKA320 |                  CLKA320 |m_cr/m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]|
|                  CLKA320 |                  CLKA320 |m_cr/m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]|
|                  CLKA320 |                  CLKA320 |m_cr/m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]|
|                  CLKA320 |                  CLKA320 |m_cr/m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]|
|                  CLKA320 |                  CLKA320 |m_cr/m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6351
 Number of Nodes with overlaps = 1223
 Number of Nodes with overlaps = 370
 Number of Nodes with overlaps = 149
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.108 | TNS=-1.144 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 9ae48776

Time (s): cpu = 00:02:04 ; elapsed = 00:00:52 . Memory (MB): peak = 3646.738 ; gain = 117.977 ; free physical = 20688 ; free virtual = 55992

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 255
 Number of Nodes with overlaps = 101
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.055 | TNS=-0.531 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 9c7ed42a

Time (s): cpu = 00:02:49 ; elapsed = 00:01:35 . Memory (MB): peak = 3646.738 ; gain = 117.977 ; free physical = 20673 ; free virtual = 55977

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 153
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.045 | TNS=-0.398 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 125424f9a

Time (s): cpu = 00:03:07 ; elapsed = 00:01:51 . Memory (MB): peak = 3646.738 ; gain = 117.977 ; free physical = 20670 ; free virtual = 55974

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 104
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.046 | TNS=-0.379 | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 18e5fc49a

Time (s): cpu = 00:03:22 ; elapsed = 00:02:05 . Memory (MB): peak = 3646.738 ; gain = 117.977 ; free physical = 20682 ; free virtual = 55987
Phase 4 Rip-up And Reroute | Checksum: 18e5fc49a

Time (s): cpu = 00:03:22 ; elapsed = 00:02:05 . Memory (MB): peak = 3646.738 ; gain = 117.977 ; free physical = 20682 ; free virtual = 55987

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 19e97cc49

Time (s): cpu = 00:03:26 ; elapsed = 00:02:06 . Memory (MB): peak = 3646.738 ; gain = 117.977 ; free physical = 20684 ; free virtual = 55988
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.006 | TNS=-0.006 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 23881bb24

Time (s): cpu = 00:03:26 ; elapsed = 00:02:07 . Memory (MB): peak = 3646.738 ; gain = 117.977 ; free physical = 20683 ; free virtual = 55987

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 23881bb24

Time (s): cpu = 00:03:26 ; elapsed = 00:02:07 . Memory (MB): peak = 3646.738 ; gain = 117.977 ; free physical = 20683 ; free virtual = 55987
Phase 5 Delay and Skew Optimization | Checksum: 23881bb24

Time (s): cpu = 00:03:26 ; elapsed = 00:02:07 . Memory (MB): peak = 3646.738 ; gain = 117.977 ; free physical = 20683 ; free virtual = 55987

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ad617f53

Time (s): cpu = 00:03:30 ; elapsed = 00:02:08 . Memory (MB): peak = 3646.738 ; gain = 117.977 ; free physical = 20684 ; free virtual = 55988
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.006 | TNS=-0.006 | WHS=0.045  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 202da43e3

Time (s): cpu = 00:03:31 ; elapsed = 00:02:08 . Memory (MB): peak = 3646.738 ; gain = 117.977 ; free physical = 20683 ; free virtual = 55987
Phase 6 Post Hold Fix | Checksum: 202da43e3

Time (s): cpu = 00:03:31 ; elapsed = 00:02:08 . Memory (MB): peak = 3646.738 ; gain = 117.977 ; free physical = 20683 ; free virtual = 55987

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 18fa65591

Time (s): cpu = 00:03:36 ; elapsed = 00:02:10 . Memory (MB): peak = 3646.738 ; gain = 117.977 ; free physical = 20686 ; free virtual = 55990
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.006 | TNS=-0.006 | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 18fa65591

Time (s): cpu = 00:03:36 ; elapsed = 00:02:10 . Memory (MB): peak = 3646.738 ; gain = 117.977 ; free physical = 20686 ; free virtual = 55990

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.69949 %
  Global Horizontal Routing Utilization  = 7.99054 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 74.7748%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 68.4685%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 18fa65591

Time (s): cpu = 00:03:36 ; elapsed = 00:02:10 . Memory (MB): peak = 3646.738 ; gain = 117.977 ; free physical = 20686 ; free virtual = 55990

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 18fa65591

Time (s): cpu = 00:03:36 ; elapsed = 00:02:10 . Memory (MB): peak = 3646.738 ; gain = 117.977 ; free physical = 20684 ; free virtual = 55988

Phase 10 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y1/GTREFCLK1
Phase 10 Depositing Routes | Checksum: 114f9b3e6

Time (s): cpu = 00:03:38 ; elapsed = 00:02:12 . Memory (MB): peak = 3646.738 ; gain = 117.977 ; free physical = 20679 ; free virtual = 55983

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3646.738 ; gain = 0.000 ; free physical = 20736 ; free virtual = 56041
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.104. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: ace8a7f0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3646.738 ; gain = 0.000 ; free physical = 20739 ; free virtual = 56043
Phase 11 Incr Placement Change | Checksum: 114f9b3e6

Time (s): cpu = 00:04:05 ; elapsed = 00:02:25 . Memory (MB): peak = 3646.738 ; gain = 117.977 ; free physical = 20739 ; free virtual = 56043

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: 1692c3024

Time (s): cpu = 00:04:11 ; elapsed = 00:02:31 . Memory (MB): peak = 3646.738 ; gain = 117.977 ; free physical = 20721 ; free virtual = 56025
Post Restoration Checksum: NetGraph: c9ce664b NumContArr: ba29f0bb Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: 183f85706

Time (s): cpu = 00:04:12 ; elapsed = 00:02:32 . Memory (MB): peak = 3646.738 ; gain = 117.977 ; free physical = 20694 ; free virtual = 55998

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: 183f85706

Time (s): cpu = 00:04:12 ; elapsed = 00:02:32 . Memory (MB): peak = 3646.738 ; gain = 117.977 ; free physical = 20651 ; free virtual = 55955

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: 13286bf1f

Time (s): cpu = 00:04:12 ; elapsed = 00:02:32 . Memory (MB): peak = 3646.738 ; gain = 117.977 ; free physical = 20651 ; free virtual = 55955
 Number of Nodes with overlaps = 0

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 183f75e99

Time (s): cpu = 00:04:28 ; elapsed = 00:02:38 . Memory (MB): peak = 3646.738 ; gain = 117.977 ; free physical = 20614 ; free virtual = 55918
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.030  | TNS=0.000  | WHS=-0.504 | THS=-1502.822|


Phase 13.5 Update Timing for Bus Skew

Phase 13.5.1 Update Timing
Phase 13.5.1 Update Timing | Checksum: 15ef028ab

Time (s): cpu = 00:04:39 ; elapsed = 00:02:40 . Memory (MB): peak = 3646.738 ; gain = 117.977 ; free physical = 20603 ; free virtual = 55907
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.030  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 13.5 Update Timing for Bus Skew | Checksum: d178ee01

Time (s): cpu = 00:04:39 ; elapsed = 00:02:40 . Memory (MB): peak = 3646.738 ; gain = 117.977 ; free physical = 20601 ; free virtual = 55905
Phase 13 Router Initialization | Checksum: 89ce52d3

Time (s): cpu = 00:04:39 ; elapsed = 00:02:40 . Memory (MB): peak = 3646.738 ; gain = 117.977 ; free physical = 20602 ; free virtual = 55906

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.69307 %
  Global Horizontal Routing Utilization  = 7.98427 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 90
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 38
  Number of Partially Routed Nets     = 52
  Number of Node Overlaps             = 0


Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: 1883c2454

Time (s): cpu = 00:04:40 ; elapsed = 00:02:41 . Memory (MB): peak = 3646.738 ; gain = 117.977 ; free physical = 20595 ; free virtual = 55900
INFO: [Route 35-580] Design has 78 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                 CLKsys40 |                  CLKA320 |                                                                                        Orbit_ID_reg[29]/D|
|                 CLKsys40 |                  CLKA320 |                                                                                        Orbit_ID_reg[31]/D|
|                 CLKsys40 |                  CLKA320 |                                                                                        Orbit_ID_reg[30]/D|
|                 CLKsys40 |                  CLKA320 |                                                                                        Orbit_ID_reg[25]/D|
|                 CLKsys40 |                  CLKA320 |                                                                                        Orbit_ID_reg[17]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 522
 Number of Nodes with overlaps = 307
 Number of Nodes with overlaps = 177
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.030  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 1595952a7

Time (s): cpu = 00:04:59 ; elapsed = 00:02:52 . Memory (MB): peak = 3646.738 ; gain = 117.977 ; free physical = 20601 ; free virtual = 55906
Phase 15 Rip-up And Reroute | Checksum: 1595952a7

Time (s): cpu = 00:04:59 ; elapsed = 00:02:52 . Memory (MB): peak = 3646.738 ; gain = 117.977 ; free physical = 20601 ; free virtual = 55906

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 15e545567

Time (s): cpu = 00:05:02 ; elapsed = 00:02:53 . Memory (MB): peak = 3646.738 ; gain = 117.977 ; free physical = 20602 ; free virtual = 55906
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.063  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 16.1 Delay CleanUp | Checksum: 1a834e94f

Time (s): cpu = 00:05:02 ; elapsed = 00:02:53 . Memory (MB): peak = 3646.738 ; gain = 117.977 ; free physical = 20602 ; free virtual = 55907

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 1a834e94f

Time (s): cpu = 00:05:02 ; elapsed = 00:02:53 . Memory (MB): peak = 3646.738 ; gain = 117.977 ; free physical = 20602 ; free virtual = 55907
Phase 16 Delay and Skew Optimization | Checksum: 1a834e94f

Time (s): cpu = 00:05:03 ; elapsed = 00:02:53 . Memory (MB): peak = 3646.738 ; gain = 117.977 ; free physical = 20602 ; free virtual = 55907

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 10351b957

Time (s): cpu = 00:05:07 ; elapsed = 00:02:54 . Memory (MB): peak = 3646.738 ; gain = 117.977 ; free physical = 20605 ; free virtual = 55909
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.063  | TNS=0.000  | WHS=0.048  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 1c7c7f2ef

Time (s): cpu = 00:05:07 ; elapsed = 00:02:54 . Memory (MB): peak = 3646.738 ; gain = 117.977 ; free physical = 20605 ; free virtual = 55909
Phase 17 Post Hold Fix | Checksum: 1c7c7f2ef

Time (s): cpu = 00:05:07 ; elapsed = 00:02:54 . Memory (MB): peak = 3646.738 ; gain = 117.977 ; free physical = 20605 ; free virtual = 55909

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 173ee5668

Time (s): cpu = 00:05:12 ; elapsed = 00:02:56 . Memory (MB): peak = 3646.738 ; gain = 117.977 ; free physical = 20606 ; free virtual = 55910
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.063  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 173ee5668

Time (s): cpu = 00:05:12 ; elapsed = 00:02:56 . Memory (MB): peak = 3646.738 ; gain = 117.977 ; free physical = 20606 ; free virtual = 55910

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.69894 %
  Global Horizontal Routing Utilization  = 7.98939 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 19 Route finalize | Checksum: 173ee5668

Time (s): cpu = 00:05:13 ; elapsed = 00:02:56 . Memory (MB): peak = 3646.738 ; gain = 117.977 ; free physical = 20606 ; free virtual = 55910

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: 173ee5668

Time (s): cpu = 00:05:13 ; elapsed = 00:02:56 . Memory (MB): peak = 3646.738 ; gain = 117.977 ; free physical = 20604 ; free virtual = 55909

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 19b33a3f6

Time (s): cpu = 00:05:15 ; elapsed = 00:02:58 . Memory (MB): peak = 3646.738 ; gain = 117.977 ; free physical = 20604 ; free virtual = 55909

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.063  | TNS=0.000  | WHS=0.048  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 22 Post Router Timing | Checksum: 1b9024c96

Time (s): cpu = 00:05:27 ; elapsed = 00:03:01 . Memory (MB): peak = 3646.738 ; gain = 117.977 ; free physical = 20638 ; free virtual = 55942
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:27 ; elapsed = 00:03:01 . Memory (MB): peak = 3646.738 ; gain = 117.977 ; free physical = 20817 ; free virtual = 56122

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
873 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:34 ; elapsed = 00:03:04 . Memory (MB): peak = 3646.738 ; gain = 117.977 ; free physical = 20817 ; free virtual = 56122
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3646.738 ; gain = 0.000 ; free physical = 20817 ; free virtual = 56122
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3646.738 ; gain = 0.000 ; free physical = 20723 ; free virtual = 56103
INFO: [Common 17-1381] The checkpoint '/home/dfinogee/git/alice-fit-fpga/firmware/FT0/TCM_v1/build/TCM_v1.runs/impl_1/tcm_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3646.738 ; gain = 0.000 ; free physical = 20793 ; free virtual = 56118
Command: write_bitstream -force tcm.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
CRITICAL WARNING: [Vivado 12-1790] Evaluation License Warning: This design contains one or more IP cores that use separately licensed features. If the design has been configured to make use of evaluation features, please note that these features will cease to function after a certain period of time. Please consult the core datasheet to determine whether the core which you have configured will be affected. Evaluation features should NOT be used in production systems.

Evaluation cores found in this design:
    IP core 'tri_mode_ethernet_mac_0' (tri_mode_ethernet_mac_0_block) was generated with multiple features:
        IP feature 'eth_avb_endpoint@2015.04' was enabled using a hardware_evaluation license.
        IP feature 'tri_mode_eth_mac@2015.04' was enabled using a bought license.

Resolution: If a new IP Core license was added, in order for the new license to be picked up, the current netlist needs to be updated by resetting and re-generating the IP output products before bitstream generation.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP MULA/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input MULA/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP MULA/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input MULA/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP MULA/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input MULA/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP MULA1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input MULA1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP MULA1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input MULA1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP MULA/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive output MULA/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP MULA/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive multiplier stage MULA/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP MULA1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg multiplier stage MULA1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP MULC/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg multiplier stage MULC/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X78Y35:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal ipbus_module/clocks/pll/inst/clkout2_PLL125 on the ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1 pin of ipbus_module/clocks/pll/inst/plle2_adv_inst does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC RTSTAT-10] No routable loads: 149 net(s) have no routable loads. The problem bus(es) and/or net(s) are FitGbtPrg/FIT_GBT_STATUS[datagen_report][size][4], FitGbtPrg/FIT_GBT_STATUS[datagen_report][size][5], FitGbtPrg/FIT_GBT_STATUS[datagen_report][size][6], FitGbtPrg/FIT_GBT_STATUS[datagen_report][size][7], PM_SC[2].pm_spiA/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, PM_SC[6].pm_spiA/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, PM_SC[1].pm_spiC/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, PM_SC[1].pm_spiA/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, PM_SC[0].pm_spiC/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, PM_SC[9].pm_spiA/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, PM_SC[8].pm_spiC/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, fl_upg/BF/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, PM_SC[8].pm_spiA/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i... and (the first 15 of 122 listed).
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: MULA/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 12 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Overwriting "TIMESTAMP" with "E4AB1757" for option USR_ACCESS
TIMESTAMP = Tue Sep 28 17:29:23 2021

Creating bitmap...
Creating bitstream...
Writing bitstream ./tcm.bit...
Writing bitstream ./tcm.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
884 Infos, 12 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:45 ; elapsed = 00:00:24 . Memory (MB): peak = 3936.953 ; gain = 0.000 ; free physical = 20769 ; free virtual = 56107
INFO: [Common 17-206] Exiting Vivado at Tue Sep 28 17:29:30 2021...
[Tue Sep 28 17:29:35 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:06:28 ; elapsed = 00:15:11 . Memory (MB): peak = 2309.375 ; gain = 0.000 ; free physical = 22740 ; free virtual = 58079
# open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2309.375 ; gain = 0.000 ; free physical = 22657 ; free virtual = 57995
INFO: [Netlist 29-17] Analyzing 2071 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2805.723 ; gain = 45.008 ; free physical = 21957 ; free virtual = 57295
Restored from archive | CPU: 1.820000 secs | Memory: 54.135757 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2805.723 ; gain = 45.008 ; free physical = 21957 ; free virtual = 57295
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.723 ; gain = 0.000 ; free physical = 21963 ; free virtual = 57301
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 100 instances were transformed.
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS(x2)): 80 instances
  RAM64M => RAM64M (RAMD64E(x4)): 10 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances
  SRLC32E => SRL16E: 2 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2805.723 ; gain = 496.348 ; free physical = 21963 ; free virtual = 57301
# report_timing_summary -file impl_1_timing_summary.log
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Common 17-206] Exiting Vivado at Tue Sep 28 17:29:52 2021...
