[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of CDCE62005RGZT production of TEXAS INSTRUMENTS from the text:SerDes Cleaned□ClockData\nDSP\nCDCE62005Recovered□ClockDSP Clock\nADC□Clock\nADC□Clock\nDAC□Clock\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nReference\nDesign\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, use insafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.CDCE62005\nSCAS862G –NOVEMBER 2008 –REVISED JULY 2016\nCDCE62005 3:5Clock Generator, JitterCleaner withIntegrated DualVCOs\n11Features\n1•Superior Performance:\n–Low Noise Clock Generator: 550fsrmstypical\n(10kHz to20MHz Integration Bandwidth),\nFC=100MHz\n–Low Noise Jitter Cleaner: 2.6psrmstypical\n(10kHz to20MHz Integration Bandwidth),\nFC=100MHz\n•Flexible Frequency Planning:\n–5Fully Configurable Outputs: LVPECL, LVDS,\nLVCMOS andSpecial High Swing Output\nModes\n–Unique Dual-VCO Architecture Supports a\nWide Tuning Range: 1.750 GHz to2.356 GHz\n–Output Frequency Ranges from 4.25 MHz to\n1.175 GHz inSynthesizer Mode\n–Output Frequency upto1.5GHz inFan-Out\nMode\n–Independent Coarse Skew Control onall\nOutputs\n•High Flexibility:\n–Integrated EEPROM Determines Device\nConfiguration atPower-up\n–Smart Input Multiplexer Automatically Switches\nBetween One ofThree Reference Inputs\n•7-mm ×7-mm 48-Pin VQFN Package (RGZ)\n•–40°Cto+85°CTemperature Range\n2Applications\n•Wireless Infrastructure\n•Switches andRouters\n•Medical Electronics\n•Military andAerospace\n•Industrial3Description\nThe CDCE62005 isahigh performance clock\ngenerator and distributor featuring lowoutput jitter, a\nhigh degree ofconfigurability viaaSPIinterface, and\nprogrammable start upmodes determined byon-chip\nEEPROM. Specifically tailored for clocking data\nconverters and high-speed digital signals, the\nCDCE62005 achieves jitter performance well under 1\npsRMS (10kHz to20MHz integration bandwidth).\nThe CDCE62005 incorporates asynthesizer block\nwith partially integrated loop filter, aclock distribution\nblock including programmable output formats, and an\ninput block featuring aninnovative smart multiplexer.\nThe clock distribution block includes five individually\nprogrammable outputs that can beconfigured to\nprovide different combinations ofoutput formats\n(LVPECL, LVDS, LVCMOS). Each output canalso be\nprogrammed toaunique output frequency (upto1.5\nGHz) and skew relationship via aprogrammable\ndelay block (note that frequency range depends on\noperational mode and output format selected). Ifall\noutputs are configured insingle-ended mode (for\nexample, LVCMOS), theCDCE62005 supports upto\ntenoutputs. Each output canselect one offour clock\nsources tocondition and distribute including any of\nthethree clock inputs ortheoutput ofthefrequency\nsynthesizer. The input block includes two universal\ndifferential inputs which support frequencies inthe\nrange of40kHz to500 MHz and anauxiliary input\nthat can beconfigured toconnect toanexternal\ncrystal viaanonchip oscillator block.\nThe smart input multiplexer has two modes of\noperation, manual and automatic. Inmanual mode,\ntheuser selects thesynthesizer reference viatheSPI\ninterface. Inautomatic mode, theinput multiplexer will\nautomatically select between thehighest priority input\nclock available.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nCDCE62005 VQFN (48) 7.00 mm×7.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedatasheet.\nApplication Example\n2CDCE62005\nSCAS862G –NOVEMBER 2008 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 4\n6Specifications ......................................................... 6\n6.1 Absolute Maximum Ratings ...................................... 6\n6.2 ESD Ratings .............................................................. 6\n6.3 Thermal Information .................................................. 6\n6.4 Electrical Characteristics ........................................... 7\n6.5 Timing Requirements .............................................. 11\n6.6 SPIBus Timing Characteristics .............................. 11\n6.7 Typical Characteristics ............................................ 12\n7Parameter Measurement Information ................ 13\n8Detailed Description ............................................ 14\n8.1 Overview ................................................................. 14\n8.2 Functional Block Diagrams ..................................... 148.3 Feature Description ................................................. 20\n8.4 Device Functional Modes ........................................ 52\n8.5 Programming ........................................................... 55\n8.6 Register Maps ......................................................... 61\n9Application andImplementation ........................ 70\n9.1 Application Information ............................................ 70\n9.2 Typical Application .................................................. 70\n10Power Supply Recommendations ..................... 74\n11Layout ................................................................... 76\n11.1 Layout Guidelines ................................................. 76\n11.2 Layout Example .................................................... 76\n12Device andDocumentation Support ................. 77\n12.1 Trademarks ........................................................... 77\n12.2 Documentation Support ........................................ 77\n12.3 Electrostatic Discharge Caution ............................ 77\n12.4 Glossary ................................................................ 77\n13Mechanical, Packaging, andOrderable\nInformation ........................................................... 77\n4Revision History\nChanges from Revision F(January 2015) toRevision G Page\n•Removed minimum andmaximum values andadded typical value toon-chip load capacitance inElectrical\nCharacteristics ....................................................................................................................................................................... 7\nChanges from Revision E(July 2014) toRevision F Page\n•Added Low Noise Clock Generator: 550fsrmstypical (10kHz to20MHz Integration Bandwidth), FC=100MHz in\nFeatures section ..................................................................................................................................................................... 1\n•Added Low Noise Jitter Cleaner: 2.6psrmstypical (10kHz to20MHz Integration Bandwidth), FC=100MHz in\nFeatures section ..................................................................................................................................................................... 1\nChanges from Revision D(April 2011) toRevision E Page\n•Changed Added, updated, orrevised thefollowing sections: Features ;Application andImplementation ;Power\nSupply Recommendations ;Layout ;Device andDocumentation Support ;Mechanical, Packaging, andOrdering\nInformation ............................................................................................................................................................................. 1\n•Changed BitName from LOCKW(3) toLOCKW(2) .............................................................................................................. 48\n•Changed BitName from LOCKW(2) toLOCKW(1) .............................................................................................................. 48\n•Changed BitName from LOCKW(1) toLOCKW(0) .............................................................................................................. 48\n•Changed REGISTER.BIT from 5.26 to5.25, from 5.25 to5.24, from 5.24 to5.23, from 5.23 to5.22. .............................. 48\nChanges from Revision C(February, 2010) toRevision D Page\n•Changed 0to1inSPI_LE description ................................................................................................................................... 4\n•Changed lastsentence inDescription column ofPin46andPin2....................................................................................... 5\n•Changed Outputs toOutput 1inPLVCMOS Test Conditions, changed PDtoPower_Down inLVCMOS INPUT MODE,\nanddeleted (LVCMOS signals) from Input capacitance inElectrical Characteristics ............................................................ 7\n•Changed TIMING REQUIREMENTS table ........................................................................................................................... 11\n•Added 1rowtoTIMING Requirements table -Input Clock Slew Rate... ............................................................................. 11\n3CDCE62005\nwww.ti.com SCAS862G –NOVEMBER 2008 –REVISED JULY 2016\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated•Added SPICONTROL INTERFACE TIMING section .......................................................................................................... 11\n•Changed Functional Block Diagrams .................................................................................................................................. 14\n•Changed pinnames inFigure 11......................................................................................................................................... 15\n•Changed Feedback Divider value inFigure 15.................................................................................................................... 18\n•Changed are25°Cto(nominal conditions) inTable 3......................................................................................................... 21\n•Changed Poer Down state SPIPort status from ONtoOFF inTable 4.............................................................................. 22\n•Changed Figure 18.............................................................................................................................................................. 23\n•Changed Table 5................................................................................................................................................................. 24\n•Added note toTable 7.......................................................................................................................................................... 25\n•Changed AUXSEL from Xto0inTable 7............................................................................................................................ 25\n•Added note toTable 21........................................................................................................................................................ 39\n•Added new sections Crystal Input Interface ,VCO Calibration ,andStartup Time Estimation ............................................. 48\n•Changed Serial Peripheral Interface (SPI) section ............................................................................................................... 55\n•Changed Table 6toTable 38inWriting toEEPROM section ............................................................................................. 60\n•Changed RAM bit1andRAM bit2inTable 43................................................................................................................... 64\n•Added note andchanged Smart MUX description inTable 45............................................................................................ 66\n•Changed 1to0inrows PRINVBB andSECINVB6 inthedescription column..................................................................... 66\n•Changed RAM bit22from 0to1andchanged RAM bit24from 0to1inTable 47........................................................... 68\n•Changed Table 48............................................................................................................................................................... 69\nChanges from Revision B(July, 2009) toRevision C Page\n•Deleted LVCMOS INPUT MODE (AUX_IN) section from Electrical Characteristics table ..................................................... 7\n2 3 4 5 6 7 11314151628 27 26 25\n17181931 30 29\n43424140393837\n8 9 1020212234 33 32\n464544\n11 1236 35\n48472324 PLL_LOCK\nREG_CAP2\nVCC2_PLL\nEXT_LFP\nEXT_LFN\nVCC2_PLL\nAUX IN\nVCC_AUXIN\nPRI_REF+\nPRI_REF-\nVCC_IN_PRI\nVBB\nVCC_IN_SECSEC_REF- SEC_REF+ REG_CAP1VCC1_PLLU4P U4N\nVCC_OUTU3P U3N\nVCC_OUT\nPower_DownAUX OUTSYNCVCC_AUXOUTU2PU2NVCC_OUTU1PU1NVCC_OUTSPI_MISOSPI_MOSISPI_CLKSPI_LE VCC_OUT U0P U0N VCC_OUT TESTOUTA REF_SEL VCC_OUT TEST_MODE VCC_VCO VCC_VCO GND_VCO\nCDCE62005\n(Top View)\n4CDCE62005\nSCAS862G –NOVEMBER 2008 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated(1) Note: The internal memory (EEPROM andRAM) aresourced from various power pins. AllVCC connections must bepowered forproper\nfunctionality ofthedevice.5PinConfiguration andFunctions\nRGZ Package\n48-Pin VQFN\nTopView\nPinFunctions(1)\nPIN\nTYPE DESCRIPTION\nNAME NO,\nVCC_OUT 8,11,18,21,\n26,29,32Power3.3-V Supply fortheOutput Buffers andOutput Dividers\nVCC_AUXOUT 15 Power 3.3-V toPower theAUX_OUT circuitry\nVCC1_PLL 5 A.Power 3.3-V PLL Supply Voltage forthePLL circuitry. (Filter Required)\nVCC2_PLL 39,42 A.Power 3.3-V PLL Supply Voltage forthePLL circuitry. (Filter Required)\nVCC_VCO 34,35 A.Power 3.3-V VCO Input Buffer andCircuitry Supply Voltage. (Filter Required)\nVCC_IN_PRI 47 A.Power 3.3-V References Input Buffer andCircuitry Supply Voltage.\nVCC_IN_SEC 1 A.Power 3.3-V References Input Buffer andCircuitry Supply Voltage.\nVCC_AUXIN 44 A.Power 3.3-V Crystal Oscillator Input Circuitry.\nGND_VCO 36 Ground Ground thatconnects toVCO Ground. (VCO_GND isshorted toGND)\nGND PAD Ground Ground isonThermal PAD. See Layout recommendation\nSPI_MISO22 O3-state LVCMOS Output thatisenabled when SPI_LE isasserted low. Itistheserial Data\nOutput totheSPIbusinterface\nSPI_LE\n25 ILVCMOS input, control Latch Enable forSerial Programmable Interface (SPI), with\nHysteresis inSPIMode. The input hasaninternal 150-kΩpull-up resistor ifleft\nunconnected itwilldefault tologic level 1.The SPI_LE status also impacts whether the\ndevice loads theEEPROM intothedevice registers atpower up.SPI_LE hastobelogic 1\nbefore thePower_Down pintoggles low-to-high inorder fortheEEPROM toload properly.\n5CDCE62005\nwww.ti.com SCAS862G –NOVEMBER 2008 –REVISED JULY 2016\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedPinFunctions(1)(continued)\nPIN\nTYPE DESCRIPTION\nNAME NO,\nSPI_CLK\n24 ILVCMOS input, serial Control Clock Input fortheSPIbusinterface, with Hysteresis. The\ninput hasaninternal 150-kΩpull-up resistor ifleftunconnected itwilldefault tologic level\n1.\nSPI_MOSI\n23 ILVCMOS input, Master OutSlave Inasaserial Control Data Input toCDCE62005 forthe\nSPIbusinterface. The input hasaninternal 150-kΩpull-up resistor ifleftunconnected it\nwilldefault tologic level 1.\nTEST_MODE 33 I This pinshould betiedhigh orleftunconnected.\nREF_SEL\n31 IIfAuto Reference Select Mode isOFF thisPinacts asExternal Input Reference Select\nPin;\nThe REF_SEL signal selects oneofthetwoinput clocks:\nREF_SEL [1]:PRI_REF isselected; REF_SEL [0]:SEC_REF isselected;\nThe input hasaninternal 150-kΩpull-up resistor ifleftunconnected itwilldefault tologic\nlevel 1.IfAuto Reference Select Mode inON(forexample, EECLKSEL bit--Register 5\nBit5--is1),then REF_SEL pininput setting isignored.\nPower_Down\n12 IActive Low. Power down mode canbeactivated viathispin.See Table 4formore details.\nThe input hasaninternal 150-kΩpull-up resistor ifleftunconnected itwilldefault tologic\nlevel 1.SPI_LE hastobeHIGH inorder fortherising edge ofPower_Down signal toload\ntheEEPROM.\nSYNC\n14 IActive Low. Sync mode canbeactivated viathispin.See Table 4formore details. The\ninput hasaninternal 150-kΩ,pull-up resistor ifleftunconnected itwilldefault tologic level\n1.\nAUX IN43 IAuxiliary Input isasingle ended input including anon-board oscillator circuit sothata\ncrystal may beconnected.\nAUX OUT13 OAuxiliary Output LVCMOS level thatcanbeprogrammed viaSPIinterface tobedriven by\nOutput 2orOutput 3.\nPRI_REF+45 IUniversal Input Buffer (LVPECL, LVDS, LVCMOS) positive input forthePrimary\nReference Clock.\nPRI_REF –46 IUniversal Input Buffer (LVPECL, LVDS) negative input forthePrimary Reference Clock.\nIncase ofLVCMOS input onPRI_REF+, connect thispinthrough 1-kΩresistor toGND.\nSEC_REF+3 IUniversal Input Buffer (LVPECL, LVDS, LVCMOS) positive input fortheSecondary\nReference Clock.\nSEC_REF –\n2 IUniversal Input Buffer (LVPECL, LVDS,) negative input fortheSecondary Reference\nClock. Incase ofLVCMOS input onSEC_REF+, connect thispinthrough 1-kΩresistor to\nGND.\nTESTOUTA 30 Analog Reserved. PullDown toGND Viaa1-kΩResistor.\nREG_CAP1 4 Analog Capacitor fortheinternal Regulator. Connect toa10-µFCapacitor (X5R orX7R)\nREG_CAP2 38 Analog Capacitor fortheinternal Regulator. Connect toa10-µFCapacitor (X5R orX7R)\nVBB 48 Analog Capacitor fortheinternal termination Voltage. Connect toa1-µFCapacitor (X5R orX7R)\nEXT_LFP 40 Analog External Loop Filter Input Positive\nEXT_LFN 41 Analog External Loop Filter Input Negative.\nPLL_LOCK 37 O Output thatindicates PLL Lock Status. See Figure 31.\nU0P:U0N\nU1P:U1N\nU2P:U2N\nU3P:U3N\nU4P:U4N27,28\n19,20\n16,17\n9,10\n6,7OThe Main outputs ofCDCE62005 areuser definable andcanbeanycombination ofupto\n5LVPECL outputs, 5LVDS outputs orupto10LVCMOS outputs. The outputs are\nselectable viaSPIinterface. The power-up setting isEEPROM configurable.\n6CDCE62005\nSCAS862G –NOVEMBER 2008 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage tothedevice. These arestress ratings\nonly andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under recommended operating\nconditions isnotimplied. Exposure toabsolute –maximum –rated conditions forextended periods may affect device reliability.\n(2) Allsupply voltages have tobesupplied simultaneously.\n(3) The input andoutput negative voltage ratings may beexceeded iftheinput andoutput clamp –current ratings areobserved.6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVCC Supply voltage range(2)–0.5 4.6 V\nVI Input voltage range(3)–0.5 VCC +0.5 V\nVO Output voltage range(3)–0.5 VCC +0.5 V\nInput Current (VI<0,VI>VCC) ±20 mA\nOutput current forLVPECL/LVCMOS Outputs (0<VO<VCC) ±50 mA\nTJ Junction temperature 125 °C\nTstg Storage temperature –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nMIN MAX UNIT\nV(ESD) Electrostatic dischargeHuman body model (HBM), perANSI/ESDA/JEDEC JS-001, all\npins(1)2000\nV\nCharged device model (CDM), perJEDEC specification\nJESD22-C101, allpins(2)750\n(1) The package thermal impedance iscalculated inaccordance with JESD 51andJEDEC2S2P (high-k board).\n(2) Connected toGND with 36thermal vias (0,3 mmdiameter).\n(3) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .\n(4) JEDEC Compliant Board (6X6 VIAs onPAD), Ariflow =0LFM\n(5) JEDEC Compliant Board (6X6 VIAs onPAD) ,Airflow =100LFM\n(6) Recommended Layout (7X7 VIAs onPAD), Airflow =0LFM\n(7) Recommended Layout (7X7 VIAs onPAD), Airflow =100LFM\n(8)θJP(Junction –Pad) isused fortheQFN Package, because themain heat flow isfrom theJunction totheGND-Pad oftheQFN.6.3 Thermal Information(1)(2)\nTHERMAL METRIC(3)RGZ\nUNIT\n48PINS\nRθJA Junction-to-ambient thermal resistance28.9(4)\n°C/W20.4(5)\n27.3(6)\n20.3(7)\nRθJC(top) Junction-to-case (top) thermal resistance 12.9 °C/W\nRθJB Junction-to-board thermal resistance 4.0 °C/W\nψJT Junction-to-top characterization parameter 0.2 °C/W\nψJB Junction-to-board characterization parameter 4.0 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 0.9 °C/W\nθJP Junction-to-pad(8)2(4)\n°C/W2(5)\n2(6)\n2(7)\n7CDCE62005\nwww.ti.com SCAS862G –NOVEMBER 2008 –REVISED JULY 2016\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated(1) Alltypical values areatVCC=3.3V,temperature =25°C6.4 Electrical Characteristics\nrecommended operating conditions fortheCDCE62005 device forunder thespecified Industrial temperature range of–40°C\nto85°C\nPARAMETER TEST CONDITIONS MIN TYP(1)MAX UNIT\nPOWER SUPPLY\nVCC Supply voltage 3 3.3 3.6 V\nVCC_PLL ,\nVCC_IN ,\nVCC_VCO ,\nVCCAAnalog supply voltage 3 3.3 3.6\nPLVPECLREF at30.72,MHz, Outputs are\nLVPECLOutput 1=491.52 MHz\nOutput 2=245.76 MHz\nOutput 3=122.88 MHz\nOutput 4=61.44 MHz\nOutput 5=30.72 MHz\nIncase ofLVCMOS\nOutput1 =245.76 MHz1.9 W\nPLVDSREF at30.72 MHz, Outputs are\nLVDS1.65 W\nPLVCMOSREF at30.72 MHz, Outputs are\nLVCMOS1.8 W\nPOFF REF at30.72 MHzDividers aredisabled. Outputs are\ndisabled.0.75 W\nPPD Device ispowered down 20 mW\nDIFFERENTIAL INPUT MODE (PRI_REF, SEC_REF)\nVINDifferential input amplitude (VIN–\nV/IN)0.1 1.3 V\nVIC Common-mode input voltage 1.0 VCC–0.3 V\nIIHDifferential input current high (no\ninternal termination)VI=VCC,VCC=3.6V 20μA\nIILDifferential input current low(no\ninternal termination)VI=0V,VCC=3.6V –20 20μA\nInput Capacitance onPRI_REF,\nSEC_REF3 pF\nCRYSTAL INPUT SPECIFICATIONS\nOn-chip load capacitance 10 pF\nEquivalent series resistance (ESR) 50Ω\nLVCMOS INPUT MODE (SPI_CLK, SPI_MOSI, SPI_LE, Power_Down, SYNC, REF_SEL, PRI_REF, SEC_REF )\nLow-level input voltage LVCMOS, 0 0.3xVCC V\nHigh-level input voltage LVCMOS 0.7xVCC VCC V\nVIK LVCMOS input clamp voltage VCC=3V,II=–18mA –1.2 V\nIIH LVCMOS input current VI=VCC,VCC=3.6V 20μA\nIILLVCMOS input (Except PRI_REF\nandSEC_REF)VI=0V,VCC=3.6V –10 –40μA\nIILLVCMOS input (PRI_REF and\nSEC_REF)VI=0V,VCC=3.6V –10 10μA\nCI Input capacitance VI=0VorVCC 3 pF\nSPIOUTPUT (MISO) /PLL_LOCK OUTPUT\nIOH High-level output current VCC=3.3V, VO=1.65 V –30 mA\nIOL Low-level output current VCC=3.3V, VO=1.65 V 33 mA\nVOHHigh-level output voltage for\nLVCMOS outputsVCC=3V, IOH=−100μA VCC–0.5 V\nVOLLow-level output voltage for\nLVCMOS outputsVCC=3V, IOL=100μA 0.3 V\nCO Output capacitance onMISO VCC =3.3V;VO=0VorVCC(1)3 pF\nIOZH3-state output currentVO=VCC\nVO=0V5\nμA\nIOZL –5\n8CDCE62005\nSCAS862G –NOVEMBER 2008 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedElectrical Characteristics (continued)\nrecommended operating conditions fortheCDCE62005 device forunder thespecified Industrial temperature range of–40°C\nto85°C\nPARAMETER TEST CONDITIONS MIN TYP(1)MAX UNIT\nEEPROM\nEEcy Programming cycle ofEEPROM 100 1000 Cycles\nEEret Data retention 10 Years\nVBB\nVBBTermination voltage forreference\ninputs.IBB=–0.2mA, Depending onthe\nsetting.0.9 1.9 V\nINPUT BUFFERS INTERNAL TERMINATION RESISTORS (PRI_REF andSEC_REF)\nTermination resistance Single ended 50 Ω\nPHASE DETECTOR\nfCPmax Charge pump frequency 0.04 40 MHz\nLVCMOS OUTPUT /AUXILIARY OUTPUT(1)\nfclk Output frequency (see Figure 7) Load =5pFtoGND 0 250 MHz\nVOHHigh-level output voltage for\nLVCMOS outputsVCC=mintomax IOH=–100μA VCC–0.5\nVOLLow-level output voltage for\nLVCMOS outputsVCC=mintomax IOL=100 µA 0.3 V\nIOH High-level output current VCC=3.3V VO=1.65 V –30 mA\nIOL Low-level output current VCC=3.3V VO=1.65 V 33 mA\ntphoReference (PRI_REF orSEC_REF)\ntoOutput Phase offsetOutputs aresetto122.88 MHz,\nReference at30.72 MHz0.35 ns\ntpd(LH)/\ntpd(HL)Propagation delay from PRI_REF\norSEC_REF toOutputsCrosspoint toVCC/2,Bypass Mode 4 ns\ntsk(o) Skew, output tooutput ForY0toY4AllOutputs setat200MHz, Reference\n=200MHz75 ps\nCO Output capacitance onY0toY4 VCC=3.3V;VO=0VorVCC 5 pF\nIOZH3-State LVCMOS output currentVO=VCC 5 μA\nIOZL VO=0V –5 μA\nIOPDHPower Down output currentVO=VCC 25μA\nIOPDL VO=0V 5μA\nDuty cycle LVCMOS 45% 55%\ntslew-rate Output rise/fall slew rate 3.6 5.2 V/ns\n9CDCE62005\nwww.ti.com SCAS862G –NOVEMBER 2008 –REVISED JULY 2016\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedElectrical Characteristics (continued)\nrecommended operating conditions fortheCDCE62005 device forunder thespecified Industrial temperature range of–40°C\nto85°C\nPARAMETER TEST CONDITIONS MIN TYP(1)MAX UNIT\n(2) The phase ofLVCMOS islagging inreference tothephase ofLVDS.\n(3) The tsk(o)specification isonly valid forequal loading ofalloutputs.\n(4) Alltypical values areatVCC=3.3V,temperature =25°CLVDS OUTPUT(1)(2)\nfclk Output frequency (see Figure 8) Configuration Load 0 800 MHz\n|VOD| Differential output voltage RL=100Ω 270 550 mV\nΔVOD LVDS VOD magnitude change 50 mV\nOffset Voltage 40°Cto85°C 1.24 V\nΔVOS VOS magnitude change 40 mV\nShort circuit Vout+ toground VOUT =0 27 mA\nShort circuit Vout –toground VOUT =0 27 mA\ntphoReference (PRI_REF orSEC_REF)\ntooutput phase offsetOutputs aresetto491.52 MHz\nReference at30.72 MHz1.65 ns\ntpd(LH) /tpd(\nHL)Propagation delay from PRI_REF\norSEC_REF tooutputsCrosspoint toCrosspoint, Bypass\nMode3.1 ns\ntsk(o)(3)Skew, output tooutput ForY0toY4 AllOutputs setat200MHz 25 ps\nCO Output capacitance onY0toY4 VCC=3.3V;VO=0VorVCC 5 pF\nIOPDH Power down output current VO=VCC 25μA\nIOPDL Power down output current VO=0V 5μA\nDuty cycle 45% 55%\ntr/tf Rise andfalltime 20% to80% ofVOUT(PP) 110 160 190 ps\nLVCMOS-TO-LVDS(4)\ntskP_cOutput skew between LVCMOS\nandLVDS outputsVCC/2toCrosspoint. Output areatthe\nsame output frequency andusethe\nsame output divider configuration.0.9 1.4 1.9 ns\nLVPECL OUTPUT\nfclkOutput frequency, Configuration\nload (see Figure 9andFigure 10)0 1500 MHz\nVOHLVPECL high-level output voltage\nloadVCC–1.06 VCC–0.88 V\nVOLLVPECL low-level output voltage\nloadVCC–2.02 VCC–1.58 V\n|VOD| Differential output voltage 610 970 mV\ntpho Reference toOutput Phase offsetOutputs aresetto491.52 MHz,\nReference at30.72 MHz1.47 ns\ntpd(LH) /\ntpd(HL)Propagation delay from PRI_REF\norSEC_REF tooutputsCrosspoint toCrosspoint, Bypass\nMode3.4 ns\ntsk(o) Skew, output tooutput ForY0toY4 AllOutputs setat200MHz 25 ps\nCO Output capacitance onY0toY4 VCC=3.3V;VO=0VorVCC 5 pF\nIOPDHPower Down output currentVO=VCC 25μA\nIOPDL VO=0V 5μA\nDuty Cycle 45% 55%\ntr/tf Rise andfalltime 20% to80% ofVOUT(PP) 55 75 135 ps\n10CDCE62005\nSCAS862G –NOVEMBER 2008 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedElectrical Characteristics (continued)\nrecommended operating conditions fortheCDCE62005 device forunder thespecified Industrial temperature range of–40°C\nto85°C\nPARAMETER TEST CONDITIONS MIN TYP(1)MAX UNIT\nLVDS-TO-LVPECL\ntskP_COutput skew between LVDS and\nLVPECL outputsCrosspoint toCrosspoint output\ndividers areconfigured identically.0.9 1.1 1.3 ns\nLVCMOS-TO-LVPECL\ntskP_COutput skew between LVCMOS\nandLVPECL outputsVCC/2toCrosspoint output dividers\nareconfigured identically.–150 260 700 ps\nLVPECL HI-SWING OUTPUT\nVOHLVPECL high-level output voltage\nloadVCC–1.11 VCC–0.87 V\nVOLLVPECL low-level output voltage\nloadVCC–2.06 VCC–1.73 V\n|VOD| Differential output voltage 760 1160 mV\ntr/tf Rise andfalltime 20% to80% ofVOUT(PP) 55 75 135 ps\nBit30\nBit0 = 0 Bit1 Bit2Bit31t2t3t4t5\nt8\nt7\nt6t9SPI_CLK\nSPI_MOSI\nSPI_MISO\nSPI_LE\nBit0 Bit1 Bit30 Bit29t1\nt2 t3t4t5\nt6t7Bit31SPI_CLK\nSPI_MOSI\nSPI_LE\n11CDCE62005\nwww.ti.com SCAS862G –NOVEMBER 2008 –REVISED JULY 2016\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated6.5 Timing Requirements\nover recommended ranges ofsupply voltage, load andoperating free airtemperature (unless otherwise noted)\nMIN NOM MAX UNIT\nPRI_REF/SEC_REF REQUIREMENTS\nfmaxMaximum Clock Frequency Applied toPRI_REF andSEC_REF infan-out mode 1500 MHz\nMaximum Clock Frequency Applied toSmart Multiplexer input Divider 500 MHz\nMaximum Clock Frequency Applied toReference Divider 250 MHz\nForSingle ended Inputs (LVCMOS) onPRI_REF andSEC_REF 250 MHz\nDuty cycle ofPRI_REF orSEC_REF atVCC/2 40% 60%\nInput Clock Slew Rate (Differential andSingle ended) 1 V/ns\nPower_Down, SYNC, REF_SEL REQUIREMENTS\ntr/tf Rise andfalltime ofthePower_Down, SYNC, REF_SEL signal from 20% to80% ofVCC 4 ns\n6.6 SPIBus Timing Characteristics\nMIN NOM MAX UNIT\nfClock Clock Frequency forthe\nSPI_CLK20 MHz\nt1 SPI_LE toSPI_CLK setup time See Figure 1andFigure 2 10 ns\nt2 SPI_MOSI toSPI_CLK setup\ntimeSee Figure 1andFigure 2 10 ns\nt3 SPI_MOSI toSPI_CLK hold\ntimeSee Figure 1andFigure 2 10 ns\nt4 SPI_CLK high duration See Figure 1andFigure 2 25 ns\nt5 SPI_CLK lowduration See Figure 1andFigure 2 25 ns\nt6 SPI_CLK toSPI_LE Hold time See Figure 1andFigure 2 10 ns\nt7 SPI_LE Pulse Width See Figure 1andFigure 2 20 ns\nt8 SPI_CLK toMISO data valid See Figure 2 10 ns\nt9 SPI_LE toSPI_MISO Data Valid See Figure 2 10 ns\nFigure 1.Timing Diagram forSPIWrite Command\nFigure 2.Timing Diagram forSPIRead Command\nV\n12CDCE62005\nSCAS862G –NOVEMBER 2008 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated6.7 Typical Characteristics\nFigure 3.LVPECL Output Swing VsFrequency Figure 4.HiSwing LVPECL Output Swing vsFrequency\nFigure 5.LVDS Output Swing vsFrequencyFigure 6.LVCMOS Output Swing vsFrequency\n50 Ω 50 ΩOscilloscope\nVcc-2\n50 Ω\n50 Ω\nOscilloscope150 Ω 150 Ω\nOscilloscope 100 Ω\n5 pFLVCMOS\n13CDCE62005\nwww.ti.com SCAS862G –NOVEMBER 2008 –REVISED JULY 2016\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated7Parameter Measurement Information\nFigure 7.LVCMOS, 5pF\nFigure 8.LVDS DCTermination Test\nFigure 9.LVPECL ACTermination Test\nFigure 10.LVPECL DCTermination Test\nOutput\nDivider  0U0P\nU0N\nU1P\nU1N\nU2P\nU2N\nU3P\nU3N\nU4P\nU4NPFD /\nCP/1:/2:HiZ\n/1:/2:HiZ\nPrescaler\nFeedback\nDivderInput\nDividerReference\nDivider\nAUX\nOUTPRI_REF\nSEC_REF\nXTAL /\nAUX IN\nEEPROMInterface\n&\nControlREF_SEL\nPower_down\nSYNC\nSPI_LE\nSPI_CLK\nSPI_MISO\nSPI_MOSIEXT_LFP\nEXT_LFNOutput\nDivider  1\nOutput\nDivider  2\nOutput\nDivider  3\nOutput\nDivider  4\n14CDCE62005\nSCAS862G –NOVEMBER 2008 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated8Detailed Description\n8.1 Overview\nThe CDCE62005 comprises offour primary blocks: theinterface and control block, theinput block, theoutput\nblock, and the synthesizer block. Inorder todetermine which settings are appropriate forany specific\ncombination ofinput/output frequencies, abasic understanding ofthese blocks isrequired. The interface and\ncontrol block determines thestate oftheCDCE62005 atpower-up based onthecontents oftheon-chip\nEEPROM. Inaddition totheEEPROM, theSPIport isavailable toconfigure theCDCE62005 bywriting directly\ntothedevice registers after power-up. The input block selects which ofthethree input ports isavailable foruse\nbythesynthesizer block andbuffers allclock inputs. The output block provides fiveseparate clock channels that\nare fully programmable and configurable toselect and condition one offour internal clock sources. The\nsynthesizer block multiplies andfilters theinput clock selected bytheinput block.\nNOTE\nThis section provides ahigh-level description ofthefeatures oftheCDCE62005 for\npurpose ofunderstanding itscapabilities. Foracomplete description ofdevice registers\nandI/O,please refer toDevice Configuration andRegister Maps .\n8.2 Functional Block Diagrams\nInterface\n&\nControlREF_SEL\nPower_Down\nSYNC\nEEPROM (Default Configuration)Device\nHardware SPI_LE\nSPI_CLK\nSPI_MISO\nSPI_MOSI\nRegister 0Static RAM (Device Registers)\nRegister 1Register 2Register 3Register 4Register 5Register 6Register 7Register 8\nRegister 0Register 1Register 2Register 3Register 4Register 5Register 6Register 7\n15CDCE62005\nwww.ti.com SCAS862G –NOVEMBER 2008 –REVISED JULY 2016\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedFunctional Block Diagrams (continued)\n8.2.1 Interface andControl Block\nThe CDCE62005 isahighly flexible andconfigurable architecture andassuch contains anumber ofregisters so\nthattheuser may specify device operation. The contents ofnine 28-bit wide registers implemented instatic RAM\ndetermine device configuration atalltimes. Onpower-up, theCDCE62005 copies thecontents oftheEEPROM\ninto theRAM and thedevice begins operation based onthedefault configuration stored intheEEPROM.\nSystems that donothave ahost system tocommunicate with theCDCE62005 use this method fordevice\nconfiguration. The CDCE62005 provides theability tolock theEEPROM; enabling thedesigner toimplement a\nfault tolerant design. After power-up, thehost system may overwrite thecontents oftheRAM viatheSPI(Serial\nPeripheral Interface) port. This enables theconfiguration and reconfiguration oftheCDCE62005 during system\noperation. Finally, thedevice offers theability tocopy thecontents oftheRAM intoEEPROM, iftheEEPROM is\nunlocked.\nFigure 11.CDCE62005 Interface andControl Block\n/1:/2:HiZ\n/1:/2:HiZReference Divider\n/1 - /8PRI_REF\nSEC_REF\nXTAL/\nAUX IN1500 MHz\nLVPECL: 1500 MHz\nLVDS: 800 MHz\nLVCMOS: 250 MHz\n1500 MHz\nCrystal: 2 MHz - 42 MHzSmart\nMUX1\nSmart\nMUX2Smart MUX\nControlREF_SEL\nInternal Clock Distribution Bus\n16CDCE62005\nSCAS862G –NOVEMBER 2008 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedFunctional Block Diagrams (continued)\n8.2.2 Input Block\nThe Input Block includes apair ofUniversal Input Buffers and anAuxiliary Input. The Input Block buffers the\nincoming signals andfacilitates signal routing totheInternal Clock Distribution busandtheSynthesizer Block via\nthesmart multiplexer (called theSmart MUX). The Internal Clock Distribution Bus connects toalloutput blocks\ndiscussed inthenext section. Therefore, aclock signal present ontheInternal Clock Distribution buscanappear\nonany orallofthedevice outputs. The CDCE62005 routes thePRI_REF and SEC_REF inputs directly tothe\nInternal Clock Distribution Bus. Additionally, itcandivide these signals viathedividers present ontheinputs and\noutput ofthefirststage oftheSmart MUX.\nFigure 12.CDCE62005 Input Block\nOutput□Divider□□□□□(7-bits)Digital□Phase Adjust□□(7-bits)Sync□Pulse\n(internally□generated)Enable\nFrom\nOutput\nMUXTo\nOutput\nBuffer\n/1,2,3,4,5UxP\nUxN/1 - /8 /2Digital Phase Adjust (7-bits ) PRI_REF\nSEC_REF\nSMART_MUX\nSYNTHSync\nPulse Enable\nLVDS Clock Divider Module 0 - 4\nLVPECLOutput\nMUX\nControlOutput Buffer Control\nInternal Clock Distribution Bus\n17CDCE62005\nwww.ti.com SCAS862G –NOVEMBER 2008 –REVISED JULY 2016\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedFunctional Block Diagrams (continued)\n8.2.3 Output Block\nEach ofthefive identical output blocks incorporates anoutput multiplexer, aclock divider module, and a\nuniversal output array asshown.\nFigure 13.CDCE62005 Output Block (1of5)\n8.2.4 Clock Divider Module 0–4\nThe following shows asimplified version ofaClock Divider Module (CDM). Ifanindividual clock output channel\nisnotused, then theuser should disable theCDM and Output Buffer fortheunused channel tosave device\npower. Each channel includes two7-bit registers tocontrol thedivide ratio used and theclock phase foreach\noutput. The output divider supports divide ratios from divide by1(bypass thedivider) todivide by80;thedivider\ndoes notsupport allinteger values between 1and 80.Refer toTable 13foracomplete listofdivide ratios\nsupported.\nFigure 14.CDCE62005 Output Divider Module (1of5)\nPFD/\nCPPrescaler\n/2,/3,/4,/5Input Divider\n/1 - /256Internal Clock Distribution BusSMART_MUX\nSYNTH\nInternal Clock Distribution Bus/8 - /1280Feedback Divider1.750 GHz –\n2.356 GHz\nFeedback Divider Feedback Bypass Divider/1, /2, /5, /8, /10, /16, /20\n18CDCE62005\nSCAS862G –NOVEMBER 2008 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedFunctional Block Diagrams (continued)\n8.2.5 Synthesizer Block\nFigure 15presents ahigh-level overview oftheSynthesizer Block ontheCDCE62005.\nFigure 15.CDCE62005 Synthesizer Block\n8.2.6 Computing TheOutput Frequency\nFigure 16shows theblock diagram oftheCDCE62005 insynthesizer mode highlighting theclock path fora\nsingle output. Italso identifies thefollowing regions containing dividers comprising thecomplete clock path\n•R:Includes thecumulative divider values ofalldividers included from theInput Ports totheoutput ofthe\nSmart Multiplexer (see Input Block formore details)\n•O:The output divider value (see Figure 18inOutput Block formore details)\n•I:The input divider value (see Synthesizer Block formore details)\n•P:The prescaler divider value (see Synthesizer Block formore details)\n•F:The cumulative divider value ofalldividers falling within thefeedback divider (see Synthesizer Block for\nmore details)\n/c61/c180IN\nCOMPFFR I\n/c61 /c180/c180 /c180OUT INFF FR I O\nOutput\nDivider□0U0P\nU0N\nOutput\nDivider□1U1P\nU1N\nOutput\nDivider□2U2P\nU2N\nOutput\nDivider□3U3P\nU3N\nOutput\nDivider□4U4P\nU4NPFD/\nCP/1:/2:HiZ\nPrescaler\nFeedback\nDividerInput\nDividerReference\nDivider\nAUX\nOUTFIN\nEXT_LFP\nEXT_LFN\nFR\nI\nPO\nFOUT\n/1:/2:HiZ\n19CDCE62005\nwww.ti.com SCAS862G –NOVEMBER 2008 –REVISED JULY 2016\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedFunctional Block Diagrams (continued)\nFigure 16.CDCE62005 Clock Path –Synthesizer Mode\nWith respect toFigure 16,any output frequency generated bytheCDCE62005 relates totheinput frequency\nconnected totheSynthesizer Block byEquation 1.\n(1)\nEquation 1holds true when subject tothefollowing constraints:\n1.750 Ghz <OxPxFOUT<2.356 GHz (2)\nThe comparison frequency FCOMP is:\n40kHz≤FCOMP <40MHz (3)\nwhere:\n(4)\nNOTE\nThis device cannot output thefrequencies between 785MHz to875MHz\n20CDCE62005\nSCAS862G –NOVEMBER 2008 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated(1) Phase Noise Specifications under following configuration: VCO =1966.08 MHz, REF =30.72 MHz,\nPFD Frequency =30.72 MHz, Charge Pump Current =1.5mALoop BW=400kHz at3.3Vand25°C8.3 Feature Description\n8.3.1 Phase Noise Analysis\nTable 1.Device Output Phase Noise for30.72 MHz External Reference(1)\nPHASE NOISEREFERENCE\n30.72 MHzLVPECL 491.52 MHz LVDS 491.52 MHz LVCMOS 122.88 MHz UNIT\n10Hz –108 –81 –81 –92 dBc/Hz\n100Hz –130 –94 –96 –108 dBc/Hz\n1kHz –134 –106 –106 –118 dBc/Hz\n10kHz –152 –119 –119 –132 dBc/Hz\n100kHz –156 –121 –122 –134 dBc/Hz\n1MHz –157 –131 –131 –143 dBc/Hz\n10MHz — –145 –144 –150 dBc/Hz\n20MHz — –145 –144 –150 dBc/Hz\nJitter(RMS) 10k~20\nMHz193\n(10kHz –1MHz)307 315 377 fs\n(1) Phase Noise Specifications under following configuration: VCO =2000.00 MHz, AUX IN=25.00 MHz,\nPFD Frequency =25.00 MHz, Charge Pump Current =1.5mALoop BW=400kHz at3.3Vand25°CTable 2.Device Output Phase Noise for25MHz Crystal Reference(1)\nPHASE NOISE LVPECL 500MHz LVDS 250MHz LVCMOS 125MHz UNIT\n10Hz –57 –62 –68 dBc/Hz\n100Hz –90 –95 –102 dBc/Hz\n1kHz –107 –113 –119 dBc/Hz\n10kHz –115 –122 –128 dBc/Hz\n100kHz –118 –124 –130 dBc/Hz\n1MHz –130 –137 –143 dBc/Hz\n10MHz –145 –147 –150 dBc/Hz\n20MHz –145 –147 –150 dBc/Hz\nJitter(RMS) 10k~20 MHz 389 405 437 fs\nVCO\nCALSleep\nActive□ModePower□ON\nReset\nPower□Down SyncCalibration\nHoldDelay□Finished\nCAL_Enabled\nSleep = ONSleep = OFF\nCAL Done\nPower□Down□=□ON\nPower Down = OFF\nSync□=□ON\nSync□=□OFF\nPower Down = ON\nManual\nRecalibration□=□ONDevice\nOFFPower\nApplied\n21CDCE62005\nwww.ti.com SCAS862G –NOVEMBER 2008 –REVISED JULY 2016\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated(1) The Output toOutput Isolation was tested under following settings (nominal conditions)8.3.2 Output ToOutput Isolation\nTable 3.Output toOutput Isolation(1)\nSPUR UNIT\nOutput 2 Measured Channel InLVPECL Signaling 15.5 MHz –67 db\nOutput 2 Measured Channel InLVPECL Signaling 93MHz –60 db\nOutput 2 Measured Channel InLVPECL Signaling 930MHz –59 db\nOutput 0 Aggressor Channel LVPECL 22.14 MHz\nOutput 1 Aggressor Channel LVPECL 22.14 MHz\nOutput 3 Aggressor Channel LVPECL 22.14 MHz\nOutput 4 Aggressor Channel LVPECL 22.14 MHz\n8.3.3 Device Control\nFigure 17provides aconceptual explanation oftheCDCE62005 Device operation. Table 4defines how the\ndevice behaves ineach oftheoperational states.\nFigure 17.CDCE62005 Device State Control Diagram\nCDCE62005\nSCAS862G –NOVEMBER 2008 –REVISED JULY 2016 www.ti.com\n22\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedTable 4.CDCE62005 Device State Definitions\nSTATE DEVICE BEHAVIOR ENTERED VIA EXITED VIASTATUS\nSPIPORT PLLOUTPUT\nDIVIDEROUTPUT\nBUFFER\nPower-On\nResetAfter device power supply reaches\napproximately 2.35 V,thecontents of\nEEPROM arecopied intotheDevice\nRegisters within 100ns, thereby\ninitializing thedevice hardware.Power applied tothedevice orupon exit\nfrom Power Down State viathe\nPower_Down pinsetHIGH.Power OnReset andEEPROM loading delays\narefinished ORthePower_Down pinisset\nLOW.OFF Disabled Disabled OFF\nCalibration\nHoldThe device waits until either\nENCAL_MODE (Device Register 6bit\n27)islow(Start upcalibration enabled)\norboth ENCAL_MODE ishigh (Manual\nCalibration Enabled) AND ENCAL\n(Device Register 6bit22)transitions\nfrom alowtoahigh signaling the\ndevice.Delay process inthePower-On Reset\nState isfinished orSleep Mode (Sleep bit\nisinRegister 8bit7)isturned OFF while\nintheSleep State. Power Down must be\nOFF toenter theCalibration Hold State.The device waits until either ENCAL_MODE\n(Device Register 6bit27)islow(Start up\ncalibration enabled) orboth ENCAL_MODE is\nhigh (Manual Calibration Enabled) AND ENCAL\n(Device Register 6bit22)transitions from alow\ntoahigh signaling thedeviceON Enabled Disabled OFF\nVCO CALThe voltage controlled oscillator is\ncalibrated based onthePLL settings\nandtheincoming reference clock. After\ntheVCO hasbeen calibrated, thedevice\nenters Active Mode automatically.Calibration Hold: CAL Enabled becomes\ntrue when either ENCAL_MODE (Device\nRegister 6bit27)isloworboth\nENCAL_MODE ishigh AND ENCAL\n(Device Register 6bit22)transitions from\nalowtoahigh.\nActive Mode: AManual Recalibration is\nrequested. This isinitiated bysetting\nENCAL_MODE toHIGH (Manual\nCalibration Enabled) AND initiating a\ncalibration sequence byapplying aLOW to\nHIGH transition onENCAL.Calibration Process incompleted ON Enabled Disabled OFF\nActive Mode Normal OperationCAL Done (VCO calibration process\nfinished) orSync =OFF (from Sync State).Sync, Power Down, Sleep, orManual\nRecalibration activated.ON Enabled Disabled orEnabled HI-Z orEnabled\nPower DownUsed toshut down allhardware and\nResets thedevice after exiting the\nPower Down State. Therefore, the\nEEPROM contents willeventually be\ncopied intoRAM after thePower Down\nState isexited.Power_Down pinispulled LOW. Power_Down pinispulled HIGH. OFF Disabled Disabled HI-Z\nSleepIdentical tothePower Down State\nexcept theEEPROM contents arenot\ncopied intoRAM.Sleep bitindevice register 8bit7isset\nLOW.Sleep bitindevice register 8bit7issetHIGH. ON Disabled Disabled HI-Z\nSyncSync synchronizes alloutput dividers so\nthatthey begin counting atthesame\ntime. Note: thisoperation isperformed\nautomatically each time adivider\nregister isaccessed.Sync Bitindevice register 8bit8isset\nLOW orSync pinispulled LOWSync Bitindevice register 8bit8issetHIGH or\nSync pinispulled HIGHON Enabled Disabled HI-Z\n/1:/2:HiZ\n/1:/2:HiZReference Divider\n/1 - /8PRI_REF\nSEC_REF\nXTAL /\nAUX IN\nInternal Clock Distribution BusLVPECL : Up to 1500 MHz\nLVDS : Up to 800 MHz\nLVCMOS :Up to 250 MHz\nCrystal : 2 MHz – 42 MHzSmart\nMUX1\nSmart\nMUX2Smart MUX\nControl5432Register 5\nREF_SEL610Register 5\n10Register 0\n10Register 189 12Register 6Universal Input Buffers\nSmart Multiplexer\nAuxiliary Input\n0 10Register 2 Register 3\n250 MHz250 MHz\n23CDCE62005\nwww.ti.com SCAS862G –NOVEMBER 2008 –REVISED JULY 2016\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated8.3.4 External Control Pins\nREF_SEL REF_SEL provides away toswitch between theprimary andsecondary reference inputs (PRI_REF\nandSEC_REF) viaanexternal signal. Itworks inconjunction with thesmart multiplexer discussed\ninInput Block .\nPower_Down The Power_Down pinplaces theCDCE62005 intothepower down state.\nThe CDCE62005 loads thecontents oftheEEPROM intoRAM after thePower_Down pinis\nde-asserted; therefore, itisused toinitialize thedevice after power isapplied. SPI_LE signal\nhastobeHIGH inorder forEEPROM toload correctly during therising edge of\nPower_Down.\nSYNC The SYNC pin(Active LOW) hasacomplementary register location located inDevice Register 8bit\n8.\nWhen enabled, Sync synchronizes alloutput dividers sothatthey begin counting\nsimultaneously. Further, SYNC disables alloutputs when intheactive state.\nNOTE\nThe output synchronization does notwork forreference input frequencies less than\n1MHz.\n8.3.5 Input Block\nThe Input Block includes twoUniversal Input Buffers, anAuxiliary Input, andaSmart Multiplexer. The Input Block\ndrives three different clock signals onto theInternal Clock Distribution Bus: buffered versions ofboth theprimary\nandsecondary inputs (PRI_REF andSEC_REF) andtheoutput oftheSmart Multiplexer.\nFigure 18.CDCE62005 Input Block With References toRegisters\nUniversal Input Control\nPN PP\n610Register 5\n10 98Register 6\n12\n7\nSN SPPINVPRI_REF\nSINV\nSEC_REF5.1 5.0 5.6\nINBUFSELY INBUFSELX ACDCSEL\n1 0 0 1.9V\n1 0 1 1.2V\n1 1 0 1.2V\n1 1 1 1.2VNominal\nVbbSettings\nVbb1/c109FVbb\n5.0 5.1 5.8, 6.12 5.9,5.10\nINBUFSELX INBUFSELY TERMSEL INVBB P N INV\n0 0 X X OFF OFF OFF\nX X 1 X OFF OFF OFF\nX 1 0 0 ON ON ON\nX 1 0 1 ON ON OFFSWITCH Status Settings50 Ω 50 Ω\n50 Ω 50 ΩNOTE: 1.2 V is measured with a LVPECL current load and\n0.95 V without any load.\n24CDCE62005\nSCAS862G –NOVEMBER 2008 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated(1) 0.95V unloaded8.3.5.1 Universal Input Buffers (UIB)\nFigure 19shows thekeyelements ofauniversal input buffer. AUIBsupports multiple formats along with different\ntermination and coupling schemes. The CDCE62005 implements theUIB byincluding onboard switched\ntermination, aprogrammable bias voltage generator, andanoutput multiplexer. The CDCE62005 provides ahigh\ndegree ofconfigurability ontheUIBtofacilitate most existing clock input formats.\nFigure 19.CDCE62005 Universal Input Buffer\nSwitch PPandPNwillbeclosed only if5.8=0 and5.0=1 or5.1=1.\nSwitch PINV willbeclosed only if5.9=0 andswitch SINV willbeclosed only ifR5.10=0.\nRegister 5.0and5.6together pick theVbb voltage.\nTable 5lists several settings formany possible clock input scenarios. Note that thetwouniversal input buffers\nshare theVbb generator. Therefore, ifboth inputs useinternal termination, they must usethesame configuration\nmode (LVDS, LVPECL, orLVCMOS). Iftheapplication requires different modes (for example, LVDS and\nLVPECL) then oneofthetwoinputs must implement external termination.\nTable 5.CDCE62005 Universal Input Buffer Configuration Matrix\nPRI_REF CONFIGURATION MATRIX\nRegister.Bit → 5.7 5.1 5.0 5.8 5.9 5.6\nBitName→ HYSTEN INBUFSELY INBUFSELX PRI_TERMSEL PRIINVBB ACDCSEL HYSTERESI\nSMODE COUPLIN\nGTERMINATIO\nNVbb\n1 0 0 X X X ENABLED LVCMOS DC N/A —\n1 1 0 0 0 0 ENABLED LVPECL AC Internal 1.9V\n1 1 0 0 0 1 ENABLED LVPECL DC Internal1.2V(1)\n1 1 0 1 X X ENABLED LVPECL — External —\n1 1 1 0 0 0 ENABLED LVDS AC Internal 1.2V\n1 1 1 0 0 1 ENABLED LVDS DC Internal 1.2V\n1 1 1 1 X X ENABLED LVDS — External —\n0 X X X X X OFF — — — —\n1 X X X X X ENABLED — — — —\n25CDCE62005\nwww.ti.com SCAS862G –NOVEMBER 2008 –REVISED JULY 2016\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedTable 5.CDCE62005 Universal Input Buffer Configuration Matrix (continued)\nPRI_REF CONFIGURATION MATRIX\nSEC_REF CONFIGURATION MATRIX\nSETTINGS CONFIGURATION\nRegister.Bit → 5.7 5.1 5.0 6.12 5.10 5.6\nBitName→ HYSTEN INBUFSELY INBUFSELX SEC_TERMSEL SECINVBB ACDCSEL Hysteresis Mode Coupling Termination Vbb\n1 0 0 X X X ENABLED LVCMOS DC N/A —\n1 1 0 0 0 0 ENABLED LVPECL AC Internal 1.9V\n1 1 0 0 0 1 ENABLED LVPECL DC Internal1.2V(1)\n1 1 0 1 X X ENABLED LVPECL — External —\n1 1 1 0 0 0 ENABLED LVDS AC Internal 1.2V\n1 1 1 0 0 1 ENABLED LVDS DC Internal 1.2V\n1 1 1 1 X X ENABLED LVDS — External —\n0 X X X X X OFF — — — —\n1 X X X X X ENABLED — — — —\n8.3.5.2 LVDS FailSafe Mode\nDifferential receivers canswitch onnoise intheabsence ofaninput signal. This occurs when theclock driver is\nturned offorthe interconnect isdamaged ormissing. The traditional solution tothis problem involves\nincorporating anexternal resistor network onthereceiver input. This network applies asteady-state bias voltage\ntotheinput pins. The additional cost oftheexternal components notwithstanding, theuse ofsuch anetwork\nlowers input signal magnitude and thus reduces thedifferential noise margin. The CDCE62005 provides internal\nfailsafe circuitry onallLVDS inputs ifenabled asshown inTable 6forDCtermination only.\nTable 6.LVDS Failsafe Settings\nBITNAME→\nREGISTER.BIT →FAILSAFE\n5.11LVDS FAILSAFE\n0 Disabled forallinputs\n1 Enabled forallinputs\n(1) Forthismode ofoperation, acrystal must beconnected totheAUX INinput pin.8.3.5.3 Smart Multiplexer Controls\nThe smart multiplexer implements aconfigurable switching mechanism suitable formany applications inwhich\nfault tolerance isadesign consideration. Itincludes themultiplexer itself along with three dividers. With respect to\nthemultiplexer control, Table 7provides anoverview oftheconfigurations supported bytheCDCE62005.\nTable 7.CDCE62005 Smart Multiplexer Settings\nREGISTER 5SETTINGS\nSMART MULTIPLEXER MODE EECLKSEL AUXSEL SECSEL PRISEL\n5.5 5.4 5.3 5.2\n1 0 0 1 Manual Mode: PRI_REF selected\n1 0 1 0 Manual Mode: SEC_REF selected\n1 1 0 0 Manual Mode: AUX INselected\n1 0 1 1 Auto Mode: PRI_REF then SEC_REF\n1 1 1 1 Auto Mode: PRI_REF then SEC_REF then AUX IN(1)\n0 0 1 1 REF_SEL pinselects PRI_REF orSEC_REF\n/1:/2:HiZ\n/1:/2:HiZReference Divider\n/1 - /8PRI_REF\nSEC_REF\nXTAL/\nAUX IN\nInternal Clock Distribution BusSmart\nMUX1Smart\nMUX2Smart MUX\nControlREF_SEL\n10Register 0\n10Register 1Smart Multiplexer\nAuxiliary Input0 10Register 2 Register 3Universal Input Buffers5432Register 5\nPRI _ REF\nSEC _ REF\nInternal\nReference□Clock\nPrimary□Clock Secondary□Clock Primary□Clock\n26CDCE62005\nSCAS862G –NOVEMBER 2008 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated8.3.5.4 Smart Multiplexer Auto Mode\nSmart Multiplexer Auto Mode switches automatically between clock inputs based onaprioritization scheme\nshown inTable 7.Ifusing theSmart Multiplexer Auto Mode, thefrequencies oftheclock inputs may differ byup\nto20%. The phase relationship between clock inputs hasnorestriction.\nUpon thedetection ofaloss ofsignal onthehighest priority clock, thesmart multiplex switches itsoutput tothe\nnext highest priority clock onthefirstincoming rising edge ofthenext highest priority clock. During thisswitching\noperation, theoutput ofthesmart multiplexer islow. Upon restoration ofthehigher priority clock, thesmart\nmultiplexer waits until itdetects four complete cycles from thehigher priority clock prior toswitching theoutput of\nthesmart multiplexer back tothehigher priority clock. During thisswitching operation, theoutput ofthesmart\nmultiplexer remains high until thenext falling edge asshown inFigure 20.\nFigure 20.CDCE62005 Smart Multiplexer Timing Diagram\n8.3.5.5 Smart Multiplexer Dividers\nFigure 21.CDCE62005 Smart Multiplexer\nUxP\nUxNInternal Clock Distribution BusPRI_REF\nSEC_REF\nSMART _MUX\nSYNTHSync\nPulse Enable\nLVDS Clock Divider Module 0 - 4\nLVPECLOutput\nMUX\nControlOutput Buffer Control54Registers 0 - 4\n2221Registers 0 - 4\n2324252627\n27CDCE62005\nwww.ti.com SCAS862G –NOVEMBER 2008 –REVISED JULY 2016\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedThe CDCE62005 Smart Multiplexer Block provides theability todivide theprimary and secondary UIB orto\ndisconnect aUIBfrom thefirststate ofthesmart multiplexer altogether.\nTable 8.CDCE62005 Pre-Divider Settings\nPRIMARY\nPRE-DIVIDERSECONDARY\nPRE-DIVIDER\nBITNAME→\nREGISTER.BIT →DIV2PRIY\n0.1DIV2PRIX\n0.0DIVIDE\nRATIOBITNAME→\nREGISTER.BIT →DIV2SECY\n1.1DIV2SECX\n1.0DIVIDE\nRATIO\n0 0 Hi-Z 0 0 Hi-Z\n0 1 /2 0 1 /2\n1 0 /1 1 0 /1\n1 1 Reserved 1 1 Reserved\nThe CDCE62005 provides aReference Divider that divides theclock exiting thefirst multiplexer stage; thus\ndividing theprimary (PRI_REF) orthesecondary input (SEC_REF).\nTable 9.CDCE62005 Reference Divider Settings\nREFERENCE\nDIVIDER\nBITNAME→\nREGISTER.BIT →REFDIV2\n3.0REFDIV1\n2.1REFDIV0\n2.0DIVIDE RATIO\n0 0 0 /1\n0 0 1 /2\n0 1 0 /3\n0 1 1 /4\n1 0 0 /5\n1 0 1 /6\n1 1 0 /7\n1 1 1 /8\n8.3.5.6 Output Block\nThe output block includes fiveidentical output channels. Each output channel comprises anoutput multiplexer, a\nclock divider module, andauniversal output buffer asshown inFigure 22.\nFigure 22.CDCE62005 Output Channel\n28CDCE62005\nSCAS862G –NOVEMBER 2008 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated8.3.5.7 Output Multiplexer Control\nThe Clock Divider Module receives theclock selected bytheoutput multiplexer. The output multiplexer selects\nfrom one offour clock sources available ontheInternal Clock Distribution. For adescription ofPRI_REF,\nSEC_REF, andSMART_MUX, seeFigure 18.Foradescription ofSYNTH, seeFigure 28.\nTable 10.CDCE62005 Output Multiplexer Control Settings\nOUTPUT MULTIPLEXER CONTROL\nCLOCK SOURCE SELECTEDREGISTER n(n=0,1,2,3,4)\nOUTMUXnSELX\nn.4OUTMUXnSELY\nn.5\n0 0 PRI_REF\n0 1 SEC_REF\n1 0 SMART_MUX\n1 1 SYNTH\n8.3.5.8 Output Buffer Control\nEach ofthefive output channels includes aprogrammable output buffer; supporting LVPECL, LVDS, and\nLVCMOS modes. Table 11lists thesettings required toconfigure theCDCE62005 foreach output type.\nRegisters 0through 4correspond toOutput Channels 0through 4respectively.\nTable 11.CDCE62005 Output Buffer Control Settings\nOUTPUT BUFFER CONTROL\nOUTPUT TYPEREGISTER n(n=0,1,2,3,4)\nCMOSMODEnPX CMOSMODEnPY CMOSMODEnNX CMOSMODEnNY OUTBUFSELnX OUTBUFSELnY\nn.22 n.23 n.24 n.25 n.26 n.27\n0 0 0 0 0 1 LVPECL\n0 1 0 1 1 1 LVDS\nSee LVCMOS Output Buffer Configuration Settings 0 0 LVCMOS\n0 1 0 1 1 0 Disabled toHigh-Z\n8.3.5.9 Output Buffer Control –LVCMOS Configurations\nALVCMOS output configuration requires additional configuration data. Inthesingle ended configuration, each\nOutput Channel provides apair ofoutputs. The CDCE62005 supports four modes ofoperation forsingle ended\noutputs aslisted inTable 12.\nTable 12.LVCMOS Output Buffer Configuration Settings\nOUTPUT BUFFER CONTROL –LVCMOS CONFIGURATION\nOUTPUT\nTYPEPIN OUTPUT MODEREGISTER n(n=0,1,2,3,4)\nCMOSMODEnPX CMOSMODEnPY CMOSMODEnNX CMOSMODEnNY OUTBUFSELnX OUTBUFSELnY\nn.22 n.23 n.24 n.25 n.26 n.27\nX X 0 0 0 0 LVCMOS Negative Active –Non-inverted\nX X 0 1 0 0 LVCMOS Negative Hi-Z\nX X 1 0 0 0 LVCMOS Negative Active –Non-inverted\nX X 1 1 0 0 LVCMOS Negative Low\n0 0 X X 0 0 LVCMOS Positive Active –Non-inverted\n0 1 X X 0 0 LVCMOS Positive Hi-Z\n1 0 X X 0 0 LVCMOS Positive Active –Non-inverted\n1 1 X X 0 0 LVCMOS Positive Low\n/2-/5 /1 - /8 /2From\nOutput\nMUXTo\nOutput\nBuffer16Registers 0 - 4Registers 0 - 4\n1819\n0□11□00□0\nPrescaler Integer□Divider15 17 13Registers 0 - 4\n14\nOutput□Divider (7-bits)Digital□Phase Adjust (7-bits)Sync\nPulse\n(internally□generated )Enable\nFrom\nOutput\nMUXTo\nOutput\nBuffer20Registers 0 - 4\n6Registers 0 - 4\n789101112\n13Registers 0 - 4\n141516171819\n29CDCE62005\nwww.ti.com SCAS862G –NOVEMBER 2008 –REVISED JULY 2016\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated8.3.5.10 Output Dividers\nFigure 23shows that each output channel provides a7-bit divider and digital phase adjust block. The Table 13\nlists thedivide ratios supported bytheoutput divider foreach output channel. Figure 24illustrates theoutput\ndivider architecture indetail. The Prescaler provides anarray oflownoise dividers with duty cycle correction. The\nInteger Divider includes afinal divide bytwostage which isused tocorrect theduty cycle ofthe/1–/8stage. The\noutput divider ’smaximum input frequency islimited to1.175 GHz. Ifthedivider isbypassed (divide ratio =1)\nthen themaximum frequency oftheoutput channel is1.5GHz.\nFigure 23.CDCE62005 Output Divider andPhase Adjust\nFigure 24.CDCE62005 Output Divider Architecture\nCDCE62005\nSCAS862G –NOVEMBER 2008 –REVISED JULY 2016 www.ti.com\n30\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated(1) Output channel 2or3determine theauxiliary output divide ratio. Forexample, iftheauxiliary output isprogrammed todrive viaoutput 2andoutput 2divider isprogrammed todivide by3,\nthen thedivide ratio fortheauxiliary output willbe6.Table 13.CDCE62005 Output Divider Settings(1)\nOUTPUT DIVIDER nSETTINGS REGISTER (n=0,1,2,3,4)\nOUTPUT\nDIVIDE RATIOMULTIPLEXER INTEGER DIVIDER PRESCALER\nOUTn-\nDIVSEL6OUTn-\nDIVSEL5OUTn-\nDIVSEL4OUTn-\nDIVSEL3OUTn-\nDIVSEL2OUTn-\nDIVSEL1OUTn-\nDIVSEL0OUTn-\nDIVSEL\nPRESCALER\nSETTINGINTEGER\nDIVIDER\nSETTING n.19 n.18 n.17 n.16 n.15 n.14 n.13 n.20OUTPUT\nCHANNELS AUXILIARY\n0-4 OUTPUT\nX X X X X X X 0 OFF OFF\n0 1 0 0 0 0 0 1 – – 1 OFF\n1 0 0 0 0 0 0 1 2 – 2* 4\n1 0 0 0 0 0 1 1 3 – 3* 6\n1 0 0 0 0 1 0 1 4 – 4 8\n1 0 0 0 0 1 1 1 5 – 5 10\n0 0 0 0 0 0 1 1 3 2 6 6\n0 0 0 0 0 1 0 1 4 2 8 8\n0 0 0 0 0 1 1 1 5 2 10 10\n0 0 0 0 1 0 1 1 3 4 12 12\n0 0 0 0 1 1 0 1 4 4 16 16\n0 0 0 0 1 1 1 1 5 4 20 20\n0 0 0 1 0 0 1 1 3 6 18 18\n0 0 0 1 0 1 0 1 4 6 24 24\n0 0 0 1 0 1 1 1 5 6 30 30\n0 0 0 1 1 1 0 1 4 8 32 32\n0 0 0 1 1 1 1 1 5 8 40 40\n0 0 1 0 0 1 1 1 5 10 50 50\n0 0 1 0 1 0 1 1 3 12 36 36\n0 0 1 0 1 1 0 1 4 12 48 48\n0 0 1 0 1 1 1 1 5 12 60 60\n0 0 1 1 0 0 0 1 2 14 28 28\n0 0 1 1 0 0 1 1 3 14 42 42\n0 0 1 1 0 1 0 1 4 14 56 56\n0 0 1 1 0 1 1 1 5 14 70 70\n0 0 1 1 1 1 0 1 4 16 64 64\n0 0 1 1 1 1 1 1 5 16 80 80\n360Stepsize(deg) = = 22.5 /Step\n16/c111\n/1 - /80Digital Phase Adjust (7-bits)Clock\nIN\n(from Output MUX)\nTo Output Buffer\nClock IN\nOutput Divider (no adjust )\nOutput Divider (phase adjust )Start Divider\n1\n( )f/c61ClockINStepsize secOutputDivideRatio\n360( ) /c61degreesStepsize degOutputDivideRatio\n31CDCE62005\nwww.ti.com SCAS862G –NOVEMBER 2008 –REVISED JULY 2016\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated8.3.5.11 Digital Phase Adjust\nFigure 25provides anoverview oftheDigital Phase Adjust feature. The output divider includes acoarse phase\nadjust that shifts thedivided clock signal that drives theoutput buffer. Essentially, theDigital Phase Adjust timer\ndelays when theoutput divider starts dividing; thereby shifting thephase oftheoutput clock. The phase adjust\nresolution isafunction ofthedivide function. Coarse phase adjust parameters include:\nNumber ofphase delay steps thenumber ofphase delay steps available isequal tothedivide ratio selected.\nForexample, ifaDivide by4isselected, then theDigital Phase Adjust canbeprogrammed\ntoselect when theoutput divider changes state based upon selecting oneofthefour counts\nontheinput. Figure 25shows anexample ofdivide by16inwhich there are16rising edges\nofClock INatwhich theoutput divider changes state (this particular example shows the\nfourth edge shifting theoutput byonefourth oftheperiod oftheoutput).\nPhase delay step size thestep size isdetermined bythenumber ofphase delay steps according tothe\nfollowing equations:\n(5)\n(6)\nFigure 25.CDCE62005 Phase Adjust\n8.3.5.12 Phase Adjust Example\nGiven:\n•Output Frequency =30.72 MHz\n•VCO Operating Frequency =1966.08 MHz\n•Prescaler Divider Setting =4\n•Output Divider Setting =16\n(7)\n8.3.5.13 Valid Register Settings forDigital Phase Adjust Blocks\nTable 14through Table 19provide alistofvalid register settings forthedigital phase adjust blocks.\nDivide□Ratio PHnADGC6 PHnADGC5 PHnADGC4 PHnADGC3 PHnADGC2 PHnADGC1 PHnADGC0 Phase□Delay Divide□Ratio PHnADGC6 PHnADGC5 PHnADGC4 PHnADGC3 PHnADGC2 PHnADGC1 PHnADGC0 Phase□Delay\nn.12 n.11 n.10 n.9 n.8 n.7 n.6 (radian) n.12 n.11 n.10 n.9 n.8 n.7 n.6 (radian)\n1 0 0 0 0 0 0 0 0 18 0 0 0 0 0 0 0 0\n2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 (2π/18)\n0 0 0 0 0 0 1 (2π/2) 0 0 0 0 0 1 0 2(2π/18)\n3 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 3(2π/18)\n0 0 0 0 0 0 1 (2π/3) 0 0 0 1 0 0 1 4(2π/18)\n0 0 0 0 0 1 0 2(2π/3) 0 0 0 1 0 1 0 5(2π/18)\n4 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 6(2π/18)\n0 0 0 0 0 0 1 (2π/4) 0 0 1 0 0 0 1 7(2π/18)\n0 0 0 0 0 1 0 2(2π/4) 0 0 1 0 0 1 0 8(2π/18)\n0 0 0 0 0 1 1 3(2π/4) 0 0 1 1 0 0 0 9(2π/18)\n5 0 0 0 0 0 0 0 0 0 0 1 1 0 0 1 10(2π/18)\n0 0 0 0 0 0 1 (2π/5) 0 0 1 1 0 1 0 11(2π/18)\n0 0 0 0 0 1 0 2(2π/5) 0 1 0 0 0 0 0 12(2π/18)\n0 0 0 0 0 1 1 3(2π/5) 0 1 0 0 0 0 1 13(2π/18)\n0 0 0 0 1 0 0 4(2π/5) 0 1 0 0 0 1 0 14(2π/18)\n6 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 15(2π/18)\n0 0 0 0 0 0 1 (2π/6) 0 1 0 1 0 0 1 16(2π/18)\n0 0 0 0 0 1 0 2(2π/6) 0 1 0 1 0 1 0 17(2π/18)\n1 0 0 0 0 0 0 3(2π/6) 20 0 0 0 0 0 0 0 0\n1 0 0 0 0 0 1 4(2π/6) 0 0 0 0 0 0 1 (2π/20)\n1 0 0 0 0 1 0 5(2π/6) 0 0 0 0 0 1 0 2(2π/20)\n8 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 3(2π/20)\n0 0 0 0 0 0 1 (2π/8) 0 0 0 0 1 0 0 4(2π/20)\n0 0 0 0 0 1 0 2(2π/8) 0 0 0 1 0 0 0 5(2π/20)\n0 0 0 0 0 1 1 3(2π/8) 0 0 0 1 0 0 1 6(2π/20)\n1 0 0 0 0 0 0 4(2π/8) 0 0 0 1 0 1 0 7(2π/20)\n1 0 0 0 0 0 1 5(2π/8) 0 0 0 1 0 1 1 8(2π/20)\n1 0 0 0 0 1 0 6(2π/8) 0 0 0 1 1 0 0 9(2π/20)\n1 0 0 0 0 1 1 7(2π/8) 0 0 1 0 0 0 0 10(2π/20)\n10 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 11(2π/20)\n0 0 0 0 0 0 1 (2π/10) 0 0 1 0 0 1 0 12(2π/20)\n0 0 0 0 0 1 0 2(2π/10) 0 0 1 0 0 1 1 13(2π/20)\n0 0 0 0 0 1 1 3(2π/10) 0 0 1 0 1 0 0 14(2π/20)\n0 0 0 0 1 0 0 4(2π/10) 0 0 1 1 0 0 0 15(2π/20)\n1 0 0 0 0 0 0 5(2π/10) 0 0 1 1 0 0 1 16(2π/20)\n1 0 0 0 0 0 1 6(2π/10) 0 0 1 1 0 1 0 17(2π/20)\n1 0 0 0 0 1 0 7(2π/10) 0 0 1 1 0 1 1 18(2π/20)\n1 0 0 0 0 1 1 8(2π/10) 0 0 1 1 1 0 0 19(2π/20)\n1 0 0 0 1 0 0 9(2π/10) 24 0 0 0 0 0 0 0 0\n12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 (2π/24)\n0 0 0 0 0 0 1 (2π/12) 0 0 0 0 0 1 0 2(2π/24)\n0 0 0 0 0 1 0 2(2π/12) 0 0 0 0 0 1 1 3(2π/24)\n0 0 0 1 0 0 0 3(2π/12) 0 0 0 1 0 0 0 4(2π/24)\n0 0 0 1 0 0 1 4(2π/12) 0 0 0 1 0 0 1 5(2π/24)\n0 0 0 1 0 1 0 5(2π/12) 0 0 0 1 0 1 0 6(2π/24)\n0 0 1 0 0 0 0 6(2π/12) 0 0 0 1 0 1 1 7(2π/24)\n0 0 1 0 0 0 1 7(2π/12) 0 0 1 0 0 0 0 8(2π/24)\n0 0 1 0 0 1 0 8(2π/12) 0 0 1 0 0 0 1 9(2π/24)\n0 0 1 1 0 0 0 9(2π/12) 0 0 1 0 0 1 0 10(2π/24)\n0 0 1 1 0 0 1 10(2π/12) 0 0 1 0 0 1 1 11(2π/24)\n0 0 1 1 0 1 0 11(2π/12) 0 0 1 1 0 0 0 12(2π/24)\n16 0 0 0 0 0 0 0 0 0 0 1 1 0 0 1 13(2π/24)\n0 0 0 0 0 0 1 (2π/16) 0 0 1 1 0 1 0 14(2π/24)\n0 0 0 0 0 1 0 2(2π/16) 0 0 1 1 0 1 1 15(2π/24)\n0 0 0 0 0 1 1 3(2π/16) 0 1 0 0 0 0 0 16(2π/24)\n0 0 0 1 0 0 0 4(2π/16) 0 1 0 0 0 0 1 17(2π/24)\n0 0 0 1 0 0 1 5(2π/16) 0 1 0 0 0 1 0 18(2π/24)\n0 0 0 1 0 1 0 6(2π/16) 0 1 0 0 0 1 1 19(2π/24)\n0 0 0 1 0 1 1 7(2π/16) 0 1 0 1 0 0 0 20(2π/24)\n0 0 1 0 0 0 0 8(2π/16) 0 1 0 1 0 0 1 21(2π/24)\n0 0 1 0 0 0 1 9(2π/16) 0 1 0 1 0 1 0 22(2π/24)\n0 0 1 0 0 1 0 10(2π/16) 0 1 0 1 0 1 1 23(2π/24)\n0 0 1 0 0 1 1 11(2π/16)\n0 0 1 1 0 0 0 12(2π/16)\n0 0 1 1 0 0 1 13(2π/16)\n0 0 1 1 0 1 0 14(2π/16)\n0 0 1 1 0 1 1 15(2π/16)\n32CDCE62005\nSCAS862G –NOVEMBER 2008 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedTable 14.CDCE62005 Output Coarse Phase Adjust Settings (1)\nDivide□Ratio PHnADGC6 PHnADGC5 PHnADGC4 PHnADGC3 PHnADGC2 PHnADGC1 PHnADGC0 Phase□Delay Divide□Ratio PHnADGC6 PHnADGC5 PHnADGC4 PHnADGC3 PHnADGC2 PHnADGC1 PHnADGC0 Phase□Delay\nn.12 n.11 n.10 n.9 n.8 n.7 n.6 (radian) n.12 n.11 n.10 n.9 n.8 n.7 n.6 (radian)\n28 0 0 0 0 0 0 0 0 32 0 0 0 0 0 0 0 0\n0 0 0 0 0 0 1 (2π/28) 0 0 0 0 0 0 1 (2π/32)\n0 0 0 1 0 0 0 2(2π/28) 0 0 0 0 0 1 0 2(2π/32)\n0 0 0 1 0 0 1 3(2π/28) 0 0 0 0 0 1 1 3(2π/32)\n0 0 1 0 0 0 0 4(2π/28) 0 0 0 1 0 0 0 4(2π/32)\n0 0 1 0 0 0 1 5(2π/28) 0 0 0 1 0 0 1 5(2π/32)\n0 0 1 1 0 0 0 6(2π/28) 0 0 0 1 0 1 0 6(2π/32)\n0 0 1 1 0 0 1 7(2π/28) 0 0 0 1 0 1 1 7(2π/32)\n0 1 0 0 0 0 0 8(2π/28) 0 0 1 0 0 0 0 8(2π/32)\n0 1 0 0 0 0 1 9(2π/28) 0 0 1 0 0 0 1 9(2π/32)\n0 1 0 1 0 0 0 10(2π/28) 0 0 1 0 0 1 0 10(2π/32)\n0 1 0 1 0 0 1 11(2π/28) 0 0 1 0 0 1 1 11(2π/32)\n0 1 1 0 0 0 0 12(2π/28) 0 0 1 1 0 0 0 12(2π/32)\n0 1 1 0 0 0 1 13(2π/28) 0 0 1 1 0 0 1 13(2π/32)\n1 0 0 0 0 0 0 14(2π/28) 0 0 1 1 0 1 0 14(2π/32)\n1 0 0 0 0 0 1 15(2π/28) 0 0 1 1 0 1 1 15(2π/32)\n1 0 0 1 0 0 0 16(2π/28) 0 1 0 0 0 0 0 16(2π/32)\n1 0 0 1 0 0 1 17(2π/28) 0 1 0 0 0 0 1 17(2π/32)\n1 0 1 0 0 0 0 18(2π/28) 0 1 0 0 0 1 0 18(2π/32)\n1 0 1 0 0 0 1 19(2π/28) 0 1 0 0 0 1 1 19(2π/32)\n1 0 1 1 0 0 0 20(2π/28) 0 1 0 1 0 0 0 20(2π/32)\n1 0 1 1 0 0 1 21(2π/28) 0 1 0 1 0 0 1 21(2π/32)\n1 1 0 0 0 0 0 22(2π/28) 0 1 0 1 0 1 0 22(2π/32)\n1 1 0 0 0 0 1 23(2π/28) 0 1 0 1 0 1 1 23(2π/32)\n1 1 0 1 0 0 0 24(2π/28) 0 1 1 0 0 0 0 24(2π/32)\n1 1 0 1 0 0 1 25(2π/28) 0 1 1 0 0 0 1 25(2π/32)\n1 1 1 0 0 0 0 26(2π/28) 0 1 1 0 0 1 0 26(2π/32)\n1 1 1 0 0 0 1 27(2π/28) 0 1 1 0 0 1 1 27(2π/32)\n30 0 0 0 0 0 0 0 0 0 1 1 1 0 0 0 28(2π/32)\n0 0 0 0 0 0 1 (2π/30) 0 1 1 1 0 0 1 29(2π/32)\n0 0 0 0 0 1 0 2(2π/30) 0 1 1 1 0 1 0 30(2π/32)\n0 0 0 0 0 1 1 3(2π/30) 0 1 1 1 0 1 1 31(2π/32)\n0 0 0 0 1 0 0 4(2π/30) 36 0 0 0 0 0 0 0 0\n0 0 0 1 0 0 0 5(2π/30) 0 0 0 0 0 0 1 (2π/36)\n0 0 0 1 0 0 1 6(2π/30) 0 0 0 0 0 1 0 2(2π/36)\n0 0 0 1 0 1 0 7(2π/30) 0 0 0 1 0 0 0 3(2π/36)\n0 0 0 1 0 1 1 8(2π/30) 0 0 0 1 0 0 1 4(2π/36)\n0 0 0 1 1 0 0 9(2π/30) 0 0 0 1 0 1 0 5(2π/36)\n0 0 1 0 0 0 0 10(2π/30) 0 0 1 0 0 0 0 6(2π/36)\n0 0 1 0 0 0 1 11(2π/30) 0 0 1 0 0 0 1 7(2π/36)\n0 0 1 0 0 1 0 12(2π/30) 0 0 1 0 0 1 0 8(2π/36)\n0 0 1 0 0 1 1 13(2π/30) 0 0 1 1 0 0 0 9(2π/36)\n0 0 1 0 1 0 0 14(2π/30) 0 0 1 1 0 0 1 10(2π/36)\n0 0 1 1 0 0 0 15(2π/30) 0 0 1 1 0 1 0 11(2π/36)\n0 0 1 1 0 0 1 16(2π/30) 0 1 0 0 0 0 0 12(2π/36)\n0 0 1 1 0 1 0 17(2π/30) 0 1 0 0 0 0 1 13(2π/36)\n0 0 1 1 0 1 1 18(2π/30) 0 1 0 0 0 1 0 14(2π/36)\n0 0 1 1 1 0 0 19(2π/30) 0 1 0 1 0 0 0 15(2π/36)\n0 1 0 0 0 0 0 20(2π/30) 0 1 0 1 0 0 1 16(2π/36)\n0 1 0 0 0 0 1 21(2π/30) 0 1 0 1 0 1 0 17(2π/36)\n0 1 0 0 0 1 0 22(2π/30) 1 0 0 0 0 0 0 18(2π/36)\n0 1 0 0 0 1 1 23(2π/30) 1 0 0 0 0 0 1 19(2π/36)\n0 1 0 0 1 0 0 24(2π/30) 1 0 0 0 0 1 0 20(2π/36)\n0 1 0 1 0 0 0 25(2π/30) 1 0 0 1 0 0 0 21(2π/36)\n0 1 0 1 0 0 1 26(2π/30) 1 0 0 1 0 0 1 22(2π/36)\n0 1 0 1 0 1 0 27(2π/30) 1 0 0 1 0 1 0 23(2π/36)\n0 1 0 1 0 1 1 28(2π/30) 1 0 1 0 0 0 0 24(2π/36)\n0 1 0 1 1 0 0 29(2π/30) 1 0 1 0 0 0 1 25(2π/36)\n1 0 1 0 0 1 0 26(2π/36)\n1 0 1 1 0 0 0 27(2π/36)\n1 0 1 1 0 0 1 28(2π/36)\n1 0 1 1 0 1 0 29(2π/36)\n1 1 0 0 0 0 0 30(2π/36)\n1 1 0 0 0 0 1 31(2π/36)\n1 1 0 0 0 1 0 32(2π/36)\n1 1 0 1 0 0 0 33(2π/36)\n1 1 0 1 0 0 1 34(2π/36)\n1 1 0 1 0 1 0 35(2π/36)\n33CDCE62005\nwww.ti.com SCAS862G –NOVEMBER 2008 –REVISED JULY 2016\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedTable 15.CDCE62005 Output Coarse Phase Adjust Settings (2)\nDivide□Ratio PHnADGC6 PHnADGC5 PHnADGC4 PHnADGC3 PHnADGC2 PHnADGC1 PHnADGC0 Phase□Delay Divide□Ratio PHnADGC6 PHnADGC5 PHnADGC4 PHnADGC3 PHnADGC2 PHnADGC1 PHnADGC0 Phase□Delay\nn.12 n.11 n.10 n.9 n.8 n.7 n.6 (radian) n.12 n.11 n.10 n.9 n.8 n.7 n.6 (radian)\n40 0 0 0 0 0 0 0 0 48 0 0 0 0 0 0 0 0\n0 0 0 0 0 0 1 (2π/40) 0 0 0 0 0 0 1 (2π/48)\n0 0 0 0 0 1 0 2(2π/40) 0 0 0 0 0 1 0 2(2π/48)\n0 0 0 0 0 1 1 3(2π/40) 0 0 0 0 0 1 1 3(2π/48)\n0 0 0 0 1 0 0 4(2π/40) 0 0 0 1 0 0 0 4(2π/48)\n0 0 0 1 0 0 0 5(2π/40) 0 0 0 1 0 0 1 5(2π/48)\n0 0 0 1 0 0 1 6(2π/40) 0 0 0 1 0 1 0 6(2π/48)\n0 0 0 1 0 1 0 7(2π/40) 0 0 0 1 0 1 1 7(2π/48)\n0 0 0 1 0 1 1 8(2π/40) 0 0 1 0 0 0 0 8(2π/48)\n0 0 0 1 1 0 0 9(2π/40) 0 0 1 0 0 0 1 9(2π/48)\n0 0 1 0 0 0 0 10(2π/40) 0 0 1 0 0 1 0 10(2π/48)\n0 0 1 0 0 0 1 11(2π/40) 0 0 1 0 0 1 1 11(2π/48)\n0 0 1 0 0 1 0 12(2π/40) 0 0 1 1 0 0 0 12(2π/48)\n0 0 1 0 0 1 1 13(2π/40) 0 0 1 1 0 0 1 13(2π/48)\n0 0 1 0 1 0 0 14(2π/40) 0 0 1 1 0 1 0 14(2π/48)\n0 0 1 1 0 0 0 15(2π/40) 0 0 1 1 0 1 1 15(2π/48)\n0 0 1 1 0 0 1 16(2π/40) 0 1 0 0 0 0 0 16(2π/48)\n0 0 1 1 0 1 0 17(2π/40) 0 1 0 0 0 0 1 17(2π/48)\n0 0 1 1 0 1 1 18(2π/40) 0 1 0 0 0 1 0 18(2π/48)\n0 0 1 1 1 0 0 19(2π/40) 0 1 0 0 0 1 1 19(2π/48)\n0 1 0 0 0 0 0 20(2π/40) 0 1 0 1 0 0 0 20(2π/48)\n0 1 0 0 0 0 1 21(2π/40) 0 1 0 1 0 0 1 21(2π/48)\n0 1 0 0 0 1 0 22(2π/40) 0 1 0 1 0 1 0 22(2π/48)\n0 1 0 0 0 1 1 23(2π/40) 0 1 0 1 0 1 1 23(2π/48)\n0 1 0 0 1 0 0 24(2π/40) 1 0 0 0 0 0 0 24(2π/48)\n0 1 0 1 0 0 0 25(2π/40) 1 0 0 0 0 0 1 25(2π/48)\n0 1 0 1 0 0 1 26(2π/40) 1 0 0 0 0 1 0 26(2π/48)\n0 1 0 1 0 1 0 27(2π/40) 1 0 0 0 0 1 1 27(2π/48)\n0 1 0 1 0 1 1 28(2π/40) 1 0 0 1 0 0 0 28(2π/48)\n0 1 0 1 1 0 0 29(2π/40) 1 0 0 1 0 0 1 29(2π/48)\n0 1 1 0 0 0 0 30(2π/40) 1 0 0 1 0 1 0 30(2π/48)\n0 1 1 0 0 0 1 31(2π/40) 1 0 0 1 0 1 1 31(2π/48)\n0 1 1 0 0 1 0 32(2π/40) 1 0 1 0 0 0 0 32(2π/48)\n0 1 1 0 0 1 1 33(2π/40) 1 0 1 0 0 0 1 33(2π/48)\n0 1 1 0 1 0 0 34(2π/40) 1 0 1 0 0 1 0 34(2π/48)\n0 1 1 1 0 0 0 35(2π/40) 1 0 1 0 0 1 1 35(2π/48)\n0 1 1 1 0 0 1 36(2π/40) 1 0 1 1 0 0 0 36(2π/48)\n0 1 1 1 0 1 0 37(2π/40) 1 0 1 1 0 0 1 37(2π/48)\n0 1 1 1 0 1 1 38(2π/40) 1 0 1 1 0 1 0 38(2π/48)\n0 1 1 1 1 0 0 39(2π/40) 1 0 1 1 0 1 1 39(2π/48)\n42 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 40(2π/48)\n0 0 0 0 0 0 1 (2π/42) 1 1 0 0 0 0 1 41(2π/48)\n0 0 0 0 0 1 0 2(2π/42) 1 1 0 0 0 1 0 42(2π/48)\n0 0 0 1 0 0 0 3(2π/42) 1 1 0 0 0 1 1 43(2π/48)\n0 0 0 1 0 0 1 4(2π/42) 1 1 0 1 0 0 0 44(2π/48)\n0 0 0 1 0 1 0 5(2π/42) 1 1 0 1 0 0 1 45(2π/48)\n0 0 1 0 0 0 0 6(2π/42) 1 1 0 1 0 1 0 46(2π/48)\n0 0 1 0 0 0 1 7(2π/42) 1 1 0 1 0 1 1 47(2π/48)\n0 0 1 0 0 1 0 8(2π/42)\n0 0 1 1 0 0 0 9(2π/42)\n0 0 1 1 0 0 1 10(2π/42)\n0 0 1 1 0 1 0 11(2π/42)\n0 1 0 0 0 0 0 12(2π/42)\n0 1 0 0 0 0 1 13(2π/42)\n0 1 0 0 0 1 0 14(2π/42)\n0 1 0 1 0 0 0 15(2π/42)\n0 1 0 1 0 0 1 16(2π/42)\n0 1 0 1 0 1 0 17(2π/42)\n0 1 1 0 0 0 0 18(2π/42)\n0 1 1 0 0 0 1 19(2π/42)\n0 1 1 0 0 1 0 20(2π/42)\n1 0 0 0 0 0 0 21(2π/42)\n1 0 0 0 0 0 1 22(2π/42)\n1 0 0 0 0 1 0 23(2π/42)\n1 0 0 1 0 0 0 24(2π/42)\n1 0 0 1 0 0 1 25(2π/42)\n1 0 0 1 0 1 0 26(2π/42)\n1 0 1 0 0 0 0 27(2π/42)\n1 0 1 0 0 0 1 28(2π/42)\n1 0 1 0 0 1 0 29(2π/42)\n1 0 1 1 0 0 0 30(2π/42)\n1 0 1 1 0 0 1 31(2π/42)\n1 0 1 1 0 1 0 32(2π/42)\n1 1 0 0 0 0 0 33(2π/42)\n1 1 0 0 0 0 1 34(2π/42)\n1 1 0 0 0 1 0 35(2π/42)\n1 1 0 1 0 0 0 36(2π/42)\n1 1 0 1 0 0 1 37(2π/42)\n1 1 0 1 0 1 0 38(2π/42)\n1 1 1 0 0 0 0 39(2π/42)\n1 1 1 0 0 0 1 40(2π/42)\n1 1 1 0 0 1 0 41(2π/42)\n34CDCE62005\nSCAS862G –NOVEMBER 2008 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedTable 16.CDCE62005 Output Coarse Phase Adjust Settings (3)\nDivide□Ratio PHnADGC6 PHnADGC5 PHnADGC4 PHnADGC3 PHnADGC2 PHnADGC1 PHnADGC0 Phase□Delay Divide□Ratio PHnADGC6 PHnADGC5 PHnADGC4 PHnADGC3 PHnADGC2 PHnADGC1 PHnADGC0 Phase□Delay\nn.12 n.11 n.10 n.9 n.8 n.7 n.6 (radian) n.12 n.11 n.10 n.9 n.8 n.7 n.6 (radian)\n50 0 0 0 0 0 0 0 0 56 0 0 0 0 0 0 0 0\n0 0 0 0 0 0 1 (2π/50) 0 0 0 0 0 0 1 (2π/56)\n0 0 0 0 0 1 0 2(2π/50) 0 0 0 0 0 1 0 2(2π/56)\n0 0 0 0 0 1 1 3(2π/50) 0 0 0 0 0 1 1 3(2π/56)\n0 0 0 0 1 0 0 4(2π/50) 0 0 0 1 0 0 0 4(2π/56)\n0 0 0 1 0 0 0 5(2π/50) 0 0 0 1 0 0 1 5(2π/56)\n0 0 0 1 0 0 1 6(2π/50) 0 0 0 1 0 1 0 6(2π/56)\n0 0 0 1 0 1 0 7(2π/50) 0 0 0 1 0 1 1 7(2π/56)\n0 0 0 1 0 1 1 8(2π/50) 0 0 1 0 0 0 0 8(2π/56)\n0 0 0 1 1 0 0 9(2π/50) 0 0 1 0 0 0 1 9(2π/56)\n0 0 1 0 0 0 0 10(2π/50) 0 0 1 0 0 1 0 10(2π/56)\n0 0 1 0 0 0 1 11(2π/50) 0 0 1 0 0 1 1 11(2π/56)\n0 0 1 0 0 1 0 12(2π/50) 0 0 1 1 0 0 0 12(2π/56)\n0 0 1 0 0 1 1 13(2π/50) 0 0 1 1 0 0 1 13(2π/56)\n0 0 1 0 1 0 0 14(2π/50) 0 0 1 1 0 1 0 14(2π/56)\n0 0 1 1 0 0 0 15(2π/50) 0 0 1 1 0 1 1 15(2π/56)\n0 0 1 1 0 0 1 16(2π/50) 0 1 0 0 0 0 0 16(2π/56)\n0 0 1 1 0 1 0 17(2π/50) 0 1 0 0 0 0 1 17(2π/56)\n0 0 1 1 0 1 1 18(2π/50) 0 1 0 0 0 1 0 18(2π/56)\n0 0 1 1 1 0 0 19(2π/50) 0 1 0 0 0 1 1 19(2π/56)\n0 1 0 0 0 0 0 20(2π/50) 0 1 0 1 0 0 0 20(2π/56)\n0 1 0 0 0 0 1 21(2π/50) 0 1 0 1 0 0 1 21(2π/56)\n0 1 0 0 0 1 0 22(2π/50) 0 1 0 1 0 1 0 22(2π/56)\n0 1 0 0 0 1 1 23(2π/50) 0 1 0 1 0 1 1 23(2π/56)\n0 1 0 0 1 0 0 24(2π/50) 0 1 1 0 0 0 0 24(2π/56)\n1 0 0 0 0 0 0 25(2π/50) 0 1 1 0 0 0 1 25(2π/56)\n1 0 0 0 0 0 1 26(2π/50) 0 1 1 0 0 1 0 26(2π/56)\n1 0 0 0 0 1 0 27(2π/50) 0 1 1 0 0 1 1 27(2π/56)\n1 0 0 0 0 1 1 28(2π/50) 1 0 0 0 0 0 0 28(2π/56)\n1 0 0 0 1 0 0 29(2π/50) 1 0 0 0 0 0 1 29(2π/56)\n1 0 0 1 0 0 0 30(2π/50) 1 0 0 0 0 1 0 30(2π/56)\n1 0 0 1 0 0 1 31(2π/50) 1 0 0 0 0 1 1 31(2π/56)\n1 0 0 1 0 1 0 32(2π/50) 1 0 0 1 0 0 0 32(2π/56)\n1 0 0 1 0 1 1 33(2π/50) 1 0 0 1 0 0 1 33(2π/56)\n1 0 0 1 1 0 0 34(2π/50) 1 0 0 1 0 1 0 34(2π/56)\n1 0 1 0 0 0 0 35(2π/50) 1 0 0 1 0 1 1 35(2π/56)\n1 0 1 0 0 0 1 36(2π/50) 1 0 1 0 0 0 0 36(2π/56)\n1 0 1 0 0 1 0 37(2π/50) 1 0 1 0 0 0 1 37(2π/56)\n1 0 1 0 0 1 1 38(2π/50) 1 0 1 0 0 1 0 38(2π/56)\n1 0 1 0 1 0 0 39(2π/50) 1 0 1 0 0 1 1 39(2π/56)\n1 0 1 1 0 0 0 40(2π/50) 1 0 1 1 0 0 0 40(2π/56)\n1 0 1 1 0 0 1 41(2π/50) 1 0 1 1 0 0 1 41(2π/56)\n1 0 1 1 0 1 0 42(2π/50) 1 0 1 1 0 1 0 42(2π/56)\n1 0 1 1 0 1 1 43(2π/50) 1 0 1 1 0 1 1 43(2π/56)\n1 0 1 1 1 0 0 44(2π/50) 1 1 0 0 0 0 0 44(2π/56)\n1 1 0 0 0 0 0 45(2π/50) 1 1 0 0 0 0 1 45(2π/56)\n1 1 0 0 0 0 1 46(2π/50) 1 1 0 0 0 1 0 46(2π/56)\n1 1 0 0 0 1 0 47(2π/50) 1 1 0 0 0 1 1 47(2π/56)\n1 1 0 0 0 1 1 48(2π/50) 1 1 0 1 0 0 0 48(2π/56)\n1 1 0 0 1 0 0 49(2π/50) 1 1 0 1 0 0 1 49(2π/56)\n1 1 0 1 0 1 0 50(2π/56)\n1 1 0 1 0 1 1 51(2π/56)\n1 1 1 0 0 0 0 52(2π/56)\n1 1 1 0 0 0 1 53(2π/56)\n1 1 1 0 0 1 0 54(2π/56)\n1 1 1 0 0 1 1 55(2π/56)\n35CDCE62005\nwww.ti.com SCAS862G –NOVEMBER 2008 –REVISED JULY 2016\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedTable 17.CDCE62005 Output Coarse Phase Adjust Settings (4)\nDivide□Ratio PHnADGC6 PHnADGC5 PHnADGC4 PHnADGC3 PHnADGC2 PHnADGC1 PHnADGC0 Phase□Delay Divide□Ratio PHnADGC6 PHnADGC5 PHnADGC4 PHnADGC3 PHnADGC2 PHnADGC1 PHnADGC0 Phase□Delay\nn.12 n.11 n.10 n.9 n.8 n.7 n.6 (radian) n.12 n.11 n.10 n.9 n.8 n.7 n.6 (radian)\n60 0 0 0 0 0 0 0 0 64 0 0 0 0 0 0 0 0\n0 0 0 0 0 0 1 (2π/60) 0 0 0 0 0 0 1 (2π/64)\n0 0 0 0 0 1 0 2(2π/60) 0 0 0 0 0 1 0 2(2π/64)\n0 0 0 0 0 1 1 3(2π/60) 0 0 0 0 0 1 1 3(2π/64)\n0 0 0 0 1 0 0 4(2π/60) 0 0 0 1 0 0 0 4(2π/64)\n0 0 0 1 0 0 0 5(2π/60) 0 0 0 1 0 0 1 5(2π/64)\n0 0 0 1 0 0 1 6(2π/60) 0 0 0 1 0 1 0 6(2π/64)\n0 0 0 1 0 1 0 7(2π/60) 0 0 0 1 0 1 1 7(2π/64)\n0 0 0 1 0 1 1 8(2π/60) 0 0 1 0 0 0 0 8(2π/64)\n0 0 0 1 1 0 0 9(2π/60) 0 0 1 0 0 0 1 9(2π/64)\n0 0 1 0 0 0 0 10(2π/60) 0 0 1 0 0 1 0 10(2π/64)\n0 0 1 0 0 0 1 11(2π/60) 0 0 1 0 0 1 1 11(2π/64)\n0 0 1 0 0 1 0 12(2π/60) 0 0 1 1 0 0 0 12(2π/64)\n0 0 1 0 0 1 1 13(2π/60) 0 0 1 1 0 0 1 13(2π/64)\n0 0 1 0 1 0 0 14(2π/60) 0 0 1 1 0 1 0 14(2π/64)\n0 0 1 1 0 0 0 15(2π/60) 0 0 1 1 0 1 1 15(2π/64)\n0 0 1 1 0 0 1 16(2π/60) 0 1 0 0 0 0 0 16(2π/64)\n0 0 1 1 0 1 0 17(2π/60) 0 1 0 0 0 0 1 17(2π/64)\n0 0 1 1 0 1 1 18(2π/60) 0 1 0 0 0 1 0 18(2π/64)\n0 0 1 1 1 0 0 19(2π/60) 0 1 0 0 0 1 1 19(2π/64)\n0 1 0 0 0 0 0 20(2π/60) 0 1 0 1 0 0 0 20(2π/64)\n0 1 0 0 0 0 1 21(2π/60) 0 1 0 1 0 0 1 21(2π/64)\n0 1 0 0 0 1 0 22(2π/60) 0 1 0 1 0 1 0 22(2π/64)\n0 1 0 0 0 1 1 23(2π/60) 0 1 0 1 0 1 1 23(2π/64)\n0 1 0 0 1 0 0 24(2π/60) 0 1 1 0 0 0 0 24(2π/64)\n0 1 0 1 0 0 0 25(2π/60) 0 1 1 0 0 0 1 25(2π/64)\n0 1 0 1 0 0 1 26(2π/60) 0 1 1 0 0 1 0 26(2π/64)\n0 1 0 1 0 1 0 27(2π/60) 0 1 1 0 0 1 1 27(2π/64)\n0 1 0 1 0 1 1 28(2π/60) 0 1 1 1 0 0 0 28(2π/64)\n0 1 0 1 1 0 0 29(2π/60) 0 1 1 1 0 0 1 29(2π/64)\n1 0 0 0 0 0 0 30(2π/60) 0 1 1 1 0 1 0 30(2π/64)\n1 0 0 0 0 0 1 31(2π/60) 0 1 1 1 0 1 1 31(2π/64)\n1 0 0 0 0 1 0 32(2π/60) 1 0 0 0 0 0 0 32(2π/64)\n1 0 0 0 0 1 1 33(2π/60) 1 0 0 0 0 0 1 33(2π/64)\n1 0 0 0 1 0 0 34(2π/60) 1 0 0 0 0 1 0 34(2π/64)\n1 0 0 1 0 0 0 35(2π/60) 1 0 0 0 0 1 1 35(2π/64)\n1 0 0 1 0 0 1 36(2π/60) 1 0 0 1 0 0 0 36(2π/64)\n1 0 0 1 0 1 0 37(2π/60) 1 0 0 1 0 0 1 37(2π/64)\n1 0 0 1 0 1 1 38(2π/60) 1 0 0 1 0 1 0 38(2π/64)\n1 0 0 1 1 0 0 39(2π/60) 1 0 0 1 0 1 1 39(2π/64)\n1 0 1 0 0 0 0 40(2π/60) 1 0 1 0 0 0 0 40(2π/64)\n1 0 1 0 0 0 1 41(2π/60) 1 0 1 0 0 0 1 41(2π/64)\n1 0 1 0 0 1 0 42(2π/60) 1 0 1 0 0 1 0 42(2π/64)\n1 0 1 0 0 1 1 43(2π/60) 1 0 1 0 0 1 1 43(2π/64)\n1 0 1 0 1 0 0 44(2π/60) 1 0 1 1 0 0 0 44(2π/64)\n1 0 1 1 0 0 0 45(2π/60) 1 0 1 1 0 0 1 45(2π/64)\n1 0 1 1 0 0 1 46(2π/60) 1 0 1 1 0 1 0 46(2π/64)\n1 0 1 1 0 1 0 47(2π/60) 1 0 1 1 0 1 1 47(2π/64)\n1 0 1 1 0 1 1 48(2π/60) 1 1 0 0 0 0 0 48(2π/64)\n1 0 1 1 1 0 0 49(2π/60) 1 1 0 0 0 0 1 49(2π/64)\n1 1 0 0 0 0 0 50(2π/60) 1 1 0 0 0 1 0 50(2π/64)\n1 1 0 0 0 0 1 51(2π/60) 1 1 0 0 0 1 1 51(2π/64)\n1 1 0 0 0 1 0 52(2π/60) 1 1 0 1 0 0 0 52(2π/64)\n1 1 0 0 0 1 1 53(2π/60) 1 1 0 1 0 0 1 53(2π/64)\n1 1 0 0 1 0 0 54(2π/60) 1 1 0 1 0 1 0 54(2π/64)\n1 1 0 1 0 0 0 55(2π/60) 1 1 0 1 0 1 1 55(2π/64)\n1 1 0 1 0 0 1 56(2π/60) 1 1 1 0 0 0 0 56(2π/64)\n1 1 0 1 0 1 0 57(2π/60) 1 1 1 0 0 0 1 57(2π/64)\n1 1 0 1 0 1 1 58(2π/60) 1 1 1 0 0 1 0 58(2π/64)\n1 1 0 1 1 0 0 59(2π/60) 1 1 1 0 0 1 1 59(2π/64)\n1 1 1 1 0 0 0 60(2π/64)\n1 1 1 1 0 0 1 61(2π/64)\n1 1 1 1 0 1 0 62(2π/64)\n1 1 1 1 0 1 1 63(2π/64)\n36CDCE62005\nSCAS862G –NOVEMBER 2008 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedTable 18.CDCE62005 Output Coarse Phase Adjust Settings (5)\nDivide□Ratio PHnADGC6 PHnADGC5 PHnADGC4 PHnADGC3 PHnADGC2 PHnADGC1 PHnADGC0 Phase□Delay Divide□Ratio PHnADGC6 PHnADGC5 PHnADGC4 PHnADGC3 PHnADGC2 PHnADGC1 PHnADGC0 Phase□Delay\nn.12 n.11 n.10 n.9 n.8 n.7 n.6 (radian) n.12 n.11 n.10 n.9 n.8 n.7 n.6 (radian)\n70 0 0 0 0 0 0 0 0 80 0 0 0 0 0 0 0 0\n0 0 0 0 0 0 1 (2π/70) 0 0 0 0 0 0 1 (2π/80)\n0 0 0 0 0 1 0 2(2π/70) 0 0 0 0 0 1 0 2(2π/80)\n0 0 0 0 0 1 1 3(2π/70) 0 0 0 0 0 1 1 3(2π/80)\n0 0 0 0 1 0 0 4(2π/70) 0 0 0 0 1 0 0 4(2π/80)\n0 0 0 1 0 0 0 5(2π/70) 0 0 0 1 0 0 0 5(2π/80)\n0 0 0 1 0 0 1 6(2π/70) 0 0 0 1 0 0 1 6(2π/80)\n0 0 0 1 0 1 0 7(2π/70) 0 0 0 1 0 1 0 7(2π/80)\n0 0 0 1 0 1 1 8(2π/70) 0 0 0 1 0 1 1 8(2π/80)\n0 0 0 1 1 0 0 9(2π/70) 0 0 0 1 1 0 0 9(2π/80)\n0 0 1 0 0 0 0 10(2π/70) 0 0 1 0 0 0 0 10(2π/80)\n0 0 1 0 0 0 1 11(2π/70) 0 0 1 0 0 0 1 11(2π/80)\n0 0 1 0 0 1 0 12(2π/70) 0 0 1 0 0 1 0 12(2π/80)\n0 0 1 0 0 1 1 13(2π/70) 0 0 1 0 0 1 1 13(2π/80)\n0 0 1 0 1 0 0 14(2π/70) 0 0 1 0 1 0 0 14(2π/80)\n0 0 1 1 0 0 0 15(2π/70) 0 0 1 1 0 0 0 15(2π/80)\n0 0 1 1 0 0 1 16(2π/70) 0 0 1 1 0 0 1 16(2π/80)\n0 0 1 1 0 1 0 17(2π/70) 0 0 1 1 0 1 0 17(2π/80)\n0 0 1 1 0 1 1 18(2π/70) 0 0 1 1 0 1 1 18(2π/80)\n0 0 1 1 1 0 0 19(2π/70) 0 0 1 1 1 0 0 19(2π/80)\n0 1 0 0 0 0 0 20(2π/70) 0 1 0 0 0 0 0 20(2π/80)\n0 1 0 0 0 0 1 21(2π/70) 0 1 0 0 0 0 1 21(2π/80)\n0 1 0 0 0 1 0 22(2π/70) 0 1 0 0 0 1 0 22(2π/80)\n0 1 0 0 0 1 1 23(2π/70) 0 1 0 0 0 1 1 23(2π/80)\n0 1 0 0 1 0 0 24(2π/70) 0 1 0 0 1 0 0 24(2π/80)\n0 1 0 1 0 0 0 25(2π/70) 0 1 0 1 0 0 0 25(2π/80)\n0 1 0 1 0 0 1 26(2π/70) 0 1 0 1 0 0 1 26(2π/80)\n0 1 0 1 0 1 0 27(2π/70) 0 1 0 1 0 1 0 27(2π/80)\n0 1 0 1 0 1 1 28(2π/70) 0 1 0 1 0 1 1 28(2π/80)\n0 1 0 1 1 0 0 29(2π/70) 0 1 0 1 1 0 0 29(2π/80)\n0 1 1 0 0 0 0 30(2π/70) 0 1 1 0 0 0 0 30(2π/80)\n0 1 1 0 0 0 1 31(2π/70) 0 1 1 0 0 0 1 31(2π/80)\n0 1 1 0 0 1 0 32(2π/70) 0 1 1 0 0 1 0 32(2π/80)\n0 1 1 0 0 1 1 33(2π/70) 0 1 1 0 0 1 1 33(2π/80)\n0 1 1 0 1 0 0 34(2π/70) 0 1 1 0 1 0 0 34(2π/80)\n1 0 0 0 0 0 0 35(2π/70) 0 1 1 1 0 0 0 35(2π/80)\n1 0 0 0 0 0 1 36(2π/70) 0 1 1 1 0 0 1 36(2π/80)\n1 0 0 0 0 1 0 37(2π/70) 0 1 1 1 0 1 0 37(2π/80)\n1 0 0 0 0 1 1 38(2π/70) 0 1 1 1 0 1 1 38(2π/80)\n1 0 0 0 1 0 0 39(2π/70) 0 1 1 1 1 0 0 39(2π/80)\n1 0 0 1 0 0 0 40(2π/70) 1 0 0 0 0 0 0 40(2π/80)\n1 0 0 1 0 0 1 41(2π/70) 1 0 0 0 0 0 1 41(2π/80)\n1 0 0 1 0 1 0 42(2π/70) 1 0 0 0 0 1 0 42(2π/80)\n1 0 0 1 0 1 1 43(2π/70) 1 0 0 0 0 1 1 43(2π/80)\n1 0 0 1 1 0 0 44(2π/70) 1 0 0 0 1 0 0 44(2π/80)\n1 0 1 0 0 0 0 45(2π/70) 1 0 0 1 0 0 0 45(2π/80)\n1 0 1 0 0 0 1 46(2π/70) 1 0 0 1 0 0 1 46(2π/80)\n1 0 1 0 0 1 0 47(2π/70) 1 0 0 1 0 1 0 47(2π/80)\n1 0 1 0 0 1 1 48(2π/70) 1 0 0 1 0 1 1 48(2π/80)\n1 0 1 0 1 0 0 49(2π/70) 1 0 0 1 1 0 0 49(2π/80)\n1 0 1 1 0 0 0 50(2π/70) 1 0 1 0 0 0 0 50(2π/80)\n1 0 1 1 0 0 1 51(2π/70) 1 0 1 0 0 0 1 51(2π/80)\n1 0 1 1 0 1 0 52(2π/70) 1 0 1 0 0 1 0 52(2π/80)\n1 0 1 1 0 1 1 53(2π/70) 1 0 1 0 0 1 1 53(2π/80)\n1 0 1 1 1 0 0 54(2π/70) 1 0 1 0 1 0 0 54(2π/80)\n1 1 0 0 0 0 0 55(2π/70) 1 0 1 1 0 0 0 55(2π/80)\n1 1 0 0 0 0 1 56(2π/70) 1 0 1 1 0 0 1 56(2π/80)\n1 1 0 0 0 1 0 57(2π/70) 1 0 1 1 0 1 0 57(2π/80)\n1 1 0 0 0 1 1 58(2π/70) 1 0 1 1 0 1 1 58(2π/80)\n1 1 0 0 1 0 0 59(2π/70) 1 0 1 1 1 0 0 59(2π/80)\n1 1 0 1 0 0 0 60(2π/70) 1 1 0 0 0 0 0 60(2π/80)\n1 1 0 1 0 0 1 61(2π/70) 1 1 0 0 0 0 1 61(2π/80)\n1 1 0 1 0 1 0 62(2π/70) 1 1 0 0 0 1 0 62(2π/80)\n1 1 0 1 0 1 1 63(2π/70) 1 1 0 0 0 1 1 63(2π/80)\n1 1 0 1 1 0 0 64(2π/70) 1 1 0 0 1 0 0 64(2π/80)\n1 1 1 0 0 0 0 65(2π/70) 1 1 0 1 0 0 0 65(2π/80)\n1 1 1 0 0 0 1 66(2π/70) 1 1 0 1 0 0 1 66(2π/80)\n1 1 1 0 0 1 0 67(2π/70) 1 1 0 1 0 1 0 67(2π/80)\n1 1 1 0 0 1 1 68(2π/70) 1 1 0 1 0 1 1 68(2π/80)\n1 1 1 0 1 0 0 69(2π/70) 1 1 0 1 1 0 0 69(2π/80)\n1 1 1 0 0 0 0 70(2π/80)\n1 1 1 0 0 0 1 71(2π/80)\n1 1 1 0 0 1 0 72(2π/80)\n1 1 1 0 0 1 1 73(2π/80)\n1 1 1 0 1 0 0 74(2π/80)\n1 1 1 1 0 0 0 75(2π/80)\n1 1 1 1 0 0 1 76(2π/80)\n1 1 1 1 0 1 0 77(2π/80)\n1 1 1 1 0 1 1 78(2π/80)\n1 1 1 1 1 0 0 79(2π/80)\n37CDCE62005\nwww.ti.com SCAS862G –NOVEMBER 2008 –REVISED JULY 2016\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedTable 19.CDCE62005 Output Coarse Phase Adjust Settings (6)\nDelay\n~6µs\nSYNC #\nPinR4.1\n0\n1\nD QR6.20\n01\nD Q\nSelected Reference Input R0[4:5]\nOutput\nDivider\nOutput\nDividerU0\nU4PRI_REF[00]\nSEC_REF[01]\nSMAT_MUX[10]\nPRESCALAR[11]\nD QPRI_REF[00]\nSEC_REF[01]\nSMAT_MUX[10]\nPRESCALAR[11]R4[4:5]&SYNC #\nBit (R8.8)\nReference Clock\nPreScalar Clock\nSYNC\nOutput\n( R4.1=0 & R6.20=1)\nOutput\n( R4.1=1 & R6.20=0)Output\n( R4.1=1 & R20.6=1)Tristate\nTristate( a )\n( b )\n( c )next rising edge\nnext PreScaler CLK\nTristate~ 6µsnext PreScaler CLK\n38CDCE62005\nSCAS862G –NOVEMBER 2008 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated8.3.5.14 Output Synchronization\nFigure 26shows theoutput synchronization circuitry and relative output clock phase position with respect to\nSYNC signal Low toHigh phase transition.\nNOTE: The signal diagram isbased ontheassumption thatprescalar clock isselected byoutput Mux (Rn[4:5] where n=0,\n1,2,3or4)\nFigure 26.Output Synchronization Diagram\nThe synchronization oftheoutputs canbeaccomplished bytoggling theSYNC pin,orBit(R8.8), orbychanging\nanyoutput divider values. Table 20shows thephase relationship between output phase and theSYNC signal,\ntheselected reference clock andtheprescalar output clock phases.\nOutput□Divider 2\nOutput□Divider 3AUX\nOUT\nRegister 6\n25Register 6\n24\n39CDCE62005\nwww.ti.com SCAS862G –NOVEMBER 2008 –REVISED JULY 2016\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedTable 20.Output Synchronization Procedure\nR4.1 R6.20 COMMENTS\nToggling SYNC Pinor\nBit(R8.8) from lowto\nhigh0 0 The synchronized outputs willbeenabled after ~6µsdelay andthenext rising edge ofthe\nreference clock andselected clock ofoutput multiplexer.\n0 1 The synchronized outputs willbeenabled after ~6µsdelay andthenext rising edge of\nselected clock ofoutput multiplexer (reference Figure 26(a)).\n1 0 The synchronized outputs willbeenabled with thenext rising edge ofreference clock &the\nselected clock ofoutput multiplexer (reference Figure 26(c)).\n1 1 The synchronized outputs willbeenabled with thenext rising edge oftheselected clock of\noutput multiplexer (reference Figure 26(b)).\nToggling SYNC Pinor\nBit(R8.8) from high to\nlowX X Alloutputs aredisabled.\n8.3.5.15 Auxiliary Output\nFigure 27shows theauxiliary output port. Table 21lists how theauxiliary output port iscontrolled. The output\nbuffer supports amaximum output frequency of250MHz anddrives atLVCMOS levels. Refer toTable 13forthe\nlistofdivider settings thatestablishes theoutput frequency.\nFigure 27.CDCE62005 Auxiliary Output\n(1) IfDivider 2orDivider 3issettodivide by1andAUXOUT isselected from divide by1,then AUXOUT\nwillbedisabled even iftheAUXOUTEN bit(6.24) ishigh.Table 21.CDCE62005 Auxiliary Output Settings\nBITNAME→ AUXFEEDSEL AUXOUTEN\nAUX OUTPUT SOURCE\nREGISTER.BIT → 6.25 6.24\nX 0 OFF\n0 1 Divider 2(1)\n1 1 Divider 3(1)\nPFD/\nCPPrescaler\n/2,/3,/4,/5Input Divider\n/1 - /256\nInternal Clock Distribution BusSMART_MUX\nSYNTH\nInternal Clock Distribution Bus/1,/2,/5,/8,/10,/16,/20\n/8 - /1280Feedback Divider1.75 GHz –\n2.356 GHzRegister 6\n16171819Charge Pump Current\n14Register 5\n15161718192021Input Divider Settings\nRegister 6\n12Prescaler\n3Register 6\n45678910\nFeedback DividerRegister 6\n131415\nFeedback Bypass Divider0Register 7\n1234567\n89101112131415\n1617181920Loop Filter Settings\nRegister 6\n0\nVCO Select\n40CDCE62005\nSCAS862G –NOVEMBER 2008 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated8.3.5.16 Synthesizer Block\nFigure 28provides anoverview oftheCDCE62005 synthesizer block. The Synthesizer Block provides aPhase\nLocked Loop, apartially integrated programmable loop filter, and twoVoltage Controlled Oscillators (VCO). The\nsynthesizer block generates anoutput clock called “SYNTH ”and drives itonto theInternal Clock Distribution\nBus.\nFigure 28.CDCE62005 Synthesizer Block\n8.3.5.17 Input Divider\nThe Input Divider divides theclock signal selected bytheSmart Multiplexer (see Table 7)and presents the\ndivided signal tothePhase Frequency Detector /Charge Pump ofthefrequency synthesizer.\nTable 22.CDCE62005 Input Divider Settings\nINPUT DIVIDER SETTINGS\nDIVIDE\nRATIOSELINDIV7 SELINDIV6 SELINDIV5 SELINDIV4 SELINDIV3 SELINDIV2 SELINDIV1 SELINDIV0\n5.21 5.20 5.19 5.18 5.17 5.16 5.15 5.14\n0 0 0 0 0 0 0 0 1\n0 0 0 0 0 0 0 1 2\n0 0 0 0 0 0 1 0 3\n0 0 0 0 0 0 1 1 4\n0 0 0 0 0 1 0 0 5\n0 0 0 0 0 1 0 1 6\n• • • • • • • • •\n• • • • • • • • •\n1 1 1 1 1 1 1 1 256\n41CDCE62005\nwww.ti.com SCAS862G –NOVEMBER 2008 –REVISED JULY 2016\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated8.3.5.18 Feedback andFeedback Bypass Divider\nTable 23shows how toconfigure theFeedback divider forvarious divide values\nTable 23.CDCE62005 Feedback Divider Settings\nFEEDBACK DIVIDER\nDIVIDE\nRATIOSELFBDIV7 SELFBDIV6 SELFBDIV5 SELFBDIV4 SELFBDIV3 SELFBDIV2 SELFBDIV1 SELFBDIV0\n6.10 6.9 9.8 6.7 6.6 6.5 6.4 6.3\n0 0 0 0 0 0 0 0 8\n0 0 0 0 0 0 0 1 12\n0 0 0 0 0 0 1 0 16\n0 0 0 0 0 0 1 1 20\n0 0 0 0 0 1 0 1 24\n0 0 0 0 0 1 1 0 32\n0 0 0 0 1 0 0 1 36\n0 0 0 0 0 1 1 1 40\n0 0 0 0 1 0 1 0 48\n0 0 0 1 1 0 0 0 56\n0 0 0 0 1 0 1 1 60\n0 0 0 0 1 1 1 0 64\n0 0 0 1 0 1 0 1 72\n0 0 0 0 1 1 1 1 80\n0 0 0 1 1 0 0 1 84\n0 0 0 1 0 1 1 0 96\n0 0 0 1 0 0 1 1 100\n0 1 0 0 1 0 0 1 108\n0 0 0 1 1 0 1 0 112\n0 0 0 1 0 1 1 1 120\n0 0 0 1 1 1 1 0 128\n0 0 0 1 1 0 1 1 140\n0 0 1 1 0 1 0 1 144\n0 0 0 1 1 1 1 1 160\n0 0 1 1 1 0 0 1 168\n0 1 0 0 1 0 1 1 180\n0 0 1 1 0 1 1 0 192\n0 0 1 1 0 0 1 1 200\n0 1 0 1 0 1 0 1 216\n0 0 1 1 1 0 1 0 224\n0 0 1 1 0 1 1 1 240\n0 1 0 1 1 0 0 1 252\n0 0 1 1 1 1 1 0 256\n0 0 1 1 1 0 1 1 280\n0 1 0 1 0 1 1 0 288\n0 1 0 1 0 0 1 1 300\n0 0 1 1 1 1 1 1 320\n0 1 0 1 1 0 1 0 336\n0 1 0 1 0 1 1 1 360\n0 1 0 1 1 1 1 0 384\n1 1 0 1 1 0 0 0 392\n0 1 1 1 0 0 1 1 400\n42CDCE62005\nSCAS862G –NOVEMBER 2008 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedTable 23.CDCE62005 Feedback Divider Settings (continued)\nFEEDBACK DIVIDER\nDIVIDE\nRATIOSELFBDIV7 SELFBDIV6 SELFBDIV5 SELFBDIV4 SELFBDIV3 SELFBDIV2 SELFBDIV1 SELFBDIV0\n6.10 6.9 9.8 6.7 6.6 6.5 6.4 6.3\n0 1 0 1 1 0 1 1 420\n1 0 1 1 0 1 0 1 432\n0 1 1 1 1 0 1 0 448\n0 1 0 1 1 1 1 1 480\n1 0 0 1 0 0 1 1 500\n1 0 1 1 1 0 0 1 504\n0 1 1 1 1 1 1 0 512\n0 1 1 1 1 0 1 1 560\n1 0 1 1 0 1 1 0 576\n1 1 0 1 1 0 0 1 588\n1 0 0 1 0 1 1 1 600\n0 1 1 1 1 1 1 1 640\n1 0 1 1 1 0 1 0 672\n1 0 0 1 1 0 1 1 700\n1 0 1 1 0 1 1 1 720\n1 0 1 1 1 1 1 0 768\n1 1 0 1 1 0 1 0 784\n1 0 0 1 1 1 1 1 800\n1 0 1 1 1 0 1 1 840\n1 1 0 1 1 1 1 0 896\n1 0 1 1 1 1 1 1 960\n1 1 0 1 1 0 1 1 980\n1 1 1 1 1 1 1 0 1024\n1 1 0 1 1 1 1 1 1120\n1 1 1 1 1 1 1 1 1280\nTable 24shows how toconfigure theFeedback Bypass Divider.\nTable 24.CDCE62005 Feedback Bypass Divider Settings\nFEEDBACK BYPASS DIVIDER\nDIVIDE RATIO SELBPDIV2 SELBPDIV1 SELBPDIV0\n6.15 6.14 6.13\n0 0 0 2\n0 0 1 5\n0 1 0 8\n0 1 1 10\n1 0 0 16\n1 0 1 20\n1 1 0 RESERVED\n1 1 1 1(bypass)\n43CDCE62005\nwww.ti.com SCAS862G –NOVEMBER 2008 –REVISED JULY 2016\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated8.3.5.18.1 VCO Select\nTable 25illustrates how tocontrol thedual voltage controlled oscillators.\nTable 25.CDCE62005 VCO Select\nBITNAME→\nREGISTER.BIT →VCO SELECT\nSELVCOVCO CHARACTERISTICS\n6.0 VCO RANGE Fmin (MHz) Fmax (MHz)\n0 Low 1750 2046\n1 High 2040 2356\n8.3.5.18.2 Prescaler\nTable 26shows how toconfigure theprescaler.\nTable 26.CDCE62005 Prescaler Settings\nSETTINGS\nDIVIDE RATIO SELPRESCB SELPRESCA\n6.2 6.1\n0 0 5\n1 0 4\n0 1 3\n1 1 2\n8.3.5.18.3 Charge Pump Current Settings\nTable 27provides thesettings forthecharge pump:\nTable 27.CDCD62005 Charge Pump Settings\nBITNAME→\nREGISTER.BIT →CHARGE PUMP SETTINGS\nCHARGE PUMP\nCURRENTICPSEL3 ICPSEL2 ICPSEL1 ICPSEL0\n6.19 6.18 6.17 6.16\n0 0 0 0 50μA\n0 0 0 1 100μA\n0 0 1 0 150μA\n0 0 1 1 200μA\n0 1 0 0 300μA\n0 1 0 1 400μA\n0 1 1 0 600μA\n0 1 1 1 750μA\n1 0 0 0 1mA\n1 0 0 1 1.25 mA\n1 0 1 0 1.5mA\n1 0 1 1 2mA\n1 1 0 0 2.5mA\n1 1 0 1 3mA\n1 1 1 0 3.5mA\n1 1 1 1 3.75 mA\nr.0 r.1 r.2 r.3 r.4c.0 c.1 c.2 c.3 c.4 c.0 c.1 c.2 c.3\nr.0 r.1 r.baseCeq Ceq\nReqReq(a) (b)\n(c) (d)\nPFD/\nCPEXT_LFN EXT_LFP\nexternal internal external internal\n+\n-VB\nR3\nC3\nC1\nR2C2C1R2C2\n44CDCE62005\nSCAS862G –NOVEMBER 2008 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated8.3.5.18.4 Loop Filter\nFigure 29depicts the loop filter topology ofthe CDCE62005. Itfacilitates both internal and external\nimplementations providing optimal flexibility.\nFigure 29.CDCE62005 Loop Filter Topology\n8.3.5.19 Internal Loop Filter Component Configuration\nFigure 29contains five different loop filter components with programmable values: C1, C2, R2, R3, and C3.\nTable 28shows that theCDCE62005 uses one offour different types ofcircuit implementation (shown in\nFigure 30)foreach oftheinternal loop filter components.\nTable 28.CDCE62005 Loop Filter Component Implementation Type\nCOMPONENT CONTROL BITS USEDIMPLEMENTATION TYPE\n(see Figure 30)\nC1 5 a\nC2 5 a\nR2 5 c\nR3 2 d\nC3 4 b\nFigure 30.CDCE62005 Internal Loop Filter Component Schematics\n45CDCE62005\nwww.ti.com SCAS862G –NOVEMBER 2008 –REVISED JULY 2016\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedTable 29.CDCE62005 Internal Loop Filter –C1Settings\nC1SETTINGS\nCAPACITOR VALUEBITNAME→ EXLFSEL LFRCSEL14 LFRCSEL13 LFRCSEL12 LFRCSEL11 LFRCSEL10\nCAPACITOR\nVALUE→— 37.5 pF 21.5 pF 10pF 6.5pF 1.5pF\nREGISTER.BIT → 6.26 7.14 7.13 7.12 7.11 7.10\n1 0 0 0 0 0 External Loop Filter\n0 0 0 0 0 0 0pF\n0 0 0 0 0 1 1.5pF\n0 0 0 0 1 0 6.5pF\n0 0 0 0 1 1 8pF\n0 0 0 1 0 0 10pF\n0 0 0 1 0 1 11.5 pF\n0 0 0 1 1 0 16.5 pF\n0 0 0 1 1 1 18pF\n0 0 1 0 0 0 21.5 pF\n0 0 1 0 0 1 23pF\n0 • • • • • •\n0 1 1 1 0 0 69pF\n0 1 1 1 0 1 70.5 pF\n0 1 1 1 1 0 75.5 pF\n0 1 1 1 1 1 77pF\nTable 30.CDCE62005 Internal Loop Filter –C2Settings\nC2SETTINGS\nCAPACITOR VALUEBITNAME→ EXLFSEL LFRCSEL4 LFRCSEL3 LFRCSEL2 LFRCSEL1 LFRCSEL0\nCAPACITOR VALUE→ — 226pF 123pF 87pF 25pF 12.5 pF\nREGISTER.BIT → 6.26 7.4 7.3 7.2 7.1 7.0\n1 0 0 0 0 0 External Loop Filter\n0 0 0 0 0 0 0pF\n0 0 0 0 0 1 12.5 pF\n0 0 0 0 1 0 25pF\n0 0 0 0 1 1 37.5 pF\n0 0 0 1 0 0 87pF\n0 0 0 1 0 1 99.5 pF\n0 0 0 1 1 0 112pF\n0 0 0 1 1 1 124.5 pF\n0 0 1 0 0 0 123pF\n0 0 1 0 0 1 135.5 pF\n0 • • • • • •\n0 1 1 1 0 0 436pF\n0 1 1 1 0 1 448.5 pF\n0 1 1 1 1 0 461pF\n0 1 1 1 1 1 473.5 pF\n46CDCE62005\nSCAS862G –NOVEMBER 2008 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedTable 31.CDCE62005 Internal Loop Filter –R2Settings\nR2SETTINGS\nRESISTOR VALUE\n(kΩ)BITNAME→ EXLFSEL LFRCSEL9 LFRCSEL8 LFRCSEL7 LFRCSEL6 LFRCSEL5\nRESISTOR VALUE→ — 56.4 k 38.2 k 20k 9k 4k\nREGISTER.BIT → 6.26 7.9 7.8 7.7 7.6 7.5\n1 X X X X X External Loop Filter\n0 0 0 0 0 0 127.6\n0 0 0 0 0 1 123.6\n0 0 0 0 1 0 118.6\n0 0 0 0 1 1 114.6\n0 0 0 1 0 0 107.6\n0 0 0 1 0 1 103.6\n0 0 0 1 1 0 98.6\n0 0 0 1 1 1 94.6\n0 0 1 0 0 0 89.4\n0 0 1 0 0 1 85.4\n0 • • • • • •\n0 1 1 1 0 0 13\n0 1 1 1 0 1 9\n0 1 1 1 1 0 4\n0 1 1 1 1 1 0\nTable 32.CDCE62005 Internal Loop Filter –C3Settings\nC3SETTINGS\nCAPACITOR VALUEBITNAME→ LFRCSEL18 LFRCSEL17 LFRCSEL16 LFRCSEL15\nCAPACITOR VALUE→ 85pF 19.5 pF 5.5pF 2.5pF\nREGISTER.BIT → 7.18 7.17 7.16 7.15\n0 0 0 0 0pF\n0 0 0 1 2.5pF\n0 0 1 0 5.5pF\n0 0 1 1 8pF\n0 1 0 0 19.5 pF\n0 1 0 1 22pF\n0 1 1 0 25pF\n0 1 1 1 27.5 pF\n1 0 0 0 85pF\n1 0 0 1 87.5 pF\n• • • • •\n1 1 1 0 104.5 pF\n1 1 1 1 107pF\n1 1 1 0 110pF\n1 1 1 1 112.5 pF\nTable 33.CDCE62005 Internal Loop Filter –R3Settings\nR3SETTINGS\nRESISTOR VALUE (kΩ)BITNAME→ LFRCSEL20 LFRCSEL19\nRESISTOR VALUE→ 10k 5k\nREGISTER.BIT → 7.20 7.19\n0 0 20\nPFD/\nCPFrom□Input□Divider\nFrom□Feedback DividerTo□Loop□FilterFrom□Input□Divider\nFrom□Feedback DividerLocked\nUnlockedFrom□Input□Divider\nFrom□Feedback Divider\n25242322Register 5Lock Detect Window (Max)\nLock Detect Window Adjust\n(a) (b)2726From□Digital\nLock Detector PLL_LOCK\n1 = Locked\nO = Unlocked\n(c)\n47CDCE62005\nwww.ti.com SCAS862G –NOVEMBER 2008 –REVISED JULY 2016\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedTable 33.CDCE62005 Internal Loop Filter –R3Settings (continued)\nR3SETTINGS\nRESISTOR VALUE (kΩ)BITNAME→ LFRCSEL20 LFRCSEL19\nRESISTOR VALUE→ 10k 5k\nREGISTER.BIT → 7.20 7.19\n0 1 15\n1 0 10\n1 1 5\n8.3.5.20 External Loop Filter Component Configuration\nToimplement anexternal loop filter, setEXLFSEL bit(6.26) high. Setting allofthecontrol switches lowthat\ncontrol capacitors C1and C2(see Table 29and Table 30)remove them from theloop filter circuit. This is\nnecessary foranexternal loop filter implementation.\n8.3.6 Digital Lock Detect\nThe CDCE62005 provides both ananalog andadigital lock detect circuit. With respect tolock detect, twosignals\nwhose phase difference isless than aprescribed amount are‘locked ’otherwise they are‘unlocked ’.The phase\nfrequency detector /charge pump compares theclock provided bytheinput divider and thefeedback divider;\nusing theinput divider asthephase reference. The digital lock detect circuit implements aprogrammable lock\ndetect window. Table 34shows anoverview ofhow toconfigure thedigital lock detect feature. When selecting\nthedigital PLL lock option, thePLL_LOCK pinwillpossibly jitter several times between lock and outoflock until\nthePLL achieves astable lock. Ifdesired, choosing awide loop bandwidth and ahigh number ofsuccessive\nclock cycles virtually eliminates thischaracteristic. PLL_LOCK willreturn tooutoflock, ifjustonecycle isoutside\nthelock detect window orifacycle slipoccurs.\nFigure 31.CDCE62005 Digital Lock Detect\n48CDCE62005\nSCAS862G –NOVEMBER 2008 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedTable 34.CDCE62005 Lock Detect Window\nDIGITAL LOCK DETECT\nLOCK DETECT WINDOWBITNAME→ LOCKW(3) LOCKW(2) LOCKW(1) LOCKW(0)\nREGISTER.BIT → 5.25 5.24 5.23 5.22\n0 0 0 0 1.5ns\n0 0 0 1 5.8ns\n0 0 1 0 15.1 ns\n0 0 1 1 Reserved\n0 1 0 0 3.4ns\n0 1 0 1 7.7ns\n0 1 1 0 17.0 sn\n0 1 1 1 Reserved\n1 0 0 0 5.4ns\n1 0 0 1 9.7ns\n1 0 1 0 19.0 ns\n1 0 1 1 Reserved\n1 1 0 0 15.0 ns\n1 1 0 1 19.3 ns\n1 1 1 0 28.6 ns\n1 1 1 1 Reserved\n8.3.7 Crystal Input Interference\nFundamental mode isthe recommended oscillation mode ofoperation forthe input crystal and parallel\nresonance istherecommended type ofcircuit forthecrystal.\nAcrystal load capacitance refers toallcapacitances intheoscillator feedback loop. Itisequal totheamount of\ncapacitance seen between theterminals ofthecrystal inthecircuit. Forparallel resonant mode circuits, the\ncorrect load capacitance isnecessary toensure theoscillation ofthecrystal within theexpected parameters.\nThe CDCE62005 implements aninput crystal oscillator circuitry, known astheColpitts oscillator ,and requires\none pad ofthecrystal tointerface with theAUX INpin; theother pad ofthecrystal istied toground. Inthis\ncrystal interface, itisimportant toaccount forallsources ofcapacitance when calculating thecorrect value for\nthediscrete capacitor component, CL,foradesign.\nThe CDCE62005 hasbeen characterized with 10-pF parallel resonant crystals. The input crystal oscillator stage\nintheCDCE62005 isdesigned tooscillate atthecorrect frequency forallparallel resonant crystals with low-pull\ncapability and rated with aload capacitance that isequal tothesum oftheon-chip load capacitance attheAUX\nINpin(10-pF), crystal stray capacitance, andboard parasitic capacitance between thecrystal andAUX INpin.\n/c40 /c41 /c40 /c41S S\nL,R O L,A OC C Δf=\nf 2 C + C 2 C + C/c45\n49CDCE62005\nwww.ti.com SCAS862G –NOVEMBER 2008 –REVISED JULY 2016\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedThe normalized frequency error ofthecrystal, asaresult ofload capacitance mismatch, can becalculated as\nEquation 8:\nwhere\n•Δfisthefrequency error ofthecrystal\n•fistherated frequency ofthecrystal\n•CSisthemotional capacitance ofthecrystal\n•CL,Ristherated load capacitance forthecrystal\n•COistheshunt capacitance ofthecrystal\n•CL,Aistheactual load capacitance intheimplemented PCB forthecrystal (8)\nThe firstthree parameters canbeobtained from thecrystal vendor.\nInorder tominimize thefrequency error ofthecrystal tomeet application requirements, thedifference between\ntherated load capacitance and theactual load capacitance should beminimized and acrystal with low-pull\ncapability (low CS) should beused.\nForexample, ifanapplication requires less than ±50ppm frequency error and acrystal with less than ±50ppm\nfrequency tolerance ispicked, thecharacteristics areasfollows: C0=7pF,CS=10µF,and CL,R=12pF.In\norder tomeet therequired frequency error, calculate CL,Ausing Equation 8tobe17pF.Subtracting CL,Rfrom\nCL,A,results in5pF.Take care toensure that thesum ofthecrystal stray capacitance and board parasitic\ncapacitance isless than thecalculated 5pFduring printed circuit board (PCB) layout with thecrystal and the\nCDCE62005. Good layout practices arefundamental tothecorrect operation and reliability oftheoscillator. Itis\ncritical tolocate thecrystal components very close totheXIN pintominimize routing distances. Long traces in\ntheoscillator circuit areavery common source ofproblems. Donotroute other signals across theoscillator\ncircuit. Also, make sure power and high-frequency traces arerouted asfaraway aspossible toavoid crosstalk\nandnoise coupling. Avoid theuseofvias; iftherouting becomes very complex, itisbetter touse0-Ωresistors as\nbridges togoover other signals. Vias intheoscillator circuit should only beused forconnections totheground\nplane. Donotshare ground connections; instead, make aseparate connection toground foreach component\nthat requires grounding. Ifpossible, place multiple vias inparallel foreach connection totheground plane.\nEspecially intheColpitts oscillator configuration, theoscillator isvery sensitive tocapacitance inparallel with the\ncrystal. Therefore, thelayout must bedesigned tominimize stray capacitance across thecrystal toless than 5pF\ntotal under allcircumstances toensure proper crystal oscillation. Besure totake into account both PCB and\ncrystal stray capacitance.\n8.3.8 VCO Calibration\nThe CDCE62005 includes two on-chip LCoscillator-based VCOs with lowphase noise covering afrequency\nrange of1.75 GHz to2.356 GHz. The VCO must becalibrated toensure proper operation over thevalid device\noperating conditions. VCO calibration iscontrolled bythereference clock input. This calibration requires that the\nPLL besetupproperly tolock thePLL loop andthatthereference clock input bepresent.\nThe device enters self-calibration oftheVCO automatically atpower upatdevice default mode, after the\nregisters have been loaded from theEEPROM and aninput clock signal isdetected. Ifthere isnoinput clock\navailable during power up,theVCO willwait forthereference clock before starting calibration.\nIftheinput signal isnotvalid during self-calibration, itisnecessary tore-initiate VCO calibration after theinput\nclock signal stabilizes.\nNOTE\nRe-calibration isalso necessary anytime aPLL setting ischanged (forexample, divider\nratios inthePLL orloop filter settings areadjusted).\nVCO calibration canbeinitiated bywriting toregister 6bits27and22orregister 8bit7(/SLEEP bit).\n50CDCE62005\nSCAS862G –NOVEMBER 2008 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated(1) AVCO calibration isalso initiated iftheexternal PDpinistoggle high-low-high andtheENCAL_MODE bit(Register 6bit27)ispreset to\n0.Inthiscase allEEPROM registers become reloaded intothedevice.Table 35.VCO Calibration Method Through Register Programming\nENCAL_MODE\nBit6.27VCO CALIBRATION MECHANISM(1)REMARKS\n1 VCO calibration starts atENCAL bit(Register 6bit22)\ntoggling low-to-high.The outputs turn offfortheduration ofthecalibration, which\nareafewns.This implementation isrecommended when the\nVCO needs tobere-calibrated quickly after aPLL setting was\nchanged. Nodevice block ispowered down during this\ncalibration.\n0 Device ispowered down when SLEEP bit(Register 8bit\n7)istoggle 1-to-0. After asserting SLEEP from zero to\nonetheVCO becomes calibrated.Alloutputs aredisabled while SLEEP bitiszero. This\nimplementation isanalternative implementation tooption\none. Ittakes alonger duration, asalldevice blocks are\npowered down while SLEEP islow.\n8.3.9 Startup Time Estimation\nThe CDCE62005 startup time can beestimated based ontheparameters defined inTable 36and graphically\nshown inFigure 32.See also CDCE62005 SERDES Startup Mode .\nTable 36.Startup Time Dependencies\nPARAMETER DEFINITION DESCRIPTION METHOD OFDETERMINATION\ntpul Power-up time (low\nlimit)Power-supply risetime tolowlimit ofPower OnReset\n(POR) trippointTime required forpower supply toramp\nto2.27 V\ntpuh Power-up time (high\nlimit)Power-supply risetime tohigh limit ofPower OnReset\n(POR) trippointTime required forpower supply toramp\nto2.64 V\ntrsu Reference start-up\ntimeAfter POR releases, theColpitts oscillator isenabled.\nThis start-up time isrequired fortheoscillator to\ngenerate therequisite signal levels forthedelay block\ntobeclocked bythereference input500µsbest-case and800µsworst-case\n(This isonly forcrystal connected to\nAUX IN)\ntdelay Delay time Internal delay time generated from theclock. This delay\nprovides time fortheoscillator tostabilize.tdelay =16384 xtid\ntid=period ofinput clock totheinput\ndivider\ntVCO_CAL VCO calibration time VCO calibration time generated from thePFD clock.\nThis process selects theoperating point fortheVCO\nbased onthePLL settings.tVCO_CAL =550xtPFD\ntPFD=period ofthePFD clock\ntPLL_LOCK PLL lock time Time required forPLL tolock within ±10ppm of\nreference frequencytPLL_LOCK =3/LBW\nLBW =PLL Loop Bandwidth\nFigure 32.Start-up Time Dependencies\n5 pFLocked\nUnlocked80k110 uA\n110 uAVcc\nPFD/\nCPFrom□Input□Divider\nFrom□Feedback□DividerCPLL_LOCK\nTo□HostLock_I\n10\n3.3 1.8\n1.8 10164110/c61\n/c61 /c92 /c64 /c61\n/c180/c61 /c64cc H OutC nF\nV V V V V\nnt μsμ\n/c180/c61outV Cti\n1/c61 /c180 /c180 Vout i tC\n51CDCE62005\nwww.ti.com SCAS862G –NOVEMBER 2008 –REVISED JULY 2016\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated8.3.10 Analog Lock Detect\nFigure 33shows theAnalog Lock Detect circuit. Depending upon thephase relationship ofthetwo signals\npresented atthePFD/CP inputs, thelock detect circuit either charges (ifthePLL islocked) ordischarges (ifPLL\nisunlocked) thecircuit shown via110μAcurrent sources. Anexternal capacitor determines thesensitivity ofthe\nlock detect circuit. The value ofthecapacitor determines therate ofchange ofthevoltage presented onthe\noutput pinPLL_LOCK and hence how quickly thePLL_LOCK output toggles based onachange ofPLL locked\nstatus. The PLL_LOCK pinisananalog output inanalog lock detect mode.\n(9)\nSolving fortyields:\n(10)\nVH=0.55 ×VCC (11)\nVL=0.35 ×VCC (12)\nForExample, let:\n(13)\nFigure 33.CDCE62005 Analog Lock Detect\nXTAL/\nAUX INOutput\nDivider 0U0P\nU0NPFD/\nCPPrescalerFeedback\nDivider\nInput\nDividerSmart\nMUX\nOutput\nDivider 4U4P\nU4N\n/1 - /80U0P\nU0NPRI_REF\nSEC_REF\n/1 - /80U4P\nU4NDivide by 1: Up to 1500 MHz\nOtherwise: Up to 1175 MHz\nUp to 5 Outputs:\nLVPECL or LVDS\nUp to 10 Outputs:\nLVCMOS\n52CDCE62005\nSCAS862G –NOVEMBER 2008 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated8.4 Device Functional Modes\n8.4.1 Fan-Out Buffer\nEach output oftheCDCE62005 canbeconfigured asafan-out buffer (divider bypassed) orfan-out buffer with\ndivide andskew control functionality.\nFigure 34.CDCE62005 Fan-out Buffer Mode\n8.4.2 Clock Generator\nThe CDCE62005 cangenerate 5–10lownoise clocks from asingle crystal asfollows:\nFigure 35.CDCE62005 Clock Generator Mode\n8.4.3 Jitter Cleaner –Mixed Mode\nThe following table presents acommon scenario. The CDCE62005 must generate several clocks from a\nreference that has traversed abackplane. Inorder forjitter cleaning totake place, thephase noise oftheon-\nboard clock path must bebetter than that oftheincoming clock. The designer must pay attention tothe\noptimization oftheloop bandwidth ofthesynthesizer and understand thephase noise profiles oftheoscillators\ninvolved. Further, other devices onthecard require clocks atfrequencies notrelated tothebackplane clock. The\nsystem requires combinations ofdifferential and single-ended clocks inspecific formats with specific phase\nrelationships.\nNOTE\nPay special attention when using theuniversal inputs with twodifferent clock sources. Two\nclocks derived from thesame source may use theinternal bias generator and internal\ntermination network without jitter performance degradation. However, iftheir origin isfrom\ndifferent sources (twoindependent oscillators, forexample) then sharing theinternal bias\ngenerator candegrade jitter performance significantly.\n6.02 1.76/c61 /c43ADC SNR N\n/c40 /c41 /c40 /c412 2/c61 /c43total ADC CLKjitter jitter jitter\n10120 log2/c233 /c249/c61 /c234 /c250\n/c235 /c251jitter\nin totalSNRπf jitter\nOutput\nDivider 0\nOutput\nDivider 1\nOutput\nDivider 2\nOutput\nDivider 3\nOutput\nDivider 4PFD/\nCP/1:/2:HiZ\n/1:/2:HiZ\nPrescaler\nFeedback\nDividerInput\nDividerReference\nDivider30.72 MHz\n10.00 MHz122.88 MHz\n491.52 MHz\n245.76 MHz\n30.72 MHz\n30.72 MHz\n10 MHz\n10 MHz\n53CDCE62005\nwww.ti.com SCAS862G –NOVEMBER 2008 –REVISED JULY 2016\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedDevice Functional Modes (continued)\nTable 37.Clock Frequencies\nCLOCK FREQUENCY INPUT/OUTPUT FORMAT NUMBER CDCE62005 PORT COMMENT\n10.000 MHz Input LVDS 1 SEC_REF Low endcrystal oscillator\n30.72 MHz Input LVDS 1 PRI_REF Reference from backplane\n122.88 MHz Output LVDS 1 U0 SERDES Clock\n491.52 MHz Output LVPECL 1 U1 ASIC\n245.76 MHz Output LVPECL 1 U2 FPGA\n30.72 MHz Outputs LVCMOS 2 U3 ASIC\n10.000 MHz Outputs LVCMOS 2 U4 CPU, DSP\nFigure 36.CDCE62005 Jitter Cleaner Example\n8.4.3.1 Clocking ADCs with theCDCE62005\nHigh-speed analog todigital converters incorporate high input bandwidth onboth theanalog port andthesample\nclock port. Often the input bandwidth farexceeds the sample rate ofthe converter. Engineers regularly\nimplement receiver chains that take advantage ofthecharacteristics ofbandpass sampling. This implementation\ntrend often causes engineers working incommunications system design toencounter theterm clock limited\nperformance .Therefore, itisimportant tounderstand theimpact ofclock jitter onADC performance. Equation 14\nshows therelationship ofdata converter signal tonoise ratio (SNR) tototal jitter.\n(14)\nTotal jitter comprises twocomponents: theintrinsic aperture jitter oftheconverter and thejitter ofthesample\nclock:\n(15)\nWith respect toanADC with N-bits ofresolution, ignoring total jitter, DNL, andinput noise, thefollowing equation\nshows therelationship between resolution andSNR:\n(16)\nSERDESCleaned□ClockData\nCDCE62005Recovered□ClockASIC□Clock\nASIC\nData□Converter□Jitter□Requirements\n0102030405060708090100110120130140\n1 10 100 1000 10000SNR□(dB)\n02468101214161820222426\n50□fs100□fs\n350□fs1□ps\n54CDCE62005\nSCAS862G –NOVEMBER 2008 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedFigure 37plots Equation 14and Equation 16forconstant values oftotal jitter. When used inconjunction with\nmost ADCs, theCDCE62005 supports atotal jitter performance value of<1ps.\nFigure 37.Data Converter Jitter Requirements\n8.4.3.2 CDCE62005 SERDES Startup Mode\nAcommon scenario involves ahost communicating toasatellite system viaahigh-speed wired communications\nlink. Typical communications media might beacable, backplane, orfiber. The reference clock forthesatellite\nsystem isembedded inthehigh speed link. This reference clock must berecovered bytheSERDES, however,\nthe recovered clock contains unacceptable levels ofjitter due toadegradation ofSNR associated with\ntransmission over themedia. Atsystem startup, thesatellite system must self-configure prior totherecovery and\ncleanup ofthereference clock provided bythehost. Furthermore, upon loss ofthecommunication linkwith the\nhost, thesatellite system must continue tooperate albeit with limited functionality. Figure 38shows ablock\ndiagram ofanoptical based system with such amechanism that takes advantage ofthefeatures ofthe\nCDCE62005:\nFigure 38.CDCE62005 SERDES Startup Overview\nThe functionality provided bytheSmart Multiplexer provides astraightforward implementation ofaSERDES\nclock link. The Auxiliary Input provides astartup clock because itconnects toacrystal. The on-chip EEPROM\ndetermines thedefault configuration atpower-up. Therefore, theCDCE62005 requires nohost communication to\nbegin cleaning therecovered clock once itisavailable. The CDCE62005 immediately begins clocking the\nsatellite components including theSERDES using thecrystal asaclock source and afrequency reference. After\nDevice\nRegistersInterface\n&\nControlSmart\nMUX\nFrequency\nSynthesizerOutput\nChannel 1\nOutput\nChannel 2\nOutput\nChannel 3\nOutput\nChannel 4Output\nChannel 0\nEEPROMInput\nBlockSynthesizer\nBlockOutput□Blocks\nInterface\n&\nControl\nBlockTo□Satellite\nSystem\nComponentsRecovered□ClockCleaned□Clock\nSERDES\nStart-up/\nBack-up\nClock\n55CDCE62005\nwww.ti.com SCAS862G –NOVEMBER 2008 –REVISED JULY 2016\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedtheSERDES recovers theclock, theCDCE62005 removes thejitter viatheon-chip synthesizer/loop filter. The\nrecovered clock from thecommunications linkbecomes thefrequency reference forthesatellite system after the\nsmart multiplexer automatically switches over toit.The CDCE62005 applies thecleaned clock totherecovered\nclock input ontheSERDES, thereby establishing areliable communications link between host and satellite\nsystems.\nFigure 39.CDCE62005 SERDES Startup Mode\n8.5 Programming\n8.5.1 Interface andControl Block\nThe Interface andControl Block includes aSPIinterface, three control pins, anon-volatile memory array inwhich\nthedevice stores default configuration data, and anarray ofdevice registers implemented inStatic RAM. This\nRAM, also called thedevice registers, configures allhardware within theCDCE62005.\n8.5.1.1 Serial Peripheral Interface (SPI)\nThe serial interface ofCDCE62005 isasimple bidirectional SPIinterface forwriting and reading toand from the\ndevice registers. Itimplements alowspeed serial communications linkinamaster/slave topology inwhich the\nCDCE62005 isaslave. The SPIconsists offour signals:\nSPI_CLK: Serial Clock (Output from Master)\nThe CDCE62005 clocks data inandoutontherising edge ofSPI_CLK. Data transitions\ntherefore occur onthefalling edge oftheclock.\nSPI_MOSI: Master Output Slave Input (Output from Master)\nSPI_MISO: Master Input Slave Output (Output from Slave)\nSPI_LE: Latch Enable (Output from Master)\nThe falling edge ofSPI_LE initiates atransfer. IfSPI_LE ishigh, nodata transfer cantake\nplace.\nThe CDCE62005 implements data fields that are 28-bits wide. Inaddition, itcontains 9registers, each\ncomprising a28bitdata field. Therefore, accessing theCDCE62005 requires that thehost program append a4-\nbitaddress field tothefront ofthedata field asfollows:\n0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 0 1 2 30123456789101112131415161718192021222324252627 0123Address\nBits\n(4)\nLast□in /\nLast□outFirst□In/\nFirst□Out\nSPI_LE\nSPI_CLK\nSPI_MOSI\nSPI_MISO SPI_LESPI_CLK\nSPI_MOSI\nSPI_MISOSPI□Master (Host)\nSPI_LESPI_CLK\nSPI_MOSI\nSPI_MISOSPI□Slave (CDCE62005)Device□Register□N\n0123456789 101112131415161718192021222324252627\nSPI□Register\nData□Bits (28)\n56CDCE62005\nSCAS862G –NOVEMBER 2008 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedProgramming (continued)\nFigure 40.CDCE62005 SPICommunications Format\n8.5.1.2 CDCE62005 SPICommand Structure\nThe CDCE62005 supports four commands issued bytheMaster viatheSPI:\n•Write toRAM\n•Read Command\n•Copy RAM toEEPROM –unlock\n•Copy RAM toEEPROM –lock\nTable 38provides asummary oftheCDCE62005 SPIcommand structure. The host (master) constructs aWrite\ntoRAM command byspecifying theappropriate register address intheaddress field and appends thisvalue to\nthebeginning ofthedata field. Therefore, avalid command stream must include 32bits, transmitted LSB first.\nThe host must issue aRead Command toinitiate adata transfer from theCDCE62005 back tothehost. This\ncommand specifies theaddress oftheregister ofinterest inthedata field.\nCDCE62005\nwww.ti.com SCAS862G –NOVEMBER 2008 –REVISED JULY 2016\n57\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated(1) CAUTION: After execution ofthiscommand, theEEPROM ispermanently locked. After locking theEEPROM, device configuration canonly bechanged viaWrite toRAM after power-up;\nhowever, theEEPROM cannolonger bechangedTable 38.CDCE62005 SPICommand Structure\nDATA FIELD (28Bits) ADDR FIELD\n(4BITS)\nREGISTER OPERATION NVM 272625242322212019181716151413121110 9876543210321 0\n0 Write toRAM Yes X X X X X X X X X X X X X X X X X X X X X X X X X X X X 0 0 0 0\n1 Write toRAM Yes X X X X X X X X X X X X X X X X X X X X X X X X X X X X 0 0 0 1\n2 Write toRAM Yes X X X X X X X X X X X X X X X X X X X X X X X X X X X X 0 0 1 0\n3 Write toRAM Yes X X X X X X X X X X X X X X X X X X X X X X X X X X X X 0 0 1 1\n4 Write toRAM Yes X X X X X X X X X X X X X X X X X X X X X X X X X X X X 0 1 0 0\n5 Write toRAM Yes X X X X X X X X X X X X X X X X X X X X X X X X X X X X 0 1 0 1\n6 Write toRAM Yes X X X X X X X X X X X X X X X X X X X X X X X X X X X X 0 1 1 0\n7 Write toRAM Yes X X X X X X X X X X X X X X X X X X X X X X X X X X X X 0 1 1 1\n8 Status/Control No X X X X X X X X X X X X X X X X X X X X X X X X X X X X 1 0 0 0\nInstruction Read Command No 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 A A A A 1 1 1 0\nInstruction RAM EEPROM Unlock 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1\nInstruction RAM EEPROM Lock(1)0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 1 1 1 1 1 1\nSPI_CLKSPI_MOSI\nSPI_LESPI_MISO\nSPI_LESPI_CLKSPI_MOSISPI_MISO\nSPI _CLKSPI _MOSISPI _MISO\nSPI _LE\n58CDCE62005\nSCAS862G –NOVEMBER 2008 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedThe CDCE62005 on-board EEPROM hasbeen factory preset tothedefault settings listed inTable 39.\nTable 39.Register andDefault Setting\nREGISTER DEFAULT SETTING\nREG0000 8184032\nREG0001 8184030\nREG0002 8186030\nREG0003 EB86030\nREG0004 0186031\nREG0005 101C0BE\nREG0006 04BE19A\nREG0007 BD0037F\nThe Default configurations programmed inthedevice issetto:Primary and Secondary aresettoLVPECL ac-\ncoupled termination and theAuxiliary input isenabled. The Smart Mux issettoauto select among Primary,\nSecondary andAuxiliary. Reference issetat25MHz andthedividers areselected toruntheVCO at1875MHz.\n•Output 0&1aresettooutput 156.25MHz with LVPECL signaling\n•Output 2issettooutput 125MHz/ LVPECL\n•Output 3issettooutput 125MHz/ LVDS\n•Output 4issettooutput 125MHz/ LVCMO\n8.5.1.3 SPIInterface Master\nThe Interface master canbedesigned using aFPGA oramicro controller. The CDCD62005 acts asaslave to\ntheSPI master. The SPI Master should bedesigned toissue none consecutive read orwrite commands. The\nSPIclock should start and stop with respect totheSPI_LE signal asshown inFigure 41.SPI_MOSI, SPI_CLK,\nandSPI_LE aregenerated bytheSPIMaster. SPI_MISO isgnererated bytheSPIslave theCDCE62005.\nFigure 41.CDCE62005 SPIRead/Write Command\nSPI_CLK\nSPI_MOSI\nSPI_MISO\nSPI_LEBit30 Bit31\nBit0=0 Bit1\nBit0 Bit1 Bit 29 Bit 30 Bit 31 SPI _MOSISPI _CLK\nSPI _LE\nSPI_CLKSPI_MOSISPI_MISO\nSPI_LESPI□Master\nSPI□Slave\n59CDCE62005\nwww.ti.com SCAS862G –NOVEMBER 2008 –REVISED JULY 2016\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated8.5.1.4 SPIConsecutive Read/Write Cycles totheCDCE62005\nFigure 42illustrates how twoconsecutive SPIcycles areperformed between aSPIMaster and theCDCE62005\nSPISlave.\nFigure 42.Consecutive Read/Write Cycles\n8.5.1.5 Writing totheCDCE62005\nFigure 43illustrates aWrite toRAM operation. Notice that thelatching ofthefirstdata bitinthedata stream (Bit\n0)occurs onthefirstrising edge ofSPI_CLK after SPI_LE transitions from ahigh toalow. FortheCDCE62005,\ndata transitions occur onthefalling edge ofSPI_CLK. Arising edge onSPI_LE signals totheCDCE62005 that\nthetransmission ofthelastbitinthestream (Bit31)hasoccurred.\nFigure 43.CDCE62005 SPIWrite Operation\n8.5.1.6 Reading from theCDCE62005\nFigure 44shows how theCDCE62005 executes aRead Command. The SPI master first issues aRead\nCommand toinitiate adata transfer from theCDCE62005 back tothehost (see Table 40).This command\nspecifies theaddress oftheregister ofinterest. Bytransitioning SPI_LE from alowtoahigh, theCDCE62005\nresolves theaddress specified intheappropriate bits ofthedata field. The host drives SPI_LE lowand the\nCDCE62005 presents thedata present intheregister specified intheRead Command onSPI_MISO.\nFigure 44.CDCE62005 Read Operation\n5432Register 5\nRegister□Number (s)RAM□Bit□Number (s)\n5.2\nDevice\nRegistersInterface\n&\nControlSmart\nMUX\nFrequency\nSynthesizerOutput\nChannel 1\nOutput\nChannel 2\nOutput\nChannel 3\nOutput\nChannel 4Output\nChannel 0\nEEPROMInput\nBlockSynthesizer\nBlockOutput Blocks\nInterface\n&\nControl\nBlock\n60CDCE62005\nSCAS862G –NOVEMBER 2008 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated8.5.1.7 Writing toEEPROM\nAfter theCDCE62005 detects apower-up and completes areset cycle, itcopies thecontents oftheon-board\nEEPROM intotheDevice Registers. Therefore, theCDCE62005 initializes intoaknown state pre-defined bythe\nuser. The host issues oneoftwospecial commands shown inTable 38tocopy thecontents ofDevice Registers\n0through 7(atotal of184bits) intoEERPOM. They include:\n•Copy RAM toEEPROM –Unlock, Execution ofthiscommand canhappen many times.\n•Copy RAM toEEPROM –Lock: Execution ofthiscommand canhappen only once, after which theEEPROM\nispermanently locked .\nAfter either command isinitiated, power must remain stable andthehost must notaccess theCDCE62005 forat\nleast 50mstoallow theEEPROM tocomplete thewrite cycle andtoavoid thepossibility ofEEPROM corruption.\n8.5.2 Device Configuration\nThe Functional Description Section described four different functional blocks contained within theCDCE62005.\nFigure 45depicts these blocks along with ahigh-level functional block diagram ofthecircuit elements comprising\neach block. The balance ofthis section focuses onadetailed discussion ofeach functional block from the\nperspective ofhow toconfigure them.\nFigure 45.CDCE62005 Circuit Blocks\nThroughout thissection, references toDevice Register memory locations follow thefollowing convention:\nFigure 46.Device Register Reference Convention\n61CDCE62005\nwww.ti.com SCAS862G –NOVEMBER 2008 –REVISED JULY 2016\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated(1) SetRegisterR0.21 to0forLVDS andLVCMOS outputs8.6 Register Maps\n8.6.1 Device Registers: Register 0Address 0x00\nTable 40.CDCE62005 Register 0BitDefinitions\nRAM\nBITBITNAME RELATED\nBLOCKDESCRIPTION/FUNCTION\n0 DIV2PRIXPrimary\nReferencePre-Divider Selection forthePrimary Reference\n(X,Y)=00:3-state, 01:Divide by1,10:Divide by2,11:ReservedEEPROM\n1 DIV2PRIY EEPROM\n2 RESERVED Must besetto0 EEPROM\n3 RESERVED Must besetto0 EEPROM\n4 OUTMUX0SELX Output 0 OUTPUT MUX 0Select. Selects theSignal driving Output Divider 0\n(X,Y) =00:PRI_REF, 01:SEC_REF, 10:SMART_MUX, 11:VCO_COREEEPROM\n5 OUTMUX0SELY Output 0 EEPROM\n6 PH0ADJC0 Output 0\nCoarse phase adjust select foroutput divider 0EEPROM\n7 PH0ADJC1 Output 0 EEPROM\n8 PH0ADJC2 Output 0 EEPROM\n9 PH0ADJC3 Output 0 EEPROM\n10 PH0ADJC4 Output 0 EEPROM\n11 PH0ADJC5 Output 0 EEPROM\n12 PH0ADJC6 Output 0 EEPROM\n13 OUT0DIVRSEL0 Output 0\nOUTPUT DIVIDER 0Ratio SelectEEPROM\n14 OUT0DIVRSEL1 Output 0 EEPROM\n15 OUT0DIVRSEL2 Output 0 EEPROM\n16 OUT0DIVRSEL3 Output 0 EEPROM\n17 OUT0DIVRSEL4 Output 0 EEPROM\n18 OUT0DIVRSEL5 Output 0 EEPROM\n19 OUT0DIVRSEL6 Output 0 EEPROM\n20 OUT0DIVSEL Output 0When setto0,thedivider isdisabled.\nWhen setto1,thedivider isenabled.EEPROM\n21 HiSWINGLVPECL0 Output 0High Swing LVPECL When setto1andNormal Swing when setto0.\n–IfLVCMOS orLVDS isselected theOutput swing willstay atthesame level.(1)\n–IfLVPECL buffer isselected theOutput Swing willbe30% higher ifthisbitissetto1andNormal LVPECL ifit\nissetto0.EEPROM\n22 CMOSMODE0PX Output 0 LVCMOS mode select forOUTPUT 0Positive Pin.\n(X,Y)=00:Active, 10:Inverting, 11:Low, 01:3-StateEEPROM\n23 CMOSMODE0PY Output 0 EEPROM\n24 CMOSMODE0NX Output 0 LVCMOS mode select forOUTPUT 0Negative Pin.\n(X,Y)=00:Active, 10:Inverting, 11:Low, 01:3-StateEEPROM\n25 CMOSMODE0NY Output 0 EEPROM\n26 OUTBUFSEL0X Output 0 OUTPUT TYPE RAM BITS EEPROM\n27 OUTBUFSEL0Y Output 022 23 24 25 26 27\nEEPROMLVPECL 0 0 0 0 0 1\nLVDS 0 1 0 1 1 1\nLVCMOS See Settings Above 0 0\nOutput Disabled 0 1 0 1 1 0\n*Use Description forBits22,23,24 and25forsetting theLVCMOS Outputs\n62CDCE62005\nSCAS862G –NOVEMBER 2008 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated(1) SettheR1.21 to0forLVDS andLVCMOS outputs8.6.2 Device Registers: Register 1Address 0x01\nTable 41.CDCE62005 Register 1BitDefinitions\nRAM BIT BITNAME RELATED\nBLOCKDESCRIPTION/FUNCTION\n0 DIV2SECXSecondary\nReferencePre-Divider Selection fortheSecondary Reference\n(X,Y)=00:3-state, 01:Divide by1,10:Divide by2,11:ReservedEEPROM\n1 DIV2SECY EEPROM\n2 RESERVED Must besetto0 EEPROM\n3 RESERVED Must besetto0 EEPROM\n4 OUTMUX1SELX Output 1 OUTPUT MUX 1Select. Selects theSignal driving Output Divider 1.\n(X,Y) =00:PRI_REF, 01:SEC_REF, 10:SMART_MUX, 11:VCO_COREEEPROM\n5 OUTMUX1SELY Output 1 EEPROM\n6 PH1ADJC0 Output 1\nCoarse phase adjust select foroutput divider 1EEPROM\n7 PH1ADJC1 Output 1 EEPROM\n8 PH1ADJC2 Output 1 EEPROM\n9 PH1ADJC3 Output 1 EEPROM\n10 PH1ADJC4 Output 1 EEPROM\n11 PH1ADJC5 Output 1 EEPROM\n12 PH1ADJC6 Output 1 EEPROM\n13 OUT1DIVRSEL0 Output 1\nOUTPUT DIVIDER 1Ratio SelectEEPROM\n14 OUT1DIVRSEL1 Output 1 EEPROM\n15 OUT1DIVRSEL2 Output 1 EEPROM\n16 OUT1DIVRSEL3 Output 1 EEPROM\n17 OUT1DIVRSEL4 Output 1 EEPROM\n18 OUT1DIVRSEL5 Output 1 EEPROM\n19 OUT1DIVRSEL6 Output 1 EEPROM\n20 OUT1DIVSEL Output 1When setto0,thedivider isdisabled\nWhen setto1,thedivider isenabledEEPROM\n21 HiSWINGLVPECL1 Output 1High Swing LVPECL When setto1andNormal Swing when setto0\n–IfLVCMOS orLVDS isselected theOutput swing willstay atthesame level.(1)\n–IfLVPECL buffer isselected theOutput Swing willbe30% higher ifthisbitissetto1andNormal LVPECL ifit\nissetto0.EEPROM\n22 CMOSMODE1PX Output 1 LVCMOS mode select forOUTPUT 1Positive Pin.\n(X,Y)=00:Active, 10:Inverting, 11:Low, 01:3-StateEEPROM\n23 CMOSMODE1PY Output 1 EEPROM\n24 CMOSMODE1NX Output 1 LVCMOS mode select forOUTPUT 1Negative Pin.\n(X,Y)=00:Active, 10:Inverting, 11:Low, 01:3-StateEEPROM\n25 CMOSMODE1NY Output 1 EEPROM\n26 OUTBUFSEL1X Output 1 OUTPUT TYPE RAM BITS EEPROM\n27 OUTBUFSEL1Y Output 122 23 24 25 26 27\nEEPROMLVPECL 0 0 0 0 0 1\nLVDS 0 1 0 1 1 1\nLVCMOS See Settings Above* 0 0\nOutput Disabled 0 1 0 1 1 0\n*Use Description forBits22,23,24 and25forsetting theLVCMOS Outputs\n63CDCE62005\nwww.ti.com SCAS862G –NOVEMBER 2008 –REVISED JULY 2016\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated(1) SettheR2.21 to0forLVDS andLVCMOS outputs8.6.3 Device Registers: Register 2Address 0x02\nTable 42.CDCE62005 Register 2BitDefinitions\nRAM BIT BITNAME RELATED\nBLOCKDESCRIPTION/FUNCTION\n0 REFDIV0Reference\nDividerReference Divider Bit0 EEPROM\n1 REFDIV1 Reference Divider Bit1 EEPROM\n2 RESERVED Must besetto0 EEPROM\n3 RESERVED Must besetto0 EEPROM\n4 OUTMUX2SELX Output 2 OUTPUT MUX 2Select. Selects theSignal driving Output Divider 2\n(X,Y) =00:PRI_REF, 01:SEC_REF, 10:SMART_MUX, 11:VCO_COREEEPROM\n5 OUTMUX2SELY Output 2 EEPROM\n6 PH2ADJC0 Output 2\nCoarse phase adjust select foroutput divider 2EEPROM\n7 PH2ADJC1 Output 2 EEPROM\n8 PH2ADJC2 Output 2 EEPROM\n9 PH2ADJC3 Output 2 EEPROM\n10 PH2ADJC4 Output 2 EEPROM\n11 PH2ADJC5 Output 2 EEPROM\n12 PH2ADJC6 Output 2 EEPROM\n13 OUT2DIVRSEL0 Output 2\nOUTPUT DIVIDER 2Ratio SelectEEPROM\n14 OUT2DIVRSEL1 Output 2 EEPROM\n15 OUT2DIVRSEL2 Output 2 EEPROM\n16 OUT2DIVRSEL3 Output 2 EEPROM\n17 OUT2DIVRSEL4 Output 2 EEPROM\n18 OUT2DIVRSEL5 Output 2 EEPROM\n19 OUT2DIVRSEL6 Output 2 EEPROM\n20 OUT2DIVSEL Output 2When setto0,thedivider isdisabled\nWhen setto1,thedivider isenabledEEPROM\n21 HiSWINGLVPEC2 Output 2High Swing LVPECL When setto1andNormal Swing when setto0.\n–IfLVCMOS orLVDS isselected theOutput swing willstay atthesame level.(1)\n–IfLVPECL buffer isselected theOutput Swing willbe30% higher ifthisbitissetto1andNormal LVPECL if\nitissetto0.EEPROM\n22 CMOSMODE2PX Output 2 LVCMOS mode select forOUTPUT 2Positive Pin.\n(X,Y)=00:Active, 10:Inverting, 11:Low, 01:3-StateEEPROM\n23 CMOSMODE2PY Output 2 EEPROM\n24 CMOSMODE2NX Output 2 LVCMOS mode select forOUTPUT 2Negative Pin.\n(X,Y)=00:Active, 10:Inverting, 11:Low, 01:3-StateEEPROM\n25 CMOSMODE2NY Output 2 EEPROM\n26 OUTBUFSEL2X Output 2 OUTPUT TYPE RAM BITS EEPROM\n27 OUTBUFSEL2Y Output 222 23 24 25 26 27\nEEPROMLVPECL 0 0 0 0 0 1\nLVDS 0 1 0 1 1 1\nLVCMOS See Settings Above 0 0\nOutput Disabled 0 1 0 1 1 0\n*Use Description forBits22,23,24 and25forsetting theLVCMOS Outputs\n64CDCE62005\nSCAS862G –NOVEMBER 2008 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated(1) SettheR3.21 to0forLVDS andLVCMOS outputs8.6.4 Device Registers: Register 3Address 0x03\nTable 43.CDCE62005 Register 3BitDefinitions\nRAM BIT BITNAME RELATED\nBLOCKDESCRIPTION/FUNCTION\n0 REFDIV2Reference\nDividerReference Divider Bit2. EEPROM\n1 RESERVED Must besetto0. EEPROM\n2 RESERVED Must besetto0. EEPROM\n3 RESERVED Must besetto0. EEPROM\n4 OUTMUX3SELX Output 3 OUTPUT MUX 3Select. Selects theSignal driving Output Divider 3.\n(X,Y) =00:PRI_REF, 01:SEC_REF, 10:SMART_MUX, 11:VCO_COREEEPROM\n5 OUTMUX3SELY Output 3 EEPROM\n6 PH3ADJC0 Output 3\nCoarse phase adjust select foroutput divider 3EEPROM\n7 PH3ADJC1 Output 3 EEPROM\n8 PH3ADJC2 Output 3 EEPROM\n9 PH3ADJC3 Output 3 EEPROM\n10 PH3ADJC4 Output 3 EEPROM\n11 PH3ADJC5 Output 3 EEPROM\n12 PH3ADJC6 Output 3 EEPROM\n13 OUT3DIVRSEL0 Output 3\nOUTPUT DIVIDER 3Ratio SelectEEPROM\n14 OUT3DIVRSEL1 Output 3 EEPROM\n15 OUT3DIVRSEL2 Output 3 EEPROM\n16 OUT3DIVRSEL3 Output 3 EEPROM\n17 OUT3DIVRSEL4 Output 3 EEPROM\n18 OUT3DIVRSEL5 Output 3 EEPROM\n19 OUT3DIVRSEL6 Output 3 EEPROM\n20 OUT3DIVSEL Output 3When setto0,thedivider isdisabled\nWhen setto1,thedivider isenabledEEPROM\n21 HiSWINGLVPEC3 Output 3High Swing LVPECL When setto1andNormal Swing when setto0.\n–IfLVCMOS orLVDS isselected theOutput swing willstay atthesame level.(1).\n–IfLVPECL buffer isselected theOutput Swing willbe30% higher ifthisbitissetto1andNormal LVPECL ifit\nissetto0.EEPROM\n22 CMOSMODE3PX Output 3 LVCMOS mode select forOUTPUT 3Positive Pin.\n(X,Y)=00:Active, 10:Inverting, 11:Low, 01:3-StateEEPROM\n23 CMOSMODE3PY Output 3 EEPROM\n24 CMOSMODE3NX Output 3 LVCMOS mode select forOUTPUT 3Negative Pin.\n(X,Y)=00:Active, 10:Inverting, 11:Low, 01:3-StateEEPROM\n25 CMOSMODE3NY Output 3 EEPROM\n26 OUTBUFSEL3X Output 3 OUTPUT TYPE RAM BITS EEPROM\n27 OUTBUFSEL3Y Output 322 23 24 25 26 27\nEEPROMLVPECL 0 0 0 0 0 1\nLVDS 0 1 0 1 1 1\nLVCMOS See Settings Above* 0 0\nOutput Disabled 0 1 0 1 1 0\n*Use Description forBits22,23,24 and25forsetting theLVCMOS Outputs\n65CDCE62005\nwww.ti.com SCAS862G –NOVEMBER 2008 –REVISED JULY 2016\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated(1) SettheR4.21 0forLVDS andLVCMOS outputs8.6.5 Device Registers: Register 4Address 0x04\nTable 44.CDCE62005 Register 4BitDefinitions\nRAM BIT BITNAME RELATED\nBLOCKDESCRIPTION/FUNCTION\n0 RESERVED — This bitmust besettoa1 EEPROM\n1 SYNC_MODE1 Outputs0(default): Outputs have deterministic delay relative tolow-to-high pulse ofSYNC pinwhen theEEPROM SYNC\nsignal issynchronized with thereference input andadded 6μsdelay.\n1:outputs have deterministic delay relative tolow-to-high pulse ofSYNC pinwhen theSYNC signal is\nsynchronized with thereference inputEEPROM\n2 RESERVED Must besetto0 EEPROM\n3 RESERVED Must besetto0 EEPROM\n4 OUTMUX4SELX Output 4 OUTPUT MUX 4Select. Selects theSignal driving Output Divider 4\n(X,Y) =00:PRI_REF, 01:SEC_REF, 10:SMART_MUX, 11:VCO_COREEEPROM\n5 OUTMUX4SELY Output 4 EEPROM\n6 PH4ADJC0 Output 4\nCoarse phase adjust select foroutput divider 4EEPROM\n7 PH4ADJC1 Output 4 EEPROM\n8 PH4ADJC2 Output 4 EEPROM\n9 PH4ADJC3 Output 4 EEPROM\n10 PH4ADJC4 Output 4 EEPROM\n11 PH4ADJC5 Output 4 EEPROM\n12 PH4ADJC6 Output 4 EEPROM\n13 OUT4DIVRSEL0 Output 4\nOUTPUT DIVIDER 4Ratio SelectEEPROM\n14 OUT4DIVRSEL1 Output 4 EEPROM\n15 OUT4DIVRSEL2 Output 4 EEPROM\n16 OUT4DIVRSEL3 Output 4 EEPROM\n17 OUT4DIVRSEL4 Output 4 EEPROM\n18 OUT4DIVRSEL5 Output 4 EEPROM\n19 OUT4DIVRSEL6 Output 4 EEPROM\n20 OUT4DIVSEL Output 4When setto0,thedivider isdisabled\nWhen setto1,thedivider isenabledEEPROM\n21 HiSWINGLVPEC4 Output 4High Swing LVPECL When setto1andNormal Swing when setto0.\n–IfLVCMOS orLVDS isselected theOutput swing willstay atthesame level.(1)\n–IfLVPECL buffer isselected theOutput Swing willbe30% higher ifthisbitissetto1andNormal LVPECL ifit\nissetto0.EEPROM\n22 CMOSMODE4PX Output 4 LVCMOS mode select forOUTPUT 4Positive Pin.\n(X,Y)=00:Active, 10:Inverting, 11:Low, 01:3-StateEEPROM\n23 CMOSMODE4PY Output 4 EEPROM\n24 CMOSMODE4NX Output 4 LVCMOS mode select forOUTPUT 3Negative Pin.\n(X,Y)=00:Active, 10:Inverting, 11:Low, 01:3-StateEEPROM\n25 CMOSMODE4NY Output 4 EEPROM\n26 OUTBUFSEL4X Output 4 OUTPUT TYPE RAM BITS EEPROM\n27 OUTBUFSEL4Y Output 422 23 24 25 26 27\nEEPROMLVPECL 0 0 0 0 0 1\nLVDS 0 1 0 1 1 1\nLVCMOS See Settings Above* 0 0\nOutput Disabled 0 1 0 1 1 0\n*Use Description forBits22,23,24 and25forsetting theLVCMOS Outputs\n66CDCE62005\nSCAS862G –NOVEMBER 2008 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated(1) IftheAUXSEL bitissetto1,acrystal must beconnected totheAUXIN input properly (see theCrystal Input Interface section).8.6.6 Device Registers: Register 5Address 0x05\nTable 45.CDCE62005 Register 5BitDefinitions\nRAM\nBITBITNAME RELATED BLOCK DESCRIPTION/FUNCTION\n0 INBUFSELX INBUFSELX Input Buffer Select (LVPECL,LVDS orLVCMOS)\nReg5[1:0]=00=LVCMOS\nReg5[1:0]=01=reserved\nReg5[1:0]=10=LVPECL\nReg5[1:0]=11=LVDSEEPROM\n1 INBUFSELY INBUFSELY EEPROM\n2 PRISEL\nSmart MUXWhen EECLKSEL =1;\nBit(2,3,4) 100–PRISEL, 010–SECSEL ,001–AUXSEL\n110–Auto Select (PRI then SEC)\n111–Auto Select (PRI then SEC andthen AUX)\nWhen EECLKSEL =0,REF_SEL pindetermines theReference Input totheSmart Mux circuitry.EEPROM\n3 SECSEL EEPROM\n4 AUXSEL(1)EEPROM\n5 EECLKSEL Smart MUXIfEEPROM Clock Select Input issetto1The Clock selections follows internal EEPROM settings andignores\nREF_SEL Pinstatus, when Setto0REF_SEL isused tocontrol theMux, Auto Select Function isnot\navailable andAUXSEL isnotavailable.EEPROM\n6 ACDCSEL Input Buffers Ifsetto1DCTermination, Ifsetto0ACTermination EEPROM\n7 HYSTEN Input Buffers Ifsetto1Input Buffers Hysteresis Enabled. Itisnotrecommended thatHysteresis bedisabled. EEPROM\n8 PRI_TERMSEL Input BuffersIfsetto0Primary Input Buffer Internal Termination Enabled\nIfsetto1Primary Internal Termination circuitry DisabledEEPROM\n9 PRIINVBB Input Buffers Ifsetto0Primary Input Negative PinBiased with Internal VBB Voltage. EEPROM\n10 SECINVBB Input Buffers Ifsetto0Secondary Input Negative PinBiased with Internal VBB Voltage EEPROM\n11 FAILSAFE Input Buffers Ifsetto1FailSafe isEnabled forallInput Buffers configured asLVDS, DCCoupling only. EEPROM\n12 RESERVED Must besetto0 EEPROM\n13 RESERVED Must besetto0 EEPROM\n14 SELINDIV0 VCO Core\nINPUT DIVIDER SettingsEEPROM\n15 SELINDIV1 VCO Core EEPROM\n16 SELINDIV2 VCO Core EEPROM\n17 SELINDIV3 VCO Core EEPROM\n18 SELINDIV4 VCO Core EEPROM\n19 SELINDIV5 VCO Core EEPROM\n20 SELINDIV6 VCO Core EEPROM\n21 SELINDIV7 VCO Core EEPROM\n22 LOCKW(0) PLL Lock See Table 34 EEPROM\n23 LOCKW(1) EEPROM\n24 LOCKW(2) EEPROM\n25 LOCKW(3) EEPROM\n26 LOCKDET PLL LockNumber ofcoherent lock events. Ifsetto0ittriggers after thefirstlock detection ifsetto1ittriggers lock\nafter 64PFD cycles oflock detections.EEPROM\n27 ADLOCK PLL Lock Selects Digital PLL_LOCK 0,Selects Analog PLL_LOCK 1 EEPROM\n67CDCE62005\nwww.ti.com SCAS862G –NOVEMBER 2008 –REVISED JULY 2016\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated8.6.7 Device Registers: Register 6Address 0x06\nTable 46.CDCE62005 Register 6BitDefinitions\nRAM BIT BITNAME RELATED BLOCK DESCRIPTION/FUNCTION\n0 SELVCO VCO Core VCO Select, 0:VCO1(low range), 1:VCO2(high range) EEPROM\n1 SELPRESCA VCO Core\nPRESCALER Setting.EEPROM\n2 SELPRESCB VCO Core EEPROM\n3 SELFBDIV0 VCO Core\nFEEDBACK DIVIDER SettingEEPROM\n4 SELFBDIV1 VCO Core EEPROM\n5 SELFBDIV2 VCO Core EEPROM\n6 SELFBDIV3 VCO Core EEPROM\n7 SELFBDIV4 VCO Core EEPROM\n8 SELFBDIV5 VCO Core EEPROM\n9 SELFBDIV6 VCO Core EEPROM\n10 SELFBDIV7 VCO Core EEPROM\n11 RESERVED Must besetto0 EEPROM\n12 SEC_TERMSEL Input BuffersIfSettoSecondary Input Buffer Internal Termination Enabled\nIfsetto1Secondary Internal Termination circuitry DisabledEEPROM\n13 SELBPDIV0 VCO Core\nBYPASS DIVIDER Setting (6settings +Disable +Enable)EEPROM\n14 SELBPDIV1 VCO Core EEPROM\n15 SELBPDIV2 VCO Core EEPROM\n16 ICPSEL0 VCO Core\nCHARGE PUMP Current Select (see Table 27)EEPROM\n17 ICPSEL1 VCO Core EEPROM\n18 ICPSEL2 VCO Core EEPROM\n19 ICPSEL3 VCO Core EEPROM\n20 SYNC_MODE2 VCO Core When setto0,outputs aresynchronized tothereference input onthelow-to-high pulse onSYNC pinor\nbit.When setto1,outputs aresynchronized totheSYNC low-to-high pulseEEPROM\n21 CPPULSEWIDTH VCO Core Ifsetto1=wide pulse, 0=narrow pulse EEPROM\n22 ENCAL VCO CoreEnable VCO Calibration Command. Toexecute thiscommand arising edge must begenerated (that is,\nWrite aLOW followed byahigh tothisbitlocation). This willinitiate aVCO calibration sequence only if\nCalibration Mode =Manual Mode (that is,Register 6bit27isHIGH).EEPROM\n23 RESERVED Must besetto0 EEPROM\n24 AUXOUTEN Output AUX Enable Auxiliary Output when setto1. EEPROM\n25 AUXFEEDSEL Output AUXSelect theOutput thatwilldriving theAUX Output;\nLow forSelecting Output Divider 2andHigh forSelecting Output Divider 3EEPROM\n26 EXLFSEL VCO CoreWhen Setto1External Loop filter isused.\nWhen Setto0Internal Loop Filter isused.EEPROM\n27 ENCAL_MODE PLL Calibration1:Calibration Mode =Manual Mode. Inthismode, acalibration willbeinitiated ifarising edge isasserted\nonENCAL (Register 6Bit22).\n0:Calibration Mode =Startup Mode.EEPROM\n68CDCE62005\nSCAS862G –NOVEMBER 2008 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated8.6.8 Device Registers: Register 7Address 0x07\nTable 47.CDCE62005 Register 7BitDefinitions\nRAM BIT BITNAME RELATED BLOCK DESCRIPTION/FUNCTION\n0 LFRCSEL0 VCO Core Loop Filter Control Setting EEPROM\n1 LFRCSEL1 VCO Core Loop Filter Control Setting EEPROM\n2 LFRCSEL2 VCO Core Loop Filter Control Setting EEPROM\n3 LFRCSEL3 VCO Core Loop Filter Control Setting EEPROM\n4 LFRCSEL4 VCO Core Loop Filter Control Setting EEPROM\n5 LFRCSEL5 VCO Core Loop Filter Control Setting EEPROM\n6 LFRCSEL6 VCO Core Loop Filter Control Setting EEPROM\n7 LFRCSEL7 VCO Core Loop Filter Control Setting EEPROM\n8 LFRCSEL8 VCO Core Loop Filter Control Setting EEPROM\n9 LFRCSEL9 VCO Core Loop Filter Control Setting EEPROM\n10 LFRCSEL10 VCO Core Loop Filter Control Setting EEPROM\n11 LFRCSEL11 VCO Core Loop Filter Control Setting EEPROM\n12 LFRCSEL12 VCO Core Loop Filter Control Setting EEPROM\n13 LFRCSEL13 VCO Core Loop Filter Control Setting EEPROM\n14 LFRCSEL14 VCO Core Loop Filter Control Setting EEPROM\n15 LFRCSEL15 VCO Core Loop Filter Control Setting EEPROM\n16 LFRCSEL16 VCO Core Loop Filter Control Setting EEPROM\n17 LFRCSEL17 VCO Core Loop Filter Control Setting EEPROM\n18 LFRCSEL18 VCO Core Loop Filter Control Setting EEPROM\n19 LFRCSEL19 VCO Core Loop Filter Control Setting EEPROM\n20 LFRCSEL20 VCO Core Loop Filter Control Setting EEPROM\n21 RESERVED Must besetto0 EEPROM\n22 RESERVED Must besetto1 EEPROM\n23 SEL_DEL2 Smart MuxIfsetto0,itenables short delay forfastoperation\nIfSetto1,Long Delay recommended forInput References below 150MHz.EEPROM\n24 RESERVED Must besetto1 EEPROM\n25 SEL_DEL1 Smart MuxIfsetto0,itenables short delay forfastoperation\nIfSetto1,Long Delay recommended forInput References below 150MHz.EEPROM\n26 EPLOCK StatusRead Only\nIfEPLOCK reads 0EEPROM isunlocked. IfEPLOCK reads 1,then theEEPROM islocked (see\nTable 38forhow tolock theEEPROM –thiscanonly beexecuted once after which theEEPROM is\nlocked permanently ).EEPROM\n27 RESERVED Status Read Only; Always reads 1. EEPROM\n69CDCE62005\nwww.ti.com SCAS862G –NOVEMBER 2008 –REVISED JULY 2016\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated8.6.9 Device Registers: Register 8Address 0x08\nTable 48.CDCE62005 Register 8BitDefinitions\nRAM BIT BITNAME RELATED BLOCK DESCRIPTION/FUNCTION\n0 CALWORD0 Status\nVCO Calibration Word read back from device (Read only)RAM\n1 CALWORD1 Status RAM\n2 CALWORD2 Status RAM\n3 CALWORD3 Status RAM\n4 CALWORD4 Status RAM\n5 CALWORD5 Status RAM\n6 PLLLOCKPIN Status Read Only: Status ofthePLL Lock PinDriven bythedevice. RAM\n7 SLEEP Control SetDevice Sleep mode Onwhen setto0,Normal Mode when setto1 RAM\n8 SYNC Control Ifsetto0thisbitforces /SYNC; Setto1toexittheSynchronization State. RAM\n9 RESERVED Must besetto0 RAM\n10 VERSION0 Read only RAM\n11 VERSION1 Read only RAM\n12 VERSION2 Read only RAM\n13 RESERVED Must besetto0 RAM\n14 CALWORD_IN0 Diagnostics\nTITest Registers. ForTIUse Only (Must besetto0)RAM\n15 CALWORD_IN1 Diagnostics RAM\n16 CALWORD_IN2 Diagnostics RAM\n17 CALWORD_IN3 Diagnostics RAM\n18 CALWORD_IN4 Diagnostics RAM\n19 CALWORD_IN5 Diagnostics RAM\n20 RESERVED Must besetto0 RAM\n21 TITSTCFG0 Diagnostics\nTITest Registers. ForTIUse Only (Must besetto0)RAM\n22 TITSTCFG1 Diagnostics RAM\n23 TITSTCFG2 Diagnostics RAM\n24 TITSTCFG3 Diagnostics RAM\n25 PRIACTIVITY Status Synthesizer Source Indicator (27:25) (Read only)\n001Primary Input\n010Secondary Input\n100Auxiliary InputRAM\n26 SECACTIVITY Status RAM\n27 AUXACTIVITY Status RAM\n70CDCE62005\nSCAS862G –NOVEMBER 2008 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\n9.1.1 Frequency Synthesizer\nAsshown inFigure 47,theCDCE62005 hasinternal dividers, twin onboard VCOs, aphase frequency detector,\ncharge pump, partially internal loop filter, and LVPECL/LVDS/LVCMOS input and output buffers, allofwhich\ncompletes aPLL. Through thePLL operation, theVCO clock synchronizes with thereference clock input and\nultimately with allclock outputs. Alloutputs arecompletely synchronized interms ofphase and frequency with\nthereference clock input. When powering upfrom theEEPROM, theSYNC signal synchronizes outputs after\ndevice power-up.\nSee SCAA096 foradetailed description oftheapplication configuration.\n9.2 Typical Application\nFigure 47.CDCE62005 Settings forMultiple Frequency Synthesis Example\n9.2.1 Design Requirements\nAssume atypical application, where atotal oftwo156.25-MHz LVPECL, two125-MHz LVDS, and two25-MHz\nLVCMOS output clocks aredesired and should bephase-locked toasingle back-plane input reference clock of\n25MHz. The goal ofthisexample istoidentify theinput (M), prescaler (N),feedback (FB), andoutput (P)divider\nvalues, theVCO frequency tolock to,and theother related PLL settings needed toderive thedifferent output\nfrequencies from thecommon input and VCXO frequencies. Follow thesteps outlined inDetailed Design\nProcedure toachieve thisgoal.\n71CDCE62005\nwww.ti.com SCAS862G –NOVEMBER 2008 –REVISED JULY 2016\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedTypical Application (continued)\n9.2.2 Detailed Design Procedure\nStep 1.From Figure 47,itcan beinferred that therelationship between theoutput frequency and theinput\nfrequency isdescribed bythese equations,\nwhere:\nFVCO=FOUT´P´N (17)\nprovided that:\n80kHz <(FIN/M) <40MHz (18)\nand:\n1750 MHz <(FOUT´P´N)<2350 MHz (19)\nStep 2.Keep inmind thefollowing while satisfying theequations inStep 1:\n•The Pdivider canbechosen tobe1,2,3,4,5,upto80\n•The internal VCO range isfrom 1.75 GHz to2.35 GHz\n•The input (M)andprescaler (N)dividers canbechosen from Table 22andTable 26.\n•The FBdivider canbechosen from thevalues inTable 23andTable 24.\nStep 3.Given multiple desired output frequencies andtheinput frequency, thefirststep would betoestablish M,\nN,andFBdivider values fordifferent Pdivider settings tosatisfy these equations:\nFIN=FOUT1 x(MxP1)/(NxFB) (20)\nFIN=FOUT2 x(MxP2)/(NxFB) (21)\nFIN=FOUT3 x(MxP3)/(NxFB) (22)\nFIN=FOUT4 x(MxP4)/(NxFB) (23)\nFIN=FOUT5 x(MxP5)/(NxFB) (24)\n(FVCO/N)=FOUT1xP1=FOUT2 xP2=FOUT3 xP3=FOUT4 xP4=FOUT5 xP5 (25)\nSuch thatthese parameters arevalid:\n•The common PFD frequency isalways less than 40MHz.\n•The VCXO frequency isthesame forderiving alloutputs.\nUsing theexample toderive these outputs, itcan beseen that there isnotanoutput divider (P5) that will\ngenerate a25-MHz output. However, theoutput MUX value ofoutput 5canbechosen todirectly bypass the25-\nMHz input clock tooutput 5.Therefore, inorder touseacommon VCO frequency, thePdividers tobeused are:\n•P1=4\n•P2=4\n•P3=5\n•P4=5\n•P5=1\nThe common VCO frequency is1875 MHz and isVCO1. The output MUX foroutputs 1to4aresettothe\nPLL/VCO outputs. Moreover, theFBdivider tobeused is:\nFB=100 (26)\nThe Ndivider tobeused is:\nN=3 (27)\nThese values ensure that the(FIN/M) ratio iswithin 40MHz and issetat6.25 MHz. Thus, theMdivider tobe\nused is:\nM=4 (28)\nFigure 47illustrates thisconfiguration.\n72CDCE62005\nSCAS862G –NOVEMBER 2008 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedTypical Application (continued)\nStep 4:\nThe PLL loop bandwidth oftheCDCE62005 isrecommended tobesetaccording tothephase noise profile ofits\nreference input and thephase noise profile oftheonboard VCO clock. Itisrecommended tosetthePLL loop\nbandwidth asthecrossover point ofthereference input phase noise and thephase noise oftheVCO clock.\nWhen theinput clock isclean and anynear-frequency offsets arebetter than theVCO clock, itisbeneficial for\nthePLL bandwidth tobesetatseveral hundred kHz asdetermined bythecrossover point. Figure 48shows a\ntypical 400-kHz Loop filter.\nFigure 48.On-Chip Loop Filter Circuit for400-kHz Loop Bandwidth\n(Loop Settings inFigure 47,CPCurrent at3.5mA)\n73CDCE62005\nwww.ti.com SCAS862G –NOVEMBER 2008 –REVISED JULY 2016\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedTypical Application (continued)\n9.2.3 Application Curves\nFigure 49.Output 1/2=156.25MHz LVPECL\nRMS Jitter is520fsec (10kHzto20MHz)Figure 50.Output 3/4=125MHz LVDS\nRMS Jitter is540fsec (10kHzto20MHz)\nFigure 51.Output 5=25MHz LVCMOS\nRMS Jitter is261fsec (10kHzto5MHz)\n74CDCE62005\nSCAS862G –NOVEMBER 2008 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated(1) Anadditional ~50mW ofpower isdissipated externally atthetermination resistors perLVPECL output pair.10Power Supply Recommendations\nThe CDCE62005 isahigh performance device. Therefore careful attention must bepaid todevice configuration\nandprinted circuit board layout with respect topower consumption. Table 49provides thepower consumption for\ntheindividual blocks within theCDCE62005. Toestimate total power consumption, calculate thesum ofthe\nproducts ofthenumber ofblocks used andthepower dissipated ofeach corresponding block.\nTable 49.CDCE62005 Power Consumption\nINTERNAL BLOCK POWER AT3.3V (typ.) POWER DISSIPATION/ BLOCK NUMBER OFBLOCKS\nInput Circuit 250mW 1\nPLL andVCO Core 500mW 1\nOutput DividersDivider =1 60mW 5\nDivider >1 180mW\nLVPECL Output Buffer 75mW(1)5\nLVDS Output Buffer 76mW 5\nLVCMOS Output BufferStatic 7mW 10\nTransient, CL=load, fOUT=MHz output\nfrequency, V=output swing3.3×V×fOUT×(CL+20×10-12)×\n10310\nThis power estimate determines thedegree ofthermal management required foraspecific design. Employing the\nthermally enhanced printed circuit board layout shown inFigure 53ensures thatthethermal performance curves\nshown inFigure 52apply. Observing good thermal layout practices enables thethermal pad onthebackside of\ntheQFN-48 package toprovide agood thermal path between thediecontained within thepackage and the\nambient air.This thermal pad also serves astheground connection thedevice. Therefore, alowinductance\nconnection totheground plane isessential.\nFigure 53shows alayout optimized forgood thermal performance and agood power supply connection aswell.\nThe 7×7filled viapattern facilitates both considerations. Finally, therecommended layout achieves RθJA=\n27.3°C/W instillairand20.3°C/W inanenvironment with 100LFM airflow ifimplemented onaJEDEC compliant\nthermal testboard..\nFigure 52.CDCE62005 DieTemperature vsTotal Device Power\nSolder□Mask\nNo□Solder□MaskThermal□ViasQFN-48\nThermal□Slug\n(package□bottom)\nThermal\nDissipation\nPad (back□side)Internal\nGround\nPlaneInternal\nPower\nPlane\nComponent□Side\nBack□Side\n75CDCE62005\nwww.ti.com SCAS862G –NOVEMBER 2008 –REVISED JULY 2016\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments IncorporatedFigure 53.CDCE62005 Recommended PCB Layout\nBack□Side\nComponent□Side\n76CDCE62005\nSCAS862G –NOVEMBER 2008 –REVISED JULY 2016 www.ti.com\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated11Layout\n11.1 Layout Guidelines\nFigure 54shows twoconceptual layouts detailing recommended placement ofpower supply bypass capacitors. If\nthecapacitors aremounted ontheback side, 0402 components can beemployed; however, soldering tothe\nThermal Dissipation Pad can bedifficult. For component side mounting, use 0201 body size capacitors to\nfacilitate signal routing. Keep theconnections between thebypass capacitors and thepower supply onthe\ndevice asshort aspossible. Ground theother side ofthecapacitor using alowimpedance connection tothe\nground plane.\n11.2 Layout Example\nFigure 54.CDCE62005 Power Supply Bypassing\n77CDCE62005\nwww.ti.com SCAS862G –NOVEMBER 2008 –REVISED JULY 2016\nProduct Folder Links: CDCE62005Submit Documentation Feedback Copyright ©2008 –2016, Texas Instruments Incorporated12Device andDocumentation Support\n12.1 Trademarks\nAlltrademarks aretheproperty oftheir respective owners.\n12.2 Documentation Support\nForadditional information, seeCDCE62005 Application Report (SCAA096 ).\n12.3 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n12.4 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 23-Apr-2022\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nCDCE62005RGZR ACTIVE VQFN RGZ 482500RoHS & Green NIPDAUAG Level-3-260C-168 HR -40 to 85 CDCE\n62005\nCDCE62005RGZT ACTIVE VQFN RGZ 48250RoHS & Green NIPDAUAG Level-3-260C-168 HR -40 to 85 CDCE\n62005\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 23-Apr-2022\nAddendum-Page 2 \nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nCDCE62005RGZR VQFN RGZ 482500 330.0 16.4 7.37.31.512.016.0 Q2PACKAGE MATERIALS INFORMATION\nwww.ti.com 1-Sep-2021\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nCDCE62005RGZR VQFN RGZ 482500 350.0 350.0 43.0PACKAGE MATERIALS INFORMATION\nwww.ti.com 1-Sep-2021\nPack Materials-Page 2\nwww.ti.comGENERIC PACKAGE VIEW\nImages above are just a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.VQFN - 1 mm max height RGZ 48\nPLASTIC QUADFLAT PACK- NO LEAD 7 x 7, 0.5 mm pitch\n4224671/A\nwww.ti.comPACKAGE OUTLINE\nC\nSEE TERMINAL\nDETAIL\n48X 0.30\n0.185.6 0.1\n48X 0.50.31.00.8\n(0.2) TYP0.050.00\n44X 0.5\n2X\n5.52X 5.5B7.16.9 A\n7.16.9\n0.300.180.50.3VQFN - 1 mm max height RGZ0048D\nPLASTIC QUAD FLATPACK - NO LEAD\n4219046/B   11/2019PIN 1 INDEX AREA\n0.08 CSEATING PLANE\n112\n25\n3613 24\n48 37\n(OPTIONAL)PIN 1 ID0.1 C A B\n0.05EXPOSEDTHERMAL PAD\n49 SYMM\nSYMM\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  1.900\nDETAIL\nOPTIONAL TERMINAL\nTYPICAL\nwww.ti.comEXAMPLE BOARD LAYOUT\n10X\n(1.33)\n10X (1.33) 6X (1.22)\n0.07 MIN\nALL AROUND0.07 MAX\nALL AROUND48X (0.24)48X (0.6)\n(0.2) TYP\nVIA44X (0.5)\n(6.8)\n(6.8)6X\n(1.22)(5.6)\n(R0.05)\nTYPVQFN - 1 mm max height RGZ0048D\nPLASTIC QUAD FLATPACK - NO LEAD\n4219046/B   11/2019SYMM\n1\n12\n13 24253637 48\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:12X49\nNOTES: (continued)\n 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.SOLDER MASKOPENING\nMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETAL\nSOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n48X (0.6)\n48X (0.24)\n44X (0.5)\n(6.8)(6.8)16X ( 1.13)\n(1.33)\nTYP(0.665 TYP)\n(R0.05) TYP(1.33) TYP\n(0.665)\nTYPVQFN - 1 mm max height RGZ0048D\nPLASTIC QUAD FLATPACK - NO LEAD\n4219046/B   11/2019\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  SYMMMETALTYP\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 49\n66% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:15XSYMM1\n12\n13 24253637 48\n49\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Technical Summary of CDCE62005RGZT

**Component Overview:**
The CDCE62005 is a high-performance clock generator and distributor from Texas Instruments, designed for applications requiring low jitter and high configurability. It features integrated dual voltage-controlled oscillators (VCOs) and supports multiple output formats, making it suitable for various high-speed digital signal applications.

**Key Specifications:**
- **Voltage Ratings:**
  - Supply Voltage (VCC): 3.0V to 3.6V
- **Current Ratings:**
  - Output current for LVPECL/LVCMOS Outputs: ±50 mA
- **Power Consumption:**
  - Typical Power Consumption: 
    - LVPECL: 1.9 W (at 30.72 MHz)
    - LVDS: 1.65 W (at 30.72 MHz)
    - LVCMOS: 1.8 W (at 30.72 MHz)
    - Power Down: 20 mW
- **Operating Temperature Range:**
  - -40°C to +85°C
- **Package Type:**
  - 48-Pin VQFN (RGZ)
- **Special Features:**
  - Low Noise Clock Generator: 550 fs RMS typical (10 kHz to 20 MHz integration bandwidth)
  - Low Noise Jitter Cleaner: 2.6 ps RMS typical (10 kHz to 20 MHz integration bandwidth)
  - Five fully configurable outputs (LVPECL, LVDS, LVCMOS)
  - Integrated EEPROM for device configuration at power-up
  - Smart input multiplexer for automatic switching between reference inputs
- **Moisture Sensitive Level (MSL):**
  - Level 3, according to JEDEC J-STD-020E

**Description:**
The CDCE62005 is a clock generator that provides low jitter and high-frequency output capabilities. It is particularly effective in applications that require precise timing signals, such as data converters (ADC/DAC), DSPs, and high-speed digital communication systems. The device can generate multiple clock frequencies from a single reference clock, making it versatile for various applications.

**Typical Applications:**
- **Wireless Infrastructure:** Used in base stations and other communication equipment to provide stable clock signals.
- **Switches and Routers:** Ensures reliable timing for data transmission and processing.
- **Medical Electronics:** Provides precise timing for medical imaging and diagnostic equipment.
- **Military and Aerospace:** Used in systems requiring high reliability and low jitter performance.
- **Industrial Applications:** Supports automation and control systems with precise timing needs.

This summary encapsulates the essential characteristics and applications of the CDCE62005RGZT, highlighting its suitability for high-performance clock generation in various electronic systems.