# Circuit Identification

| Field            | Value                    |
| ---------------- | ------------------------ |
| Part Number      | 04B-005                  |
| Title            | Common Emitter Amplifier |
| Revision         | A1-03                    |
| Revision Date    | 2025-06-20               |
| Board Size       | 50 x 50 mm               |
| Pieces per Panel | 4                        |

---

# Introduction
This miniPCB implements a single-stage common emitter amplifier designed around a discrete NPN bipolar junction transistor (Q1), with optional substitution for an N-channel JFET or MOSFET. The amplifier may be used to demonstrate voltage gain, phase inversion, and the effects of feedback and biasing techniques.

---

# Partlist

| REF DES  | PART TYPE   | VALUE / DESCRIPTION              |
| -------- | ----------- | -------------------------------- |
| C1       | CAPACITOR   | 4.7¬µF                            |
| C2       | CAPACITOR   | 2.2¬µF                            |
| C3       | CAPACITOR   | 0.1¬µF                            |
| C4       | CAPACITOR   | 4.7¬µF                            |
| C5       | CAPACITOR   | 1nF                              |
| C6       | CAPACITOR   | 2.2¬µF                            |
| J1       | JUMPER      | 0.1‚Äù HEADER PINS WITH JUMPER     |
| J2       | JUMPER      | 0.1‚Äù HEADER PINS WITH JUMPER     |
| R1       | RESISTOR    | 10kŒ©                             |
| R2       | RESISTOR    | 25kŒ©                             |
| R3       | RESISTOR    | 10kŒ©                             |
| R4       | RESISTOR    | 3.3kŒ©                            |
| R5       | RESISTOR    | 330Œ©                             |
| R6       | RESISTOR    | 1.5kŒ©                            |
| R7       | RESISTOR    | 2kŒ©                              |
| R8       | RESISTOR    | 3.3kŒ©                            |
| R9       | RESISTOR    | 2kŒ©                              |
| R10      | RESISTOR    | 330Œ©                             |
| R11      | RESISTOR    | 100kŒ©                            |
| Q1       | TRANSISTOR  | 2N3904                           |
| TP1‚ÄìTP12 | TEST POINT  | KEYSTONE ELECTRONICS SERIES 5000 |
| P1       | HEADER PINS | 5POS, 2.54 mm PITCH, RA          |


---

# Circuit Description

This miniPCB implements a single-stage common emitter amplifier designed around a discrete NPN bipolar junction transistor (Q1), with optional substitution for an N-channel JFET or MOSFET. The amplifier may be used to demonstrate voltage gain, phase inversion, and the effects of feedback and biasing techniques.

## Power Supply Conditioning

Capacitors **C2** (bulk filter) and **C3** (high-frequency decoupling) stabilize the supply rail by reducing ripple and shunting fast transients to ground. Test points **TP5 (V+)** and **TP6 (GND)** are provided to verify the supply voltage and establish a clean ground reference during measurements.

## Input Coupling and Biasing

The AC input is capacitively coupled through **C1**, which blocks any source DC and passes only the signal to the transistor base node.  
Use **TP1** (source side of C1) and **TP4** (base side of C1) to observe the voltage across the input coupling capacitor.

Biasing for the transistor base is set by the divider **R1‚ÄìR2‚ÄìR3**, with **R2** as an adjustable trimmer. Adjusting **R2** sets the base voltage and thus the quiescent emitter voltage and current. Larger **R1** and **R3** relative to **R2** provide finer adjustment over a narrower range; smaller **R1** and **R3** relative to **R2** provide coarser adjustment over a wider range.  
Monitor key bias nodes at **TP2** (upper divider node), **TP3** (lower divider node), and **TP4** (base node/wiper).

## Emitter Network and Stability

**R4** is the emitter bias resistor. It establishes the quiescent emitter current and provides local negative feedback that stabilizes operating point and temperature behavior. Measure the emitter DC level and signal swing at **TP7**.  
No emitter bypass capacitor is used in this design, preserving low output impedance and unity voltage gain behavior across the band.

## Output Coupling and Reference

The buffered signal is taken from the emitter and **AC-coupled** to the output via **C4**, which removes the emitter‚Äôs DC bias before the signal reaches external circuitry. **R5** provides a defined DC reference for the output node and, together with **C4** and any external load, sets the low-frequency cutoff.

- **TP7**: emitter node (pre-coupling, DC present).
    
- **TP8**: output node (post-coupling, ~0 V DC).
    

Use **TP7** to verify the emitter DC bias and available headroom; use **TP8** for AC-only measurements into the load.

## Transistor Configuration and I/O

**Q1** is an NPN BJT configured as a common-collector (emitter follower). Its collector is tied to the positive rail, the base is driven through **C1** and biased by **R1‚ÄìR2‚ÄìR3**, and the emitter drives the load through **C4**. The stage provides high input impedance, low output impedance, and approximately unity voltage gain (offset by the base‚Äìemitter junction drop).

The **P1** header brings out the supply pins (V+ and ground), the AC input (to **C1**), and the AC-coupled output (from **C4**). This facilitates easy connection to upstream sources and downstream loads while keeping probing straightforward via **TP1‚ÄìTP8**.


---

# Circuit Theory

- **Topology:** Single-stage common-emitter amplifier using a bipolar junction transistor. The input signal is capacitively coupled to the base. The base is biased by a resistive divider with a trimmer to set the operating point. The collector uses a resistive load with an optional trimmer to tune gain/output headroom. The emitter uses degeneration for linearity and thermal stability; an emitter bypass capacitor increases midband gain by reducing AC feedback at higher frequencies. Optional collector-to-base feedback shapes response and reduces distortion. Output may be taken directly from the collector or, when present, through a coupling capacitor to block DC.

- **Biasing:** Size the divider so its current is at least ten times the expected base current, which helps stabilize the operating point against variations in transistor gain. Then adjust the base voltage so that the collector voltage settles near half the supply voltage.

- **Gain & bandwidth:** Midband magnitude of voltage gain is approximately the collector resistance seen by the small-signal model divided by the effective emitter resistance that is **not** bypassed. The low-frequency cutoff is set by the coupling and bypass capacitors with their respective resistances; the high-frequency cutoff is limited by device capacitances and any intentional feedback capacitor.  

---

# Circuit Analysis


---

# Assembly Notes
- Solder lowest-height components first.  
- Double-check transistor orientation (flat side toward silkscreen label).  

---

# Visual Inspection Notes
- No solder bridges.  
- Electrolytics oriented correctly (dot or stripe to GND).
- Transistor oriented correctly (flat side aligned with line).

---

# Safe To Turn On Tests (STTO)

Power **off**, DMM in **resistance** mode.  

| #   | Test                      | Test Method                                 | Lower Limit | Target | Upper Limit |
| --- | ------------------------- | ------------------------------------------- | ----------- | ------ | ----------- |
| 1   | V+ not shorted to GND     | DMM resistance between V+ and GND (Œ©)       | 1 kŒ©        | NA     | NA          |
| 2   | Input not shorted to GND  | DMM resistance between Input and GND (Œ©)    | 1 MŒ©        | NA     | NA          |
| 3   | Output not shorted to GND | DMM resistance between Output and GND (Œ©)   | 1 kŒ©        | NA     | NA          |
| 4   | NC truly floating vs GND  | DMM resistance between NC and GND (Œ©)       | 1 MŒ©        | NA     | NA          |
| 5   | NC not tied to V+         | DMM resistance between NC and V+ (Œ©)        | 1 MŒ©        | NA     | NA          |
| 6   | NC not tied to Input      | DMM resistance between NC and Input (Œ©)     | 1 MŒ©        | NA     | NA          |
| 7   | NC not tied to Output     | DMM resistance between NC and Output (Œ©)    | 1 MŒ©        | NA     | NA          |
| 8   | V+ not tied to Input      | DMM resistance between V+ and Input (Œ©)     | 1 kŒ©        | NA     | NA          |
| 9   | V+ not tied to Output     | DMM resistance between V+ and Output (Œ©)    | 1 kŒ©        | NA     | NA          |
| 10  | Input not tied to Output  | DMM resistance between Input and Output (Œ©) | 10 kŒ©       | NA     | NA          |
**Notes**
- The **Input‚ÄìOutput ‚â• 10 kŒ©** guard catches accidental shorts through solder bridges or wrong footprints, while allowing legitimate high-value biasing paths inside the circuit.  
- If your specific design uses unusually low bias values, you can lower the thresholds accordingly (keep the ‚ÄúNC‚Äù checks at ‚â• 1 MŒ©).
---

# Static Tests
*(All tests performed under the Operating Conditions listed below.)*

## Operating Conditions
| Parameter          | Value / Setting                          |
| ------------------ | ---------------------------------------- |
| Supply Voltage     | 9 V DC (regulated)                       |
| Load               | 100 kŒ© connected to Output               |
| Jumpers            | J1 and J2 installed (default positions)  |
| Input Signal Level | 50 mVpp sinewave (unless noted)          |
| Test Frequency     | 1 kHz reference for midband measurements |

## Test List
| #   | Test                          | Test Method                                       | Lower Limit | Target    | Upper Limit |
| --- | ----------------------------- | ------------------------------------------------- | ----------- | --------- | ----------- |
| 1   | Supply current check          | Apply 9 V to V+; measure supply current           | 1 mA        | 2‚Äì3 mA    | 10 mA       |
| 2   | Measure the emitter voltage   | DC at emitter (TP7), referenced to ground         | 0.3 V       | 0.4‚Äì0.6 V | 0.8 V       |
| 3   | Measure the base voltage      | DC at base (TP5), referenced to ground            | 0.7 V       | 0.9‚Äì1.0 V | 1.2 V       |
| 4   | Measure the collector voltage | DC at collector (TP10), referenced to ground      | 2 V         | 3‚Äì6 V     | 7 V         |
| 5   | Measure the output DC level   | DC at output (TP12/post-C6), referenced to ground | ‚Äì0.2 V      | ‚âà 0 V     | +0.2 V      |
### Why these values?

- **Supply current:** a few mA is typical; too low suggests an open; too high suggests a short/misbias.
- **Emitter and base voltages:** the base should be roughly one diode drop (~0.6‚Äì0.7 V) above the emitter for a silicon BJT.
- **Collector voltage:** targeted near mid-supply to maximize symmetrical swing.
- **Output DC:** ~0 V because the output is AC-coupled through **C6** and bled by **R11**.

---

# Dynamic Tests

*Measure input at the Input pin / TP1 side of C2 and output at **TP12** (post-C6). Keep the DC bias from Static Tests (collector near half the supply).*
## Operating Conditions

| Parameter          | Value / Setting                          |
| ------------------ | ---------------------------------------- |
| Supply Voltage     | 9 V DC (regulated)                       |
| Load               | 100 kŒ© connected to Output               |
| Jumpers            | J1 and J2 installed (default positions)  |
| Input Signal Level | 50 mVpp sinewave (unless noted)          |
| Test Frequency     | 1 kHz reference for midband measurements |

## Test List

| #  | Test                                       | Test Method                                                               | Lower Limit | Target    | Upper Limit |
|----|--------------------------------------------|---------------------------------------------------------------------------|-------------|-----------|-------------|
| 1  | Midband gain @ 1 kHz (\|Av\| = Vout/Vin)   | Apply 50 mVpp @ 1 kHz to **Input**; measure **Output** Vpp; compute Av    | 3.0 V/V     | 4.0 V/V   | 5.0 V/V     |
| 2  | Phase shift @ 1 kHz (degrees)              | With Test #1 conditions, measure phase between Input and Output           | 150¬∞        | 180¬∞      | 210¬∞        |
| 3  | Low-freq ‚àí3 dB cutoff, fL                  | Sweep down from 1 kHz; find freq where \|Av\| drops by 3 dB               | NA          | ‚â§ 100 Hz  | 200 Hz      |
| 4  | High-freq ‚àí3 dB cutoff, fH                 | Sweep up from 1 kHz; find freq where \|Av\| drops by 3 dB                 | 20 kHz      | 50 kHz    | NA          |
| 5  | Max undistorted output swing @ 1 kHz       | Increase Input amplitude until visible clipping at Output                 | 0.5 Vpp     | 1.0 Vpp   | NA          |
| 6  | Input impedance @ 1 kHz                    | Inject 1 kHz via known series R; back-solve Rin from divider              | 50 kŒ©       | 100 kŒ©    | NA          |
| 7  | THD @ 1 kHz, 200 mVpp out                  | Measure THD with analyzer/scope FFT                                       | NA          | ‚â§ 5 %     | 10 %        |
| 8  | Output noise (Input shorted), 20 Hz‚Äì20 kHz | Short Input to GND via 0.1 ¬µF; measure Output Vrms (AC-coupled bandwidth) | NA          | ‚â§ 10 mVrms| 20 mVrms    |
**Notes**

- Use a **100 kŒ© load** on the Output unless your board specifies otherwise.
- Keep the **DC bias** from your Static Tests (VC ~ mid-supply) before running AC checks.
- If your build uses different bias values or loading, tweak the limits accordingly (keep the structure the same).


---

# Calibration Instructions

The common emitter amplifier includes adjustable resistors (**R2** and **R7**) that allow fine-tuning of the DC operating point and small-signal gain. Follow these steps after assembly and static tests:

1. **Initial Setup**  
   - Connect **V+** to a regulated **9 V supply**.  
   - Short the **Input** pin to **GND** through a 0.1 ¬µF capacitor.  
   - Connect the **Output** pin to an oscilloscope (AC-coupled).  
   - Place jumpers **J1** and **J2** in their default ‚Äúenabled‚Äù positions.
   - Set all trimmers approximately mid range.

2. **Bias Calibration (Set Quiescent Point)**  
   - Measure the **collector voltage** at TP10.
   - Adjust **R2** until the **collector voltage** is near **half the supply voltage** (‚âà 4‚Äì5 V).  

3. **Gain Calibration**  
   - Apply a **50 mVpp, 1 kHz sinewave** to the Input.  
   - Observe the Output amplitude.  
   - Adjust **R7** (collector load/gain trimmer) until midband gain is about **Av = ‚Äì4 V/V** (Target from Dynamic Tests).  

4. **Feedback Verification (Optional)**  
   - With **J2 installed**, verify that gain is reduced slightly and distortion is minimized.  
   - Remove **J2** to compare the open-loop gain vs. closed-loop response.  

5. **Final Checks**  
   - Re-run Static Tests: confirm the emitter voltage, the base voltage, and the collector voltage are within limits.
   - Re-run Dynamic Test #1 (Midband Gain). Confirm **3.0 ‚â§ |Av| ‚â§ 5.0**.  
   - Document the calibrated values in the test report.

**Notes**  
- Always re-check supply current after adjustments to ensure no over-biasing.  
- If using a JFET or MOSFET substitution for Q1, expected bias voltages will differ‚Äîadjust R2 accordingly to place the output near mid-supply.

---
#  Appendix A ‚Äî Netlist

| Net  | Part | Pad | Pin | Sheet |
|------|------|-----|-----|-------|
| GND  | C1   | 2   | -   | 1     |
|      | C3   | 2   | -   | 1     |
|      | C4   | 2   | -   | 1     |
|      | J1   | 2   | 2   | 1     |
|      | P1   | 1   | 1   | 1     |
|      | R11  | 1   | 1   | 1     |
|      | R3   | 1   | 1   | 1     |
|      | R6   | 1   | 1   | 1     |
|      | TP4  | 1   | 1   | 1     |
| N$1  | R7   | 1   | A   | 1     |
|      | R8   | 2   | 2   | 1     |
|      | TP9  | 1   | 1   | 1     |
| N$2  | R1   | 1   | 1   | 1     |
|      | R2   | 3   | E   | 1     |
|      | TP5  | 1   | 1   | 1     |
| N$3  | R2   | 1   | A   | 1     |
|      | R3   | 2   | 2   | 1     |
|      | TP6  | 1   | 1   | 1     |
| N$4  | C4   | 1   | +   | 1     |
|      | R6   | 2   | 2   | 1     |
|      | R9   | 1   | A   | 1     |
|      | R9   | 2   | S   | 1     |
|      | TP8  | 1   | 1   | 1     |
| N$5  | C2   | 2   | -   | 1     |
|      | C5   | 2   | -   | 1     |
|      | Q1   | B   | B   | 1     |
|      | R2   | 2   | S   | 1     |
|      | TP2  | 1   | 1   | 1     |
| N$6  | J1   | 1   | 1   | 1     |
|      | Q1   | E   | E   | 1     |
|      | R5   | 2   | 2   | 1     |
|      | TP7  | 1   | 1   | 1     |
| N$7  | C6   | 2   | -   | 1     |
|      | P1   | 5   | 1   | 1     |
|      | R11  | 2   | 2   | 1     |
|      | TP12 | 1   | 1   | 1     |
| N$8  | C5   | 1   | +   | 1     |
|      | J2   | 2   | 2   | 1     |
| N$9  | C6   | 1   | +   | 1     |
|      | Q1   | C   | C   | 1     |
|      | R10  | 2   | 2   | 1     |
|      | R4   | 1   | 1   | 1     |
|      | R8   | 1   | 1   | 1     |
|      | TP10 | 1   | 1   | 1     |
| N$10 | C2   | 1   | +   | 1     |
|      | P1   | 4   | 1   | 1     |
|      | TP1  | 1   | 1   | 1     |
| N$11 | J2   | 1   | 1   | 1     |
|      | R10  | 1   | 1   | 1     |
|      | TP11 | 1   | 1   | 1     |
| N$13 | R5   | 1   | 1   | 1     |
|      | R9   | 3   | E   | 1     |
| V+   | C1   | 1   | +   | 1     |
|      | C3   | 1   | +   | 1     |
|      | P1   | 2   | 1   | 1     |
|      | R1   | 2   | 2   | 1     |
|      | R4   | 2   | 2   | 1     |
|      | R7   | 2   | S   | 1     |
|      | R7   | 3   | E   | 1     |
|      | TP3  | 1   | 1   | 1     |

---
# Appendix B ‚Äî Electrical Part Stress Analysis (EPSA)  
**Circuit:** 04B-005 ‚Äì Common Emitter Amplifier  
**Revision:** A1-03  
**Date:** 2025-06-20  

---

## Operating Assumptions
- Supply: 9 V DC regulated  
- Quiescent current: 2‚Äì3 mA  
- Load: 100 kŒ© on output  
- Input: 50 mVpp sine @ 1 kHz  
- Ambient: 25 ¬∞C (lab conditions)  

---

## Semiconductor

| Part        | Parameter | Applied | Rating | Stress Ratio | Severity | Note                        |
| ----------- | --------- | ------: | -----: | -----------: | :------: | --------------------------- |
| Q1 (2N3904) | VCE       |   4.0 V |   40 V |         0.10 |   LOW    | Mid-supply bias             |
| Q1 (2N3904) | IC        |  1.5 mA | 200 mA |        0.008 |   LOW    | Quiescent collector current |
| Q1 (2N3904) | PD        |    6 mW | 625 mW |        0.010 |   LOW    | Safe thermal margin         |

---

## Resistors

| Part | Value | Dissipation | Rating | Stress Ratio | Severity | Note           |
| ---- | ----: | ----------: | -----: | -----------: | :------: | -------------- |
| R1   |   10k |      0.4 mW | 250 mW |        0.002 |   LOW    | Bias divider   |
| R2   |   25k |      1.0 mW | 250 mW |        0.004 |   LOW    | Bias trim      |
| R3   |   10k |      0.4 mW | 250 mW |        0.002 |   LOW    | Bias divider   |
| R4   |   3k3 |       13 mW | 250 mW |        0.052 |   LOW    | Collector load |
| R5   |   330 |      0.7 mW | 250 mW |        0.003 |   LOW    | Emitter leg    |
| R6   |   1k5 |       <1 mW | 250 mW |        0.004 |   LOW    | Emitter net    |
| R7   |    2k |        8 mW | 250 mW |        0.032 |   LOW    | Collector trim |
| R8   |   3k3 |       10 mW | 250 mW |        0.040 |   LOW    | Collector load |
| R9   |    2k |        2 mW | 250 mW |        0.008 |   LOW    | Emitter trim   |
| R10  |   330 |        1 mW | 250 mW |        0.004 |   LOW    | Feedback       |
| R11  |  100k |       ~0 mW | 250 mW |        0.000 |   LOW    | Output bleeder |

---

## Capacitors

| Part |  Value | Applied V | Rating V | Stress Ratio | Severity | Note                                  |
| ---- | -----: | --------: | -------: | -----------: | :------: | ------------------------------------- |
| C1   | 4.7 ¬µF |     9.0 V |     16 V |         0.56 |   MED    | Rail decoupling, consider 25 V rating |
| C2   | 2.2 ¬µF |    ~1.0 V |     16 V |         0.06 |   LOW    | Input coupling                        |
| C3   | 0.1 ¬µF |     9.0 V |     50 V |         0.18 |   LOW    | Rail bypass                           |
| C4   | 4.7 ¬µF |     0.5 V |     16 V |         0.03 |   LOW    | Emitter bypass                        |
| C5   |   1 nF |    ~1.0 V |     50 V |         0.02 |   LOW    | Feedback cap                          |
| C6   | 2.2 ¬µF |     4.5 V |     16 V |         0.28 |   LOW    | Output coupling                       |

---

## Findings
- All resistors dissipate <20 mW (‚â™0.25 W rating).  
- Q1 runs at <2% of power and <15% of voltage/current limits.  
- All capacitors safe; only **C1 at 9 V on a 16 V rating** crosses the 50% guideline (marked MED).  

---

## Conclusion
‚úÖ **All components operate within safe margins.**  
üîé **Recommendation:** upgrade **C1** to 25 V for additional reliability.  

---

# Appendix C ‚Äî Worst Case Circuit Analysis (WCCA)

## 1) Pass/Fail criteria (same as your plan)

- **DC:** VC ‚âà mid-supply (3‚Äì6 V @ 9 V), VE ‚âà 0.4‚Äì0.6 V, VB ‚âà 0.9‚Äì1.0 V, ISUP ~2‚Äì3 mA.
    
- **AC @ 1 kHz:** |Av| = 3‚Äì5 V/V (target ~4), ~180¬∞ phase, fL ‚â§ 100 Hz (‚â§200 Hz worst-case bound), fH ‚â• 20 kHz, max undistorted swing ‚â•1 Vpp.
    

## 2) Worst-case assumptions (conservative but realistic)

- VCC: 9 V ¬±10% (8.1‚Äì9.9 V).
    
- Temp: ‚Äì40 ¬∞C to +85 ¬∞C (WCCA style; tighten if lab-only).
    
- **Resistors:** ¬±1%.
    
- **Caps:** If electrolytic, use ‚Äì20/+80%; ceramics/film ¬±10% unless you have tighter parts.
    
- **2N3904:** Œ≤ = 60‚Ä¶300; V_BE(25 ¬∞C) ~0.65 V, dV_BE/dT ‚âà ‚Äì2 mV/¬∞C; V_CE(sat) ~0.2 V.
    
- **Cap voltage ratings (editable):** C1=16 V*, C2=16 V*, C3=50 V, C4=16 V*, C5=50 V, C6=16 V* (stars = common defaults you can up-rev if needed).
    

## 3) DC worst-case corners (single trim at room; **no re-trim** across corners)

Assume you set **VB ‚âà 1.0 V at 25 ¬∞C** so that **VC ‚âà 4.5 V @ 9 V** (per your calibration).

Let **Re(dc) = 330 Œ© (R5)**; collector resistance dominated by **R4=3.3 kŒ©** (R7/R8 adjust gain/headroom but the nominal is close to 3.3 kŒ©).

### Corner A ‚Äî Cold/weak/low-V (VCC=8.1 V, V_BE‚âà0.80 V, Œ≤=60)

- IE ‚âà (VB‚ÄìV_BE)/Re = (1.00‚Äì0.80)/330 ‚âà **0.61 mA**
    
- IC ‚âà **0.61 mA**; VC ‚âà 8.1 ‚Äì 0.61 mA¬∑3.3 k ‚âà **6.1 V** (active region)
    
- Headroom to top rail: ~2.0 V; to saturation: ~5.9 V ‚Üí **Pass**
    

### Corner B ‚Äî Hot/strong/high-V (VCC=9.9 V, V_BE‚âà0.55 V, Œ≤=300)

- IE ‚âà (1.00‚Äì0.55)/330 ‚âà **1.36 mA**
    
- VC ‚âà 9.9 ‚Äì 1.36 mA¬∑3.3 k ‚âà **5.4 V** (active region)
    
- Headroom to top rail: ~4.5 V; to saturation: ~5.2 V ‚Üí **Pass**
    

**Divider loading (stability vs Œ≤):**  
Worst IB ‚âà IC/Œ≤ ‚âà 1.5 mA/60 ‚âà 25 ¬µA. With R1||R3 ‚âà 5 kŒ© (mid-pot), divider current ‚â•250 ¬µA meets your **‚â•10√óIB** rule; worst VB droop ‚â≤ IB¬∑R_TH ‚âà 0.13 V ‚Üí **small** and trimmed out initially.

**DC verdict:** VC stays well within 3‚Äì6 V window without re-trim; VE, VB remain near targets across corners.

## 4) AC worst-case

### Midband gain (|Av|)

For J1/J2 installed and at 1 kHz, C4 reduces AC degeneration ‚Üí |Av| ‚âà RC(ac) / Re(ac,unbyp). Spread drivers: Œ≤ (gm), C4 tolerance, RC tolerance, and R10/C5 feedback.

- **Low-gain worst-case:** RC ‚Äì1%, C4 ‚Äì20% effective (higher Re(ac)), Œ≤ low, feedback most effective ‚Üí still near **3 V/V** bound.
    
- **High-gain worst-case:** RC +1%, C4 +80% (electrolytic high side), Œ≤ high, less effective feedback ‚Üí near **5 V/V** bound.
    

**Result:** Your spec window **3‚Äì5 V/V** is WCCA-robust with this BOM.

### Bandwidth

- **LF poles:**
    
    - **C2‚ÄìRin:** With Œ≤ low and C2 ‚Äì20%, f_L rises.
        
    - **C4 corner:** With C4 ‚Äì20%, low-f gain is reduced and f_L rises.
        
    - **C6‚Äì(R_load||R11):** With 100 kŒ© load and C6 ‚Äì20% ‚Üí f_L,out ‚âà 1/(2œÄ¬∑1.76 ¬µF¬∑100 kŒ©) ‚âà **~0.9 Hz** (not limiting).
        
    - **Worst-case f_L:** set by **C2‚ÄìRin** or C4 corner; your acceptance **‚â§100 Hz (‚â§200 Hz bound)** is realistic.
        
- **HF poles:** Device C_Œº with Miller, C_œÄ, and C5 (feedback). Worst-case f_H when |Av| is high and Œ≤ is high. Your lower bound **‚â•20 kHz** is conservative; typical ~**50 kHz** is expected around 1 mA bias.
    

### Output swing @1 kHz

With |Av|‚âà4 and 50 mVpp in ‚Üí ~0.2 Vpp out; your **‚â•1 Vpp** undistorted swing spec clears both rail and saturation margins at corners ‚Üí **Pass**.

### Input impedance

Worst with Œ≤ low and more degeneration; your **‚â•50 kŒ©** lower limit (test method with series-R injection) is **achievable**; divider Thevenin is only a few kŒ© and emitter bootstrapping raises effective Rin.

## 5) Part-level worst-case stress (BOM-specific)

(Use your actual voltage ratings; placeholders below are common choices.)

### Semiconductor

- **Q1 (2N3904):**
    
    - V_CE ‚â§ ~6.1 V worst, **‚â™ 40 V rating** ‚Üí **Pass**
        
    - I_C ‚â§ ~2 mA, **‚â™ 200 mA** ‚Üí **Pass**
        
    - P_D ‚âà I_C¬∑V_CE ‚â≤ ~12 mW worst ‚Üí **‚â™ 625 mW** ‚Üí **Pass**
        

### Resistors (all at 0.25 W typical unless you specified otherwise)

- Highest stress: **R4 (3.3 kŒ©)** at ~1‚Äì1.5 mA ‚Üí **P ‚âà 3‚Äì8 mW**; others are lower. **All ‚â™ 250 mW** ‚Üí **Pass**
    

### Capacitors (assumed ratings; edit if different)

- **C1 (4.7 ¬µF, rail decoupling):** sees **~9.9 V max**; with a **16 V part**, derating ~62% of rating (a bit tight vs 50% guideline). **Recommend 25 V** if space/cost allow.
    
- **C2 (2.2 ¬µF, input coupling):** ~1 Vpk typical ‚Üí **16 V rating** is ample.
    
- **C3 (0.1 ¬µF):** rail bypass; **50 V** very safe.
    
- **C4 (4.7 ¬µF, emitter bypass):** ~0.5‚Äì1 V typical ‚Üí **16 V** ample.
    
- **C5 (1 nF, feedback):** small-signal node; **50 V** ample.
    
- **C6 (2.2 ¬µF, output coupling):** sees ~VC DC across C6‚Äôs **+** lead (‚âà4‚Äì6 V) ‚Üí **16 V** ample.
    

**EPSA tie-in:** Only **C1@16 V** grazes the ‚Äú‚â•2√óVuse‚Äù comfort rule; up-rate to **25 V** for clean derating.

## 6) Sensitivity summary (ranked)

1. **C4 tolerance** ‚Üí primary spread on midband gain & f_L.
    
2. **Œ≤ spread** ‚Üí gm (gain) and Rin; divider ‚â•10√óIB keeps VB stable.
    
3. **RC effective (R4/R7/R8)** ‚Üí gain & VC headroom.
    
4. **C5 feedback** ‚Üí gain linearization & HF extension.
    
5. **Supply tolerance** ‚Üí modest VC shift; plenty of headroom remains.
    

## 7) Bench verification (worst-case quick checks)

- Trim **R2** at room for **VC ‚âà 4.5 V @ 9 V**; set **R7** for **|Av| ‚âà 4**.
    
- Sweep **VCC = 8.1 ‚Üí 9.9 V** without re-trim: confirm **VC in 3‚Äì6 V**, VE/VB near targets, ISUP sane.
    
- AC: confirm **3 ‚â§ |Av| ‚â§ 5**, **f_L ‚â§ 200 Hz**, **f_H ‚â• 20 kHz**, and **‚â•1 Vpp** unclipped at 1 kHz.
    

## 8) Conclusions & BOM-specific actions

- **Pass (WCCA):** With this BOM, the stage remains in the **active region** and meets **gain/bandwidth** targets across conservative worst-case spreads.
    
- **Actions:**
    
    1. **Upgrade C1 to 25 V** for cleaner derating.
        
    2. If you want **tighter gain tolerance**, choose a tighter-tolerance **C4** (or spec a low-leakage, audio-grade electrolytic) and/or lean a bit more on **R10/C5** feedback.
        
    3. Keep **divider current ‚â•10√ó IB** (your guideline) to neutralize Œ≤ spread.