
*** Running vivado
    with args -log Nano_processor_V2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Nano_processor_V2.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Nano_processor_V2.tcl -notrace
Command: synth_design -top Nano_processor_V2 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29172 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 435.645 ; gain = 96.012
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Nano_processor_V2' [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Nano_processor_V2.vhd:49]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'D:/Vivado_designs/Lab 07/Lab 07.srcs/sources_1/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clk_0' of component 'Slow_Clk' [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Nano_processor_V2.vhd:169]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [D:/Vivado_designs/Lab 07/Lab 07.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [D:/Vivado_designs/Lab 07/Lab 07.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'Program_counter_v2' declared at 'D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Program_counter_v2.vhd:34' bound to instance 'pc_0' of component 'Program_Counter_v2' [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Nano_processor_V2.vhd:173]
INFO: [Synth 8-638] synthesizing module 'Program_counter_v2' [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Program_counter_v2.vhd:41]
INFO: [Synth 8-3491] module 'D_FF' declared at 'D:/Vivado_designs/Lab 07/Lab 07.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF_0' of component 'D_FF' [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Program_counter_v2.vhd:53]
INFO: [Synth 8-638] synthesizing module 'D_FF' [D:/Vivado_designs/Lab 07/Lab 07.srcs/sources_1/new/D_FF.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (2#1) [D:/Vivado_designs/Lab 07/Lab 07.srcs/sources_1/new/D_FF.vhd:42]
INFO: [Synth 8-3491] module 'D_FF' declared at 'D:/Vivado_designs/Lab 07/Lab 07.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF_1' of component 'D_FF' [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Program_counter_v2.vhd:61]
INFO: [Synth 8-3491] module 'D_FF' declared at 'D:/Vivado_designs/Lab 07/Lab 07.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF_2' of component 'D_FF' [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Program_counter_v2.vhd:69]
INFO: [Synth 8-3491] module 'D_FF' declared at 'D:/Vivado_designs/Lab 07/Lab 07.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF_3' of component 'D_FF' [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Program_counter_v2.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'Program_counter_v2' (3#1) [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Program_counter_v2.vhd:41]
INFO: [Synth 8-3491] module 'ROM_v2' declared at 'D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/ROM_v2.vhd:35' bound to instance 'ROM_0' of component 'ROM_v2' [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Nano_processor_V2.vhd:179]
INFO: [Synth 8-638] synthesizing module 'ROM_v2' [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/ROM_v2.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'ROM_v2' (4#1) [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/ROM_v2.vhd:40]
INFO: [Synth 8-3491] module 'Instruction_decoder_v2' declared at 'D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Instruction_decoder_v2.vhd:34' bound to instance 'InS_decoder_0' of component 'Instruction_decoder_v2' [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Nano_processor_V2.vhd:183]
INFO: [Synth 8-638] synthesizing module 'Instruction_decoder_v2' [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Instruction_decoder_v2.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'Instruction_decoder_v2' (5#1) [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Instruction_decoder_v2.vhd:49]
INFO: [Synth 8-3491] module 'Mux_2_4bit' declared at 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Mux_2_4bit.vhd:34' bound to instance 'Mux_2_4bit_0' of component 'Mux_2_4bit' [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Nano_processor_V2.vhd:197]
INFO: [Synth 8-638] synthesizing module 'Mux_2_4bit' [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Mux_2_4bit.vhd:41]
INFO: [Synth 8-3491] module 'Tri_State_buffer_4bit' declared at 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Tri_State_buffer_4bit.vhd:34' bound to instance 'buffer_0' of component 'Tri_State_buffer_4bit' [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Mux_2_4bit.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Tri_State_buffer_4bit' [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Tri_State_buffer_4bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Tri_State_buffer_4bit' (6#1) [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Tri_State_buffer_4bit.vhd:40]
INFO: [Synth 8-3491] module 'Tri_State_buffer_4bit' declared at 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Tri_State_buffer_4bit.vhd:34' bound to instance 'buffer_1' of component 'Tri_State_buffer_4bit' [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Mux_2_4bit.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_4bit' (7#1) [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Mux_2_4bit.vhd:41]
INFO: [Synth 8-3491] module 'Registers_Bank' declared at 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Registers_Bank.vhd:34' bound to instance 'Register_BANK_0' of component 'Registers_Bank' [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Nano_processor_V2.vhd:203]
INFO: [Synth 8-638] synthesizing module 'Registers_Bank' [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Registers_Bank.vhd:50]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'D:/Vivado_designs/Lab 4/Lab 4.srcs/sources_1/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Registers_Bank.vhd:69]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [D:/Vivado_designs/Lab 4/Lab 4.srcs/sources_1/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/Vivado_designs/Lab 4/Lab 4.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decode_2_to_4_0' of component 'Decoder_2_to_4' [D:/Vivado_designs/Lab 4/Lab 4.srcs/sources_1/new/Decoder_3_to_8.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [D:/Vivado_designs/Lab 4/Lab 4.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (8#1) [D:/Vivado_designs/Lab 4/Lab 4.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/Vivado_designs/Lab 4/Lab 4.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decode_2_to_4_1' of component 'Decoder_2_to_4' [D:/Vivado_designs/Lab 4/Lab 4.srcs/sources_1/new/Decoder_3_to_8.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (9#1) [D:/Vivado_designs/Lab 4/Lab 4.srcs/sources_1/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Regi' declared at 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Register.vhd:34' bound to instance 'Reg_0' of component 'Regi' [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Registers_Bank.vhd:75]
INFO: [Synth 8-638] synthesizing module 'Regi' [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Register.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Regi' (10#1) [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Register.vhd:42]
INFO: [Synth 8-3491] module 'Regi' declared at 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Register.vhd:34' bound to instance 'Reg_1' of component 'Regi' [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Registers_Bank.vhd:83]
INFO: [Synth 8-3491] module 'Regi' declared at 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Register.vhd:34' bound to instance 'Reg_2' of component 'Regi' [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Registers_Bank.vhd:91]
INFO: [Synth 8-3491] module 'Regi' declared at 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Register.vhd:34' bound to instance 'Reg_3' of component 'Regi' [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Registers_Bank.vhd:99]
INFO: [Synth 8-3491] module 'Regi' declared at 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Register.vhd:34' bound to instance 'Reg_4' of component 'Regi' [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Registers_Bank.vhd:107]
INFO: [Synth 8-3491] module 'Regi' declared at 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Register.vhd:34' bound to instance 'Reg_5' of component 'Regi' [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Registers_Bank.vhd:115]
INFO: [Synth 8-3491] module 'Regi' declared at 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Register.vhd:34' bound to instance 'Reg_6' of component 'Regi' [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Registers_Bank.vhd:123]
INFO: [Synth 8-3491] module 'Regi' declared at 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Register.vhd:34' bound to instance 'Reg_7' of component 'Regi' [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Registers_Bank.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'Registers_Bank' (11#1) [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Registers_Bank.vhd:50]
INFO: [Synth 8-3491] module 'Mux_8_4bit_new' declared at 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Mux_8_4bit_new.vhd:34' bound to instance 'Mux_8_4bit_0' of component 'Mux_8_4bit_new' [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Nano_processor_V2.vhd:217]
INFO: [Synth 8-638] synthesizing module 'Mux_8_4bit_new' [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Mux_8_4bit_new.vhd:47]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'D:/Vivado_designs/Lab 4/Lab 4.srcs/sources_1/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Mux_8_4bit_new.vhd:64]
INFO: [Synth 8-3491] module 'Tri_State_buffer_4bit' declared at 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Tri_State_buffer_4bit.vhd:34' bound to instance 'buffer_0' of component 'Tri_State_buffer_4bit' [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Mux_8_4bit_new.vhd:70]
INFO: [Synth 8-3491] module 'Tri_State_buffer_4bit' declared at 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Tri_State_buffer_4bit.vhd:34' bound to instance 'buffer_1' of component 'Tri_State_buffer_4bit' [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Mux_8_4bit_new.vhd:76]
INFO: [Synth 8-3491] module 'Tri_State_buffer_4bit' declared at 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Tri_State_buffer_4bit.vhd:34' bound to instance 'buffer_2' of component 'Tri_State_buffer_4bit' [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Mux_8_4bit_new.vhd:81]
INFO: [Synth 8-3491] module 'Tri_State_buffer_4bit' declared at 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Tri_State_buffer_4bit.vhd:34' bound to instance 'buffer_3' of component 'Tri_State_buffer_4bit' [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Mux_8_4bit_new.vhd:86]
INFO: [Synth 8-3491] module 'Tri_State_buffer_4bit' declared at 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Tri_State_buffer_4bit.vhd:34' bound to instance 'buffer_4' of component 'Tri_State_buffer_4bit' [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Mux_8_4bit_new.vhd:91]
INFO: [Synth 8-3491] module 'Tri_State_buffer_4bit' declared at 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Tri_State_buffer_4bit.vhd:34' bound to instance 'buffer_5' of component 'Tri_State_buffer_4bit' [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Mux_8_4bit_new.vhd:96]
INFO: [Synth 8-3491] module 'Tri_State_buffer_4bit' declared at 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Tri_State_buffer_4bit.vhd:34' bound to instance 'buffer_6' of component 'Tri_State_buffer_4bit' [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Mux_8_4bit_new.vhd:101]
INFO: [Synth 8-3491] module 'Tri_State_buffer_4bit' declared at 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Tri_State_buffer_4bit.vhd:34' bound to instance 'buffer_7' of component 'Tri_State_buffer_4bit' [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Mux_8_4bit_new.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_4bit_new' (12#1) [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Mux_8_4bit_new.vhd:47]
INFO: [Synth 8-3491] module 'Mux_8_4bit_new' declared at 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Mux_8_4bit_new.vhd:34' bound to instance 'Mux_8_4bit_1' of component 'Mux_8_4bit_new' [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Nano_processor_V2.vhd:229]
INFO: [Synth 8-3491] module 'ALU' declared at 'D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/ALU.vhd:34' bound to instance 'ALU_0' of component 'ALU' [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Nano_processor_V2.vhd:241]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/ALU.vhd:49]
INFO: [Synth 8-3491] module 'Add_Sub_unit' declared at 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Add_Sub_unit.vhd:34' bound to instance 'Add_unit_0' of component 'Add_Sub_unit' [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/ALU.vhd:126]
INFO: [Synth 8-638] synthesizing module 'Add_Sub_unit' [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Add_Sub_unit.vhd:46]
INFO: [Synth 8-3491] module 'RCA_4' declared at 'D:/Vivado_designs/Lab 3/Lab 3.srcs/sources_1/new/RCA_4.vhd:34' bound to instance 'RCA_4_0' of component 'RCA_4' [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Add_Sub_unit.vhd:73]
INFO: [Synth 8-638] synthesizing module 'RCA_4' [D:/Vivado_designs/Lab 3/Lab 3.srcs/sources_1/new/RCA_4.vhd:51]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [D:/Vivado_designs/Lab 3/Lab 3.srcs/sources_1/new/RCA_4.vhd:64]
INFO: [Synth 8-638] synthesizing module 'FA' [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/imports/new/FA.vhd:55]
INFO: [Synth 8-638] synthesizing module 'HA' [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/imports/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (13#1) [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/imports/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/imports/new/FA.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'FA' (14#1) [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [D:/Vivado_designs/Lab 3/Lab 3.srcs/sources_1/new/RCA_4.vhd:71]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [D:/Vivado_designs/Lab 3/Lab 3.srcs/sources_1/new/RCA_4.vhd:79]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [D:/Vivado_designs/Lab 3/Lab 3.srcs/sources_1/new/RCA_4.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'RCA_4' (15#1) [D:/Vivado_designs/Lab 3/Lab 3.srcs/sources_1/new/RCA_4.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Add_Sub_unit' (16#1) [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Add_Sub_unit.vhd:46]
INFO: [Synth 8-3491] module 'Multiplier_2' declared at 'D:/Vivado_designs/Lab 05/Lab 05.srcs/sources_1/new/Multiplier_2.vhd:34' bound to instance 'multiplier_0' of component 'multiplier_2' [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/ALU.vhd:135]
INFO: [Synth 8-638] synthesizing module 'Multiplier_2' [D:/Vivado_designs/Lab 05/Lab 05.srcs/sources_1/new/Multiplier_2.vhd:40]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_0_0' of component 'FA' [D:/Vivado_designs/Lab 05/Lab 05.srcs/sources_1/new/Multiplier_2.vhd:61]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_0_1' of component 'FA' [D:/Vivado_designs/Lab 05/Lab 05.srcs/sources_1/new/Multiplier_2.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'Multiplier_2' (17#1) [D:/Vivado_designs/Lab 05/Lab 05.srcs/sources_1/new/Multiplier_2.vhd:40]
INFO: [Synth 8-3491] module 'Bitwise_AND' declared at 'D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Bitwise_AND.vhd:34' bound to instance 'BWA_0' of component 'Bitwise_AND' [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/ALU.vhd:140]
INFO: [Synth 8-638] synthesizing module 'Bitwise_AND' [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Bitwise_AND.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Bitwise_AND' (18#1) [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Bitwise_AND.vhd:40]
INFO: [Synth 8-3491] module 'Bitwise_OR' declared at 'D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Bitwise_OR.vhd:34' bound to instance 'BWO_0' of component 'Bitwise_OR' [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/ALU.vhd:145]
INFO: [Synth 8-638] synthesizing module 'Bitwise_OR' [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Bitwise_OR.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Bitwise_OR' (19#1) [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Bitwise_OR.vhd:40]
INFO: [Synth 8-3491] module 'Bitwise_XOR' declared at 'D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Bitwise_XOR.vhd:34' bound to instance 'BWX_0' of component 'Bitwise_XOR' [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/ALU.vhd:150]
INFO: [Synth 8-638] synthesizing module 'Bitwise_XOR' [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Bitwise_XOR.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Bitwise_XOR' (20#1) [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Bitwise_XOR.vhd:40]
INFO: [Synth 8-3491] module 'Bitwise_NOT' declared at 'D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Bitwise_NOT.vhd:34' bound to instance 'BWN_0' of component 'Bitwise_NOT' [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/ALU.vhd:155]
INFO: [Synth 8-638] synthesizing module 'Bitwise_NOT' [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Bitwise_NOT.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Bitwise_NOT' (21#1) [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Bitwise_NOT.vhd:39]
INFO: [Synth 8-3491] module 'right_shift_by2' declared at 'D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/right_shift_by2.vhd:34' bound to instance 'RS2_0' of component 'right_shift_by2' [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/ALU.vhd:159]
INFO: [Synth 8-638] synthesizing module 'right_shift_by2' [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/right_shift_by2.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'right_shift_by2' (22#1) [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/right_shift_by2.vhd:39]
INFO: [Synth 8-3491] module 'right_shift_by1' declared at 'D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/right_shift_by1.vhd:34' bound to instance 'RS1_0' of component 'right_shift_by1' [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/ALU.vhd:163]
INFO: [Synth 8-638] synthesizing module 'right_shift_by1' [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/right_shift_by1.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'right_shift_by1' (23#1) [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/right_shift_by1.vhd:39]
INFO: [Synth 8-3491] module 'Mux_8_4bit' declared at 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Mux_8_4bit.vhd:34' bound to instance 'Output_Selector' of component 'Mux_8_4bit' [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/ALU.vhd:167]
INFO: [Synth 8-638] synthesizing module 'Mux_8_4bit' [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Mux_8_4bit.vhd:48]
INFO: [Synth 8-226] default block is never used [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Mux_8_4bit.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_4bit' (24#1) [D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Mux_8_4bit.vhd:48]
INFO: [Synth 8-3491] module 'Comp_4bit' declared at 'D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Comp_4bit.vhd:34' bound to instance 'Comparator_0' of component 'Comp_4bit' [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/ALU.vhd:179]
INFO: [Synth 8-638] synthesizing module 'Comp_4bit' [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Comp_4bit.vhd:43]
INFO: [Synth 8-3491] module 'Com_1bit' declared at 'D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Com_1bit.vhd:34' bound to instance 'Com_1bit_0' of component 'Com_1bit' [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Comp_4bit.vhd:66]
INFO: [Synth 8-638] synthesizing module 'Com_1bit' [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Com_1bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Com_1bit' (25#1) [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Com_1bit.vhd:43]
INFO: [Synth 8-3491] module 'Com_1bit' declared at 'D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Com_1bit.vhd:34' bound to instance 'Com_1bit_1' of component 'Com_1bit' [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Comp_4bit.vhd:74]
INFO: [Synth 8-3491] module 'Com_1bit' declared at 'D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Com_1bit.vhd:34' bound to instance 'Com_1bit_2' of component 'Com_1bit' [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Comp_4bit.vhd:82]
INFO: [Synth 8-3491] module 'Com_1bit' declared at 'D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Com_1bit.vhd:34' bound to instance 'Com_1bit_3' of component 'Com_1bit' [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Comp_4bit.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'Comp_4bit' (26#1) [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Comp_4bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ALU' (27#1) [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/ALU.vhd:49]
INFO: [Synth 8-3491] module 'Adder_4bit' declared at 'D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Adder_4bit.vhd:34' bound to instance 'Adder_4bit_0' of component 'Adder_4bit' [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Nano_processor_V2.vhd:255]
INFO: [Synth 8-638] synthesizing module 'Adder_4bit' [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Adder_4bit.vhd:40]
INFO: [Synth 8-3491] module 'RCA_4' declared at 'D:/Vivado_designs/Lab 3/Lab 3.srcs/sources_1/new/RCA_4.vhd:34' bound to instance 'RCA_0' of component 'RCA_4' [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Adder_4bit.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'Adder_4bit' (28#1) [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Adder_4bit.vhd:40]
INFO: [Synth 8-3491] module 'Mux_2_4bit' declared at 'D:/Vivado_designs/nano_processor_V1/nano_processor_V1.srcs/sources_1/new/Mux_2_4bit.vhd:34' bound to instance 'Mux_2_4bit_1' of component 'Mux_2_4bit' [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Nano_processor_V2.vhd:260]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'D:/Vivado_designs/Lab 08/Lab 08.srcs/sources_1/new/LUT_16_7.vhd:35' bound to instance 'LUT_16_7_0' of component 'LUT_16_7' [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Nano_processor_V2.vhd:266]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [D:/Vivado_designs/Lab 08/Lab 08.srcs/sources_1/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (29#1) [D:/Vivado_designs/Lab 08/Lab 08.srcs/sources_1/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Nano_processor_V2' (30#1) [D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.srcs/sources_1/new/Nano_processor_V2.vhd:49]
WARNING: [Synth 8-3917] design Nano_processor_V2 has port AnodeSelector[3] driven by constant 1
WARNING: [Synth 8-3917] design Nano_processor_V2 has port AnodeSelector[2] driven by constant 1
WARNING: [Synth 8-3917] design Nano_processor_V2 has port AnodeSelector[1] driven by constant 1
WARNING: [Synth 8-3917] design Nano_processor_V2 has port AnodeSelector[0] driven by constant 0
WARNING: [Synth 8-3331] design right_shift_by1 has unconnected port A[0]
WARNING: [Synth 8-3331] design right_shift_by2 has unconnected port A[1]
WARNING: [Synth 8-3331] design right_shift_by2 has unconnected port A[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 491.148 ; gain = 151.516
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 491.148 ; gain = 151.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 491.148 ; gain = 151.516
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Vivado_designs/Nano_processor_V2/Basys3Labs_for_Nano_processor_v2.xdc]
Finished Parsing XDC File [D:/Vivado_designs/Nano_processor_V2/Basys3Labs_for_Nano_processor_v2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado_designs/Nano_processor_V2/Basys3Labs_for_Nano_processor_v2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Nano_processor_V2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Nano_processor_V2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 823.223 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 823.223 ; gain = 483.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 823.223 ; gain = 483.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 823.223 ; gain = 483.590
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "proc_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Jump_flag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 823.223 ; gain = 483.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  17 Input     14 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Slow_Clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module D_FF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ROM_v2 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input     14 Bit        Muxes := 1     
Module Instruction_decoder_v2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
Module Regi 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Add_Sub_unit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module Bitwise_XOR 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module Com_1bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Comp_4bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element pc_0/D_FF_0/Qbar_reg was removed.  [D:/Vivado_designs/Lab 07/Lab 07.srcs/sources_1/new/D_FF.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element pc_0/D_FF_1/Qbar_reg was removed.  [D:/Vivado_designs/Lab 07/Lab 07.srcs/sources_1/new/D_FF.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element pc_0/D_FF_2/Qbar_reg was removed.  [D:/Vivado_designs/Lab 07/Lab 07.srcs/sources_1/new/D_FF.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element pc_0/D_FF_3/Qbar_reg was removed.  [D:/Vivado_designs/Lab 07/Lab 07.srcs/sources_1/new/D_FF.vhd:49]
INFO: [Synth 8-5545] ROM "Slow_Clk_0/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Slow_Clk_0/Clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design Nano_processor_V2 has port AnodeSelector[3] driven by constant 1
WARNING: [Synth 8-3917] design Nano_processor_V2 has port AnodeSelector[2] driven by constant 1
WARNING: [Synth 8-3917] design Nano_processor_V2 has port AnodeSelector[1] driven by constant 1
WARNING: [Synth 8-3917] design Nano_processor_V2 has port AnodeSelector[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'Register_BANK_0/Reg_0/Q_reg[2]' (FDCE) to 'Register_BANK_0/Reg_0/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Register_BANK_0/Reg_0/Q_reg[1]' (FDCE) to 'Register_BANK_0/Reg_0/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Register_BANK_0/Reg_0/Q_reg[0]' (FDCE) to 'Register_BANK_0/Reg_0/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_BANK_0/Reg_0/Q_reg[3] )
WARNING: [Synth 8-3332] Sequential element (Register_BANK_0/Reg_0/Q_reg[3]) is unused and will be removed from module Nano_processor_V2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 823.223 ; gain = 483.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 823.223 ; gain = 483.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 837.250 ; gain = 497.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'Register_BANK_0/Reg_3/Q_reg[1]' (FDCE) to 'Register_BANK_0/Reg_6/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Register_BANK_0/Reg_4/Q_reg[1]' (FDCE) to 'Register_BANK_0/Reg_6/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Register_BANK_0/Reg_5/Q_reg[1]' (FDCE) to 'Register_BANK_0/Reg_6/Q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_BANK_0/Reg_6/Q_reg[1] )
INFO: [Synth 8-3886] merging instance 'Register_BANK_0/Reg_3/Q_reg[0]' (FDCE) to 'Register_BANK_0/Reg_6/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Register_BANK_0/Reg_4/Q_reg[0]' (FDCE) to 'Register_BANK_0/Reg_6/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Register_BANK_0/Reg_5/Q_reg[0]' (FDCE) to 'Register_BANK_0/Reg_6/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_BANK_0/Reg_6/Q_reg[0] )
INFO: [Synth 8-3886] merging instance 'Register_BANK_0/Reg_3/Q_reg[2]' (FDCE) to 'Register_BANK_0/Reg_6/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Register_BANK_0/Reg_4/Q_reg[2]' (FDCE) to 'Register_BANK_0/Reg_6/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Register_BANK_0/Reg_5/Q_reg[2]' (FDCE) to 'Register_BANK_0/Reg_6/Q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_BANK_0/Reg_6/Q_reg[2] )
INFO: [Synth 8-3886] merging instance 'Register_BANK_0/Reg_3/Q_reg[3]' (FDCE) to 'Register_BANK_0/Reg_6/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Register_BANK_0/Reg_4/Q_reg[3]' (FDCE) to 'Register_BANK_0/Reg_6/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Register_BANK_0/Reg_5/Q_reg[3]' (FDCE) to 'Register_BANK_0/Reg_6/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_BANK_0/Reg_6/Q_reg[3] )
WARNING: [Synth 8-3332] Sequential element (Register_BANK_0/Reg_6/Q_reg[1]) is unused and will be removed from module Nano_processor_V2.
WARNING: [Synth 8-3332] Sequential element (Register_BANK_0/Reg_6/Q_reg[0]) is unused and will be removed from module Nano_processor_V2.
WARNING: [Synth 8-3332] Sequential element (Register_BANK_0/Reg_6/Q_reg[2]) is unused and will be removed from module Nano_processor_V2.
WARNING: [Synth 8-3332] Sequential element (Register_BANK_0/Reg_6/Q_reg[3]) is unused and will be removed from module Nano_processor_V2.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 837.250 ; gain = 497.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 837.250 ; gain = 497.617
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 837.250 ; gain = 497.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 837.250 ; gain = 497.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 837.250 ; gain = 497.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 837.250 ; gain = 497.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 837.250 ; gain = 497.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |    29|
|5     |LUT3   |    12|
|6     |LUT4   |    42|
|7     |LUT5   |     3|
|8     |LUT6   |    15|
|9     |FDCE   |    12|
|10    |FDRE   |    38|
|11    |IBUF   |     2|
|12    |OBUF   |    22|
+------+-------+------+

Report Instance Areas: 
+------+------------------+-------------------+------+
|      |Instance          |Module             |Cells |
+------+------------------+-------------------+------+
|1     |top               |                   |   185|
|2     |  Register_BANK_0 |Registers_Bank     |    55|
|3     |    Reg_1         |Regi               |     4|
|4     |    Reg_2         |Regi_3             |    21|
|5     |    Reg_7         |Regi_4             |    30|
|6     |  Slow_Clk_0      |Slow_Clk           |    54|
|7     |  pc_0            |Program_counter_v2 |    51|
|8     |    D_FF_0        |D_FF               |    19|
|9     |    D_FF_1        |D_FF_0             |     6|
|10    |    D_FF_2        |D_FF_1             |     1|
|11    |    D_FF_3        |D_FF_2             |    25|
+------+------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 837.250 ; gain = 497.617
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 837.250 ; gain = 165.543
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 837.250 ; gain = 497.617
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
162 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:47 . Memory (MB): peak = 839.062 ; gain = 511.531
INFO: [Common 17-1381] The checkpoint 'D:/Vivado_designs/Nano_processor_V2/Nano_processor_V2.runs/synth_1/Nano_processor_V2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Nano_processor_V2_utilization_synth.rpt -pb Nano_processor_V2_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 839.062 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May 21 11:07:16 2025...
