$comment
	File created using the following command:
		vcd file LAB04.msim.vcd -direction
$end
$date
	Tue Oct 25 23:49:52 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module LAB04_vlg_vec_tst $end
$var reg 1 ! A0 $end
$var reg 1 " A1 $end
$var reg 1 # A2 $end
$var reg 1 $ A3 $end
$var wire 1 % S0 $end
$var wire 1 & S1 $end
$var wire 1 ' S2 $end
$var wire 1 ( S3 $end
$var wire 1 ) S4 $end
$var wire 1 * S5 $end
$var wire 1 + S6 $end
$var wire 1 , sampler $end
$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 S0~output_o $end
$var wire 1 4 S1~output_o $end
$var wire 1 5 S2~output_o $end
$var wire 1 6 S3~output_o $end
$var wire 1 7 S4~output_o $end
$var wire 1 8 S5~output_o $end
$var wire 1 9 S6~output_o $end
$var wire 1 : A0~input_o $end
$var wire 1 ; A1~input_o $end
$var wire 1 < A2~input_o $end
$var wire 1 = A3~input_o $end
$var wire 1 > Mux6~0_combout $end
$var wire 1 ? Mux5~0_combout $end
$var wire 1 @ Mux4~0_combout $end
$var wire 1 A Mux3~0_combout $end
$var wire 1 B Mux2~0_combout $end
$var wire 1 C Mux1~0_combout $end
$var wire 1 D Mux0~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
1+
x,
0-
1.
x/
10
11
12
03
04
05
06
07
08
19
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
$end
#1000000
