#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu May  5 22:27:07 2022
# Process ID: 7616
# Current directory: C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteB/lab1_parteB.runs/synth_1
# Command line: vivado.exe -log debounce_v2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source debounce_v2.tcl
# Log file: C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteB/lab1_parteB.runs/synth_1/debounce_v2.vds
# Journal file: C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteB/lab1_parteB.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source debounce_v2.tcl -notrace
Command: synth_design -top debounce_v2 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8216 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 454.430 ; gain = 159.984
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'debounce_v2' [C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteB/lab1_parteB.srcs/sources_1/new/debouncer.vhd:15]
INFO: [Synth 8-3491] module 'counter_Nbits' declared at 'C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteB/lab1_parteB.srcs/sources_1/imports/new/counter_Nbits.vhd:6' bound to instance 'counter1_24bits' of component 'counter_Nbits' [C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteB/lab1_parteB.srcs/sources_1/new/debouncer.vhd:54]
INFO: [Synth 8-638] synthesizing module 'counter_Nbits' [C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteB/lab1_parteB.srcs/sources_1/imports/new/counter_Nbits.vhd:21]
	Parameter cnt_width bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_Nbits' (1#1) [C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteB/lab1_parteB.srcs/sources_1/imports/new/counter_Nbits.vhd:21]
INFO: [Synth 8-3491] module 'FF_D' declared at 'C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteB/lab1_parteB.srcs/sources_1/new/FF_D.vhd:5' bound to instance 'FF_D1' of component 'FF_D' [C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteB/lab1_parteB.srcs/sources_1/new/debouncer.vhd:65]
INFO: [Synth 8-638] synthesizing module 'FF_D' [C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteB/lab1_parteB.srcs/sources_1/new/FF_D.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'FF_D' (2#1) [C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteB/lab1_parteB.srcs/sources_1/new/FF_D.vhd:13]
INFO: [Synth 8-3491] module 'FF_D' declared at 'C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteB/lab1_parteB.srcs/sources_1/new/FF_D.vhd:5' bound to instance 'FF_D2' of component 'FF_D' [C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteB/lab1_parteB.srcs/sources_1/new/debouncer.vhd:72]
INFO: [Synth 8-3491] module 'FF_D' declared at 'C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteB/lab1_parteB.srcs/sources_1/new/FF_D.vhd:5' bound to instance 'FF_D3' of component 'FF_D' [C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteB/lab1_parteB.srcs/sources_1/new/debouncer.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'debounce_v2' (3#1) [C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteB/lab1_parteB.srcs/sources_1/new/debouncer.vhd:15]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 517.855 ; gain = 223.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 517.855 ; gain = 223.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 517.855 ; gain = 223.410
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteB/lab1_parteB.srcs/sources_1/imports/new/counter_Nbits.vhd:39]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 517.855 ; gain = 223.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debounce_v2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module counter_Nbits 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FF_D 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 683.969 ; gain = 389.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 687.664 ; gain = 393.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 687.664 ; gain = 393.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 687.664 ; gain = 393.219
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 687.664 ; gain = 393.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 687.664 ; gain = 393.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 687.664 ; gain = 393.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 687.664 ; gain = 393.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 687.664 ; gain = 393.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |     3|
|4     |LUT2   |     1|
|5     |LUT4   |     1|
|6     |LUT6   |     4|
|7     |FDCE   |    28|
|8     |IBUF   |     3|
|9     |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+------------------+--------------+------+
|      |Instance          |Module        |Cells |
+------+------------------+--------------+------+
|1     |top               |              |    48|
|2     |  FF_D1           |FF_D          |     2|
|3     |  FF_D2           |FF_D_0        |     2|
|4     |  FF_D3           |FF_D_1        |     1|
|5     |  counter1_24bits |counter_Nbits |    38|
+------+------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 687.664 ; gain = 393.219
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 687.664 ; gain = 393.219
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 687.664 ; gain = 393.219
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 805.109 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 805.109 ; gain = 510.664
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 805.109 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/xilinx_proyectos/Laboratorios/lab1/lab1_parteB/lab1_parteB.runs/synth_1/debounce_v2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file debounce_v2_utilization_synth.rpt -pb debounce_v2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May  5 22:27:31 2022...
