{
    "id": "1550074558",
    "title": "A secure architecture for the design for testability structures",
    "venue": "vlsi design and test",
    "year": 2015,
    "authors": [
        {
            "name": "Samta D. Talatule",
            "id": "2227348941",
            "org": "Deptt. of Electronics Engg., Y.C. College of Engineering, Nagpur, India"
        },
        {
            "name": "Pravin Zode",
            "id": "2232377691",
            "org": "Deptt. of Electronics Engg., Y.C. College of Engineering, Nagpur, India"
        },
        {
            "name": "Pradnya Zode",
            "id": "2302313124",
            "org": "Deptt. of Electronics Engg., Y.C. College of Engineering, Nagpur, India"
        }
    ],
    "fields_of_study": [
        "Test vector",
        "Electronic engineering",
        "Testability",
        "Compromise",
        "Chip",
        "Computer science",
        "Benchmark (computing)",
        "Design for testing",
        "Real-time computing",
        "Key size",
        "Architecture"
    ],
    "references": [
        "1664227763",
        "1664808737",
        "2010903499",
        "2056448011",
        "2101017779",
        "2103468612",
        "2130364905",
        "2154909745",
        "2156692142"
    ]
}