{"initiated whenever": 0.0015174532798730676, "data path 3": 0.0015954424313694888, "of bit parallel": 0.0014626093252386098, "the second": 6.759098990394444e-05, "dynamic": 0.00010835320739188897, "this initiation an": 0.0015954424313694888, "of clustering": 0.0009153655416800478, "circuitry": 0.0006724522096574149, "delay buffers in": 0.0015954424313694888, "and the interconnect": 0.0027697754321047135, "signal the basic": 0.0015954424313694888, "consists": -0.0002189168820306926, "model the micro": 0.0015954424313694888, "operator netlist generation": 0.0015954424313694888, "covers the": 0.0007686750720911777, "cmos li": 0.0015174532798730676, "gain the data": 0.0015954424313694888, "expressed as the": 0.0009490662369562077, "fed into the": 0.0010635996404017374, "marked as indices": 0.0015954424313694888, "encoding iii": 0.0015174532798730676, "algorithm is used": 0.00166485615709278, "following clustering the": 0.0015954424313694888, "accelerator controller takes": 0.0015954424313694888, "and dii": 0.0015174532798730676, "88 26": 0.0013068925727553508, "pro cessor two": 0.0015954424313694888, "retiming of": 0.0012089130069245192, "these two methods": 0.0010892732498114825, "retiming tool allows": 0.0015954424313694888, "precedences that": 0.0015174532798730676, "of parametrized": 0.0012089130069245192, "and one output": 0.0011967577181148839, "an efficient": 0.0007146315415772021, "digit": 0.0006536280582493929, "in terms": 0.0004888436520736994, "decision making and": 0.001286935765330209, "as indices in": 0.0014626093252386098, "processor is a": 0.0011035166038871735, "conflict thus": 0.0013846224627070106, "cycles between two": 0.0014626093252386098, "assigned in": 0.0009626644516809223, "asu asu": 0.0015174532798730676, "iii c following": 0.0015954424313694888, "cathedral iii pipeline": 0.0015954424313694888, "iv design": 0.0015174532798730676, "needed to evaluate": 0.0011967577181148839, "are marked with": 0.0009937520700844357, "4 it is": 0.0007988471219210194, "video compression scheduling": 0.0015954424313694888, "required to": 0.00025993326840889305, "on dynamic": 0.0008341075743359376, "generation detection": 0.0015174532798730676, "rely on existing": 0.0014626093252386098, "solution": -0.0005060987397983847, "position corresponding": 0.0010960534732021366, "strategies 18 indicate": 0.0015954424313694888, "optimization of bit": 0.0015954424313694888, "fadd1 cells while": 0.0015954424313694888, "o tuple": 0.0030349065597461353, "vector": 0.0002565193666890602, "be shown that": 0.0011820880137319177, "architecture composed": 0.0013846224627070106, "an asu is": 0.0031908848627389776, "clusters and": 0.0008341075743359376, "level synthesis": 0.0017029642276052963, "this call": 0.0009423445557992961, "2 are non": 0.0012519619293129614, "run time controller": 0.0015954424313694888, "no sharing and": 0.0015954424313694888, "non zero in": 0.0012223848018115746, "sfg operations": 0.004552359839619203, "force": 0.00027071875436767616, "interface the": 0.0007074733716568919, "of a 2": 0.0007897942250498708, "incremented": 0.0005288894389122525, "using sharing where": 0.0015954424313694888, "introduced ffl optimization": 0.0015954424313694888, "synthesis including pipelining": 0.0015954424313694888, "definition of": 0.0007582983273864018, "the sfg": 0.015174532798730676, "second": -0.0004703583663271372, "that can be": 0.0006495625869304928, "be presented is": 0.0014626093252386098, "hardware structure that": 0.0015954424313694888, "transition diagram reservation": 0.0015954424313694888, "kim ramesh": 0.0013068925727553508, "implemented": -6.342196973904293e-05, "and depending on": 0.0011188968692286204, "and architecture which": 0.0015954424313694888, "no condition": 0.0012089130069245192, "even": -0.0011313498823994745, "network consisting of": 0.0011741475498200278, "proper shift register": 0.0015954424313694888, "maximal throughput requirement": 0.0015954424313694888, "in image encoding": 0.0015954424313694888, "are often expanded": 0.0015954424313694888, "depends on": 0.00023018119820515963, "cluster assignment the": 0.0015954424313694888, "algorithm applied": 0.0008773385769997082, "assumption does": 0.0010110789612550579, "schedules are": 0.002653122957244056, "these figures": 0.0007896429524536153, "tools into a": 0.0015954424313694888, "new": -0.004508612428714677, "processor cores": 0.0013068925727553508, "instruction shifter": 0.0060698131194922705, "data paths timing": 0.0015954424313694888, "that dat apath": 0.0015954424313694888, "ule and": 0.0013846224627070106, "as seen": 0.0006606116458225993, "d converter": 0.0015174532798730676, "implement algorithmic state": 0.0015954424313694888, "one the i": 0.0015954424313694888, "here": -0.00027605458441113366, "18 indicate": 0.0015174532798730676, "reported": 0.00014792874814179745, "not acknowledged this": 0.0015954424313694888, "read write": 0.0007426040502638777, "the controller specification": 0.0015954424313694888, "state of": 0.00032471908674364797, "clock of 27mhz": 0.0015954424313694888, "active": 0.0006004684582591269, "on that": 0.0005327480692696854, "algorithms we now": 0.001286935765330209, "the left of": 0.0007597454931291271, "consists of a": 0.0004699033824501818, "an abstract standard": 0.0015954424313694888, "not an easy": 0.0012223848018115746, "high level": 0.0008386128527385235, "time schedules of": 0.0015954424313694888, "are ffl high": 0.0015954424313694888, "extraction reservation": 0.0015174532798730676, "dering": 0.0009624801038349473, "k": -0.001115028955181334, "possible schedules are": 0.0015954424313694888, "as table ii": 0.0014626093252386098, "file fixed": 0.0015174532798730676, "view it is": 0.0011967577181148839, "micro instruction sequencing": 0.0015954424313694888, "3 5 ffl": 0.0015954424313694888, "a cluster to": 0.0013848877160523567, "toolbox of functions": 0.0015954424313694888, "which is assigned": 0.0011741475498200278, "symmetrical": 0.0007495677445741975, "system architecture of": 0.0013848877160523567, "expressed as a": 0.0007522819191421258, "by or": 0.0009329296555333567, "do done doack": 0.0015954424313694888, "in listing 9": 0.0015954424313694888, "reservation table into": 0.0015954424313694888, "parallel hardware operator": 0.0015954424313694888, "the extra cost": 0.0011967577181148839, "elaborated": 0.0007289663902279432, "it means that": 0.0008641493307503543, "design example": 0.0026137851455107016, "explained": 0.000200877783294322, "257 june 09": 0.0015954424313694888, "a software": 0.0017862134805305147, "execute the schedule": 0.0015954424313694888, "the pipeline pro": 0.0015954424313694888, "are needed to": 0.0013487212313355343, "target implementation": 0.001251722135800356, "be constructed": 0.0004821949564839884, "delay regfbb register": 0.0015954424313694888, "two clock cycles": 0.0012519619293129614, "operations ii cell": 0.0015954424313694888, "the resource constraints": 0.0011188968692286204, "12 13": 0.0005838584033084009, "ffl the processor": 0.0014626093252386098, "slave operation": 0.0015174532798730676, "variable length decoder": 0.0015954424313694888, "synthesis system for": 0.0011967577181148839, "bit position i": 0.0014626093252386098, "enclosed within one": 0.0015954424313694888, "interconnection strategy": 0.0015174532798730676, "the operation": 0.0019287798259359536, "than 15 minutes": 0.0015954424313694888, "produced the2 in": 0.0015954424313694888, "key functions": 0.0015174532798730676, "li a b": 0.0014626093252386098, "reservation table are": 0.0015954424313694888, "the system level": 0.0011967577181148839, "a controller": 0.0009853635829546053, "call": -0.00011633997382999735, "therefore": -0.0018950312805737332, "described in": 0.0003140557226335371, "408 0": 0.0015174532798730676, "not acknowledged": 0.001251722135800356, "is intended to": 0.000805121317077442, "sharing of different": 0.0015954424313694888, "cells the": 0.0008639838166092414, "of different": 0.0007279518129603426, "systems define": 0.0015174532798730676, "software system called": 0.0014626093252386098, "equal a forbidden": 0.0015954424313694888, "to the scheduling": 0.0010112726545426548, "fixed hardwired": 0.0013068925727553508, "slave operation possible": 0.0015954424313694888, "interconnect currently": 0.0015174532798730676, "row in the": 0.001051939269856453, "5 the operation": 0.0014626093252386098, "register controller is": 0.0015954424313694888, "hard wired and": 0.0015954424313694888, "a key element": 0.0011741475498200278, "number of data": 0.0007988471219210194, "one indicates": 0.001251722135800356, "hold": 1.7218614090854417e-05, "thus the accelerator": 0.0015954424313694888, "detection of": 0.0010731433158573007, "datapaths eurasip": 0.0015174532798730676, "length of the": 0.00046863827847896944, "of a shift": 0.0013297298956069683, "double phase clocking": 0.0015954424313694888, "indicating initiation": 0.0015174532798730676, "path architecture composed": 0.0015954424313694888, "k fig 10": 0.0015954424313694888, "fast it": 0.0011739226604214796, "the example": 0.0017865788539430053, "previous example": 0.0007323960754428071, "flip flops": 0.0010758036961629135, "hardware costs": 0.0011739226604214796, "which are": 0.00013182529222606273, "dering the cluster": 0.0015954424313694888, "figure 3 clustering": 0.0014626093252386098, "of maryse": 0.0015174532798730676, "composed of": 0.00046949650517212475, "one controller": 0.0013068925727553508, "optimal solution one": 0.0014626093252386098, "hardware sharing of": 0.0015954424313694888, "example": -0.010310451211475745, "optimization of": 0.000575982508085851, "transition": 0.0007938174146301211, "from a pipeline": 0.0015954424313694888, "a state": 0.0004685485182264356, "micro controller video": 0.0015954424313694888, "table as": 0.0008639838166092414, "example this": 0.0007608713291248361, "implementations": 0.000216348817435544, "can be": 9.437923159967703e-06, "synthesis of": 0.003770440010481885, "scheduled the cluster": 0.0015954424313694888, "is high a": 0.0015954424313694888, "want": 0.00010525956665688521, "of a local": 0.0009241265426226204, "m0 ffl the": 0.0015954424313694888, "language 26": 0.0013068925727553508, "organizes": 0.0009069702122547866, "the shift registers": 0.0015954424313694888, "a full rate": 0.0015954424313694888, "simple hardware": 0.0011443279747342069, "ieee transactions": 0.0009678256391154289, "sharing might provide": 0.0015954424313694888, "paths in the": 0.0008149232438358949, "gates bit": 0.004552359839619203, "feature": 0.0001472870715315717, "one shares": 0.0015174532798730676, "low interleaving is": 0.0015954424313694888, "systems synthesis": 0.0011739226604214796, "methodology": 0.0007407925926279333, "ready to accept": 0.0012519619293129614, "number of interconnection": 0.0014626093252386098, "accelerator processors containing": 0.0015954424313694888, "ieee transactions on": 0.001237016946773473, "identified the hardware": 0.0015954424313694888, "of application specific": 0.0011035166038871735, "synthesis functional": 0.0015174532798730676, "quantized to": 0.001251722135800356, "the development of": 0.0005358187447340195, "preferable": 0.0005076144190774295, "and method will": 0.0015954424313694888, "units asu 6": 0.0015954424313694888, "flipflop interconnect 4": 0.0015954424313694888, "1 m1 this": 0.0015954424313694888, "registers on each": 0.0015954424313694888, "asu define": 0.0015174532798730676, "mirror filters": 0.002769244925414021, "op op": 0.0011739226604214796, "no better then": 0.0015954424313694888, "specific data": 0.0009853635829546053, "resource conflicts into": 0.0015954424313694888, "controller handles": 0.0015174532798730676, "diagram": 0.002857978765664169, "bits the initiation": 0.0015954424313694888, "path in a": 0.0009628488701582558, "the pipeline conflicts": 0.0031908848627389776, "stage the figures": 0.0015954424313694888, "start can be": 0.0015954424313694888, "signal the done": 0.0015954424313694888, "higher complexity": 0.0012089130069245192, "existing data": 0.0010110789612550579, "a iii c": 0.0015954424313694888, "effective": 0.00019505171520651477, "between two succesive": 0.0015954424313694888, "descriptions that": 0.0010407435364018847, "assignment expresses": 0.0015174532798730676, "is fixed 1": 0.0014626093252386098, "introduce excessive multiplexing": 0.0015954424313694888, "instruction and the": 0.0012519619293129614, "asu define the": 0.0015954424313694888, "accelerator controller b": 0.0015954424313694888, "perform the": 0.000888658954574072, "use the": 8.11366455877881e-05, "operations": -0.00015100481652161933, "using multipliers": 0.0015174532798730676, "cathedral iii": 0.0030349065597461353, "feedback": 0.0003421478681102084, "of three sfg": 0.0015954424313694888, "z are produced": 0.0015954424313694888, "connect buses can": 0.0015954424313694888, "are non": 0.0005457656480217973, "path in": 0.0005032502804908774, "sharing of": 0.0015882334777754395, "path is": 0.0011192445715876435, "operators will": 0.0011739226604214796, "output whenever this": 0.0015954424313694888, "processor interface ready": 0.0015954424313694888, "a software package": 0.0010635996404017374, "in terms of": 0.0008010688725689556, "are supported": 0.0007608713291248361, "ensemble of": 0.0009977947046239076, "on the application": 0.0008217395571933731, "datapath evaluation of": 0.0015954424313694888, "is ready to": 0.000918360933517762, "fir": 0.0016569658095799667, "arbitrary dii": 0.0015174532798730676, "datapath synthesis system": 0.0015954424313694888, "pipeline stages and": 0.0013848877160523567, "cost are": 0.0011739226604214796, "is small and": 0.0008598920248529003, "sharing gain": 0.0013846224627070106, "compressor accelerator": 0.0015174532798730676, "for example a": 0.00052744247071665, "fix": 0.0012130022227837464, "cluster to a": 0.001286935765330209, "synthesis system allows": 0.0015954424313694888, "2 multiplexer sharing": 0.0015954424313694888, "operations ii": 0.0015174532798730676, "better": -0.00012590712373823458, "processor interface signals": 0.0015954424313694888, "fig": 0.0019623018468124045, "such as algorithmic": 0.0014626093252386098, "graph is": 0.0009314559617464713, "difficult to": 0.00030380021337046855, "maximal": 0.0007581531151444665, "fig 3 design": 0.0015954424313694888, "blocks 1": 0.0011739226604214796, "the sfg specification": 0.0015954424313694888, "collision vector and": 0.0031908848627389776, "to do": 0.0005853954983165426, "z this": 0.0008341075743359376, "on the": 1.3324138474938662e-05, "port following": 0.0015174532798730676, "schaumont": 0.0013843573109523749, "which a": 0.0003439128514929559, "24 quantized to": 0.0015954424313694888, "moment the initial": 0.0015954424313694888, "to a bitparallel": 0.0015954424313694888, "for stand alone": 0.0014626093252386098, "the application one": 0.0013848877160523567, "the sharing gain": 0.0015954424313694888, "asu clusters the": 0.0015954424313694888, "cost solution for": 0.0015954424313694888, "of start through": 0.0015954424313694888, "represents": -3.115217268604652e-05, "rely on": 0.0004704484560353017, "language 26 is": 0.0014626093252386098, "processor interface behavior": 0.0015954424313694888, "returns us to": 0.0013848877160523567, "a fixed": 0.00031228777011985424, "pipeline conflicts": 0.004153867388121031, "as a consequence": 0.0005699956427034158, "the maximum": 0.00021714300104948858, "of in z": 0.0031908848627389776, "ii the": 0.0005352896118039494, "table different": 0.0015174532798730676, "implement the sfg": 0.0015954424313694888, "that should": 0.000575982508085851, "zohair sahraoui from": 0.0015954424313694888, "library of": 0.0007608713291248361, "active silicon": 0.0015174532798730676, "resynchronizes with the": 0.0015954424313694888, "asu definition clusters": 0.0015954424313694888, "structure of the": 0.0009127157638287405, "streams has": 0.0013068925727553508, "on very": 0.0019748995181431035, "as seen from": 0.0010112726545426548, "and resynchronizes": 0.0015174532798730676, "using latches to": 0.0015954424313694888, "introduction interval dii": 0.0015954424313694888, "used": -0.015074625586604749, "strobe signals": 0.0015174532798730676, "cathedral": 0.0035210935714633544, "that at": 0.00038908874209796495, "assigned to asu": 0.0031908848627389776, "instructions ffl the": 0.0014626093252386098, "connect storage": 0.0015174532798730676, "property holds on": 0.0013848877160523567, "ffl the data": 0.0014626093252386098, "directed scheduling in": 0.0015954424313694888, "the initiation latencies": 0.0031908848627389776, "dsp": 0.008273088074014126, "and slave": 0.0024178260138490383, "combinatorial": 0.0003657523103797525, "however this": 0.0007075065637982554, "i clock cycles": 0.0015954424313694888, "paper the": 0.00042788611858328066, "previously pisyn": 0.0015174532798730676, "13 1997 anaheim": 0.0011035166038871735, "constraints an": 0.0010758036961629135, "an expansion step": 0.0014626093252386098, "that was derived": 0.0013848877160523567, "consequence there": 0.0011739226604214796, "input description": 0.0013068925727553508, "from one": 0.0007366100865085672, "wether a new": 0.0015954424313694888, "belgium control": 0.0015174532798730676, "a pipeline conflict": 0.004786327294108467, "the cluster schedule": 0.006381769725477955, "conflicts ffl interleaving": 0.0015954424313694888, "hardware conflict": 0.0013846224627070106, "formal approach": 0.0009423445557992961, "c fig": 0.0009153655416800478, "definition clusters per": 0.0015954424313694888, "clusters asu structure": 0.0015954424313694888, "controller vector is": 0.0015954424313694888, "generates control signals": 0.0014626093252386098, "6 la latch": 0.0015954424313694888, "to find the": 0.0005093165773603088, "conflict occuring": 0.0015174532798730676, "allows parallel pipelined": 0.0015954424313694888, "of the data": 0.0010066933771811766, "dag this implies": 0.0015954424313694888, "been assigned to": 0.0010112726545426548, "schedule as": 0.0009239495407948818, "75 technology": 0.0015174532798730676, "in the sfg": 0.0015954424313694888, "schedule at": 0.0010960534732021366, "tuples as": 0.0010758036961629135, "to find": 0.0002266841070896679, "silicon": 0.0012409749565128118, "authors wish to": 0.0008918437699736424, "motion estimation": 0.0009071439280587043, "a cmos": 0.0011443279747342069, "uses": -0.00016027713328213791, "delay buffers": 0.0015174532798730676, "dsp small clusters": 0.0015954424313694888, "ii overview": 0.0013846224627070106, "is integrated": 0.000884374319081352, "clock cycles": 0.005145799635575398, "is in the": 0.00044299919311268683, "assignment expresses the": 0.0015954424313694888, "closed form expression": 0.0011539171634024968, "were obtained by": 0.0008968666243114828, "system control thread": 0.0031908848627389776, "software is": 0.00082332342080627, "used this": 0.000616813660367762, "set of": 0.00015598464297356026, "and irregular structure": 0.0015954424313694888, "remarks during the": 0.0015954424313694888, "synthesize": 0.0006363913903087789, "cores general purpose": 0.0015954424313694888, "controller this is": 0.0013848877160523567, "of 0": 0.000444329477287036, "derived out of": 0.004786327294108467, "datapath of highly": 0.0015954424313694888, "operators introduced": 0.0013068925727553508, "even streams": 0.0015174532798730676, "annotated": 0.000521565438078001, "maximum combinatorial delay": 0.0015954424313694888, "such highly": 0.0013068925727553508, "lifetimes of these": 0.0015954424313694888, "the overall structure": 0.0010760097888250137, "or data": 0.0007726950082651591, "functional requirements": 0.0010574788767222516, "applied here to": 0.0015954424313694888, "needed": -0.0008085130385078582, "listed": 0.00032571801351534484, "below the processing": 0.0015954424313694888, "such as": 0.00036071862329664726, "positions 1": 0.0011443279747342069, "phase clocking": 0.0015174532798730676, "is ready": 0.0007291060122141964, "work the": 0.0004956527469768731, "obtained from": 0.0003107716024669217, "2 nand": 0.0013846224627070106, "two approaches can": 0.001286935765330209, "fast and low": 0.0015954424313694888, "of dsp": 0.002114957753444503, "ms flipflop interconnect": 0.0015954424313694888, "of a": 0.0, "the interconnect consider": 0.0015954424313694888, "filterbank in the": 0.0015954424313694888, "func tion": 0.0008455180657688389, "the initial": 0.0026674920071544745, "of h": 0.00047821128278778075, "this controller architecture": 0.0015954424313694888, "implementation has half": 0.0015954424313694888, "an essential": 0.0007104247490794644, "pipeline out of": 0.0015954424313694888, "an arbitrary": 0.00031740090822103025, "stage the": 0.0006906188790398583, "condition evaluation circuitry": 0.0015954424313694888, "the left": 0.0002912798841885547, "synthesis aside from": 0.0015954424313694888, "filter tap": 0.0015174532798730676, "scheduling and hardware": 0.0014626093252386098, "24 quantized": 0.0015174532798730676, "concentrated on": 0.0007647348991468302, "structures": 7.822392684457688e-05, "in the micro": 0.0015954424313694888, "the former": 0.0003959530752843479, "method will": 0.0007647348991468302, "timing view obtained": 0.0015954424313694888, "an a": 0.0006629499372543201, "basic theory on": 0.0014626093252386098, "tool was": 0.0011186825622243627, "char acteristics the": 0.0015954424313694888, "behavioral language 26": 0.0015954424313694888, "for this filter": 0.0014626093252386098, "tion": 8.519266355112043e-05, "conflict controller processor": 0.0015954424313694888, "vector taking": 0.0015174532798730676, "lead to the": 0.0007046996140974161, "possible the": 0.001197647197803184, "figure 12 is": 0.0012223848018115746, "that large clusters": 0.0015954424313694888, "compfbb": 0.0013843573109523749, "data path and": 0.0012519619293129614, "add shift operations": 0.0031908848627389776, "is numbered": 0.0011443279747342069, "to accept a": 0.0011539171634024968, "compression scheduling and": 0.0015954424313694888, "cycle within": 0.0012089130069245192, "latch solution is": 0.0015954424313694888, "increment": 0.0009147630729990188, "forbidden latencies in": 0.0015954424313694888, "seen": -2.5570929265515632e-05, "or else signal": 0.0015954424313694888, "that performance": 0.0008773385769997082, "architecture driven": 0.0012089130069245192, "problem in": 0.0002838290292579221, "binding is fixed": 0.0015954424313694888, "basic data structure": 0.0013848877160523567, "model is shown": 0.0021520195776500274, "this filter decomposes": 0.0015954424313694888, "output models": 0.0013846224627070106, "multiplexing cost which": 0.0015954424313694888, "distinguished an": 0.0015174532798730676, "positions within": 0.0010960534732021366, "system architecture": 0.0015619756536700707, "or else": 0.0007357411430710065, "c fig 4": 0.0013848877160523567, "dsp asics": 0.0015174532798730676, "cost given": 0.001251722135800356, "which is common": 0.0011967577181148839, "functions ffl": 0.0011443279747342069, "davidson": 0.0007985411674507317, "overall system": 0.00082332342080627, "bank accelerator component": 0.0015954424313694888, "two conditions ffl": 0.0015954424313694888, "of clock": 0.0017029642276052963, "edge triggered": 0.0013068925727553508, "transactions": -9.991426299426975e-06, "to gain interconnect": 0.0015954424313694888, "of bit": 0.000884374319081352, "will further": 0.0009977947046239076, "a start signal": 0.0014626093252386098, "regular": 0.0001770242929830343, "compile test": 0.0013846224627070106, "pipeline register will": 0.0015954424313694888, "reservation table shift": 0.0015954424313694888, "functions can execute": 0.0015954424313694888, "to implement hardware": 0.0014626093252386098, "karri": 0.0010755976824332767, "morestate transition diagram": 0.0015954424313694888, "one output port": 0.0014626093252386098, "called dolphin that": 0.0015954424313694888, "latency of": 0.0013758832728898729, "register controller as": 0.0015954424313694888, "professor": 0.0006675806738772242, "purpose of": 0.00038976670515382405, "m": -0.00031324305261422325, "integrated environment": 0.001251722135800356, "individual asu s": 0.0015954424313694888, "the asu data": 0.0015954424313694888, "this vector": 0.0008455180657688389, "expanded conflict model": 0.0015954424313694888, "switchable reservation": 0.0015174532798730676, "the performance capabilities": 0.0015954424313694888, "at a minimum": 0.0011356121174497548, "conflicts the instances": 0.0015954424313694888, "cmos 0": 0.002769244925414021, "dii 2": 0.0015174532798730676, "extra cost introduced": 0.0015954424313694888, "to realise": 0.0012089130069245192, "accelerators called dolphin": 0.0015954424313694888, "task ffl complex": 0.0015954424313694888, "within the": 0.0007372523032320072, "latch between each": 0.0015954424313694888, "by means": 0.001932807909212332, "concerns an accelerator": 0.0015954424313694888, "increment tain a": 0.0015954424313694888, "get the same": 0.0010409429125582835, "hardware cost of": 0.0011967577181148839, "bus accelerator controller": 0.0015954424313694888, "capable of mapping": 0.0014626093252386098, "is required": 0.00032631258402194614, "shifter compfbb comparison": 0.0015954424313694888, "discussion of": 0.00041626125095785754, "design of": 0.0017252591880611181, "generation this": 0.0010960534732021366, "clustering is performed": 0.0014626093252386098, "conflicts into": 0.0015174532798730676, "us to the": 0.0008869468962793991, "a bit vector": 0.0011741475498200278, "a formal approach": 0.0010305387264698041, "the splitting": 0.0007896429524536153, "case study": 0.0005669029427940868, "accelerator requires": 0.0015174532798730676, "controller and datapath": 0.0013848877160523567, "specify": 0.00016225543094354724, "from 1 bit": 0.0013848877160523567, "the list": 0.0004685485182264356, "integrate": 0.0004254339391919529, "efficient integration of": 0.001286935765330209, "accelerator processor schedule": 0.0015954424313694888, "storage register can": 0.0015954424313694888, "2 architecture of": 0.0013848877160523567, "cycle from": 0.0020814870728037694, "micro instructions are": 0.0015954424313694888, "of pipeline": 0.003755166407401068, "small and fast": 0.0013848877160523567, "be con structed": 0.0015954424313694888, "interleaved in the": 0.0015954424313694888, "algorithms however": 0.0009239495407948818, "done pipeline": 0.0015174532798730676, "this process and": 0.0013297298956069683, "vector the initial": 0.0015954424313694888, "a more optimal": 0.0013848877160523567, "of active area": 0.0015954424313694888, "for both interconnect": 0.0015954424313694888, "fadd1 full": 0.0015174532798730676, "data throughput a": 0.0015954424313694888, "the ready output": 0.0015954424313694888, "data path architecture": 0.0015954424313694888, "clock cycles to": 0.0012519619293129614, "carry adder is": 0.0014626093252386098, "wish to thank": 0.000805121317077442, "comply": 0.000817988514646692, "14": -0.0015614869949371682, "guidelines that will": 0.0015954424313694888, "strategy avoids that": 0.0015954424313694888, "be distinguished an": 0.0015954424313694888, "clusters the": 0.0008773385769997082, "pipelining in": 0.0010253429091426427, "is shifted right": 0.0015954424313694888, "at least": 0.0002298341076406578, "diagram can": 0.0022373651244487255, "properties of": 0.0007094537438301922, "accelerator data path": 0.007977212156847444, "the state": 0.001006562421728226, "will therefore": 0.0007941167388877198, "start through simple": 0.0015954424313694888, "two different": 0.0003771888581938362, "architecture": 0.002567623986695026, "is able": 0.00047821128278778075, "pipeline stages": 0.001995589409247815, "27mhz was": 0.0015174532798730676, "are performed": 0.0005391587810915385, "operators is": 0.0009626644516809223, "fig 7 construction": 0.0014626093252386098, "cell cmos": 0.0013846224627070106, "model is": 0.0010594926008335938, "and dynamic schedules": 0.0015954424313694888, "all clusters": 0.001251722135800356, "synchronization sehwa a": 0.0015954424313694888, "alone and": 0.001995589409247815, "we next": 0.0005713941125193997, "of 14 7": 0.0014626093252386098, "to input output": 0.001286935765330209, "or morestate": 0.0015174532798730676, "run time": 0.0018120236027626326, "the interconnect opera": 0.0015954424313694888, "bank the signal": 0.0015954424313694888, "a pipeline": 0.004576827708400239, "on qmf banks": 0.0015954424313694888, "sdf semantics": 0.0015174532798730676, "best": -5.987504642660336e-05, "small clusters": 0.0011443279747342069, "will only be": 0.0008968666243114828, "these cannot": 0.0012089130069245192, "controller must perform": 0.0015954424313694888, "processors we will": 0.002503923858625923, "registers all": 0.0015174532798730676, "a matrix": 0.000458372253619646, "initiation returns": 0.0015174532798730676, "interuniversitary micro": 0.0015174532798730676, "09": 0.0002870111728354234, "diagram is discussed": 0.0015954424313694888, "ii cell area": 0.0015954424313694888, "fig 3": 0.000444329477287036, "fig 2": 0.00042788611858328066, "fig 1": 0.0004294798280404897, "introduced ffl": 0.0015174532798730676, "fig 7": 0.0005404640561708907, "fig 6": 0.0005134183222604887, "and thus no": 0.0011539171634024968, "or ed": 0.0013068925727553508, "fig 9": 0.000620606322822247, "january 2007": 0.0006449522754235729, "throughput requirement": 0.0015174532798730676, "latencies in": 0.0009977947046239076, "z io 0": 0.0015954424313694888, "select and": 0.0009153655416800478, "tied to": 0.0008639838166092414, "two approaches": 0.0006304036431417543, "paths ffl": 0.0010960534732021366, "shifter conflict controller": 0.0015954424313694888, "nature": 0.00013461237909012782, "sehwa": 0.0023473957143089028, "controller architecture corresponding": 0.0015954424313694888, "on top": 0.0005806726820604708, "vector and represents": 0.0015954424313694888, "complex algorithms as": 0.0015954424313694888, "a system level": 0.0011967577181148839, "the synthesis": 0.0031410723942522246, "from imec for": 0.0015954424313694888, "dolphin in the": 0.0015954424313694888, "modeling": 0.0004038371372703835, "dedicated accelerator": 0.0015174532798730676, "to the definition": 0.0007897942250498708, "multiplexing cost exceeds": 0.0015954424313694888, "accelerator components micro": 0.0015954424313694888, "sahraoui": 0.0011736978571544514, "simple ones a": 0.0015954424313694888, "right one": 0.0009977947046239076, "of the empty": 0.0013297298956069683, "stand alone": 0.0027460966250401433, "these operators": 0.0008773385769997082, "decimated signals": 0.0015174532798730676, "language tr cathedral": 0.0015954424313694888, "arbitrarily chosen these": 0.0015954424313694888, "is converted": 0.0008181451874133357, "asu 8": 0.0015174532798730676, "diagram models": 0.0013846224627070106, "example a target": 0.0015954424313694888, "exposed in 23": 0.0015954424313694888, "clustering is a": 0.0015954424313694888, "asu 0": 0.0030349065597461353, "is equal to": 0.0004551651874919295, "asu 2": 0.0015174532798730676, "edge sensitive flip": 0.0015954424313694888, "asu 6": 0.0015174532798730676, "universiteit leuven belgium": 0.0015954424313694888, "averaging the properties": 0.0015954424313694888, "is accepted": 0.0007391431293702159, "ing dsp": 0.0015174532798730676, "area critical": 0.0013846224627070106, "assignment process that": 0.0015954424313694888, "schedules are available": 0.0031908848627389776, "eurasip journal": 0.0008341075743359376, "scheduling a abstract": 0.0015954424313694888, "multiplexer area needed": 0.0015954424313694888, "on silicon": 0.0013068925727553508, "of the micro": 0.0015954424313694888, "an a d": 0.0015954424313694888, "latch between": 0.0015174532798730676, "252": 0.0006931992689825708, "the controller and": 0.0011967577181148839, "257": 0.0006166955420873392, "case described in": 0.001286935765330209, "processor schedule": 0.0015174532798730676, "structure and": 0.0004956527469768731, "interconnection bus": 0.0015174532798730676, "implementation is defined": 0.0015954424313694888, "expansion step which": 0.0015954424313694888, "and zohair": 0.0015174532798730676, "three": -0.001477938622750855, "modem parts acknowledgements": 0.0015954424313694888, "overall system architecture": 0.0015954424313694888, "extraction": 0.0004207630366404097, "much": -0.00022164932759307604, "basic": -0.00021411201606410857, "solution is no": 0.0014626093252386098, "1 using": 0.0005729125564102912, "handles micro instruction": 0.0015954424313694888, "synthesis tools try": 0.0015954424313694888, "two clock": 0.0010960534732021366, "output port": 0.003033236883765174, "proces sors": 0.0008916729514005771, "this the": 0.0005404640561708907, "knows the": 0.0007647348991468302, "tune the instantiated": 0.0015954424313694888, "is high": 0.000640689469156991, "strategy allows": 0.0011739226604214796, "the same controller": 0.0015954424313694888, "interconnect and dii": 0.0015954424313694888, "execute high": 0.0013846224627070106, "sfg operations inside": 0.0015954424313694888, "3001 leuven": 0.0015174532798730676, "all the": 9.25290577782925e-05, "bus or in": 0.0015954424313694888, "the multiplexer": 0.0010758036961629135, "gate the two": 0.0015954424313694888, "solution one": 0.0010110789612550579, "is in": 0.0001406229867464203, "that cross": 0.0009853635829546053, "comparison addsubfbb": 0.0015174532798730676, "8 sketches the": 0.0015954424313694888, "because of": 0.00022245539553947122, "can interactively": 0.0013846224627070106, "z samples these": 0.0015954424313694888, "buses with": 0.0011739226604214796, "braries the": 0.0015174532798730676, "a reservation table": 0.0029252186504772197, "architecture in": 0.0007570813858361881, "second clock cycle": 0.0015954424313694888, "and data path": 0.001286935765330209, "by this": 0.000400874079105882, "of latch registers": 0.0015954424313694888, "rate signal": 0.0015174532798730676, "the doack": 0.0015174532798730676, "used for image": 0.0011741475498200278, "i except": 0.0011186825622243627, "output production": 0.0015174532798730676, "ip": 0.0014110750989814115, "is": 0, "his approach is": 0.0015954424313694888, "b a b": 0.0008641493307503543, "it": 0, "iv": 0.0007144946914160422, "ii": 0.0002486085557222244, "micro electronics center": 0.0031908848627389776, "control ports of": 0.0015954424313694888, "to split": 0.0007608713291248361, "conflict occuring e": 0.0015954424313694888, "description of the": 0.0004699033824501818, "io": 0.007424618434369409, "in": 0, "to synthesize": 0.0008514821138026482, "automatically compiled": 0.0015174532798730676, "scheduling as used": 0.0015954424313694888, "imec and": 0.0015174532798730676, "synthesis tools are": 0.0013848877160523567, "if": -0.003754447302382416, "hardware units emphasis": 0.0015954424313694888, "listed in": 0.0005713941125193997, "sequences micro instructions": 0.0015954424313694888, "the reservation table": 0.009572654588216933, "approach is": 0.0005097157977559258, "pipeline register fig": 0.0015954424313694888, "and related such": 0.0015954424313694888, "fails and the": 0.0012519619293129614, "and hardware": 0.0007726950082651591, "edges carrying the": 0.0015954424313694888, "valid pipeline state": 0.0015954424313694888, "split": 0.000251054055554221, "selection increment tain": 0.0015954424313694888, "put output strobe": 0.0015954424313694888, "latch the proposed": 0.0015954424313694888, "is the processing": 0.002573871530660418, "are described in": 0.0006599645373873964, "sfg the accelerator": 0.0015954424313694888, "is put": 0.0008130996155245355, "ii the hardware": 0.0015954424313694888, "on such highly": 0.0015954424313694888, "assignment asu": 0.0015174532798730676, "be shared among": 0.0011035166038871735, "flip flop dff": 0.0015954424313694888, "asu bitparallel": 0.0015174532798730676, "is defined as": 0.0008276639457181205, "example the reservation": 0.0015954424313694888, "kim": 0.0004334286441671322, "with this by": 0.0014626093252386098, "micro instruction sequence": 0.0015954424313694888, "datapath as": 0.001251722135800356, "tune": 0.0006093133958613274, "path cost determined": 0.0015954424313694888, "processor was developed": 0.0015954424313694888, "processor to": 0.000624469723422509, "2 nand gates": 0.0014626093252386098, "is implemented": 0.0004821949564839884, "and apply": 0.0006493055125577533, "programs": 8.986923881068718e-05, "tools instruction bus": 0.0015954424313694888, "maximum performance pipelines": 0.0015954424313694888, "into account in": 0.0009490662369562077, "the accelerator component": 0.0015954424313694888, "hardware sharing in": 0.0015954424313694888, "controller accelerator": 0.0015174532798730676, "functions in this": 0.0009020221800379237, "channel qmf": 0.0030349065597461353, "flops": 0.0007225453182157429, "the constructive": 0.0010574788767222516, "z is decimated": 0.0015954424313694888, "left": -0.00020187546160736612, "4 6": 0.00040734972541383034, "controller the accelerator": 0.0031908848627389776, "asu bitparallel data": 0.0015954424313694888, "the dynamic": 0.00047526897323693385, "just": -0.00011793479629611237, "an accelerator requires": 0.0015954424313694888, "shared and": 0.0008992551024684698, "n 1": 0.00012623999979558372, "the dual latch": 0.0015954424313694888, "assigned": 0.0012106639064689091, "identify": 0.00011186929019861326, "booth multiplier delay": 0.0015954424313694888, "of the operator": 0.0008361240255368032, "multiplier is": 0.0010253429091426427, "this design example": 0.0015954424313694888, "bit position": 0.0019253289033618446, "previous": -0.00024043664747537902, "controller architecture are": 0.0015954424313694888, "of a controller": 0.0013848877160523567, "of add shift": 0.0015954424313694888, "these figures were": 0.0015954424313694888, "that signals": 0.0011739226604214796, "instantiated in": 0.0010110789612550579, "currently a list": 0.0015954424313694888, "latencies in the": 0.001286935765330209, "table fig 12": 0.0015954424313694888, "ideal": 0.00033435722854076045, "op io": 0.0015174532798730676, "sections we will": 0.0010206659327183106, "as algorithmic": 0.001251722135800356, "level design space": 0.0015954424313694888, "tuples": 0.00045028250807420097, "clusters automatically": 0.0015174532798730676, "easy": -5.987504642660336e-05, "become a pipeline": 0.0015954424313694888, "accelerator processor for": 0.0015954424313694888, "0 and 6": 0.0013848877160523567, "has": 0, "to an abstract": 0.0011035166038871735, "by the set": 0.0007522819191421258, "interconnect extraction reservation": 0.0015954424313694888, "zero in": 0.0006701301886366922, "dsp specification": 0.0015174532798730676, "stream out of": 0.0015954424313694888, "making and": 0.0011739226604214796, "for the 16": 0.0013297298956069683, "an implementation": 0.0004821949564839884, "possible": -0.0027660886491493214, "it consists": 0.0006775731157157693, "an fft": 0.001251722135800356, "luc rijnders and": 0.0015954424313694888, "ii cell": 0.0015174532798730676, "the pipeline therefore": 0.0015954424313694888, "issues in": 0.0005265214664853181, "is avoided": 0.0007941167388877198, "3 data": 0.0009626644516809223, "clustered": 0.002086261752312004, "are discerned ffl": 0.0015954424313694888, "instructions to": 0.0007852680985630561, "la latch": 0.0015174532798730676, "instruction bus accelerator": 0.0015954424313694888, "construction of": 0.0003444817384051779, "reduces the critical": 0.0014626093252386098, "revised even": 0.0015174532798730676, "in a bit": 0.0011741475498200278, "area optimization of": 0.0014626093252386098, "z into": 0.0011739226604214796, "conflict all": 0.0015174532798730676, "manual": 0.0003944893634283291, "the schedule obtained": 0.0013297298956069683, "were used for": 0.0008516452329815376, "bitparallel operator to": 0.0015954424313694888, "as well as": 0.0005387114328923724, "of veerle": 0.0015174532798730676, "steps": -0.0001851782899486202, "consecutive clock": 0.0013846224627070106, "introduced by this": 0.0013297298956069683, "a iii": 0.0011443279747342069, "mirror symmetrical": 0.0015174532798730676, "macro blocks": 0.0013846224627070106, "the output signals": 0.0031908848627389776, "this leads to": 0.0006156826212729227, "on a": 4.855835158790692e-05, "algorithms on": 0.0006058343316915925, "area cost of": 0.0031908848627389776, "be obtained provided": 0.0013848877160523567, "right": -0.0004114126447996544, "conflicts the": 0.002192106946404273, "24 and": 0.0006365132810175145, "architectures for video": 0.0015954424313694888, "i clock": 0.0013846224627070106, "target technology these": 0.0015954424313694888, "is due to": 0.0004750353842541856, "executed by": 0.0006560139049002748, "the hardware": 0.003002771706501771, "this is a": 0.0007865196667964997, "flow for": 0.0009329296555333567, "retiming of asu": 0.0015954424313694888, "o fig 1": 0.0015954424313694888, "modeled by": 0.000598823598901592, "a double phase": 0.0013848877160523567, "constant filter tap": 0.0015954424313694888, "is visible as": 0.0014626093252386098, "e finally the": 0.0015954424313694888, "modeled by means": 0.0015954424313694888, "for": 0, "shift reg instruction": 0.0015954424313694888, "as the number": 0.0005332717347685714, "cost of 14": 0.0015954424313694888, "silicon application specific": 0.0015954424313694888, "ing the initial": 0.0015954424313694888, "cost of 11": 0.0014626093252386098, "consists of": 0.0003225923072400999, "is illustrated by": 0.0017937332486229656, "bolsens are with": 0.0015954424313694888, "silage language": 0.0015174532798730676, "figure 6 three": 0.0014626093252386098, "view it": 0.0008341075743359376, "from behavioral specifications": 0.0013297298956069683, "ready reservation": 0.0015174532798730676, "execute the": 0.000598823598901592, "table shift reg": 0.0015954424313694888, "the asu micro": 0.0015954424313694888, "of the clusters": 0.002207033207774347, "data rates an": 0.0015954424313694888, "chain of": 0.0006879416364449364, "high throughputsignal processing": 0.0015954424313694888, "the system control": 0.007313046626193048, "tools retiming software": 0.0015954424313694888, "flexibility is needed": 0.0015954424313694888, "clustered graph is": 0.0015954424313694888, "selectable": 0.0009624801038349473, "example interface behavior": 0.0015954424313694888, "in an": 0.00026365058445212546, "wish to distinguish": 0.0013848877160523567, "within the same": 0.0008183019202078594, "the qmf multirate": 0.0015954424313694888, "higher as for": 0.0015954424313694888, "rate assumption": 0.0013068925727553508, "the edge sensitive": 0.0015954424313694888, "o": -0.001342431482383359, "vector is shifted": 0.0015954424313694888, "and the adequate": 0.0015954424313694888, "clustering clustered sfg": 0.0015954424313694888, "decide upon": 0.0013846224627070106, "ffl the interconnection": 0.0015954424313694888, "videophone terminal": 0.0015174532798730676, "io 1 m0": 0.0031908848627389776, "switchable reservation tables": 0.0015954424313694888, "processing power ii": 0.0015954424313694888, "bit fadd1": 0.0015174532798730676, "the borders of": 0.0011967577181148839, "automatically": 0.00032187132682852637, "be shared": 0.002342963480505106, "paths in": 0.0005806726820604708, "the positions within": 0.0015954424313694888, "one pipeline register": 0.0015954424313694888, "signals o": 0.004552359839619203, "16 tap": 0.0015174532798730676, "at which a": 0.0009127611035243516, "8 the design": 0.0013848877160523567, "decide upon the": 0.0015954424313694888, "down": 9.871045640032419e-05, "sharing from": 0.0013846224627070106, "detection of 0": 0.0015954424313694888, "of figure 11": 0.002207033207774347, "are available within": 0.0027697754321047135, "small and efficient": 0.0015954424313694888, "on existing": 0.0009853635829546053, "instruction sequence": 0.0010758036961629135, "that leads": 0.0007896429524536153, "are introduced ffl": 0.0015954424313694888, "often": -0.00011428879196122428, "micro instructions the": 0.0015954424313694888, "illustrated by": 0.0012450580185903765, "buses can be": 0.0015954424313694888, "sensitive flip flop": 0.0015954424313694888, "driven high": 0.0015174532798730676, "support": -1.5543960212592235e-05, "initial": -0.0011454626136343106, "rate can": 0.0009853635829546053, "use a": 0.00021751994341790535, "to separate pipeline": 0.0015954424313694888, "ffl mapping": 0.0015174532798730676, "table instance when": 0.0015954424313694888, "the application area": 0.0014626093252386098, "one of": 7.275716446498175e-05, "reservation tables minimizing": 0.0015954424313694888, "be interleaved with": 0.0012519619293129614, "and derive the": 0.0011188968692286204, "maximum combinatorial": 0.0015174532798730676, "all the operations": 0.0010635996404017374, "mumthroughput 19 to": 0.0015954424313694888, "that aid the": 0.0014626093252386098, "in z into": 0.0015954424313694888, "form": -0.0003387814999000948, "the rightmost": 0.0007104247490794644, "videotelephony and compression": 0.0015954424313694888, "image encoding": 0.0026137851455107016, "motion estimator reconstructor": 0.0015954424313694888, "figures in": 0.0009329296555333567, "the best position": 0.0013848877160523567, "failure": 0.00028423492330143516, "that clustering is": 0.0014626093252386098, "the synchronization": 0.0007195480936119896, "at work": 0.0009977947046239076, "filters and": 0.0009423445557992961, "2 the": 6.216404319007163e-05, "evaluation of the": 0.000619453022573436, "signed digit": 0.0011739226604214796, "of a nonmanifest": 0.0015954424313694888, "is allocated to": 0.0010112726545426548, "processor is": 0.0006022995396055172, "inside": 0.0006378247759459377, "mirror filter bank": 0.0015954424313694888, "defined by subsets": 0.0015954424313694888, "steps taken in": 0.0013848877160523567, "controller that will": 0.0015954424313694888, "to share ffl": 0.0015954424313694888, "derive the guidelines": 0.0015954424313694888, "stages": 0.0005611445275268565, "can execute both": 0.0015954424313694888, "this design": 0.0007986941153855048, "properties of the": 0.0009297690665525198, "synthesis based algorithm": 0.0015954424313694888, "the expansion of": 0.0009300681356798319, "to one": 0.001131641775150017, "commercial numerical coprocessor": 0.0015954424313694888, "strategy allows to": 0.0015954424313694888, "while 24": 0.0015174532798730676, "covers": 0.00039037174873429205, "of a pipelined": 0.0013297298956069683, "to ob i": 0.0015954424313694888, "signal flowgraph inputs": 0.0015954424313694888, "standard cell cmos": 0.0014626093252386098, "vector a": 0.0016572831751822611, "of all clusters": 0.0014626093252386098, "does not provide": 0.0007498549352809309, "structure reservation": 0.0015174532798730676, "is being": 0.00047821128278778075, "at runtime most": 0.0015954424313694888, "marking": 0.0005609512014833087, "the bitparallel": 0.0015174532798730676, "one reservation": 0.0015174532798730676, "are instantiated": 0.0010758036961629135, "one or": 0.0006844268022491891, "using application specific": 0.0014626093252386098, "requirement and": 0.0009423445557992961, "micro instruction and": 0.0015954424313694888, "252 257": 0.0013846224627070106, "clusters are preferable": 0.0015954424313694888, "rate assumption does": 0.0015954424313694888, "digital": 0.0008988512812980466, "out of": 0.0034970908025082443, "we wish": 0.000966403954606166, "not an": 0.0005021488594957207, "of the art": 0.0007186513290980942, "reason using latches": 0.0015954424313694888, "control component schedule": 0.0015954424313694888, "coprocessor components": 0.0015174532798730676, "scheme is used": 0.0010892732498114825, "models": -5.895304065323468e-05, "the set": 0.00035387215452497536, "parts can": 0.001251722135800356, "cost minimization": 0.001251722135800356, "more recent work": 0.0009937520700844357, "k fig": 0.0023478453208429593, "single cluster assigned": 0.0015954424313694888, "path cost exceeds": 0.0015954424313694888, "variable": -0.00012370020622347804, "design flow for": 0.0013848877160523567, "tor upon each": 0.0015954424313694888, "accelerator processor has": 0.0015954424313694888, "graph sfg": 0.0015174532798730676, "as table": 0.0008705472690073224, "pro cess": 0.0008286415875911306, "to left": 0.0008081799856686663, "assume": -0.00029075306637268213, "a short edit": 0.0015954424313694888, "consist out": 0.0015174532798730676, "format upon": 0.0015174532798730676, "operator binding is": 0.0015954424313694888, "operator micro instructions": 0.0015954424313694888, "delay ffl it": 0.0015954424313694888, "1 and": 7.246948445324136e-05, "next evaluate the": 0.0014626093252386098, "steer it it": 0.0015954424313694888, "time": -0.0057612284138568275, "next cycle at": 0.0015954424313694888, "the boundary of": 0.0006971407326440786, "frames iv": 0.0015174532798730676, "scheme is": 0.0004821949564839884, "automated synthesis systems": 0.0015954424313694888, "teruniversitary": 0.0013843573109523749, "center and professor": 0.0015954424313694888, "chain": 0.00031528417382871654, "derived in the": 0.0009628488701582558, "the problem at": 0.0010023142594309234, "called collision do": 0.0015954424313694888, "need a dual": 0.0015954424313694888, "4 sharing cost": 0.0015954424313694888, "the design issues": 0.0012223848018115746, "algorithm specification to": 0.0015954424313694888, "component is a": 0.0011188968692286204, "timing behavior on": 0.0015954424313694888, "the input and": 0.0007728430341288114, "two key functions": 0.0015954424313694888, "has concentrated on": 0.0011539171634024968, "9 in": 0.000598823598901592, "is a process": 0.0009776854958319864, "path synthesis": 0.00783077793557054, "efficient control for": 0.0015954424313694888, "inflected": 0.0013843573109523749, "are difficult": 0.0007164607141682677, "a conflict occurs": 0.0027697754321047135, "0": -0.007218431514556521, "finally": -0.0007021882145638855, "multiplexing cost given": 0.0015954424313694888, "architecture ctr": 0.0011739226604214796, "vec": 0.0007725470390946755, "the different": 0.0003870658361238363, "veerle": 0.0011184683372986207, "pipelined bit parallel": 0.0015954424313694888, "perfect reconstruction": 0.001251722135800356, "do commands": 0.0015174532798730676, "evaluate that cluster": 0.0015954424313694888, "dsp algorithms we": 0.0015954424313694888, "without creating": 0.0011186825622243627, "area ffl the": 0.0014626093252386098, "this the architecture": 0.0015954424313694888, "vlsi systems is": 0.0014626093252386098, "the output port": 0.0013297298956069683, "by one": 0.0007863690213901031, "presence of today": 0.0015954424313694888, "flipflop interconnect": 0.0015174532798730676, "demonstrated iv": 0.0015174532798730676, "iv by": 0.0012089130069245192, "controller by": 0.0012089130069245192, "parts are discerned": 0.0015954424313694888, "accelerator execution through": 0.0015954424313694888, "sophisticated techniques 12": 0.0015954424313694888, "no better": 0.0009239495407948818, "dii": 0.012910676428698965, "synthesis process": 0.002114957753444503, "reservation clustering": 0.0015174532798730676, "universiteit leuven": 0.0015174532798730676, "from algorithm specification": 0.0015954424313694888, "extraction reservation table": 0.0015954424313694888, "dsp applications combined": 0.0015954424313694888, "doack and done": 0.0015954424313694888, "nonmanifest dii allows": 0.0015954424313694888, "signal is": 0.0007809878268350354, "on the right": 0.0005630968202233217, "asu processor": 0.0015174532798730676, "problem in high": 0.0013297298956069683, "loads": 0.0004417037752323981, "carry adder": 0.0012089130069245192, "17 at": 0.0013068925727553508, "table24": 0.0013843573109523749, "flops we need": 0.0015954424313694888, "are performed ffl": 0.0014626093252386098, "rijnders and": 0.0015174532798730676, "useful for": 0.0004351438624986093, "in a table": 0.001051939269856453, "bus or": 0.0022373651244487255, "accelerator func": 0.0015174532798730676, "static scheduling": 0.0009522388655691142, "interface makes use": 0.0015954424313694888, "an initiation will": 0.0015954424313694888, "in this section": 0.0004651526652546658, "previously pisyn 2": 0.0015954424313694888, "a bit parallel": 0.0013297298956069683, "process that should": 0.0015954424313694888, "banks m": 0.0015174532798730676, "wired and": 0.0012089130069245192, "loops must": 0.0013068925727553508, "on such": 0.0006428098124935373, "general purpose": 0.0005553703146908808, "corresponding to stand": 0.0015954424313694888, "shown earlier": 0.0010253429091426427, "a b a": 0.0007648814000853641, "cycles representing": 0.0015174532798730676, "flip flop and": 0.0015954424313694888, "registers that require": 0.0015954424313694888, "current": -0.0004965172407776171, "katholieke universiteit leuven": 0.0015954424313694888, "table results in": 0.0015954424313694888, "also fed into": 0.0015954424313694888, "qmf banks": 0.0015174532798730676, "hardware sharing on": 0.0015954424313694888, "recent work": 0.000598823598901592, "filled": 0.0004861572739826854, "to satisfy the": 0.0006678364519131925, "performant": 0.0013843573109523749, "cell area in": 0.0015954424313694888, "data structure fixes": 0.0015954424313694888, "2 initial": 0.0010407435364018847, "abstract to": 0.0011739226604214796, "step which enumerates": 0.0015954424313694888, "bit reverse": 0.0013846224627070106, "the do and": 0.0015954424313694888, "tap multiplications into": 0.0015954424313694888, "retiming tools into": 0.0015954424313694888, "sharing on an": 0.0015954424313694888, "by a": 2.0004340809729437e-05, "2 shows": 0.0004216159434713958, "center imec": 0.0015174532798730676, "clock for our": 0.0015954424313694888, "alone": 0.0008610335185062701, "along": -3.3947605335828086e-05, "acyclic this is": 0.0015954424313694888, "0 5 standard": 0.0015954424313694888, "a complete design": 0.0014626093252386098, "system called dolphin": 0.0015954424313694888, "methodology is": 0.001626199231049071, "and operator netlist": 0.0015954424313694888, "operations additions shifts": 0.0015954424313694888, "components but with": 0.0015954424313694888, "shift": 0.003738888521644659, "is held": 0.0008514821138026482, "scale integration vlsi": 0.0028275752447288077, "combined hardware": 0.0012089130069245192, "guidelines that": 0.0011739226604214796, "banks m band": 0.0015954424313694888, "are listed in": 0.000805121317077442, "throughput": 0.0032529453937025156, "this process": 0.0003980500472459859, "8 sketches": 0.0015174532798730676, "and maximal": 0.0009329296555333567, "the sfg clustering": 0.0015954424313694888, "is a bit": 0.0009127611035243516, "useful": -0.0001040644489177363, "pipeline registers on": 0.0015954424313694888, "software script": 0.0015174532798730676, "library work of": 0.0015954424313694888, "catv modem parts": 0.0015954424313694888, "a nonmanifest": 0.0030349065597461353, "prefer": 0.0004801023678214023, "left starting from": 0.0015954424313694888, "logical": 0.0002637420291118772, "a set": 0.00011098547401451778, "flexibility": 0.0003432794207660663, "specific accelerator processors": 0.0015954424313694888, "cuts down": 0.0015174532798730676, "have virtually": 0.0015174532798730676, "accelerator controller ip": 0.0015954424313694888, "which is shifted": 0.0015954424313694888, "there are three": 0.000616931823904231, "asu micro instruction": 0.004786327294108467, "done doack": 0.0015174532798730676, "the proposed strategy": 0.0013297298956069683, "the other": 9.655261522741068e-05, "additions shifts or": 0.0015954424313694888, "opera tors the": 0.0014626093252386098, "dolphin that supports": 0.0015954424313694888, "behavioral description to": 0.0015954424313694888, "the latter is": 0.0014171761628226456, "a desired": 0.0015067245263597699, "synthesizing a quadrature": 0.0015954424313694888, "controller b cluster": 0.0015954424313694888, "requirements for an": 0.0012519619293129614, "z we wish": 0.0014626093252386098, "three sources of": 0.0012519619293129614, "called dolphin": 0.004552359839619203, "quadrature mirror": 0.0069231123135350525, "not provide looping": 0.0015954424313694888, "controller is due": 0.0015954424313694888, "next through": 0.0015174532798730676, "the following reason": 0.0011035166038871735, "dii therefore": 0.0015174532798730676, "sharing": 0.005077442027796243, "karl van rompaey": 0.0015954424313694888, "flops we": 0.0013846224627070106, "schedule the software": 0.0015954424313694888, "initiation latency of": 0.0015954424313694888, "extracts both o": 0.0015954424313694888, "instructions on": 0.0010574788767222516, "vanthournout and i": 0.0015954424313694888, "one sfg frame": 0.0015954424313694888, "this delay cannot": 0.0015954424313694888, "synthesized according": 0.0015174532798730676, "also generates control": 0.0015954424313694888, "ob i the": 0.0015954424313694888, "distinguished an accelerator": 0.0015954424313694888, "shifter ffl the": 0.0015954424313694888, "strategy avoids": 0.0013846224627070106, "2 multiplexer": 0.0015174532798730676, "bit the right": 0.0015954424313694888, "vector into": 0.0011739226604214796, "from the system": 0.0009558353059309957, "makes both": 0.001251722135800356, "removal retiming": 0.0015174532798730676, "removal retiming and": 0.0015954424313694888, "some corresponding sfg": 0.0015954424313694888, "believed": 0.0006093133958613274, "making": 9.258914497431011e-05, "arrive": 0.0003289259856519213, "preferable first": 0.0015174532798730676, "lc and": 0.0015174532798730676, "ule": 0.0009851748882815003, "the synthesis of": 0.0019116706118619915, "75 b": 0.0013846224627070106, "z two decimated": 0.0015954424313694888, "can be revised": 0.0013848877160523567, "introduction c": 0.0013068925727553508, "demonstrated iv by": 0.0015954424313694888, "the ensemble": 0.0009977947046239076, "one row": 0.0017152665451917995, "4 the": 0.00017637625504007286, "study proceedings": 0.0010407435364018847, "shifter when this": 0.0015954424313694888, "are determined": 0.0005378613483329357, "description is": 0.0015792859049072307, "be obtained": 0.000306270677114193, "to gain": 0.0006385907766710216, "the figures in": 0.0012519619293129614, "cluster scheduling": 0.004552359839619203, "run time sequencing": 0.0015954424313694888, "whenever there": 0.0008181451874133357, "ramesh": 0.0007645884543174263, "parts can be": 0.0013297298956069683, "operators is expressed": 0.0015954424313694888, "14 7 gates": 0.0015954424313694888, "is possible": 0.00043579453460020876, "logical high": 0.0015174532798730676, "ffl area can": 0.0015954424313694888, "available within": 0.002151607392325827, "interleaved with": 0.0009736820813793117, "can be constructed": 0.0006285270528328838, "after this initiation": 0.0015954424313694888, "5 75": 0.001251722135800356, "to construct": 0.0003327802342252424, "initiation returns us": 0.0015954424313694888, "are preferable": 0.0010758036961629135, "the operation we": 0.0012223848018115746, "asu structure": 0.0030349065597461353, "pins": 0.0008513190570975921, "optimal": -2.000051002826453e-05, "runtime schedule": 0.0015174532798730676, "center imec kapeldreef": 0.0015954424313694888, "multiplexer sharing 2": 0.0015954424313694888, "dii to be": 0.0015954424313694888, "doack and": 0.0015174532798730676, "retiming": 0.0055426356405477726, "a desired target": 0.0015954424313694888, "designer": 0.0008936259642003558, "and a double": 0.0015954424313694888, "is used to": 0.0013721323437129996, "this by an": 0.0013848877160523567, "acknowledgements the authors": 0.0008217395571933731, "third and fourth": 0.0009776854958319864, "these signals the": 0.0014626093252386098, "operation by": 0.0009423445557992961, "cluster corresponds": 0.0013068925727553508, "applications": -0.00042521651729729177, "netlist to": 0.0013846224627070106, "multirate": 0.0009851748882815003, "and thus": 0.0004841900169758697, "including pipelining and": 0.0015954424313694888, "shown 16 that": 0.0014626093252386098, "such": -0.01565855672218069, "processing of a": 0.0023078343268049936, "streams has been": 0.0015954424313694888, "data": -0.011820843361501958, "man": 0.000500956936523853, "that the": 2.220687802345342e-06, "algorithm level design": 0.0015954424313694888, "a single": 9.932246816091613e-05, "perform asu micro": 0.0015954424313694888, "sehwa a software": 0.0013848877160523567, "cannot equal a": 0.0015954424313694888, "is constructed this": 0.0013297298956069683, "a quadrature": 0.0011739226604214796, "so": -0.0006282863301010443, "dii at runtime": 0.0015954424313694888, "path and an": 0.0014626093252386098, "used to store": 0.0009020221800379237, "optimzed": 0.0013843573109523749, "m0 ffl": 0.0015174532798730676, "serge": 0.0008513190570975921, "signals by means": 0.0015954424313694888, "hardware clusters containing": 0.0015954424313694888, "belgium h": 0.0015174532798730676, "accelerator block": 0.0015174532798730676, "data out": 0.0011186825622243627, "flow programs": 0.0013068925727553508, "of these dsp": 0.0014626093252386098, "dsp small": 0.0015174532798730676, "simple ones": 0.0012089130069245192, "course": 7.475889711792146e-05, "earlier the": 0.0006775731157157693, "cuts": 0.0005443237078131495, "interleaving is not": 0.0015954424313694888, "in standard cells": 0.0015954424313694888, "consumption and": 0.0009329296555333567, "a valid": 0.0005498293845302062, "signal flow graph": 0.0014626093252386098, "derive": 0.00012776171852866425, "it as": 0.0004862503897218125, "thank": 8.170163350969195e-05, "data paths design": 0.0015954424313694888, "a forbidden": 0.001251722135800356, "as represented in": 0.001286935765330209, "reservation clustering clustered": 0.0015954424313694888, "allowing non": 0.0011739226604214796, "d the accelerator": 0.0015954424313694888, "time controller is": 0.0015954424313694888, "tors": 0.0006491811721685236, "listing": 0.0006581737766006091, "to execute one": 0.001286935765330209, "register can": 0.0011443279747342069, "presented to": 0.0013653821711569589, "these accelerators": 0.0015174532798730676, "multiplexer area": 0.0015174532798730676, "short edit": 0.0015174532798730676, "table instance can": 0.0015954424313694888, "table with": 0.0008397299535798347, "gates in": 0.0008916729514005771, "to maximize": 0.0005457656480217973, "after this": 0.0006560139049002748, "half the": 0.0006385907766710216, "3 design": 0.0010758036961629135, "the overall data": 0.0013848877160523567, "corresponding to": 0.0006279392226538202, "karl van": 0.0015174532798730676, "of the output": 0.0007547388266703595, "clusters of": 0.0007852680985630561, "data and control": 0.0009361968897314682, "to synthesize high": 0.0015954424313694888, "next we": 0.0003994580087380213, "and is small": 0.0014626093252386098, "paper a methodology": 0.0015954424313694888, "micro electronics": 0.0030349065597461353, "interleaving fails": 0.0013846224627070106, "the processor": 0.002967529652685984, "cycles after this": 0.0014626093252386098, "during synthesis": 0.001251722135800356, "cycle from behavioral": 0.0015954424313694888, "the right most": 0.001051939269856453, "is shown": 0.0008036650330304152, "qmf bank accelerator": 0.0015954424313694888, "3 or more3": 0.0015954424313694888, "scheduling and": 0.0006582998393810344, "area of all": 0.0014626093252386098, "column per clock": 0.0015954424313694888, "either a": 0.00043596422266549596, "algorithms as seen": 0.0015954424313694888, "shift register corresponding": 0.0015954424313694888, "a abstract": 0.0010407435364018847, "e the controller": 0.0014626093252386098, "revised": 0.0004966272104140311, "not exceeded": 0.0011443279747342069, "can no": 0.0008916729514005771, "arrive at a": 0.0008918437699736424, "former is": 0.0007686750720911777, "or more3": 0.0015174532798730676, "generation detection of": 0.0015954424313694888, "and fourth cycle": 0.0015954424313694888, "to the datapath": 0.0013297298956069683, "hardware structure": 0.0013846224627070106, "to stand": 0.0010253429091426427, "commands is": 0.0013846224627070106, "through a": 0.0007621866245021645, "and detection of": 0.0011539171634024968, "5 5 mux2": 0.0015954424313694888, "electronics center": 0.0030349065597461353, "small and": 0.0010457385426696174, "csd add": 0.0015174532798730676, "more3 or": 0.0015174532798730676, "key element": 0.0010758036961629135, "and retiming tools": 0.0031908848627389776, "that loops": 0.0011739226604214796, "presented in figure": 0.0007755694771954741, "components micro controller": 0.0015954424313694888, "2 shows the": 0.0006232932755477225, "io 1 m4": 0.0031908848627389776, "3 or": 0.000624469723422509, "dii unfortunately these": 0.0015954424313694888, "b c a": 0.0018981324739124155, "extracts both": 0.0015174532798730676, "unifying": 0.0006021842007430879, "the desired clustering": 0.0015954424313694888, "the micro instructions": 0.0031908848627389776, "after": -0.0019102425175197804, "instruction sequencing": 0.0013846224627070106, "cycles hence bit": 0.0015954424313694888, "one for": 0.0003870658361238363, "the area of": 0.0006777029189946422, "cost consisting": 0.0013846224627070106, "initiation is": 0.0030349065597461353, "a toolbox": 0.001251722135800356, "silicon application": 0.0015174532798730676, "start signal loads": 0.0015954424313694888, "maryse wouters": 0.0015174532798730676, "high throughput dsp": 0.006381769725477955, "cessor": 0.0007985411674507317, "california": 0.00021710141870535807, "the requirements": 0.0005581955351213531, "a regular": 0.0005596222857938217, "reservation table interconnect": 0.0015954424313694888, "provide area gain": 0.0015954424313694888, "marked with": 0.0007291060122141964, "synthesis tools": 0.0040443158450202315, "cycle and thus": 0.0014626093252386098, "taking the initial": 0.0013297298956069683, "in this process": 0.0009490662369562077, "reservation table in": 0.0015954424313694888, "257 june": 0.0013068925727553508, "latency is equal": 0.0015954424313694888, "language": 0.00022132559782179852, "resource constraints an": 0.0015954424313694888, "within the target": 0.0013848877160523567, "miodrag potkonjak": 0.0011443279747342069, "5 standard": 0.0013846224627070106, "wish to": 0.0011941501417379577, "accelerator datapath as": 0.0015954424313694888, "into the conflict": 0.0015954424313694888, "scheduling authors fix": 0.0015954424313694888, "initiate": 0.0005470069334010884, "2 88": 0.0010758036961629135, "diagram forbidden": 0.0015174532798730676, "cost solution": 0.0011739226604214796, "26 3": 0.0009239495407948818, "algorithms the": 0.00047332846214460066, "design of these": 0.0012223848018115746, "first": -0.001365120703870257, "instantiated bitparallel": 0.0015174532798730676, "that careful": 0.001251722135800356, "need a large": 0.0014626093252386098, "w fix": 0.0015174532798730676, "regfbb register": 0.0015174532798730676, "one": -0.047068148572380744, "interconnect specification": 0.0015174532798730676, "each new initiation": 0.0015954424313694888, "algorithms algorithmic": 0.0015174532798730676, "such that sharing": 0.0015954424313694888, "structed the": 0.0015174532798730676, "operation which is": 0.0011539171634024968, "carry": 0.000587181049165368, "cells active": 0.0015174532798730676, "specification to": 0.0008705472690073224, "bit parallel hardware": 0.0031908848627389776, "interuniversitary": 0.0013843573109523749, "data paths": 0.00584209248827587, "algorithm specification": 0.0013068925727553508, "datapaths have": 0.0015174532798730676, "are non zero": 0.0010635996404017374, "upon each new": 0.0015954424313694888, "a simple control": 0.0013848877160523567, "indicate": 0.00014395537471183667, "2": 0, "the accelerator func": 0.0015954424313694888, "imec kapeldreef": 0.0015174532798730676, "bits": 0.0002543897544466945, "avoided this way": 0.0015954424313694888, "one is intended": 0.0015954424313694888, "the multiplexing operator": 0.0015954424313694888, "initiations": 0.0023473957143089028, "v conclusion in": 0.0015954424313694888, "feed the": 0.0010253429091426427, "therefore comply the": 0.0015954424313694888, "compile time and": 0.0010305387264698041, "a io": 0.0013846224627070106, "runtime most": 0.0015174532798730676, "output whenever": 0.0015174532798730676, "model is offered": 0.0015954424313694888, "carries the initial": 0.0015954424313694888, "proceeds this": 0.0013068925727553508, "integrated environment for": 0.0014626093252386098, "tool allows": 0.0012089130069245192, "representing": 0.0001142887919612243, "states andreas koch": 0.0015954424313694888, "coefficients": 0.00030129289978163146, "and thus wether": 0.0015954424313694888, "11": -0.0031293926284680067, "10": -0.0030648584107444785, "13": -0.0008263499586873154, "12": -0.0018295261459980376, "15": -0.0007217166187662195, "third": -3.115217268604652e-05, "17": -0.000256913859088869, "16": -0.0008666288742880926, "19": -0.00022164932759307604, "18": -0.00039743357904628264, "be selectable at": 0.0015954424313694888, "have no": 0.0004384426103117175, "sharing gain if": 0.0015954424313694888, "input operation of": 0.0015954424313694888, "in an initial": 0.0010635996404017374, "is common": 0.0006449522754235729, "reg conflict controller": 0.0015954424313694888, "cells during synthesis": 0.0015954424313694888, "were": -0.0005521091688222673, "example the": 0.00040617893204255613, "3 and sehwa": 0.0015954424313694888, "then the flip": 0.0015954424313694888, "strobe has": 0.0015174532798730676, "not done for": 0.0015954424313694888, "selectable at": 0.0015174532798730676, "for interconnect cost": 0.0015954424313694888, "r vlsi architectures": 0.0015954424313694888, "on dynamic modeling": 0.0015954424313694888, "loads one instance": 0.0015954424313694888, "derudder from imec": 0.0015954424313694888, "operation the resulting": 0.0015954424313694888, "dii cycle": 0.0015174532798730676, "pipeline synthesis force": 0.0015954424313694888, "care of": 0.0014994226248482893, "both o": 0.0010960534732021366, "of moving data": 0.0014626093252386098, "cluster 2": 0.0013846224627070106, "18 16 begin": 0.0015954424313694888, "sharing cost example": 0.0015954424313694888, "design example we": 0.0015954424313694888, "on the test": 0.0009701253893087012, "the presented": 0.0007608713291248361, "qmf bank this": 0.0015954424313694888, "efficient": -0.0005835859357267526, "the software executed": 0.0015954424313694888, "vector clock": 0.0011739226604214796, "aside": 0.0006057183159252785, "course of the": 0.0008685012514944603, "area of dsp": 0.0015954424313694888, "realise a": 0.0013846224627070106, "steer it": 0.0015174532798730676, "at that moment": 0.0013848877160523567, "take": -0.00018459506003865424, "performance": -0.0005593464509930662, "command is accepted": 0.0015954424313694888, "shared and cuts": 0.0015954424313694888, "to implement the": 0.000655383101425547, "channel": 0.0011391371676717514, "data path operators": 0.0014626093252386098, "butterfly": 0.0007645884543174263, "indicates wether": 0.0030349065597461353, "netlist generation": 0.0015174532798730676, "datapath consists": 0.0013846224627070106, "schedule obtained by": 0.0015954424313694888, "streams requires one": 0.0015954424313694888, "pipeline synthesis": 0.001251722135800356, "from asu definition": 0.0015954424313694888, "complex operations": 0.001251722135800356, "the former is": 0.0008476483562871211, "bit both": 0.0013846224627070106, "this leads": 0.0004956527469768731, "time runs from": 0.0015954424313694888, "remarks": 0.00027248726432395077, "reconstruction techniques a": 0.0015954424313694888, "synthesis of high": 0.0013848877160523567, "seen from the": 0.0008183019202078594, "is or ed": 0.0014626093252386098, "possible the available": 0.0015954424313694888, "depending on the": 0.00043413762575927997, "support of a": 0.0010635996404017374, "system the": 0.0003797851171283844, "and the operator": 0.0011539171634024968, "1 the": 5.6478027986222386e-05, "sodas": 0.0013843573109523749, "half of the": 0.0006258936034933818, "tools 7": 0.0013068925727553508, "of these assume": 0.0015954424313694888, "implement the": 0.0004914250139103778, "performed ffl operator": 0.0015954424313694888, "diagram reservation table": 0.0015954424313694888, "write signals is": 0.0015954424313694888, "func tion the": 0.0013297298956069683, "level design": 0.0008992551024684698, "the multiplexing": 0.004303214784651654, "as bit positions": 0.0015954424313694888, "show": -0.0004468129821001779, "takes microinstruction": 0.0015174532798730676, "the instantiated": 0.0011443279747342069, "synchronous": 0.0004102053823518773, "parallel pipelined": 0.0015174532798730676, "proces sors these": 0.0014626093252386098, "potkonjak kyosun kim": 0.0015954424313694888, "sodas 3 and": 0.0015954424313694888, "on existing data": 0.0015954424313694888, "description multfbb booth": 0.0015954424313694888, "one cycle": 0.0007809878268350354, "expressed in": 0.0009277335812376416, "adequate number of": 0.0013297298956069683, "are capable of": 0.0008918437699736424, "constant filter": 0.0015174532798730676, "register corresponding to": 0.0015954424313694888, "begin fig 9": 0.0015954424313694888, "6 the accelerator": 0.0015954424313694888, "conditions ffl": 0.0010960534732021366, "asu components we": 0.0015954424313694888, "of a flip": 0.0015954424313694888, "behavioral description of": 0.0013297298956069683, "thread into the": 0.0014626093252386098, "scheduling tool": 0.0013846224627070106, "low interleaving": 0.0015174532798730676, "using the cathedral": 0.0015954424313694888, "systems synthesis of": 0.0014626093252386098, "11 are used": 0.0015954424313694888, "impulse responses": 0.0013846224627070106, "easily derived": 0.0009239495407948818, "i of this": 0.0015954424313694888, "represented in": 0.0010731433158573007, "get": -4.742140393000872e-05, "accelerator level instructions": 0.0015954424313694888, "e the": 0.00019233913123865832, "figures were": 0.0011186825622243627, "de man": 0.0012089130069245192, "indicates the": 0.00047920062558456244, "rather the": 0.000776798067601776, "our current": 0.0006264288209924842, "will do this": 0.0011967577181148839, "a full": 0.0004629418428670367, "unfortunately these": 0.0009423445557992961, "c clustering": 0.0015174532798730676, "high a": 0.0013068925727553508, "this way": 0.0010937697852361015, "resource": 0.00080163370874811, "application area": 0.0010960534732021366, "to integrate": 0.0006906188790398583, "flowgraph inputs": 0.0015174532798730676, "all pipeline registers": 0.0015954424313694888, "instances and edges": 0.0015954424313694888, "were used": 0.00047140440756208773, "input operation": 0.0013068925727553508, "evaluate the": 0.0003784836596870333, "applied influences": 0.0015174532798730676, "where": -0.001010885342151026, "carrying the": 0.0010758036961629135, "branching support it": 0.0015954424313694888, "controller video ram": 0.0015954424313694888, "each cluster corresponds": 0.0015954424313694888, "right most": 0.0009626644516809223, "operator size ffl": 0.0015954424313694888, "the same time": 0.0004593669104977722, "position one": 0.0013068925727553508, "time the pipeline": 0.0015954424313694888, "contain functional operations": 0.0015954424313694888, "interconnect 3 5": 0.0015954424313694888, "cells r vlsi": 0.0015954424313694888, "that large": 0.000884374319081352, "dolphin that": 0.0015174532798730676, "extensions and perfect": 0.0015954424313694888, "sequencing according to": 0.0015954424313694888, "pipeline bottleneck": 0.0015174532798730676, "or the other": 0.0009776854958319864, "enumerates": 0.0008771705688463187, "state carries the": 0.0015954424313694888, "filter bank used": 0.0015954424313694888, "maryse": 0.0013843573109523749, "the increment of": 0.001286935765330209, "are summarized": 0.000604059449054733, "processing area optimization": 0.0015954424313694888, "parts acknowledgements": 0.0013846224627070106, "operations additions": 0.0013846224627070106, "systems such": 0.0006515173038455891, "of two 0": 0.0014626093252386098, "operator variable shiftfbb": 0.0015954424313694888, "critical path of": 0.0010305387264698041, "problem at hand": 0.0010305387264698041, "virtually nil operator": 0.0015954424313694888, "ffl it allows": 0.0015954424313694888, "behavior done": 0.0015174532798730676, "the accelerator operations": 0.0015954424313694888, "responses of": 0.0009977947046239076, "clusters define": 0.0015174532798730676, "requirement and irregular": 0.0015954424313694888, "processor 8": 0.0013068925727553508, "microinstruction tuple": 0.0015174532798730676, "synthesis the target": 0.0015954424313694888, "output strobe": 0.0015174532798730676, "library of parametrized": 0.0015954424313694888, "shown that careful": 0.0014626093252386098, "concentrate": 0.00035017128851860433, "accelerator functions can": 0.0015954424313694888, "common in dsp": 0.0014626093252386098, "approach to": 0.0005643505976987818, "design space exploration": 0.001051939269856453, "clock cycle": 0.0031947764615420193, "concentrated": 0.0005121669898725589, "the architecture of": 0.00166485615709278, "shown in table": 0.0005536133992274334, "system architecture p": 0.0015954424313694888, "clustering an sfg": 0.0015954424313694888, "many": -0.00042386679195003307, "clusters assigned": 0.0030349065597461353, "been grouped into": 0.0015954424313694888, "systems for pipelined": 0.0015954424313694888, "according": -0.00012886719135243695, "ffl complex": 0.0015174532798730676, "cycles representing the": 0.0015954424313694888, "s": -0.003695090427031848, "detection of conflicts": 0.0015954424313694888, "an inter connect": 0.0015954424313694888, "sub signals": 0.0015174532798730676, "finally the": 0.0007454166439591316, "the proposed": 0.0008526060661407168, "first the": 0.0003830684205230323, "throughput a behavioral": 0.0015954424313694888, "expression": 0.00011307794456144428, "not done": 0.0008992551024684698, "there is": 0.00012456641241789435, "among": -7.245560672737899e-05, "presented is able": 0.0015954424313694888, "instruction sequencing according": 0.0015954424313694888, "3 controller interconnect": 0.0015954424313694888, "switches the tool": 0.0015954424313694888, "as conflicts": 0.001251722135800356, "a dual": 0.0007570813858361881, "252 257 june": 0.0015954424313694888, "3001": 0.0011736978571544514, "path architecture": 0.0015174532798730676, "pipelined dsp accelerators": 0.0015954424313694888, "delay regfilefbb register": 0.0015954424313694888, "are fed into": 0.0012519619293129614, "equivalent 2": 0.0026137851455107016, "port following clustering": 0.0015954424313694888, "specification the reservation": 0.0015954424313694888, "one indicates wether": 0.0015954424313694888, "will be further": 0.0011035166038871735, "converter an example": 0.0015954424313694888, "remarks during": 0.0015174532798730676, "capable": 0.000359649090907038, "for example": 0.0001283209110402224, "highly pipelined bit": 0.0015954424313694888, "is defined": 0.0011796300637828229, "example next": 0.0013068925727553508, "into two half": 0.0015954424313694888, "scheduling needed": 0.0015174532798730676, "combined": 9.752585760325738e-05, "conflict occurs": 0.003521767981264439, "founded on the": 0.0015954424313694888, "p schaumont": 0.0015174532798730676, "borders": 0.000789491737794011, "tool copes with": 0.0015954424313694888, "to right": 0.0005790976878999408, "seen from": 0.0006094301002083608, "2 these clusters": 0.0015954424313694888, "proceedings of": 0.00018255213656327742, "accelerator the": 0.0013846224627070106, "converter an": 0.0015174532798730676, "and advanced catv": 0.0015954424313694888, "multiplications into canonical": 0.0015954424313694888, "instantiated": 0.0010833470529571661, "as applied here": 0.0015954424313694888, "offered": 0.0004987815215872806, "flip flop solution": 0.0015954424313694888, "are discerned": 0.0015174532798730676, "i except for": 0.0013297298956069683, "88 26 3": 0.0015954424313694888, "thank karl": 0.0015174532798730676, "performance as with": 0.0014626093252386098, "example state 10": 0.0015954424313694888, "instance when a": 0.0013297298956069683, "definition is done": 0.0015954424313694888, "well as the": 0.00044019383414585977, "much higher": 0.000616813660367762, "former": 0.000230137119078732, "structures are difficult": 0.0015954424313694888, "signal into": 0.0011739226604214796, "pipeline registers": 0.009148248009287456, "qmf reservation table": 0.0015954424313694888, "synthesis of the": 0.0011356121174497548, "process and derive": 0.0015954424313694888, "acknowledged this failure": 0.0015954424313694888, "signals from one": 0.0015954424313694888, "section we": 0.00011917754343068365, "the properties of": 0.0005740408822106587, "compile": 0.001244020717527737, "specs that": 0.0015174532798730676, "a flip flop": 0.0015954424313694888, "decoding and local": 0.0015954424313694888, "user requests accelerator": 0.0015954424313694888, "costs involved in": 0.0013848877160523567, "addsubfbb flag generation": 0.0015954424313694888, "assigned to one": 0.0010023142594309234, "functional operations": 0.002769244925414021, "asu datapath evaluation": 0.0015954424313694888, "components we rely": 0.0015954424313694888, "requires one delay": 0.0015954424313694888, "this next initiation": 0.0015954424313694888, "reservation table results": 0.0015954424313694888, "the splitting of": 0.0011356121174497548, "or an": 0.00047526897323693385, "in polynomial time": 0.0006727098541821879, "architecture allowing non": 0.0015954424313694888, "developed this is": 0.0014626093252386098, "ready fig": 0.0015174532798730676, "cluster": 0.008000644720645345, "runtime conflict": 0.0015174532798730676, "0 m0 ffl": 0.0015954424313694888, "inter connect buses": 0.0015954424313694888, "feed the input": 0.0015954424313694888, "frame represented in": 0.0015954424313694888, "of using": 0.0004037309858265408, "technology": 0.00047885849376155706, "different": -0.001935280605829818, "out of this": 0.0011967577181148839, "the input description": 0.0015954424313694888, "language tr": 0.001251722135800356, "micro controller": 0.0013846224627070106, "properties of two": 0.0011967577181148839, "same": -0.0039474586889700555, "buffers in the": 0.0012519619293129614, "cells r": 0.0013846224627070106, "of figure 1": 0.0007186513290980942, "wouters from imec": 0.0015954424313694888, "schedule is also": 0.0012519619293129614, "of figure 4": 0.0008217395571933731, "known as": 0.000408812408112813, "an initial": 0.0003980500472459859, "methodology is illustrated": 0.0014626093252386098, "the number": 0.0003201682530911771, "overall data path": 0.0015954424313694888, "covers the complete": 0.0015954424313694888, "extended": -3.450711556523193e-05, "pisyn 2 sodas": 0.0015954424313694888, "available to execute": 0.0014626093252386098, "issues in cpu": 0.0015954424313694888, "output port are": 0.0014626093252386098, "m4 assigned": 0.0015174532798730676, "highly pipelined": 0.002769244925414021, "be inflected": 0.0015174532798730676, "time 17 at": 0.0015954424313694888, "sharing cost": 0.0013846224627070106, "converted to a": 0.0009776854958319864, "edges": 0.00015896275163695037, "wired": 0.0007044297176538705, "fir case": 0.0015174532798730676, "instance can": 0.0009153655416800478, "initiation latency is": 0.0015954424313694888, "path to": 0.0006005543413003543, "a behavioral description": 0.0011967577181148839, "are introduced": 0.0006225290092951882, "be a": 0.00018977061681713423, "as shown": 0.0002540195917695142, "some commercial": 0.0012089130069245192, "throughput a": 0.0011186825622243627, "the clusters": 0.0017152665451917995, "does not hold": 0.0006436447654648551, "an example accelerator": 0.0015954424313694888, "macro": 0.0006448287686684171, "be derived": 0.0009505379464738677, "connect buses": 0.0015174532798730676, "8 a two": 0.0015954424313694888, "interconnect area it": 0.0015954424313694888, "costs": 0.0004665482341317091, "point to": 0.00045478085186081236, "holds on the": 0.0011967577181148839, "obtain the data": 0.0029252186504772197, "do commands is": 0.0015954424313694888, "flip flops we": 0.0015954424313694888, "do is": 0.0008081799856686663, "gates": 0.0026823445289596744, "containing functional operations": 0.0015954424313694888, "15 to arrive": 0.0015954424313694888, "do it": 0.0008773385769997082, "being": -0.00022317785999875745, "thus wether": 0.0015174532798730676, "on a hp700": 0.0015954424313694888, "filterbank in": 0.0015174532798730676, "by the list": 0.0012519619293129614, "shows one": 0.0009977947046239076, "our work has": 0.0010760097888250137, "shared among": 0.0008514821138026482, "12 the qmf": 0.0015954424313694888, "have conflicting": 0.001251722135800356, "steps taken": 0.0010574788767222516, "asu is a": 0.0015954424313694888, "such that the": 0.0007276824876398001, "of the 34th": 0.0009361968897314682, "synthesize high": 0.0015174532798730676, "be presented": 0.0006701301886366922, "structure such": 0.0009329296555333567, "application": -0.0013944261751019115, "operations inside a": 0.0014626093252386098, "b 3001": 0.0013846224627070106, "pipeline bottleneck the": 0.0015954424313694888, "shift operations which": 0.0015954424313694888, "add shift": 0.0030349065597461353, "simple hardware structure": 0.0015954424313694888, "4": 0, "1 z are": 0.0015954424313694888, "these assume": 0.0015174532798730676, "filter impulse responses": 0.0014626093252386098, "tools instruction": 0.0015174532798730676, "will only": 0.0005698864690503409, "operator area cost": 0.0015954424313694888, "signals are": 0.000884374319081352, "interconnect delays": 0.001251722135800356, "this failure originates": 0.0015954424313694888, "start signal the": 0.0015954424313694888, "new reservation": 0.0030349065597461353, "we present a": 0.00044075222282479435, "hardware cost": 0.0019044777311382284, "however this interleaving": 0.0015954424313694888, "allows to generate": 0.0031908848627389776, "synthesis the": 0.0009423445557992961, "equal to": 0.00021865306486270212, "and pipelining": 0.0010574788767222516, "register can become": 0.0015954424313694888, "flow is": 0.0015705361971261123, "cycle delay at": 0.0015954424313694888, "cell library": 0.0011739226604214796, "decomposes": 0.0007044297176538705, "to implement algorithmic": 0.0015954424313694888, "since the graph": 0.0011967577181148839, "inputs and outputs": 0.0009490662369562077, "vector is or": 0.0015954424313694888, "large scale": 0.001320328565930696, "of all pipeline": 0.0015954424313694888, "an operator ffl": 0.0015954424313694888, "art clustering": 0.0015174532798730676, "latencies": 0.0031293926284680067, "elaborated iii": 0.0015174532798730676, "including pipelining": 0.0015174532798730676, "two methods have": 0.0014626093252386098, "either": -0.00031941119338977226, "z we": 0.0006471173420585471, "tools 10 11": 0.0015954424313694888, "register corresponding": 0.0015174532798730676, "pipelining": 0.0010528412778704887, "inter": 0.00048087329495075803, "critical mm": 0.0015174532798730676, "of two approaches": 0.0013297298956069683, "optimization tools 10": 0.0015954424313694888, "14 bit the": 0.0015954424313694888, "data rates": 0.0022886559494684137, "canonical signed": 0.0015174532798730676, "june 09 13": 0.0011035166038871735, "bitparallel data path": 0.004786327294108467, "be demonstrated iv": 0.0015954424313694888, "nonmanifest dii": 0.0015174532798730676, "instructions the micro": 0.0015954424313694888, "which have irregular": 0.0015954424313694888, "the latency": 0.0013120278098005496, "presented synthesis system": 0.0015954424313694888, "to have minimal": 0.0015954424313694888, "behavior done with": 0.0015954424313694888, "shift registers": 0.0011739226604214796, "controller this": 0.0012089130069245192, "the datapath a": 0.0015954424313694888, "algorithm level": 0.0013068925727553508, "throughput requirements": 0.0011739226604214796, "the katholieke": 0.0015174532798730676, "latencies this state": 0.0015954424313694888, "z are mirror": 0.0015954424313694888, "cluster assigned": 0.0015174532798730676, "introduction c omplex": 0.0015954424313694888, "annotated in": 0.0013068925727553508, "present on": 0.0009423445557992961, "1 m4 assigned": 0.0015954424313694888, "silage description is": 0.0015954424313694888, "critical": 0.0006045964829614555, "erators while clusters": 0.0015954424313694888, "more3 or morestate": 0.0015954424313694888, "thread such a": 0.0015954424313694888, "fixed hardwired shift": 0.0015954424313694888, "interconnection cost is": 0.0015954424313694888, "determined by": 0.0008310176787347843, "compile test cycle": 0.0015954424313694888, "numbered right": 0.0015174532798730676, "vlsi systems mentation": 0.0015954424313694888, "power": 8.170163350969195e-05, "architecture which": 0.0010407435364018847, "quadrature mirror filter": 0.004387827975715829, "compfbb comparison": 0.0015174532798730676, "1 m0 and": 0.0015954424313694888, "asu structure reservation": 0.0015954424313694888, "called a reservation": 0.0015954424313694888, "is assigned in": 0.0013848877160523567, "be enclosed within": 0.0014626093252386098, "ffl in addition": 0.0014626093252386098, "circuitry in the": 0.0015954424313694888, "tap fir case": 0.0015954424313694888, "in automatic": 0.0009853635829546053, "of the former": 0.0009127611035243516, "store reservation": 0.0015174532798730676, "compression scheduling": 0.0015174532798730676, "specific units": 0.0015174532798730676, "constructed with": 0.000884374319081352, "gain will exceed": 0.0015954424313694888, "qmf filterbank": 0.0015174532798730676, "package": 0.0004116856258984365, "standard cell library": 0.0013297298956069683, "path of the": 0.0008252382800884354, "in cpu coprocessor": 0.0015954424313694888, "model collision": 0.0015174532798730676, "register fig": 0.0015174532798730676, "videophone": 0.0013843573109523749, "or more micro": 0.0015954424313694888, "this section current": 0.0015954424313694888, "accelerator algorithm corresponds": 0.0015954424313694888, "solution one of": 0.0014626093252386098, "performance data path": 0.0015954424313694888, "acyclic": 0.0008603966397330533, "data model is": 0.0012223848018115746, "throughputsignal": 0.0013843573109523749, "positions 1 and": 0.0013297298956069683, "state and": 0.00046949650517212475, "decimated": 0.0035210935714633544, "this structure": 0.0007323960754428071, "tion the accelerator": 0.0015954424313694888, "be embedded": 0.0008639838166092414, "image": 0.00041486501792973294, "but it needs": 0.0015954424313694888, "integrate data": 0.001251722135800356, "a start": 0.0008705472690073224, "d and the": 0.0008083348094207102, "instructions are": 0.0007426040502638777, "the presented synthesis": 0.0015954424313694888, "hardware operator able": 0.0015954424313694888, "cycle start ready": 0.0015954424313694888, "following clustering": 0.0015174532798730676, "course of": 0.000590378239974446, "reservation table a": 0.0014626093252386098, "controller hardware": 0.0015174532798730676, "applications the": 0.0005099765996984204, "while a": 0.0005498293845302062, "1 z if": 0.0014626093252386098, "mux2 2": 0.0015174532798730676, "to obtain the": 0.0014883111756910786, "the area": 0.000492474460603341, "signal loads one": 0.0015954424313694888, "and 25 present": 0.0015954424313694888, "09 13 1997": 0.0010409429125582835, "as conflict controller": 0.0015954424313694888, "and even streams": 0.0015954424313694888, "interleaving fails and": 0.0015954424313694888, "for the individual": 0.0010305387264698041, "controller does": 0.0013068925727553508, "makes use": 0.0006560139049002748, "arithmetic transformations": 0.0015174532798730676, "complete": -0.00053344299210629, "time runs": 0.0013846224627070106, "units asu": 0.0015174532798730676, "therefore we": 0.00035911534952189295, "no condition evaluation": 0.0015954424313694888, "sophisticated": 0.0002787572387953335, "controller and the": 0.0011539171634024968, "all paths in": 0.0011356121174497548, "proposed accelerator": 0.0015174532798730676, "and bit": 0.0009239495407948818, "of moving": 0.0007986941153855048, "sfg frames iv": 0.0015954424313694888, "executes the": 0.0006826910855784794, "with": 0, "systems v": 0.00040445045398180315, "that for the": 0.0005792086261543277, "conflict controller": 0.016691986078603744, "like shift": 0.0013068925727553508, "from imec on": 0.0015954424313694888, "ready signals by": 0.0015954424313694888, "right to left": 0.000918360933517762, "structure of": 0.0005198665368177861, "parts in": 0.0008705472690073224, "designer in clustering": 0.0015954424313694888, "such as the": 0.0007902048996746246, "by bit": 0.0009736820813793117, "graph since": 0.0009071439280587043, "branching support": 0.0015174532798730676, "asu is known": 0.0015954424313694888, "high a new": 0.0015954424313694888, "delays are introduced": 0.0014626093252386098, "expansion of": 0.0020103905659100765, "we next evaluate": 0.0014626093252386098, "interconnection cost consisting": 0.0015954424313694888, "fir case described": 0.0015954424313694888, "new version of": 0.001051939269856453, "detailed": 9.221734947344252e-05, "one instance": 0.0008286415875911306, "22 the": 0.0006775731157157693, "clustering strategies": 0.0013846224627070106, "latch interconnect": 0.0015174532798730676, "perform the or": 0.0015954424313694888, "figure 12": 0.0004676044589517192, "also want the": 0.0013848877160523567, "figure 10": 0.00038240832826547946, "figure 11": 0.0008637813395611668, "fast it can": 0.0015954424313694888, "general": -0.0003797123892239171, "the2 in": 0.0015174532798730676, "as": 0, "at": -0.027687146219047498, "file": 0.00031528417382871654, "is implemented as": 0.0008641493307503543, "sharing where": 0.0013846224627070106, "1 m4 m1": 0.0015954424313694888, "that organizes": 0.0013068925727553508, "digital signal processing": 0.0018850501631525384, "to one row": 0.0013848877160523567, "to right one": 0.0015954424313694888, "accelerator blocks": 0.0015174532798730676, "in addition an": 0.0010892732498114825, "canonical signed digit": 0.0015954424313694888, "space exploration": 0.0009071439280587043, "on the accelerator": 0.0015954424313694888, "the even and": 0.0013848877160523567, "compression and": 0.0008397299535798347, "as operation": 0.0013068925727553508, "one sfg": 0.0015174532798730676, "the videophone terminal": 0.0015954424313694888, "processor has to": 0.0011539171634024968, "decoding and": 0.0010574788767222516, "5 standard cell": 0.0015954424313694888, "nature of": 0.0003733435935034107, "a sequence of": 0.000387812598562607, "the shift": 0.002342963480505106, "active area": 0.0020221579225101157, "cell technology for": 0.0015954424313694888, "different ways the": 0.0011539171634024968, "odd in z": 0.0015954424313694888, "of mapping": 0.0008639838166092414, "cost exceeds": 0.002769244925414021, "video phone": 0.0015174532798730676, "issues the accelerator": 0.0015954424313694888, "tools try to": 0.0014626093252386098, "construction interconnect extraction": 0.0015954424313694888, "a bitparallel data": 0.0031908848627389776, "of synchronous data": 0.0015954424313694888, "12 define": 0.0013846224627070106, "dii rate can": 0.0015954424313694888, "signal flow": 0.0012089130069245192, "filters h": 0.0013846224627070106, "software package for": 0.0011188968692286204, "port are": 0.001251722135800356, "computers pipeline architecture": 0.0015954424313694888, "synthesis systems": 0.0011739226604214796, "steered by the": 0.0015954424313694888, "timing optimization by": 0.0014626093252386098, "latency to": 0.0009153655416800478, "a number": 0.00021827497400888816, "pipelines from": 0.0013846224627070106, "of a reservation": 0.0014626093252386098, "input nand": 0.0012089130069245192, "sfg specification of": 0.0015954424313694888, "silage description": 0.0015174532798730676, "we conclude that": 0.0011185055152499403, "of maryse wouters": 0.0015954424313694888, "behavioral": 0.0025047846826192653, "latter is the": 0.0011539171634024968, "fixes the": 0.0010574788767222516, "starting": 2.1670641478377792e-05, "cpu": 0.0003289259856519213, "be interleaved in": 0.0013848877160523567, "interface the micro": 0.0015954424313694888, "and expanded conflict": 0.0015954424313694888, "on that dat": 0.0015954424313694888, "that at least": 0.0006916517013195445, "consider": -0.0007973533218377924, "indicated in": 0.0006385907766710216, "io 0 m0": 0.006381769725477955, "forbidden": 0.002915865560911773, "synthesized according to": 0.0015954424313694888, "architecture effective": 0.0015174532798730676, "cmos 0 7": 0.0031908848627389776, "founded": 0.0006675806738772242, "and outputs sdf": 0.0015954424313694888, "small example 1": 0.0015954424313694888, "iii pipeline": 0.0015174532798730676, "same asu 2": 0.0015954424313694888, "costs inside": 0.0015174532798730676, "and branching support": 0.0015954424313694888, "component thus can": 0.0015954424313694888, "local controller lc": 0.0015954424313694888, "the table": 0.000826508232956361, "upon which": 0.0007608713291248361, "the usage of": 0.0008775066495240378, "clusters per": 0.0015174532798730676, "path is obtained": 0.0013297298956069683, "interconnect and the": 0.0014626093252386098, "controller lc and": 0.0015954424313694888, "imec for the": 0.0015954424313694888, "tr": 0, "using multipliers sharing": 0.0015954424313694888, "14 15 to": 0.0013848877160523567, "modeling the pipeline": 0.0015954424313694888, "tain": 0.0011736978571544514, "to": 0, "is held high": 0.0015954424313694888, "method will be": 0.0010023142594309234, "path 3 the": 0.0014626093252386098, "multiplexer sharing": 0.0015174532798730676, "is no": 0.0005701061794753381, "sfg frames": 0.0030349065597461353, "introduce a pipeline": 0.0015954424313694888, "software script allowing": 0.0015954424313694888, "the 16": 0.0009239495407948818, "cycle and": 0.0007195480936119896, "loops in": 0.0007164607141682677, "a behavioral": 0.0009239495407948818, "sors these": 0.0013068925727553508, "stand alone operation": 0.0015954424313694888, "two streams consisting": 0.0015954424313694888, "the synthesis process": 0.001286935765330209, "the instances": 0.0007809878268350354, "edge sensitive": 0.0015174532798730676, "vernalde from": 0.0015174532798730676, "are implemented hard": 0.0015954424313694888, "sfg the": 0.0030349065597461353, "of synchronous": 0.0008992551024684698, "ip blocks into": 0.0015954424313694888, "which can be": 0.0003725682751310106, "bottleneck": 0.00089708253100253, "latencies found out": 0.0015954424313694888, "condition": -3.3947605335828086e-05, "at that time": 0.0009020221800379237, "ensures that": 0.0004216159434713958, "inflected to": 0.0015174532798730676, "a synthesis": 0.0010253429091426427, "specify a": 0.0006582998393810344, "one input port": 0.0014626093252386098, "11 the": 0.0009007375051382791, "allowing non manifest": 0.0015954424313694888, "expansion of operations": 0.0015954424313694888, "large": -0.0015662152630711162, "will identify the": 0.0013848877160523567, "of 0 1": 0.0008918437699736424, "systems mentation fast": 0.0015954424313694888, "small": -0.0010446582038068752, "interconnected the": 0.0015174532798730676, "to input": 0.0008181451874133357, "paths design of": 0.0014626093252386098, "the accelerator and": 0.0015954424313694888, "done the": 0.0016163599713373326, "have the same": 0.0004148324512726592, "estimation and dct": 0.0015954424313694888, "i bolsens": 0.0013846224627070106, "z and": 0.003492139387110028, "to speed up": 0.0008083348094207102, "half rate sub": 0.0015954424313694888, "and ready signals": 0.0015954424313694888, "zero": -0.00013458364107157738, "dsp algorithms however": 0.0015954424313694888, "cells during": 0.0013068925727553508, "5 the": 0.00045569203864157686, "sfg operation": 0.0015174532798730676, "further": -0.0005240428401444704, "table construction interconnect": 0.0015954424313694888, "marked with a": 0.0010023142594309234, "qmf": 0.012514824341274721, "architecture of pipelined": 0.0015954424313694888, "pisyn 2": 0.0015174532798730676, "architecture composed of": 0.0014626093252386098, "ready fig 7": 0.0015954424313694888, "hardwired shift": 0.0015174532798730676, "clock": 0.004374241324180533, "used to": 0.0004927540687645468, "section": -0.0014450906364314859, "processing of three": 0.0015954424313694888, "6 ieee transactions": 0.0011035166038871735, "using the sfg": 0.0015954424313694888, "generation this includes": 0.0015954424313694888, "the current": 0.0005919610582936464, "path synthesis process": 0.0015954424313694888, "synthesis process we": 0.0031908848627389776, "datapath evaluation": 0.0015174532798730676, "asu asu structure": 0.0015954424313694888, "dii at": 0.0030349065597461353, "pipelined datapaths": 0.0013846224627070106, "controller synthesis": 0.0012089130069245192, "such accelerator": 0.0015174532798730676, "method": -0.00022394453106792836, "sfg frame": 0.0015174532798730676, "video phone ffl": 0.0015954424313694888, "full": -1.8876038395957468e-05, "exploration dct case": 0.0015954424313694888, "are shareable the": 0.0015954424313694888, "that carry": 0.0011443279747342069, "upon initiation": 0.0013846224627070106, "interconnect area": 0.0015174532798730676, "on input": 0.0006775731157157693, "component": 0.00012228028038291245, "is assigned to": 0.0013905888737208668, "figure 7 an": 0.0011035166038871735, "1894 2 88": 0.0015954424313694888, "7 construction": 0.0013846224627070106, "and compression": 0.0010253429091426427, "the purpose": 0.00041930642636926177, "in the collision": 0.0026594597912139367, "i these operators": 0.0015954424313694888, "systems for": 0.0010861970858230478, "a 2 channel": 0.0015954424313694888, "dii or dii": 0.0015954424313694888, "shown in terms": 0.0015954424313694888, "upon which the": 0.0010206659327183106, "accelerator controller": 0.021244345918222947, "to maximize the": 0.0007105608457746905, "called dolphin in": 0.0015954424313694888, "will introduce a": 0.0011741475498200278, "m band extensions": 0.0015954424313694888, "asu cluster scheduling": 0.0015954424313694888, "requests accelerator": 0.0015174532798730676, "i bolsens are": 0.0015954424313694888, "interconnect network consisting": 0.0015954424313694888, "a data path": 0.0013848877160523567, "and h 1": 0.002178546499622965, "interface expand": 0.0013846224627070106, "figure 8 sketches": 0.0015954424313694888, "interconnect consider the": 0.0015954424313694888, "level synthesis for": 0.001286935765330209, "buses": 0.0027512395893366627, "5 5": 0.000476245497418127, "obtained by": 0.00043278051126160154, "indicate the desired": 0.0015954424313694888, "nand gates in": 0.0015954424313694888, "cost example braries": 0.0015954424313694888, "implement algorithmic": 0.0015174532798730676, "quadrature mirror filters": 0.0029252186504772197, "initiation therefore the": 0.0015954424313694888, "s after an": 0.0014626093252386098, "select": 0.0001517956292430062, "from imec": 0.0060698131194922705, "reg conflict": 0.0015174532798730676, "26 3 controller": 0.0015954424313694888, "and fast controller": 0.0015954424313694888, "signals the": 0.0008773385769997082, "vlsi": 0.0015614869949371682, "done pipeline register": 0.0015954424313694888, "to an application": 0.0011539171634024968, "accelerator datapath do": 0.0015954424313694888, "two": 0, "both stand alone": 0.0013848877160523567, "simple delay the": 0.0015954424313694888, "or dering": 0.0011739226604214796, "latency and maximal": 0.0015954424313694888, "6": -0.004925874441407502, "fig 10 clustering": 0.0015954424313694888, "signals o 1": 0.004786327294108467, "3 along with": 0.0012519619293129614, "asu definition tools": 0.0015954424313694888, "more": -0.004043541368604104, "more optimal": 0.0011443279747342069, "the complete design": 0.0014626093252386098, "and done": 0.0012089130069245192, "initiated": 0.0004433944430147658, "cell function": 0.0013846224627070106, "indices in": 0.0008341075743359376, "a new reservation": 0.0031908848627389776, "allows to specify": 0.0013848877160523567, "for subband": 0.0015174532798730676, "influences both the": 0.0015954424313694888, "of the initial": 0.001284447209767327, "satisfy the": 0.0003579142546289595, "output port extracts": 0.0015954424313694888, "will do": 0.0007647348991468302, "efficient class": 0.0015174532798730676, "by one reservation": 0.0015954424313694888, "butterfly accelerator block": 0.0015954424313694888, "sfg a cluster": 0.0015954424313694888, "latency is": 0.002149382142504803, "call spawns": 0.0015174532798730676, "estimator reconstructor": 0.0015174532798730676, "this data structure": 0.0009776854958319864, "time sequencing of": 0.0015954424313694888, "2 z on": 0.0015954424313694888, "clusters covers": 0.0013846224627070106, "if the": 5.003646137409087e-05, "accelerator component cells": 0.0015954424313694888, "o 1": 0.002115962957287709, "o 2": 0.0028298934866275677, "due to": 0.0001974587256550442, "is scheduled the": 0.0012519619293129614, "strategies": 0.00020450577422352766, "the state diagram": 0.0023482950996400556, "accelerator and": 0.0013068925727553508, "0 z and": 0.002573871530660418, "three sfg frames": 0.0015954424313694888, "execution of several": 0.001286935765330209, "and resynchronizes with": 0.0015954424313694888, "control for pipelined": 0.0031908848627389776, "luc rijnders": 0.0015174532798730676, "share": 0.00021559772631755906, "accept": 0.0003669904219457774, "full rate signal": 0.0015954424313694888, "states": -8.00587059999108e-05, "collision": 0.012645868215604848, "most scheduling authors": 0.0015954424313694888, "minimum": 6.661454631446879e-06, "function location": 0.0013846224627070106, "typically consist out": 0.0015954424313694888, "critical path to": 0.0012519619293129614, "environment for the": 0.0010409429125582835, "architecture corresponding to": 0.0015954424313694888, "the latency between": 0.0013848877160523567, "needs": 2.1670641478377792e-05, "a target clock": 0.0015954424313694888, "interconnect": 0.009989602224401132, "complexity and": 0.0005870930532428403, "large clusters are": 0.0015954424313694888, "csd": 0.0011736978571544514, "same per": 0.0013068925727553508, "of asu": 0.004552359839619203, "rijnders and zohair": 0.0015954424313694888, "location gates": 0.0015174532798730676, "controller fig": 0.0013846224627070106, "synthesized out of": 0.0015954424313694888, "obtained by averaging": 0.0015954424313694888, "a local": 0.00038373024989502274, "scheduling the": 0.0007195480936119896, "from asu 0": 0.0015954424313694888, "one position": 0.0009853635829546053, "synchronous data flow": 0.0012519619293129614, "is assigned": 0.001405645554679307, "parametrized descriptions": 0.0015174532798730676, "ensemble": 0.0006931992689825708, "architecture and": 0.0005539715828535623, "inside a cluster": 0.0014626093252386098, "asu structure timing": 0.0015954424313694888, "as the expansion": 0.0014626093252386098, "intended": 0.0002760545844111337, "state which is": 0.0010892732498114825, "terms of equivalent": 0.0015954424313694888, "redundancy removal retiming": 0.0015954424313694888, "this cycle takes": 0.0015954424313694888, "application at hand": 0.0011741475498200278, "mapping": 0.0002617312976523289, "we examine": 0.0005228692713348087, "the reservation": 0.006152057454855856, "area needed": 0.0030349065597461353, "signal processing area": 0.0015954424313694888, "by bit level": 0.0015954424313694888, "scheduling as applied": 0.0015954424313694888, "is low": 0.0006960821258815455, "adequate number": 0.001251722135800356, "is small": 0.00039387375462603304, "boundary of the": 0.0007839811979031134, "flow graph sfg": 0.0015954424313694888, "primarily defined": 0.0015174532798730676, "taken in": 0.0006428098124935373, "properties are": 0.0005920403090132764, "a pipeline bottleneck": 0.0015954424313694888, "careful design": 0.0011186825622243627, "parallel hardware": 0.0026137851455107016, "multfbb": 0.0013843573109523749, "visible as": 0.001251722135800356, "current state": 0.0006076244566097941, "also lists the": 0.0012223848018115746, "the two": 0.00024776679593887065, "authors wish": 0.0008130996155245355, "tain a": 0.0015174532798730676, "this approach only": 0.0012519619293129614, "filled at maxi": 0.0015954424313694888, "capable of": 0.0005204679990899976, "the clustering": 0.0008576332725958997, "figure 4 it": 0.0011035166038871735, "collision vector": 0.027314159037715217, "section current state": 0.0015954424313694888, "outputs sdf semantics": 0.0015954424313694888, "b cluster scheduling": 0.0015954424313694888, "processor core inside": 0.0015954424313694888, "regfbb": 0.0013843573109523749, "lists the multiplexing": 0.0015954424313694888, "during 5": 0.0015174532798730676, "are marked as": 0.0010206659327183106, "of functions": 0.0005265214664853181, "doack start": 0.0015174532798730676, "the complete sfg": 0.0015954424313694888, "paper": -0.0026703226955088967, "through": -0.0018725019055036943, "filters": 0.0015296368213474452, "structure such structures": 0.0015954424313694888, "systems ffl": 0.0011739226604214796, "its": -0.0007289663902279432, "for high": 0.0009934446630078797, "24": -0.0002069352647761386, "25": -0.0001191547212278053, "26": -0.00013802060736118672, "being used for": 0.0010409429125582835, "20": -0.00023170214562709063, "21": -0.00015765190371525405, "22": -0.00016424193745586587, "23": -0.0001191547212278053, "accelerator processor": 0.013657079518857609, "mumthroughput 19": 0.0015174532798730676, "block b introduction": 0.0015954424313694888, "definition the": 0.0006582998393810344, "netlist for the": 0.0014626093252386098, "accelerator level": 0.0015174532798730676, "interface pins time": 0.0015954424313694888, "the qmf bank": 0.0031908848627389776, "for our example": 0.001051939269856453, "algorithm is defined": 0.0011356121174497548, "flag generation detection": 0.0015954424313694888, "to point": 0.0005683894649659633, "thus no condition": 0.0014626093252386098, "or dii": 0.0015174532798730676, "described architecture": 0.0015174532798730676, "is based": 0.00018567334939438872, "conflict modeling all": 0.0015954424313694888, "the accelerator processors": 0.0015954424313694888, "to generate": 0.0009918221892601, "cod ing": 0.0015174532798730676, "instructions the": 0.0007941167388877198, "efficient interconnect": 0.0013846224627070106, "functions into": 0.0010758036961629135, "by subsets or": 0.0015954424313694888, "overview of the": 0.0012119007838167833, "input consumption and": 0.0015954424313694888, "o 1 z": 0.006381769725477955, "test cycle from": 0.0015954424313694888, "and dedicated accelerator": 0.0015954424313694888, "buffering": 0.0006093133958613274, "rate and": 0.000620606322822247, "easily": -0.00013398621973236476, "one the": 0.0010291552843763037, "that were used": 0.0009701253893087012, "controller the asu": 0.0015954424313694888, "set and composition": 0.0015954424313694888, "coefficients for": 0.0008773385769997082, "exceeded and": 0.0013068925727553508, "that cluster": 0.0011186825622243627, "held high": 0.0015174532798730676, "latch la instead": 0.0015954424313694888, "a tool was": 0.0015954424313694888, "micro": 0.011746082725596785, "is defined by": 0.0010186331547206175, "clustering the silage": 0.0015954424313694888, "found": -0.00019799903969450346, "to reconstruct the": 0.0009361968897314682, "netlist optimization": 0.004153867388121031, "ports": 0.0005339128511634903, "sharing 2 3": 0.0015954424313694888, "the data and": 0.0007450878267068677, "higher complexity and": 0.0014626093252386098, "accelerator": 0.05819767422575161, "conflicting goals": 0.0013068925727553508, "is elaborated": 0.0011739226604214796, "conference on design": 0.0007270815535469946, "hard": 0.00010049083332243822, "vlsi architectures": 0.0011739226604214796, "environment for": 0.0006058343316915925, "if the savings": 0.0014626093252386098, "design flow shown": 0.0015954424313694888, "accelerator parts in": 0.0015954424313694888, "of these": 0.00030370043640715185, "example a ripple": 0.0015954424313694888, "connect": 0.0008540229411706193, "accelerator parts": 0.0015174532798730676, "ripple": 0.0009421640991627968, "a frame will": 0.0015954424313694888, "operation": 0.0002132980641153023, "is no pipeline": 0.0015954424313694888, "a library": 0.0007291060122141964, "of the accelerator": 0.0143589818823254, "space exploration dct": 0.0015954424313694888, "empty pipeline": 0.0015174532798730676, "the instances at": 0.0015954424313694888, "area gain will": 0.0015954424313694888, "asu s finally": 0.0015954424313694888, "a quadrature mirror": 0.0015954424313694888, "design synthesis": 0.0011186825622243627, "the controller": 0.0056236605335179355, "in1 a": 0.0015174532798730676, "used to insert": 0.0013848877160523567, "evaluation": 3.8887943017779704e-05, "occurs": 4.665109906810567e-05, "architecture of": 0.003093506592145677, "the design flow": 0.0026594597912139367, "controller takes care": 0.0015954424313694888, "m4 m1 m3": 0.0015954424313694888, "after the initiation": 0.0015954424313694888, "can execute": 0.0007323960754428071, "consists of asus": 0.0015954424313694888, "area cost": 0.0036267390207735577, "collision vec tor": 0.0015954424313694888, "to achieve": 0.00030726480891150393, "strobes the sfg": 0.0015954424313694888, "the constant filter": 0.0015954424313694888, "each asu micro": 0.0015954424313694888, "or critical": 0.0011739226604214796, "expanded conflict": 0.0015174532798730676, "by or ing": 0.0014626093252386098, "and dedicated": 0.0013068925727553508, "the pipeline stages": 0.001286935765330209, "definition": -0.000547567487912038, "is or": 0.0009423445557992961, "of the latter": 0.0008149232438358949, "two half rate": 0.0015954424313694888, "scheme only": 0.0010960534732021366, "shiftfbb barrel shifter": 0.0015954424313694888, "computers": 0.00033114182774742363, "the maximum combinatorial": 0.0015954424313694888, "initiation the initial": 0.0015954424313694888, "must be": 0.00020936361094352419, "w": -8.054094977879385e-05, "precedences that cross": 0.0015954424313694888, "of an asu": 0.0015954424313694888, "in two different": 0.0009127611035243516, "by the sharing": 0.0014626093252386098, "is on": 0.0004384426103117175, "filtering of": 0.0009853635829546053, "step which": 0.0008181451874133357, "18 16": 0.001251722135800356, "presented synthesis": 0.0015174532798730676, "performed as": 0.0007896429524536153, "no global decision": 0.0015954424313694888, "latency is defined": 0.0013848877160523567, "number": -0.005460482815481028, "instances": 0.0004432986551861521, "is performed as": 0.0010112726545426548, "done": -0.0014071009022711771, "integration vlsi systems": 0.0028275752447288077, "muxfbb": 0.0013843573109523749, "on very large": 0.002271679261753298, "during synthesis aside": 0.0015954424313694888, "vector with zero": 0.0014626093252386098, "gate the": 0.0009853635829546053, "to a one": 0.001051939269856453, "rate is fixed": 0.0015954424313694888, "z io": 0.0015174532798730676, "systems v 2007": 0.0013848877160523567, "three parts are": 0.0014626093252386098, "borders of": 0.0010960534732021366, "of the even": 0.001286935765330209, "introduction": -0.002502964868254944, "a proper": 0.000590378239974446, "obtained using": 0.0005698864690503409, "z if": 0.0008033800762168479, "cycle takes less": 0.0015954424313694888, "as an expansion": 0.0014626093252386098, "construct": 1.388270816510027e-05, "c following": 0.0013068925727553508, "decimated into": 0.0015174532798730676, "assumption": -1.4438532647302133e-05, "processor for": 0.0007357411430710065, "table initiations each": 0.0015954424313694888, "saved through": 0.0015174532798730676, "processors we": 0.0014647921508856142, "throughput dsp functions": 0.0015954424313694888, "strategy and a": 0.0012519619293129614, "dff": 0.002021770684302052, "operation possible": 0.0015174532798730676, "runtime the": 0.0010110789612550579, "vector a simple": 0.0015954424313694888, "34th annual": 0.0009071439280587043, "conflict model is": 0.0031908848627389776, "output signals o": 0.0031908848627389776, "constructive remarks during": 0.0015954424313694888, "implies that loops": 0.0015954424313694888, "addition an": 0.0010110789612550579, "asus and": 0.0015174532798730676, "component thus": 0.0010960534732021366, "not possible the": 0.0013297298956069683, "inside the": 0.0004988770553014325, "vector with": 0.0007134200753586402, "braries": 0.0011184683372986207, "some commercial numerical": 0.0015954424313694888, "three parts": 0.0007896429524536153, "micro instructions such": 0.0014626093252386098, "clock cycle start": 0.0015954424313694888, "technology these figures": 0.0015954424313694888, "paper we": 0.0001149170538203289, "number of sfg": 0.0015954424313694888, "b": 0, "cells while a": 0.0015954424313694888, "iii architecture driven": 0.0015954424313694888, "detailed in": 0.0008286415875911306, "the available": 0.0010268366445209773, "data path synthesis": 0.008377304026804186, "synthesis of an": 0.0013848877160523567, "and perfect": 0.0010110789612550579, "conflict all 2": 0.0015954424313694888, "determined": -0.00017280643535431918, "9 are": 0.0008341075743359376, "scheduler a reservation": 0.0015954424313694888, "of one ensures": 0.0015954424313694888, "asu clusters": 0.0015174532798730676, "static and": 0.0007195480936119896, "generation of such": 0.0013297298956069683, "indicate that": 0.0007634999247749893, "example a": 0.0008161599339254125, "hard wired": 0.0011443279747342069, "this initiation": 0.0015174532798730676, "the next sections": 0.0009490662369562077, "for the": 0.0, "to generate such": 0.001286935765330209, "assigned to hardware": 0.0015954424313694888, "a software system": 0.0010635996404017374, "automation p 252": 0.0014626093252386098, "where possible": 0.0009853635829546053, "accelerator processors are": 0.0015954424313694888, "latencies collision vector": 0.0015954424313694888, "signals such that": 0.0014626093252386098, "instructions ffl": 0.0013068925727553508, "the 34th annual": 0.0009855523499245201, "paths": 0.0011543417048244973, "user can": 0.0006324201341284208, "needs two": 0.0012089130069245192, "depending": 5.024210349817906e-05, "read write signals": 0.0015954424313694888, "cycle start": 0.0015174532798730676, "doack done example": 0.0015954424313694888, "and fast it": 0.0015954424313694888, "also": -0.008760377038892304, "output signals": 0.002151607392325827, "micro instruction bus": 0.0015954424313694888, "interconnection": 0.003446661070790943, "tools try": 0.0013846224627070106, "pls a": 0.0013846224627070106, "expression for an": 0.0014626093252386098, "it can be": 0.00030303942604677757, "con structed": 0.0013846224627070106, "a new": 0.0007306812183868249, "the run time": 0.0014901756534137355, "silage description2 in": 0.0015954424313694888, "architecture driven high": 0.0015954424313694888, "obtain the": 0.0008625942961412353, "shifter is": 0.001251722135800356, "accelerator uses": 0.0015174532798730676, "it has been": 0.0004961037252303595, "a cmos 0": 0.0014626093252386098, "expressed in terms": 0.0007404319367929497, "most": -0.0010528412778704887, "example 1": 0.0005775343567666387, "behavioral synthesis": 0.0009736820813793117, "illustrated by an": 0.0011539171634024968, "for subband cod": 0.0015954424313694888, "asics using application": 0.0015954424313694888, "done the do": 0.0015954424313694888, "in1 a io": 0.0015954424313694888, "branching": 0.0004801023678214023, "the costs involved": 0.0015954424313694888, "balanced we": 0.0013068925727553508, "to be selectable": 0.0015954424313694888, "gate delay ffl": 0.0015954424313694888, "the basic data": 0.0012519619293129614, "point and": 0.0005077116445934375, "trivial operation the": 0.0015954424313694888, "minimum cost solution": 0.0013848877160523567, "third and": 0.0007986941153855048, "universiteit": 0.001251482434127472, "signal in": 0.0018142878561174087, "one output": 0.0008916729514005771, "reconstruct the": 0.0007896429524536153, "roundoff implementation": 0.0015174532798730676, "pipelined computers": 0.002769244925414021, "asus": 0.0013843573109523749, "to implementation is": 0.0015954424313694888, "barrel": 0.0010755976824332767, "m1 m3 in2": 0.0015954424313694888, "videotelephony and": 0.0015174532798730676, "table with one": 0.0013297298956069683, "by the": 2.220711124481752e-05, "mumthroughput": 0.0013843573109523749, "0 and": 0.00018846709692602945, "filterbank": 0.001251482434127472, "try to maximize": 0.001286935765330209, "signal flowgraph": 0.0015174532798730676, "the current one": 0.0010206659327183106, "the sfg data": 0.0015954424313694888, "to accept": 0.0007134200753586402, "d and": 0.00038174996238749464, "using runtime conflict": 0.0015954424313694888, "minimizing": 0.00024939868051220606, "work the conflict": 0.0015954424313694888, "algorithms in": 0.00043432634920093495, "model the": 0.0003289889862237757, "find": -0.000127142881810356, "11 gates bit": 0.0015954424313694888, "of the qmf": 0.0029252186504772197, "commercial numerical": 0.0015174532798730676, "of the start": 0.0010635996404017374, "cost which is": 0.0011741475498200278, "csd add shift": 0.0015954424313694888, "on embedded": 0.0007533622631798849, "dolphin was developed": 0.0015954424313694888, "a reservation clustering": 0.0015954424313694888, "to do it": 0.0011035166038871735, "specifications cathedral": 0.0015174532798730676, "application specific accelerator": 0.0015954424313694888, "ffl run": 0.0013846224627070106, "left of figure": 0.0011539171634024968, "to obtain these": 0.0011356121174497548, "8": -0.0036127265910787148, "digital systems such": 0.0015954424313694888, "9 9 january": 0.0015954424313694888, "conflicting goals and": 0.0015954424313694888, "cores general": 0.0015174532798730676, "the definition": 0.0005741322905752081, "of micro": 0.0010574788767222516, "cluster latency is": 0.0031908848627389776, "system control component": 0.0031908848627389776, "occuring": 0.0016791382947684093, "an extended": 0.0005822595241049126, "of the asu": 0.0015954424313694888, "to initiate": 0.0008397299535798347, "output buses on": 0.0015954424313694888, "is constructed": 0.0005065878294983612, "synchronization": 0.0006305683476574331, "we also want": 0.0011741475498200278, "vector a state": 0.0015954424313694888, "this assignment expresses": 0.0015954424313694888, "is on top": 0.0015954424313694888, "multiplication is": 0.0009626644516809223, "behavioral synthesis based": 0.0015954424313694888, "processor for this": 0.0013848877160523567, "effective if": 0.0010758036961629135, "a number of": 0.00033302587097135177, "with the in": 0.0013297298956069683, "that the reconstruction": 0.0014626093252386098, "bits the": 0.000776798067601776, "on design": 0.000624469723422509, "making and thus": 0.0015954424313694888, "table initiations": 0.0015174532798730676, "least one pipeline": 0.0015954424313694888, "hardware cost is": 0.0013297298956069683, "interconnect 408": 0.0015174532798730676, "be selectable": 0.0015174532798730676, "of fadd1": 0.0030349065597461353, "strategy and": 0.0015217426582496722, "common": -7.418257998369764e-05, "the extra": 0.0005539715828535623, "set of clusters": 0.0023078343268049936, "can become a": 0.0011741475498200278, "18 indicate that": 0.0015954424313694888, "fft butterfly": 0.0013068925727553508, "flop solution": 0.0015174532798730676, "the local": 0.0003658223644518421, "set": -0.003678001252368561, "3 an example": 0.0009300681356798319, "summarized in": 0.0005378613483329357, "operator micro": 0.0015174532798730676, "both o 1": 0.0012519619293129614, "cluster to the": 0.0013297298956069683, "the operator": 0.002221481258763523, "in teruniversitary micro": 0.0015954424313694888, "mix of hardware": 0.0015954424313694888, "individual": 8.402746603231036e-05, "example accelerator the": 0.0015954424313694888, "accelerator controller hardware": 0.0015954424313694888, "example reservation": 0.0015174532798730676, "fixed by the": 0.0011741475498200278, "the authors wish": 0.0008968666243114828, "one might be": 0.0011967577181148839, "of application": 0.0006187013184291353, "pipelined datapath": 0.0015174532798730676, "with zero bits": 0.0015954424313694888, "algorithmic delay is": 0.0015954424313694888, "ready signals": 0.0013846224627070106, "for the following": 0.0007085880814113228, "each pipeline": 0.001251722135800356, "currently": 0.00018443469894688505, "koch efficient integration": 0.0015954424313694888, "s complex algorithms": 0.0015954424313694888, "decimated streams has": 0.0015954424313694888, "16 begin fig": 0.0015954424313694888, "adder is a": 0.0015954424313694888, "output operations": 0.0024178260138490383, "consequence there is": 0.0013297298956069683, "shares the": 0.0009071439280587043, "in dsp": 0.0020506858182852855, "available": -0.0005262978332844261, "paths ffl area": 0.0015954424313694888, "critical path": 0.0020558980425627203, "responses": 0.0005339128511634903, "proceed as follows": 0.0008918437699736424, "implementation of a": 0.0006630769391580087, "operator ffl": 0.0013846224627070106, "accepted it means": 0.0015954424313694888, "implemented as": 0.0005553703146908808, "schedule in": 0.0007726950082651591, "by an example": 0.0010409429125582835, "advanced catv modem": 0.0015954424313694888, "schedule is": 0.0007291060122141964, "cells while": 0.001251722135800356, "of pipelined systems": 0.0015954424313694888, "interface": 0.002193794068002637, "sfg snippet of": 0.0015954424313694888, "clusters are assigned": 0.0015954424313694888, "semantics 9": 0.0013846224627070106, "therefore our current": 0.0015954424313694888, "zero in the": 0.0009855523499245201, "reverse": 0.00031631027887029127, "the dii at": 0.0031908848627389776, "annual": 0.00019656736126037654, "cluster assignment asu": 0.0015954424313694888, "filter coefficients for": 0.0014626093252386098, "trivial operation": 0.0015174532798730676, "the initial marking": 0.0011539171634024968, "data variable": 0.0011443279747342069, "purpose macro": 0.0015174532798730676, "the done output": 0.0015954424313694888, "coprocessor": 0.0019703497765630007, "a cluster": 0.0013258998745086402, "the silage language": 0.0015954424313694888, "acknowledged this": 0.001251722135800356, "application one might": 0.0015954424313694888, "minimum cost": 0.0008130996155245355, "0 two cycles": 0.0015954424313694888, "vlsi architectures for": 0.0013297298956069683, "at the second": 0.0009490662369562077, "m3 in2 _": 0.0015954424313694888, "point": -0.0006934061357695683, "simple": -0.0018164687714342027, "reservation table during": 0.0015954424313694888, "scheduling as": 0.0020814870728037694, "corresponds": -2.665388425859641e-05, "minimizing the": 0.000518092815109797, "table interconnect controller": 0.0015954424313694888, "behavioral specifications cathedral": 0.0015954424313694888, "using the": 0.00033596020987144726, "the original signal": 0.0011356121174497548, "is a manual": 0.0014626093252386098, "ensures": 0.00021410003342114346, "in z": 0.00512677252809965, "high performance data": 0.0014626093252386098, "transformations": 0.000264605804876707, "and have virtually": 0.0015954424313694888, "be applied to": 0.00047117555647388065, "acceptance": 0.0005416735264785831, "more micro instructions": 0.0015954424313694888, "the guidelines that": 0.0015954424313694888, "ip ip op": 0.0015954424313694888, "initiation": 0.011603525982897185, "m4 assigned clusters": 0.0015954424313694888, "in a": 1.2491852118218246e-05, "and related": 0.0005525819330541717, "a communication": 0.0006515173038455891, "highlight both": 0.0013846224627070106, "functions into accelerator": 0.0015954424313694888, "dii or": 0.0015174532798730676, "the previous": 0.00014731528204134597, "are available": 0.0008510308486728129, "and detection": 0.0009522388655691142, "so within": 0.0013846224627070106, "advantages of using": 0.0010305387264698041, "these cannot be": 0.001286935765330209, "file fixed hardwired": 0.0015954424313694888, "shifter when": 0.0015174532798730676, "different operators is": 0.0015954424313694888, "row per asu": 0.0015954424313694888, "the runtime schedule": 0.0015954424313694888, "cannot be": 0.0003671800404127286, "of such accelerator": 0.0015954424313694888, "its fir imple": 0.0015954424313694888, "is also founded": 0.0015954424313694888, "func": 0.0005098789404491484, "of using this": 0.0011188968692286204, "processors containing a": 0.0015954424313694888, "data flow": 0.0005729125564102912, "into a system": 0.0010892732498114825, "cost and": 0.0011613453641209416, "specification the number": 0.0015954424313694888, "increment of one": 0.0014626093252386098, "table shift": 0.0015174532798730676, "m4 m1": 0.0015174532798730676, "assigned to i": 0.0026594597912139367, "controller through": 0.0013846224627070106, "identify the costs": 0.0015954424313694888, "expanded": 0.000832363075929136, "is offered through": 0.0015954424313694888, "digital systems": 0.0009626644516809223, "impose the": 0.0008455180657688389, "interactively indicate": 0.0015174532798730676, "expanded to simple": 0.0015954424313694888, "optimization": 0.00049512078212607, "grouped into": 0.0007533622631798849, "the development": 0.0004318906697805834, "3 the": 0.00011887228492307859, "will be presented": 0.0009020221800379237, "loads one": 0.0013846224627070106, "valid schedule": 0.0010574788767222516, "sfg specification": 0.0015174532798730676, "registers will": 0.0012089130069245192, "do doack done": 0.0031908848627389776, "initiation are": 0.0015174532798730676, "the hardware sharing": 0.0029252186504772197, "averaging": 0.0004987815215872806, "instructions and detection": 0.0015954424313694888, "binding": 0.000505372908773508, "multirate and": 0.0015174532798730676, "takes care": 0.0009423445557992961, "single unifying": 0.0015174532798730676, "directed acyclic graph": 0.0008775066495240378, "states are": 0.0006653153487308475, "application specific data": 0.0014626093252386098, "of this paper": 0.00030140833767426813, "to tune": 0.0008773385769997082, "in 24 quantized": 0.0015954424313694888, "pipeline stage": 0.0010960534732021366, "can contain": 0.0007809878268350354, "sharing on": 0.0011739226604214796, "two output": 0.0010758036961629135, "operation operator binding": 0.0015954424313694888, "all connections": 0.0010574788767222516, "of an and": 0.0012223848018115746, "z two": 0.001251722135800356, "filter decomposes a": 0.0015954424313694888, "delay operation which": 0.0015954424313694888, "silage description2": 0.0015174532798730676, "has a proper": 0.0013297298956069683, "virtually": 0.0005031539093149886, "feedback loops": 0.0012089130069245192, "and sehwa 5": 0.0015954424313694888, "obtained out of": 0.0014626093252386098, "processing of": 0.0030202972452736646, "filters for subband": 0.0015954424313694888, "pipeline processor architecture": 0.0014626093252386098, "due to asu": 0.0015954424313694888, "9 are assumed": 0.0015954424313694888, "development": 0.0001259071237382346, "same time": 0.000372074626814739, "provide area": 0.0013846224627070106, "a list scheduling": 0.0023078343268049936, "assignment": 0.0009615114938692408, "p 252 257": 0.0014626093252386098, "of equivalent 2": 0.0015954424313694888, "of the reservation": 0.0027697754321047135, "moment": 0.0007364690275107678, "purpose": 0.00014226421179002616, "koch": 0.0009624801038349473, "the maximal throughput": 0.0014626093252386098, "of latch": 0.001251722135800356, "synthesis functional requirements": 0.0015954424313694888, "resource constraints": 0.0008341075743359376, "all 2": 0.0007686750720911777, "recent": 6.158246344838421e-05, "qmf silage description2": 0.0015954424313694888, "task": 8.344544217587835e-05, "a strategy and": 0.0014626093252386098, "its fir": 0.0015174532798730676, "instructions to the": 0.0012223848018115746, "pipeline can": 0.0011739226604214796, "architecture corresponding": 0.0015174532798730676, "output strobe has": 0.0015954424313694888, "component schedule": 0.0015174532798730676, "data paths for": 0.0013848877160523567, "eurasip journal on": 0.0009127611035243516, "buses on": 0.0015174532798730676, "as for": 0.00036275221308309017, "and low roundoff": 0.0015954424313694888, "strobe": 0.002021770684302052, "counterflow pipeline processor": 0.0014626093252386098, "buses of": 0.0013068925727553508, "and more flexibility": 0.0015954424313694888, "the system": 0.0017041715599392026, "output production 4": 0.0015954424313694888, "data and": 0.00038572626952441155, "position i of": 0.0012519619293129614, "initial collision vec": 0.0015954424313694888, "for videotelephony and": 0.0015954424313694888, "double phase": 0.0013068925727553508, "which is called": 0.0008557252633682653, "environment ffl the": 0.0015954424313694888, "if muxfbb signal": 0.0015954424313694888, "synthesis environment": 0.0010960534732021366, "bit select": 0.0015174532798730676, "model that": 0.0005498293845302062, "thus the": 0.00017637625504007286, "package for synthesis": 0.0013848877160523567, "output strobes": 0.0015174532798730676, "decoder motion estimator": 0.0015954424313694888, "used in image": 0.0011967577181148839, "following reason using": 0.0015954424313694888, "accepted": 0.00031941119338977226, "kapeldreef 75 b": 0.0015954424313694888, "spawns off the": 0.0015954424313694888, "a two": 0.0003733435935034107, "applications combined": 0.0015174532798730676, "test cycle": 0.0013846224627070106, "level synthesis maximum": 0.0015954424313694888, "complex operations are": 0.0015954424313694888, "it can": 0.00014475590955016605, "signals": 0.005581473252864547, "more micro": 0.0015174532798730676, "instance when": 0.0008341075743359376, "frames iv design": 0.0015954424313694888, "location": 0.00014857121723574468, "and represents the": 0.0010206659327183106, "input": -0.000570345545606662, "path the": 0.0012298860446948222, "be done": 0.0002912798841885547, "feature in the": 0.0011035166038871735, "hp700": 0.0013843573109523749, "are assigned": 0.0016413351117911222, "format": 0.00038498542554208444, "the dual": 0.0006560139049002748, "multipliers sharing": 0.0015174532798730676, "us to": 0.00022092975158384106, "table interconnect": 0.0015174532798730676, "on an interconnection": 0.0014626093252386098, "construction of the": 0.0006615148053272655, "5 mux2 2": 0.0015954424313694888, "throughput dsp": 0.0060698131194922705, "bit": 0.002267236811105458, "production 4 to": 0.0015954424313694888, "formal": 0.00017294892820184378, "pin is tied": 0.0015954424313694888, "implementation has": 0.0009853635829546053, "is a matrix": 0.0008641493307503543, "d": -0.0010825749281493295, "a methodology is": 0.0013297298956069683, "reservation table that": 0.0015954424313694888, "follows": -0.00040293645236886395, "regfbb register delay": 0.0015954424313694888, "synthesis systems for": 0.0015954424313694888, "current one this": 0.0014626093252386098, "after an overview": 0.0014626093252386098, "and represents": 0.0008033800762168479, "retiming and": 0.0011186825622243627, "focus on": 0.00034965705385549663, "delay the": 0.000776798067601776, "of active": 0.0007104247490794644, "with zero": 0.0006750617287433323, "1 bit": 0.0008397299535798347, "condition evaluation": 0.0013846224627070106, "column per": 0.0013068925727553508, "next few": 0.0009977947046239076, "methods": -0.0001390151289511559, "state 3 or": 0.0014626093252386098, "and dct": 0.0013068925727553508, "after a discussion": 0.0015954424313694888, "cessor two parts": 0.0015954424313694888, "m1 this assignment": 0.0015954424313694888, "input output operations": 0.0013848877160523567, "is based on": 0.0003001100015330111, "operator selection and": 0.0015954424313694888, "mirror": 0.004335271909294457, "non manifest data": 0.0015954424313694888, "finally the described": 0.0015954424313694888, "datapath synthesis": 0.0013068925727553508, "it will": 0.0002783584557412769, "even after": 0.0007941167388877198, "scale": 0.00031577869997065567, "prefer one or": 0.0015954424313694888, "z if muxfbb": 0.0015954424313694888, "decision": 0.0003139955817444843, "and gate": 0.0008916729514005771, "integration": 0.0009910058278041294, "per": -1.942795020081757e-05, "into the current": 0.00331054981166152, "local decision making": 0.0014626093252386098, "and its": 0.00013652117153894493, "element this delay": 0.0015954424313694888, "7 8": 0.00045746914070109905, "for this purpose": 0.0006450758294993245, "architecture which can": 0.0014626093252386098, "is numbered right": 0.0015954424313694888, "means of": 0.0015978320349520853, "constant tap multiplications": 0.0015954424313694888, "been shown": 0.0004629418428670367, "remaining processor interface": 0.0015954424313694888, "initiation a new": 0.0015954424313694888, "is acyclic this": 0.0015954424313694888, "overall data": 0.001251722135800356, "a collision vector": 0.0031908848627389776, "be": 0, "test work of": 0.0015954424313694888, "specification of": 0.0004977970827548848, "purpose of clustering": 0.0015954424313694888, "such a scheme": 0.0009937520700844357, "consisting of": 0.0009308039909795416, "use": -0.003232100884853395, "interface makes": 0.002769244925414021, "reconstruct the original": 0.0013297298956069683, "buses can": 0.0013846224627070106, "shifter ffl": 0.0015174532798730676, "and o 2": 0.004889539207246298, "systems is": 0.0005775343567666387, "stages are filled": 0.0015954424313694888, "data path are": 0.0014626093252386098, "and 2 are": 0.00083242807854639, "and a nonmanifest": 0.0015954424313694888, "by": 0, "size within the": 0.0015954424313694888, "instructions an": 0.001251722135800356, "operation we conclude": 0.0015954424313694888, "and synchronization sehwa": 0.0015954424313694888, "table i except": 0.0015954424313694888, "model collision state": 0.0015954424313694888, "asu op erators": 0.0015954424313694888, "in the hardware": 0.0012519619293129614, "of 27mhz": 0.0015174532798730676, "extensions": 0.00020596639455537798, "1997 anaheim": 0.0010253429091426427, "supported ffl the": 0.0015954424313694888, "the dii rate": 0.0015954424313694888, "cicruit properties": 0.0015174532798730676, "path interconnect delays": 0.0015954424313694888, "paths the methodology": 0.0015954424313694888, "a methodology": 0.0007074733716568919, "path the different": 0.0015954424313694888, "pipelines from behavioral": 0.0014626093252386098, "in figure 12": 0.0007427463115761888, "into": -0.010818653635249241, "delay the processor": 0.0015954424313694888, "issues and the": 0.001286935765330209, "data precedences": 0.0015174532798730676, "ready output": 0.0013846224627070106, "implement hardware": 0.0013846224627070106, "clusters assigned to": 0.0031908848627389776, "primarily": 0.0003204524846079601, "frames": 0.0009407167326542743, "called a": 0.0007556708639969982, "the work is": 0.0009937520700844357, "description is converted": 0.0015954424313694888, "to thank": 0.0003771888581938362, "clustering": 0.006242723069468521, "bit level arithmetic": 0.0015954424313694888, "the first one": 0.00067602489384424, "clustering clustered": 0.0015174532798730676, "the core of": 0.0007839811979031134, "the cathedral 3": 0.0015954424313694888, "asu datapath": 0.0015174532798730676, "interleaving of accelerator": 0.0015954424313694888, "instruction sequence of": 0.0015954424313694888, "asu and one": 0.0015954424313694888, "custom": 0.0005886164857418619, "along with a": 0.0008149232438358949, "we examine the": 0.0007165979671786448, "area cost gets": 0.0015954424313694888, "sahraoui from": 0.0015174532798730676, "tuple io": 0.0030349065597461353, "the use of": 0.0002962491324469708, "control software": 0.0010960534732021366, "latency incremented by": 0.0015954424313694888, "is known as": 0.0007066344633567343, "an asu": 0.004552359839619203, "banks is": 0.001251722135800356, "in table i": 0.0018723937794629364, "new collision": 0.0015174532798730676, "available bitparallel operators": 0.0015954424313694888, "subgraph": 0.0009484116292973957, "pipeline pro": 0.0015174532798730676, "on the inter": 0.0013848877160523567, "a bit": 0.0011250094886775385, "h 1 z": 0.0027697754321047135, "shareable cluster size": 0.0015954424313694888, "controller has": 0.0011443279747342069, "and datapath": 0.0011443279747342069, "sdf": 0.0010405442366055611, "path cost are": 0.0015954424313694888, "units emphasis is": 0.0015954424313694888, "needed to": 0.00172798462940189, "to the design": 0.0008361240255368032, "ffl operator selection": 0.0015954424313694888, "selectable at runtime": 0.0015954424313694888, "the initiation": 0.0027718486223846455, "directed": 0.0003860201359555512, "in figure": 0.0008134732818929323, "after initiation": 0.0013846224627070106, "m0 and io": 0.0015954424313694888, "cluster using the": 0.0013848877160523567, "order to obtain": 0.0006934648625722194, "is determined by": 0.0005233723069204411, "in the reservation": 0.0027697754321047135, "path synthesis and": 0.0013848877160523567, "wether a conflict": 0.0015954424313694888, "up": -0.0002611645509517188, "us": -0.000200877783294322, "is an": 4.1803019731855574e-05, "exploration": 0.00045380475270691186, "down the": 0.0005352896118039494, "allocated to feed": 0.0015954424313694888, "representing the latency": 0.0015954424313694888, "reservation table24 fig": 0.0015954424313694888, "clock cycle at": 0.0015954424313694888, "is illustrated": 0.0009745515909215526, "a multiplexed": 0.001251722135800356, "davidson 20 his": 0.0015954424313694888, "synthesis for high": 0.0014626093252386098, "constant": -0.0003175736247788335, "defined": -0.001853617165016725, "development of": 0.000400874079105882, "fir imple 10": 0.0015954424313694888, "assumed the": 0.0009423445557992961, "defined that": 0.0010407435364018847, "char": 0.0006774433621509062, "optimization by bit": 0.0015954424313694888, "single": -0.0005432035273986177, "ii shows one": 0.0015954424313694888, "the decimated streams": 0.0015954424313694888, "signal selection": 0.0015174532798730676, "irregular structure such": 0.0015954424313694888, "interface expand fig": 0.0015954424313694888, "lead to": 0.0002729832307420674, "the states are": 0.0010892732498114825, "defines": 0.00018320869030662433, "an implementation of": 0.000671072384837636, "coder": 0.000923772606757962, "therefore our": 0.0008341075743359376, "accelerator processor to": 0.0015954424313694888, "z on": 0.0009239495407948818, "processor table": 0.0011739226604214796, "generates the": 0.0006344565422927694, "property holds": 0.0007686750720911777, "difficult to share": 0.0015954424313694888, "during the writing": 0.0013297298956069683, "carry signals from": 0.0015954424313694888, "in z samples": 0.0015954424313694888, "integration of pipelined": 0.0015954424313694888, "as the videophone": 0.0015954424313694888, "3001 leuven belgium": 0.0015954424313694888, "cost consisting of": 0.0014626093252386098, "frames is shown": 0.0015954424313694888, "by synthesizing": 0.0011186825622243627, "can contain functional": 0.0015954424313694888, "accelerator components": 0.0015174532798730676, "sfg definition": 0.0015174532798730676, "a frame": 0.0007533622631798849, "support it sequences": 0.0015954424313694888, "man is with": 0.0015954424313694888, "a shift register": 0.0012223848018115746, "saved through the": 0.0015954424313694888, "the inter": 0.0006582998393810344, "compressor accelerator components": 0.0015954424313694888, "gain if": 0.0013846224627070106, "defines the state": 0.0014626093252386098, "image encoding algorithms": 0.0015954424313694888, "cost is expressed": 0.0015954424313694888, "asu s after": 0.0015954424313694888, "section we will": 0.000633896914227476, "of a processor": 0.0008968666243114828, "registers in the": 0.0010023142594309234, "bus acceleration": 0.0015174532798730676, "instruction decoding and": 0.0015954424313694888, "a trivial operation": 0.0015954424313694888, "implies": -2.2227531836988514e-05, "optimization for a": 0.001286935765330209, "algorithm": -0.001989644463110046, "interuniversitary micro electronics": 0.0015954424313694888, "from behavioral description": 0.0015954424313694888, "architecture quadrature": 0.0015174532798730676, "out of the": 0.002875321893191579, "section current": 0.0015174532798730676, "pins time runs": 0.0015954424313694888, "cycle however": 0.0012089130069245192, "controller indicates": 0.0015174532798730676, "2007": 0.00023586959259222474, "further detailed in": 0.0015954424313694888, "into two": 0.0009725698449192147, "will be demonstrated": 0.0011741475498200278, "pipeline conflict due": 0.0015954424313694888, "latency is expressed": 0.0015954424313694888, "5 all": 0.0008916729514005771, "accelerator processor architecture": 0.0015954424313694888, "instructions and": 0.0007195480936119896, "an arbitrary dii": 0.0015954424313694888, "rate signal into": 0.0015954424313694888, "vector is numbered": 0.0015954424313694888, "high performant dsp": 0.0015954424313694888, "results": -0.0011161772841319741, "existing": 6.21521389305561e-05, "illustrated": 0.00044957565981439395, "component cells": 0.0015174532798730676, "the bitparallel operators": 0.0015954424313694888, "the system architecture": 0.0011356121174497548, "are marked": 0.0013165996787620688, "closed form": 0.000704564640028445, "only half of": 0.0011967577181148839, "scheduling the cluster": 0.0015954424313694888, "rather the ideal": 0.0015954424313694888, "signal loads": 0.0015174532798730676, "might provide": 0.0011186825622243627, "then the": 8.287966875225816e-05, "fixed dii": 0.0015174532798730676, "communication and synchronization": 0.0010635996404017374, "the initial collision": 0.011168097019586421, "accelerator datapath iii": 0.0015954424313694888, "3 an": 0.000575982508085851, "fig 6 the": 0.000918360933517762, "indicating": 0.0002860829232692945, "pipeline architecture quadrature": 0.0015954424313694888, "needs two clock": 0.0015954424313694888, "done for the": 0.0010305387264698041, "on top below": 0.0015954424313694888, "cost introduced": 0.0015174532798730676, "can be derived": 0.001219093698539407, "with a collision": 0.0015954424313694888, "each pipeline stage": 0.0014626093252386098, "do doack and": 0.0015954424313694888, "that organizes the": 0.0014626093252386098, "can be ffl": 0.0013297298956069683, "maximum performance": 0.0010574788767222516, "models every": 0.0013068925727553508, "state in": 0.0005553703146908808, "ffl the filtering": 0.0015954424313694888, "aid the designer": 0.0014626093252386098, "examine the": 0.00045478085186081236, "6 the": 0.00029795532640105785, "sfg this way": 0.0015954424313694888, "ensures that at": 0.0012519619293129614, "for example when": 0.0006880734260304623, "multiplications ffl the": 0.0015954424313694888, "by some commercial": 0.0015954424313694888, "a communication bottleneck": 0.0014626093252386098, "cycle within this": 0.0015954424313694888, "redundancy removal": 0.0013068925727553508, "bit parallel": 0.003432983924202621, "multiplexed bus or": 0.0015954424313694888, "a consequence": 0.00041028395070704906, "to decide": 0.000483201977303083, "and depending": 0.0010110789612550579, "delay regfilefbb": 0.0015174532798730676, "the interconnection cost": 0.0029252186504772197, "for image encoding": 0.0015954424313694888, "try": 0.00020015615275304226, "of the number": 0.0004718143221051379, "1 and 2": 0.0004379734811047578, "sfg such as": 0.0015954424313694888, "of highly pipelined": 0.0015954424313694888, "digit csd": 0.0015174532798730676, "to point and": 0.0011356121174497548, "barrel shifter compfbb": 0.0015954424313694888, "fed into": 0.0018142878561174087, "initiation latencies can": 0.0015954424313694888, "paths for": 0.0007426040502638777, "iii the": 0.001335417076800178, "are shareable": 0.0015174532798730676, "an overview": 0.0004801943238389892, "can become": 0.0006988701839774997, "signals crossing the": 0.0015954424313694888, "order to ob": 0.0015954424313694888, "imple": 0.0006628229839917284, "the operations": 0.0005639607315009463, "the asu bitparallel": 0.0015954424313694888, "video": 0.001226202364663154, "enclosed": 0.0006282863301010443, "required as": 0.0008992551024684698, "bit level": 0.0010253429091426427, "that performance of": 0.001286935765330209, "odd": 0.0007265875085736811, "ones a constant": 0.0015954424313694888, "if the operator": 0.0011967577181148839, "frame represented": 0.0015174532798730676, "three sfg": 0.0015174532798730676, "the ideal approach": 0.0015954424313694888, "in systems": 0.0007195480936119896, "expressed": 0.00048150797351388284, "run point to": 0.0015954424313694888, "table are called": 0.0015954424313694888, "has been shown": 0.0006024149226590815, "expresses": 0.0004923801529701347, "control thread into": 0.0015954424313694888, "7 gates": 0.0013846224627070106, "equivalent": -0.00010726827769688302, "an integrated environment": 0.0013848877160523567, "developed by luc": 0.0015954424313694888, "are preferable first": 0.0015954424313694888, "automatically compiled datapaths": 0.0015954424313694888, "such a": 0.00022257417446437048, "out of an": 0.0012223848018115746, "dsp accelerators with": 0.0015954424313694888, "optimzed netlist": 0.0015174532798730676, "models every valid": 0.0015954424313694888, "instructions tuples as": 0.0015954424313694888, "filter one": 0.0013846224627070106, "instruction bus acceleration": 0.0015954424313694888, "been reported previously": 0.0013297298956069683, "resulting conflict": 0.0015174532798730676, "accepted it": 0.0012089130069245192, "bit position one": 0.0015954424313694888, "applied here": 0.0013068925727553508, "length coder variable": 0.0015954424313694888, "abstract to construct": 0.0015954424313694888, "for video": 0.0009239495407948818, "ctr": -0.00034555696955294613, "in high level": 0.0010112726545426548, "involved": 0.0001142887919612243, "and the lifetimes": 0.0015954424313694888, "a heterogeneous mix": 0.0015954424313694888, "rate or": 0.0009423445557992961, "bolsens are": 0.0015174532798730676, "transition diagram the": 0.0015954424313694888, "concentrated on the": 0.0010206659327183106, "cluster scheduling the": 0.0015954424313694888, "resulting": -0.00024197803914110405, "one micro instruction": 0.0015954424313694888, "is elaborated iii": 0.0015954424313694888, "forbidden latencies found": 0.0015954424313694888, "implement": 0.0003211680240961629, "latches to separate": 0.0015954424313694888, "makes": -0.00010840055512051998, "signals from": 0.0009329296555333567, "copes": 0.0009851748882815003, "composed": 0.0002796634111975512, "ripple carry": 0.0011739226604214796, "that will": 0.0007674604997900455, "according to the": 0.0007252365567321197, "by the operator": 0.0010760097888250137, "compression and advanced": 0.0015954424313694888, "used by some": 0.0013848877160523567, "currently it": 0.0011443279747342069, "reservation table construction": 0.0015954424313694888, "of pipelines from": 0.0014626093252386098, "in data": 0.0005822595241049126, "to use": 0.00015866509410100566, "example when using": 0.0013848877160523567, "and operator": 0.0010110789612550579, "tools": 0.001466250119193863, "conflicts the clustered": 0.0015954424313694888, "vector this structure": 0.0015954424313694888, "registers residing on": 0.0015954424313694888, "andreas": 0.0005609512014833087, "arithmetic transformations pls": 0.0015954424313694888, "low roundoff": 0.0015174532798730676, "clocking": 0.0011184683372986207, "flow from": 0.0009423445557992961, "cpu coprocessor communication": 0.0015954424313694888, "next": -0.0030895147868945966, "up the": 0.00039112819333086756, "all pipeline": 0.0015174532798730676, "methodology for behavioral": 0.0015954424313694888, "this includes expansion": 0.0015954424313694888, "most one shares": 0.0015954424313694888, "to have no": 0.0010892732498114825, "multiplexing cost": 0.007587266399365338, "present a synthesis": 0.0015954424313694888, "every valid": 0.0011739226604214796, "communication bottleneck": 0.0013068925727553508, "hardware sharing will": 0.0015954424313694888, "is marked into": 0.0015954424313694888, "synthesis based": 0.0013068925727553508, "units emphasis": 0.0015174532798730676, "both the": 0.00038751232012199956, "interconnect delays are": 0.0015954424313694888, "on": 0, "slave mode": 0.0013846224627070106, "controller specification the": 0.0015954424313694888, "graph must be": 0.0011741475498200278, "to the initial": 0.0007868663770608136, "consisting of pipeline": 0.0015954424313694888, "currently it is": 0.001286935765330209, "state 10 a": 0.0015954424313694888, "and edges carrying": 0.0015954424313694888, "carrying": 0.0005144791018506972, "be demonstrated": 0.0008992551024684698, "software system": 0.0008705472690073224, "09 13": 0.0007941167388877198, "that the designer": 0.0011356121174497548, "clustered graph": 0.004552359839619203, "described architecture and": 0.0015954424313694888, "iii": 0.0018602888434818075, "bus between": 0.0011186825622243627, "per asu": 0.004552359839619203, "account": 7.88026469866195e-05, "m band": 0.0015174532798730676, "asu components": 0.0015174532798730676, "done example": 0.0015174532798730676, "an example": 0.0007538683877041178, "this": 0, "to arrive": 0.0007226837103471767, "cluster latency": 0.0030349065597461353, "la latch interconnect": 0.0015954424313694888, "fadd1": 0.004153071932857125, "conflict controller no": 0.0015954424313694888, "area optimization": 0.0012089130069245192, "point to point": 0.0007755694771954741, "be arbitrarily": 0.0007461260306546851, "used for": 0.0005189461615035596, "schedules of": 0.0010407435364018847, "clock cycle a": 0.0013297298956069683, "27mhz": 0.0013843573109523749, "the do commands": 0.0015954424313694888, "to share": 0.0007357411430710065, "interconnect specification the": 0.0015954424313694888, "processing applications": 0.0009736820813793117, "two channel quadrature": 0.0015954424313694888, "process": -0.0010445209586104744, "that moment the": 0.0015954424313694888, "one column per": 0.0013848877160523567, "high": -0.002040971281339149, "for the design": 0.0016298464876717898, "we also": 0.0001355788803154887, "sharing all the": 0.0015954424313694888, "current approach": 0.0010960534732021366, "interval dii": 0.0015174532798730676, "z are": 0.0013258998745086402, "interconnection buses with": 0.0015954424313694888, "a two channel": 0.0015954424313694888, "when using multipliers": 0.0015954424313694888, "hence bit position": 0.0015954424313694888, "previous example is": 0.0012519619293129614, "the resulting": 0.00038893302286692705, "are defined": 0.00035851411164558345, "conflict thus the": 0.0015954424313694888, "holds": -1.7774838676275193e-05, "represents the": 0.00029989066378882477, "programs for digital": 0.0015954424313694888, "modeling of": 0.0006076244566097941, "delay": 0.0030325635218561094, "9 january 2007": 0.0015954424313694888, "example reservation table": 0.0015954424313694888, "75 b 3001": 0.0015954424313694888, "microinstruction resource conflicts": 0.0015954424313694888, "are assigned to": 0.002221295810378849, "a manifest": 0.0015174532798730676, "phone ffl": 0.0015174532798730676, "occurs after the": 0.0011741475498200278, "the active": 0.0006493055125577533, "blocks": 0.0007328347612264973, "terms of these": 0.0010305387264698041, "specifications": 0.00035844545708571264, "micro instruction decoding": 0.0015954424313694888, "pipelined bit": 0.0015174532798730676, "might provide area": 0.0015954424313694888, "tied": 0.0006282863301010443, "the latch": 0.0011443279747342069, "minimal latency": 0.0013846224627070106, "a structure": 0.0006801159602704348, "interconnect opera": 0.0015174532798730676, "multiplication": 0.00034785411828892806, "it means": 0.0006653153487308475, "single unifying approach": 0.0015954424313694888, "processor architecture": 0.0018478990815897637, "tools retiming": 0.0015174532798730676, "throughput dsp algorithms": 0.0015954424313694888, "operations ffl mapping": 0.0015954424313694888, "to be a": 0.0003816039791019033, "processors are ffl": 0.0015954424313694888, "such that": 0.00032753576657883464, "sodas 3": 0.0015174532798730676, "element": 4.291877928591436e-05, "residing on the": 0.0011967577181148839, "pipeline stages are": 0.0013848877160523567, "datapaths have been": 0.0015954424313694888, "path length of": 0.0011539171634024968, "of asus and": 0.0015954424313694888, "shifts or else": 0.0015954424313694888, "clocking scheme": 0.0015174532798730676, "the nature of": 0.0006450758294993245, "which can": 0.0002216917810172463, "polynomial time": 0.0005122650873615213, "we will further": 0.0012223848018115746, "produced": 0.00014027950637123822, "looping": 0.0006825603519351285, "defined that organizes": 0.0015954424313694888, "is obtained out": 0.0015954424313694888, "averaging the": 0.0008916729514005771, "holds on": 0.0010407435364018847, "of decimate operations": 0.0015954424313694888, "gates bit the": 0.0015954424313694888, "controller fig 6": 0.0015954424313694888, "vector shift reg": 0.0015954424313694888, "resource conflicts the": 0.0015954424313694888, "an accelerator data": 0.0015954424313694888, "perfect": 0.0003467030678847841, "0 1": 0.00026422422412076456, "sharing in": 0.0008286415875911306, "clusters introduce": 0.0015174532798730676, "lc": 0.000789491737794011, "0 5": 0.00045478085186081236, "la": 0.0009723145479653708, "chosen": -0.00019386848765294603, "this state diagram": 0.0029252186504772197, "in the input": 0.0007125531454584281, "sfg frame represented": 0.0015954424313694888, "scheduling in automatic": 0.0014626093252386098, "li": 0.0002964553597337399, "the design of": 0.002004595496189702, "be initiated": 0.0009522388655691142, "leftmost one is": 0.0015954424313694888, "to feed the": 0.001286935765330209, "therefore any cycle": 0.0015954424313694888, "through sfg clustering": 0.0015954424313694888, "sharing is": 0.0017985102049369395, "the asu definition": 0.0031908848627389776, "the set of": 0.0007427175682192868, "dag": 0.0006536280582493929, "sketches the": 0.0011443279747342069, "this state an": 0.0015954424313694888, "this call spawns": 0.0015954424313694888, "retiming tools instruction": 0.0015954424313694888, "to implementation": 0.0009239495407948818, "dat": 0.0010405442366055611, "that clustering": 0.0011443279747342069, "presented to synthesize": 0.0015954424313694888, "desired clustering the": 0.0015954424313694888, "braries the bitparallel": 0.0015954424313694888, "an overall system": 0.0014626093252386098, "tune the": 0.0008916729514005771, "this structure is": 0.0010760097888250137, "and the scheduling": 0.0011188968692286204, "flip flop": 0.004835652027698077, "believed to be": 0.0009776854958319864, "controller indicates the": 0.0015954424313694888, "input signal": 0.0010110789612550579, "number of": 0.00012887572169218215, "clock cycle such": 0.0015954424313694888, "it has an": 0.0009127611035243516, "0 z": 0.0015973882307710097, "identified": 0.00018528993225999725, "is fixed by": 0.0011539171634024968, "sfg cluster": 0.0015174532798730676, "upon the dii": 0.0015954424313694888, "which the user": 0.0009855523499245201, "transactions on very": 0.0028275752447288077, "only consider": 0.0006022995396055172, "addsubfbb": 0.0013843573109523749, "register fig 2": 0.0015954424313694888, "level arithmetic": 0.0015174532798730676, "data path cost": 0.004786327294108467, "booth multiplier": 0.0013846224627070106, "constraints": 5.1937108885139994e-05, "applications combined hardware": 0.0015954424313694888, "asu microinstruction tuple": 0.0015954424313694888, "qmf multirate": 0.0015174532798730676, "scheduler for pipeline": 0.0015954424313694888, "right to": 0.0007357411430710065, "with care": 0.0010253429091426427, "dolphin in": 0.0015174532798730676, "these cells": 0.0010574788767222516, "have irregular": 0.001251722135800356, "static": 0.00034319725184091753, "bitparallel operators and": 0.0015954424313694888, "sources of active": 0.0015954424313694888, "interconnect opera tors": 0.0015954424313694888, "synchronization sehwa": 0.0015174532798730676, "accelerator operations": 0.0015174532798730676, "matrix": 8.228252895993088e-05, "constant tap": 0.0015174532798730676, "hold and": 0.0007941167388877198, "hence bit": 0.0015174532798730676, "instances at which": 0.0014626093252386098, "inside an asu": 0.0015954424313694888, "ii overview of": 0.0015954424313694888, "constant multiplication": 0.0013068925727553508, "use of latch": 0.0015954424313694888, "omplex digital systems": 0.0015954424313694888, "operation asu operator": 0.0015954424313694888, "11 out of": 0.0015954424313694888, "cess": 0.0006675806738772242, "are filled": 0.0009239495407948818, "electronics": 0.0014205774090171903, "need a": 0.0010579814786438545, "typically used in": 0.0012519619293129614, "reg": 0.0013863985379651417, "designer who": 0.001251722135800356, "next cycle and": 0.0015954424313694888, "do and": 0.0009853635829546053, "20 his approach": 0.0015954424313694888, "the multiplexer area": 0.0015954424313694888, "asu operator description": 0.0015954424313694888, "interleaving shown": 0.0015174532798730676, "switches the": 0.0010407435364018847, "approaches": 1.6106380289038752e-05, "scheduling properties of": 0.0015954424313694888, "hardware will be": 0.0014626093252386098, "controller structure is": 0.0015954424313694888, "dsp accelerators are": 0.0015954424313694888, "instance can be": 0.001051939269856453, "from imec and": 0.0015954424313694888, "structure fixes the": 0.0015954424313694888, "and cluster assignment": 0.0015954424313694888, "belgium h de": 0.0015954424313694888, "order to": 0.00043310768745455694, "is shifted": 0.0019473641627586235, "latches": 0.0008513190570975921, "figure 1 typically": 0.0014626093252386098, "operator variable": 0.0015174532798730676, "length": -0.00017621424784899014, "rightmost implementation": 0.0015174532798730676, "be present on": 0.0014626093252386098, "exceeds the extra": 0.0015954424313694888, "must perform asu": 0.0015954424313694888, "the forbidden latencies": 0.0015954424313694888, "following this the": 0.0013848877160523567, "for this": 0.00031853265209883473, "left to right": 0.0006678364519131925, "6 an": 0.0008514821138026482, "even after the": 0.0010892732498114825, "arbitrary dii or": 0.0015954424313694888, "the lifetimes of": 0.0011741475498200278, "general purpose macro": 0.0015954424313694888, "regular structure and": 0.0013297298956069683, "of it": 0.0004935288640186023, "and dynamic": 0.0006058343316915925, "of sfg signals": 0.0015954424313694888, "accelerator data paths": 0.0015954424313694888, "list scheduler": 0.0012089130069245192, "the interuniversitary micro": 0.0015954424313694888, "synthesize high throughput": 0.0015954424313694888, "conflicts introduced by": 0.0013848877160523567, "conflicts through": 0.0015174532798730676, "also netlist optimization": 0.0015954424313694888, "the scheduling problem": 0.0010635996404017374, "one is": 0.0003670607131585615, "synthesizing": 0.0006448287686684171, "commands is acknowledged": 0.0015954424313694888, "streams consisting": 0.0015174532798730676, "pin is held": 0.0015954424313694888, "state diagram models": 0.0015954424313694888, "is allocated": 0.0007134200753586402, "decoder motion": 0.0015174532798730676, "t synthesis": 0.0013846224627070106, "these operators are": 0.0011967577181148839, "system": -0.004457232540879488, "a local controller": 0.0015954424313694888, "even and odd": 0.0012223848018115746, "it is assigned": 0.0010023142594309234, "active area critical": 0.0015954424313694888, "on each": 0.00034562315552681184, "position i": 0.0008081799856686663, "which is": 0.00018694883635303765, "processor interface expand": 0.0015954424313694888, "9 january": 0.0015174532798730676, "systems on": 0.0006428098124935373, "are called forbidden": 0.0015954424313694888, "a time": 0.00034052463516484377, "path using": 0.0009853635829546053, "that the ensemble": 0.0014626093252386098, "now show why": 0.0014626093252386098, "definition clusters": 0.0015174532798730676, "snippet of figure": 0.0015954424313694888, "accelerator processor was": 0.0015954424313694888, "in systems for": 0.0014626093252386098, "shows the overall": 0.0011967577181148839, "synthesis for": 0.0007570813858361881, "shift reg": 0.0030349065597461353, "ffl the controller": 0.0015954424313694888, "manifest data rates": 0.0015954424313694888, "pipeline register": 0.0026137851455107016, "to do so": 0.000632541287410821, "imple 10 ieee": 0.0015954424313694888, "the processor interface": 0.008775655951431658, "scheduled the": 0.0008992551024684698, "symmetrical and": 0.0015174532798730676, "for digital signal": 0.0023078343268049936, "level arithmetic transformations": 0.0015954424313694888, "iv design example": 0.0015954424313694888, "for video compression": 0.0014626093252386098, "cluster can contain": 0.0015954424313694888, "filter one input": 0.0015954424313694888, "accelerator algorithm": 0.0030349065597461353, "the constant": 0.0009024889389988159, "an essential feature": 0.0012223848018115746, "i o fig": 0.0015954424313694888, "bus accelerator": 0.0015174532798730676, "automated synthesis": 0.001251722135800356, "the example the": 0.001051939269856453, "critical path length": 0.0011188968692286204, "instruction set and": 0.0011188968692286204, "bitparallel data": 0.004552359839619203, "steer": 0.0009069702122547866, "the synchronization of": 0.0011035166038871735, "iii e finally": 0.0015954424313694888, "in clustering": 0.0013846224627070106, "is not exceeded": 0.0012223848018115746, "ctr miodrag": 0.0015174532798730676, "while 24 and": 0.0015954424313694888, "that generates": 0.0007357411430710065, "are needed": 0.0008653995493247496, "next initiation": 0.0015174532798730676, "of data out": 0.0015954424313694888, "m0 and": 0.001251722135800356, "allows efficient run": 0.0015954424313694888, "for our": 0.0002792634696122175, "work figure": 0.0011443279747342069, "clustering the clustering": 0.0015954424313694888, "have": 0, "after an": 0.0006560139049002748, "the execution": 0.0003444817384051779, "primarily defined by": 0.0015954424313694888, "acceleration": 0.0006129716821488957, "maximal data": 0.0015174532798730676, "three signals": 0.0015174532798730676, "initiation a": 0.0015174532798730676, "as time": 0.0008286415875911306, "input output": 0.0013501234574866646, "satisfy the resource": 0.0014626093252386098, "irregular structure": 0.002503444271600712, "the other c": 0.0013297298956069683, "in the number": 0.0005324293398296589, "pipelined data": 0.0039206777182660526, "mix": 0.0005364689057919349, "a ripple carry": 0.001286935765330209, "concerns": 0.00035486744642729403, "accelerator algorithm is": 0.0015954424313694888, "processor interface pins": 0.0015954424313694888, "pipeline state and": 0.0015954424313694888, "systems on silicon": 0.0015954424313694888, "be shared we": 0.0015954424313694888, "cells for": 0.0009423445557992961, "blocks are required": 0.0015954424313694888, "shown that for": 0.0008361240255368032, "generate such": 0.0010960534732021366, "issues and": 0.0007074733716568919, "shareable the delay": 0.0015954424313694888, "imec iii circuit": 0.0015954424313694888, "contains the": 0.0003366248090822619, "cost of": 0.0008852279452805708, "latch registers that": 0.0015954424313694888, "proposed strategy allows": 0.0015954424313694888, "registers all connections": 0.0015954424313694888, "illustrated in": 0.000411023083293656, "we rely on": 0.0009701253893087012, "to use a": 0.0005592527576249701, "one might": 0.0011397729381006818, "as a": 3.915473891867132e-05, "12 is": 0.0006852993475209068, "architecture figure 2": 0.0013848877160523567, "sfg": 0.031840218151904624, "at compile": 0.001392164251763091, "algorithm corresponds": 0.0011443279747342069, "operator area": 0.0030349065597461353, "netlist for": 0.001251722135800356, "table into": 0.0012089130069245192, "new initiation therefore": 0.0015954424313694888, "of the synthesis": 0.002503923858625923, "accelerator a simple": 0.0015954424313694888, "pipeline processor": 0.0013068925727553508, "aside from asu": 0.0015954424313694888, "is not acknowledged": 0.0013848877160523567, "fig 1 architecture": 0.0014626093252386098, "accelerator controller vector": 0.0015954424313694888, "is introduced because": 0.0015954424313694888, "a time the": 0.0009776854958319864, "are instantiated in": 0.0014626093252386098, "m1 z": 0.0015174532798730676, "of two": 0.00047993651898354476, "composed of asu": 0.0015954424313694888, "scheduling schedule": 0.0015174532798730676, "most scheduling": 0.0015174532798730676, "selection": 0.0003925969464784934, "hardware presented in": 0.0015954424313694888, "an interconnection bus": 0.0015954424313694888, "optimal solution": 0.000590378239974446, "at the": 0.00014253361188113964, "will highlight": 0.001251722135800356, "supported": -6.342196973904293e-05, "available bitparallel": 0.0030349065597461353, "as with edge": 0.0015954424313694888, "flop on": 0.0015174532798730676, "of high": 0.001015423289186875, "the multiplexing cost": 0.004786327294108467, "reservation table and": 0.0015954424313694888, "path interconnect currently": 0.0015954424313694888, "the target": 0.0012980993239871245, "required to execute": 0.0009628488701582558, "the presence of": 0.0008532957346891958, "graph format upon": 0.0015954424313694888, "it it": 0.00082332342080627, "trivial": 0.0001505034304884932, "rates an integrated": 0.0015954424313694888, "controller at work": 0.0015954424313694888, "steps to": 0.0007461260306546851, "application specific": 0.0036957156468510797, "this delay": 0.0009522388655691142, "in a new": 0.0008252382800884354, "bit positions 1": 0.0015954424313694888, "literature 21 22": 0.0015954424313694888, "to sfg": 0.0015174532798730676, "not possible": 0.00045567347013076713, "occurs within i": 0.0015954424313694888, "should": -0.0002926416982679691, "terminal": 0.0005076144190774295, "to optimzed": 0.0015174532798730676, "from left": 0.0006560139049002748, "conflict occurs the": 0.0015954424313694888, "one for the": 0.0008183019202078594, "hardware blocks": 0.0013846224627070106, "tools developed by": 0.0014626093252386098, "currently a": 0.0010574788767222516, "a new collision": 0.0015954424313694888, "strategies 18": 0.0015174532798730676, "a the": 0.0002380782979410081, "one position corresponding": 0.0015954424313694888, "controller is elaborated": 0.0015954424313694888, "cluster corresponds to": 0.0014626093252386098, "has an": 0.0006699409662889361, "belgium control data": 0.0015954424313694888, "means": -0.0008613663755989081, "delay or": 0.0009626644516809223, "further detailed": 0.0013068925727553508, "fig 4": 0.00046018918923403264, "26 is": 0.0008514821138026482, "of delay": 0.0007896429524536153, "we will identify": 0.0011967577181148839, "1 z and": 0.005318919582427873, "only takes": 0.0010758036961629135, "path are": 0.0007852680985630561, "timing": 0.0019543080810920693, "pipeline pro cessor": 0.0015954424313694888, "scheduler a": 0.0010960534732021366, "the clustering is": 0.0013848877160523567, "following": -0.003202833893593116, "fig 8": 0.0005806726820604708, "hardware costs inside": 0.0015954424313694888, "that there is": 0.000370882965148008, "positions within a": 0.0014626093252386098, "next sections": 0.0008639838166092414, "h": -0.00039980577735847673, "p 9": 0.0008286415875911306, "run time scheduling": 0.0012223848018115746, "fixes": 0.0006987363520770827, "have irregular structure": 0.0015954424313694888, "two succesive": 0.0013846224627070106, "interconnection bus between": 0.0015954424313694888, "annotated in the": 0.0015954424313694888, "be a directed": 0.0011539171634024968, "was derived in": 0.0012519619293129614, "example we": 0.0003746189032967119, "impose the usage": 0.0015954424313694888, "fixed": -0.00027383325830512584, "schedule using": 0.002114957753444503, "down the maximal": 0.0015954424313694888, "the library": 0.0007497113124241446, "datapath of": 0.0013068925727553508, "numerical coprocessor": 0.0015174532798730676, "in dsp algorithms": 0.0031908848627389776, "frame": 0.0006144119369310465, "data paths the": 0.0014626093252386098, "numerical coprocessor components": 0.0015954424313694888, "hand an": 0.0009626644516809223, "description2 in": 0.0015174532798730676, "latency and": 0.0007104247490794644, "transformations pls": 0.0015174532798730676, "bitparallel": 0.009690501176666625, "the states indicating": 0.0015954424313694888, "decision making as": 0.0015954424313694888, "is decimated": 0.0015174532798730676, "most one": 0.00045036875256913953, "multfbb booth multiplier": 0.0015954424313694888, "than 15": 0.0010110789612550579, "signals is avoided": 0.0015954424313694888, "or in put": 0.0015954424313694888, "sfg operation asu": 0.0015954424313694888, "compiled datapaths eurasip": 0.0015954424313694888, "a discussion": 0.0005484662445419785, "achieve dynamic modeling": 0.0015954424313694888, "initiation an": 0.0015174532798730676, "the 16 tap": 0.0015954424313694888, "optimization tools": 0.002503444271600712, "efficient class of": 0.0015954424313694888, "definition the conflict": 0.0015954424313694888, "be shared and": 0.0013297298956069683, "technology for the": 0.0013297298956069683, "boundary": 0.00021038151832020486, "not useful": 0.0008705472690073224, "time sequencing": 0.0015174532798730676, "implementations have": 0.0010574788767222516, "our current approach": 0.0012519619293129614, "a latch": 0.0011443279747342069, "is needed": 0.0003461956986107947, "controller interconnect 408": 0.0015954424313694888, "and defines": 0.0009977947046239076, "be used as": 0.0005592527576249701, "ing dsp specification": 0.0015954424313694888, "only be effective": 0.0015954424313694888, "first one": 0.000575982508085851, "cell netlist": 0.0015174532798730676, "model that signals": 0.0015954424313694888, "the following steps": 0.0007622968676191546, "0 7": 0.0013030346076911782, "23 while": 0.0013846224627070106, "rate can no": 0.0015954424313694888, "a small example": 0.0010760097888250137, "constant multiplication is": 0.0015954424313694888, "we focus on": 0.0005583024691319128, "operations such as": 0.0008869468962793991, "state diagram can": 0.0031908848627389776, "level controller through": 0.0015954424313694888, "expand fig 11": 0.0015954424313694888, "can be interleaved": 0.002573871530660418, "way the interconnection": 0.0015954424313694888, "bank this filter": 0.0015954424313694888, "exceeded and the": 0.0015954424313694888, "taking": 4.742140393000871e-05, "carry signals": 0.0015174532798730676, "equal": -0.0002081288978354726, "carrying the initiation": 0.0015954424313694888, "structure in": 0.0005525819330541717, "on two conditions": 0.0015954424313694888, "streams": 0.0013352923323733225, "and local decision": 0.0015954424313694888, "to the next": 0.0005910440068659589, "transformations pls a": 0.0015954424313694888, "indicating initiation instances": 0.0015954424313694888, "an easy task": 0.0011741475498200278, "perform asu": 0.0015174532798730676, "length coder": 0.0015174532798730676, "corresponds to a": 0.0005018790598091711, "a abstract to": 0.0015954424313694888, "variable length": 0.0017546771539994164, "in polynomial": 0.000575982508085851, "application specific one": 0.0015954424313694888, "conclude": 0.0001668908843517567, "only takes microinstruction": 0.0015954424313694888, "define the asu": 0.0015954424313694888, "is expressed as": 0.001836721867035524, "is known": 0.0003042926224702133, "figure 5 the": 0.0006366352184276712, "available within one": 0.0015954424313694888, "path using sharing": 0.0015954424313694888, "available bitparallel asu": 0.0015954424313694888, "communication bottleneck a": 0.0015954424313694888, "flow shown in": 0.0014626093252386098, "this vector indicates": 0.0015954424313694888, "allocated": 0.0003682345137553839, "a state diagram": 0.0014626093252386098, "qmf bank": 0.007587266399365338, "a matrix of": 0.0008775066495240378, "collision state transition": 0.0015954424313694888, "reverse are implemented": 0.0015954424313694888, "through a processor": 0.0031908848627389776, "dsp applications": 0.0010110789612550579, "and 25": 0.0007852680985630561, "imec on": 0.0015174532798730676, "combinatorial delay or": 0.0015954424313694888, "two parts can": 0.0015954424313694888, "solution is": 0.00039181174232993173, "allows efficient": 0.0011739226604214796, "this is not": 0.00044929230579227654, "2007 n 1": 0.0011035166038871735, "synchronization of pipelined": 0.0015954424313694888, "expand fig": 0.0015174532798730676, "asu latency incremented": 0.0015954424313694888, "desired clustering": 0.0015174532798730676, "define": -0.0005359448789294591, "as time proceeds": 0.0015954424313694888, "the operator micro": 0.0015954424313694888, "three sources": 0.0010960534732021366, "the generation": 0.000575982508085851, "sophisticated techniques": 0.0010960534732021366, "takes less": 0.0011186825622243627, "will take care": 0.0013297298956069683, "represents the moment": 0.0015954424313694888, "port are balanced": 0.0015954424313694888, "all of these": 0.0006107596053548404, "accelerator execution": 0.0015174532798730676, "the same performance": 0.0009073177104204015, "single cluster": 0.0010253429091426427, "sfg each": 0.0015174532798730676, "state and therefore": 0.0013848877160523567, "an abstract": 0.0005937156520179281, "an": 0, "of parametrized descriptions": 0.0015954424313694888, "example we use": 0.0010892732498114825, "for this sfg": 0.0015954424313694888, "a multiplexed bus": 0.0014626093252386098, "the sfg such": 0.0015954424313694888, "be revised": 0.0012089130069245192, "table and": 0.0007134200753586402, "apath the accelerator": 0.0015954424313694888, "next evaluate": 0.0013846224627070106, "the user can": 0.000767499981031441, "has a regular": 0.0014626093252386098, "examine": 0.00018598593914837113, "desired dii": 0.0015174532798730676, "adder is": 0.0011443279747342069, "resynchronizes with": 0.0015174532798730676, "of functions that": 0.0009701253893087012, "triggered flip flops": 0.0014626093252386098, "the user requests": 0.001286935765330209, "whenever this output": 0.0015954424313694888, "models the latency": 0.0015954424313694888, "cycles acceptance of": 0.0015954424313694888, "nil operator": 0.0015174532798730676, "controller must": 0.0013846224627070106, "overview of": 0.0008355580294923495, "systems define w": 0.0015954424313694888, "perfect reconstruction techniques": 0.0015954424313694888, "acceleration controller": 0.0015174532798730676, "conclusion in this": 0.0007547388266703595, "specific data paths": 0.0015954424313694888, "5 ffl": 0.0011186825622243627, "v 2007": 0.0009736820813793117, "hardware": 0.003439524755018419, "generate an": 0.0007074733716568919, "cycle at a": 0.0015954424313694888, "these dsp algorithms": 0.0015954424313694888, "the latter": 0.0005241432122647815, "registers we": 0.0010110789612550579, "instruction bus": 0.004552359839619203, "the available bitparallel": 0.0031908848627389776, "state carries": 0.0015174532798730676, "which are capable": 0.0013848877160523567, "0 7 standard": 0.0031908848627389776, "mode operation by": 0.0015954424313694888, "omplex": 0.0013843573109523749, "in figure 5": 0.0004413119458458575, "structure fixes": 0.0015174532798730676, "are annotated in": 0.0015954424313694888, "easy task ffl": 0.0015954424313694888, "results in an": 0.0008217395571933731, "be shown": 0.0007687876544287567, "is able to": 0.0005630968202233217, "0 two": 0.0011186825622243627, "conflicting": 0.0005524761149896267, "care and": 0.0010407435364018847, "upon": 0.0004888594887235881, "parametrized": 0.0006931992689825708, "therefore the": 0.0002569630668764746, "and the do": 0.0013848877160523567, "a conflict": 0.0015619756536700707, "throughput requirement and": 0.0015954424313694888, "architectures": 0.00021186456550432542, "no conflict": 0.0011186825622243627, "variable length coder": 0.0015954424313694888, "controller structure": 0.0013068925727553508, "goals and": 0.000884374319081352, "expand": 0.0004334286441671322, "numbered": 0.0004684587923516317, "qmf silage": 0.0015174532798730676, "off": 0.00012221487218089702, "center": 0.0004922245286283117, "that an": 0.0002884641668996626, "and buffering": 0.0011739226604214796, "splitting of": 0.0008341075743359376, "is a hardware": 0.0011967577181148839, "run time schedules": 0.0015954424313694888, "tap multiplications": 0.0030349065597461353, "be done in": 0.0005989383160661326, "fed into two": 0.0015954424313694888, "command": 0.0004944935630241772, "this includes": 0.0007357411430710065, "done doack start": 0.0015954424313694888, "interleaved with the": 0.001286935765330209, "position": 0.00046686874858140206, "steps that": 0.0008705472690073224, "synchronous data": 0.0011739226604214796, "they fix": 0.0015174532798730676, "is a cmos": 0.0015954424313694888, "dsp asics using": 0.0015954424313694888, "that moment": 0.001251722135800356, "asu processor are": 0.0015954424313694888, "less": -0.0002364392950681369, "specific one": 0.0012089130069245192, "in the table": 0.0006272061331590962, "paths static": 0.0015174532798730676, "vector and": 0.001197647197803184, "selection and": 0.0013120278098005496, "cycle however this": 0.0014626093252386098, "is the": 7.772468528527507e-06, "methods have": 0.0005920403090132764, "collision vector by": 0.0015954424313694888, "second clock": 0.0015174532798730676, "capabilities of": 0.0006826910855784794, "wether": 0.004153071932857125, "use the filter": 0.0015954424313694888, "architecture char": 0.0015174532798730676, "shown on the": 0.001745904276572149, "find the number": 0.0011741475498200278, "expressed as": 0.0009314559617464713, "fast and": 0.0005887292259230038, "bitparallel operator": 0.0015174532798730676, "la instead": 0.0015174532798730676, "datapath will": 0.0015174532798730676, "operator binding": 0.0015174532798730676, "extended scheduling": 0.0015174532798730676, "of an": 0.00035228982807063, "schedules are supported": 0.0015954424313694888, "add": 0.00013458364107157738, "reservation table": 0.023782720580206765, "a data": 0.0007946981475129391, "s finally": 0.0010110789612550579, "be ffl": 0.0010253429091426427, "of at least": 0.0007105608457746905, "and irregular": 0.0009626644516809223, "minimizing the number": 0.0009361968897314682, "that were": 0.0004223907614791392, "feedback loops must": 0.0015954424313694888, "data structure": 0.000952490994836254, "version of": 0.00018532542161687525, "design environment": 0.0010253429091426427, "is shifted one": 0.0014626093252386098, "clustering and": 0.00279878896660007, "well as": 0.00032987508592188276, "the clusters and": 0.0011967577181148839, "ffl the two": 0.001286935765330209, "that an arbitrary": 0.0011539171634024968, "data from one": 0.0011188968692286204, "belgium": 0.0017026381141951841, "found out": 0.0010960534732021366, "of asu components": 0.0015954424313694888, "function the": 0.0004883059128376884, "within this": 0.0006750617287433323, "insert": 0.00038498542554208444, "cess in": 0.0013068925727553508, "like": -0.00022548273910004394, "of these accelerators": 0.0015954424313694888, "that supports": 0.0006801159602704348, "area there": 0.0013846224627070106, "fix the dii": 0.0015954424313694888, "path cost": 0.0036267390207735577, "operation of the": 0.001610242634154884, "an and": 0.0008130996155245355, "we will concentrate": 0.0009776854958319864, "signals occuring pipeline": 0.0015954424313694888, "become": 0.0, "the videophone": 0.0015174532798730676, "two methods": 0.0006471173420585471, "and control ports": 0.0015954424313694888, "structure is called": 0.001286935765330209, "of pipelined dsp": 0.0015954424313694888, "leuven": 0.0020810884732111222, "in pipelined data": 0.0015954424313694888, "figure 11 the": 0.0008598920248529003, "to insert": 0.0007323960754428071, "the example this": 0.0014626093252386098, "datapath iii": 0.0015174532798730676, "filter decomposes": 0.0015174532798730676, "is supported by": 0.0007522819191421258, "as represented": 0.0010253429091426427, "is due": 0.0003739804507829042, "except for": 0.00037081192838011906, "a library of": 0.0010023142594309234, "will concentrate": 0.0008455180657688389, "for pipeline": 0.001251722135800356, "components 4 the": 0.0015954424313694888, "schedule and the": 0.001051939269856453, "proper": 0.00021559772631755906, "acceptance of": 0.0009736820813793117, "delay in": 0.0006960821258815455, "processor cores general": 0.0015954424313694888, "of data path": 0.0027697754321047135, "typically consist": 0.0010960534732021366, "will be": 0.0004072678991938061, "approach to obtain": 0.001286935765330209, "parallel custom data": 0.0015954424313694888, "it is not": 0.0002800733298571566, "number of pipeline": 0.0029252186504772197, "two remaining": 0.0010960534732021366, "generate such components": 0.0015954424313694888, "of a video": 0.0011356121174497548, "pipelined computers pipeline": 0.0015954424313694888, "intended to": 0.0005790976878999408, "means of a": 0.0015566678300334414, "latency between": 0.0011186825622243627, "and done the": 0.0015954424313694888, "does": -0.0011456056901639718, "savings in data": 0.0015954424313694888, "initiation the": 0.0012089130069245192, "containing a datapath": 0.0015954424313694888, "architectures for": 0.0007726950082651591, "of micro instructions": 0.0014626093252386098, "interconnect bus": 0.0015174532798730676, "solution d": 0.0013068925727553508, "lists the": 0.0006076244566097941, "schedule": 0.004092037129949689, "conflict controller and": 0.0015954424313694888, "for an": 0.0005038136250098532, "per clock cycle": 0.0011741475498200278, "was developed this": 0.0015954424313694888, "occuring e": 0.0015174532798730676, "in the example": 0.0018621756387672136, "generate small": 0.0013068925727553508, "of today": 0.0008992551024684698, "dct": 0.0017830043965003496, "this controller": 0.0013068925727553508, "to hardware clusters": 0.0015954424313694888, "stage": 0.0001937190562386978, "accelerator controller is": 0.0015954424313694888, "dynamic modeling of": 0.001286935765330209, "used for the": 0.0010565314218323673, "the maximal cluster": 0.0015954424313694888, "doack start micro": 0.0015954424313694888, "sfg operations are": 0.0015954424313694888, "controller processor interface": 0.0015954424313694888, "desired dii it": 0.0015954424313694888, "mirror filters for": 0.0015954424313694888, "latencies collision": 0.0015174532798730676, "decimate": 0.001251482434127472, "imec on the": 0.0015954424313694888, "latencies can": 0.0012089130069245192, "introduced": -0.00014180024025139032, "8 which": 0.0007608713291248361, "it allows": 0.0005340151137283559, "shared among different": 0.0014626093252386098, "software": 0.0002845284235800523, "dii at compile": 0.0015954424313694888, "bit vector which": 0.0029252186504772197, "the input signal": 0.0011967577181148839, "processing power": 0.0009736820813793117, "are described": 0.00047526897323693385, "introduce excessive": 0.0013846224627070106, "we proceed": 0.0005854695135064855, "effective control": 0.0013846224627070106, "sfg clustering": 0.004552359839619203, "barrel shifter": 0.0013846224627070106, "port is": 0.0010758036961629135, "functional": 0.0006311445549606146, "addition but it": 0.0015954424313694888, "marked into the": 0.0015954424313694888, "latency cannot": 0.0013846224627070106, "tain a more": 0.0015954424313694888, "solution for": 0.0004460390484560645, "acknowledgements the": 0.0006449522754235729, "conflict controller is": 0.0031908848627389776, "containing functional": 0.0015174532798730676, "to arrive at": 0.0008685012514944603, "half the critical": 0.0014626093252386098, "forbidden latency": 0.0015174532798730676, "with the first": 0.0007868663770608136, "parallel pipelined execution": 0.0015954424313694888, "processor": 0.003580919672509996, "properties are summarized": 0.0015954424313694888, "r vlsi": 0.0015174532798730676, "odd and even": 0.0013297298956069683, "on two": 0.0004914250139103778, "time proceeds": 0.0015174532798730676, "package for": 0.0008576332725958997, "a directed acyclic": 0.000918360933517762, "software executed": 0.0015174532798730676, "the described": 0.0008705472690073224, "be do": 0.0015174532798730676, "the collision": 0.0036957981631795273, "technology these": 0.0013846224627070106, "the costs": 0.000653753250369341, "for synthesis of": 0.0011188968692286204, "function": -0.0009009569417145621, "the sharing all": 0.0015954424313694888, "the operator area": 0.0031908848627389776, "components 4": 0.0011443279747342069, "band extensions and": 0.0015954424313694888, "tools and": 0.0006701301886366922, "bus": 0.002845234887892187, "as a number": 0.0011539171634024968, "but": -0.0023956235023521954, "separate pipeline stages": 0.0015954424313694888, "synthesis environment called": 0.0015954424313694888, "iii c": 0.0010758036961629135, "example this cycle": 0.0015954424313694888, "construction": 0.00010840055512052003, "related such that": 0.0015954424313694888, "iii d": 0.0011739226604214796, "parts are": 0.0008081799856686663, "c following this": 0.0015954424313694888, "inter connect storage": 0.0015954424313694888, "processor are": 0.0008639838166092414, "leads to": 0.0005319135775779363, "0 46": 0.0010574788767222516, "write signals": 0.0015174532798730676, "sdf semantics 9": 0.0015954424313694888, "do command": 0.0015174532798730676, "a much higher": 0.0009776854958319864, "influences both": 0.0015174532798730676, "to implement": 0.0010016194810358234, "wish": 0.0007069359431505119, "flip": 0.003551443522542976, "when using": 0.0005204679990899976, "qmf filterbank in": 0.0015954424313694888, "samples these are": 0.0015954424313694888, "the two output": 0.0015954424313694888, "and interconnection": 0.0010253429091426427, "such a structure": 0.0011539171634024968, "possible for": 0.00046949650517212475, "on an operator": 0.0015954424313694888, "depends on two": 0.0012223848018115746, "balanced we also": 0.0015954424313694888, "problem": -0.0009805731335741647, "descriptions that are": 0.001286935765330209, "minutes": 0.0004573815364995094, "flip flop on": 0.0015954424313694888, "is acknowledged through": 0.0015954424313694888, "pin": 0.0029698473737477635, "frame will be": 0.0015954424313694888, "ffl static": 0.0013846224627070106, "the interleaving": 0.0009853635829546053, "accelerator processor 8": 0.0015954424313694888, "ffl the": 0.00749677629162297, "processor core": 0.0011186825622243627, "or in": 0.00042007379416219654, "held high during": 0.0015954424313694888, "image encoding iii": 0.0015954424313694888, "unifying approach": 0.0011443279747342069, "sharing all": 0.0015174532798730676, "distinguish between the": 0.0008437312727219735, "sharing is not": 0.0013297298956069683, "definition of the": 0.0010837621284563836, "ing": 0.0005274840582237544, "level instructions this": 0.0015954424313694888, "proceeds": 0.0002698382164823183, "of the positions": 0.0010206659327183106, "operation asu": 0.0015174532798730676, "the accelerator a": 0.0015954424313694888, "which is the": 0.000813884111061062, "heterogeneous mix": 0.0015174532798730676, "the state transition": 0.0009361968897314682, "reservation table instance": 0.0031908848627389776, "46": 0.0002760545844111337, "cluster assigned to": 0.0015954424313694888, "operator and the": 0.0009937520700844357, "detail": 9.634308266412875e-05, "avoids that either": 0.0015954424313694888, "interval dii 2": 0.0015954424313694888, "a hp700 v": 0.0015954424313694888, "two succesive initiations": 0.0015954424313694888, "selection and operator": 0.0015954424313694888, "list scheduling algorithm": 0.0023482950996400556, "are determined by": 0.0007572264205844327, "example of the": 0.001332475132477597, "well as strobe": 0.0015954424313694888, "be effective": 0.0007195480936119896, "for behavioral synthesis": 0.0015954424313694888, "for the delay": 0.0012223848018115746, "diagram the": 0.0009626644516809223, "2 88 26": 0.0015954424313694888, "delay is a": 0.0013848877160523567, "resource conflicts": 0.0022373651244487255, "or data introduction": 0.0015954424313694888, "in1": 0.001251482434127472, "in2": 0.0013843573109523749, "that time": 0.0006304036431417543, "arrive at": 0.0005669029427940868, "the do is": 0.0015954424313694888, "architecture are": 0.0010407435364018847, "requires one": 0.0009153655416800478, "execute one or": 0.0015954424313694888, "all connections run": 0.0015954424313694888, "work automated synthesis": 0.0015954424313694888, "in clock": 0.0010574788767222516, "ffl the splitting": 0.0015954424313694888, "is obtained using": 0.0010635996404017374, "to one asu": 0.0015954424313694888, "as the delay": 0.0011967577181148839, "cycles needed": 0.001251722135800356, "data out of": 0.001286935765330209, "that will be": 0.0006119794721074575, "be further": 0.0005698864690503409, "asu micro": 0.0060698131194922705, "h 0 z": 0.0027697754321047135, "operators and some": 0.0015954424313694888, "original": -0.0001040644489177363, "the next cycle": 0.003356690607685861, "to specify": 0.0004409474444042594, "reconstruction techniques": 0.0015174532798730676, "accelerator component": 0.0030349065597461353, "and has": 0.0003473444863830649, "conference on": 0.000253601235825066, "micro instruction shifter": 0.006381769725477955, "the advantages": 0.0005228692713348087, "the lifetimes": 0.0010960534732021366, "believed to": 0.0008639838166092414, "idct": 0.001251482434127472, "shiftfbb barrel": 0.0015174532798730676, "based algorithm level": 0.0015954424313694888, "timing specs that": 0.0015954424313694888, "system control software": 0.0015954424313694888, "pipelined ip": 0.0015174532798730676, "vector is modeled": 0.0015954424313694888, "operation the": 0.001197647197803184, "micro instructions an": 0.0015954424313694888, "manifest rate": 0.0015174532798730676, "maximize the": 0.0005887292259230038, "saved": 0.00047420581464869784, "the filtering": 0.0010110789612550579, "output at": 0.0010758036961629135, "by the active": 0.001286935765330209, "minutes on a": 0.0011188968692286204, "time controller": 0.0015174532798730676, "a pipeline can": 0.0013848877160523567, "paths for high": 0.0015954424313694888, "subgraph that can": 0.0031908848627389776, "number of delay": 0.0013848877160523567, "asu data": 0.0015174532798730676, "controller is ready": 0.0015954424313694888, "sequence of micro": 0.0015954424313694888, "the edge": 0.0004742966412747558, "to have": 0.0004149444787644255, "registers will take": 0.0015954424313694888, "cycle delay": 0.0011739226604214796, "the delay": 0.0017467785723147375, "videophone terminal of": 0.0015954424313694888, "of veerle derudder": 0.0015954424313694888, "fadd1 cells": 0.0030349065597461353, "reservation table as": 0.0015954424313694888, "illustrated by means": 0.0014626093252386098, "1 z": 0.004993940527510481, "other without": 0.0011186825622243627, "proceeds this bit": 0.0015954424313694888, "the retiming": 0.0011739226604214796, "requires the dii": 0.0015954424313694888, "example the do": 0.0015954424313694888, "shown that": 0.00046585014455172044, "gets higher": 0.0013846224627070106, "every": -0.0002178555405158646, "instruction shifter is": 0.0015954424313694888, "and composition": 0.0009853635829546053, "summarized": 0.00030227008175299374, "on qmf": 0.0015174532798730676, "operations in": 0.0005134183222604887, "control signals": 0.0009626644516809223, "different steps": 0.0010758036961629135, "interleaved": 0.001110527925316388, "system control": 0.0065344628637767545, "d converter an": 0.0015954424313694888, "dering the": 0.001251722135800356, "example when": 0.0005854695135064855, "datapaths eurasip journal": 0.0015954424313694888, "accelerator data": 0.009104719679238406, "accelerator proces": 0.0015174532798730676, "filters for": 0.0009239495407948818, "b introduction": 1.6943773852175326e-05, "operation the do": 0.0015954424313694888, "pipeline conflict thus": 0.0015954424313694888, "indices": 0.0002870111728354234, "inflected to use": 0.0015954424313694888, "time scheduling of": 0.0012223848018115746, "instructions this leads": 0.0015954424313694888, "functions can": 0.0007104247490794644, "o 2 z": 0.006381769725477955, "data stream out": 0.0015954424313694888, "dsp algorithms algorithmic": 0.0015954424313694888, "and processing": 0.0007852680985630561, "excessive multiplexing cost": 0.0015954424313694888, "the work automated": 0.0015954424313694888, "a manifest rate": 0.0015954424313694888, "guidelines": 0.0005987089256731543, "10 ffl the": 0.0014626093252386098, "care and that": 0.0015954424313694888, "are with": 0.0007686750720911777, "next we present": 0.0010760097888250137, "this output is": 0.0026594597912139367, "a nonmanifest dii": 0.0015954424313694888, "as the conflict": 0.0031908848627389776, "initial state carries": 0.0015954424313694888, "put on the": 0.0011539171634024968, "cycles after": 0.0010758036961629135, "specs": 0.0010755976824332767, "conclusion in": 0.000653753250369341, "register will": 0.0012089130069245192, "diagram forbidden latencies": 0.0015954424313694888, "46 5 75": 0.0015954424313694888, "different operators": 0.0011739226604214796, "of h 0": 0.0010892732498114825, "optimization for interconnect": 0.0014626093252386098, "specification": 0.0010705001671057173, "state 11 out": 0.0015954424313694888, "easy task": 0.0010574788767222516, "decoding": 0.0006282863301010443, "to model": 0.00043432634920093495, "lc and a": 0.0015954424313694888, "digital signal": 0.0016163599713373326, "instruction decoding": 0.0011739226604214796, "architecture figure": 0.0010253429091426427, "reconstruction": 0.0009040738578526962, "roundoff": 0.0007569364066355301, "the methodology": 0.0007226837103471767, "consisting": 0.00037772137121470386, "blocks into": 0.0010407435364018847, "the latency of": 0.0008361240255368032, "and is": 0.00023408757526044598, "the second clock": 0.0015954424313694888, "cycle such": 0.0012089130069245192, "hardware operator": 0.0015174532798730676, "on the netlist": 0.0015954424313694888, "taking the": 0.0004647954919942686, "input consumption": 0.0015174532798730676, "developed currently": 0.0015174532798730676, "sequencing according": 0.0015174532798730676, "to perform the": 0.001265082574821642, "a large shareable": 0.0015954424313694888, "tap multiplications ffl": 0.0015954424313694888, "synthesizing a": 0.0012089130069245192, "into the shift": 0.0015954424313694888, "represented": -2.220267209623117e-06, "path": 0.0014814263195889617, "used as the": 0.0006599645373873964, "and io": 0.0013846224627070106, "obtained": -0.0012890888103039282, "using the timing": 0.0014626093252386098, "ffl interleaving": 0.0015174532798730676, "diagram is": 0.0017410945380146449, "to execute high": 0.0014626093252386098, "study": -7.418257998369764e-05, "specification of the": 0.0007474571404447331, "specific units asu": 0.0015954424313694888, "a regular structure": 0.001286935765330209, "also lists": 0.0011186825622243627, "at hand": 0.0014453674206943534, "behavioral specifications": 0.0011186825622243627, "cicruit": 0.0013843573109523749, "system allows to": 0.0013848877160523567, "structure and is": 0.001286935765330209, "ffl in dsp": 0.0015954424313694888, "serge vernalde from": 0.0015954424313694888, "software is used": 0.0015954424313694888, "advanced catv": 0.0015174532798730676, "description2 in z": 0.0015954424313694888, "highly": 0.0002997171065429293, "user requests": 0.0010960534732021366, "visible": 0.0003669904219457774, "sharing will": 0.0013068925727553508, "to the same": 0.0004464107034309847, "3 cycles": 0.0010960534732021366, "that aid": 0.001251722135800356, "and ready": 0.001251722135800356, "the same per": 0.0013848877160523567, "of dsp algorithms": 0.0014626093252386098, "is possible already": 0.0015954424313694888, "is a valid": 0.0008557252633682653, "asu latency": 0.0015174532798730676, "in the silage": 0.0015954424313694888, "called dolphin was": 0.0015954424313694888, "accelerator architecture figure": 0.0015954424313694888, "this purpose": 0.0005498293845302062, "can be saved": 0.0011967577181148839, "at hand an": 0.0013297298956069683, "responses of h": 0.0015954424313694888, "dii to": 0.0015174532798730676, "example is": 0.0004132541164781805, "m4": 0.0019703497765630007, "and cuts": 0.0013068925727553508, "given the nature": 0.0012223848018115746, "m1": 0.0020027420216316726, "m0": 0.0051079143425855535, "m3": 0.0008395691473842046, "the tool": 0.0007104247490794644, "controller the state": 0.0015954424313694888, "by using runtime": 0.0015954424313694888, "fig 12 the": 0.0011967577181148839, "stages and a": 0.0013848877160523567, "2 input nand": 0.0013297298956069683, "that either": 0.000624469723422509, "koch efficient": 0.0015174532798730676, "supported by": 0.00027881063033695304, "corresponds to": 0.00042010375559389893, "example state": 0.0013846224627070106, "mm data": 0.0015174532798730676, "is presented": 0.00038908874209796495, "within a collision": 0.0015954424313694888, "more flexibility": 0.0008639838166092414, "taken in the": 0.0010023142594309234, "filtering of the": 0.0012223848018115746, "phone": 0.0006724522096574149, "into automatically": 0.0015174532798730676, "imec kapeldreef 75": 0.0015954424313694888, "example accelerator": 0.0015174532798730676, "10 ffl": 0.0012089130069245192, "nonmanifest rate or": 0.0015954424313694888, "e finally": 0.0010758036961629135, "must": -0.0010972569311392577, "now show": 0.0005596222857938217, "therefore comply": 0.0015174532798730676, "1997": 0.0002535526718197376, "clustering is": 0.0019044777311382284, "mm": 0.0006363913903087789, "work": -0.003151977556519407, "the processing of": 0.003963830225842266, "operator description multfbb": 0.0015954424313694888, "operations are shareable": 0.0015954424313694888, "counterflow": 0.0011736978571544514, "identified the": 0.0008341075743359376, "latency to achieve": 0.0015954424313694888, "comparison addsubfbb flag": 0.0015954424313694888, "ms": 0.0005031539093149886, "a bitparallel": 0.0030349065597461353, "subsignals can": 0.0015174532798730676, "introduced by the": 0.0015855320903369065, "also used": 0.0005596222857938217, "the borders": 0.0010407435364018847, "controller and": 0.0018307310833600957, "indicated": 0.0002239445310679284, "the third and": 0.0009558353059309957, "dolphin": 0.004153071932857125, "shared we": 0.0013846224627070106, "dynamic scheduling": 0.0016572831751822611, "delays are": 0.0008033800762168479, "indicates": 0.00017450996074499603, "no pipeline": 0.0013846224627070106, "ffl many": 0.001251722135800356, "13 14 15": 0.0009776854958319864, "scheduling": 0.004046556011173891, "11 the presence": 0.0015954424313694888, "cluster sched": 0.0015174532798730676, "longer be arbitrarily": 0.0015954424313694888, "of data": 0.0009143576088042562, "instruction bus or": 0.0015954424313694888, "is steered by": 0.0015954424313694888, "example braries the": 0.0015954424313694888, "of quadrature": 0.0024178260138490383, "process that leads": 0.0013848877160523567, "provide": -0.0002704784611747599, "bitparallel operators": 0.0030349065597461353, "clustering and assignment": 0.0031908848627389776, "initiation instances": 0.0015174532798730676, "indicated in figure": 0.0010206659327183106, "scheduling algorithm": 0.0021586442808359686, "rate sub": 0.0015174532798730676, "based algorithm": 0.0006449522754235729, "can be shown": 0.0005392620682143531, "better then": 0.0012089130069245192, "gate": 0.001057778877824505, "a reservation": 0.002993384113871723, "require read": 0.0015174532798730676, "standard cell": 0.00399117881849563, "initiations in order": 0.0014626093252386098, "into canonical signed": 0.0015954424313694888, "here to": 0.0007134200753586402, "we only consider": 0.0007868663770608136, "description": -8.32603118302751e-06, "systems is called": 0.0015954424313694888, "the tool copes": 0.0015954424313694888, "earlier": 4.011070437168813e-05, "snippet of": 0.0013068925727553508, "pipeline is not": 0.0014626093252386098, "synthesized out": 0.0015174532798730676, "controller handles micro": 0.0015954424313694888, "two asu clusters": 0.0015954424313694888, "high throughputsignal": 0.0015174532798730676, "buses of the": 0.0015954424313694888, "tools 7 8": 0.0015954424313694888, "parallel": -0.0001537117544711996, "7 construction of": 0.0015954424313694888, "conditions ffl the": 0.0013848877160523567, "the data rates": 0.0013848877160523567, "flow is supported": 0.0015954424313694888, "encoding algorithms": 0.0013068925727553508, "provide looping and": 0.0015954424313694888, "simple delay": 0.0013846224627070106, "known as the": 0.0006793949273320327, "acknowledged": 0.001211436631850557, "to model the": 0.0006971407326440786, "the individual": 0.00047332846214460066, "complexity": -4.742140393000872e-05, "algorithms": -0.0013859932778615242, "buffering the": 0.0013068925727553508, "target clock": 0.0026137851455107016, "8 a": 0.0005157431168394973, "order": -0.0021880277336043534, "force directed scheduling": 0.0013297298956069683, "following steps": 0.0006725810072459339, "executed": 0.00015309112202404606, "kyosun kim": 0.0015174532798730676, "11 gates": 0.0015174532798730676, "often expanded to": 0.0015954424313694888, "the moment just": 0.0015954424313694888, "a new initiation": 0.004786327294108467, "behavior on the": 0.0011741475498200278, "controller is": 0.006407558791760335, "controller ip": 0.0015174532798730676, "form expression": 0.0010758036961629135, "complexity and processing": 0.0015954424313694888, "executes": 0.0003354565558434232, "to distinguish": 0.0004945882754476639, "system for": 0.0003490770212401472, "data throughput": 0.0013846224627070106, "theory on": 0.0008916729514005771, "the2": 0.0013843573109523749, "with pipeline registers": 0.0015954424313694888, "automatically rather": 0.0015174532798730676, "expresses the": 0.0007497113124241446, "states are marked": 0.0013848877160523567, "is not possible": 0.0005680015923183814, "writing": 0.0002993482952758646, "1 typically consist": 0.0015954424313694888, "production": 0.00043180796379249826, "define w": 0.0011443279747342069, "assigned clusters asu": 0.0015954424313694888, "cells for example": 0.0014626093252386098, "performed as indicated": 0.0015954424313694888, "408": 0.0008915021982501748, "then": -0.0009069702122547866, "the two channel": 0.0015954424313694888, "table also": 0.0008705472690073224, "the same asu": 0.0015954424313694888, "cell technology": 0.0015174532798730676, "3 controller": 0.0013846224627070106, "latter is determined": 0.0015954424313694888, "defines the": 0.0005365716579286504, "cycle the initial": 0.0015954424313694888, "multiplexing operator and": 0.0015954424313694888, "band": 0.0004841208007761794, "they": -0.0005609512014833087, "high in this": 0.0013297298956069683, "and therefore that": 0.0011356121174497548, "the art clustering": 0.0015954424313694888, "bank": 0.0033315837759491642, "for high throughputsignal": 0.0015954424313694888, "cmos li a": 0.0015954424313694888, "omplex digital": 0.0015174532798730676, "terms of the": 0.0004229897227853463, "this case": 0.00012654891875249786, "to speed": 0.0006852993475209068, "technology cmos": 0.0015174532798730676, "sfg a": 0.0015174532798730676, "idct functions in": 0.0015954424313694888, "on the definition": 0.0010023142594309234, "area can be": 0.0012223848018115746, "execute both at": 0.0015954424313694888, "each": -0.005377988412166385, "flow for the": 0.0011741475498200278, "are annotated": 0.0009626644516809223, "earlier the start": 0.0015954424313694888, "compfbb comparison addsubfbb": 0.0015954424313694888, "fix the runtime": 0.0015954424313694888, "assignment process": 0.0012089130069245192, "16 that an": 0.0015954424313694888, "work is also": 0.0011188968692286204, "efficient control": 0.0015174532798730676, "two channel": 0.002769244925414021, "with the": 1.2491537245766518e-05, "ideal approach": 0.0013846224627070106, "care of two": 0.0015954424313694888, "reservation table fig": 0.0015954424313694888, "core of the": 0.0009020221800379237, "path 1894 2": 0.0015954424313694888, "a do command": 0.0015954424313694888, "transition diagram": 0.0028879933550427666, "next through sfg": 0.0015954424313694888, "2 z we": 0.0012519619293129614, "the designer who": 0.0014626093252386098, "katholieke universiteit": 0.0015174532798730676, "support of": 0.0005698864690503409, "are often": 0.00045300590069065816, "network": 8.228252895993088e-05, "4 to": 0.0004842135264610628, "indicate the": 0.000531488385749504, "dii it": 0.0015174532798730676, "dii 2 3": 0.0015954424313694888, "in equivalent": 0.0011739226604214796, "architecture of the": 0.0016504765601768707, "a directed": 0.0005625047443387692, "use of three": 0.0013297298956069683, "into accelerator processors": 0.0015954424313694888, "architecture of a": 0.0020610774529396083, "writing of this": 0.001286935765330209, "resulting cicruit properties": 0.0015954424313694888, "a datapath of": 0.0015954424313694888, "adder data": 0.0015174532798730676, "be do doack": 0.0015954424313694888, "muxfbb signal selection": 0.0015954424313694888, "14 bit": 0.0013068925727553508, "samples these": 0.0013846224627070106, "sfg such": 0.0015174532798730676, "or dii cycle": 0.0015954424313694888, "standard": -0.0007039542252057129, "synthesis force": 0.0015174532798730676, "is introduced": 0.0005581955351213531, "does not": 5.561463698314418e-05, "the third": 0.0002917517572112678, "asu and": 0.0015174532798730676, "of one sfg": 0.0015954424313694888, "can be distinguished": 0.001051939269856453, "registers residing": 0.0015174532798730676, "the positions": 0.0006582998393810344, "for an accelerator": 0.0015954424313694888, "two 0 5": 0.0015954424313694888, "cannot be applied": 0.0008729521382860745, "are easily": 0.0006606116458225993, "filter": 0.0032120662929928925, "signal processing issues": 0.0015954424313694888, "leftmost one": 0.002503444271600712, "developed by": 0.0005775343567666387, "discussed in literature": 0.0013297298956069683, "formance the": 0.0010960534732021366, "la instead of": 0.0015954424313694888, "latency cannot equal": 0.0015954424313694888, "pipeline can be": 0.0013848877160523567, "blocks 1 processor": 0.0015954424313694888, "processing area": 0.0015174532798730676, "one this": 0.0007357411430710065, "already": -6.78643469913983e-05, "and derive": 0.0007647348991468302, "lifetimes of": 0.0010758036961629135, "architecture effective control": 0.0015954424313694888, "one asu to": 0.0015954424313694888, "a closed": 0.000620606322822247, "input and output": 0.0015403070746202428, "of the overall": 0.0007572264205844327, "li a": 0.0009853635829546053, "sequences micro": 0.0015174532798730676, "are called": 0.0004611030749491718, "after the accelerator": 0.0015954424313694888, "controller processor": 0.0015174532798730676, "operations which have": 0.0013297298956069683, "c omplex digital": 0.0015954424313694888, "non manifest": 0.0015174532798730676, "organizes the run": 0.0015954424313694888, "throughput dsp applications": 0.0015954424313694888, "initiation of a": 0.0012519619293129614, "and method": 0.0009522388655691142, "vector this next": 0.0015954424313694888, "specs that were": 0.0015954424313694888, "tor": 0.0006491811721685236, "top": 0.00010108523355435511, "sfg therefore": 0.0015174532798730676, "finally a complete": 0.0014626093252386098, "sharing will only": 0.0015954424313694888, "technology for": 0.0008397299535798347, "such highly pipelined": 0.0015954424313694888, "insert pipeline registers": 0.0015954424313694888, "rates": 0.000550317831446954, "the clustered": 0.003521767981264439, "the design steps": 0.0031908848627389776, "a the accelerator": 0.0015954424313694888, "architecture that allows": 0.0013297298956069683, "instruction shifter when": 0.0015954424313694888, "defined for": 0.0005790976878999408, "accelerator executes": 0.0015174532798730676, "by synthesizing a": 0.0015954424313694888, "application area of": 0.0014626093252386098, "b 3001 leuven": 0.0015954424313694888, "per clock": 0.0010758036961629135, "following reason": 0.0010253429091426427, "tool": 0.000558587812742101, "registers in": 0.001626199231049071, "component design": 0.0013846224627070106, "compressor": 0.001010885342151026, "by clustering": 0.0009977947046239076, "filter qmf bank": 0.0015954424313694888, "maximal cluster": 0.0013846224627070106, "be revised even": 0.0015954424313694888, "to execute": 0.0014526405793831884, "are balanced we": 0.0014626093252386098, "out of start": 0.0015954424313694888, "target": 0.0009369069327019579, "length decoder motion": 0.0015954424313694888, "marking of": 0.0010758036961629135, "anaheim california": 0.0010253429091426427, "valid schedule using": 0.0015954424313694888, "of an a": 0.0011539171634024968, "designer who knows": 0.0015954424313694888, "shared we conclude": 0.0015954424313694888, "it also": 0.000375258960606495, "this data": 0.0005870930532428403, "hold and more": 0.0015954424313694888, "encoding algorithms the": 0.0015954424313694888, "wish to generate": 0.0013297298956069683, "functions in": 0.0004988770553014325, "a proper shift": 0.0015954424313694888, "edit compile test": 0.0014626093252386098, "thus wether a": 0.0015954424313694888, "to the asu": 0.0031908848627389776, "mirror symmetrical and": 0.0015954424313694888, "ram": 0.0004841208007761794, "during the": 0.0004650635726162335, "filters h 0": 0.0015954424313694888, "6 an asu": 0.0015954424313694888, "represented in the": 0.0015795884500997416, "in the previous": 0.00037341511526461826, "three signals do": 0.0015954424313694888, "that are": 8.959335125306997e-05, "clustered sfg cluster": 0.0015954424313694888, "accelerator the example": 0.0015954424313694888, "makes both stand": 0.0015954424313694888, "19 to get": 0.0013848877160523567, "put on": 0.0009239495407948818, "are three sources": 0.0015954424313694888, "for videotelephony": 0.0015174532798730676, "ffl optimization": 0.0030349065597461353, "called forbidden": 0.0015174532798730676, "latency": 0.0034327942076606633, "tr cathedral iii": 0.0015954424313694888, "structure timing": 0.0015174532798730676, "controller is explained": 0.0015954424313694888, "path synthesis functional": 0.0015954424313694888, "latter": 0.00010274377119673664, "instructions tuples": 0.0015174532798730676, "while clusters": 0.0013846224627070106, "implemented hard": 0.0015174532798730676, "by an expansion": 0.0015954424313694888, "defined by the": 0.0005341174154742809, "maxi": 0.0009851748882815003, "that was": 0.00046666429159204244, "and some": 0.0003959530752843479, "potkonjak kyosun": 0.0015174532798730676, "speed up the": 0.0008516452329815376, "the start signal": 0.004387827975715829, "synthesis of accelerator": 0.0015954424313694888, "is called": 0.0006858681607765124, "n 1 p": 0.00032584280968910555, "provide looping": 0.0015174532798730676, "to separate": 0.0006775731157157693, "specification to implementation": 0.0015954424313694888, "vector is": 0.0029685782600896407, "used to reconstruct": 0.0012519619293129614, "top below": 0.0015174532798730676, "are fed": 0.0009736820813793117, "maximal throughput": 0.0013846224627070106, "as a set": 0.0007105608457746905, "conflict model that": 0.0015954424313694888, "following steps are": 0.0013297298956069683, "parts acknowledgements the": 0.0014626093252386098, "work of maryse": 0.0015954424313694888, "phase": 0.0001265246849495962, "o tuple io": 0.0031908848627389776, "acknowledgements": 0.00024124170125514198, "journal on embedded": 0.001286935765330209, "instructions such": 0.0010960534732021366, "is defined for": 0.0009241265426226204, "qmf reservation": 0.0015174532798730676, "from the asu": 0.0015954424313694888, "asu sharing is": 0.0015954424313694888, "the accelerator algorithm": 0.0031908848627389776, "flop": 0.003508682275385275, "flow": 0.0010130973240769663, "reservation table can": 0.0015954424313694888, "multiplications ffl": 0.0015174532798730676, "fails and": 0.0010253429091426427, "table instance": 0.0030349065597461353, "of the do": 0.0027697754321047135, "bit the accelerator": 0.0015954424313694888, "is marked": 0.000667708538400089, "right as time": 0.0015954424313694888, "has a": 0.00018329448118102056, "delay operations": 0.002769244925414021, "to perform": 0.0005863437490845896, "this filter": 0.0023478453208429593, "clustered sfg": 0.0015174532798730676, "several sfg frames": 0.0015954424313694888, "the schedule in": 0.0011356121174497548, "application specific dsp": 0.0014626093252386098, "clusters containing input": 0.0015954424313694888, "not hold": 0.0005204679990899976, "this paper the": 0.0005583024691319128, "eurasip": 0.0006987363520770827, "following this": 0.0007533622631798849, "inputs and": 0.0006324201341284208, "minimization of the": 0.000918360933517762, "in table": 0.00111705387844887, "retiming and buffering": 0.0015954424313694888, "operations and": 0.0005567782555583678, "integration vlsi": 0.0025919514498277244, "nonmanifest rate": 0.0015174532798730676, "subband cod ing": 0.0015954424313694888, "into automatically compiled": 0.0015954424313694888, "no longer be": 0.000828800331190286, "time and apply": 0.0015954424313694888, "vec tor": 0.001251722135800356, "4 it": 0.0005553703146908808, "implementation": -0.0005322834376411757, "delays": 0.0003432794207660663, "output at the": 0.0013848877160523567, "new initiation are": 0.0015954424313694888, "consisting of the": 0.0013454197083643759, "stream out": 0.0015174532798730676, "fix the": 0.0013812377580797166, "adequate": 0.00038233509802260975, "control thread": 0.0026137851455107016, "tools and retiming": 0.0015954424313694888, "11 using the": 0.0013297298956069683, "a forbidden latency": 0.0015954424313694888, "do": -0.0075473086397248295, "pin of": 0.0013846224627070106, "strobes the": 0.0013846224627070106, "de": 0.00013964695318552524, "share ffl many": 0.0015954424313694888, "non zero": 0.000518092815109797, "all clusters covers": 0.0015954424313694888, "processors containing": 0.001251722135800356, "reconstruct": 0.0005497240935718511, "toolbox": 0.000789491737794011, "the problem": 0.00011795738484165844, "dct case": 0.0015174532798730676, "wouters": 0.0013843573109523749, "and gate the": 0.0013848877160523567, "runs": 0.00014792874814179745, "state 3": 0.0010110789612550579, "operation lengths and": 0.0015954424313694888, "12 is constructed": 0.0015954424313694888, "vector this": 0.0019253289033618446, "tables minimizing": 0.0015174532798730676, "will be available": 0.001051939269856453, "micro instruction set": 0.0015954424313694888, "strobe has a": 0.0015954424313694888, "asus and interconnection": 0.0015954424313694888, "be ffl optimization": 0.0015954424313694888, "the accelerator controller": 0.017549866745064376, "matrix of": 0.0004821949564839884, "34th": 0.0007225453182157429, "and the processing": 0.0011539171634024968, "into a": 0.0005108547680994808, "and datapath are": 0.0014626093252386098, "asu operator": 0.0015174532798730676, "automatic": 0.00018738138654039157, "tion the": 0.0006428098124935373, "ffl high throughput": 0.0015954424313694888, "the ready": 0.0009423445557992961, "storage register": 0.0013846224627070106, "dat apath the": 0.0015954424313694888, "sched ule": 0.001251722135800356, "pls a scheduler": 0.0015954424313694888, "these cells for": 0.0015954424313694888, "hardware blocks 1": 0.0015954424313694888, "multiplexing switches the": 0.0015954424313694888, "7 an initiation": 0.0015954424313694888, "detection": 0.0004222446439854577, "it sequences": 0.0015174532798730676, "depends": -4.179501455764419e-05, "key functions ffl": 0.0015954424313694888, "target accelerator": 0.0015174532798730676, "w2": 0.0008395691473842046, "schedule the": 0.0007226837103471767, "multiplier delay": 0.0015174532798730676, "cluster schedule using": 0.0015954424313694888, "with this": 0.00028291044378750424, "techniques": -0.0003540485859660686, "embedded in": 0.0006385907766710216, "expansion step": 0.0013068925727553508, "of two key": 0.0015954424313694888, "which a conflict": 0.0015954424313694888, "that lead": 0.0007941167388877198, "silage behavioral": 0.0015174532798730676, "a processor interface": 0.0031908848627389776, "the timing view": 0.0031908848627389776, "a one cycle": 0.0012519619293129614, "bit reverse are": 0.0015954424313694888, "cost and therefore": 0.0015954424313694888, "m1 m3": 0.0013846224627070106, "after a": 0.00040445045398180315, "to the other": 0.0005888420092996175, "approach": -0.0022396325948080896, "existing data path": 0.0015954424313694888, "irregular structure of": 0.0014626093252386098, "we": -0.01904637445735052, "terms": -0.000604802173978545, "occurs after": 0.0009423445557992961, "operator ffl the": 0.0015954424313694888, "as motion estimation": 0.0014626093252386098, "such application": 0.0011186825622243627, "however": -0.0012896575373368341, "pipelining in high": 0.0014626093252386098, "a system": 0.0005901519635203806, "signals crossing": 0.0015174532798730676, "operations like": 0.0010960534732021366, "shown on": 0.0014922520613093702, "and have": 0.0004051720473698215, "both at a": 0.0015954424313694888, "upon the": 0.0004914250139103778, "path resource": 0.0015174532798730676, "conflicts introduced": 0.0013068925727553508, "scheduling schedule reservation": 0.0015954424313694888, "is acyclic": 0.0008705472690073224, "integration of": 0.0006058343316915925, "used to tune": 0.0013848877160523567, "irregular": 0.0008636159275849965, "with one row": 0.0014626093252386098, "extracts": 0.0006166955420873392, "strobes": 0.001251482434127472, "is no global": 0.0013297298956069683, "multiplexing cost and": 0.0031908848627389776, "and on the": 0.0006107596053548404, "cod": 0.0011184683372986207, "includes expansion of": 0.0015954424313694888, "are assumed": 0.0004914250139103778, "exceeds": 0.0007620406676610112, "manifest rate and": 0.0015954424313694888, "requests": 0.00031631027887029127, "are three": 0.0005111178689672206, "cost and data": 0.0015954424313694888, "digital filters h": 0.0015954424313694888, "con": 0.00023170214562709063, "this state": 0.0022491339372724337, "no conflict all": 0.0015954424313694888, "thread such": 0.0015174532798730676, "controller through a": 0.0015954424313694888, "get the": 0.0004294798280404897, "who knows the": 0.0015954424313694888, "execution of this": 0.0009855523499245201, "accelerator processor is": 0.0015954424313694888, "unifying approach to": 0.0013297298956069683, "controller architecture allowing": 0.0015954424313694888, "polynomial": 0.00018113746403518633, "current one": 0.0009329296555333567, "used to perform": 0.0008516452329815376, "system called": 0.0008916729514005771, "needed to decide": 0.0012223848018115746, "chosen we next": 0.0015954424313694888, "conference": 4.404328041632491e-05, "processor has": 0.0006826910855784794, "just after": 0.0008916729514005771, "the scheduling": 0.001856103955287406, "asu microinstruction": 0.0015174532798730676, "succesive initiations": 0.0015174532798730676, "evaluate that": 0.0013846224627070106, "been": -0.0023544659429674476, "2007 n": 0.0009626644516809223, "run point": 0.0015174532798730676, "processor interface ffl": 0.0015954424313694888, "proceedings of the": 0.0002843438255708993, "inter connect": 0.0024178260138490383, "this interleaving": 0.0013846224627070106, "to thank karl": 0.0015954424313694888, "inside an": 0.0009853635829546053, "h de man": 0.0013297298956069683, "operations are": 0.0031299920141467014, "3 clustering": 0.0012089130069245192, "tor upon": 0.0015174532798730676, "library ffl": 0.001251722135800356, "in teruniversitary": 0.0015174532798730676, "cluster sched ule": 0.0015954424313694888, "and on": 0.00040229836764361557, "this new": 0.0005088412132954451, "k z": 0.0016794599071596693, "in literature 21": 0.0015954424313694888, "pipelined execution of": 0.0013848877160523567, "applied": -0.0005939971190835104, "case the processing": 0.0014626093252386098, "knows the application": 0.0015954424313694888, "sfg frames is": 0.0015954424313694888, "table construction": 0.0013068925727553508, "1 p": 0.00020564010684587095, "corresponds to one": 0.0009937520700844357, "cess in this": 0.0015954424313694888, "wired and have": 0.0015954424313694888, "n": -0.0008080252212133487, "complex algorithms": 0.001251722135800356, "maximize the cluster": 0.0015954424313694888, "easily derived out": 0.0015954424313694888, "accelerator controller by": 0.0015954424313694888, "microinstruction tuple asu": 0.0015954424313694888, "bitparallel asu": 0.0015174532798730676, "sources of": 0.0006629499372543201, "aid": 0.0004417037752323981, "property": -3.003494283664682e-05, "will concentrate on": 0.0009425250815762692, "pipelined datapaths have": 0.0015954424313694888, "on an": 0.000537146863748704, "pipeline out": 0.0015174532798730676, "iii a iii": 0.0014626093252386098, "but it has": 0.0009361968897314682, "start can": 0.0015174532798730676, "example concerns": 0.0015174532798730676, "p 9 9": 0.0013297298956069683, "complete sfg this": 0.0015954424313694888, "the accelerator executes": 0.0015954424313694888, "2 initial collision": 0.0015954424313694888, "on the asu": 0.0015954424313694888, "are ffl": 0.0016067601524336957, "reverse are": 0.0013846224627070106, "we proceed as": 0.0009425250815762692, "of pipelined data": 0.0015954424313694888, "and output production": 0.0015954424313694888, "shifter is used": 0.0015954424313694888, "containing": 9.178047844898572e-05, "example of": 0.0005207196135343277, "crossing the boundary": 0.0015954424313694888, "a manual": 0.0009423445557992961, "example braries": 0.0015174532798730676, "perform": -0.0001304428096334811, "standard cell netlist": 0.0015954424313694888, "operations are assigned": 0.0029252186504772197, "silicon area there": 0.0015954424313694888, "clusters define the": 0.0015954424313694888, "selection increment": 0.0015174532798730676, "complex": 1.9986883634841152e-05, "containing input": 0.0015174532798730676, "is believed to": 0.0011188968692286204, "will be present": 0.001286935765330209, "avoids": 0.00035250891503172305, "s complex": 0.001251722135800356, "several": -0.00026896013041195554, "a new version": 0.0011035166038871735, "path operators": 0.0013846224627070106, "flop dff": 0.0015174532798730676, "sched": 0.0007985411674507317, "residing on": 0.0009853635829546053, "nil": 0.0006581737766006091, "consumption and output": 0.0015954424313694888, "follows the": 0.000372074626814739, "numerical": 0.0001472870715315717, "regfilefbb": 0.0013843573109523749, "hand": -0.00034996395108041636, "design synthesis of": 0.001286935765330209, "matrix of fadd1": 0.0015954424313694888, "the addition": 0.0005099765996984204, "are a library": 0.0015954424313694888, "of asu micro": 0.0015954424313694888, "development of the": 0.0007988471219210194, "opera tors": 0.001251722135800356, "shifter compfbb": 0.0015174532798730676, "cycle": 0.0026020299857895494, "it finally": 0.0011186825622243627, "done with": 0.0006385907766710216, "accelerators with": 0.0013846224627070106, "van rompaey and": 0.0015954424313694888, "scheduling algorithm is": 0.002207033207774347, "sfg snippet": 0.0015174532798730676, "present more recent": 0.0014626093252386098, "obtained provided": 0.0013068925727553508, "visible as multiplexing": 0.0015954424313694888, "savings": 0.0004703583663271372, "some corresponding": 0.0013068925727553508, "clustering of": 0.0016572831751822611, "gets higher as": 0.0015954424313694888, "assigned clusters": 0.0015174532798730676, "of a data": 0.0007897942250498708, "the": 0, "iv by synthesizing": 0.0015954424313694888, "of such application": 0.0015954424313694888, "one row per": 0.0014626093252386098, "strobe signals for": 0.0015954424313694888, "acknowledged through the": 0.0015954424313694888, "pipeline therefore we": 0.0015954424313694888, "distinguish between": 0.0005240798847096162, "proposed": -0.0001518250756753146, "view obtained from": 0.0015954424313694888, "position one indicates": 0.0015954424313694888, "acteristics": 0.001251482434127472, "that sharing area": 0.0015954424313694888, "parallel hardware units": 0.0015954424313694888, "hand is in": 0.0014626093252386098, "i of": 0.00038639515668214094, "the architecture": 0.00170516839489789, "shifted one": 0.001251722135800356, "to the accelerator": 0.0031908848627389776, "of the conflict": 0.0011967577181148839, "2 channel": 0.0013068925727553508, "introduced by": 0.0012789090992110753, "power ii overview": 0.0015954424313694888, "a table with": 0.0011741475498200278, "7 8 which": 0.0014626093252386098, "a scheme is": 0.0011539171634024968, "state diagram": 0.005126714545713213, "are ffl static": 0.0015954424313694888, "processors are": 0.0006094301002083608, "the scheduling as": 0.0015954424313694888, "occuring e the": 0.0015954424313694888, "with a small": 0.000714565381443944, "combined hardware selection": 0.0015954424313694888, "obtain these": 0.0010253429091426427, "our example": 0.0006130890871828258, "a 2": 0.00028660157492078507, "vector which is": 0.0022377937384572407, "operations in the": 0.0007498549352809309, "within one cluster": 0.0014626093252386098, "we now": 0.00022745829815832327, "operator and": 0.000704564640028445, "two output operations": 0.0015954424313694888, "requirements impose the": 0.0015954424313694888, "also netlist": 0.0015174532798730676, "are mirror symmetrical": 0.0015954424313694888, "do so within": 0.0015954424313694888, "path resource conflicts": 0.0015954424313694888, "path length": 0.0007809878268350354, "is a": 1.2213808566861725e-05, "this next": 0.0012089130069245192, "takes microinstruction resource": 0.0015954424313694888, "accelerator proces sors": 0.0015954424313694888, "controller ffl": 0.0015174532798730676, "rate is": 0.0005567782555583678, "dii allows to": 0.0015954424313694888, "define w fix": 0.0015954424313694888, "data paths ffl": 0.0015954424313694888, "specific one the": 0.0015954424313694888, "advanced": 0.0002733752763070271, "are used to": 0.00041989815673097595, "multiplexing": 0.004852394882877996, "common in": 0.0006852993475209068, "structure is used": 0.0012223848018115746, "store reservation table": 0.0015954424313694888, "a b": 0.0009348518486099801, "steps to realise": 0.0015954424313694888, "work automated": 0.0015174532798730676, "use a latch": 0.0015954424313694888, "a d": 0.0004935288640186023, "ffl static and": 0.0015954424313694888, "specific": -0.00010835320739188898, "netlist to an": 0.0015954424313694888, "ramesh karri methodology": 0.0015954424313694888, "follows the cluster": 0.0015954424313694888, "algorithm is": 0.0006975953589243503, "are produced the2": 0.0015954424313694888, "arbitrary": -3.059349281632859e-05, "paper the work": 0.0014626093252386098, "former is the": 0.0014626093252386098, "interconnection buses of": 0.0015954424313694888, "steered by": 0.0015174532798730676, "a video phone": 0.0015954424313694888, "of add": 0.0011739226604214796, "cathedral 3": 0.0015174532798730676, "derived out": 0.004552359839619203, "is performed": 0.0003701829067187787, "c a b": 0.0018723937794629364, "the controller that": 0.0013848877160523567, "expression for": 0.0005713941125193997, "an and gate": 0.0011356121174497548, "is integrated into": 0.0011741475498200278, "data variable length": 0.0015954424313694888, "operation which": 0.0008130996155245355, "micro instructions on": 0.0015954424313694888, "acyclic graph dag": 0.0010892732498114825, "the user": 0.0007004767165846205, "tied to a": 0.0012519619293129614, "the do": 0.007285204754813193, "global decision making": 0.0015954424313694888, "local controller handles": 0.0015954424313694888, "mix of": 0.0008286415875911306, "the cluster latency": 0.0031908848627389776, "tool a formal": 0.0015954424313694888, "manual pro cess": 0.0015954424313694888, "and the architecture": 0.001286935765330209, "that generates the": 0.0010409429125582835, "constructed with the": 0.0011741475498200278, "number of clock": 0.0023482950996400556, "architecture p": 0.0011443279747342069, "data path": 0.02487136490528109, "vector indicates": 0.0015174532798730676, "valid pipeline": 0.0015174532798730676, "a key": 0.0005122650873615213, "between two asu": 0.0015954424313694888, "core": 0.0006842957362204168, "is called collision": 0.0014626093252386098, "and bit reverse": 0.0015954424313694888, "pls": 0.0011736978571544514, "here to obtain": 0.0013848877160523567, "minimization": 0.00031020858144415847, "longer be": 0.0007497113124241446, "related such": 0.0015174532798730676, "found out of": 0.0015954424313694888, "these clusters automatically": 0.0015954424313694888, "that sharing is": 0.0015954424313694888, "constructive": 0.0004417037752323981, "mirror filter qmf": 0.0015954424313694888, "as algorithmic feedback": 0.0015954424313694888, "the counterflow pipeline": 0.0014626093252386098, "approach to the": 0.0006584259504613756, "z and o": 0.005850437300954439, "properties": -0.00046443696498958963, "z and h": 0.002573871530660418, "proceed": 0.00022164932759307604, "it needs": 0.0006852993475209068, "the dii to": 0.0015954424313694888, "key element this": 0.0015954424313694888, "be present": 0.0007608713291248361, "containing a": 0.0005713941125193997, "of the processor": 0.0016166696188414204, "the proposed accelerator": 0.0015954424313694888, "and branching": 0.0010253429091426427, "signal is also": 0.0015954424313694888, "such components": 0.0011186825622243627, "cycle at": 0.0022373651244487255, "but with a": 0.0008437312727219735, "design flow": 0.0057216398736710345, "algorithms as": 0.0006933320403422688, "within i": 0.0012089130069245192, "butterfly accelerator": 0.0015174532798730676, "from left to": 0.0007498549352809309, "or ing the": 0.0015954424313694888, "excessive multiplexing": 0.0015174532798730676, "runtime": 0.001477938622750855, "hardware sharing": 0.0069231123135350525, "using runtime": 0.0013068925727553508, "length of": 0.0002917517572112678, "is shown in": 0.0007459826882707465, "for the synthesis": 0.0011035166038871735, "we use the": 0.00031438218340560975, "presence": 0.000266721496053145, "microinstruction resource": 0.0015174532798730676, "the initial state": 0.002207646268950417, "active silicon area": 0.0015954424313694888, "interconnection cost": 0.002769244925414021, "it has": 0.0003412423878373164, "least 3 cycles": 0.0015954424313694888, "coprocessor components 4": 0.0015954424313694888, "summarized in table": 0.0007988471219210194, "balanced": 0.00040293645236886395, "initiation latencies": 0.0030349065597461353, "california united states": 0.0006568988639549871, "qmf banks is": 0.0015954424313694888, "p schaumont b": 0.0015954424313694888, "for the example": 0.0007547388266703595, "the guidelines": 0.001251722135800356, "4 sharing": 0.0013846224627070106, "rely": 0.000293590524582684, "might be inflected": 0.0015954424313694888, "compression": 0.0008668572883342644, "regfilefbb register file": 0.0015954424313694888, "environment ffl": 0.0011443279747342069, "prefer one": 0.0013068925727553508, "support it": 0.0011186825622243627, "asu 0 and": 0.0015954424313694888, "class": -7.015748412378816e-05, "of today s": 0.0009855523499245201, "table can": 0.0009239495407948818, "the qmf reservation": 0.0015954424313694888, "streams requires": 0.0013846224627070106, "way": -0.0010470305215787871, "buffering the retiming": 0.0015954424313694888, "miodrag potkonjak kyosun": 0.0015954424313694888, "was": -0.002451432833935412, "a hardware": 0.0006960821258815455, "clustered graph since": 0.0015954424313694888, "synthesis": 0.00838641389608558, "the i o": 0.000918360933517762, "an expansion of": 0.0012519619293129614, "graph dag": 0.0010110789612550579, "clock cycles between": 0.0015954424313694888, "data path resource": 0.0015954424313694888, "journal on": 0.0006801159602704348, "circuitry in": 0.0013846224627070106, "that require read": 0.0015954424313694888, "means that": 0.00022823415952829835, "data structure in": 0.0010409429125582835, "decoder": 0.0007102887045085951, "scheduling problem": 0.0007726950082651591, "the current collision": 0.0031908848627389776, "iii pipeline architecture": 0.0015954424313694888, "the test work": 0.0015954424313694888, "19 to": 0.0008397299535798347, "in the clustered": 0.0015954424313694888, "are difficult to": 0.0008252382800884354, "diagram is a": 0.0011967577181148839, "during the next": 0.0011539171634024968, "the addition but": 0.0015954424313694888, "schedule using the": 0.002573871530660418, "technology cmos 0": 0.0015954424313694888, "op erators": 0.0011186825622243627, "done output models": 0.0015954424313694888, "maximum": -0.0001599223109433907, "retiming software": 0.0015174532798730676, "take care": 0.0008081799856686663, "dynamic modeling the": 0.0015954424313694888, "latch": 0.004907931087880153, "sequence of the": 0.0008437312727219735, "design automation": 0.0006130890871828258, "delay ffl": 0.0013846224627070106, "explained iii e": 0.0015954424313694888, "original signal": 0.0010574788767222516, "addition an implementation": 0.0015954424313694888, "in the best": 0.0008641493307503543, "abstract": 0.0004104708044492582, "comply the": 0.0013846224627070106, "of pipeline registers": 0.004786327294108467, "take care of": 0.0010023142594309234, "path 3": 0.0010574788767222516, "using the silage": 0.0015954424313694888, "and has an": 0.0010023142594309234, "increment tain": 0.0015174532798730676, "environment called": 0.0011739226604214796, "hardware selection": 0.0015174532798730676, "path 5": 0.0011186825622243627, "integrated into a": 0.0010760097888250137, "a hardware conflict": 0.0015954424313694888, "are interconnected the": 0.0015954424313694888, "constructed": 0.00012316492689676842, "components micro": 0.0015174532798730676, "approaches can be": 0.0009776854958319864, "structure that": 0.0006582998393810344, "zero bits the": 0.0015954424313694888, "no": -0.004963899826051247, "when": -0.0021308661135257855, "the basic": 0.0004906852501291186, "has been": 0.00013403700586690648, "automation p": 0.0007941167388877198, "doack done pipeline": 0.0015954424313694888, "avoided this": 0.0011443279747342069, "few cycles in": 0.0014626093252386098, "moment the": 0.0009423445557992961, "test": 0.0, "presented is": 0.0009853635829546053, "wether a pipeline": 0.0015954424313694888, "into odd and": 0.0014626093252386098, "in the synchronization": 0.0013297298956069683, "assumed the clustered": 0.0015954424313694888, "this paper": 9.672813589053765e-05, "control data variable": 0.0015954424313694888, "of three": 0.0007781774841959299, "the filtering of": 0.0015954424313694888, "to davidson 20": 0.0015954424313694888, "registers on": 0.0011186825622243627, "a processor core": 0.0014626093252386098, "new reservation table": 0.0031908848627389776, "network consisting": 0.0010960534732021366, "at a time": 0.0005392620682143531, "for the application": 0.0008729521382860745, "corresponding sfg": 0.0015174532798730676, "overall structure of": 0.0011035166038871735, "are illustrated": 0.0007226837103471767, "current collision vector": 0.0031908848627389776, "7 standard cell": 0.0015954424313694888, "way the": 0.0013724074221032972, "clusters containing functional": 0.0015954424313694888, "longer": 6.671959161288423e-05, "possible at the": 0.0013297298956069683, "register upon initiation": 0.0015954424313694888, "interval": 0.0001440903996416175, "sfg this": 0.0015174532798730676, "the sfg operations": 0.0031908848627389776, "emphasis is": 0.0008639838166092414, "asu sharing": 0.0015174532798730676, "reconstructor": 0.0013843573109523749, "structure is defined": 0.0013848877160523567, "one input": 0.0008341075743359376, "we need": 0.00042010375559389893, "tool was presented": 0.0015954424313694888, "introduced because of": 0.0015954424313694888, "pins time": 0.0015174532798730676, "that the dual": 0.0011356121174497548, "global": 3.4507115565231924e-05, "focus": 8.63594146865168e-05, "clusters and the": 0.0012223848018115746, "switches": 0.0004987815215872806, "and o": 0.002250018977355077, "a function call": 0.0010635996404017374, "and one": 0.0006420721267698803, "and h": 0.0008955225251081278, "and i": 0.0003994580087380213, "this results in": 0.0006630769391580087, "m40fig": 0.0013843573109523749, "schedule obtained": 0.0011443279747342069, "techniques a closed": 0.0015954424313694888, "row": 0.00037756292398420736, "coprocessor communication and": 0.0015954424313694888, "systems ffl in": 0.0015954424313694888, "graph": 0.0001555927228589196, "input port": 0.0010960534732021366, "we now show": 0.0006630769391580087, "are supported ffl": 0.0015954424313694888, "k z k": 0.0022712242348995096, "the controller has": 0.001286935765330209, "environment": 0.00029791034446657015, "connect storage register": 0.0015954424313694888, "rightmost": 0.0005339128511634903, "this sfg the": 0.0015954424313694888, "collision vector into": 0.0015954424313694888, "the first": 4.940479905369077e-05, "vanthournout and": 0.0015174532798730676, "cycles acceptance": 0.0015174532798730676, "performed ffl": 0.001251722135800356, "table a": 0.0008576332725958997, "flop solution d": 0.0015954424313694888, "pipeline registers in": 0.0015954424313694888, "table i these": 0.0013297298956069683, "to reconstruct": 0.0007608713291248361, "and hardware sharing": 0.0015954424313694888, "art clustering strategies": 0.0015954424313694888, "involved in": 0.00040954706419722025, "a consequence there": 0.0012519619293129614, "states andreas": 0.0015174532798730676, "processor table which": 0.0015954424313694888, "and 2": 0.00020564010684587095, "and the latch": 0.0015954424313694888, "chosen these two": 0.0015954424313694888, "conflict due": 0.0013846224627070106, "pin of the": 0.0015954424313694888, "supported ffl": 0.0015174532798730676, "tools are": 0.0007497113124241446, "this paper we": 0.0002360001609321999, "clock cycles representing": 0.0015954424313694888, "initiation will": 0.0015174532798730676, "to asu op": 0.0015954424313694888, "pipelined systems ffl": 0.0015954424313694888, "fir imple": 0.0015174532798730676, "have minimal": 0.0012089130069245192, "an operator": 0.0007323960754428071, "asu 8 ieee": 0.0015954424313694888, "shiftfbb": 0.0013843573109523749, "level": -0.0010265232764073953, "instructions an efficient": 0.0015954424313694888, "leftmost one but": 0.0015954424313694888, "at the katholieke": 0.0015954424313694888, "data path 1894": 0.0015954424313694888, "z on the": 0.0011188968692286204, "p": -0.002017356628972245, "reported previously": 0.0011443279747342069, "accelerators with dynamic": 0.0015954424313694888, "rate and a": 0.0011967577181148839, "delay regfbb": 0.0015174532798730676, "of an fft": 0.0014626093252386098, "that cluster using": 0.0015954424313694888, "output operations have": 0.0015954424313694888, "a multiplier": 0.0010960534732021366, "0 m0": 0.0060698131194922705, "custom data paths": 0.0015954424313694888, "must be enclosed": 0.0015954424313694888, "of the decimated": 0.0015954424313694888, "is a chain": 0.0011356121174497548, "of a frame": 0.0011539171634024968, "it consists of": 0.000767499981031441, "be derived out": 0.0031908848627389776, "cost": -0.0004752553554048679, "z k fig": 0.0031908848627389776, "a function": 0.00022823415952829835, "row per": 0.0013846224627070106, "controller interconnect": 0.0015174532798730676, "algorithmic": 0.0010063696675302696, "these are fed": 0.0015954424313694888, "port": 0.0018814334653085487, "decomposes a full": 0.0015954424313694888, "proceed as": 0.0007195480936119896, "pipeline is": 0.0010407435364018847, "one pipeline": 0.0015174532798730676, "table results": 0.0011443279747342069, "derudder from": 0.0015174532798730676, "instances and": 0.00082332342080627, "cluster 2 these": 0.0015954424313694888, "w2 fix": 0.0015174532798730676, "are required": 0.0004326997746623748, "for interconnect": 0.0011739226604214796, "shares": 0.0005191777439309341, "at compile time": 0.0015511389543909483, "automatic data": 0.0010758036961629135, "within one": 0.0014994226248482893, "tuple asu sharing": 0.0015954424313694888, "shared": 0.0004768882549108511, "the target accelerator": 0.0015954424313694888, "is an essential": 0.0009241265426226204, "one cycle delay": 0.0014626093252386098, "we focus": 0.0004426323429789077, "satisfy": 4.011070437168813e-05, "7 an": 0.000776798067601776, "table iii": 0.0009153655416800478, "mirror filter banks": 0.0015954424313694888, "clusters introduce excessive": 0.0015954424313694888, "with the states": 0.0012519619293129614, "in table ii": 0.0010112726545426548, "used to initiate": 0.0012519619293129614, "first one for": 0.001286935765330209, "signals is": 0.0010574788767222516, "shift register upon": 0.0015954424313694888, "1 architecture": 0.0010574788767222516, "output is low": 0.0015954424313694888, "interface behavior": 0.002503444271600712, "and professor": 0.0013068925727553508, "the asu s": 0.0015954424313694888, "bank filter": 0.0015174532798730676, "pin is": 0.004552359839619203, "current collision": 0.0030349065597461353, "even and": 0.0007941167388877198, "highly pipelined data": 0.0015954424313694888, "ffl the conflict": 0.0031908848627389776, "methods have conflicting": 0.0015954424313694888, "and an accelerator": 0.0015954424313694888, "abstract standard": 0.0015174532798730676, "vector state": 0.0015174532798730676, "specific dsp": 0.0013846224627070106, "timing view per": 0.0015954424313694888, "a do": 0.0009071439280587043, "decimate operations in": 0.0015954424313694888, "as bit": 0.0011443279747342069, "7 standard": 0.0030349065597461353, "equal to the": 0.00043742165831289715, "the 34th": 0.0008576332725958997, "coprocessor communication": 0.0015174532798730676, "assigned to input": 0.0015954424313694888, "logical high in": 0.0015954424313694888, "area can": 0.0010960534732021366, "function location gates": 0.0015954424313694888, "able to do": 0.0010305387264698041, "bank ffl": 0.0015174532798730676, "the sharing": 0.0027214317841761132, "extra": 0.000159619497920519, "reg instruction bus": 0.0015954424313694888, "the clusters define": 0.0015954424313694888, "marked": 0.0008362717163860007, "coder variable": 0.0015174532798730676, "instructions are defined": 0.0014626093252386098, "according to": 0.00034393751405097556, "we need a": 0.0013691146138464037, "6 three": 0.0011443279747342069, "a much": 0.00046666429159204244, "the empty": 0.0005713941125193997, "the nature": 0.0005484662445419785, "of accelerator data": 0.0015954424313694888, "a logical high": 0.0015954424313694888, "this implies": 0.00039387375462603304, "the dii": 0.0060698131194922705, "different steps taken": 0.0015954424313694888, "is shown on": 0.0020610774529396083, "functions such as": 0.0008968666243114828, "behavioral description": 0.002151607392325827, "from the": 3.3310503610625983e-06, "applied to the": 0.0004953922422033161, "approach is based": 0.0008217395571933731, "to ob": 0.0013068925727553508, "an accelerator": 0.008307734776242063, "table which is": 0.0012519619293129614, "leads to the": 0.0011820880137319177, "handles": 0.0004116856258984365, "to asu": 0.004552359839619203, "nonmanifest": 0.0027687146219047497, "for a desired": 0.001286935765330209, "ii shows": 0.0010960534732021366, "control signals for": 0.0013297298956069683, "today": 0.00042386679195003307, "latter is": 0.001248939446845018, "andreas koch": 0.0015174532798730676, "v 2007 n": 0.001051939269856453, "is a trivial": 0.0010409429125582835, "outputs": 0.00031020858144415847, "specification using the": 0.0013848877160523567, "register delay": 0.0013846224627070106, "controller lc": 0.0015174532798730676, "the definition of": 0.0008129146317591941, "retiming tool": 0.0015174532798730676, "least 3": 0.0008705472690073224, "show why we": 0.0015954424313694888, "start through": 0.0015174532798730676, "one asu define": 0.0015954424313694888, "initiation is possible": 0.0031908848627389776, "right as": 0.0010110789612550579, "of high throughput": 0.0031908848627389776, "two half": 0.0010758036961629135, "of the sfg": 0.0031908848627389776, "ffl standard": 0.0015174532798730676, "was presented to": 0.0011967577181148839, "area it": 0.0010758036961629135, "acteristics the requirements": 0.0015954424313694888, "table a start": 0.0015954424313694888, "sequencing of": 0.0009736820813793117, "fixed 1 the": 0.0015954424313694888, "left to": 0.0005032502804908774, "schedules of these": 0.0015954424313694888, "concerns an": 0.0013846224627070106, "filter qmf": 0.0015174532798730676, "can": -0.030455860840952247, "accelerator function": 0.0015174532798730676, "fix 14 12": 0.0015954424313694888, "in the target": 0.0008437312727219735, "dff in": 0.0013846224627070106, "accelerator controller accelerator": 0.0015954424313694888, "instance of the": 0.0006630769391580087, "the flip": 0.002192106946404273, "area in": 0.0007647348991468302, "addition but": 0.0013846224627070106, "dedicated": 0.0004610147748582202, "professor at the": 0.0015954424313694888, "that cross the": 0.0012519619293129614, "the individual asu": 0.0015954424313694888, "stream": 0.00037454716470933225, "a dual latch": 0.0015954424313694888, "shift register controller": 0.0031908848627389776, "fast controller structure": 0.0015954424313694888, "do done": 0.0015174532798730676, "of decimate": 0.0015174532798730676, "from asu": 0.0030349065597461353, "3 dff ms": 0.0015954424313694888, "a list": 0.0008416872542946637, "this in course": 0.0015954424313694888, "controller ffl the": 0.0015954424313694888, "performed": -0.00012886719135243695, "power ii": 0.0015174532798730676, "methodology is presented": 0.0014626093252386098, "clocking scheme only": 0.0015954424313694888, "an easy": 0.0006471173420585471, "one clock cycle": 0.0011741475498200278, "the pipeline is": 0.0011741475498200278, "presented to integrate": 0.0015954424313694888, "redundancy": 0.00046657492654194824, "requirements": 0.000278416304701758, "operators sfg operation": 0.0015954424313694888, "from a": 9.135351365494169e-05, "multiplexer": 0.0015970823349014634, "algorithmic state which": 0.0015954424313694888, "synthesis tools 7": 0.0014626093252386098, "1": 0, "ffl the micro": 0.0015954424313694888, "o timing": 0.0015174532798730676, "operator size": 0.0015174532798730676, "fourth": 0.00026896013041195554, "target implementation is": 0.0015954424313694888, "costs inside an": 0.0015954424313694888, "and zohair sahraoui": 0.0015954424313694888, "multiplexed": 0.000789491737794011, "instruction shifter ffl": 0.0015954424313694888, "originates in": 0.0012089130069245192, "components we": 0.0007986941153855048, "a simple": 0.0004266264587947405, "table of figure": 0.0013848877160523567, "io 1 m1": 0.0031908848627389776, "binding is": 0.0011186825622243627, "terminal of": 0.0013846224627070106, "arbitrarily chosen": 0.0009977947046239076, "used in": 7.823890940095392e-05, "bit fadd1 full": 0.0015954424313694888, "simple control strategy": 0.0015954424313694888, "fig 12": 0.0007291060122141964, "fig 11": 0.0006852993475209068, "fig 10": 0.000640689469156991, "2 channel qmf": 0.0015954424313694888, "directed scheduling": 0.0012089130069245192, "as an": 0.00013841053424845052, "view obtained": 0.0013846224627070106, "transition diagram forbidden": 0.0015954424313694888, "user can interactively": 0.0015954424313694888, "as well": 0.00021956070952262185, "two decimated signals": 0.0015954424313694888, "mm data path": 0.0015954424313694888, "interactively": 0.0006581737766006091, "list scheduling": 0.0017985102049369395, "whenever": 0.00020574261214170053, "within a": 0.000284750397310134, "low roundoff implementation": 0.0015954424313694888, "registers we proceed": 0.0015954424313694888, "been shown 16": 0.0015954424313694888, "highlight both the": 0.0015954424313694888, "stages and": 0.0008992551024684698, "of 11 gates": 0.0015954424313694888, "operations have": 0.0008916729514005771, "10 a": 0.0006005543413003543, "from 1": 0.00046572798087323564, "karri methodology": 0.0015174532798730676, "is done the": 0.001051939269856453, "command is": 0.0010758036961629135, "the cluster latencies": 0.0015954424313694888, "bank used": 0.0013846224627070106, "work is": 0.00035911534952189295, "rates on": 0.0010758036961629135, "through sfg": 0.0015174532798730676, "cells the table": 0.0015954424313694888, "instruction set": 0.0007258691340441857, "by the system": 0.0015566678300334414, "controller contains": 0.0015174532798730676, "the savings": 0.0008514821138026482, "interconnect 4 6": 0.0015954424313694888, "ieee": 0.00013719437077285089, "band extensions": 0.0015174532798730676, "micro instructions tuples": 0.0015954424313694888, "applied influences both": 0.0015954424313694888, "a fixed dii": 0.0015954424313694888, "design of a": 0.0007270815535469946, "looping and branching": 0.0015954424313694888, "and the set": 0.0006615148053272655, "dynamic scheduling properties": 0.0015954424313694888, "approach only": 0.0010574788767222516, "state an": 0.0010110789612550579, "authors fix the": 0.0015954424313694888, "pipeline stage the": 0.0015954424313694888, "at which": 0.0004125081501171796, "from behavioral": 0.002192106946404273, "tap fir": 0.0013846224627070106, "between two": 0.0006633833214517071, "these dsp": 0.0013846224627070106, "more recent": 0.0006879416364449364, "at runtime the": 0.0011188968692286204, "needed for this": 0.0011356121174497548, "sequence of": 0.00042010375559389893, "custom data": 0.0013846224627070106, "is called a": 0.001105375583324073, "non": -0.0005929107194674798, "different schedules are": 0.0014626093252386098, "organizes the": 0.0011739226604214796, "ing the": 0.0008576332725958997, "the asu datapath": 0.0015954424313694888, "both implementations": 0.0011443279747342069, "one or more": 0.00050705891827207, "delay in clock": 0.0015954424313694888, "sketches the system": 0.0015954424313694888, "start signal": 0.005227570291021403, "introduce": -2.7765416330200484e-05, "ffl standard cell": 0.0015954424313694888, "port extracts": 0.0015174532798730676, "complete systems on": 0.0015954424313694888, "half": 0.00046512189097451946, "not": 0, "is synthesized out": 0.0015954424313694888, "now": -0.000664343567747264, "the other without": 0.0012223848018115746, "creating a communication": 0.0015954424313694888, "failure originates": 0.0015174532798730676, "execute": 0.0008684056748214323, "processor architecture in": 0.0015954424313694888, "crossing the": 0.0009736820813793117, "in listing": 0.0015174532798730676, "opera": 0.0006322990272471247, "january": 9.104245436903002e-05, "performance pipelines": 0.0015174532798730676, "so within the": 0.0015954424313694888, "contains the core": 0.0014626093252386098, "inside the system": 0.0014626093252386098, "data path interconnect": 0.004786327294108467, "gates cell": 0.0015174532798730676, "accept a new": 0.0012519619293129614, "are filled at": 0.0015954424313694888, "reservation table initiations": 0.0015954424313694888, "realise": 0.0010755976824332767, "by an": 0.0004134767005325501, "effective control for": 0.0015954424313694888, "forbidden latency to": 0.0015954424313694888, "many operations like": 0.0015954424313694888, "is no single": 0.0011035166038871735, "ffl the multiplexing": 0.0015954424313694888, "developed this": 0.0010758036961629135, "also want": 0.0009736820813793117, "grouped into a": 0.0011741475498200278, "timing specs": 0.0015174532798730676, "pipeline registers all": 0.0015954424313694888, "case study proceedings": 0.0011741475498200278, "ed": 0.0003917367113566782, "listing 9 in": 0.0015954424313694888, "the reconstruction property": 0.0015954424313694888, "is tied to": 0.0013297298956069683, "is offered": 0.0010960534732021366, "2 architecture": 0.0011739226604214796, "use of": 0.00023652441223973895, "accelerator controller after": 0.0015954424313694888, "large shareable": 0.0015174532798730676, "b introduction c": 0.0013848877160523567, "avoided": 0.00033989895651315085, "two digital filters": 0.0015954424313694888, "sfg data precedences": 0.0015954424313694888, "be enclosed": 0.001251722135800356, "shown": -0.00497240621818983, "for the constructive": 0.0015954424313694888, "a software script": 0.0015954424313694888, "is explained": 0.0007461260306546851, "space": -0.00016490595783207103, "state which": 0.00082332342080627, "basic data": 0.0010110789612550579, "vanthournout": 0.0013843573109523749, "succesive initiations in": 0.0015954424313694888, "to one gate": 0.0015954424313694888, "bitparallel operators introduced": 0.0015954424313694888, "finally the controller": 0.0015954424313694888, "pin is used": 0.0015954424313694888, "the asu microinstruction": 0.0015954424313694888, "an application": 0.00040445045398180315, "shift operator": 0.0012089130069245192, "therefore any": 0.0008916729514005771, "at work the": 0.0013297298956069683, "alone operation": 0.0015174532798730676, "structures are": 0.0007226837103471767, "shows": -0.0006753372910035723, "cessor two": 0.0015174532798730676, "are a": 0.00029989066378882477, "system component design": 0.0015954424313694888, "reason using": 0.0015174532798730676, "theory": -7.015748412378816e-05, "an application specific": 0.0011035166038871735, "out of it": 0.0012519619293129614, "for the purpose": 0.0006584259504613756, "issues the": 0.0008081799856686663, "functional operations are": 0.0015954424313694888, "increment of": 0.0009853635829546053, "hardware clusters": 0.0015174532798730676, "that for": 0.00013998994609132204, "advantages": 0.000201600724659515, "synthesis aside": 0.0015174532798730676, "apath": 0.001251482434127472, "consist out of": 0.0015954424313694888, "algorithms in this": 0.0008598920248529003, "the delay in": 0.0010635996404017374, "description is visible": 0.0015954424313694888, "care": 0.0009613574538238803, "the example state": 0.0015954424313694888, "steps are": 0.0006187013184291353, "cycles": 0.0023970635094920597, "begin fig": 0.0015174532798730676, "implemented as an": 0.0011539171634024968, "conflicts into account": 0.0015954424313694888, "impose": 0.0003732720991346816, "output port following": 0.0015954424313694888, "at that": 0.0010314862336789946, "as motion": 0.0011739226604214796, "motion": 0.0007516572966451647, "asu s a": 0.0015954424313694888, "time the": 0.0007797998052266791, "described in 24": 0.001286935765330209, "examine the design": 0.0015954424313694888, "might prefer": 0.0013846224627070106, "one clock": 0.0010110789612550579, "solution for both": 0.0013848877160523567, "is required as": 0.0011539171634024968, "such structures": 0.0011443279747342069, "initial state 3": 0.0015954424313694888, "numbered right to": 0.0015954424313694888, "a double": 0.0007074733716568919, "ffl run time": 0.0015954424313694888, "functional requirements for": 0.0013848877160523567, "application one": 0.0010407435364018847, "an expansion": 0.0018658593110667135, "modeling all": 0.0013068925727553508, "parallel custom": 0.0015174532798730676, "account in order": 0.001286935765330209, "and fast": 0.00140912928005689, "interface it also": 0.0015954424313694888, "m0 io": 0.0060698131194922705, "of the leftmost": 0.0011035166038871735, "z k z": 0.002503923858625923, "a multiplier is": 0.0014626093252386098, "pipeline registers that": 0.0015954424313694888, "have been": 0.00014263913683980561, "architecture p schaumont": 0.0015954424313694888, "for high throughput": 0.0013297298956069683, "different micro instructions": 0.0031908848627389776, "it allows parallel": 0.0015954424313694888, "size": -0.000505435410096311, "of accelerator level": 0.0015954424313694888, "given": -0.0007289663902279432, "small example": 0.0009329296555333567, "table can be": 0.0010635996404017374, "for digital": 0.0015141627716723763, "takes less than": 0.001286935765330209, "now synthesized according": 0.0015954424313694888, "returns": 0.00020232498558931877, "we present": 0.00018117215805243115, "fixed by": 0.0008773385769997082, "proper shift": 0.0015174532798730676, "table of": 0.0006493055125577533, "is used": 0.0009162349985044274, "target technology": 0.0013068925727553508, "optimization including": 0.0015174532798730676, "hardwired": 0.0008771705688463187, "accelerator datapath will": 0.0015954424313694888, "one delay": 0.0012089130069245192, "complete design flow": 0.0031908848627389776, "high performance": 0.0004460390484560645, "that": 0, "useful for this": 0.0013848877160523567, "system the support": 0.0015954424313694888, "start ready": 0.0015174532798730676, "latencies can be": 0.001286935765330209, "doack done": 0.0030349065597461353, "the figures": 0.0006606116458225993, "best position to": 0.0014626093252386098, "to davidson": 0.0015174532798730676, "two cycles after": 0.0014626093252386098, "will highlight both": 0.0014626093252386098, "will exceed multiplexing": 0.0015954424313694888, "accelerator controller must": 0.0015954424313694888, "and efficient": 0.0005192771842189883, "delay operations are": 0.0031908848627389776, "than": -0.0007645884543174263, "semantics": 0.00023091877039864176, "any cycle within": 0.0015954424313694888, "remaining processor": 0.0015174532798730676, "ed into": 0.0015174532798730676, "unfortunately": 0.00016958063770511293, "cannot be shared": 0.0014626093252386098, "require": -0.00012962211024285044, "but with": 0.0004852296487740661, "sharing and": 0.0007941167388877198, "and professor at": 0.0015954424313694888, "the start": 0.001969897842413364, "r": 0, "a graph format": 0.0015954424313694888, "the counterflow": 0.0013846224627070106, "both implementations have": 0.0014626093252386098, "unfortunately these cannot": 0.0015954424313694888, "the ensemble of": 0.0011967577181148839, "fig 8 a": 0.0009855523499245201, "and": 0, "register": 0.0032806809931353997, "professor at": 0.0013846224627070106, "have minimal latency": 0.0015954424313694888, "pro": 0.000502108111108442, "sehwa 5 all": 0.0015954424313694888, "these accelerator": 0.0015174532798730676, "datapath consists of": 0.0014626093252386098, "clusters covers the": 0.0014626093252386098, "usage of": 0.0006493055125577533, "latency incremented": 0.0015174532798730676, "the previous example": 0.000828800331190286, "frame will": 0.0012089130069245192, "the same": 3.1925321076031136e-05, "pipelined dsp": 0.0015174532798730676, "the input operation": 0.0015954424313694888, "3 along": 0.0011443279747342069, "any": -0.0008080252212133487, "on design automation": 0.0007165979671786448, "and the accelerator": 0.0015954424313694888, "is visible": 0.0008773385769997082, "definition tools": 0.0015174532798730676, "davidson 20": 0.0015174532798730676, "sequencing of the": 0.0013297298956069683, "to asu 0": 0.0015954424313694888, "46 5": 0.0011739226604214796, "called forbidden latencies": 0.0015954424313694888, "datapath": 0.007813175749594546, "new initiation": 0.007587266399365338, "zohair": 0.0013843573109523749, "interface behavior done": 0.0015954424313694888, "table different schedules": 0.0015954424313694888, "emphasis": 0.00046470648481464503, "have the": 0.0001393576368838595, "systems for videotelephony": 0.0015954424313694888, "left of": 0.0006449522754235729, "components but": 0.0010110789612550579, "such application specific": 0.0015954424313694888, "with switchable": 0.0015174532798730676, "heterogeneous mix of": 0.0015954424313694888, "the resulting conflict": 0.0015954424313694888, "begin": 0.00010466175916661623, "extra cost": 0.0008916729514005771, "5 consecutive clock": 0.0015954424313694888, "the clustered graph": 0.004786327294108467, "8 ieee transactions": 0.0011356121174497548, "in 23 while": 0.0015954424313694888, "implementation is a": 0.0011741475498200278, "to satisfy": 0.0004409474444042594, "performance of": 0.00023529405782921346, "cluster schedule is": 0.0015954424313694888, "implies that": 0.00025234933439648627, "functional operations additions": 0.0015954424313694888, "these clusters are": 0.0012519619293129614, "multfbb booth": 0.0015174532798730676, "or ing": 0.0013846224627070106, "call execution of": 0.0015954424313694888, "vector which": 0.0017029642276052963, "table fig": 0.001251722135800356, "conflict controller this": 0.0015954424313694888, "just after initiation": 0.0015954424313694888, "or clusters of": 0.0014626093252386098, "potkonjak": 0.0009851748882815003, "operators introduced by": 0.0015954424313694888, "and outputs": 0.0007291060122141964, "delay at the": 0.0012223848018115746, "that allows efficient": 0.0013848877160523567, "cost minimization of": 0.0015954424313694888, "typically": 8.92116268404338e-05, "is intended": 0.0006629499372543201, "as indicated in": 0.000839890821387034, "processing issues in": 0.0014626093252386098, "accelerator datapath is": 0.0015954424313694888, "initiated whenever there": 0.0015954424313694888, "implementations have the": 0.0015954424313694888, "is discussed in": 0.0006727098541821879, "input and": 0.000966403954606166, "each new": 0.0006629499372543201, "shifted one position": 0.0014626093252386098, "processing of one": 0.0014626093252386098, "an accelerator function": 0.0015954424313694888, "blocks into automatically": 0.0015954424313694888, "hardware conflict model": 0.0015954424313694888, "of the cluster": 0.0010023142594309234, "accelerator datapath consists": 0.0015954424313694888, "ready to": 0.0005327480692696854, "discussed in": 0.0002625009784277652, "operator to an": 0.0015954424313694888, "implementation of": 0.00048499854675535897, "many operations": 0.0010574788767222516, "an sfg": 0.0015174532798730676, "high in": 0.0008397299535798347, "description to": 0.0010110789612550579, "listing 9": 0.0015174532798730676, "be available to": 0.0011188968692286204, "pipeline conflict occuring": 0.0015954424313694888, "pipeline conflicts introduced": 0.0015954424313694888, "script allowing a": 0.0015954424313694888, "of hardware blocks": 0.0015954424313694888, "library ffl standard": 0.0015954424313694888, "data path using": 0.0015954424313694888, "1 typically": 0.0011739226604214796, "table during the": 0.0014626093252386098, "synthesis force directed": 0.0015954424313694888, "purpose our": 0.0013068925727553508, "techniques a": 0.0007941167388877198, "fft butterfly accelerator": 0.0015954424313694888, "only": -0.0046947914286178056, "nil operator size": 0.0015954424313694888, "accelerator is": 0.0015174532798730676, "pisyn": 0.0013843573109523749, "6 ieee": 0.0010110789612550579, "operator netlist to": 0.0015954424313694888, "interface signals are": 0.0015954424313694888, "an accelerator processor": 0.0015954424313694888, "the leftmost one": 0.0026594597912139367, "a io 0": 0.0015954424313694888, "decomposes a": 0.0011443279747342069, "pipeline therefore": 0.0015174532798730676, "processor interface makes": 0.0031908848627389776, "initial state": 0.001761279159728521, "the savings in": 0.0011188968692286204, "shifter conflict": 0.0015174532798730676, "performance of the": 0.00043577391718038766, "next sections we": 0.0011741475498200278, "5 75 technology": 0.0015954424313694888, "large shareable cluster": 0.0015954424313694888, "c omplex": 0.0015174532798730676, "the use": 0.00019482214988801925, "cannot": -0.0006222975268945995, "shares the addition": 0.0015954424313694888, "as for example": 0.0009776854958319864, "initial collision vector": 0.01276353945095591, "accelerator block b": 0.0015954424313694888, "generates control": 0.001251722135800356, "are identified the": 0.0013297298956069683, "split the development": 0.0015954424313694888, "of subsignals": 0.0015174532798730676, "a constant multiplication": 0.0014626093252386098, "shifted right as": 0.0015954424313694888, "an initiation latency": 0.004786327294108467, "we only": 0.0003549354156757957, "clock for": 0.0011443279747342069, "clock cycles acceptance": 0.0015954424313694888, "and i bolsens": 0.0015954424313694888, "the graph is": 0.0007597454931291271, "table in figure": 0.0011741475498200278, "execute both": 0.0013068925727553508, "one cluster to": 0.0013848877160523567, "by the cluster": 0.0015954424313694888, "in the design": 0.0013454197083643759, "needed to speed": 0.0015954424313694888, "doack output at": 0.0015954424313694888, "a process": 0.000531488385749504, "the target technology": 0.0013848877160523567, "vector into the": 0.0014626093252386098, "exceed multiplexing": 0.0015174532798730676, "flexibility is": 0.0009977947046239076, "karri methodology for": 0.0015954424313694888, "time the dii": 0.0015954424313694888, "want the accelerator": 0.0015954424313694888, "same per formance": 0.0015954424313694888, "table ii shows": 0.0011967577181148839, "fixed rate": 0.0011739226604214796, "pipelines with": 0.0015174532798730676, "connections": 0.00036085830938310977, "edge triggered flip": 0.0014626093252386098, "table indicate": 0.0013846224627070106, "an initial collision": 0.0015954424313694888, "algorithms on such": 0.0015954424313694888, "complete design": 0.002503444271600712, "9 9": 0.0007896429524536153, "port is allocated": 0.0015954424313694888, "asu data path": 0.0015954424313694888, "fails": 0.0002324872570499191, "s finally a": 0.0015954424313694888, "done the following": 0.0015954424313694888, "dii it has": 0.0015954424313694888, "ways": 4.46058134202169e-05, "odd in": 0.0011186825622243627, "register file fixed": 0.0015954424313694888, "throughputsignal processing": 0.0015174532798730676, "function call execution": 0.0015954424313694888, "to evaluate that": 0.0014626093252386098, "and synchronization": 0.0007533622631798849, "3": 0, "anaheim california united": 0.0011035166038871735, "flop on the": 0.0015954424313694888, "between": -0.003387216810754531, "same asu": 0.0015174532798730676, "handles micro": 0.0015174532798730676, "or dering the": 0.0014626093252386098, "decimate operations": 0.0015174532798730676, "uses the": 0.00030726480891150393, "accelerator controller does": 0.0015954424313694888, "these are": 0.00033552080724274196, "described in terms": 0.0009628488701582558, "starting from": 0.00044949633075310385, "asu 0 two": 0.0015954424313694888, "design flow is": 0.0027697754321047135, "dii allows": 0.0015174532798730676, "must perform": 0.0008773385769997082, "2 are": 0.0003479207442453136, "buses on that": 0.0015954424313694888, "interface behavior m40fig": 0.0015954424313694888, "multiplier": 0.0011161772841319741, "occurs the": 0.0006933320403422688, "same controller": 0.0015174532798730676, "the operations shown": 0.0015954424313694888, "architecture in table": 0.0015954424313694888, "kapeldreef": 0.0013843573109523749, "originates": 0.0007495677445741975, "whenever this": 0.0010253429091426427, "new collision vector": 0.0015954424313694888, "from one asu": 0.0015954424313694888, "the next through": 0.0015954424313694888, "generates the state": 0.0015954424313694888, "that loops in": 0.0015954424313694888, "bank this": 0.001251722135800356, "be further detailed": 0.0015954424313694888, "the decimated": 0.0013068925727553508, "marked into": 0.0015174532798730676, "register will be": 0.0014626093252386098, "operator selection": 0.0013846224627070106, "such structures are": 0.0015954424313694888, "this case the": 0.00040356893013175177, "used this approach": 0.0012519619293129614, "initiation an initiation": 0.0015954424313694888, "cuts down the": 0.0015954424313694888, "ram i o": 0.0015954424313694888, "become a": 0.0006449522754235729, "clock cycles needed": 0.0015954424313694888, "the reconstruction": 0.000776798067601776, "to initiate the": 0.0011035166038871735, "filtering": 0.00046470648481464503, "needed to implement": 0.003356690607685861, "the sharing of": 0.0010892732498114825, "to achieve dynamic": 0.0015954424313694888, "consider the": 0.00010408438081754817, "overview": 0.00036641738061324867, "gates cell function": 0.0015954424313694888, "clustering the": 0.004664648277666783, "for image": 0.0006933320403422688, "the desired": 0.0003410863802859356, "driven high level": 0.0015954424313694888, "start micro": 0.0015174532798730676, "and the use": 0.0008149232438358949, "show why": 0.0011443279747342069, "dct case study": 0.0015954424313694888, "cycles hence": 0.0013068925727553508, "instantiated bitparallel operator": 0.0015954424313694888, "micro instructions ffl": 0.0015954424313694888, "buffers in": 0.0009239495407948818, "are used": 0.00017774119357160436, "large scale integration": 0.0028085906691944044, "t synthesis of": 0.0014626093252386098, "within the performance": 0.0015954424313694888, "involved in this": 0.0010892732498114825, "set of application": 0.0015954424313694888, "of the area": 0.0009776854958319864, "have been assigned": 0.0009425250815762692, "clusters are": 0.001768748638162704, "conclude that sharing": 0.0015954424313694888, "kapeldreef 75": 0.0015174532798730676, "which the": 0.00011613148013673803, "ffl the proposed": 0.0015954424313694888, "sfg data": 0.0015174532798730676, "the architecture char": 0.0015954424313694888, "filter bank": 0.0011186825622243627, "cicruit properties are": 0.0015954424313694888, "a system component": 0.0013297298956069683, "selection and pipelining": 0.0015954424313694888, "controller as well": 0.0014626093252386098, "local decision": 0.0013068925727553508, "by averaging the": 0.0010635996404017374, "is now synthesized": 0.0015954424313694888, "adder data path": 0.0015954424313694888, "and controller synthesis": 0.0015954424313694888, "the run": 0.0011613453641209416, "assigned in two": 0.0015954424313694888, "level data model": 0.0015954424313694888, "been assigned": 0.0008033800762168479, "throughputsignal processing applications": 0.0015954424313694888, "form expression for": 0.001286935765330209, "the moment": 0.0006471173420585471, "input nand gates": 0.0014626093252386098, "careful": 0.0003235998349046607, "h de": 0.001251722135800356, "case": -0.00218689917068383, "one might prefer": 0.0014626093252386098, "bus or an": 0.0015954424313694888, "8 the": 0.0003549354156757957, "video compression": 0.0011739226604214796, "is the multiplexer": 0.0015954424313694888, "1 m0 io": 0.0015954424313694888, "these": -0.011403217395002144, "therefore that": 0.0008397299535798347, "list scheduler a": 0.0014626093252386098, "one this results": 0.0015954424313694888, "pro cess in": 0.0014626093252386098, "upon each": 0.0012089130069245192, "the constructive remarks": 0.0015954424313694888, "preferable first the": 0.0015954424313694888, "imec for": 0.0015174532798730676, "possible already the": 0.0015954424313694888, "based on dynamic": 0.0010305387264698041, "interconnected": 0.0007044297176538705, "for pipelined systems": 0.0015954424313694888, "is exposed in": 0.0014626093252386098, "do it as": 0.0015954424313694888, "the timing": 0.0019818349374677974, "figure 3 along": 0.0014626093252386098, "table24 fig": 0.0015174532798730676, "ones a": 0.0010110789612550579, "structure is": 0.0015686078140044262, "one gate delay": 0.0014626093252386098, "it also generates": 0.0013848877160523567, "leuven belgium control": 0.0015954424313694888, "that allows": 0.0004852296487740661, "expressed in the": 0.0008476483562871211, "is supported": 0.0005698864690503409, "dii unfortunately": 0.0015174532798730676, "of clock cycles": 0.0022712242348995096, "data paths static": 0.0015954424313694888, "controller no": 0.0015174532798730676, "registers that carry": 0.0015954424313694888, "be applied": 0.0002898687185695102, "is low interleaving": 0.0015954424313694888, "definition of a": 0.0006743606156677671, "this filter one": 0.0015954424313694888, "the done": 0.0011739226604214796, "sfg each cluster": 0.0015954424313694888, "shifts": 0.0005609512014833087, "cost gets": 0.0013846224627070106, "this bit": 0.0009423445557992961, "that are instantiated": 0.0014626093252386098, "algorithm corresponds to": 0.0012519619293129614, "figures": 0.0003022982414807278, "cost determined": 0.0015174532798730676, "10 11": 0.0005444279644129988, "12 the": 0.0004967223315039399, "vector state 11": 0.0015954424313694888, "operation lengths": 0.0015174532798730676, "input signal in": 0.0014626093252386098, "in an overall": 0.0013297298956069683, "right of": 0.0006428098124935373, "originates in the": 0.0013848877160523567, "assigned to the": 0.0012732704368553424, "driven": 0.0002293571794929798, "paths design": 0.0013846224627070106, "finally a": 0.0006988701839774997, "the resource": 0.0006725810072459339, "time scheduling": 0.0008130996155245355, "specifications cathedral iii": 0.0015954424313694888, "nand gates": 0.0022373651244487255, "that hardware": 0.001251722135800356, "the or dering": 0.0015954424313694888, "dedicated accelerator proces": 0.0015954424313694888, "of asu s": 0.0015954424313694888, "and apply sophisticated": 0.0015954424313694888, "initial marking of": 0.0013297298956069683, "initiations each": 0.0015174532798730676, "dii cycle from": 0.0015954424313694888, "obtain the interleaving": 0.0015954424313694888, "presented in": 0.0002239874241020345, "24 and 25": 0.0011741475498200278, "be initiated whenever": 0.0015954424313694888, "the in": 0.0005887292259230038, "supports the synthesis": 0.0015954424313694888, "without": -0.0003745471647093322, "tuple io 0": 0.0015954424313694888, "tuple io 1": 0.0015954424313694888, "components": -2.664581852578747e-05, "different ways": 0.000598823598901592, "when a do": 0.0015954424313694888, "model": -0.0014668859063683558, "modem": 0.0009069702122547866, "performance capabilities": 0.0015174532798730676, "area of": 0.0009584012511691249, "component cells active": 0.0015954424313694888, "used to obtain": 0.000738144067195103, "in addition": 0.00016860724450576888, "asu to": 0.0015174532798730676, "to store": 0.0004914250139103778, "on the left": 0.0006035867694695353, "1997 anaheim california": 0.0011035166038871735, "were obtained": 0.0005822595241049126, "accelerator functions": 0.0015174532798730676, "the netlist optimization": 0.0014626093252386098, "interface pins": 0.0015174532798730676, "optimization for": 0.0014329214283365355, "cycles to perform": 0.0015954424313694888, "now synthesized": 0.0015174532798730676, "speed": 0.00012529019398999195, "assignment the operation": 0.0015954424313694888, "a tool": 0.0005683894649659633, "version of the": 0.0004007142501288289, "either a multiplexed": 0.0015954424313694888, "of the": 0.0, "dynamic modeling": 0.0022886559494684137, "conflicts are marked": 0.0015954424313694888, "variable shiftfbb barrel": 0.0015954424313694888, "present on an": 0.0015954424313694888, "except": -3.059349281632859e-05, "coder variable length": 0.0015954424313694888, "do and ready": 0.0015954424313694888, "and slave mode": 0.0015954424313694888, "2 3 dff": 0.0015954424313694888, "the cluster scheduling": 0.0015954424313694888, "tables minimizing the": 0.0015954424313694888, "and composition it": 0.0015954424313694888, "samples": 0.0004000883929262374, "algorithmic state": 0.0015174532798730676, "vector shift": 0.0015174532798730676, "computers the architecture": 0.0015954424313694888, "to integrate data": 0.0014626093252386098, "doack": 0.0069217865547618745, "scheduled": 0.00038498542554208444, "can no longer": 0.0009701253893087012, "by one the": 0.001051939269856453, "it will be": 0.0005146762202805251, "2 3": 0.0002837825627216064, "read": 0.00018738138654039157, "performance as": 0.0006582998393810344, "given the": 0.000297473478252543, "microinstruction": 0.0027687146219047497, "path 1894": 0.0015174532798730676, "means of an": 0.0020046285188618468, "of three signals": 0.0015954424313694888, "ffl complex operations": 0.0015954424313694888, "up the execution": 0.0013297298956069683, "rompaey and": 0.0015174532798730676, "scheduler": 0.0009407167326542743, "schedules": 0.0018440590994328809, "using": -0.012248133289116359, "in the": 0.0, "execution": 0.00023495233046532014, "shift operations ffl": 0.0014626093252386098, "between asu": 0.0015174532798730676, "vector by or": 0.0015954424313694888, "data path 5": 0.0014626093252386098, "control data": 0.0009626644516809223, "other c": 0.0011186825622243627, "all 2 initial": 0.0015954424313694888, "m1 z k": 0.0015954424313694888, "reduces": 7.822392684457688e-05, "of such": 0.00045414198913908485, "proposed accelerator uses": 0.0015954424313694888, "micro instructions": 0.012461602164363095, "processing issues": 0.0013068925727553508, "chain of fadd1": 0.0015954424313694888, "design issues and": 0.0011539171634024968, "all of": 0.00021264898039900952, "cluster assignment": 0.0026137851455107016, "t": 0, "one controller architecture": 0.0015954424313694888, "output": 0.0005610683635908781, "to be embedded": 0.0013297298956069683, "and buffering the": 0.0015954424313694888, "defined by": 0.0010127336357730003, "both interconnect and": 0.0015954424313694888, "consider the sfg": 0.0015954424313694888, "are required to": 0.00067602489384424, "latency of at": 0.0015954424313694888, "exposed": 0.0005789867921343529, "hand is": 0.0007852680985630561, "5 the processor": 0.0015954424313694888, "of the dynamic": 0.0008217395571933731, "in table iii": 0.0011035166038871735, "rates an": 0.0013068925727553508, "muxfbb signal": 0.0015174532798730676, "do pin of": 0.0015954424313694888, "accelerator processor table": 0.0015954424313694888, "production 4": 0.0015174532798730676, "outputs sdf": 0.0015174532798730676, "an sfg therefore": 0.0015954424313694888, "the empty pipeline": 0.0015954424313694888, "initiations each asu": 0.0015954424313694888, "provided": -8.694338060611933e-05, "of subsignals can": 0.0015954424313694888, "interconnection pipeline": 0.0015174532798730676, "w fix 14": 0.0015954424313694888, "collision do done": 0.0015954424313694888, "processor schedule the": 0.0015954424313694888, "position corresponding to": 0.0011741475498200278, "one asu": 0.0030349065597461353, "port extracts both": 0.0015954424313694888, "corresponding to a": 0.0006035867694695353, "control for": 0.001281378938313982, "the system the": 0.0007125531454584281, "do is not": 0.0015954424313694888, "insert pipeline": 0.0015174532798730676, "4 6 la": 0.0015954424313694888, "control component thus": 0.0015954424313694888, "thus can be": 0.0009628488701582558, "the interconnection buses": 0.0015954424313694888, "shift operator variable": 0.0015954424313694888, "the advantages of": 0.0006523848625314925, "will be shown": 0.0007292456876954635, "functions that": 0.0005498293845302062, "interleaving": 0.0023948357026926173, "operation operator": 0.0015174532798730676, "initiation are annotated": 0.0015954424313694888, "14 12 define": 0.0015954424313694888, "sharing is introduced": 0.0015954424313694888, "for pipelined computers": 0.0015954424313694888, "making as a": 0.0015954424313694888, "and the operation": 0.0010760097888250137, "the example concerns": 0.0015954424313694888, "definition tools retiming": 0.0015954424313694888, "schedule as represented": 0.0015954424313694888, "the application at": 0.0011356121174497548, "reservation table24": 0.0015174532798730676, "_": 0.0006581737766006091, "throughput requirements impose": 0.0015954424313694888, "comparison": -2.2227531836988514e-05, "system level data": 0.0015954424313694888, "of": 0, "accelerator component is": 0.0015954424313694888, "cost given the": 0.0015954424313694888, "discussed": -4.911319013205105e-05, "ob": 0.000555263962658194, "through simple delay": 0.0015954424313694888, "z this way": 0.0015954424313694888, "specific accelerator": 0.0015174532798730676, "pipelined data paths": 0.004786327294108467, "estimator": 0.0005638527344248257, "stand": 0.0014771404589104043, "and that": 0.00014859967370332478, "as shown in": 0.0003776920650706228, "a set of": 0.00024026073313707121, "are listed": 0.0006582998393810344, "the schedule": 0.0013501234574866646, "or": -0.01938100235333325, "rates on input": 0.0015954424313694888, "op": 0.0013051816005966521, "shown earlier the": 0.0015954424313694888, "delay operation": 0.0013068925727553508, "derive the": 0.000518092815109797, "top below the": 0.0015954424313694888, "signal selection increment": 0.0015954424313694888, "communication": 0.0001832593807441801, "to a logical": 0.0012223848018115746, "architecture allowing": 0.0015174532798730676, "tool allows to": 0.0015954424313694888, "united states": 0.0004001650235320459, "behavior m40fig": 0.0015174532798730676, "the data": 0.0020576044823295376, "resynchronizes": 0.0013843573109523749, "and perfect reconstruction": 0.0015954424313694888, "clusters the maximum": 0.0015954424313694888, "is acknowledged": 0.0011739226604214796, "operator": 0.002526289466529198, "collision vector clock": 0.0015954424313694888, "by the conflict": 0.0015954424313694888, "ffl the input": 0.0015954424313694888, "ffl optimization for": 0.0031908848627389776, "founded on": 0.001251722135800356, "techniques 12 13": 0.0015954424313694888, "area": 0.0016364074635932834, "library work": 0.0015174532798730676, "assumed": 1.4994417926801567e-05, "there": -0.003090188156378702, "scheduling of": 0.0012528576419849685, "mapping the sfg": 0.0015954424313694888, "a latch la": 0.0015954424313694888, "algorithmic feedback": 0.0015174532798730676, "start": -0.00011106166532080194, "is not useful": 0.0010305387264698041, "minimal latency and": 0.0015954424313694888, "the table indicate": 0.0015954424313694888, "low": 9.991741127651426e-06, "catv": 0.001251482434127472, "at least 3": 0.0009490662369562077, "tools developed": 0.0011443279747342069, "target clock of": 0.0014626093252386098, "input port is": 0.0015954424313694888, "asu micro instructions": 0.0015954424313694888, "example is on": 0.0014626093252386098, "datapath are interconnected": 0.0015954424313694888, "state of the": 0.0004750353842541856, "accelerators are needed": 0.0015954424313694888, "typically used": 0.0008916729514005771, "tools into": 0.0013846224627070106, "on input and": 0.001286935765330209, "subsets or": 0.0013068925727553508, "and advanced": 0.0010758036961629135, "7 standard cells": 0.0015954424313694888, "this output": 0.0022373651244487255, "clustering strategies 18": 0.0015954424313694888, "of clusters": 0.0015705361971261123, "any cycle": 0.0009239495407948818, "accelerator func tion": 0.0015954424313694888, "be interleaved": 0.001995589409247815, "done with care": 0.0013297298956069683, "by luc": 0.0015174532798730676, "this section": 0.00016053275623977898, "11 are": 0.0008341075743359376, "speed up": 0.0005838584033084009, "embedded": 0.0004987973610244121, "an example the": 0.0008149232438358949, "a heterogeneous": 0.0008773385769997082, "a graph": 0.00046018918923403264, "is the basic": 0.0010206659327183106, "efficient interconnect network": 0.0015954424313694888, "by averaging": 0.0008639838166092414, "aid the": 0.0009329296555333567, "including redundancy": 0.0015174532798730676, "a pipelined": 0.0008705472690073224, "collision vector the": 0.0015954424313694888, "2 sodas 3": 0.0015954424313694888, "sharing area": 0.0015174532798730676, "multiplications": 0.0011335887645836566, "phase clocking scheme": 0.0015954424313694888, "which enumerates all": 0.0014626093252386098, "class of": 0.00023292507227586022, "different micro": 0.0030349065597461353, "block b": 0.000884374319081352, "structure that generates": 0.0015954424313694888, "slave mode operation": 0.0015954424313694888, "standard cells during": 0.0015954424313694888, "that there": 0.00016460535257426233, "of several": 0.00042709325788095896, "all possible": 0.00037081192838011906, "time schedules": 0.0013846224627070106, "design space": 0.0008286415875911306, "conflict controller indicates": 0.0015954424313694888, "applied to": 0.00019375616006099978, "conflicts through the": 0.0015954424313694888, "in figure 3": 0.0007883588563412087, "conflict occurs within": 0.0015954424313694888, "shift reg conflict": 0.0015954424313694888, "in figure 6": 0.00047764560547593486, "3 cycles is": 0.0015954424313694888, "the inter connect": 0.0013848877160523567, "table are": 0.0008576332725958997, "the constant tap": 0.0015954424313694888, "dynamic schedules are": 0.0015954424313694888, "the conflict model": 0.0015954424313694888, "ip op op": 0.0015954424313694888, "discerned": 0.0010405442366055611, "storage": 0.00022164932759307604, "tors the flip": 0.0015954424313694888, "using latches": 0.0013846224627070106, "10 ieee transactions": 0.0015954424313694888, "valid": 0.00024197803914110407, "5": -0.012459215798571373, "sfg clustering and": 0.004786327294108467, "the maximal": 0.0010680302274567119, "point and the": 0.0009425250815762692, "table in": 0.0007726950082651591, "path also": 0.0011186825622243627, "terms of": 0.00046521097771862484, "through the ready": 0.0015954424313694888, "table ii": 0.001626199231049071, "including redundancy removal": 0.0015954424313694888, "size within": 0.0012089130069245192, "m40fig 5 the": 0.0015954424313694888, "approach to sfg": 0.0015954424313694888, "separate": 0.00010825618710265424, "element this": 0.0009977947046239076, "into odd": 0.0013068925727553508, "to hardware": 0.0009522388655691142, "two 0": 0.001251722135800356, "includes": 2.947652032661735e-05, "operators sfg": 0.0015174532798730676, "of these cells": 0.0013297298956069683, "corresponding to one": 0.0011356121174497548, "maximal cluster subgraph": 0.0015954424313694888, "timing optimization": 0.001251722135800356, "in the next": 0.00035108266548546937, "abstract standard cell": 0.0015954424313694888, "m3 in2": 0.0015174532798730676, "thank karl van": 0.0015954424313694888, "is exposed": 0.0010407435364018847, "and that the": 0.0004946830241594356, "computers the": 0.0008705472690073224, "clusters asu": 0.0015174532798730676, "in figure 10": 0.0006509020529262169, "of this call": 0.0013297298956069683, "functions that aid": 0.0015954424313694888, "center and": 0.0008341075743359376, "in2 _ in1": 0.0015954424313694888, "the software": 0.0005744419654335816, "are defined by": 0.0007165979671786448, "a signal flow": 0.0014626093252386098, "should be": 0.00012315943743533897, "collision do": 0.0015174532798730676, "high throughput requirements": 0.0015954424313694888, "cores": 0.0007808382696104404, "synthesis maximum performance": 0.0015954424313694888, "teruniversitary micro electronics": 0.0015954424313694888, "the accelerator": 0.05918067791504964, "accelerator typically used": 0.0015954424313694888, "all": -0.011074858487618999, "collision vec": 0.0015174532798730676, "iii circuit properties": 0.0015954424313694888, "1 the multiplexing": 0.0015954424313694888, "interleaving is": 0.0012089130069245192, "output operations are": 0.0015954424313694888, "on each interconnect": 0.0015954424313694888, "splitting": 0.0003620731757490786, "conclude that": 0.000734121426317123, "quadrature": 0.0037123092171847047, "bitparallel asu operators": 0.0015954424313694888, "stand alone and": 0.0027697754321047135, "phone ffl the": 0.0015954424313694888, "controller ip ip": 0.0015954424313694888, "delay cannot": 0.0013846224627070106, "dat apath": 0.0013846224627070106, "to stand alone": 0.0015954424313694888, "26 is shown": 0.0014626093252386098, "set and": 0.00043596422266549596, "apply sophisticated": 0.0015174532798730676, "upon initiation a": 0.0015954424313694888, "can be obtained": 0.0004475590628545275, "is also used": 0.0008729521382860745, "defined as": 0.0004650635726162335, "through the hardware": 0.0015954424313694888, "removal": 0.00043180796379249826, "present more": 0.0013068925727553508, "the datapath": 0.0009977947046239076, "of in": 0.0010835545509562004, "0 1 z": 0.0014626093252386098, "the conflict controller": 0.01276353945095591, "iii circuit": 0.0015174532798730676, "that sharing": 0.002769244925414021, "area there are": 0.0014626093252386098, "accelerator uses the": 0.0015954424313694888, "is needed for": 0.000767499981031441, "m0 io 1": 0.006381769725477955, "vector the": 0.0006701301886366922, "whenever there is": 0.0009701253893087012, "diagram models every": 0.0015954424313694888, "very": -0.0010366709086588384, "architecture that": 0.0008286415875911306, "additions shifts": 0.0015174532798730676, "path to one": 0.0013848877160523567, "moving data": 0.001251722135800356, "resulting conflict model": 0.0015954424313694888, "interface ffl": 0.0012089130069245192, "in pipelined": 0.0010110789612550579, "path of": 0.0005553703146908808, "decide": 0.00022702751103936827, "into accelerator": 0.0015174532798730676, "runtime conflict modeling": 0.0015954424313694888, "2 z": 0.002680520754546769, "two parts": 0.0005327480692696854, "circuit properties of": 0.0015954424313694888, "leads": 9.371577461524806e-05, "software the": 0.0008341075743359376, "the sfg definition": 0.0015954424313694888, "local controller": 0.0030349065597461353, "advantages of": 0.0005077116445934375, "done in polynomial": 0.0010760097888250137, "list": 0.00017280643535431918, "will further detail": 0.0015954424313694888, "location gates bit": 0.0015954424313694888, "cluster subgraph": 0.0030349065597461353, "figure 10 ffl": 0.0015954424313694888, "imec and on": 0.0015954424313694888, "constructive remarks": 0.0015174532798730676, "further detail the": 0.0015954424313694888, "vector clock cycle": 0.0015954424313694888, "mux2 2 multiplexer": 0.0015954424313694888, "where possible the": 0.0014626093252386098, "same controller architecture": 0.0015954424313694888, "accelerator and is": 0.0015954424313694888, "we rely": 0.0008705472690073224, "modeling the": 0.0006365132810175145, "with edge": 0.0009153655416800478, "5 mux2": 0.0015174532798730676, "ports of": 0.0010960534732021366, "to the problem": 0.000562129286102883, "controller the": 0.004535719640293522, "as used": 0.0007426040502638777, "rate": 0.0007075966348804858, "right one clock": 0.0015954424313694888, "design": -0.0017505548849527663, "switchable": 0.001251482434127472, "dsp algorithms in": 0.0014626093252386098, "target clock for": 0.0015954424313694888, "electronics center imec": 0.0015954424313694888, "4 the presented": 0.0015954424313694888, "canonical": 0.00045028250807420097, "with dynamic scheduling": 0.0014626093252386098, "cell cmos li": 0.0015954424313694888, "sub": 0.0001333607480265725, "accelerator requires the": 0.0015954424313694888, "requirements of": 0.0005032502804908774, "i o timing": 0.0015954424313694888, "available to": 0.0004862503897218125, "nand": 0.0016569658095799667, "catv modem": 0.0015174532798730676, "dsp functions such": 0.0015954424313694888, "11 using": 0.0010407435364018847, "version": -0.00012098901957055202, "operations which": 0.0007570813858361881, "the qmf": 0.008307734776242063, "the writing": 0.0010253429091426427, "and a": 9.338426938060662e-05, "time and": 0.00027431835121730135, "generate small and": 0.0015954424313694888, "and therefore": 0.0005759948764672967, "more flexibility is": 0.0015954424313694888, "flop and": 0.0015174532798730676, "conflict controller ffl": 0.0015954424313694888, "this bit vector": 0.0015954424313694888, "combinatorial delay": 0.0015174532798730676, "of the maximal": 0.0009701253893087012, "the purpose of": 0.0005131315201504296, "asu definition is": 0.0015954424313694888, "a more": 0.00018082784791503446, "shown 16": 0.0013068925727553508, "terminal of figure": 0.0015954424313694888, "is a function": 0.0005490248203459219, "new initiation is": 0.0031908848627389776, "on the library": 0.0013848877160523567, "will therefore comply": 0.0015954424313694888, "efficient integration": 0.0011739226604214796, "silage language tr": 0.0015954424313694888, "the interleaving shown": 0.0015954424313694888, "banks is exposed": 0.0015954424313694888, "call spawns off": 0.0015954424313694888, "ffl the accelerator": 0.0031908848627389776, "an initiation": 0.004835652027698077, "allows": -0.0006315573999413113, "synchronization of": 0.0008181451874133357, "reduces the": 0.0003791335513400722, "provided that performance": 0.0015954424313694888, "clock cycles hence": 0.0015954424313694888, "illustrated in figure": 0.0005760928495624958, "the basic theory": 0.001286935765330209, "timing behavior": 0.0011443279747342069, "signal in z": 0.0031908848627389776, "succesive": 0.0010405442366055611, "work has": 0.00047821128278778075, "an asu processor": 0.0015954424313694888, "the silage description": 0.0015954424313694888, "bottleneck a simple": 0.0015954424313694888, "accelerator typically": 0.0015174532798730676, "multirate and expanded": 0.0015954424313694888, "containing input output": 0.0015954424313694888, "design reduces": 0.0013846224627070106, "state 10": 0.0013846224627070106, "in clustering an": 0.0015954424313694888, "in cpu": 0.0009853635829546053, "a processor": 0.001613584044998807, "data path is": 0.0029252186504772197, "collision vector state": 0.0015954424313694888, "408 0 46": 0.0015954424313694888, "functions ffl run": 0.0015954424313694888, "the execution of": 0.0005282657109161837, "output models the": 0.0015954424313694888, "the conflict": 0.007834925421065902, "controller synthesis the": 0.0015954424313694888, "among different micro": 0.0015954424313694888, "initiation therefore": 0.0015174532798730676, "flow from algorithm": 0.0015954424313694888, "takes": -0.00016770034961392308, "the interconnection strategy": 0.0015954424313694888, "signal depends": 0.0015174532798730676, "why we": 0.0007226837103471767, "schaumont b vanthournout": 0.0015954424313694888, "is synthesized": 0.0011739226604214796, "contains": -0.00018044924760922843, "execute high performant": 0.0015954424313694888, "table i": 0.0014647921508856142, "the fixed": 0.0005870930532428403, "case described": 0.0011186825622243627, "pipeline architecture": 0.002769244925414021, "instances at": 0.0010407435364018847, "controller is steered": 0.0015954424313694888, "taken": -4.629457248715505e-05, "accelerators called": 0.0015174532798730676, "are assumed the": 0.0014626093252386098, "data introduction": 0.0013846224627070106, "i o tuple": 0.0031908848627389776, "the dynamic scheduling": 0.0011356121174497548, "knows": 0.00042701147058530963, "execution through": 0.0013068925727553508, "algorithms algorithmic delay": 0.0015954424313694888, "operators": 0.0015772834410968761, "no global": 0.0009626644516809223, "half of": 0.0004883059128376884, "latency between asu": 0.0015954424313694888, "done example interface": 0.0015954424313694888, "flag": 0.0005264206389352443, "impulse": 0.0007495677445741975, "converted to": 0.0006826910855784794, "known": -0.0002577595675951648, "latch solution": 0.0015174532798730676, "that should be": 0.000738144067195103, "pipelined computers the": 0.0015954424313694888, "level controller": 0.0015174532798730676, "following issues": 0.0011186825622243627, "put output": 0.0012089130069245192, "or morestate transition": 0.0015954424313694888, "these assume a": 0.0015954424313694888, "paths the": 0.0007226837103471767, "high throughput": 0.004711722778996481, "quantized": 0.0008284829047899833, "one row in": 0.0014626093252386098, "miodrag": 0.001010885342151026, "the accelerator data": 0.006381769725477955, "scheduler for": 0.0009626644516809223, "data flow programs": 0.0013848877160523567, "algorithms the two": 0.0014626093252386098, "b a": 0.000411023083293656, "a d converter": 0.0015954424313694888, "b c": 0.0011733845799926027, "modeling of data": 0.0015954424313694888, "stages are": 0.0009239495407948818, "controller generation accelerator": 0.0015954424313694888, "v": -0.0010577788778245048, "the graph": 0.00036214252514110104, "starting from 1": 0.0012519619293129614, "makes use of": 0.0007358820896501389, "a target": 0.0006284066684136475, "done for": 0.0006560139049002748, "the netlist": 0.001251722135800356, "of 11": 0.0006960821258815455, "both interconnect": 0.0015174532798730676, "of 14": 0.0007291060122141964, "register file": 0.0008286415875911306, "morestate transition": 0.0015174532798730676, "digital filters": 0.001251722135800356, "methodology for": 0.0006365132810175145, "acyclic this": 0.0013846224627070106, "on the interconnect": 0.0014626093252386098, "clock of": 0.0009853635829546053, "latch registers": 0.0015174532798730676, "interface ready": 0.0015174532798730676, "of accelerator": 0.004552359839619203, "gate delay": 0.0010758036961629135, "processors": 0.0007607449046914949, "rather": -9.104245436903002e-05, "table which": 0.0009329296555333567, "as strobe": 0.0015174532798730676, "subsignals": 0.0013843573109523749, "ffl operator": 0.0013846224627070106, "costs involved": 0.0012089130069245192, "by some": 0.0004742966412747558, "snippet": 0.0010755976824332767, "and 6": 0.00040445045398180315, "for the third": 0.0009855523499245201, "want the": 0.0008033800762168479, "10 clustering of": 0.0015954424313694888, "influences": 0.0005952904750319046, "are capable": 0.0008081799856686663, "and io 1": 0.0015954424313694888, "z samples": 0.0015174532798730676, "that signals occuring": 0.0015954424313694888, "interconnect consider": 0.0015174532798730676, "can interactively indicate": 0.0015954424313694888, "and cuts down": 0.0015954424313694888, "and processing power": 0.0013848877160523567, "in automatic data": 0.0014626093252386098, "requirements impose": 0.0013846224627070106, "bit the": 0.0018478990815897637, "in course": 0.001251722135800356, "derived": 4.886230400255075e-05, "also founded": 0.0015174532798730676, "multipliers sharing might": 0.0015954424313694888, "problem at": 0.0007686750720911777, "throughput dsp asics": 0.0015954424313694888, "as follows": 7.506155504732722e-05, "signal into two": 0.0015954424313694888, "ready reservation table": 0.0015954424313694888, "veerle derudder": 0.0015174532798730676, "else signal": 0.0015174532798730676, "schedule hardware": 0.0015174532798730676, "_ in1 a": 0.0015954424313694888, "z into odd": 0.0015954424313694888, "a": 0, "short": 0.00010585787492627783, "controller after a": 0.0015954424313694888, "control ports": 0.0015174532798730676, "cycle at that": 0.0015954424313694888, "efficient run": 0.001251722135800356, "cluster schedule as": 0.0015954424313694888, "like shift bit": 0.0015954424313694888, "gain if the": 0.0015954424313694888, "banks": 0.0013351613477544484, "be used to": 0.00026731361603337354, "embedded systems": 0.0006801159602704348, "sharing 2": 0.0013846224627070106, "output is": 0.0012225030929170204, "gain the": 0.0009977947046239076, "in the accelerator": 0.0031908848627389776, "coefficients for the": 0.0011967577181148839, "developed": -0.0001659997913288641, "fft": 0.0006129716821488957, "explained iii": 0.0015174532798730676, "without creating a": 0.0015954424313694888, "held": 0.00040293645236886395, "ffl": 0.0018561264392247037, "estimator reconstructor compressor": 0.0015954424313694888, "the processing": 0.0035031504198504058, "conflict model collision": 0.0015954424313694888, "detail the design": 0.0013297298956069683, "bus we wish": 0.0015954424313694888, "both the controller": 0.0014626093252386098, "shown in": 0.000565498014269165, "cost is": 0.0010530429329706362, "using application": 0.0012089130069245192, "large clusters": 0.0011739226604214796, "and dii unfortunately": 0.0015954424313694888, "erators": 0.0009421640991627968, "15 to": 0.0007726950082651591, "signals occuring": 0.0015174532798730676, "tuples as conflicts": 0.0015954424313694888, "concentrate on the": 0.0007622968676191546, "qmf bank the": 0.0015954424313694888, "systems": -0.002926416982679691, "ffl the user": 0.0015954424313694888, "tool a": 0.0011186825622243627, "the number of": 0.0010611878624290673, "might": -9.513295460856442e-05, "creating a": 0.0006264288209924842, "pro cessor": 0.0009423445557992961, "of a system": 0.0006828218693113489, "controller hardware presented": 0.0015954424313694888, "we wish to": 0.0011399912854068316, "therefore they fix": 0.0015954424313694888, "as conflicts the": 0.0015954424313694888, "2 z are": 0.0013848877160523567, "that require": 0.0006606116458225993, "signal the": 0.0017833459028011541, "time the processor": 0.001286935765330209, "state diagram is": 0.0027697754321047135, "connections run": 0.0013846224627070106, "processor interface": 0.013068925727553509, "and is obtained": 0.001286935765330209, "complete sfg": 0.0015174532798730676, "after initiation of": 0.0015954424313694888, "due to davidson": 0.0015954424313694888, "6 la": 0.0013846224627070106, "results in": 0.0003452880733523256, "c clustering the": 0.0015954424313694888, "instructions": 0.00359649090907038, "flipflop": 0.001251482434127472, "latches to": 0.0012089130069245192, "an overall": 0.000704564640028445, "accelerator processors we": 0.0031908848627389776, "obtained by the": 0.0007249405428962186, "zohair sahraoui": 0.0015174532798730676, "present a": 0.0002875314320470784, "dff ms": 0.0015174532798730676, "presented": -0.0009899951984725173, "the accelerator datapath": 0.007977212156847444, "performance capabilities of": 0.0015954424313694888, "_ in1": 0.0015174532798730676, "length decoder": 0.0015174532798730676, "first the hardware": 0.0015954424313694888, "control strategy": 0.0010758036961629135, "data rates on": 0.0014626093252386098, "presence of decimate": 0.0015954424313694888, "difficult": 1.9443971508889852e-05, "evaluation circuitry": 0.0015174532798730676, "that will steer": 0.0015954424313694888, "of this": 7.556453050498174e-05, "bit parallel custom": 0.0015954424313694888, "sketches": 0.0007985411674507317, "california united": 0.000575982508085851, "and odd in": 0.0015954424313694888, "iii architecture": 0.0015174532798730676, "been reported": 0.0007570813858361881, "rate or data": 0.0015954424313694888, "generation": 0.00038064841946022494, "of the forbidden": 0.0013848877160523567, "emphasis is put": 0.0013848877160523567, "the filter": 0.0008341075743359376, "for pipeline synthesis": 0.0013848877160523567, "latencies this": 0.0015174532798730676, "loops": 0.0006065011113918732, "interconnect extraction": 0.0015174532798730676, "derived in": 0.000604059449054733, "buffers": 0.00045919097525820964, "steered": 0.0010405442366055611, "cycles in": 0.0006852993475209068, "do this in": 0.0010023142594309234, "care of moving": 0.0015954424313694888, "and an": 0.00020564010684587095, "2 sodas": 0.0015174532798730676, "d the": 0.00041028395070704906, "be available": 0.0006449522754235729, "since": -0.0005821480228555627, "dct idct functions": 0.0015954424313694888, "as conflict": 0.0013068925727553508, "the expansion": 0.0006879416364449364, "one ensures that": 0.0014626093252386098, "interconnect 4": 0.0015174532798730676, "interconnect 3": 0.0015174532798730676, "7": -0.0044547710606216455, "5 all of": 0.0013297298956069683, "was presented": 0.0006653153487308475, "define w2": 0.0015174532798730676, "latencies as": 0.0011739226604214796, "design steps that": 0.0015954424313694888, "cycles is": 0.0008773385769997082, "interactively indicate the": 0.0015954424313694888, "flow programs for": 0.0015954424313694888, "are mirror": 0.0015174532798730676, "datapath is defined": 0.0015954424313694888, "asu": 0.04755633249684394, "assignment for": 0.0007391431293702159, "cost gets higher": 0.0015954424313694888, "one ensures": 0.0013846224627070106, "the states": 0.0011581953757998815, "filter tap multiplications": 0.0015954424313694888, "signals are easily": 0.0015954424313694888, "and control": 0.0005340151137283559, "reason": 2.4456056076582486e-05, "corresponding sfg operations": 0.0015954424313694888, "have virtually nil": 0.0015954424313694888, "initial marking": 0.0010574788767222516, "put": 0.00043119545263511813, "dct idct": 0.0013846224627070106, "latch la": 0.0015174532798730676, "applications the counterflow": 0.0015954424313694888, "generate": 0.00010520031817328964, "diagram reservation": 0.0015174532798730676, "states indicating initiation": 0.0015954424313694888, "and output port": 0.0014626093252386098, "concentrate on": 0.0005365716579286504, "thread": 0.0009889871260483545, "start signal is": 0.0013848877160523567, "a structure is": 0.0013848877160523567, "copes with this": 0.0015954424313694888, "in equivalent 2": 0.0015954424313694888, "datapath a the": 0.0015954424313694888, "possible the start": 0.0015954424313694888, "in put output": 0.001286935765330209, "assignment for the": 0.0011035166038871735, "latch the": 0.0013068925727553508, "circuit": 0.0003432794207660663, "to sfg clustering": 0.0015954424313694888, "consequence": 0.0001662368115772266, "diagram the shift": 0.0015954424313694888, "and cluster": 0.0010253429091426427, "silage behavioral language": 0.0015954424313694888, "the2 in z": 0.0015954424313694888, "feed": 0.0006166955420873392, "operations shown": 0.0013846224627070106, "the the qmf": 0.0015954424313694888, "thread into": 0.0013068925727553508, "encoding": 0.0006797979130263017, "approach is believed": 0.0015954424313694888, "of asus": 0.0015174532798730676, "call execution": 0.0015174532798730676, "of dsp small": 0.0015954424313694888, "since the": 8.696003323599983e-05, "the forbidden": 0.0011739226604214796, "all paths": 0.0007570813858361881, "discerned ffl": 0.0015174532798730676, "processing applications the": 0.0013848877160523567, "has been grouped": 0.0014626093252386098, "least": -0.0005104579380194961, "minimization of": 0.000653753250369341, "obtained out": 0.0013846224627070106, "at hand is": 0.0011967577181148839, "programs for": 0.0006284066684136475, "and a tool": 0.0014626093252386098, "runs from": 0.0011443279747342069, "multiplexing operator": 0.0015174532798730676, "application at": 0.0009522388655691142, "system for digital": 0.001286935765330209, "script": 0.0006491811721685236, "encoding iii the": 0.0015954424313694888, "lengths and the": 0.0013297298956069683, "multiplication is implemented": 0.0014626093252386098, "standard cells": 0.0026137851455107016, "two key": 0.0008397299535798347, "to get": 0.00033169166072585354, "a minimum cost": 0.0010635996404017374, "one reservation table": 0.0015954424313694888, "introduce a": 0.00044518269550236156, "8 ieee": 0.0010407435364018847, "set of all": 0.00046180281147588294, "scheme": 2.9988835853603133e-05, "store": 0.00018459506003865424, "better then the": 0.0014626093252386098, "shifted": 0.0009723145479653708, "a constant": 0.00029795532640105785, "sfg signals": 0.0015174532798730676, "pipelines": 0.001408859435307741, "is explained iii": 0.0015954424313694888, "conflicts are": 0.0009329296555333567, "formal approach to": 0.0010892732498114825, "to simple": 0.0008130996155245355, "other without creating": 0.0015954424313694888, "indicate that the": 0.000632541287410821, "pipelined systems": 0.002769244925414021, "clustering an": 0.0013846224627070106, "pipelined": 0.006139561225217545, "shifter": 0.004925874441407502, "authors": 0.00019505171520651477, "identify the": 0.00047332846214460066, "pipeline state": 0.0013846224627070106, "the operation of": 0.0015737327541216271, "transactions on": 0.0006446678574417844, "a desired dii": 0.0015954424313694888, "through the doack": 0.0015954424313694888, "scheduling authors": 0.0015174532798730676, "and defines the": 0.0012223848018115746, "application specific units": 0.0015954424313694888, "small clusters introduce": 0.0015954424313694888, "both at": 0.0009423445557992961, "double": 0.00028057226376342824, "includes expansion": 0.0015174532798730676, "instruction": 0.004344878108988944, "vector indicates wether": 0.0015954424313694888, "to distinguish between": 0.0007358820896501389, "as with": 0.0005021488594957207, "between asu input": 0.0015954424313694888, "graph sfg the": 0.0015954424313694888, "component is": 0.0006076244566097941, "z is": 0.0009544525075273123, "filter banks m": 0.0015954424313694888, "h 1": 0.0011840806180265528, "h 0": 0.001307506500738682, "reconstruction property holds": 0.0015954424313694888, "in order to": 0.0008940753780925862, "idct functions": 0.0015174532798730676, "the data path": 0.0076249127486803766, "per asu asu": 0.0015954424313694888, "clusters of the": 0.0013297298956069683, "cluster latencies": 0.0015174532798730676, "path 5 5": 0.0015954424313694888, "path synthesis tools": 0.006381769725477955, "size ffl": 0.0010758036961629135, "in reservation": 0.0013846224627070106, "the complete": 0.0008074619716530815, "interface signals": 0.0013846224627070106, "and assignment": 0.001995589409247815, "25 present": 0.0013846224627070106, "and a bitparallel": 0.0015954424313694888, "the shift register": 0.0029252186504772197, "cost determined by": 0.0015954424313694888, "karl": 0.000789491737794011, "pipeline registers we": 0.0015954424313694888, "the fixed rate": 0.0015954424313694888, "standard cells r": 0.0015954424313694888, "task ffl": 0.0013846224627070106, "within one controller": 0.0015954424313694888, "software package": 0.0008773385769997082, "of figure 7": 0.0009020221800379237, "proposed strategy": 0.001251722135800356, "parametrized descriptions that": 0.0015954424313694888, "path design": 0.0015174532798730676, "and compression and": 0.0015954424313694888, "cost exceeds the": 0.0031908848627389776, "a strategy": 0.0006725810072459339, "nature of dsp": 0.0015954424313694888, "to decide upon": 0.0015954424313694888, "reconstructor compressor": 0.0015174532798730676, "and output": 0.0017467785723147375, "each asu": 0.0015174532798730676, "be saved": 0.0008992551024684698, "bank accelerator": 0.0015174532798730676, "to the cluster": 0.0011967577181148839, "exposed in": 0.0011739226604214796, "initiation latency cannot": 0.0015954424313694888, "instead of a": 0.0007292456876954635, "per asu cluster": 0.0015954424313694888, "an interconnection": 0.0009736820813793117, "of the the": 0.0008869468962793991, "3 the set": 0.0010305387264698041, "m1 this": 0.0015174532798730676, "and low": 0.0006515173038455891, "3 design flow": 0.0015954424313694888, "75": 0.0006104429963859326, "on silicon application": 0.0015954424313694888, "adder": 0.0013863985379651417, "the runtime": 0.0007426040502638777, "derudder": 0.0013843573109523749, "conflict due to": 0.0014626093252386098, "the overall": 0.0006379061456423158, "state transition diagram": 0.002207033207774347, "controller architecture that": 0.0015954424313694888, "acyclic graph": 0.0007570813858361881, "looping and": 0.0013846224627070106, "register upon": 0.0015174532798730676, "each interconnect bus": 0.0015954424313694888, "of conflicts ffl": 0.0015954424313694888, "the the": 0.0004294798280404897, "pipeline registers residing": 0.0015954424313694888, "and some corresponding": 0.0014626093252386098, "netlist optimization tools": 0.0031908848627389776, "and 6 ieee": 0.0015954424313694888, "filter banks": 0.0011739226604214796, "maximal data throughput": 0.0015954424313694888, "cost example": 0.0013846224627070106, "runs from left": 0.0015954424313694888, "interconnect currently a": 0.0015954424313694888, "datapath is": 0.0011186825622243627, "and one column": 0.0014626093252386098, "theory on qmf": 0.0015954424313694888, "blocks and dedicated": 0.0015954424313694888, "figure 2 shows": 0.000655383101425547, "was derived": 0.0008514821138026482, "cluster schedule hardware": 0.0015954424313694888, "nand gates cell": 0.0015954424313694888, "datapath will therefore": 0.0015954424313694888, "1 bit position": 0.0015954424313694888, "one of two": 0.0008116015117816257, "will introduce": 0.0008397299535798347, "cross the borders": 0.0015954424313694888, "15 minutes on": 0.0015954424313694888, "instruction and": 0.0007986941153855048, "when this": 0.0005553703146908808, "of interconnection pipeline": 0.0015954424313694888, "table iii the": 0.0013297298956069683, "is a key": 0.0008775066495240378, "registers": 0.003639357024540587, "the operation operator": 0.0015954424313694888, "per formance the": 0.0011741475498200278, "5 ffl the": 0.0014626093252386098, "bit select and": 0.0015954424313694888, "each cluster": 0.0008705472690073224, "control software the": 0.0015954424313694888, "b vanthournout and": 0.0015954424313694888, "controller no conflict": 0.0015954424313694888, "on the output": 0.001955370991663973, "the art": 0.0005683894649659633, "conflict modeling": 0.0015174532798730676, "the support": 0.0005887292259230038, "at the next": 0.0007988471219210194, "the active silicon": 0.0015954424313694888, "system component": 0.0010574788767222516, "size ffl in": 0.0014626093252386098, "defined by clustering": 0.0015954424313694888, "cluster can": 0.0011186825622243627, "decimated into two": 0.0015954424313694888, "in the asu": 0.0015954424313694888, "a scheduler": 0.0009626644516809223, "ramesh karri": 0.0013068925727553508, "and architecture": 0.0008514821138026482, "filters and its": 0.0015954424313694888, "incremented by": 0.0008992551024684698, "paper a": 0.0012986110251155065, "3 dff": 0.0015174532798730676, "his": 0.0001662368115772266, "ram i": 0.0015174532798730676, "by a software": 0.0012519619293129614, "the sfg a": 0.0015954424313694888, "compiled": 0.0003944893634283291, "in two": 0.000306270677114193, "except for the": 0.0005977921762730718, "proces": 0.0006628229839917284, "to get the": 0.0006793949273320327, "op io 0": 0.0015954424313694888, "loops must be": 0.0014626093252386098, "operation of in": 0.0015954424313694888, "during": -0.00043062336009215785, "to i o": 0.0029252186504772197, "the next": 0.0006370653041976695, "the requirements of": 0.0007728430341288114, "one column": 0.0009153655416800478, "for pipelined": 0.003076028727427928, "signals do": 0.001251722135800356, "delay cannot be": 0.0014626093252386098, "the output": 0.001057729297622481, "maxi mumthroughput 19": 0.0015954424313694888, "with one": 0.0003924971773766212, "datapath as well": 0.0015954424313694888, "collision vector this": 0.0031908848627389776, "of a heterogeneous": 0.0013848877160523567, "supported by a": 0.0008476483562871211, "require read write": 0.0015954424313694888, "was chosen": 0.000640689469156991, "order to gain": 0.001051939269856453, "controller takes": 0.0015174532798730676, "time for an": 0.0010305387264698041, "an overview of": 0.0006000907712675386, "is steered": 0.0013846224627070106, "assigned to": 0.003569850787142943, "not useful for": 0.0011741475498200278, "datapath are": 0.001251722135800356, "art": 0.0003917367113566782, "of operations such": 0.0015954424313694888, "comply the timing": 0.0015954424313694888, "lifetimes": 0.0007645884543174263, "system allows": 0.0009153655416800478, "by using": 0.00020236373774131826, "the boundary": 0.00047332846214460066, "realise a data": 0.0014626093252386098, "his approach": 0.0011186825622243627, "define w2 fix": 0.0015954424313694888, "are": 0, "accelerators": 0.0028264922974883906, "area needed to": 0.0031908848627389776, "discerned ffl the": 0.0015954424313694888, "synthesis and retiming": 0.0015954424313694888, "it sequences micro": 0.0015954424313694888, "output is high": 0.0015954424313694888, "data path the": 0.002444769603623149, "the pipeline": 0.004971849525546784, "area in equivalent": 0.0015954424313694888, "is used by": 0.0007572264205844327, "initial collision": 0.013657079518857609, "steps that lead": 0.0015954424313694888, "do doack": 0.004552359839619203, "forbidden latencies": 0.004552359839619203, "is expressed": 0.002445006185834041, "a shift": 0.0007647348991468302, "the signal in": 0.0011967577181148839, "z z k": 0.0011967577181148839, "consecutive": 0.0002654719190195118, "conditions": -7.303093767313363e-05, "bank filter impulse": 0.0015954424313694888, "few cycles": 0.0010758036961629135, "occuring pipeline conflicts": 0.0015954424313694888, "conflict occurs after": 0.0015954424313694888, "motion estimator": 0.0013068925727553508, "creating": 0.000275158915723477, "processing rate": 0.001251722135800356, "also generates": 0.0010960534732021366, "a cluster can": 0.0014626093252386098, "in z and": 0.0011967577181148839, "iii the complete": 0.0015954424313694888, "further detail": 0.0010574788767222516, "processor to have": 0.0014626093252386098, "a simple hardware": 0.0014626093252386098, "same performance as": 0.0010760097888250137, "is modeled by": 0.0008685012514944603, "requires the": 0.00043927458521945473, "description2": 0.0013843573109523749, "b cluster": 0.0013068925727553508, "hardware selection and": 0.0015954424313694888, "distinguish": 0.000200877783294322, "dff ms flipflop": 0.0015954424313694888, "ffl area": 0.0013846224627070106, "operations shown in": 0.0014626093252386098, "operation we": 0.0007809878268350354, "in high": 0.0012648402682568416, "both": -0.004742103535056343, "c": -0.0033485318523959226, "z and one": 0.0014626093252386098, "automatically rather the": 0.0015954424313694888, "bus acceleration controller": 0.0015954424313694888, "example next we": 0.0014626093252386098, "dsp algorithms": 0.005869613302107398, "execution of high": 0.0014626093252386098, "therefore the start": 0.0015954424313694888, "state transition": 0.0014268401507172804, "sensitive": 0.0002420486478964971, "controller at": 0.0013068925727553508, "no sharing": 0.001251722135800356, "controller as": 0.0011443279747342069, "shift operations": 0.0023478453208429593, "register delay regfilefbb": 0.0015954424313694888, "to be": 1.1659002790500152e-05, "operator area needed": 0.0015954424313694888, "design steps": 0.002503444271600712, "arbitrarily": 0.00023564531438350397, "available within the": 0.001286935765330209, "vlsi systems define": 0.0015954424313694888, "a toolbox of": 0.0013848877160523567, "10 a new": 0.0015954424313694888, "behavior on": 0.0008916729514005771, "0 m0 io": 0.004786327294108467, "pipeline architecture ctr": 0.0015954424313694888, "results in a": 0.0005249912634145524, "in2 _": 0.0015174532798730676, "flop dff in": 0.0015954424313694888, "m40fig 5": 0.0015174532798730676, "leuven belgium h": 0.0015954424313694888, "algorithms however this": 0.0015954424313694888, "possible already": 0.0015174532798730676, "path and": 0.0006112515464585102, "this paper a": 0.0015566678300334414, "clusters containing": 0.0026137851455107016, "that leads to": 0.0008918437699736424, "14 15": 0.0006094301002083608, "asu cluster": 0.0015174532798730676, "14 12": 0.0010253429091426427, "of an example": 0.0010023142594309234, "the support of": 0.000738144067195103, "required as bit": 0.0015954424313694888, "described": -0.0008722591991180464, "the usage": 0.0007686750720911777, "ip op": 0.0015174532798730676, "allows parallel": 0.0012089130069245192, "20 his": 0.0015174532798730676, "due": -0.00043873677552282387, "table also lists": 0.0013297298956069683, "strategy": 0.0003618225529974681, "the critical path": 0.0016298464876717898, "mentation": 0.0007356002504737122, "as multiplexing": 0.0013846224627070106, "shift bit": 0.0013846224627070106, "of highly": 0.0008033800762168479, "an example of": 0.0008554069148163006, "as the timing": 0.0014626093252386098, "cluster size within": 0.0015954424313694888, "empty": 0.0001040644489177363, "software the accelerator": 0.0015954424313694888, "instruction shifter conflict": 0.0015954424313694888, "vector and defines": 0.0015954424313694888, "of at": 0.0004821949564839884, "2 the interconnection": 0.0015954424313694888, "it finally the": 0.0015954424313694888, "char acteristics": 0.0013846224627070106, "else": 0.00014218158696331802, "have been reported": 0.0009425250815762692, "original signal the": 0.0015954424313694888, "rompaey and serge": 0.0015954424313694888, "it is expressed": 0.0013297298956069683, "component schedule and": 0.0015954424313694888, "description multfbb": 0.0015174532798730676, "the following issues": 0.0011967577181148839, "defined by means": 0.0012519619293129614, "1 m0": 0.0030349065597461353, "1 m1": 0.002769244925414021, "1 m4": 0.0030349065597461353, "description to optimzed": 0.0015954424313694888, "into the": 0.0008704509176141956, "scheduling properties": 0.0015174532798730676, "while": -0.001213119008180196, "this is an": 0.000585581672417119, "shareable": 0.0027687146219047497, "behavior": -2.1650106605739157e-05, "interconnect bus we": 0.0015954424313694888, "design steps to": 0.0015954424313694888, "registers in order": 0.0015954424313694888, "resulting cicruit": 0.0015174532798730676, "ripple carry adder": 0.001286935765330209, "states indicating": 0.0015174532798730676, "new version": 0.0009153655416800478, "gain will": 0.0013068925727553508, "cluster using": 0.0012089130069245192, "a datapath": 0.0011443279747342069, "for the input": 0.000918360933517762, "fourth cycle however": 0.0015954424313694888, "shows one might": 0.0015954424313694888, "execute one": 0.0011443279747342069, "of these signals": 0.0013297298956069683, "ready": 0.0015713088829732698, "cycle takes": 0.0015174532798730676, "high level synthesis": 0.0018981324739124155, "fig 9 the": 0.0010112726545426548, "level data": 0.0009071439280587043, "architecture quadrature mirror": 0.0015954424313694888, "graph is acyclic": 0.0011035166038871735, "this by": 0.0005327480692696854, "andreas koch efficient": 0.0015954424313694888, "design automation p": 0.0008821697804214616, "do this": 0.00047332846214460066, "lengths": 0.0003513375170327631, "executed by the": 0.0008968666243114828, "after the": 0.0004753583665600791, "been grouped": 0.0013068925727553508, "ready output whenever": 0.0015954424313694888, "tuple asu": 0.0015174532798730676, "11 out": 0.0013846224627070106, "flow shown": 0.0013846224627070106, "chosen we": 0.0009522388655691142, "9": -0.003141431650505222, "mux2": 0.0013843573109523749, "composition": 0.0003620731757490786, "conflict": 0.008854664787467941, "higher": -0.00013115203046924905, "achieve dynamic": 0.0015174532798730676, "literature": 0.0001259071237382346, "defined as the": 0.0005445322609579056, "specify a desired": 0.0014626093252386098, "graph must": 0.0009853635829546053, "critical mm data": 0.0015954424313694888, "fix 14": 0.0015174532798730676, "moving": 0.0002577595675951648, "user": 0.00013115203046924905, "datapath a": 0.0013846224627070106, "of clustering the": 0.001286935765330209, "evaluation circuitry in": 0.0015954424313694888, "shifts or": 0.0013846224627070106, "b c fig": 0.0011539171634024968, "latencies as operation": 0.0015954424313694888, "fix 18": 0.0015174532798730676, "table during": 0.0013846224627070106, "algorithm applied influences": 0.0015954424313694888, "marked as": 0.0007104247490794644, "the designer in": 0.0013297298956069683, "algorithmic feedback loops": 0.0015954424313694888, "we conclude": 0.0007086873692212337, "expresses the sharing": 0.0015954424313694888, "reconstructor compressor accelerator": 0.0015954424313694888, "the cluster sched": 0.0015954424313694888, "the asu latency": 0.0015954424313694888, "be constructed with": 0.0012519619293129614, "into two streams": 0.0015954424313694888, "no longer": 0.0003746189032967119, "edge": 0.00025428576362071195, "scale integration": 0.002572899817787699, "obtained using the": 0.0008685012514944603, "core inside": 0.0015174532798730676, "operations are needed": 0.0012519619293129614, "splitting of in": 0.0015954424313694888, "systems mentation": 0.0015174532798730676, "into the accelerator": 0.0015954424313694888, "ms flipflop": 0.0015174532798730676, "core of": 0.0006775731157157693, "schedule hardware sharing": 0.0015954424313694888, "of hardware": 0.0007016973082033416, "to insert pipeline": 0.0015954424313694888, "ways the": 0.0007726950082651591, "motion estimation and": 0.0012223848018115746, "the cluster": 0.007426040502638777, "supports the": 0.0006606116458225993, "qmf bank ffl": 0.0015954424313694888, "data stream": 0.0009071439280587043, "requests accelerator execution": 0.0015954424313694888, "asu operators sfg": 0.0015954424313694888, "streams consisting of": 0.0015954424313694888, "has to be": 0.0004975335495912905, "scheme only half": 0.0015954424313694888, "will steer": 0.0015174532798730676, "focus on the": 0.0005709997386482649, "with a": 5.3334729496749115e-05, "and efficient control": 0.0015954424313694888, "tables": 0.00024448098439472593, "between the": 8.75445088031349e-05, "the described architecture": 0.0015954424313694888, "defined as a": 0.0007450878267068677, "signals for the": 0.0023482950996400556, "overall structure": 0.0009423445557992961, "table24 fig 3": 0.0015954424313694888, "v conclusion": 0.001251722135800356, "process we focus": 0.0014626093252386098, "introduction interval": 0.0013068925727553508, "katholieke": 0.0013843573109523749, "performance data": 0.0008455180657688389, "these signals": 0.0010758036961629135, "two asu": 0.0015174532798730676, "can be done": 0.0004661289377163591, "higher as": 0.0012089130069245192, "performance pipelines with": 0.0015954424313694888, "remaining": 2.3341596631374336e-05, "is common in": 0.0009701253893087012, "con structed the": 0.0015954424313694888, "by this new": 0.0013848877160523567, "table that was": 0.0015954424313694888, "paths static scheduling": 0.0015954424313694888, "signal processing": 0.001151965016171702, "processor architecture effective": 0.0015954424313694888, "asu to the": 0.0015954424313694888, "evaluate": 0.00020098166664487643, "of mapping the": 0.001286935765330209, "in standard": 0.0007608713291248361, "is fixed": 0.0010915312960435946, "conflicts ffl": 0.0015174532798730676, "van rompaey": 0.0013846224627070106, "tr cathedral": 0.0015174532798730676, "tors the": 0.0011443279747342069, "datapaths": 0.0018843281983255936, "current approach to": 0.0015954424313694888, "cycle such a": 0.0015954424313694888, "which enumerates": 0.0013068925727553508, "the micro": 0.006244461218411308, "these two": 0.0002457507677440024, "for stand": 0.0013846224627070106, "operator netlist": 0.0030349065597461353, "by clustering the": 0.001286935765330209, "that careful design": 0.0015954424313694888, "therefore they": 0.0008397299535798347, "and data": 0.0003870658361238363, "signal": 0.0031782527971314376, "and odd": 0.0010110789612550579, "manifest": 0.001545094078189351, "cannot equal": 0.0013846224627070106, "a simple and": 0.0008083348094207102, "be a toolbox": 0.0015954424313694888, "static and dynamic": 0.0009241265426226204, "also used to": 0.000918360933517762, "a manual pro": 0.0015954424313694888, "essential": 0.0002066987603868675, "manifest data": 0.0015174532798730676, "figure 11 using": 0.0014626093252386098, "are with the": 0.0009855523499245201, "bus we": 0.0011739226604214796, "reservation table of": 0.0014626093252386098, "we use": 0.00010557887606440202, "structed": 0.001251482434127472, "for a": 8.884337594509697e-06, "the writing of": 0.0012519619293129614, "some": -0.001727636731718441, "next initiation returns": 0.0015954424313694888, "op op io": 0.0015954424313694888, "at runtime": 0.001553596135203552, "to 14 bit": 0.0015954424313694888, "a sequence": 0.0002612145728921424, "datapath iii a": 0.0015954424313694888, "of pipelined computers": 0.0015954424313694888, "hardware units": 0.0013846224627070106, "operators are": 0.0007461260306546851, "12 13 14": 0.000918360933517762, "allocated to": 0.0006826910855784794, "with pipeline": 0.0013846224627070106, "order to satisfy": 0.0009490662369562077, "position to": 0.000704564640028445, "fix 18 16": 0.0015954424313694888, "moment just": 0.0015174532798730676, "with the interuniversitary": 0.0015954424313694888, "there is no": 0.0008356873834693615, "multiplexed bus": 0.0013846224627070106, "cycles between": 0.0010758036961629135, "frames is": 0.0010110789612550579, "indicates the shift": 0.0015954424313694888, "to an": 0.0003352071036356263, "the list scheduler": 0.0013848877160523567, "be inflected to": 0.0015954424313694888, "channel quadrature": 0.0015174532798730676, "leftmost": 0.0011049522299792535, "minimal": 0.00010705600803205428, "flow is integrated": 0.0015954424313694888, "collision state": 0.0015174532798730676, "regular structure": 0.0009522388655691142, "run": -6.941354082550121e-05, "a b c": 0.001649804147489774, "two streams": 0.0013068925727553508, "expansion of add": 0.0015954424313694888, "a scheduler for": 0.0015954424313694888, "boundary of": 0.000604059449054733, "processing": 0.00017218614090854417, "possible schedules": 0.0011739226604214796, "allowing a": 0.0007986941153855048, "instead of": 0.00018532542161687525, "design reduces the": 0.0015954424313694888, "step": -0.00018390131514838928, "same performance": 0.00082332342080627, "the scheduling needed": 0.0015954424313694888, "accelerator a": 0.0015174532798730676, "channel quadrature mirror": 0.0015954424313694888, "simple and fast": 0.0011967577181148839, "occuring pipeline": 0.0015174532798730676, "an accelerator controller": 0.0015954424313694888, "structure in the": 0.0008685012514944603, "there are": 5.364441161972068e-05, "pipeline": 0.014284628927729076, "processor interface the": 0.0015954424313694888, "1894 2": 0.0015174532798730676, "generation of": 0.00045478085186081236, "active area ffl": 0.0015954424313694888, "the asu": 0.013657079518857609, "to a graph": 0.0011035166038871735, "data model": 0.0008705472690073224, "buses with pipeline": 0.0015954424313694888, "two channel qmf": 0.0015954424313694888, "leuven belgium": 0.0023478453208429593, "runtime the controller": 0.0015954424313694888, "specific dsp accelerators": 0.0015954424313694888, "with the system": 0.0009127611035243516, "datapath do doack": 0.0015954424313694888, "of the controller": 0.002207033207774347, "a single cluster": 0.0011356121174497548, "block": 0.00010825618710265424, "that lead to": 0.0008918437699736424, "16 that": 0.0009071439280587043, "scheduling problem in": 0.0010635996404017374, "fourth cycle": 0.0013846224627070106, "paper we will": 0.0006694479886286634, "a complete": 0.00035911534952189295, "indicates wether a": 0.0031908848627389776, "within": -0.0013405716492390692, "offered through a": 0.0015954424313694888, "and assignment for": 0.0014626093252386098, "constraints an initiation": 0.0015954424313694888, "is defined that": 0.0012519619293129614, "compile time for": 0.0012519619293129614, "to specify a": 0.0008437312727219735, "micro instruction": 0.013846224627070105, "was developed": 0.0013030346076911782, "high performant": 0.0015174532798730676, "shown in listing": 0.0015954424313694888, "be con": 0.0010758036961629135, "counterflow pipeline": 0.0013846224627070106, "optimization tools developed": 0.0015954424313694888, "mirror filter": 0.004153867388121031, "electronics center and": 0.0015954424313694888, "is equal": 0.0003579142546289595, "delay is": 0.0006826910855784794, "each interconnect": 0.0013068925727553508, "least one": 0.0002908087555254062, "fast": 9.680979538162767e-05, "the accelerator processor": 0.011168097019586421, "of different micro": 0.0015954424313694888, "presence of": 0.0006504984710947348, "table that": 0.0008033800762168479, "with care and": 0.001286935765330209, "fadd1 full adder": 0.0015954424313694888, "sections": 6.557601523462453e-05, "is scheduled": 0.0007357411430710065, "example 1 using": 0.0014626093252386098, "design issues": 0.0008130996155245355, "multiplexing switches": 0.0015174532798730676, "is with the": 0.0009300681356798319, "needed for": 0.0003959530752843479, "discussion of the": 0.0006898546530935464, "today s": 0.0006826910855784794, "however this is": 0.000767499981031441, "evaluate the cluster": 0.0015954424313694888, "i these": 0.0008705472690073224, "of operations": 0.0005252972559130261, "not exceeded and": 0.0013848877160523567, "and its fir": 0.0015954424313694888, "controller is synthesized": 0.0015954424313694888, "runtime most scheduling": 0.0015954424313694888, "using the cluster": 0.0015954424313694888, "as follows the": 0.0005526877916620365, "on the following": 0.00067602489384424, "is used as": 0.000629856474923999, "the flip flop": 0.0029252186504772197, "semantics 9 are": 0.0015954424313694888, "core inside the": 0.0015954424313694888, "of equivalent": 0.0008992551024684698, "consist": 0.0002535526718197376, "figure 3": 0.00028441763919649367, "is primarily defined": 0.0015954424313694888, "75 technology cmos": 0.0015954424313694888, "by means of": 0.0022720063692735254, "example interface": 0.0013068925727553508, "cathedral 3 data": 0.0015954424313694888, "target accelerator processor": 0.0015954424313694888, "very large": 0.001202622237317646, "accelerator blocks are": 0.0015954424313694888, "to split the": 0.0009558353059309957, "the properties": 0.00043596422266549596, "composition it": 0.001251722135800356, "heterogeneous": 0.0004102053823518773, "highlight": 0.0005497240935718511, "z": -0.00045827845497009855, "called": -0.0017924923222746884, "at least one": 0.000383362263748274, "the accelerator functions": 0.0015954424313694888, "collision vector with": 0.0015954424313694888, "instance of": 0.00043596422266549596, "silicon area": 0.0011186825622243627, "the test": 0.0004426323429789077, "in this design": 0.0013297298956069683, "to obtain": 0.0008138113246812896, "accelerator operations and": 0.0015954424313694888, "through the": 0.0009555116327578416, "triggered flip": 0.0013846224627070106, "efficient run time": 0.0013297298956069683, "instructions on the": 0.001286935765330209, "the interuniversitary": 0.0015174532798730676, "dsp functions into": 0.0015954424313694888, "sfg therefore our": 0.0015954424313694888, "1894": 0.0011736978571544514, "as strobe signals": 0.0015954424313694888, "2 z this": 0.0015954424313694888, "path design synthesis": 0.0015954424313694888, "to generate small": 0.0014626093252386098, "path also netlist": 0.0015954424313694888, "pipeline conflicts through": 0.0015954424313694888, "clustering of the": 0.002081885825116567, "mirror filters and": 0.0015954424313694888, "s a list": 0.0015954424313694888, "ule and controller": 0.0015954424313694888, "and the": 0.0, "equal a": 0.0011186825622243627, "multipliers": 0.000555263962658194, "grouped": 0.0004801023678214023, "do so": 0.0004872757954607763, "hp700 v conclusion": 0.0015954424313694888, "operator able": 0.0015174532798730676, "the methodology is": 0.0012223848018115746, "pipeline conflict": 0.0060698131194922705, "z is assigned": 0.0015954424313694888, "try to": 0.0004177790147461747, "ed into the": 0.0015954424313694888, "flowgraph": 0.0009851748882815003, "arithmetic": 0.00028239809839969806, "more optimal solution": 0.0015954424313694888, "accelerator is now": 0.0015954424313694888, "delay at": 0.0010110789612550579, "the design": 0.0029224717806928323, "generates": 0.00032848387491173173, "schedule in reservation": 0.0015954424313694888, "operators and": 0.0006988701839774997, "to feed": 0.0010960534732021366, "cycles needed to": 0.0013848877160523567, "work figure 8": 0.0015954424313694888, "asu input": 0.0015174532798730676, "connections run point": 0.0015954424313694888, "allowing": 0.0003035912584860124, "obtained provided that": 0.0015954424313694888, "assignment asu definition": 0.0015954424313694888, "reservation": 0.013735703058551556, "the do pin": 0.006381769725477955, "schaumont b": 0.0015174532798730676, "accelerator executes the": 0.0015954424313694888, "structure": -0.0017905738068589969, "ctr miodrag potkonjak": 0.0015954424313694888, "io 0": 0.0060698131194922705, "io 1": 0.009104719679238406, "collision vector shift": 0.0015954424313694888, "e": -0.0013974727041541652, "synthesis of pipelines": 0.0014626093252386098, "for behavioral": 0.0013068925727553508, "videotelephony": 0.0013843573109523749, "diagram can be": 0.002444769603623149, "required": -0.0003931347225207532, "generation accelerator controller": 0.0015954424313694888, "a controller architecture": 0.0015954424313694888, "next cycle the": 0.0014626093252386098, "operations are often": 0.0015954424313694888, "synthesis of pipelined": 0.0014626093252386098, "using this": 0.0003695554246315344, "interconnect controller": 0.0013846224627070106, "this new initiation": 0.0015954424313694888, "requires": -0.0003567821539658918, "9 the qmf": 0.0015954424313694888, "bank used for": 0.0015954424313694888, "extensions and": 0.0008576332725958997, "signals such": 0.0013068925727553508, "path interconnect and": 0.0015954424313694888, "standard cell technology": 0.0015954424313694888, "cost which": 0.0009736820813793117, "of quadrature mirror": 0.0031908848627389776, "evaluation of": 0.0003189530728211579, "depending on": 0.0002625009784277652, "half rate": 0.0015174532798730676, "in z z": 0.0031908848627389776, "signals do doack": 0.0015954424313694888, "controller after": 0.0013846224627070106, "video ram i": 0.0015954424313694888, "specification using": 0.0010960534732021366, "2 these": 0.0007226837103471767, "tool copes": 0.0015174532798730676, "that can": 0.00034056984539965386, "issues": 0.00020187546160736612, "controller generation": 0.0015174532798730676, "format upon which": 0.0015954424313694888, "the next few": 0.0010892732498114825, "algorithmic delay": 0.0015174532798730676, "bottleneck the": 0.0011443279747342069, "avoids that": 0.0013068925727553508, "can be used": 0.0005151521434599911, "account in": 0.0008514821138026482, "obtain these clusters": 0.0015954424313694888, "roundoff implementation of": 0.0015954424313694888, "6 three parts": 0.0015954424313694888, "it is": 1.1103625590934169e-05, "edit compile": 0.0013068925727553508, "share ffl": 0.0015174532798730676, "symmetrical and related": 0.0015954424313694888, "subband": 0.0009851748882815003, "literature 21": 0.0015174532798730676, "accept a": 0.0009153655416800478, "into account": 0.00036275221308309017, "determined by the": 0.0014368863012022672, "thus no": 0.0007986941153855048, "teruniversitary micro": 0.0015174532798730676, "interleaved in": 0.001251722135800356, "in image": 0.0006988701839774997, "two remaining processor": 0.0015954424313694888, "more3": 0.0013843573109523749, "occurs the next": 0.0015954424313694888, "clustering and cluster": 0.0015954424313694888, "along with": 0.000400874079105882, "subgraph that": 0.002114957753444503, "operations and resynchronizes": 0.0015954424313694888, "is with": 0.000620606322822247, "savings in": 0.0008033800762168479, "and maximal data": 0.0015954424313694888, "listed in table": 0.0008217395571933731, "data path design": 0.0015954424313694888, "incremented by one": 0.0011356121174497548, "and serge vernalde": 0.0015954424313694888, "be distinguished": 0.0007896429524536153, "embedded in an": 0.0012519619293129614, "a process that": 0.0009490662369562077, "detail the": 0.000653753250369341, "positions": 0.0005189151905905755, "ways the leftmost": 0.0015954424313694888, "wouters from": 0.0015174532798730676, "with dynamic": 0.0007357411430710065, "dynamic schedules": 0.0015174532798730676, "34th annual conference": 0.0011035166038871735, "will take": 0.0006826910855784794, "interconnection strategy avoids": 0.0015954424313694888, "design flow from": 0.0015954424313694888, "techniques 12": 0.0013068925727553508, "failure originates in": 0.0015954424313694888, "these accelerator blocks": 0.0015954424313694888, "extended scheduling tool": 0.0015954424313694888, "controller b": 0.0013068925727553508, "acknowledged through": 0.0015174532798730676, "accelerator controller the": 0.004786327294108467, "one cluster": 0.0020506858182852855, "this results": 0.0005610586428166708, "in the presence": 0.0005162318643757664, "flow graph": 0.0007226837103471767, "of all": 0.0002045901114461819, "booth": 0.0009421640991627968, "flag generation": 0.0015174532798730676, "work of": 0.0008937971241245467, "modem parts": 0.0015174532798730676, "a valid schedule": 0.0011356121174497548, "maxi mumthroughput": 0.0015174532798730676, "modeling all possible": 0.0015954424313694888, "of 27mhz was": 0.0015954424313694888, "latch interconnect 3": 0.0015954424313694888, "schedule reservation table": 0.0015954424313694888, "wether a": 0.004552359839619203, "test work": 0.0013846224627070106, "figures were obtained": 0.0015954424313694888, "cell area": 0.0013068925727553508, "scheduling a": 0.0007686750720911777, "cell": 0.0023179269778293276, "operations have been": 0.0011539171634024968, "with a much": 0.0011035166038871735, "cost are determined": 0.0015954424313694888, "in put": 0.0010758036961629135, "row in": 0.0007608713291248361, "produced the2": 0.0015174532798730676, "structure timing view": 0.0015954424313694888, "has half the": 0.0015954424313694888, "i the": 0.0002595072902953443, "9 in this": 0.001051939269856453, "to simple ones": 0.0015954424313694888, "is possible at": 0.001286935765330209, "equivalent 2 nand": 0.0015954424313694888, "consider scheduling as": 0.0015954424313694888, "1 m1 z": 0.0015954424313694888, "the silage behavioral": 0.0015954424313694888, "a synthesis environment": 0.0014626093252386098, "commercial": 0.000322546767638303, "able to execute": 0.0011539171634024968, "cluster subgraph that": 0.0031908848627389776, "desired": 0.0002731273631070901, "of delay buffers": 0.0015954424313694888, "an efficient interconnect": 0.0015954424313694888, "paths timing": 0.0015174532798730676, "start ready fig": 0.0015954424313694888, "a collision": 0.0019707271659092107, "of interconnection": 0.0011186825622243627, "as multiplexing switches": 0.0015954424313694888, "pipelining and retiming": 0.0014626093252386098, "these accelerators called": 0.0015954424313694888, "macro blocks and": 0.0015954424313694888, "instructions this": 0.0009522388655691142, "13 14": 0.0005625047443387692, "controller does not": 0.0014626093252386098, "netlist": 0.004848151327280093, "below the": 0.00043432634920093495, "is also": 0.0003006390038998551, "sahraoui from imec": 0.0015954424313694888, "within this state": 0.0015954424313694888, "this interleaving fails": 0.0015954424313694888, "when a": 0.00022245539553947122, "from imec iii": 0.0015954424313694888, "a scheme": 0.000616813660367762, "table ii the": 0.0011741475498200278, "signals by": 0.0013068925727553508, "system level controller": 0.0015954424313694888, "and therefore any": 0.0013848877160523567, "operators are a": 0.0015954424313694888, "is primarily": 0.0008130996155245355, "the silage": 0.004552359839619203, "video ram": 0.0015174532798730676, "in this paper": 0.0005539973583458922, "expansion of the": 0.0009701253893087012, "such as motion": 0.0013848877160523567, "used to model": 0.0008217395571933731, "1 z two": 0.0015954424313694888, "used by": 0.0002824521872904086, "and expanded": 0.0011186825622243627, "conflict controller the": 0.0031908848627389776, "for synthesis": 0.0009329296555333567, "a trivial": 0.0006606116458225993, "21 22": 0.0007074733716568919, "that hardware will": 0.0015954424313694888, "is not done": 0.0011356121174497548, "exploration dct": 0.0015174532798730676, "and pipelining in": 0.0015954424313694888, "controller specification": 0.0013846224627070106, "making as": 0.0015174532798730676, "apply": -5.137188559836833e-05, "rightmost implementation has": 0.0015954424313694888, "hardware sharing from": 0.0015954424313694888, "morestate": 0.0013843573109523749, "decimated streams": 0.0015174532798730676, "schedule reservation": 0.0015174532798730676, "fed": 0.001088647415626299, "bank the": 0.0010253429091426427, "from": 0, "figure": -0.003695054002918657, "consumption": 0.000505372908773508, "introduced because": 0.0013846224627070106, "ob i": 0.0013846224627070106, "assumption does not": 0.0011035166038871735, "initiation latency": 0.004153867388121031, "few": -4.011070437168815e-05, "in clock cycles": 0.0013297298956069683, "carries the": 0.0008916729514005771, "a hp700": 0.0015174532798730676, "the right": 0.0004588022184686231, "a chain of": 0.0008918437699736424, "controller vector": 0.0015174532798730676, "retiming tools": 0.0030349065597461353, "sfg the multiplexing": 0.0015954424313694888, "in high performance": 0.0009701253893087012, "is believed": 0.0009153655416800478, "as indices": 0.0013068925727553508, "but it": 0.0006105599170900862, "sors": 0.0006774433621509062, "the presence": 0.0006666523009379278, "the rightmost implementation": 0.0015954424313694888, "10 11 are": 0.0014626093252386098, "capabilities of the": 0.0009425250815762692, "as indicated": 0.0006187013184291353, "data introduction interval": 0.0014626093252386098, "shareable the": 0.0015174532798730676, "scheduling algorithm applied": 0.0015954424313694888, "asu operators": 0.0015174532798730676, "vernalde": 0.0013843573109523749, "the interconnection": 0.0033820722630753556, "time for": 0.0003158572465723222, "interleaving shown earlier": 0.0015954424313694888, "this in": 0.00044862717648871974, "clustering the sfg": 0.0031908848627389776, "short edit compile": 0.0015954424313694888, "execution of": 0.0010809659967032316, "bank ffl the": 0.0015954424313694888, "empty pipeline out": 0.0015954424313694888, "to realise a": 0.0015954424313694888, "this is": 0.00013245980627288117, "graph since the": 0.0012519619293129614, "effective if the": 0.0013297298956069683, "figures in the": 0.0012519619293129614, "control": -0.00031810045156041675, "cluster scheduling schedule": 0.0015954424313694888, "z k": 0.0029988452496965785, "i the available": 0.0015954424313694888, "tap": 0.00272091063676436, "is not": 6.663925414711662e-05, "is now": 0.00039734907375646954, "united states andreas": 0.0015954424313694888, "very large scale": 0.002646509341264385, "that time the": 0.0011188968692286204, "is modeled": 0.0005854695135064855, "flop and the": 0.0015954424313694888, "one gate": 0.0011443279747342069, "are balanced": 0.0010407435364018847, "z z": 0.0010835545509562004, "no single unifying": 0.0015954424313694888, "2 input": 0.0009071439280587043, "z z io": 0.0015954424313694888, "left starting": 0.0013846224627070106, "scheduling tool a": 0.0015954424313694888, "fixes the collision": 0.0015954424313694888, "apath the": 0.0015174532798730676, "such components but": 0.0015954424313694888, "synthesis maximum": 0.0015174532798730676, "united": 0.00022012713442445402, "case the": 0.00016726946865052464, "the adequate number": 0.0015954424313694888, "indicate that there": 0.0011539171634024968, "ports of an": 0.0015954424313694888, "through simple": 0.0012089130069245192, "the collision vector": 0.006381769725477955, "can be shared": 0.0021520195776500274, "and retiming": 0.003521767981264439, "as used to": 0.0013848877160523567, "controller by one": 0.0015954424313694888, "sfg cluster assignment": 0.0015954424313694888, "cross the": 0.0008639838166092414, "instead": -0.00017566170917363109, "the processing rate": 0.0015954424313694888, "sors these accelerator": 0.0015954424313694888, "sched ule and": 0.0015954424313694888, "or the": 0.00020673835026627506, "into canonical": 0.001251722135800356, "in z is": 0.002573871530660418, "1 processor cores": 0.0015954424313694888, "ip ip": 0.0013068925727553508, "to a sequence": 0.0009855523499245201, "k fig 8": 0.0014626093252386098, "ideal approach is": 0.0015954424313694888, "our example a": 0.001286935765330209, "controller has a": 0.0013297298956069683, "27mhz was chosen": 0.0015954424313694888, "21 22 the": 0.001286935765330209, "enumerates all": 0.0011739226604214796, "3 clustering of": 0.0015954424313694888, "and dct idct": 0.0015954424313694888, "allowing a short": 0.0015954424313694888, "process and": 0.0005077116445934375, "for pipelined datapaths": 0.0015954424313694888, "the controller at": 0.0015954424313694888, "within i clock": 0.0015954424313694888, "start signal depends": 0.0015954424313694888, "the two remaining": 0.0012223848018115746, "of start": 0.0009977947046239076, "is being used": 0.0009300681356798319, "high during 5": 0.0015954424313694888, "man is": 0.0015174532798730676, "and edges": 0.0006826910855784794, "are implemented": 0.0005870930532428403, "multiplier delay regfbb": 0.0015954424313694888, "fig 2 architecture": 0.0015954424313694888, "a one": 0.00042084362714733185, "called a pipeline": 0.0015954424313694888, "controller architecture": 0.005006888543201424, "22 the states": 0.0015954424313694888, "the qmf filterbank": 0.0015954424313694888, "a short": 0.0005277525994444375, "discussion": 3.885590040163494e-06, "to evaluate": 0.00034965705385549663, "integrate data path": 0.0015954424313694888, "on embedded systems": 0.0011967577181148839, "view per asu": 0.0015954424313694888, "by the data": 0.0009490662369562077, "is presented to": 0.0010112726545426548, "control thread such": 0.0015954424313694888, "dolphin was": 0.0015174532798730676, "subband cod": 0.0015174532798730676, "dual latch between": 0.0015954424313694888, "or clusters": 0.0011739226604214796, "asu op": 0.0015174532798730676, "study proceedings of": 0.0011188968692286204, "including": -9.484280786001745e-05, "path are illustrated": 0.0015954424313694888, "sharing area gain": 0.0015954424313694888, "reg instruction": 0.0015174532798730676, "cathedral iii architecture": 0.0015954424313694888, "will be initiated": 0.0012519619293129614, "the in teruniversitary": 0.0015954424313694888, "write": 5.4200277560260016e-05, "done in": 0.00035552848241620657, "both stand": 0.0013068925727553508, "in order": 0.00038426426873616575, "filter impulse": 0.0013846224627070106, "regfilefbb register": 0.0015174532798730676, "hardwired shift operator": 0.0015954424313694888, "per formance": 0.0008130996155245355, "blocks and": 0.0006801159602704348, "sfg definition of": 0.0015954424313694888, "sharing of the": 0.0013297298956069683, "table into the": 0.0014626093252386098, "if muxfbb": 0.0015174532798730676, "to tune the": 0.0010760097888250137, "timing view it": 0.0015954424313694888, "it it will": 0.0014626093252386098, "clusters": 0.0061530807352781595, "moving data from": 0.0014626093252386098, "in 23": 0.0006582998393810344, "in 24": 0.000704564640028445, "23 while 24": 0.0015954424313694888, "a signal": 0.0007226837103471767, "select and bit": 0.0015954424313694888, "the interconnect": 0.0028879933550427666, "dag this": 0.0012089130069245192, "signals for": 0.0019473641627586235, "be effective if": 0.0013848877160523567, "area gain the": 0.0015954424313694888, "not hold and": 0.0011741475498200278, "17 at that": 0.0015954424313694888, "of pipelined ip": 0.0015954424313694888, "our work": 0.00041475299667559487, "asu 6 an": 0.0015954424313694888, "circuit properties": 0.0015174532798730676, "with edge triggered": 0.0015954424313694888, "interface ready reservation": 0.0015954424313694888, "representing the": 0.00042316809971623155, "cycle the": 0.0007226837103471767, "the application": 0.0009232894934494539, "developed currently it": 0.0015954424313694888, "while clusters containing": 0.0015954424313694888, "such accelerator processors": 0.0015954424313694888, "when this output": 0.0015954424313694888, "graph is scheduled": 0.0014626093252386098, "edit": 0.0006878098973341657, "to the": 0.0, "initiate the processing": 0.0015954424313694888, "an area": 0.0014268401507172804, "or critical path": 0.0013848877160523567, "was developed currently": 0.0015954424313694888, "data path also": 0.0015954424313694888, "aside from": 0.0008992551024684698, "of clusters assigned": 0.0031908848627389776, "mode": 0.00029454239256757845, "dsp accelerators": 0.0030349065597461353, "crossing": 0.0005886164857418619, "and slave operation": 0.0015954424313694888, "start micro instruction": 0.0015954424313694888, "is obtained": 0.0006175249492337946, "output strobes the": 0.0015954424313694888, "and interconnection buses": 0.0015954424313694888, "hardware will": 0.001251722135800356, "interleaving of": 0.0009153655416800478, "path interconnect": 0.004552359839619203, "which have": 0.00040954706419722025, "computers pipeline": 0.0015174532798730676, "inputs": 0.0002502253414697815, "related": -0.00016824021522238758, "clustering the asu": 0.0015954424313694888, "88": 0.00041769901110489814, "or more3 or": 0.0015954424313694888, "is tied": 0.0012089130069245192, "that either a": 0.0011967577181148839, "exceeded": 0.0006405667787186232, "processor are identified": 0.0015954424313694888, "our": -0.0018848589903031332, "to one micro": 0.0015954424313694888, "designer in": 0.0011186825622243627, "synthesis tools and": 0.0013848877160523567, "out": -0.003167365161853056, "obtained from the": 0.000580257515946364, "directed acyclic": 0.0007357411430710065, "processing of data": 0.0013848877160523567, "mapping the": 0.0006826910855784794, "the following": 6.502437644134582e-05, "operator description": 0.0015174532798730676, "a data stream": 0.0013297298956069683, "table as shown": 0.0013297298956069683, "or ed into": 0.0015954424313694888, "the critical": 0.0010861970858230478, "authors fix": 0.0015174532798730676, "sfg signals crossing": 0.0015954424313694888, "pipelined ip blocks": 0.0015954424313694888, "compiled datapaths": 0.0015174532798730676, "supports": 0.00024448098439472593, "integrated": 0.00047447017616880887, "design environment ffl": 0.0015954424313694888, "constructed this data": 0.0015954424313694888, "split the": 0.0006582998393810344, "of fadd1 cells": 0.0031908848627389776, "architecture ctr miodrag": 0.0015954424313694888, "the signal": 0.000653753250369341, "to i": 0.0010861970858230478, "bit positions": 0.0010253429091426427, "a discussion of": 0.0006845573069232018, "will exceed": 0.0010574788767222516, "the leftmost": 0.0014517382680883713, "to a": 5.136568010672553e-05, "synthesis and": 0.0007809878268350354, "simple and": 0.00046949650517212475, "conflicts": 0.0030113882390656868, "both the design": 0.0014626093252386098, "16 begin": 0.0015174532798730676, "in literature": 0.0009626644516809223, "apply sophisticated techniques": 0.0015954424313694888, "that supports the": 0.0010023142594309234, "it as table": 0.0015954424313694888, "initiation latencies this": 0.0015954424313694888, "cells active area": 0.0015954424313694888, "architecture char acteristics": 0.0015954424313694888, "13 1997": 0.0009423445557992961, "the filter coefficients": 0.0012223848018115746, "who knows": 0.0011739226604214796, "signed digit csd": 0.0015954424313694888, "through the do": 0.0015954424313694888, "is determined": 0.00035671865250304043, "will identify": 0.0010110789612550579, "of one": 0.0005224291457842849, "already the next": 0.0015954424313694888, "that carry signals": 0.0015954424313694888, "steps are performed": 0.001286935765330209, "initiate the": 0.0009239495407948818, "of the work": 0.0006898546530935464, "hence": -0.00012160164449850013, "delay or critical": 0.0015954424313694888, "is also fed": 0.0015954424313694888, "the accelerator architecture": 0.0015954424313694888, "and output buses": 0.0015954424313694888, "one delay operation": 0.0015954424313694888, "reservation tables": 0.0015174532798730676, "cell library ffl": 0.0015954424313694888, "different schedules": 0.0011443279747342069, "equivalent 2 input": 0.0015954424313694888, "work has concentrated": 0.0012519619293129614, "pipelined systems synthesis": 0.0015954424313694888, "register controller": 0.0030349065597461353, "the micro instruction": 0.005850437300954439, "filter coefficients": 0.0010960534732021366, "hp700 v": 0.0015174532798730676, "the best": 0.00022591157463019165, "this assignment": 0.0009522388655691142, "behavioral language": 0.0015174532798730676, "is put on": 0.001286935765330209, "initiation will introduce": 0.0015954424313694888, "3 5": 0.0003360722473251805, "decision making": 0.0015373501441823553, "interconnected the resulting": 0.0015954424313694888, "fadd1 cells the": 0.0015954424313694888, "iii the accelerator": 0.0015954424313694888, "is expressed in": 0.0017550132990480755, "thus can": 0.0008033800762168479, "in this case": 0.000249219030109943, "initiations in": 0.0013846224627070106, "interconnect cost minimization": 0.0015954424313694888, "basic theory": 0.0010758036961629135, "must be a": 0.0006662375662387986, "during 5 consecutive": 0.0015954424313694888, "as operation lengths": 0.0015954424313694888, "the core": 0.000598823598901592, "enumerates all paths": 0.0015954424313694888, "component design environment": 0.0015954424313694888, "are interconnected": 0.0010407435364018847, "integrated into": 0.000776798067601776, "cluster schedule": 0.0060698131194922705, "pipeline conflict occurs": 0.0015954424313694888, "vlsi systems": 0.00246997026241881, "optimzed netlist for": 0.0015954424313694888, "already the": 0.0009977947046239076, "tuple": 0.0009932567352177175, "area it is": 0.0013848877160523567, "two decimated": 0.0015174532798730676, "at a": 0.00048785124546139023, "lists": 0.0001979990396945034, "for an extended": 0.0012519619293129614, "high during": 0.0015174532798730676, "multiplications into": 0.0015174532798730676, "bus between two": 0.0015954424313694888, "doack output": 0.0015174532798730676, "micro instructions and": 0.0015954424313694888, "while a multiplier": 0.0015954424313694888, "controller video": 0.0015174532798730676, "is done": 0.00031228777011985424, "design example next": 0.0015954424313694888, "this approach": 0.00025234933439648627, "the or": 0.000884374319081352, "data from": 0.0005010528869043403, "class of quadrature": 0.0014626093252386098, "table and the": 0.0009628488701582558, "cycle from a": 0.0014626093252386098, "path operators will": 0.0015954424313694888, "sharing might": 0.0015174532798730676, "optimization by": 0.0009239495407948818, "silage": 0.005005929736509888, "also fed": 0.0015174532798730676, "implemented hard wired": 0.0015954424313694888, "anaheim": 0.0007289663902279432, "dsp specification using": 0.0015954424313694888, "collision vector is": 0.006381769725477955, "an efficient class": 0.0015954424313694888, "ip blocks": 0.0013846224627070106, "fixed dii therefore": 0.0015954424313694888, "distinguished": 0.0003836567665074519, "view per": 0.0013846224627070106, "descriptions": 0.00033435722854076045, "mentation fast": 0.0015174532798730676, "hardware presented": 0.0015174532798730676, "scheduling of asu": 0.0015954424313694888, "the even": 0.0008181451874133357, "iii d and": 0.0015954424313694888, "often expanded": 0.0015174532798730676, "asics": 0.0008513190570975921, "by subsets": 0.0013846224627070106, "loops in the": 0.0009558353059309957, "cluster to": 0.0020506858182852855, "based on": 4.0679756249582306e-05, "11 the qmf": 0.0015954424313694888, "need": -0.0007389693113754275, "two cycles": 0.0008705472690073224, "conflict model": 0.0060698131194922705, "w2 fix 18": 0.0015954424313694888, "revised even after": 0.0015954424313694888, "can be con": 0.001286935765330209, "a minimum": 0.0004801943238389892, "of the run": 0.0009425250815762692, "the initiation of": 0.0010892732498114825, "processing rate is": 0.0015954424313694888, "and retiming of": 0.0015954424313694888, "able": -0.0001357286939827966, "models the": 0.0004999623045788636, "a closed form": 0.0009701253893087012, "should be do": 0.0015954424313694888, "instance": 1.1656770120490484e-05, "environment called dolphin": 0.0015954424313694888, "next cycle": 0.003122230609205654, "has concentrated": 0.0010574788767222516, "we will do": 0.0010206659327183106, "which": -0.0166122877314285, "fig 11 the": 0.0011188968692286204, "estimation and": 0.0007426040502638777, "shift register": 0.0040443158450202315, "spawns": 0.000923772606757962, "be arbitrarily chosen": 0.0013848877160523567, "time 17": 0.0012089130069245192, "the adequate": 0.0012089130069245192, "mentation fast and": 0.0015954424313694888, "new initiation the": 0.0015954424313694888, "is accepted it": 0.0013848877160523567, "embedded systems v": 0.001286935765330209, "perform the operation": 0.0012223848018115746, "it needs two": 0.0015954424313694888, "who": 0.00021410003342114346, "requirements for": 0.0005444279644129988, "used as": 0.0006255899137528508, "impulse responses of": 0.0014626093252386098, "from one cluster": 0.0013297298956069683, "collision vector a": 0.0031908848627389776, "and serge": 0.0015174532798730676, "blocks are": 0.0006515173038455891, "of conflicts": 0.0009853635829546053, "exceed multiplexing cost": 0.0015954424313694888, "10 clustering": 0.0015174532798730676, "detailed in this": 0.0013848877160523567, "operations such": 0.000776798067601776, "why": 0.00016958063770511293, "schedule at compile": 0.0015954424313694888, "kim ramesh karri": 0.0015954424313694888, "requirements of such": 0.001286935765330209, "lengths and": 0.0008514821138026482, "construct complete systems": 0.0015954424313694888, "not provide": 0.0005581955351213531, "a logical": 0.0006344565422927694, "netlist optimization including": 0.0015954424313694888, "allows to": 0.00266126139492339, "the instantiated bitparallel": 0.0015954424313694888, "mode operation": 0.0013846224627070106, "proceedings": -4.516853807993729e-05, "iii a": 0.0008639838166092414, "at maxi": 0.0015174532798730676, "script allowing": 0.0015174532798730676, "an fft butterfly": 0.0015954424313694888, "even streams requires": 0.0015954424313694888, "operation possible for": 0.0015954424313694888, "define the": 0.0004988928977723578, "structure reservation table24": 0.0015954424313694888, "gain": 0.001027655436355476, "was chosen we": 0.0015954424313694888, "shift registers in": 0.0015954424313694888, "16 tap fir": 0.0015954424313694888, "iii e": 0.001251722135800356, "using sharing": 0.0015174532798730676, "function the fixed": 0.0014626093252386098, "vector is marked": 0.0015954424313694888, "accelerator function the": 0.0015954424313694888, "mapping of": 0.0006324201341284208, "all possible schedules": 0.0014626093252386098, "are summarized in": 0.0007270815535469946, "subsignals can be": 0.0015954424313694888, "this failure": 0.0009977947046239076, "reported previously pisyn": 0.0015954424313694888, "definition is": 0.0006130890871828258, "returns us": 0.0013068925727553508, "way the accelerator": 0.0015954424313694888, "based": -0.001088647415626299, "contain functional": 0.0013846224627070106, "the right of": 0.0007648814000853641, "ensemble of subsignals": 0.0015954424313694888, "cod ing dsp": 0.0015954424313694888, "imple 10": 0.0015174532798730676, "a video": 0.0008081799856686663, "minutes on": 0.0010407435364018847, "spawns off": 0.0013068925727553508, "toolbox of": 0.0013068925727553508, "and controller": 0.0012089130069245192, "design of accelerator": 0.0015954424313694888, "for both": 0.00030183888249968365, "description of": 0.00028660157492078507, "local": -0.00012201589853259436, "kyosun": 0.0013843573109523749, "achieve": 4.911319013205103e-05, "at a manifest": 0.0015954424313694888, "purpose macro blocks": 0.0015954424313694888, "paper a strategy": 0.0015954424313694888, "less than 15": 0.0012223848018115746, "runtime schedule at": 0.0015954424313694888, "interface it": 0.0010574788767222516, "therefore we only": 0.0011188968692286204, "overall": 0.00016599979132886402, "they fix the": 0.0015954424313694888, "interface makes both": 0.0015954424313694888, "no single": 0.0007896429524536153, "ones": 6.95837395249631e-05, "scheduling of synchronous": 0.0015954424313694888, "output buses": 0.0013846224627070106, "an inter": 0.0009239495407948818, "quantized to 14": 0.0015954424313694888, "provided that": 0.00042551542433640646, "performant dsp functions": 0.0015954424313694888, "cycles is required": 0.0015954424313694888, "assignment the": 0.0008514821138026482, "o timing behavior": 0.0015954424313694888, "allows to split": 0.0015954424313694888, "two different ways": 0.0009628488701582558, "ffl interleaving of": 0.0015954424313694888, "one micro": 0.0015174532798730676, "the example reservation": 0.0015954424313694888, "cycle a": 0.0009153655416800478, "sharing in pipelined": 0.0015954424313694888, "because of the": 0.00040840209182202767, "pipeline registers will": 0.0015954424313694888, "the input": 0.0011860485642823902, "contain": -1.7218614090854427e-05, "next few cycles": 0.0015954424313694888, "c a": 0.0008325225019157151, "called collision": 0.0013068925727553508, "operations inside": 0.0011739226604214796, "composition it consists": 0.0015954424313694888, "the generation of": 0.0006828218693113489, "view": 6.167139884551219e-05, "the katholieke universiteit": 0.0015954424313694888, "have no sharing": 0.0015954424313694888, "requirement": 0.00015374011689497845, "the original": 0.00017163149292408268, "is used this": 0.0009855523499245201, "12 define w2": 0.0015954424313694888, "systems such as": 0.0007427463115761888, "interconnect and": 0.002192106946404273, "14 7": 0.0008576332725958997, "digit csd add": 0.0015954424313694888, "one but": 0.0008639838166092414, "the sfg each": 0.0015954424313694888, "desired target": 0.0012089130069245192, "timing view": 0.004552359839619203, "this purpose our": 0.0013848877160523567, "in reservation table": 0.0015954424313694888, "odd and": 0.0009153655416800478, "much higher complexity": 0.0014626093252386098, "process we": 0.0012045990792110344, "offered through": 0.0015174532798730676, "functions such": 0.0007497113124241446, "vec tor upon": 0.0015954424313694888, "example concerns an": 0.0015954424313694888, "only half": 0.0010407435364018847, "processor 8 the": 0.0015954424313694888, "1 using the": 0.0008685012514944603, "same time the": 0.000839890821387034, "rompaey": 0.001251482434127472, "control strategy and": 0.0015954424313694888, "state": -0.0016364074635932836, "luc": 0.0007495677445741975, "controller that": 0.0009977947046239076, "qmf multirate and": 0.0015954424313694888, "closed": 0.00020890419172209484, "every valid pipeline": 0.0015954424313694888, "dii therefore they": 0.0015954424313694888, "intended to have": 0.0013848877160523567, "level instructions": 0.0011739226604214796, "of accelerator parts": 0.0015954424313694888, "0 46 5": 0.0015954424313694888, "dii rate": 0.0015174532798730676, "into a single": 0.000638018147212915, "right most one": 0.0014626093252386098, "of different operators": 0.0014626093252386098, "best position": 0.0013068925727553508, "8 which are": 0.0013848877160523567, "operators will be": 0.001286935765330209, "of sfg": 0.0015174532798730676, "execution through the": 0.0014626093252386098, "key": 0.00011180023307594869, "assume a": 0.0005032502804908774, "using the initial": 0.0011188968692286204, "cluster scheduling algorithm": 0.0015954424313694888, "1 p 9": 0.0013848877160523567, "moment just after": 0.0015954424313694888, "the sfg snippet": 0.0015954424313694888, "takes care of": 0.0010305387264698041, "cost of different": 0.0014626093252386098, "commands": 0.0005470069334010884, "interconnection pipeline registers": 0.0015954424313694888, "bolsens": 0.001251482434127472, "sections we": 0.000590378239974446, "a flip": 0.001251722135800356, "expanded to": 0.0009626644516809223, "pipelined datapath synthesis": 0.0015954424313694888, "vector by": 0.000884374319081352, "operation of": 0.0016745866053640593, "design of the": 0.0014093992281948322, "do pin is": 0.004786327294108467, "off the": 0.0006187013184291353, "estimation": 0.000256913859088869, "scheduling needed to": 0.0015954424313694888, "feature in": 0.0008514821138026482, "are identified": 0.0006701301886366922, "sharing where possible": 0.0015954424313694888, "exceeds the sharing": 0.0015954424313694888, "desired target clock": 0.0015954424313694888, "acteristics the": 0.0015174532798730676, "and even": 0.0005775343567666387, "s a": 0.00044949633075310385, "asics using": 0.0013846224627070106, "maryse wouters from": 0.0015954424313694888, "mapping of the": 0.0009425250815762692, "the qmf silage": 0.0015954424313694888, "state an initiation": 0.0015954424313694888, "the authors": 0.000352576432540827, "has half": 0.0013846224627070106, "multiplier is a": 0.0013297298956069683, "maximize": 0.00034102106309323436, "sequences": 0.0001453667461416589, "decimated signals o": 0.0015954424313694888, "table": -0.002303910810878065, "asu s": 0.004552359839619203, "borders of the": 0.0012519619293129614, "tools are described": 0.0014626093252386098, "controller is illustrated": 0.0015954424313694888, "rate sub signals": 0.0015954424313694888, "done output": 0.0015174532798730676, "function call": 0.0008286415875911306, "between the scheduling": 0.0013848877160523567, "vernalde from imec": 0.0015954424313694888, "addition": -0.0002755072971865069, "of this state": 0.0012519619293129614, "de man is": 0.0015954424313694888, "zero bits": 0.0013846224627070106, "being used": 0.0005887292259230038, "full rate": 0.0012089130069245192, "25 present more": 0.0015954424313694888, "do command is": 0.0015954424313694888, "gates bit both": 0.0015954424313694888, "approach only takes": 0.0015954424313694888, "implementation of quadrature": 0.0015954424313694888, "june 09": 0.0007533622631798849, "fixed 1": 0.0011186825622243627, "optimization including redundancy": 0.0015954424313694888, "separate pipeline": 0.0015174532798730676, "conflict controller contains": 0.0015954424313694888, "the work": 0.0006317144931446444, "pipeline conflicts are": 0.0015954424313694888, "way the data": 0.0014626093252386098, "define the interconnection": 0.0015954424313694888, "operation by using": 0.0013848877160523567, "algorithms we": 0.0005512012409005701, "corresponding": -0.0012169374047621474, "inside a": 0.0006560139049002748, "consider scheduling": 0.0013846224627070106, "consecutive clock cycles": 0.0014626093252386098, "initiation of": 0.0019707271659092107, "sub signals such": 0.0015954424313694888, "are illustrated in": 0.0008869468962793991, "the hardware costs": 0.0015954424313694888, "one or the": 0.0010892732498114825, "controller": 0.0233355491511689, "conclude that clustering": 0.0015954424313694888, "interconnect network": 0.0013068925727553508, "input output strobes": 0.0015954424313694888, "fast controller": 0.0015174532798730676, "the library work": 0.0015954424313694888, "precedences": 0.001251482434127472, "to left starting": 0.0014626093252386098, "present": -0.0008779250948039073, "qmf bank filter": 0.0015954424313694888, "of a signal": 0.0010206659327183106, "an accelerator typically": 0.0015954424313694888, "to execute the": 0.0008116015117816257, "occurs within": 0.0011739226604214796, "subsets": 0.000262880573516146, "of figure": 0.0019252958170664287, "latencies found": 0.0015174532798730676, "parts in systems": 0.0015954424313694888, "3 data path": 0.0015954424313694888, "will": -0.01219398051871631, "are easily derived": 0.0014626093252386098, "operations are listed": 0.0015954424313694888, "and fourth": 0.0008397299535798347, "cell netlist optimization": 0.0015954424313694888, "kyosun kim ramesh": 0.0015954424313694888, "bottleneck a": 0.0011739226604214796, "assume a fixed": 0.0011356121174497548, "recent work figure": 0.0015954424313694888, "the target implementation": 0.0013848877160523567, "per asu and": 0.0015954424313694888, "1 architecture of": 0.001286935765330209, "individual asu": 0.0015174532798730676, "state 11": 0.0013068925727553508, "erators while": 0.0015174532798730676, "right of figure": 0.0011967577181148839, "sfg operations ii": 0.0015954424313694888, "thus": -0.001701735756767812, "be saved through": 0.0015954424313694888, "process that": 0.0012011086826007086, "in course of": 0.0013297298956069683, "veerle derudder from": 0.0015954424313694888, "dual": 0.0006709131116868464, "by luc rijnders": 0.0015954424313694888, "this section we": 0.000252536570474114, "writing of": 0.0010758036961629135, "the ideal": 0.0006344565422927694, "accelerator datapath": 0.009104719679238406, "able to": 0.0003541163983747961, "careful design reduces": 0.0015954424313694888, "data path in": 0.001286935765330209, "sharing from asu": 0.0015954424313694888, "retiming software is": 0.0015954424313694888, "pipelined execution": 0.0011186825622243627, "interface ffl the": 0.0015954424313694888, "3 and": 0.00020200137238977084, "solution d the": 0.0015954424313694888, "two digital": 0.0013846224627070106, "cross": 0.0002654719190195118, "approaches can": 0.0008397299535798347, "the different steps": 0.001286935765330209, "and more": 0.00038043836731395473, "parts": 0.00029903558847168584, "this sfg": 0.0015174532798730676, "units": 0.0004681254763759236, "gets": 0.0002637420291118772, "the cathedral": 0.0013846224627070106, "on the generation": 0.0012223848018115746, "time proceeds this": 0.0015954424313694888, "residing": 0.0006536280582493929, "acceleration controller fig": 0.0015954424313694888, "asu input consumption": 0.0015954424313694888, "slave": 0.001545094078189351, "processor interface it": 0.0015954424313694888, "have conflicting goals": 0.0015954424313694888, "is converted to": 0.0010305387264698041, "only be": 0.0004155059436594755, "automation": 0.0004072717189554975, "figure 8": 0.0002984379655327619, "flowgraph inputs and": 0.0015954424313694888, "a formal": 0.0004821949564839884, "reservation table different": 0.0015954424313694888, "10 ieee": 0.0013846224627070106, "construction interconnect": 0.0015174532798730676, "figure 1": 0.00010289100944301476, "figure 2": 0.00011795738484165844, "the increment": 0.0009329296555333567, "figure 4": 0.00016327891574970333, "figure 5": 0.0001998340940602946, "figure 6": 0.0002607869075358973, "figure 7": 0.0002637925447274895, "defined for the": 0.0009628488701582558, "current state of": 0.0008252382800884354, "an extended scheduling": 0.0015954424313694888, "full adder": 0.0012089130069245192, "i": -0.007569364066355302, "a chain": 0.0007016973082033416, "modeled": 0.00023327411706585454, "well": -0.0009764248069420036, "force directed": 0.0012089130069245192, "a large": 0.00020600584416169006, "serge vernalde": 0.0015174532798730676, "asu definition the": 0.0015954424313694888, "instantiated in standard": 0.0015954424313694888, "the retiming tool": 0.0015954424313694888, "marking of the": 0.001286935765330209, "or an inter": 0.0014626093252386098, "the latch the": 0.0014626093252386098, "this cycle": 0.0008576332725958997, "shift bit select": 0.0015954424313694888, "sensitive flip": 0.0015174532798730676, "initial state in": 0.0010892732498114825, "usage of pipelined": 0.0015954424313694888, "excessive": 0.00048210261735023044, "dsp algorithms on": 0.0014626093252386098, "processor was": 0.0010960534732021366, "a small": 0.00021526396635677015, "forbidden latencies collision": 0.0015954424313694888, "obtain": -0.0005384495163605112, "the start can": 0.0015954424313694888, "exceeds the": 0.0013705986950418136, "sources": 0.0002993482952758646, "to asu 8": 0.0015954424313694888, "one instance of": 0.0009776854958319864, "is decimated into": 0.0015954424313694888, "interconnect 408 0": 0.0015954424313694888, "strategy and architecture": 0.0015954424313694888, "dual latch solution": 0.0015954424313694888, "work of veerle": 0.0015954424313694888, "in data path": 0.0013297298956069683, "collision vector taking": 0.0015954424313694888, "of the pipeline": 0.004304039155300055, "p 252": 0.0010574788767222516, "it is being": 0.0011967577181148839, "the hardware cost": 0.0023078343268049936, "has an area": 0.0027697754321047135, "capabilities": 0.00036452011034837775, "do pin": 0.0060698131194922705, "find the": 0.0003473444863830649, "at the same": 0.0004148324512726592, "7 gates bit": 0.0015954424313694888, "edges carrying": 0.0015174532798730676, "usage": 0.0003300036598301238, "indices in a": 0.0012223848018115746, "shows the": 0.0002082075208326056, "i o": 0.0022048049636022803, "rijnders": 0.0013843573109523749, "annual conference": 0.0006826910855784794, "1 processor": 0.0009329296555333567, "cpu coprocessor": 0.0015174532798730676, "initiation of the": 0.0013848877160523567, "two conditions": 0.0006775731157157693, "b vanthournout": 0.0015174532798730676, "bit both implementations": 0.0015954424313694888, "several sfg": 0.0015174532798730676, "these clusters": 0.0020221579225101157, "imec": 0.0062574121706373605, "is not an": 0.000633896914227476, "might prefer one": 0.0015954424313694888, "sequencing": 0.0012409749565128118, "area critical mm": 0.0015954424313694888, "gain interconnect": 0.0015174532798730676, "as the": 8.941574822652845e-05, "to optimzed netlist": 0.0015954424313694888, "on the data": 0.000767499981031441, "other c clustering": 0.0015954424313694888, "software executed by": 0.0015954424313694888, "between each pipeline": 0.0015954424313694888, "fig 4 sharing": 0.0015954424313694888, "area gain": 0.0030349065597461353, "input description is": 0.0015954424313694888, "the synthesis including": 0.0015954424313694888, "alone and slave": 0.0031908848627389776, "latency of the": 0.0009425250815762692, "vector taking the": 0.0015954424313694888, "less than": 0.0001998340940602946, "also founded on": 0.0015954424313694888, "between each": 0.000704564640028445, "constructed this": 0.0011739226604214796, "micro instructions to": 0.0015954424313694888, "of this vector": 0.0011539171634024968, "cycles to": 0.000776798067601776, "clusters automatically rather": 0.0015954424313694888, "architecture are ffl": 0.0015954424313694888, "virtually nil": 0.0015174532798730676, "is avoided this": 0.0014626093252386098, "used as conflict": 0.0015954424313694888, "exceed": 0.00036948465568771376, "because": -0.00040150828662411156, "in this": 1.7765688995854016e-05, "generation accelerator": 0.0015174532798730676, "a table": 0.0006130890871828258, "sequence": -0.00022979009498120916, "possible for stand": 0.0015954424313694888, "cluster size": 0.0012089130069245192, "the i": 0.0003714424986933868, "library": 0.0008281637532334011, "bottleneck the accelerator": 0.0015954424313694888, "enclosed within": 0.001251722135800356, "for an efficient": 0.0010635996404017374, "goals and depending": 0.0015954424313694888, "cell function location": 0.0015954424313694888, "and sehwa": 0.0015174532798730676, "only consider scheduling": 0.0015954424313694888, "asu is": 0.0030349065597461353, "gain interconnect area": 0.0015954424313694888, "interconnect controller generation": 0.0015954424313694888, "from algorithm": 0.0010110789612550579, "of the system": 0.00045576076389899147, "one shares the": 0.0015954424313694888, "lead": 6.443359567621847e-05, "essential feature": 0.0010758036961629135, "operator to": 0.0008639838166092414, "be used": 0.000148969921204847, "will steer it": 0.0015954424313694888, "cluster latencies as": 0.0015954424313694888, "has to": 0.0003077631644831513, "complete systems": 0.0012089130069245192, "accelerators are": 0.0015174532798730676, "the controller is": 0.0023078343268049936, "annual conference on": 0.0007648814000853641, "demonstrated": 0.0002324872570499191, "datapath do": 0.0015174532798730676, "manual pro": 0.0015174532798730676, "15 minutes": 0.0010574788767222516, "of pipelined": 0.004813322258404611, "alone operation the": 0.0015954424313694888, "reconstruction property": 0.0015174532798730676, "journal": -1.4994417926801575e-05, "essential feature in": 0.0014626093252386098, "expansion": 0.001333049277363815, "one cluster 2": 0.0015954424313694888, "is discussed": 0.000505469704963658, "of pipelines": 0.0013068925727553508, "the cluster subgraph": 0.0015954424313694888, "5 consecutive": 0.0015174532798730676, "architecture and method": 0.0015954424313694888, "an integrated": 0.0006428098124935373, "the operator netlist": 0.0015954424313694888, "graph format": 0.0015174532798730676, "cost is primarily": 0.0015954424313694888, "the doack output": 0.0015954424313694888, "9 the": 0.00038505916341328577, "channel qmf bank": 0.0031908848627389776, "automatic data path": 0.0014626093252386098, "might be": 0.00031843473237848087, "uses the edge": 0.0014626093252386098, "column": 0.0001142887919612243, "to store reservation": 0.0015954424313694888, "an area cost": 0.0031908848627389776, "dynamic scheduling a": 0.0014626093252386098, "global decision": 0.0013068925727553508, "carries": 0.0004555862097956215, "we will highlight": 0.0014626093252386098, "one but it": 0.0013297298956069683, "polynomial time 17": 0.0014626093252386098, "to 14": 0.0008639838166092414, "a nonmanifest rate": 0.0015954424313694888, "implementation is": 0.0011308534970460634, "clustered graph must": 0.0015954424313694888, "a ripple": 0.0012089130069245192, "following issues the": 0.0014626093252386098, "shown in figure": 0.0006785668311919195, "the designer": 0.001392164251763091, "signal depends on": 0.0015954424313694888, "hand an accelerator": 0.0015954424313694888, "previously": 7.764555881044894e-05, "the accelerator is": 0.0015954424313694888, "subsets or clusters": 0.0015954424313694888, "sehwa a": 0.0013068925727553508, "of several sfg": 0.0015954424313694888, "sharing and has": 0.0014626093252386098, "4 to find": 0.0015954424313694888, "operator able to": 0.0015954424313694888, "to construct complete": 0.0015954424313694888, "purpose our work": 0.0015954424313694888, "implement hardware sharing": 0.0015954424313694888, "additions": 0.0005919269347679655, "specification the": 0.001471482286142013, "as applied": 0.0009977947046239076, "static scheduling of": 0.0013297298956069683, "are produced": 0.0007726950082651591, "ffl in": 0.0013977403679549993, "van": 0.00035368553902630136, "using this controller": 0.0015954424313694888, "s after": 0.0009153655416800478, "synthesized": 0.0011517444177388846, "system level": 0.0015619756536700707, "accelerator architecture": 0.0015174532798730676, "cycles in the": 0.0008775066495240378, "or more": 0.0002729832307420674, "one the increment": 0.0015954424313694888, "operations ffl": 0.0011186825622243627, "ffl many operations": 0.0015954424313694888, "dsp functions": 0.0026137851455107016, "ffl it": 0.0009423445557992961, "pipelining and": 0.0009853635829546053, "instructions such that": 0.0014626093252386098, "means that hardware": 0.0015954424313694888, "synthesis system": 0.0019707271659092107, "using the schedule": 0.0014626093252386098, "2 3 an": 0.0011967577181148839, "the delay operations": 0.0031908848627389776, "cost introduced by": 0.0015954424313694888, "triggered": 0.0005416735264785831, "path is defined": 0.0014626093252386098, "table indicate that": 0.0014626093252386098, "interconnection buses": 0.0030349065597461353, "shareable cluster": 0.0015174532798730676, "bit vector": 0.0018478990815897637, "we will": 0.0006373831569050382, "goals": 0.00033989895651315085, "be embedded in": 0.001051939269856453, "automated": 0.0003204524846079601, "sehwa 5": 0.0015174532798730676, "ffl mapping of": 0.0015954424313694888, "no pipeline conflict": 0.0015954424313694888, "addsubfbb flag": 0.0015174532798730676, "formance the rightmost": 0.0015954424313694888, "converter": 0.000817988514646692, "construct complete": 0.0013846224627070106, "dff in order": 0.0015954424313694888, "else signal flowgraph": 0.0015954424313694888, "cells": 0.0025526036351517178, "ffl high": 0.0013068925727553508, "process we examine": 0.0015954424313694888, "signed": 0.0006405667787186232, "variable shiftfbb": 0.0015174532798730676, "netlist generation this": 0.0015954424313694888, "below": -0.00012529019398999192, "converted": 0.0003986766609188962, "shifted right": 0.0015174532798730676, "operations like shift": 0.0015954424313694888, "synthesis including": 0.0013846224627070106, "into two digital": 0.0015954424313694888, "elaborated iii d": 0.0015954424313694888, "this implies that": 0.0005324293398296589, "generate an accelerator": 0.0015954424313694888, "registers that": 0.0019253289033618446, "that dat": 0.0015174532798730676, "off the system": 0.0015954424313694888, "full adder data": 0.0015954424313694888, "area ffl": 0.0012089130069245192, "with switchable reservation": 0.0015954424313694888, "interconnect cost": 0.0013846224627070106, "into a software": 0.0014626093252386098, "signals the latter": 0.0015954424313694888, "accelerator processors": 0.0060698131194922705, "controller contains the": 0.0015954424313694888, "asu definition": 0.0060698131194922705, "a pipelined datapath": 0.0015954424313694888, "is no better": 0.0012223848018115746, "of it finally": 0.0015954424313694888, "today s complex": 0.0015954424313694888, "schedule and": 0.0007896429524536153, "the timing specs": 0.0015954424313694888, "cmos": 0.002079597806947713, "performant dsp": 0.0015174532798730676, "fixed rate assumption": 0.0015954424313694888, "functions": -0.0005111559813067225, "chosen these": 0.0012089130069245192, "op erators while": 0.0015954424313694888, "to generate an": 0.0009127611035243516, "among different": 0.0008181451874133357, "path the local": 0.0015954424313694888, "asu 2 the": 0.0015954424313694888, "simple control": 0.0011739226604214796, "other": -0.0019249602076698946, "paths timing optimization": 0.0015954424313694888, "communication and": 0.0005838584033084009, "the table also": 0.0010023142594309234, "the performance": 0.00023847787235552372, "control component": 0.002503444271600712, "o fig": 0.0013068925727553508, "out of a": 0.001745904276572149, "conclusion": 8.344544217587835e-05, "behavior m40fig 5": 0.0015954424313694888, "compile time": 0.0012188602004167216, "and local": 0.0006385907766710216, "copes with": 0.0011186825622243627, "controller accelerator datapath": 0.0015954424313694888, "june": 5.6467212584463243e-05, "scheduling in": 0.000667708538400089, "cycle a new": 0.0015954424313694888, "filled at": 0.0015174532798730676, "pipelines with switchable": 0.0015954424313694888, "dual latch": 0.0030349065597461353, "structed the collision": 0.0015954424313694888, "executes the accelerator": 0.0015954424313694888, "clusters per asu": 0.0015954424313694888, "and assignment process": 0.0015954424313694888, "the local controller": 0.0015954424313694888, "the interconnect specification": 0.0015954424313694888, "possible at": 0.0009853635829546053, "acceptance of the": 0.001286935765330209, "gates bit fadd1": 0.0015954424313694888, "initiation instances and": 0.0015954424313694888, "tools 10": 0.0015174532798730676, "gates in the": 0.0010635996404017374, "data precedences that": 0.0015954424313694888, "state in the": 0.0008183019202078594, "imec iii": 0.0015174532798730676, "controller the advantages": 0.0015954424313694888, "position to do": 0.0014626093252386098, "for the accelerator": 0.004786327294108467, "graph dag this": 0.0015954424313694888, "at maxi mumthroughput": 0.0015954424313694888, "why we need": 0.0013848877160523567, "of the constant": 0.0018850501631525384, "the resulting cicruit": 0.0015954424313694888, "formance": 0.0006628229839917284, "this way the": 0.0021877370630863906, "therefore that large": 0.0015954424313694888}