vendor_name = ModelSim
source_file = 1, C:/Users/jeff7/Documents/GitHub/FPGA/test/test.v
source_file = 1, C:/Users/jeff7/Documents/GitHub/FPGA/test/debounce.sv
source_file = 1, C:/Users/jeff7/Documents/GitHub/FPGA/test/slow_clk.sv
design_name = test
instance = comp, \led~output , led~output, test, 1
instance = comp, \crystal~input , crystal~input, test, 1
instance = comp, \crystal~inputclkctrl , crystal~inputclkctrl, test, 1
instance = comp, \dbINPUT|clk1|Add0~0 , dbINPUT|clk1|Add0~0, test, 1
instance = comp, \dbINPUT|clk1|counter~0 , dbINPUT|clk1|counter~0, test, 1
instance = comp, \dbINPUT|clk1|counter[0] , dbINPUT|clk1|counter[0], test, 1
instance = comp, \dbINPUT|clk1|Add0~2 , dbINPUT|clk1|Add0~2, test, 1
instance = comp, \dbINPUT|clk1|counter[1] , dbINPUT|clk1|counter[1], test, 1
instance = comp, \dbINPUT|clk1|Add0~4 , dbINPUT|clk1|Add0~4, test, 1
instance = comp, \dbINPUT|clk1|counter[2] , dbINPUT|clk1|counter[2], test, 1
instance = comp, \dbINPUT|clk1|Add0~6 , dbINPUT|clk1|Add0~6, test, 1
instance = comp, \dbINPUT|clk1|counter[3] , dbINPUT|clk1|counter[3], test, 1
instance = comp, \dbINPUT|clk1|Add0~8 , dbINPUT|clk1|Add0~8, test, 1
instance = comp, \dbINPUT|clk1|counter[4] , dbINPUT|clk1|counter[4], test, 1
instance = comp, \dbINPUT|clk1|Add0~10 , dbINPUT|clk1|Add0~10, test, 1
instance = comp, \dbINPUT|clk1|counter~1 , dbINPUT|clk1|counter~1, test, 1
instance = comp, \dbINPUT|clk1|counter[5] , dbINPUT|clk1|counter[5], test, 1
instance = comp, \dbINPUT|clk1|Add0~12 , dbINPUT|clk1|Add0~12, test, 1
instance = comp, \dbINPUT|clk1|counter[6] , dbINPUT|clk1|counter[6], test, 1
instance = comp, \dbINPUT|clk1|Add0~14 , dbINPUT|clk1|Add0~14, test, 1
instance = comp, \dbINPUT|clk1|counter[7] , dbINPUT|clk1|counter[7], test, 1
instance = comp, \dbINPUT|clk1|Add0~16 , dbINPUT|clk1|Add0~16, test, 1
instance = comp, \dbINPUT|clk1|counter~2 , dbINPUT|clk1|counter~2, test, 1
instance = comp, \dbINPUT|clk1|counter[8] , dbINPUT|clk1|counter[8], test, 1
instance = comp, \dbINPUT|clk1|Add0~18 , dbINPUT|clk1|Add0~18, test, 1
instance = comp, \dbINPUT|clk1|counter[9] , dbINPUT|clk1|counter[9], test, 1
instance = comp, \dbINPUT|clk1|Add0~20 , dbINPUT|clk1|Add0~20, test, 1
instance = comp, \dbINPUT|clk1|counter[10] , dbINPUT|clk1|counter[10], test, 1
instance = comp, \dbINPUT|clk1|Add0~22 , dbINPUT|clk1|Add0~22, test, 1
instance = comp, \dbINPUT|clk1|counter[11] , dbINPUT|clk1|counter[11], test, 1
instance = comp, \dbINPUT|clk1|Add0~24 , dbINPUT|clk1|Add0~24, test, 1
instance = comp, \dbINPUT|clk1|counter[12] , dbINPUT|clk1|counter[12], test, 1
instance = comp, \dbINPUT|clk1|Add0~26 , dbINPUT|clk1|Add0~26, test, 1
instance = comp, \dbINPUT|clk1|counter~3 , dbINPUT|clk1|counter~3, test, 1
instance = comp, \dbINPUT|clk1|counter[13] , dbINPUT|clk1|counter[13], test, 1
instance = comp, \dbINPUT|clk1|Add0~28 , dbINPUT|clk1|Add0~28, test, 1
instance = comp, \dbINPUT|clk1|counter[14] , dbINPUT|clk1|counter[14], test, 1
instance = comp, \dbINPUT|clk1|Add0~30 , dbINPUT|clk1|Add0~30, test, 1
instance = comp, \dbINPUT|clk1|counter~4 , dbINPUT|clk1|counter~4, test, 1
instance = comp, \dbINPUT|clk1|counter[15] , dbINPUT|clk1|counter[15], test, 1
instance = comp, \dbINPUT|clk1|Equal0~3 , dbINPUT|clk1|Equal0~3, test, 1
instance = comp, \dbINPUT|clk1|Equal0~1 , dbINPUT|clk1|Equal0~1, test, 1
instance = comp, \dbINPUT|clk1|Equal0~0 , dbINPUT|clk1|Equal0~0, test, 1
instance = comp, \dbINPUT|clk1|Equal0~2 , dbINPUT|clk1|Equal0~2, test, 1
instance = comp, \dbINPUT|clk1|Equal0~4 , dbINPUT|clk1|Equal0~4, test, 1
instance = comp, \dbINPUT|clk1|Add0~32 , dbINPUT|clk1|Add0~32, test, 1
instance = comp, \dbINPUT|clk1|counter~5 , dbINPUT|clk1|counter~5, test, 1
instance = comp, \dbINPUT|clk1|counter[16] , dbINPUT|clk1|counter[16], test, 1
instance = comp, \dbINPUT|clk1|Add0~34 , dbINPUT|clk1|Add0~34, test, 1
instance = comp, \dbINPUT|clk1|counter~6 , dbINPUT|clk1|counter~6, test, 1
instance = comp, \dbINPUT|clk1|counter[17] , dbINPUT|clk1|counter[17], test, 1
instance = comp, \dbINPUT|clk1|Add0~36 , dbINPUT|clk1|Add0~36, test, 1
instance = comp, \dbINPUT|clk1|counter~7 , dbINPUT|clk1|counter~7, test, 1
instance = comp, \dbINPUT|clk1|counter[18] , dbINPUT|clk1|counter[18], test, 1
instance = comp, \dbINPUT|clk1|Add0~38 , dbINPUT|clk1|Add0~38, test, 1
instance = comp, \dbINPUT|clk1|counter[19] , dbINPUT|clk1|counter[19], test, 1
instance = comp, \dbINPUT|clk1|Equal0~5 , dbINPUT|clk1|Equal0~5, test, 1
instance = comp, \dbINPUT|clk1|Add0~40 , dbINPUT|clk1|Add0~40, test, 1
instance = comp, \dbINPUT|clk1|counter[20] , dbINPUT|clk1|counter[20], test, 1
instance = comp, \dbINPUT|clk1|Add0~42 , dbINPUT|clk1|Add0~42, test, 1
instance = comp, \dbINPUT|clk1|counter[21] , dbINPUT|clk1|counter[21], test, 1
instance = comp, \dbINPUT|clk1|Add0~44 , dbINPUT|clk1|Add0~44, test, 1
instance = comp, \dbINPUT|clk1|counter[22] , dbINPUT|clk1|counter[22], test, 1
instance = comp, \dbINPUT|clk1|Add0~46 , dbINPUT|clk1|Add0~46, test, 1
instance = comp, \dbINPUT|clk1|counter[23] , dbINPUT|clk1|counter[23], test, 1
instance = comp, \dbINPUT|clk1|Add0~48 , dbINPUT|clk1|Add0~48, test, 1
instance = comp, \dbINPUT|clk1|counter[24] , dbINPUT|clk1|counter[24], test, 1
instance = comp, \dbINPUT|clk1|Equal0~6 , dbINPUT|clk1|Equal0~6, test, 1
instance = comp, \dbINPUT|clk1|Add0~50 , dbINPUT|clk1|Add0~50, test, 1
instance = comp, \dbINPUT|clk1|counter[25] , dbINPUT|clk1|counter[25], test, 1
instance = comp, \dbINPUT|clk1|Equal0~7 , dbINPUT|clk1|Equal0~7, test, 1
instance = comp, \dbINPUT|clk1|clk_out~0 , dbINPUT|clk1|clk_out~0, test, 1
instance = comp, \dbINPUT|clk1|clk_out~feeder , dbINPUT|clk1|clk_out~feeder, test, 1
instance = comp, \dbINPUT|clk1|clk_out , dbINPUT|clk1|clk_out, test, 1
instance = comp, \in~input , in~input, test, 1
instance = comp, \dbINPUT|ff[0]~feeder , dbINPUT|ff[0]~feeder, test, 1
instance = comp, \dbINPUT|ff[0] , dbINPUT|ff[0], test, 1
instance = comp, \dbINPUT|ff[1]~feeder , dbINPUT|ff[1]~feeder, test, 1
instance = comp, \dbINPUT|ff[1] , dbINPUT|ff[1], test, 1
instance = comp, \dbINPUT|ff[2] , dbINPUT|ff[2], test, 1
instance = comp, \dbINPUT|out , dbINPUT|out, test, 1
instance = comp, \led~0 , led~0, test, 1
instance = comp, \led~reg0 , led~reg0, test, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
