OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/sky130hd/lef/sky130_fd_sc_hd.tlef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0226] Finished LEF file:  /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/sky130hd/lef/sky130_fd_sc_hd.tlef
[INFO ODB-0222] Reading LEF file: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/sky130hd/lef/sky130_fd_sc_hd_merged.lef
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/sky130hd/lef/sky130_fd_sc_hd_merged.lef

==========================================================================
Floorplan check_setup
--------------------------------------------------------------------------
Warning: There are 78 input ports missing set_input_delay.
Warning: There are 67 output ports missing set_output_delay.
Warning: There are 73 unconstrained endpoints.
number instances in verilog is 9714
[INFO IFP-0001] Added 384 rows of 1465 site unithd with height 1.
[INFO RSZ-0026] Removed 594 buffers.
Default units for flow
 time 1ns
 capacitance 1pF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1nW
 distance 1um

==========================================================================
floorplan final check_setup
--------------------------------------------------------------------------
Warning: There are 78 input ports missing set_input_delay.
Warning: There are 67 output ports missing set_output_delay.
Warning: There are 73 unconstrained endpoints.

==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 2.47

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _15375_ (rising edge-triggered flip-flop clocked by HCLK)
Endpoint: _15376_ (rising edge-triggered flip-flop clocked by HCLK)
Path Group: HCLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock HCLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _15375_/CLK (sky130_fd_sc_hd__dfrtp_1)
     1    0.00    0.04    0.34    0.34 ^ _15375_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         S4.i2c.byte_controller.bit_controller.cSCL[0] (net)
                  0.04    0.00    0.34 ^ _15376_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.34   data arrival time

                  0.15    0.00    0.00   clock HCLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _15376_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.34   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _16661_ (rising edge-triggered flip-flop clocked by HCLK)
Endpoint: _16501_ (rising edge-triggered flip-flop clocked by HCLK)
Path Group: HCLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock HCLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _16661_/CLK (sky130_fd_sc_hd__dfrtp_1)
    56    0.16    1.37    1.29    1.29 ^ _16661_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         AHB2APB_BR.PADDR[2] (net)
                  1.37    0.00    1.29 ^ _09062_/B_N (sky130_fd_sc_hd__nor2b_1)
    18    0.04    0.80    0.75    2.04 ^ _09062_/Y (sky130_fd_sc_hd__nor2b_1)
                                         _04341_ (net)
                  0.80    0.00    2.04 ^ _09243_/A (sky130_fd_sc_hd__nand2_1)
    53    0.12    0.83    0.87    2.91 v _09243_/Y (sky130_fd_sc_hd__nand2_1)
                                         _04517_ (net)
                  0.83    0.00    2.91 v _13341_/A (sky130_fd_sc_hd__nor2_1)
    48    0.12    2.06    1.83    4.74 ^ _13341_/Y (sky130_fd_sc_hd__nor2_1)
                                         _02791_ (net)
                  2.06    0.00    4.74 ^ _13343_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.44    5.19 v _13343_/X (sky130_fd_sc_hd__mux2_2)
                                         _01238_ (net)
                  0.05    0.00    5.19 v _16501_/D (sky130_fd_sc_hd__dfrtp_1)
                                  5.19   data arrival time

                  0.15    8.00    8.00   clock HCLK (rise edge)
                          0.00    8.00   clock network delay (ideal)
                         -0.25    7.75   clock uncertainty
                          0.00    7.75   clock reconvergence pessimism
                                  7.75 ^ _16501_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.09    7.66   library setup time
                                  7.66   data required time
-----------------------------------------------------------------------------
                                  7.66   data required time
                                 -5.19   data arrival time
-----------------------------------------------------------------------------
                                  2.47   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _16661_ (rising edge-triggered flip-flop clocked by HCLK)
Endpoint: _16501_ (rising edge-triggered flip-flop clocked by HCLK)
Path Group: HCLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock HCLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _16661_/CLK (sky130_fd_sc_hd__dfrtp_1)
    56    0.16    1.37    1.29    1.29 ^ _16661_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         AHB2APB_BR.PADDR[2] (net)
                  1.37    0.00    1.29 ^ _09062_/B_N (sky130_fd_sc_hd__nor2b_1)
    18    0.04    0.80    0.75    2.04 ^ _09062_/Y (sky130_fd_sc_hd__nor2b_1)
                                         _04341_ (net)
                  0.80    0.00    2.04 ^ _09243_/A (sky130_fd_sc_hd__nand2_1)
    53    0.12    0.83    0.87    2.91 v _09243_/Y (sky130_fd_sc_hd__nand2_1)
                                         _04517_ (net)
                  0.83    0.00    2.91 v _13341_/A (sky130_fd_sc_hd__nor2_1)
    48    0.12    2.06    1.83    4.74 ^ _13341_/Y (sky130_fd_sc_hd__nor2_1)
                                         _02791_ (net)
                  2.06    0.00    4.74 ^ _13343_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.44    5.19 v _13343_/X (sky130_fd_sc_hd__mux2_2)
                                         _01238_ (net)
                  0.05    0.00    5.19 v _16501_/D (sky130_fd_sc_hd__dfrtp_1)
                                  5.19   data arrival time

                  0.15    8.00    8.00   clock HCLK (rise edge)
                          0.00    8.00   clock network delay (ideal)
                         -0.25    7.75   clock uncertainty
                          0.00    7.75   clock reconvergence pessimism
                                  7.75 ^ _16501_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.09    7.66   library setup time
                                  7.66   data required time
-----------------------------------------------------------------------------
                                  7.66   data required time
                                 -5.19   data arrival time
-----------------------------------------------------------------------------
                                  2.47   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.32e-02   1.56e-03   2.35e-08   1.47e-02  69.3%
Combinational          4.25e-03   2.28e-03   2.31e-08   6.52e-03  30.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.74e-02   3.84e-03   4.66e-08   2.13e-02 100.0%
                          81.9%      18.1%       0.0%

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 106257 u^2 15% utilization.

Elapsed time: 0:00.86[h:]min:sec. CPU time: user 0.83 sys 0.02 (100%). Peak memory: 141048KB.
