// Seed: 612383582
module module_0 (
    input tri0 id_0,
    input wand id_1,
    input tri0 id_2,
    input wor  id_3
    , id_6,
    input wire id_4
);
  wire id_7;
  assign module_1.id_2 = 0;
  wire id_8;
endmodule
module module_1 (
    input supply0 id_0,
    output logic id_1,
    output wire id_2,
    output supply1 id_3,
    input wire id_4,
    input tri0 id_5,
    output wor id_6,
    output logic id_7,
    output tri id_8,
    input supply0 id_9,
    input supply0 id_10,
    input supply0 id_11
);
  wire  id_13;
  reg   id_14;
  uwire id_15;
  always id_14 <= #1 1;
  wire id_16;
  wire id_17;
  always
    repeat (1'b0 == (id_5 ^ 1'h0 == 1'b0))
      @(posedge 1) begin : LABEL_0
        id_7 <= 1;
        wait (1 == 1);
        id_1 <= id_15 ? 1 : "";
        id_7 <= 1;
      end
  module_0 modCall_1 (
      id_0,
      id_11,
      id_4,
      id_5,
      id_4
  );
  assign id_7 = 1;
endmodule
