
*** Running vivado
    with args -log imageProcessTop.vds -m64 -mode batch -messageDb vivado.pb -notrace -source imageProcessTop.tcl


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source imageProcessTop.tcl -notrace
Command: synth_design -top imageProcessTop -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4748 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 307.184 ; gain = 100.602
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'imageProcessTop' [D:/Verilog/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/imageProcessTop.v:23]
INFO: [Synth 8-638] synthesizing module 'imageControl' [D:/Verilog/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/imports/new/imageControl.v:23]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter RD_BUFFER bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LineBuffer' [D:/Verilog/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/LineBuffer.v:23]
INFO: [Synth 8-256] done synthesizing module 'LineBuffer' (1#1) [D:/Verilog/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/LineBuffer.v:23]
INFO: [Synth 8-256] done synthesizing module 'imageControl' (2#1) [D:/Verilog/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/imports/new/imageControl.v:23]
INFO: [Synth 8-638] synthesizing module 'conv1' [D:/Verilog/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/conv1.v:23]
INFO: [Synth 8-256] done synthesizing module 'conv1' (3#1) [D:/Verilog/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/conv1.v:23]
INFO: [Synth 8-638] synthesizing module 'outputBuffer' [D:/Verilog/ImageProcessingofSketch/ImageProcessing.runs/synth_1/.Xil/Vivado-10496-DESKTOP-AC8B3K3/realtime/outputBuffer_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'outputBuffer' (4#1) [D:/Verilog/ImageProcessingofSketch/ImageProcessing.runs/synth_1/.Xil/Vivado-10496-DESKTOP-AC8B3K3/realtime/outputBuffer_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'imageProcessTop' (5#1) [D:/Verilog/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/imageProcessTop.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 344.539 ; gain = 137.957
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 344.539 ; gain = 137.957
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'outputBuffer' instantiated as 'OB' [D:/Verilog/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/imageProcessTop.v:65]
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Verilog/ImageProcessingofSketch/ImageProcessing.runs/synth_1/.Xil/Vivado-10496-DESKTOP-AC8B3K3/dcp/outputBuffer_in_context.xdc] for cell 'OB'
Finished Parsing XDC File [D:/Verilog/ImageProcessingofSketch/ImageProcessing.runs/synth_1/.Xil/Vivado-10496-DESKTOP-AC8B3K3/dcp/outputBuffer_in_context.xdc] for cell 'OB'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 655.117 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 655.117 ; gain = 448.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 655.117 ; gain = 448.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 655.117 ; gain = 448.535
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'rdState_reg' into 'rd_line_buffer_reg' [D:/Verilog/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/imports/new/imageControl.v:69]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Verilog/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/imports/new/imageControl.v:58]
INFO: [Synth 8-5546] ROM "rdState" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 655.117 ; gain = 448.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   2 Input      9 Bit       Adders := 18    
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 10    
	                8 Bit    Registers := 19    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Multipliers : 
	                 6x32  Multipliers := 9     
+---Muxes : 
	   4 Input     72 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LineBuffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	                9 Bit    Registers := 2     
Module imageControl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     72 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module conv1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
+---Registers : 
	                8 Bit    Registers := 19    
	                1 Bit    Registers := 4     
+---Multipliers : 
	                 6x32  Multipliers := 9     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 655.117 ; gain = 448.535
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'multData2_reg[8][7:0]' into 'multData2_reg[8][7:0]' [D:/Verilog/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/conv1.v:84]
INFO: [Synth 8-4471] merging register 'multData2_reg[7][7:0]' into 'multData2_reg[7][7:0]' [D:/Verilog/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/conv1.v:84]
INFO: [Synth 8-4471] merging register 'multData2_reg[6][7:0]' into 'multData2_reg[6][7:0]' [D:/Verilog/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/conv1.v:84]
INFO: [Synth 8-4471] merging register 'multData2_reg[5][7:0]' into 'multData2_reg[5][7:0]' [D:/Verilog/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/conv1.v:84]
INFO: [Synth 8-4471] merging register 'multData2_reg[4][7:0]' into 'multData2_reg[4][7:0]' [D:/Verilog/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/conv1.v:84]
INFO: [Synth 8-5546] ROM "IC/rdState" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 655.117 ; gain = 448.535
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 655.117 ; gain = 448.535

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------+-----------------+-----------+----------------------+------------------------------+
|Module Name     | RTL Object      | Inference | Size (Depth x Width) | Primitives                   | 
+----------------+-----------------+-----------+----------------------+------------------------------+
|imageProcessTop | IC/lB3/line_reg | Implied   | 512 x 8              | RAM64X1D x 48  RAM64M x 48   | 
|imageProcessTop | IC/lB0/line_reg | Implied   | 512 x 8              | RAM64X1D x 48  RAM64M x 48   | 
|imageProcessTop | IC/lB1/line_reg | Implied   | 512 x 8              | RAM64X1D x 48  RAM64M x 48   | 
|imageProcessTop | IC/lB2/line_reg | Implied   | 512 x 8              | RAM64X1D x 48  RAM64M x 48   | 
+----------------+-----------------+-----------+----------------------+------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[1][7]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[2][7]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[3][7]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[5][7]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[6][7]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[7][7]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[8][7]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[0][7]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[1][0]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[1][1]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[1][2]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[1][3]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[1][4]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[1][5]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[1][6]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[2][0]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[2][1]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[2][2]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[2][3]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[2][4]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[2][5]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[2][6]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[3][0]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[3][1]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[3][2]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[3][3]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[3][4]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[3][5]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[3][6]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[5][0]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[5][1]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[5][2]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[5][3]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[5][4]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[5][5]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[5][6]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[6][0]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[6][1]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[6][2]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[6][3]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[6][4]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[6][5]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[6][6]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[7][0]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[7][1]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[7][2]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[7][3]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[7][4]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[7][5]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[7][6]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[8][0]' (FD) to 'conv1/multData1_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[0][0]' (FD) to 'conv1/multData1_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[8][1]' (FD) to 'conv1/multData1_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[0][1]' (FD) to 'conv1/multData1_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[8][2]' (FD) to 'conv1/multData1_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[0][2]' (FD) to 'conv1/multData1_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[8][3]' (FD) to 'conv1/multData1_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[0][3]' (FD) to 'conv1/multData1_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[8][4]' (FD) to 'conv1/multData1_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[0][4]' (FD) to 'conv1/multData1_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[8][5]' (FD) to 'conv1/multData1_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[0][5]' (FD) to 'conv1/multData1_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'conv1/multData1_reg[8][6]' (FD) to 'conv1/multData1_reg[0][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv1/\multData1_reg[0][6] )
WARNING: [Synth 8-3332] Sequential element (multData2_reg[0][7]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData2_reg[0][6]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData2_reg[0][5]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData2_reg[0][4]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData2_reg[0][3]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData2_reg[0][2]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData2_reg[0][1]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData2_reg[0][0]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData2_reg[3][7]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData2_reg[3][6]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData2_reg[3][5]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData2_reg[3][4]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData2_reg[3][3]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData2_reg[3][2]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData2_reg[3][1]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData2_reg[3][0]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData2_reg[2][7]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData2_reg[2][6]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData2_reg[2][5]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData2_reg[2][4]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData2_reg[2][3]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData2_reg[2][2]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData2_reg[2][1]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData2_reg[2][0]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData2_reg[1][7]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData2_reg[1][6]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData2_reg[1][5]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData2_reg[1][4]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData2_reg[1][3]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData2_reg[1][2]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData2_reg[1][1]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData2_reg[1][0]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[0][0]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[1][7]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[2][7]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[3][7]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[5][7]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[6][7]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[7][7]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[8][7]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[0][7]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[1][0]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[1][1]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[1][2]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[1][3]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[1][4]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[1][5]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[1][6]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[2][0]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[2][1]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[2][2]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[2][3]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[2][4]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[2][5]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[2][6]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[3][0]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[3][1]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[3][2]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[3][3]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[3][4]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[3][5]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[3][6]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[5][0]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[5][1]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[5][2]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[5][3]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[5][4]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[5][5]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[5][6]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[6][0]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[6][1]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[6][2]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[6][3]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[6][4]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[6][5]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[6][6]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[7][0]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[7][1]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[7][2]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[7][3]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[7][4]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[7][5]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[7][6]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[8][0]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[0][1]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[8][1]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[0][2]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[8][2]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[0][3]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[8][3]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[0][4]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[8][4]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[0][5]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[8][5]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[0][6]) is unused and will be removed from module conv1.
WARNING: [Synth 8-3332] Sequential element (multData1_reg[8][6]) is unused and will be removed from module conv1.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 655.117 ; gain = 448.535
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 655.117 ; gain = 448.535

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 655.117 ; gain = 448.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 657.039 ; gain = 450.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'IC/lB1/rdPntr_reg_rep[0]' (FDRE) to 'IC/lB1/rdPntr_reg[0]'
INFO: [Synth 8-3886] merging instance 'IC/lB1/rdPntr_reg_rep[1]' (FDRE) to 'IC/lB1/rdPntr_reg[1]'
INFO: [Synth 8-3886] merging instance 'IC/lB1/rdPntr_reg_rep[2]' (FDRE) to 'IC/lB1/rdPntr_reg[2]'
INFO: [Synth 8-3886] merging instance 'IC/lB1/rdPntr_reg_rep[3]' (FDRE) to 'IC/lB1/rdPntr_reg[3]'
INFO: [Synth 8-3886] merging instance 'IC/lB1/rdPntr_reg_rep[4]' (FDRE) to 'IC/lB1/rdPntr_reg[4]'
INFO: [Synth 8-3886] merging instance 'IC/lB1/rdPntr_reg_rep[5]' (FDRE) to 'IC/lB1/rdPntr_reg[5]'
INFO: [Synth 8-3886] merging instance 'IC/lB3/rdPntr_reg_rep[0]' (FDRE) to 'IC/lB3/rdPntr_reg[0]'
INFO: [Synth 8-3886] merging instance 'IC/lB3/rdPntr_reg_rep[1]' (FDRE) to 'IC/lB3/rdPntr_reg[1]'
INFO: [Synth 8-3886] merging instance 'IC/lB3/rdPntr_reg_rep[2]' (FDRE) to 'IC/lB3/rdPntr_reg[2]'
INFO: [Synth 8-3886] merging instance 'IC/lB3/rdPntr_reg_rep[3]' (FDRE) to 'IC/lB3/rdPntr_reg[3]'
INFO: [Synth 8-3886] merging instance 'IC/lB3/rdPntr_reg_rep[4]' (FDRE) to 'IC/lB3/rdPntr_reg[4]'
INFO: [Synth 8-3886] merging instance 'IC/lB3/rdPntr_reg_rep[5]' (FDRE) to 'IC/lB3/rdPntr_reg[5]'
INFO: [Synth 8-3886] merging instance 'IC/lB0/rdPntr_reg_rep[0]' (FDRE) to 'IC/lB0/rdPntr_reg[0]'
INFO: [Synth 8-3886] merging instance 'IC/lB0/rdPntr_reg_rep[1]' (FDRE) to 'IC/lB0/rdPntr_reg[1]'
INFO: [Synth 8-3886] merging instance 'IC/lB0/rdPntr_reg_rep[2]' (FDRE) to 'IC/lB0/rdPntr_reg[2]'
INFO: [Synth 8-3886] merging instance 'IC/lB0/rdPntr_reg_rep[3]' (FDRE) to 'IC/lB0/rdPntr_reg[3]'
INFO: [Synth 8-3886] merging instance 'IC/lB0/rdPntr_reg_rep[4]' (FDRE) to 'IC/lB0/rdPntr_reg[4]'
INFO: [Synth 8-3886] merging instance 'IC/lB0/rdPntr_reg_rep[5]' (FDRE) to 'IC/lB0/rdPntr_reg[5]'
INFO: [Synth 8-3886] merging instance 'IC/lB2/rdPntr_reg_rep[0]' (FDRE) to 'IC/lB2/rdPntr_reg[0]'
INFO: [Synth 8-3886] merging instance 'IC/lB2/rdPntr_reg_rep[1]' (FDRE) to 'IC/lB2/rdPntr_reg[1]'
INFO: [Synth 8-3886] merging instance 'IC/lB2/rdPntr_reg_rep[2]' (FDRE) to 'IC/lB2/rdPntr_reg[2]'
INFO: [Synth 8-3886] merging instance 'IC/lB2/rdPntr_reg_rep[3]' (FDRE) to 'IC/lB2/rdPntr_reg[3]'
INFO: [Synth 8-3886] merging instance 'IC/lB2/rdPntr_reg_rep[4]' (FDRE) to 'IC/lB2/rdPntr_reg[4]'
INFO: [Synth 8-3886] merging instance 'IC/lB2/rdPntr_reg_rep[5]' (FDRE) to 'IC/lB2/rdPntr_reg[5]'
INFO: [Synth 8-3886] merging instance 'IC/lB1/rdPntr_reg_rep[6]' (FDRE) to 'IC/lB1/rdPntr_reg[6]'
INFO: [Synth 8-3886] merging instance 'IC/lB1/rdPntr_reg_rep[7]' (FDRE) to 'IC/lB1/rdPntr_reg[7]'
INFO: [Synth 8-3886] merging instance 'IC/lB1/rdPntr_reg_rep[8]' (FDRE) to 'IC/lB1/rdPntr_reg[8]'
INFO: [Synth 8-3886] merging instance 'IC/lB3/rdPntr_reg_rep[6]' (FDRE) to 'IC/lB3/rdPntr_reg[6]'
INFO: [Synth 8-3886] merging instance 'IC/lB3/rdPntr_reg_rep[7]' (FDRE) to 'IC/lB3/rdPntr_reg[7]'
INFO: [Synth 8-3886] merging instance 'IC/lB3/rdPntr_reg_rep[8]' (FDRE) to 'IC/lB3/rdPntr_reg[8]'
INFO: [Synth 8-3886] merging instance 'IC/lB0/rdPntr_reg_rep[6]' (FDRE) to 'IC/lB0/rdPntr_reg[6]'
INFO: [Synth 8-3886] merging instance 'IC/lB0/rdPntr_reg_rep[7]' (FDRE) to 'IC/lB0/rdPntr_reg[7]'
INFO: [Synth 8-3886] merging instance 'IC/lB0/rdPntr_reg_rep[8]' (FDRE) to 'IC/lB0/rdPntr_reg[8]'
INFO: [Synth 8-3886] merging instance 'IC/lB2/rdPntr_reg_rep[6]' (FDRE) to 'IC/lB2/rdPntr_reg[6]'
INFO: [Synth 8-3886] merging instance 'IC/lB2/rdPntr_reg_rep[7]' (FDRE) to 'IC/lB2/rdPntr_reg[7]'
INFO: [Synth 8-3886] merging instance 'IC/lB2/rdPntr_reg_rep[8]' (FDRE) to 'IC/lB2/rdPntr_reg[8]'
WARNING: [Synth 8-3332] Sequential element (IC/lB1/rdPntr_reg_rep[0]) is unused and will be removed from module imageProcessTop.
WARNING: [Synth 8-3332] Sequential element (IC/lB1/rdPntr_reg_rep[1]) is unused and will be removed from module imageProcessTop.
WARNING: [Synth 8-3332] Sequential element (IC/lB1/rdPntr_reg_rep[2]) is unused and will be removed from module imageProcessTop.
WARNING: [Synth 8-3332] Sequential element (IC/lB1/rdPntr_reg_rep[3]) is unused and will be removed from module imageProcessTop.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 712.156 ; gain = 505.574
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 712.156 ; gain = 505.574

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 712.156 ; gain = 505.574
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop conv1/multData2_reg[8][0] is being inverted and renamed to conv1/multData2_reg[8][0]_inv.
INFO: [Synth 8-5365] Flop conv1/multData2_reg[8][1] is being inverted and renamed to conv1/multData2_reg[8][1]_inv.
INFO: [Synth 8-5365] Flop conv1/multData2_reg[8][2] is being inverted and renamed to conv1/multData2_reg[8][2]_inv.
INFO: [Synth 8-5365] Flop conv1/multData2_reg[8][3] is being inverted and renamed to conv1/multData2_reg[8][3]_inv.
INFO: [Synth 8-5365] Flop conv1/multData2_reg[8][4] is being inverted and renamed to conv1/multData2_reg[8][4]_inv.
INFO: [Synth 8-5365] Flop conv1/multData2_reg[8][5] is being inverted and renamed to conv1/multData2_reg[8][5]_inv.
INFO: [Synth 8-5365] Flop conv1/multData2_reg[8][6] is being inverted and renamed to conv1/multData2_reg[8][6]_inv.
INFO: [Synth 8-5365] Flop conv1/multData2_reg[8][7] is being inverted and renamed to conv1/multData2_reg[8][7]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 712.156 ; gain = 505.574
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 712.156 ; gain = 505.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 712.156 ; gain = 505.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 712.156 ; gain = 505.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 712.156 ; gain = 505.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 712.156 ; gain = 505.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|imageProcessTop | conv1/o_convolved_data_valid_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+----------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |outputBuffer  |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |outputBuffer |     1|
|2     |BUFG         |     1|
|3     |CARRY4       |   523|
|4     |LUT1         |   163|
|5     |LUT2         |   764|
|6     |LUT3         |  1169|
|7     |LUT4         |   416|
|8     |LUT5         |   609|
|9     |LUT6         |   998|
|10    |MUXF7        |    60|
|11    |MUXF8        |    14|
|12    |RAM64M       |   192|
|13    |RAM64X1D     |   192|
|14    |SRL16E       |     1|
|15    |XORCY        |     1|
|16    |FDRE         |   189|
|17    |FDSE         |    16|
|18    |IBUF         |    12|
|19    |OBUF         |    11|
+------+-------------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |  5342|
|2     |  IC     |imageControl |  2116|
|3     |    lB0  |LineBuffer   |   451|
|4     |    lB1  |LineBuffer_0 |   655|
|5     |    lB2  |LineBuffer_1 |   662|
|6     |    lB3  |LineBuffer_2 |   254|
|7     |  conv1  |conv1        |  3185|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 712.156 ; gain = 505.574
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 132 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 712.156 ; gain = 161.324
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 712.156 ; gain = 505.574
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 920 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 385 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 192 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 192 instances

INFO: [Common 17-83] Releasing license: Synthesis
139 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 712.156 ; gain = 479.113
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 712.156 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun May 23 20:55:18 2021...
