--- eqed_ost2.sv	2021-06-30 16:46:34.577601363 -0700
+++ eqed_ost2_mcu0_ex3.sv	2021-06-30 16:43:14.215848903 -0700
@@ -4194,6 +4194,12 @@
   assign gl_l2t6_clk_stop = 0;
   assign gl_l2t7_clk_stop = 0;
 
+  assign gl_mcu0_clk_stop = 0;
+  assign gl_mcu1_clk_stop = 0;
+  assign gl_mcu2_clk_stop = 0;
+  assign gl_mcu3_clk_stop = 0;
+
+
   assign l2clk = clk;
   
   
@@ -4220,7 +4226,7 @@
     && (ncu_mcu_ba45 == 1) 
     && (ncu_mcu_ba67 == 1) 
     // TCU-L2
-/*    && (l2b0.scan_in == '0) 
+    && (l2b0.scan_in == '0) 
     && (l2b0.tcu_se_scancollar_in == 1'b0) 
     && (l2b0.tcu_se_scancollar_out == 1'b0) 
     && (l2b1.scan_in == '0) 
@@ -4276,12 +4282,12 @@
     && (l2t6.tcu_se_scancollar_out == 1'b0) 
     && (l2t7.tcu_se_scancollar_in == 1'b0) 
     && (l2t7.tcu_se_scancollar_out == 1'b0) 
-    && (ccx.cpx.cpx_dpa_scanin == 1'b0) */
-    && (ccx.scan_in == '0) 
+    && (ccx.cpx.cpx_dpa_scanin == 1'b0) 
+/*    && (ccx.scan_in == '0) 
     && (ccx.tcu_aclk == '0) 
     && (ccx.tcu_bclk == '0) 
     && (ccx.tcu_pce_ov == '0) 
-    && (ccx.tcu_scan_en == '0)  
+    && (ccx.tcu_scan_en == '0)  */
     && (rst_ncu_vld == 1'b0) 
     && (sii_l2b0_ecc == 7'b0) 
     && (sii_l2b1_ecc == 7'b0) 
@@ -4553,6 +4559,16 @@
     && (spc0.tcu_spc_lbist_scan_in  == 1'b0)
     && (spc0.tcu_spc_lbist_pgm      == 1'b0)
     && (spc0.tcu_spc_test_mode      == 1'b0)*/
+	&& (l2b0_mcu0_data_mecc_r5 == '0)
+    && (l2b1_mcu0_data_mecc_r5 == '0)
+	&& (ncu_mcu0_ecci == '0)
+	&& (ncu_mcu0_fbri == '0)
+	&& (ncu_mcu0_fbui == '0)
+	&& (tcu_mcu0_clk_stop == '0)
+	&& (tcu_mcu0_dr_clk_stop == '0)
+	&& (tcu_mcu0_fbd_clk_stop == '0)
+	&& (tcu_mcu0_io_clk_stop == '0)
+	&& (tcu_mcu0_mbist_start_t1lff == '0)
 	);
 
 
@@ -4623,6 +4639,8 @@
 parameter SPC_CCX_SB_SIZE = 1184;
 parameter CCX_SPC_SB_SIZE = 1240;
 
+/*
+
 // Declare the registers for the Signature Analyzer MISRs
 reg [SPC_CCX_SB_SIZE:0] spc0_ccx_sa;
 reg [CCX_SPC_SB_SIZE:0] ccx_spc0_sa;
@@ -5289,6 +5307,7 @@
 // Declare the registers for the Signature Analyzer MISRs
 reg [L2C_CCX_SB_SIZE:0] l2c0_ccx_sa;
 reg [CCX_L2C_SB_SIZE:0] ccx_l2c0_sa;
+/*
 reg [L2C_CCX_SB_SIZE:0] l2c1_ccx_sa;
 reg [CCX_L2C_SB_SIZE:0] ccx_l2c1_sa;
 reg [L2C_CCX_SB_SIZE:0] l2c2_ccx_sa;
@@ -5907,15 +5926,102 @@
     end
 end
 
-M_stable_eqed_reset : assume property (
-                             @(posedge clk)
-                             ##1 eqed_rst == 1'b0
-                             );
 
+// L2C-L2D interface
+
+wire [125:0] eqed_l2c0_l2d0;
+wire [155:0] eqed_l2d0_l2c0;
+
+assign eqed_l2c0_l2d0 = {l2t0_l2d0_way_sel_c2, l2t0_l2d0_rd_wr_c2, l2t0_l2d0_set_c2, l2t0_l2d0_col_offset_c2, 
+                         l2t0_l2d0_word_en_c2, l2t0_l2d0_fbrd_c3, l2t0_l2d0_fb_hit_c3, l2t0_l2d0_stdecc_c2};
+assign eqed_l2d0_l2c0 = {l2d0_l2t0_decc_c6};
+
+parameter L2C_L2D_SB_SIZE = 1008;
+parameter L2D_L2C_SB_SIZE = 1248;
 
+// Declare the registers for the Signature Analyzer MISRs
+reg [L2C_L2D_SB_SIZE:0] l2c0_l2d0_sa;
+reg [L2D_L2C_SB_SIZE:0] l2d0_l2c0_sa;
 
+reg [L2C_L2D_SB_SIZE:0] l2c0_l2d0_sa2;
+reg [L2D_L2C_SB_SIZE:0] l2d0_l2c0_sa2;
 
 
+always @(posedge clk) begin
+    if (m_rst) begin
+       l2c0_l2d0_sa <= 1;
+       l2d0_l2c0_sa <= 1;
+    end else begin
+       for (int i = 0, int j = 0; i < L2C_L2D_SB_SIZE; i = i+8, j++) begin
+	       if (i == 0) begin
+		       l2c0_l2d0_sa[0] <= l2c0_l2d0_sa[1008] ^ l2c0_l2d0_sa[1006] ^ l2c0_l2d0_sa[1005] ^ l2c0_l2d0_sa[1001] ^ eqed_l2c0_l2d0[0];
+		   end else begin
+			   l2c0_l2d0_sa[i] <= l2c0_l2d0_sa[i-1] ^ eqed_l2c0_l2d0[j]; 
+		   end
+		       l2c0_l2d0_sa[i+1] <= l2c0_l2d0_sa[i];
+		       l2c0_l2d0_sa[i+2] <= l2c0_l2d0_sa[i+1];
+	           l2c0_l2d0_sa[i+3] <= l2c0_l2d0_sa[i+2];
+		       l2c0_l2d0_sa[i+4] <= l2c0_l2d0_sa[i+3];
+		       l2c0_l2d0_sa[i+5] <= l2c0_l2d0_sa[i+4];
+		       l2c0_l2d0_sa[i+6] <= l2c0_l2d0_sa[i+5];
+			   l2c0_l2d0_sa[i+7] <= l2c0_l2d0_sa[i+6];
+       end
+       for (int i = 0, int j = 0; i < L2D_L2C_SB_SIZE; i = i+8, j++) begin
+	       if (i == 0) begin
+		       l2d0_l2c0_sa[0] <= l2d0_l2c0_sa[1247] ^ l2d0_l2c0_sa[1244] ^ l2d0_l2c0_sa[1243] ^ l2d0_l2c0_sa[1240] ^ eqed_l2d0_l2c0[0];
+		   end else begin
+			   l2d0_l2c0_sa[i] <= l2d0_l2c0_sa[i-1] ^ eqed_l2d0_l2c0[j]; 
+		   end
+		       l2d0_l2c0_sa[i+1] <= l2d0_l2c0_sa[i];
+		       l2d0_l2c0_sa[i+2] <= l2d0_l2c0_sa[i+1];
+	           l2d0_l2c0_sa[i+3] <= l2d0_l2c0_sa[i+2];
+		       l2d0_l2c0_sa[i+4] <= l2d0_l2c0_sa[i+3];
+		       l2d0_l2c0_sa[i+5] <= l2d0_l2c0_sa[i+4];
+		       l2d0_l2c0_sa[i+6] <= l2d0_l2c0_sa[i+5];
+			   l2d0_l2c0_sa[i+7] <= l2d0_l2c0_sa[i+6];
+       end
+    end
+end
+
+
+always @(posedge clk) begin
+    if (m_rst2) begin
+       l2c0_l2d0_sa2 <= 1;
+       l2d0_l2c0_sa2 <= 1;
+    end else begin
+       for (int i = 0, int j = 0; i < L2C_L2D_SB_SIZE; i = i+8, j++) begin
+	       if (i == 0) begin
+		       l2c0_l2d0_sa2[0] <= l2c0_l2d0_sa2[1008] ^ l2c0_l2d0_sa2[1006] ^ l2c0_l2d0_sa2[1005] ^ l2c0_l2d0_sa2[1001] ^ eqed_l2c0_l2d0[0];
+		   end else begin
+			   l2c0_l2d0_sa2[i] <= l2c0_l2d0_sa2[i] ^ eqed_l2c0_l2d0[j]; 
+		   end
+		       l2c0_l2d0_sa2[i+1] <= l2c0_l2d0_sa2[i];
+		       l2c0_l2d0_sa2[i+2] <= l2c0_l2d0_sa2[i+1];
+	           l2c0_l2d0_sa2[i+3] <= l2c0_l2d0_sa2[i+2];
+		       l2c0_l2d0_sa2[i+4] <= l2c0_l2d0_sa2[i+3];
+		       l2c0_l2d0_sa2[i+5] <= l2c0_l2d0_sa2[i+4];
+		       l2c0_l2d0_sa2[i+6] <= l2c0_l2d0_sa2[i+5];
+			   l2c0_l2d0_sa2[i+7] <= l2c0_l2d0_sa2[i+6];
+       end
+       for (int i = 0, int j = 0; i < L2D_L2C_SB_SIZE; i = i+8, j++) begin
+	       if (i == 0) begin
+		       l2d0_l2c0_sa2[0] <= l2d0_l2c0_sa2[1247] ^ l2d0_l2c0_sa2[1244] ^ l2d0_l2c0_sa2[1243] ^ l2d0_l2c0_sa2[1240] ^ eqed_l2d0_l2c0[0];
+		   end else begin
+			   l2d0_l2c0_sa2[i] <= l2d0_l2c0_sa2[i] ^ eqed_l2d0_l2c0[j]; 
+		   end
+		       l2d0_l2c0_sa2[i+1] <= l2d0_l2c0_sa2[i];
+		       l2d0_l2c0_sa2[i+2] <= l2d0_l2c0_sa2[i+1];
+	           l2d0_l2c0_sa2[i+3] <= l2d0_l2c0_sa2[i+2];
+		       l2d0_l2c0_sa2[i+4] <= l2d0_l2c0_sa2[i+3];
+		       l2d0_l2c0_sa2[i+5] <= l2d0_l2c0_sa2[i+4];
+		       l2d0_l2c0_sa2[i+6] <= l2d0_l2c0_sa2[i+5];
+			   l2d0_l2c0_sa2[i+7] <= l2d0_l2c0_sa2[i+6];
+       end
+    end
+end
+
+*/
+
 // L2C-MCU interface
 wire [67:0] eqed_l2c0_mcu0;
 wire [70:0] eqed_mcu0_l2c0;
@@ -5964,6 +6070,7 @@
 reg [MCU_L2C_SB_SIZE:0] mcu0_l2c0_sa;
 reg [L2C_MCU_SB_SIZE:0] l2c1_mcu0_sa;
 reg [MCU_L2C_SB_SIZE:0] mcu0_l2c1_sa;
+/*
 reg [L2C_MCU_SB_SIZE:0] l2c2_mcu1_sa;
 reg [MCU_L2C_SB_SIZE:0] mcu1_l2c2_sa;
 reg [L2C_MCU_SB_SIZE:0] l2c3_mcu1_sa;
@@ -5994,8 +6101,7 @@
 reg [MCU_L2C_SB_SIZE:0] mcu3_l2c6_sa2;
 reg [L2C_MCU_SB_SIZE:0] l2c7_mcu3_sa2;
 reg [MCU_L2C_SB_SIZE:0] mcu3_l2c7_sa2;
-
-
+*/
 always @(posedge clk) begin
     if (m_rst) begin
        l2c0_mcu0_sa <= 1;
@@ -6032,6 +6138,7 @@
     end
 end
 
+/*
 
 always @(posedge clk) begin
     if (m_rst) begin
@@ -6068,6 +6175,7 @@
        end
     end
 end
+*/
 
 always @(posedge clk) begin
     if (m_rst) begin
@@ -6105,7 +6213,7 @@
     end
 end
 
-
+/*
 always @(posedge clk) begin
     if (m_rst) begin
        l2c1_mcu0_sa2 <= 1;
@@ -6580,9 +6688,268 @@
     end
 end
 
+*/
+
+// L2C-MCU interface
+wire [210:0] eqed_fsr0_mcu0;
+wire [131:0] eqed_mcu0_fsr0;
+wire [210:0] eqed_fsr1_mcu0;
+wire [131:0] eqed_mcu0_fsr1;
+wire [210:0] eqed_fsr2_mcu1;
+wire [131:0] eqed_mcu1_fsr2;
+wire [210:0] eqed_fsr3_mcu1;
+wire [131:0] eqed_mcu1_fsr3;
+wire [210:0] eqed_fsr4_mcu2;
+wire [131:0] eqed_mcu2_fsr4;
+wire [210:0] eqed_fsr5_mcu2;
+wire [131:0] eqed_mcu2_fsr5;
+wire [210:0] eqed_fsr6_mcu3;
+wire [131:0] eqed_mcu3_fsr6;
+wire [210:0] eqed_fsr7_mcu3;
+wire [131:0] eqed_mcu3_fsr7;
+
+assign eqed_fsr0_mcu0 = {fsr0_mcu0_data, fsr0_mcu0_rxbclk, fsr0_mcu0_stspll_lock, fsr0_mcu0_stspll_lock, fsr0_mcu0_stsrx_sync, fsr0_mcu0_stsrx_losdtct};
+assign eqed_mcu0_fsr0 = {mcu0_fsr0_data, mcu0_fsr0_cfgpll_enpll, mcu0_fsr01_cfgpll_lb, mcu0_fsr01_cfgpll_mpy, mcu0_fsr0_cfgrx_enrx, mcu0_fsr0_cfgrx_align, mcu0_fsr01_cfgrx_term};
+assign eqed_fsr1_mcu0 = {fsr1_mcu0_data, fsr1_mcu0_rxbclk, fsr1_mcu0_stspll_lock, fsr1_mcu0_stspll_lock, fsr1_mcu0_stsrx_sync, fsr1_mcu0_stsrx_losdtct};
+assign eqed_mcu0_fsr1 = {mcu0_fsr1_data, mcu0_fsr1_cfgpll_enpll, mcu0_fsr01_cfgpll_lb, mcu0_fsr01_cfgpll_mpy, mcu0_fsr1_cfgrx_enrx, mcu0_fsr1_cfgrx_align, mcu0_fsr01_cfgrx_term};
+
+reg [214:0] eqed_fsr0_mcu0_sum;
+reg [214:0] eqed_fsr1_mcu0_sum;
+reg [135:0] eqed_mcu0_fsr0_sum;
+reg [135:0] eqed_mcu0_fsr1_sum;
+
+always @(posedge clk) begin
+    if (eqed_rst) begin
+	    eqed_fsr0_mcu0_sum = '0;
+		eqed_fsr1_mcu0_sum = '0;
+		eqed_mcu0_fsr0_sum = '0;
+		eqed_mcu0_fsr1_sum = '0;
+	end
+	else begin
+	    eqed_fsr0_mcu0_sum = eqed_fsr0_mcu0_sum + eqed_fsr0_mcu0;
+		eqed_fsr1_mcu0_sum = eqed_fsr1_mcu0_sum + eqed_fsr1_mcu0;
+		eqed_mcu0_fsr0_sum = eqed_mcu0_fsr0_sum + eqed_mcu0_fsr0;
+		eqed_mcu0_fsr1_sum = eqed_mcu0_fsr1_sum + eqed_mcu0_fsr1;
+	end
+end
+
+
+M_stable_eqed_reset : assume property (
+                             @(posedge clk)
+                             ##1 eqed_rst == 1'b0
+                             );
+
+
+C_check_mcu0 : cover property (
+                             @(posedge clk)
+                             eqed_rst == 1'b1
+							 ##1 //1
+   eqed_fsr0_mcu0 == 211'b0000000000000000000111110011101011001001100000000000000000000000000000000000000000000000000000000000000001110001110111011001010100101001110000000000000101101110001001100000111011111110100000001000100100100100010
+   && eqed_mcu0_fsr0 == 132'b011000011110000010001100001011011011000001000001011100000000100101110100000000010101100101010101000111100101011010101110110000111000
+   && eqed_fsr1_mcu0 == 211'b0101011000011001001000000000000000000000000100010000000000000000000000000000000000000000000010101000100000000000000000000000000000000000000000100101111010111111010110010001000111111110010010010001010010000001100
+   && eqed_mcu0_fsr1 == 132'b000101010000111010101010101110110111111011011111111111110110111111110001111011111110101011011010110101010011100011100011010000100000
+   ##1 //2
+   eqed_fsr0_mcu0 == 211'b0000000000000000000001001111101001001111011101100000011000000000000000000000000000000000000000000000000100111000001010010001010000000000000000000000000100100110001001110000110011111110000000001100000010100000100
+   && eqed_fsr1_mcu0 == 211'b0110100111000001111000000000000100101000100111011100101100111011111000000000000000000000000000000001100000000000000010101010111010110011101000000000000000000000000110111001011001111110010010010110000000001010001
+   && eqed_mcu0_fsr0 == 132'b011000011110000010001100001011011011000001000001011100000000100101110100000000010101100101010101000111100101011010101110110000111000
+   && eqed_mcu0_fsr1 == 132'b000101010000111010101010101110110111111011011111111111110110111111110001111011111110101011011010110101010011100011100011010000100000
+   ##1 //3
+   eqed_fsr0_mcu0 == 211'b1110110011111111101010111010110000000000000000000000000000000000000000000000000000000000000100110111010000010010100100000101010000000000000100111100100100110110001111000001110111111111000010000000000010000000000
+   && eqed_fsr1_mcu0 == 211'b1111010000111000101111011101001000001011101111011100101000000000000000000000000101000000100001111111101000000000000000000000000110110010001000000000000000000000000111110011001001111110100000100000000000000010001
+   && eqed_mcu0_fsr0 == 132'b011000011110000010001100001011011011000001000001011100000000100101110100000000010101100101010101000111100101011010101110110000111000
+   && eqed_mcu0_fsr1 == 132'b000101010000111010101010101110110111111011011111111111110110111111110001111011111110101011011010110101010011100011100011010000100000
+   ##1 //4
+   eqed_fsr0_mcu0 == 211'b1001001000000000000000000000000000000000000000000000000000000000000000000000000000000000000100110111010011111001001000111110100000000000000010110000000000000000000100000001110101111110000000010101000010000000000
+   && eqed_fsr1_mcu0 == 211'b0000000101100100011000000000000000000000000110011010000010110111011000111011101000000000000000010100000010100000101100000101110000000000000100000111010000000000000010011101110101111110000101000100001000100000000
+   && eqed_mcu0_fsr0 == 132'b011000011110000010001100001011011011000001000001011100000000100101110100000000010101100101010101000111100101011010101110110000111000
+   && eqed_mcu0_fsr1 == 132'b000101010000111010101010101110110111111011011111111111110110111111110001111011111110101011011010110101010011100011100011010000100000
+   ##1 //5
+   eqed_fsr0_mcu0 == 211'b1110111000000000000001110011011000011000101010111100000000000000000000000000000000000000000100110111010101101100001000000000000000000000000001000101111110110101010101110001100111111111000000010001100001000000100
+   && eqed_fsr1_mcu0 == 211'b0000000000000000000101001011100101001111011011010010101000000000000000000000000000000000000000000000000100100010100000000000000000000000000100010010001000000000000001110000100101111110100000000000000010000100000
+   && eqed_mcu0_fsr0 == 132'b011000011110000010001100001011011011000001000001011100000000100101110100000000010101100101010101000111100101011010101110110000111000
+   && eqed_mcu0_fsr1 == 132'b000101010000111010101010101110110111111011011111111111110110111111110001111011111110101011011010110101010011100011100011010000100000
+   ##1 //6
+   eqed_fsr0_mcu0 == 211'b1011000110010110110110001000001000000000000101110101101111011110011000000000000000000000000100110111010000000000100011110110101000011000010000000000000000000000000111011001111001111111001000010110000000000000010
+   && eqed_fsr1_mcu0 == 211'b1000011000000000000000000000000000000000000011010010101011111000101100000111000110111010111110011010011110000010011011001100010000000000000000000000000000000000000100011111110001111110000001001000010001000000010
+   && eqed_mcu0_fsr0 == 132'b011000011110000010001100001011011011000001000001011100000000100101110100000000010101100101010101000111100101011010101110110000111000
+   && eqed_mcu0_fsr1 == 132'b000101010000111010101010101110110111111011011111111111110110111111110001111011111110101011011010110101010011100011100011010000100000
+   ##1 //7
+   eqed_fsr0_mcu0 == 211'b0000000010111111101001100110101100001110100000000000000110001000010000000000000000000000000100110111010011001000011000000000000000000000000000000000000000000000000011101001100001111111000100011000000000000000010
+   && eqed_fsr1_mcu0 == 211'b1111100110110000000001011011011000000000000101000011111000000000000001100001110000000000000110001001100111011101110011100110011111011110100000000000000000000000000111010101111001111110000000001110001010000000000
+   && eqed_mcu0_fsr0 == 132'b011000011110000010001100001011011011000001000001011100000000100101110100000000010101100101010101000111100101011010101110110000111000
+   && eqed_mcu0_fsr1 == 132'b000101010000111010101010101110110111111011011111111111110110111111110001111011111110101011011010110101010011100011100011010000100000
+   ##1 //8
+   eqed_fsr0_mcu0 == 211'b0000000100000101001000000000000100110111010000000000000111000000000000000000000000000000000011011000111110000010110010010100100000000000000000000010111100010101110010101001110111111110001100001101100100100000000
+   && eqed_fsr1_mcu0 == 211'b0100111101010010000110111011000011101100000101000011111000000000000011111001101000000000000000000000000100100011111000001110001000001001000000000000000000000000000111110100111001111110100011001010000000000000010
+   && eqed_mcu0_fsr0 == 132'b011000011110000010001100001011011011000001000001011100000000100101110100000000010101100101010101000111100101011010101110110000111000
+   && eqed_mcu0_fsr1 == 132'b000101010000111010101010101110110111111011011111111111110110111111110001111011111110101011011010110101010011100011100011010000100000
+   ##1 //9
+   eqed_fsr0_mcu0 == 211'b0000000000000000000011001001101000101110010001001110010000001010000000000000000000000000000100000000000001011101100111011100110101110111110000000000000000000000000001111001111001111110001000000110000000000000000
+   && eqed_fsr1_mcu0 == 211'b0101001000000000000000000000000000000000000110111101110110011110011000000000000010111010011000000000000010010110111011000001111011100101001111010101001000000000000100011010111101111110000000001111000000000000000
+   && eqed_mcu0_fsr0 == 132'b011000011110000010001100001011011011000001000001011100000000100101110100000000010101100101010101000111100101011010101110110000111000
+   && eqed_mcu0_fsr1 == 132'b000101010000111010101010101110110111111011011111111111110110111111110001111011111110101011011010110101010011100011100011010000100000
+   ##1 //10
+   eqed_fsr0_mcu0 == 211'b0000000011011110001010010100011000000000000000000000000000001010000000000000000000000000000011110010011111111110011000000000000010100010101011110000000001101000111011001001101111111111001100010001100000000000000
+   && eqed_fsr1_mcu0 == 211'b0001111110101100001000001010110000000000000010110000110000000000000000000000000000110011001000101110110000000000000110011100011000000000000100001010000000000000000111010011010101111111000000000000000000000000100
+   && eqed_mcu0_fsr0 == 132'b011000011110000010001100001011011011000001000001011100000000100101110100000000010101100101010101000111100101011010101110110000111000
+   && eqed_mcu0_fsr1 == 132'b000101010000111010101010101110110111111011011111111111110110111111110001111011111110101011011010110101010011100011100011010000100000
+   ##1 //11
+   eqed_fsr0_mcu0 == 211'b1001010111100010010010101001000000000000000000000000000011001000011000000000000000000000000110011101010011111001011110010111000000000000000000000000000000000000000111001001110001111111001110000000000000000000001
+   && eqed_fsr1_mcu0 == 211'b0000000000000000000000000000000011001001100000011011111000000000000000000000000110111000111000000000000010010110111000000000000000000000000000000000000101100000000000110010100011111110100000100000100000000000110
+   && eqed_mcu0_fsr0 == 132'b011000011110000010001100001011011011000001000001011100000000100101110100000000010101100101010101000111100101011010101110110000111000
+   && eqed_mcu0_fsr1 == 132'b000101010000111010101010101110110111111011011111111111110110111111110001111011111110101011011010110101010011100011100011010000100000
+   ##1 //12
+   eqed_fsr0_mcu0 == 211'b0000000000010110001011111111110000000000000000000000000001010101010000000000000000000000000001010110010010000000110000000000000011000000010100111011110110001110111011001001101111111111001000010010100000000000000
+   && eqed_fsr1_mcu0 == 211'b0000000000000000000100110111101000000000000110001010100000000000000000000000000000000000000000000000000110100110011001010110111111010001001101101101101001101111010001010000111111111111000000000100101000110000000
+   && eqed_mcu0_fsr0 == 132'b011000011110000010001100001011011011000001000001011100000000100101110100000000010101100101010101000111100101011010101110110000111000
+   && eqed_mcu0_fsr1 == 132'b000101010000111010101010101110110111111011011111111111110110111111110001111011111110101011011010110101010011100011100011010000100000
+   ##1 //13
+   eqed_fsr0_mcu0 == 211'b0000000000000000000010111110110001001000011000000000000100010100001000000000000000000000000101111010001100010011010011010110101000000000000000111101100000000000000001101001110101111111001000011100000000000000001
+   && eqed_fsr1_mcu0 == 211'b0000000000000000000000000000000111001100011110100010101101100010011000000000000000000000000000000000000000000000000011110010111000000000000000110101101000000000000000111000010101111110000000000001000000000000001
+   && eqed_mcu0_fsr0 == 132'b011000011110000010001100001011011011000001000001011100000000100101110100000000010101100101010101000111100101011010101110110000111000
+   && eqed_mcu0_fsr1 == 132'b000101010000111010101010101110110111111011011111111111110110111111110001111011111110101011011010110101010011100011100011010000100000
+   ##1 //14
+   eqed_fsr0_mcu0 == 211'b0000010110111000010001101001010000000000000010010100011000000000000000000000000000000000000101101101110001010000100100101110010100001001110011101110111000000000000111010001111101111111010110010100000000000000000
+   && eqed_fsr1_mcu0 == 211'b1110010111100011101110001010011011010000011101011011110000000000000000000000000000000000000000000000000000110011011000000000000100011101100110001101110000000000000111110000101101111111100110001011000010010000000
+   && eqed_mcu0_fsr0 == 132'b011000011110000010001100001011011011000001000001011100000000100101110100000000010101100101010101000111100101011010101110110000111000
+   && eqed_mcu0_fsr1 == 132'b000101010000111010101010101110110111111011011111111111110110111111110001111011111110101011011010110101010011100011100011010000100000
+   ##1 //15
+   eqed_fsr0_mcu0 == 211'b1010010001010000010111010001000000000000000000000000000010100111001000000000000000000000000011101111110001001100011000000110111000000000000100100111010000000000000111001001110101111110000000010101000000000000000
+   && eqed_fsr1_mcu0 == 211'b0000000000000000000010111000001000000000000010101111100010111000110000000000000000000000000000000000000011100000011101111000100001100001011110010011100111110111011001011000111111111111000000001110100000000000000
+   && eqed_mcu0_fsr0 == 132'b011000011110000010001100001011011011000001000001011100000000100101110100000000010101100101010101000111100101011010101110110000111000
+   && eqed_mcu0_fsr1 == 132'b000101010000111010101010101110110111111011011111111111110110111111110001111011111110101011011010110101010011100011100011010000100000
+   ##1 //16
+   eqed_fsr0_mcu0 == 211'b1100111010000111100010010011100000011111010011011011010100010011011000000000000000000000000110000011011110100011100000000000000010011100000000000000000001000100110111111001101011111110101010010010000000000000000
+   && eqed_fsr1_mcu0 == 211'b0000000110010000111000000000000000000000000011001010011000000000000000000000000000000000000001101010111010110001010100000101011111111110011000000000000001011001010010010001111011111110000000011000100000000000000
+   && eqed_mcu0_fsr0 == 132'b011000011110000010001100001011011011000001000001011100000000100101110100000000010101100101010101000111100101011010101110110000111000
+   && eqed_mcu0_fsr1 == 132'b000101010000111010101010101110110111111011011111111111110110111111110001111011111110101011011010110101010011100011100011010000100000
+   ##1 //17
+   eqed_fsr0_mcu0 == 211'b0001101100110110000111011111100100100011101001010010110111001101110000000000000000000000000011111001001101001110111100111101110000000000000000101101010000011010100111111001110111111110000010000100100000000000100
+   && eqed_fsr1_mcu0 == 211'b0000010000000000000010100101101000000000000011001010011000000000000111010110101000000000000000000000000101101010101010110010010011101001000000000000000110001110001101010100111011111111000000001000100000000000010
+   && eqed_mcu0_fsr0 == 132'b011000011110000010001100001011011011000001000001011100000000100101110100000000010101100101010101000111100101011010101110110000111000
+   && eqed_mcu0_fsr1 == 132'b000101010000111010101010101110110111111011011111111111110110111111110001111011111110101011011010110101010011100011100011010000100000
+   ##1 //18
+   eqed_fsr0_mcu0 == 211'b0111101001110110111111111110111010010011101110011010110000000000000000000000000000000000000010101101000101001110111100011100110000000000000000000000000100001111101111110001110011111110100010001100000010000000000
+   && eqed_fsr1_mcu0 == 211'b0000000000000000000000000000000100101001010001011001011001000010010000000000000000000000000101010001110001100011010101100001001000000000000000000000000000000000000000111001110001111110101000001000010001000000000
+   && eqed_mcu0_fsr0 == 132'b011000011110000010001100001011011011000001000001011100000000100101110100000000010101100101010101000111100101011010101110110000111000
+   && eqed_mcu0_fsr1 == 132'b000101010000111010101010101110110111111011011111111111110110111111110001111011111110101011011010110101010011100011100011010000100000
+   ##1 //19
+   eqed_fsr0_mcu0 == 211'b0011100001000000000011100110101110001000111100001001100000000000000000000000000101110011000011101010001011110010011000000000000110101011011100101101100000000000000111110011101101111111110010101000000000000001000
+   && eqed_fsr1_mcu0 == 211'b0011110000000000000000000000000000000000000001011001011111100110110000000000000000000000000010011110100111011100101101010100011000000000000110110100001000000000000100011001110101111110001010011100010000000000000
+   && eqed_mcu0_fsr0 == 132'b011000011110000010001100001011011011000001000001011100000000100101110100000000010101100101010101000111100101011010101110110000111000
+   && eqed_mcu0_fsr1 == 132'b000101010000111010101010101110110111111011011111111111110110111111110001111011111110101011011010110101010011100011100011010000100000
+   ##1 //20
+   eqed_fsr0_mcu0 == 211'b0000100000000000000000000000000000110101010111000101101000011011011000000000000000000000000010010101000111011010001011110000010111100101001101101101011110000010111100111001111111111110011000010001100000000000000
+   && eqed_fsr1_mcu0 == 211'b0000000000000000000000000000000000000000000010110010100000000111011000110101111000000000000101000010000000000000000100010100000000101011100111111110110101010011011000011101011111111110001001010110100000000000000
+   && eqed_mcu0_fsr0 == 132'b011000011110000010001100001011011011000001000001011100000000100101110100000000010101100101010101000111100101011010101110110000111000
+   && eqed_mcu0_fsr1 == 132'b000101010000111010101010101110110111111011011111111111110110111111110001111011111110101011011010110101010011100011100011010000100000
+   ##1 //21
+   eqed_fsr0_mcu0 == 211'b1100010000000000000001011010011100110001011000000000000001000010001000000000000111111101101010100100000000000000000101010100011000000000000001101001010010100101000101101011010111111111100000110000000000000000100
+   && eqed_fsr1_mcu0 == 211'b0011110100010001110010100101101101111111010101011001010101111110000000000000000000000000000110100010001101110100100010001101010011110000010000000000000111101101001111111001111011111111101010000110100000010000010
+   && eqed_mcu0_fsr0 == 132'b011000011110000010001100001011011011000001000001011100000000100101110100000000010101100101010101000111100101011010101110110000111000
+   && eqed_mcu0_fsr1 == 132'b000101010000111010101010101110110111111011011111111111110110111111110001111011111110101011011010110101010011100011100011010000100000
+   ##1 //22
+   eqed_fsr0_mcu0 == 211'b1011101000000000000000010001101000000000000000000000000000010111101000000000000111111101011000000000000011000010001001111001110000000000000100101100011011010011111101001010110111111111001000100000100000000000100
+   && eqed_fsr1_mcu0 == 211'b1001100000000000000001110000011000000000000100110011010000110001011001111001001110000001001000000000000111111110011011110010011011110000010001010001001111101101001101011110111111111111010010000110100000000000000
+   && eqed_mcu0_fsr0 == 132'b011000011110000010001100001011011011000001000001011100000000100101110100000000010101100101010101000111100101011010101110110000111000
+   && eqed_mcu0_fsr1 == 132'b000101010000111010101010101110110111111011011111111111110110111111110001111011111110101011011010110101010011100011100011010000100000
+   ##1 //23
+   eqed_fsr0_mcu0 == 211'b0000000000000000000110011110100111110001001000000000000000010111101000000000000101111111110000000000000100010100101000000000000000000000000000000000000011100000100001101010100011111111001000100000100000000000000
+   && eqed_fsr1_mcu0 == 211'b1010000111000011000011000001001111001001000100110011010000000000000011001010110000111100010101100100110111000000000000100100111111011000110110000001111111101101001111110111111111111111100100000100100000000000000
+   && eqed_mcu0_fsr0 == 132'b011000011110000010001100001011011011000001000001011100000000100101110100000000010101100101010101000111100101011010101110110000111000
+   && eqed_mcu0_fsr1 == 132'b000101010000111010101010101110110111111011011111111111110110111111110001111011111110101011011010110101010011100011100011010000100000
+   ##1 //24
+   eqed_fsr0_mcu0 == 211'b0101010000000000000000001000000000000000000100101111000000111101011110000100000001001011000000000000000011001011000000000000000000000000000000000000000111100100000101011110100011111111011000001000100000000000000
+   && eqed_fsr1_mcu0 == 211'b1010110011010011000101000111100001010011001100110011010000000000000000000000000110001000011000000000000001100111100000100100111011001111011000000000000100001000000111110010111011111111010100000010000000000000000
+   && eqed_mcu0_fsr0 == 132'b011000011110000010001100001011011011000001000001011100000000100101110100000000010101100101010101000111100101011010101110110000111000
+   && eqed_mcu0_fsr1 == 132'b000101010000111010101010101110110111111011011111111111110110111111110001111011111110101011011010110101010011100011100011010000100000
+   ##1 //25
+   eqed_fsr0_mcu0 == 211'b0000000011011011011000100000111101111111110111111000001111010101100010100100000001101111101001101111110101111111110111000000000000000000000110010000111011111111110011111111110111111111011101101101100000000000000
+   && eqed_fsr1_mcu0 == 211'b1010001011010011000110000100011000000000000000110010010011101111100010011001011011100111110110101111100000000000000101100001111000000000000001001001010000000000000111011111010101111111011100000101000000000000000
+   && eqed_mcu0_fsr0 == 132'b011000011110000010001100001011011011000001000001011100000000100101110100000000010101100101010101000111100101011010101110110000111000
+   && eqed_mcu0_fsr1 == 132'b000101010000111010101010101110110111111011011111111111110110111111110001111011111110101011011010110101010011100011100011010000100000
+   ##1 //26
+   eqed_fsr0_mcu0 == 211'b0101011100100100110110110110111110110000011100100011101011111010111110100111100110011111100110111010000111111111110000000000000010101001110000011010110011101111011111111111101111111111110011101010000000000000000
+   && eqed_mcu0_fsr0 == 132'b011000011110000010001100001011011011000001000001011100000000100101110100000000010101100101010101000111100101011010101110110000110000
+   && eqed_fsr1_mcu0 == 211'b1010001011010011000000000000000000000000000000000000000000000000000000000000000111010100101101101110001110101010011011001110100100001110010000000000000000000000000110000011111001111110000110100100000010000000010
+   && eqed_mcu0_fsr1 == 132'b000101010000111010101010101110110111111011011111111111110110111111110001111011111110101011011010110101010011100011100011010000100000
+   ##1 //27
+   eqed_fsr0_mcu0 == 211'b0110010000000000000000000000000000000000000111011100100101000101010100111001001101001011100101001101110101111111110011100001011110110100100101111110110110110100011100011111111111111110011010010011100000000000000
+   && eqed_mcu0_fsr0 == 132'b110001010010001010000010001011011011000001000001011100000000100101110100110111110111001001011000011101010001011110010011110000110000
+   && eqed_fsr1_mcu0 == 211'b1000101101000000100010000101110100001111001101001111011110100000111000000000000000000000000000000000000111110101010000000010101010101010101000000000000011111001110111111000111011111111000110001110000000000000000
+   && eqed_mcu0_fsr1 == 132'b001101010000111010101010101110110111111011011111111111110110111111110001111011111110000111100010110101010011101101110111010000100000
+   ##1 //28
+   eqed_fsr0_mcu0 == 211'b1111110100101111000000000000000000000000000110011001100000000000000110010111110010111110101000000000000111111000101110100001101110110100100101101110101000000000000110010110111101111110000011001111000000000000000
+   && eqed_fsr1_mcu0 == 211'b1000101000000000100100111000111000000000000010001100011100011110101001011101000111010111111001011111001000000000000011011111001011111111111010001101111001111010000111011111011111111111000111010110000000000000000
+   && eqed_mcu0_fsr0 == 132'b110001010010001010000010001011011011000001000001011100000000100101110100110111110111001001011000011101010001011110010011110000110000
+   && eqed_mcu0_fsr1 == 132'b001101010000111010101010101110110111111011011111111111110110111111110001111011111110000111100010110101010011101101110111010000100000
+   ##1 //29
+   eqed_fsr0_mcu0 == 211'b0000000000000000000000100000111000000000000000000000000100011110000000000000011100110110110000000000000000000000000000011000000110110100100110010000111000000000000001001110011101111110000001000111000000000000000
+   && eqed_fsr1_mcu0 == 211'b0110000000110010110001111011111000000000000010011100011010001101110001011101000110011001011000000000000000000000000000000000000101010001101100011011101000000000000111011110001101111111001111000001000000000000000
+   && eqed_mcu0_fsr0 == 132'b110001010010001010000010001011011011000001000001011100000000100101110100110111110111001001011000011101010001011110010011110000110000
+   && eqed_mcu0_fsr1 == 132'b001101010000111010101010101110110111111011011111111111110110111111110001111011111110000111100010110101010011101101110111010000100000
+   ##1 //30
+   eqed_fsr0_mcu0 == 211'b0000000000000000000000000000000000000000000000000000000111000110100101111111110000000000000000000000000000000000000111101001000101111111110101111111110000000000000000001100011101111110001001000010000000000000000
+   && eqed_fsr1_mcu0 == 211'b1101010000000000000000000000000110011011000000010111001000000000000010010100110000010100001000101000110000000000000000000000000001010111001000000000000000000000000100110111001001111110010001100010000011000001001
+   && eqed_mcu0_fsr0 == 132'b110001010010001010000010001011011011000001000001011100000000100101110100110111110111001001011000011101010001011110010011110000110000
+   && eqed_mcu0_fsr1 == 132'b001101010000111010101010101110110111111011011111111111110110111111110001111011111110000111100010110101010011101101110111010000100000
+   ##1 //31
+   eqed_fsr0_mcu0 == 211'b0000110000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000111101001000000001000000000111110101000000000000100000100011101111110000011000001000000000000000
+   && eqed_fsr1_mcu0 == 211'b0100111000000000000000000000000000000000000000000000000101110001101101101110010000000000000000000000000000000000000010011010101001010110111000000000000000000000000100001100011001111110001001000110000000000100000
+   && eqed_mcu0_fsr0 == 132'b110001010010001010000010001011011011000001000001011100000000100101110100110111110111001001011000011101010001011110010011110000110000
+   && eqed_mcu0_fsr1 == 132'b001101010000111010101010101110110111111011011111111111110110111111110001111011111110000111100010110101010011101101110111010000100000
+   ##1 //32
+   eqed_fsr0_mcu0 == 211'b1101011000000000000000000000000000000000000000000000000000000000000000100100011000000000000000000000000000000000000111101001000101111111110000000000000000000000000100000100011001111110000011000100000000000000000
+   && eqed_fsr1_mcu0 == 211'b0100111000000000000000000000000000000000000000000000000000000000000100001110001101011001110000000000000100011110011100010001101011000011011011000101100111100011001100000110111111111110000010000010000000000000000
+   && eqed_mcu0_fsr0 == 132'b110001010010001010000010001011011011000001000001011100000000100101110100110111110111001001011000011101010001011110010011110000110000
+   && eqed_mcu0_fsr1 == 132'b001101010000111010101010101110110111111011011111111111110110111111110001111011111110000111100010110101010011101101110111010000100000
+   ##1 //33
+   eqed_fsr0_mcu0 == 211'b0000000000000000000000100010111000000000000000000000000000000000000000000000000000000000000000000000000000000000000111101110000000000000000110100011011000000000000001000000010101111111000000000000000000000000000
+   && eqed_fsr1_mcu0 == 211'b1000101000000000000000000000000000000000000000000000000000000000000111111011111000000000000000000000000110011110111000000000000000110011011000000000000111010011100100000100101011111110000010000010000000000001000
+   && eqed_mcu0_fsr0 == 132'b110001010010001010000010001011011011000001000001011100000000100101110100110111110111001001011000011101010001011110010011110000110000
+   && eqed_mcu0_fsr1 == 132'b001101010000111010101010101110110111111011011111111111110110111111110001111011111110000111100010110101010011101101110111010000100000
+   ##1 //34
+   eqed_fsr0_mcu0 == 211'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111010000010000000000000000000000000000000000000000000000010001111110000000000000000000000000000
+   && eqed_fsr1_mcu0 == 211'b0000000000000000000000000000000000000000000111001111110000000000000000000000000000000000000000110010110000000000000000010010011011100110111000000000000000000000000000010001011001111110010000000000000001000000010
+   && eqed_mcu0_fsr1 == 132'b001101010000111010101010101110110111111011011111111111110110111111110001111011111110000111100010110101010011101101110111110000110000
+   && eqed_mcu0_fsr0 == 132'b110001010010001010000010001011011011000001000001011100000000100101110100110111110111001001011000011101010001011110010011110000110000
+   ##1 //35
+   eqed_fsr0_mcu0 == 211'b0000000000000000000000000000000000000000000000000000000100100010010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000001111110000000000000000000000000010
+   && eqed_mcu0_fsr0 == 132'b110000000110001010000010000100000111000100101110101100101010101000101010110111110111001001011000011101010001000111000001110000111000
+   && eqed_fsr1_mcu0 == 211'b0000000000000000000110111000101000000000000000000000000110010100001000101000110000000000000011101001110000000000000110001110001000011011001101000010011000111111100001001101011111111111001001000001000001000000000
+   && eqed_mcu0_fsr1 == 132'b011110100111000011001001101110110111111011011111101001111011111111110001101101110010111011111110110101010011100011110011110000111000
+   ##1 //36
+   eqed_fsr0_mcu0 == 211'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000110110110000000000000000000000000000000000000000000000000101010111000001101000011000000010000111111110000000000000000000000000000
+   && eqed_mcu0_fsr0 == 132'b101001101011001010000010111011111100010111100011100101111111100011110000110111110111110011111100011101010001100000001001110000111000
+   && eqed_fsr1_mcu0 == 211'b0000000000001111101011110111010110100011000000000000000110010100001010001100010000000000000100100001000000000000000011010011100111111000110000000000000000000000000011101101011001111111101000000100000000100000000
+   && eqed_mcu0_fsr1 == 132'b000000000000000000000100101110110111111011011111010001100011111111110001100001110001110001000011110101010011100000110110110000111000
+   ##1 //37
+   eqed_fsr0_mcu0 == 211'b0000000000000000000000000000000000000000000000000000000000000000000000000000000100011111011000000000000000000000000000000000000000000000000000000000000000000000000000000010000001111110000000000000000000000000000
+   && eqed_fsr1_mcu0 == 211'b0000000000000000000011001101100100010010000110011001110110011100001000000000000000000000000000010000101000000000000111110100011011010110011101000100011110000101001001111001011111111110110000000000100000000000000
+   && eqed_mcu0_fsr0 == 132'b101001101011001010000010111011111100010111100011100101111111100011110000110111110111110011111100011101010001100000001001110000111000
+   && eqed_mcu0_fsr1 == 132'b000000000000000000000100101110110111111011011111010001100011111111110001100001110001110001000011110101010011100000110110110000111000
+   ##1 //38
+   eqed_fsr0_mcu0 == 211'b0000000000000000000000000000000000000000000000000000000000000000000000000000000100011010101000000000000000000000000000000000000000000000000000000000000100000100110000000010000011111111111111111111111111111111111
+   && eqed_fsr1_mcu0 == 211'b0000000101001010010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010110001011010100010111101100011111000000000000010000000011101111111111111111111111111111111111
+   && eqed_mcu0_fsr0 == 132'b101001101011001010000010111011111100010111100011100101111111100011110000110111110111110011111100011101010001100000001001110000111000
+   && eqed_mcu0_fsr1 == 132'b000000000000000000000100101110110111111011011111010001100011111111110001100001110001110001000011110101010011100000110110110000111000
+   && l2c0_mcu0_sa == 545'b11101111110010101110010011111110011000010110010111100101100111111100011010010110011110100110101101011110101111111111011000100111111110000011010110100101001100000001010011010000001000011011110010111011011011110001011111101010010100001111101110000101011111110100111100000100010000001000010110000000010110111011111110110010001011100101010000111000011011001010010000101110010001000111101110100100001000101010001010000010011111010000101110000010110000010011011000111100011001001011010101011000011100010101000011011110100111001100110011000110111100110
+   && mcu0_l2c0_sa == 569'b11000010101100011110000001101010110000000101110100100010000110000100101001000010100100101000101001001010100011000101010101001101011101101001101101110010011110010101100010001010110011100101110000011000111100000001100000000101111100110100010100010100010000000110010111011011111000110000101111001001110011001001000111000011000110111001000100000101100010010111000101010000100001001000101100001100100011110111100010111110010110010100110100111011100100011011111100010000010111010010111001111101100100111111001001010101000010010001001011100010000110100110110111111001001100111
+   && l2c1_mcu0_sa == 545'b11010100111011001111100000001001101011000011111110001000011001011111011111000110011011001000100010101100100000111010001101110110101100001011101111110000111101011001100100111010010110011110111100111100101000110111011100010001001100110111101101011010101010111111010000110111100100000101101111110110110100111001110101101101010001001000010101010010001101000001101100001011000000010111011100000111101001101110000101101111011100000000111100100111001111010010000110110001100111110011001010010110001011001100001111000010110111111011011010000110100111000
+   && mcu0_l2c1_sa == 569'b00110000010011011100100100011101111100100010011001001100001011111000011000011100001001010011000010101011110100100000111011000111001010111101001001001101110100011001101101110110110110111010110110000011000000000000011101110101011111010101111010010101000000000000100000100001010000100001101000011001101100111010000110111000100011010000011100011001010101010011100110011101101011011100100111101011000101010110010101111100001111010000111011011101100001010100111000100111000010101011011101110000111101100011110110100101110000000000110110011111011010111100101111010110111110001
+                      
+
+                             );
+
+
+
+
 
 
 
+
+/*
+
 spc spc0(
   .vnw_ary0                 (SPC_VNW[ 0 ]),
   .vnw_ary1		    (SPC_VNW[ 0 ]),
@@ -7320,12 +7687,14 @@
 
 //________________________________________________________________
 
-
+*/
 
 //// stagging flops
 
 //assign
 
+/*
+
 ccx ccx(
 
   //  .gclk		    ( cmp_gclk_c2_ccx_right ), // cmp_gclk_c1_r[3]) , 
@@ -7351,7 +7720,7 @@
 
   .ccx_lstg_in              (
                              {'0
-							 /*dbg0_dbg1_l2b0_sio_ack_dest,
+							  dbg0_dbg1_l2b0_sio_ack_dest,
                               dbg0_dbg1_l2b0_sio_ack_type,
                               dbg0_dbg1_l2b0_sio_ctag_vld,
                               dbg0_dbg1_l2b1_sio_ack_dest,
@@ -7404,7 +7773,7 @@
                               tcu_l2b2_mbist_start,
                               l2b3_tcu_mbist_done,
                               l2b3_tcu_mbist_fail,
-                              tcu_l2b3_mbist_start*/
+                              tcu_l2b3_mbist_start
                              }
                             ),
   .ccx_lstg_out             (
@@ -7466,7 +7835,7 @@
                             ),
   .ccx_rstg_in              (
                              {'0
-							  /*5'b0,
+							  5'b0,
                               sii_l2b5_ecc[ 6 : 5 ],
                               4'b0,
                               sii_l2b5_ecc[ 4 : 3 ],
@@ -7514,7 +7883,7 @@
                               4'b0,
                               sii_l2b7_ecc[  4  :  3  ],
                               4'b0,
-                              sii_l2b7_ecc[  6  :  5  ]*/
+                              sii_l2b7_ecc[  6  :  5  ]
                              }
                             ),
   .ccx_rstg_out             (
@@ -7683,7 +8052,9 @@
         );
 //________________________________________________________________
 
+*/
 
+/*
 
 n2_l2d_sp_512kb_cust l2d0(
 
@@ -8166,8 +8537,8 @@
   .sii_l2b_ecc              (sii_l2b0_ecc[ 6 : 0 ]           ),
   .l2t_sii_iq_dequeue       (l2t0_sii_iq_dequeue         ),
   .l2t_sii_wib_dequeue      (l2t0_sii_wib_dequeue        ),
-  .rst_por_                 ( gl_l2_por_c3t ), 
-  .rst_wmr_                 ( gl_l2_wmr_c3t ), 
+  .rst_por_                 ( L2_rst ), 
+  .rst_wmr_                 ( ~L2_rst ), 
   .scan_in                  (tcu_soc0_scan_out           ),
   .scan_out                 (l2t0_scan_out               ),
   .efu_l2t_fuse_clr          (efu_l2t0_fuse_clr          ),                       
@@ -8260,6 +8631,7 @@
         );
 //________________________________________________________________
 
+
 /////// stagging flop
 
 //assign
@@ -8509,6 +8881,8 @@
 
 /////// stagging flop
 
+
+
 //assign
 
 l2t l2t2(
@@ -9872,6 +10246,8 @@
         );
 //________________________________________________________________
 
+
+
 l2b l2b0(
   .ccu_slow_cmp_sync_en ( gl_io_cmp_sync_en_c3t0 ), // ( gl_io_cmp_sync_en_c3t ), - for int6.1
   .ccu_cmp_slow_sync_en ( gl_cmp_io_sync_en_c3t0 ), // ( gl_cmp_io_sync_en_c3t ), - for int6.1
@@ -9879,8 +10255,8 @@
 
   .gclk                     ( cmp_gclk_c3_l2b0 ), // cmp_gclk_c0_r[1]), 
   .tcu_clk_stop ( gl_l2b0_clk_stop ),	// staged clk_stop
-  .rst_por_                 (gl_l2_por_c3t0 			), // ( gl_l2_por_c3t ), - for int6.1
-  .rst_wmr_                 (gl_l2_wmr_c3t0 			), // ( gl_l2_wmr_c3t ), - for int6.1
+  .rst_por_                 (L2_rst 			), // ( gl_l2_por_c3t ), - for int6.1
+  .rst_wmr_                 (~L2_rst 			), // ( gl_l2_wmr_c3t ), - for int6.1
   .l2t_l2b_fbrd_en_c3       (l2t0_l2b0_fbrd_en_c3        ),// scbuf
   .l2t_l2b_fbrd_wl_c3       (l2t0_l2b0_fbrd_wl_c3        ),
   .l2t_l2b_fbwr_wen_r2      (l2t0_l2b0_fbwr_wen_r2       ),
@@ -9960,6 +10336,8 @@
         );
 //________________________________________________________________
 
+
+
 l2b l2b1(
   .ccu_slow_cmp_sync_en ( gl_io_cmp_sync_en_c3t ),
   .ccu_cmp_slow_sync_en ( gl_cmp_io_sync_en_c3t ),
@@ -10583,6 +10961,8 @@
         );
 //________________________________________________________________
 
+*/
+
 mcu mcu0(
   .gclk                     ( cmp_gclk_c4_mcu0 ), // cmp_gclk_c0_r[2]            ) , 
   .tcu_mcu_clk_stop	( gl_mcu0_clk_stop ),	// staged clk_stop
@@ -10755,6 +11135,8 @@
         );
 //________________________________________________________________
 
+/*
+
 mcu mcu1(
   .gclk                     ( cmp_gclk_c4_mcu1 ), // cmp_gclk_c0_r[3]            ) , 
   .tcu_mcu_dr_clk_stop	( gl_mcu1_dr_clk_stop ),	// staged clk_stop
@@ -11291,6 +11673,7 @@
 
 //________________________________________________________________
 
+*/
 
 
 endmodule // eqed_ost2
