
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: /home/ombhilare999/microchip/SynplifyPro
OS: Pop!_OS 22.04 LTS
Hostname: pop-os
max virtual memory: unlimited (bytes)
max user processes: 28824
max stack size: 8388608 (bytes)


Implementation : synthesis

# Written on Mon Jul 22 23:11:01 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "/home/ombhilare999/omkar/UofT/summer/summer-ta/ECE532/sensor_milestone/oled/libero_project/oled_hello/oled_try2/designer/OLED_interface_synth/synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                    Requested     Requested     Clock        Clock                     Clock
Level     Clock                                    Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------------------------------------
0 -       CLK100MHZ                                100.0 MHz     10.000        declared     default_clkgroup          33   
                                                                                                                           
0 -       clock_divider_20s|N_2_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0_1     941  
===========================================================================================================================


Clock Load Summary
******************

                                         Clock     Source                                                        Clock Pin                                           Non-clock Pin                                          Non-clock Pin                          
Clock                                    Load      Pin                                                           Seq Example                                         Seq Example                                            Comb Example                           
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CLK100MHZ                                33        CLK100MHZ(port)                                               g_OLED_interface.SCLK_clock_divider.o_CLK_DIV.C     -                                                      I_2.A(CLKINT)                          
                                                                                                                                                                                                                                                                   
clock_divider_20s|N_2_inferred_clock     941       g_OLED_interface.SCLK_clock_divider.o_CLK_DIV.Q[0](dffre)     g_button_tick_latch.state_reg[2:0].C                g_OLED_interface.SCLK_clock_divider.o_CLK_DIV.D[0]     g_button_tick_latch.un1_i_CLK.I[0](inv)
===================================================================================================================================================================================================================================================================
