files:
- {file_type: QIP, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/pll_reconfig_module/pll_reconfig_module.qip}
- {file_type: QIP, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/lms_ctr/synthesis/lms_ctr.qip}
- {file_type: QIP, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/ddr2.qip}
- {file_type: QIP, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/software/lms_ctr_app/mem_init/meminit.qip}
- {file_type: QIP, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/clkctrl/clkctrl/synthesis/clkctrl.qip}
- {file_type: QIP, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/ddr2_traffic_gen.qip}
- {file_type: QIP, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddo/ddrox1.qip}
- {file_type: QIP, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/pll/pll.qip}
- {file_type: QIP, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/fpga_pll/fpga_pll.qip}
- {file_type: QIP, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/txpll/txpll.qip}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/avfifo/avalon_FIFO_int_hw.tcla}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/avfifo/avalon_FIFO_int_hw2.tcla}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/avfifo/avfifo.vhd}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/clkctrl/clkctrl.BAK.qsys}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/clkctrl/clkctrl.qsys}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/clkctrl/clkctrl.sopcinfo}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/clkctrl/clkctrl/clkctrl.bsf}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/clkctrl/clkctrl/clkctrl.ppf}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/clkctrl/clkctrl/clkctrl.spd}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/clkctrl/clkctrl/clkctrl_bb.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/clkctrl/clkctrl/clkctrl_inst.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/clkctrl/clkctrl/clkctrl_inst.vhd}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/clkctrl/clkctrl/synthesis/clkctrl.debuginfo}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/clkctrl/clkctrl/synthesis/clkctrl.qip}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/clkctrl/clkctrl/synthesis/clkctrl.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/clkctrl/clkctrl/synthesis/clkctrl.vhd}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddo/ddrox1.bsf}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddo/ddrox1.inc}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddo/ddrox1.ppf}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddo/ddrox1.qip}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddo/ddrox1.vhd}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddo/ddrox13.bsf}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddo/ddrox13.inc}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddo/ddrox13.ppf}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddo/ddrox13.qip}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddo/ddrox13.vhd}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddo/ddrox13_inst.vhd}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddo/ddrox1_inst.vhd}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/alt_mem_ddrx_addr_cmd.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/alt_mem_ddrx_addr_cmd_wrap.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/alt_mem_ddrx_arbiter.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/alt_mem_ddrx_buffer.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/alt_mem_ddrx_buffer_manager.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/alt_mem_ddrx_burst_gen.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/alt_mem_ddrx_burst_tracking.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/alt_mem_ddrx_cmd_gen.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/alt_mem_ddrx_controller.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/alt_mem_ddrx_controller_st_top.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/alt_mem_ddrx_csr.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/alt_mem_ddrx_dataid_manager.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/alt_mem_ddrx_ddr2_odt_gen.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/alt_mem_ddrx_ddr3_odt_gen.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/alt_mem_ddrx_define.iv}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/alt_mem_ddrx_ecc_decoder.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/alt_mem_ddrx_ecc_decoder_32_syn.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/alt_mem_ddrx_ecc_decoder_64_syn.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/alt_mem_ddrx_ecc_encoder.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/alt_mem_ddrx_ecc_encoder_32_syn.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/alt_mem_ddrx_ecc_encoder_64_syn.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/alt_mem_ddrx_fifo.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/alt_mem_ddrx_input_if.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/alt_mem_ddrx_list.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/alt_mem_ddrx_lpddr2_addr_cmd.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/alt_mem_ddrx_mm_st_converter.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/alt_mem_ddrx_odt_gen.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/alt_mem_ddrx_rank_timer.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/alt_mem_ddrx_rdata_path.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/alt_mem_ddrx_rdwr_data_tmg.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/alt_mem_ddrx_sideband.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/alt_mem_ddrx_tbp.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/alt_mem_ddrx_timing_param.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/alt_mem_ddrx_wdata_path.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/alt_mem_phy_defines.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/altmemphy-library/auk_ddr_hp_controller.ocp}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/ddr2.bsf}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/ddr2.ppf}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/ddr2.qip}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/ddr2.vhd}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/ddr2_advisor.ipa}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/ddr2_alt_mem_ddrx_controller_top.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/ddr2_controller_phy.vhd}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/ddr2_ex_lfsr8.vhd}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/ddr2_example_driver.vhd}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/ddr2_example_top.sdc}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/ddr2_example_top.vhd}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/ddr2_example_top.vhd.tmp2}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/ddr2_example_top_1.vhd}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/ddr2_example_top_2.vhd}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/ddr2_example_top_3.vhd}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/ddr2_high_performance_controller-library/auk_ddr_hp_controller.ocp}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/ddr2_phy.bsf}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/ddr2_phy.qip}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/ddr2_phy.vhd}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/ddr2_phy_alt_mem_phy.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/ddr2_phy_alt_mem_phy_pll.qip}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/ddr2_phy_alt_mem_phy_pll.vhd}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/ddr2_phy_alt_mem_phy_seq.vhd}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/ddr2_phy_alt_mem_phy_seq_wrapper.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/ddr2_phy_ddr_pins.tcl}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/ddr2_phy_ddr_timing.sdc}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/ddr2_phy_ddr_timing.tcl}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/ddr2_phy_report_timing.tcl}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/ddr2_phy_report_timing_core.tcl}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/ddr2_pin_assignments.tcl}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/testbench/ddr2_example_top_tb.vhd}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/testbench/ddr2_example_top_tb.vhd.tmp}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/testbench/ddr2_example_top_tb.vhd.tmp2}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/testbench/ddr2_example_top_tb_1.vhd}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/testbench/ddr2_example_top_tb_2.vhd}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/testbench/ddr2_example_top_tb_3.vhd}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/testbench/ddr2_full_mem_model.vhd}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2/testbench/ddr2_mem_model.vhd}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2_traffic_gen/ddr2_traffic_gen.BAK.qsys}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2_traffic_gen/ddr2_traffic_gen.qsys}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2_traffic_gen/ddr2_traffic_gen.sopcinfo}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2_traffic_gen/ddr2_traffic_gen/ddr2_traffic_gen.bsf}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2_traffic_gen/ddr2_traffic_gen/ddr2_traffic_gen.ppf}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2_traffic_gen/ddr2_traffic_gen/ddr2_traffic_gen.spd}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2_traffic_gen/ddr2_traffic_gen/ddr2_traffic_gen_bb.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2_traffic_gen/ddr2_traffic_gen/ddr2_traffic_gen_inst.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2_traffic_gen/ddr2_traffic_gen/ddr2_traffic_gen_inst.vhd}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/ddr2_traffic_gen.debuginfo}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/ddr2_traffic_gen.qip}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/ddr2_traffic_gen.vhd}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/addr_gen.sv}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/block_rw_stage_avl_use_be_avl_use_burstbegin.sv}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/burst_boundary_addr_gen.sv}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/ddr2_traffic_gen_mm_traffic_generator_0.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_avl_use_be_avl_use_burstbegin.sv}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_csr.sv}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_definitions.sv}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/lfsr.sv}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/lfsr_wrapper.sv}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/rand_addr_gen.sv}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/rand_burstcount_gen.sv}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/rand_num_gen.sv}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/rand_seq_addr_gen.sv}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/read_compare_avl_use_be_avl_use_burstbegin.sv}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/reset_sync.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/scfifo_wrapper.sv}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/seq_addr_gen.sv}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/single_rw_stage_avl_use_be_avl_use_burstbegin.sv}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/template_addr_gen.sv}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddr2_traffic_gen/ddr2_traffic_gen/synthesis/submodules/template_stage.sv}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddri/ddri.bsf}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddri/ddri.inc}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddri/ddri.ppf}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddri/ddri.qip}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddri/ddri.vhd}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/ddri/ddri_inst.vhd}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/dec_fifo/decomp_fifo.bsf}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/dec_fifo/decomp_fifo.qip}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/dec_fifo/decomp_fifo.vhd}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/fpga_infifo/fpga_infifo.bsf}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/fpga_infifo/fpga_infifo.qip}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/fpga_infifo/fpga_infifo.vhd}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/fpga_outfifo/fpga_outfifo.bsf}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/fpga_outfifo/fpga_outfifo.qip}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/fpga_outfifo/fpga_outfifo.vhd}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/fpga_pll/fpga_pll.bsf}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/fpga_pll/fpga_pll.ppf}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/fpga_pll/fpga_pll.qip}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/fpga_pll/fpga_pll.vhd}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/i2c_opencores_v13/Docs/I2C_tests.c}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/i2c_opencores_v13/Docs/i2c_specs.pdf}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/i2c_opencores_v13/HAL/inc/i2c_opencores.h}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/i2c_opencores_v13/HAL/src/component.mk}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/i2c_opencores_v13/HAL/src/i2c_opencores.c}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/i2c_opencores_v13/i2c_master_bit_ctrl.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/i2c_opencores_v13/i2c_master_byte_ctrl.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/i2c_opencores_v13/i2c_master_defines.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/i2c_opencores_v13/i2c_master_top.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/i2c_opencores_v13/i2c_opencores.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/i2c_opencores_v13/i2c_opencores_hw.tcl}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/i2c_opencores_v13/i2c_opencores_hw.tcl~}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/i2c_opencores_v13/i2c_opencores_sw.tcl}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/i2c_opencores_v13/inc/i2c_opencores_regs.h}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/i2c_opencores_v13/timescale.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/lpm_counter/lpm_cnt.qip}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/lpm_counter/lpm_cnt.vhd}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/lpm_counter/lpm_cnt_inst.vhd}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/lpm_mux/lpm_mux4.qip}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/lpm_mux/lpm_mux4.vhd}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/lpm_mux/lpm_mux4_inst.vhd}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/pct_trnsf_fifo/pct_trnsf_fifo.qip}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/pct_trnsf_fifo/pct_trnsf_fifo.vhd}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/pll/pll.bsf}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/pll/pll.mif}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/pll/pll.ppf}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/pll/pll.qip}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/pll/pll.vhd}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/pll_reconfig_module/pll_reconfig_module.bsf}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/pll_reconfig_module/pll_reconfig_module.qip}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/pll_reconfig_module/pll_reconfig_module.vhd}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/sfl/Serial_flash_loader.qsys}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/sfl/Serial_flash_loader.sopcinfo}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/sfl/Serial_flash_loader/synthesis/Serial_flash_loader.debuginfo}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/sfl/Serial_flash_loader/synthesis/Serial_flash_loader.qip}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/sfl/Serial_flash_loader/synthesis/Serial_flash_loader.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/sfl/Serial_flash_loader/synthesis/submodules/altera_serial_flash_loader.v}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/smplnr_sync_fifo/smplnr_sync_fifo.qip}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/smplnr_sync_fifo/smplnr_sync_fifo.vhd}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/tx_outfifo_mimo/tx_outfifo_16_to_32.qip}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/tx_outfifo_mimo/tx_outfifo_16_to_32.vhd}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/txpll/txpll.bsf}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/txpll/txpll.mif}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/txpll/txpll.ppf}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/txpll/txpll.qip}
- {file_type: '', is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/ip/txpll/txpll.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/lms7_trx_top.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/symbols/rx_synchronizers.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/symbols/tx_synchronizers.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/general/general_pkg.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/tx_path_top/pulse_gen/synth/pulse_gen.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/tx_path_top/fifo2diq/synth/txiq_ctrl.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/tx_pll_top/synth/tx_pll_top.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/rx_pll_top/synth/rx_pll_top.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/altera_inst/lms7002_ddout.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/tx_path_top/handshake_sync/synth/handshake_sync.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/tx_path_top/tx_path/synth/tx_path_top.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/tx_path_top/tx_path/synth/sync_fifo_rw.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/tx_path_top/packets2data/synth/packets2data_top.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/tx_path_top/packets2data/synth/packets2data.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/tx_path_top/packets2data/synth/p2d_wr_fsm.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/tx_path_top/packets2data/synth/p2d_sync_fsm.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/tx_path_top/packets2data/synth/p2d_rd_fsm.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/tx_path_top/packets2data/synth/p2d_clr_fsm.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/tx_path_top/fifo2diq/synth/txiq.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/tx_path_top/fifo2diq/synth/fifo2diq.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/tx_path_top/bit_unpack/synth/unpack_64_to_64.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/tx_path_top/bit_unpack/synth/unpack_64_to_56.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/tx_path_top/bit_unpack/synth/unpack_64_to_48.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/tx_path_top/bit_unpack/synth/bit_unpack_64.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/general/bus_sync_reg.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/altera_inst/lpm_cnt_inst.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/altera_inst/lms7002_ddin.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/altera_inst/fifo_inst.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/rx_path_top/smpl_cnt/synth/smpl_cnt.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/rx_path_top/rx_path/synth/rx_path_top.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/rx_path_top/diq2fifo/synth/test_data_dd.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/rx_path_top/diq2fifo/synth/rxiq_siso_sdr.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/rx_path_top/diq2fifo/synth/rxiq_siso_ddr.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/rx_path_top/diq2fifo/synth/rxiq_siso.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/rx_path_top/diq2fifo/synth/rxiq_pulse_ddr.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/rx_path_top/diq2fifo/synth/rxiq_mimo_ddr.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/rx_path_top/diq2fifo/synth/rxiq_mimo.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/rx_path_top/diq2fifo/synth/rxiq.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/rx_path_top/diq2fifo/synth/diq2fifo.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/rx_path_top/data2packets/synth/data2packets_top.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/rx_path_top/data2packets/synth/data2packets_fsm.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/rx_path_top/data2packets/synth/data2packets.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/rx_path_top/bit_pack/synth/pack_56_to_64.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/rx_path_top/bit_pack/synth/pack_48_to_64.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/rx_path_top/bit_pack/synth/bit_pack.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/general/gpio_ctrl_top.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/txiqmux/synth/txiqmux.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/txiqmux/synth/txiq_tst_ptrn.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/general/busy_delay.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/nios_cpu/nios_cpu.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/fx3/slaveFIFO5b/slaveFIFO5b.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/fx3/slaveFIFO5b/FX3_slaveFIFO5b_top.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/general/FX3_LED_ctrl.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/revision/revision.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/general/rstn_pulse.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/wfm_ram_buffer/wfm_wcmd_fsm.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/wfm_ram_buffer/wfm_rcmd_fsm.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/wfm_ram_buffer/wfm_player_top.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/wfm_ram_buffer/wfm_player.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/wfm_ram_buffer/wfm_pct_gen.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/wfm_ram_buffer/pct_payload_extrct.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/wfm_ram_buffer/ddr2_data_check.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/wfm_ram_buffer/LFSR.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/wfm_ram_buffer/ddr2_cmdfifo_tst.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/wfm_ram_buffer/DDR2_ctrl_top.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/wfm_ram_buffer/DDR2_arb.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/spi/pllcfg.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/testing/pkt_tester.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/general/my_busmux.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/reg_phase_shift/simple_reg.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/reg_phase_shift/phase_shift.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/data_manipulation/decompress.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/wfm_ram_buffer/sl_ctrl.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/dyn_ps/pll_ps_cntrl.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/pll_reconfig_ctrl/config_ctrl.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/spi/miso_mux.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/spi/mem_package.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/spi/mcfg32wm_fsm.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/spi/mcfg_components.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/general/alive.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/general/synchronizer.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/general/capture_signal.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/general/bus_synch.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/testing/fx3_fifo_data.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/pll_reconfig_ctrl/pll_reconfig_status.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/spi/pllcfg_top.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/spi/fpgacfg.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/general/my_sw.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/tx_modules/rd_tx_fifo.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/self_test/ddr2_tester.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/self_test/tstcfg.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/general/FPGA_LED1_cntrl.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/general/FPGA_LED2_ctrl.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/self_test/clock_test.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/self_test/clk_no_ref_test.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/self_test/clk_with_ref_test.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/self_test/singl_clk_with_ref_test.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/self_test/transition_count.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/stream/stream_switch.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/general/sync_reg.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/general/gpio_ctrl.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/spi/periphcfg.vhd}
- {file_type: vhdlSource-93, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/src/soc_wrapper.vhd}
- {file_type: SDC, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/FX3_timing.sdc}
- {file_type: SDC, is_include_file: false, logical_name: '', name: ../src/limesdr-usb_gw_0/lms7_trx_timing.sdc}
name: limesdr-usb_gw_0
parameters: []
tool_options:
  fusesoc: {}
  quartus: {device: EP4CE40F23C8, family: Cyclone IV E, top_module: lms7_trx_top}
toplevel: lms7_trx_top
version: 0.1.1
vpi: []
