`timescale 1 ns / 1 ns module DRDllfBfmv1rjrQnl3BkpF (l0E5U5ysrwNYFWhaD6aOTT, DKtuEu8YDlDAVk5CGQsPXB, QDJhCuX1glwonJutj0sIMH, v0bQHswy1huvJ726bsKqT2B, VJgduzCzL3S7bm6tIQHA9C, xZ52N5mqQ6Et9fmCL9uX7D); input l0E5U5ysrwNYFWhaD6aOTT; input DKtuEu8YDlDAVk5CGQsPXB; input signed [11:0] QDJhCuX1glwonJutj0sIMH; input signed [17:0] v0bQHswy1huvJ726bsKqT2B; input signed [32:0] VJgduzCzL3S7bm6tIQHA9C; output signed [32:0] xZ52N5mqQ6Et9fmCL9uX7D; reg signed [11:0] xZFSwQaXMWTwoNd8LECBw; reg signed [17:0] t9mmgrJTZ19fhTXSfMdx0F; reg signed [11:0] QWHCtxOZ6GcXM0VZf6ruSB; reg signed [17:0] l6n3mN1kpVo0M5mXW8YY4dB; reg signed [32:0] WCs3XDvJiyVz5Pw03JTZLF; wire signed [32:0] QGL46jagVaDirQDdtCr8GC; wire signed [29:0] S7VPpRNKEJolTli19X69KF; wire signed [32:0] SzgSN1axoRLFq5OuY2VMlF; wire ErKY4UXwY4Tqg2jfnSa0sE; initial begin xZFSwQaXMWTwoNd8LECBw = 12'sb000000000000; t9mmgrJTZ19fhTXSfMdx0F = 18'sb000000000000000000; QWHCtxOZ6GcXM0VZf6ruSB = 12'sb000000000000; l6n3mN1kpVo0M5mXW8YY4dB = 18'sb000000000000000000; WCs3XDvJiyVz5Pw03JTZLF = 33'sh000000000; end always @(posedge l0E5U5ysrwNYFWhaD6aOTT) begin : zcyglyZGAJyj3PfJcT23Z if (DKtuEu8YDlDAVk5CGQsPXB) begin WCs3XDvJiyVz5Pw03JTZLF <= QGL46jagVaDirQDdtCr8GC; QWHCtxOZ6GcXM0VZf6ruSB <= xZFSwQaXMWTwoNd8LECBw; l6n3mN1kpVo0M5mXW8YY4dB <= t9mmgrJTZ19fhTXSfMdx0F; xZFSwQaXMWTwoNd8LECBw <= QDJhCuX1glwonJutj0sIMH; t9mmgrJTZ19fhTXSfMdx0F <= v0bQHswy1huvJ726bsKqT2B; end end assign xZ52N5mqQ6Et9fmCL9uX7D = WCs3XDvJiyVz5Pw03JTZLF; assign S7VPpRNKEJolTli19X69KF = QWHCtxOZ6GcXM0VZf6ruSB * l6n3mN1kpVo0M5mXW8YY4dB; assign SzgSN1axoRLFq5OuY2VMlF = {{3{S7VPpRNKEJolTli19X69KF[29]}}, S7VPpRNKEJolTli19X69KF}; assign QGL46jagVaDirQDdtCr8GC = SzgSN1axoRLFq5OuY2VMlF + VJgduzCzL3S7bm6tIQHA9C; endmodule