@W: FX703 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Unable to map RAM instance content[0:3] to RAM for technology specified. 
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram12_[3] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram12_[2] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram11_[3] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram11_[2] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram11_[1] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram10_[3] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram10_[2] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram10_[1] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram9_[2] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram9_[1] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram8_[2] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram8_[1] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram7_[3] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram6_[3] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram5_[3] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram5_[1] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram4_[3] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram4_[1] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram3_[3] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram3_[2] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram2_[3] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram2_[2] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram1_[3] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram1_[2] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram1_[1] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram0_[3] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram0_[2] is always 0, optimizing ...
@W: MO160 :"u:\simplevga_icestick\simplevga.vhdl":82:11:82:17|Register bit content_ram0_[1] is always 0, optimizing ...
@W: MT420 |Found inferred clock SimpleVGA|Clock12MHz with period 47.55ns. Please declare a user-defined clock on object "p:Clock12MHz"
