Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Aug  1 13:45:42 2022
| Host         : aceadmin-Latitude-5590 running 64-bit Ubuntu 22.04 LTS
| Command      : report_control_sets -verbose -file system_top_control_sets_placed.rpt
| Design       : system_top
| Device       : xc7a35ti
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    49 |
|    Minimum number of control sets                        |    49 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   150 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    49 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    23 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              37 |           19 |
| No           | No                    | Yes                    |               2 |            1 |
| No           | Yes                   | No                     |             103 |           40 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              17 |            5 |
| Yes          | Yes                   | No                     |             283 |           79 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                  Clock Signal                                 |                                        Enable Signal                                        |                                         Set/Reset Signal                                         | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/valid_reg_i_2_n_0 |                                                                                             |                                                                                                  |                1 |              1 |         1.00 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        | i_system_wrapper/system_i/util_uart_puf/inst/puf_ctrl/r_m_axis_tready                       | i_system_wrapper/system_i/util_uart_puf/inst/puf_ctrl/p_0_in                                     |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        |                                                                                             | i_system_wrapper/system_i/util_uart_puf/inst/puf_i_1_n_0                                         |                1 |              2 |         2.00 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        | i_system_wrapper/system_i/util_uart_puf/inst/output_fifo/axis_fifo/control/read_state       | i_system_wrapper/system_i/util_uart_puf/inst/output_fifo/axis_fifo/control/r_gr_tail[4]_i_1_n_0  |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        | i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/prev_trans_counter           | i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/m_axis_tvalid_i_1_n_0             |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        | i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/trans_counter                | i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/m_axis_tvalid_i_1_n_0             |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        | i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_valid1                 | i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/p_0_in                               |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        | i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/read_state      | i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/r_gr_tail[4]_i_1_n_0 |                1 |              4 |         4.00 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        |                                                                                             | i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/Lpf_reset                                        |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        |                                                                                             | i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/trans_counter[3]_i_1_n_0          |                2 |              4 |         2.00 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        | i_system_wrapper/system_i/sys_rstgen/U0/SEQ/seq_cnt_en                                      | i_system_wrapper/system_i/sys_rstgen/U0/SEQ/SEQ_COUNTER/clear                                    |                1 |              6 |         6.00 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        | i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/p_1_in                          | i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/p_0_in                               |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        | i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer[10][7]_i_1_n_0  | i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/p_0_in                               |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        | i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/FSM_onehot_state_reg_n_0_[3] | i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/m_axis_tdata[7]_i_1_n_0           |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        | i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_baud_gen_rx/r_uart_ena_i_2_n_0  | i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_baud_gen_rx/counter[22]_i_1_n_0      |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        | i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/data[7]_i_1_n_0              | i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/state[2]_i_1_n_0                  |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        | i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_baud_gen_tx/r_uart_ena_i_2_n_0  | i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_baud_gen_tx/p_0_in                   |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        | i_system_wrapper/system_i/util_uart_puf/inst/string_decoder/m_axis_tdata0                   | i_system_wrapper/system_i/util_uart_puf/inst/string_decoder/m_axis_tdata[7]_i_1_n_0              |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        | i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer[9][7]_i_1_n_0   | i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/p_0_in                               |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        | i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer[8][7]_i_1_n_0   | i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/p_0_in                               |                4 |              8 |         2.00 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        | i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer[7][7]_i_1_n_0   | i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/p_0_in                               |                4 |              8 |         2.00 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        | i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer[3][7]_i_1_n_0   | i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/p_0_in                               |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        | i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer[6][7]_i_1_n_0   | i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/p_0_in                               |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        | i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/data[7]_i_1_n_0              | i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/m_axis_tvalid_i_1_n_0             |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        | i_system_wrapper/system_i/util_uart_puf/inst/outgoing_char_fifo/p_4_out[2]                  | i_system_wrapper/system_i/util_uart_puf/inst/outgoing_char_fifo/p_0_in__0                        |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        | i_system_wrapper/system_i/util_uart_puf/inst/outgoing_char_fifo/p_4_out[1]                  | i_system_wrapper/system_i/util_uart_puf/inst/outgoing_char_fifo/p_0_in__0                        |                2 |              8 |         4.00 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        | i_system_wrapper/system_i/util_uart_puf/inst/outgoing_char_fifo/s_axis_tready               | i_system_wrapper/system_i/util_uart_puf/inst/outgoing_char_fifo/p_0_in__0                        |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        | i_system_wrapper/system_i/util_uart_puf/inst/outgoing_char_fifo/reg_valid_buffer0           | i_system_wrapper/system_i/util_uart_puf/inst/outgoing_char_fifo/p_0_in__0                        |                1 |              8 |         8.00 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        |                                                                                             | i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_baud_gen_rx/counter[22]_i_1_n_0      |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        | i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/reg_data_buffer[2][7]_i_1_n_0   | i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/p_0_in                               |                3 |              8 |         2.67 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        | i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/p_4_out[2]                 | i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/p_0_in__0                       |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        | i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/p_4_out[1]                 | i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/p_0_in__0                       |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        | i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/s_axis_tready              | i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/p_0_in__0                       |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        | i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/reg_valid_buffer0          | i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/p_0_in__0                       |                2 |              9 |         4.50 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        |                                                                                             | i_system_wrapper/system_i/util_uart_puf/inst/output_fifo/axis_fifo/control/r_gr_tail[4]_i_1_n_0  |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        |                                                                                             | i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/r_gr_tail[4]_i_1_n_0 |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        | i_system_wrapper/system_i/util_uart_puf/inst/output_fifo/axis_fifo/control/head0            | i_system_wrapper/system_i/util_uart_puf/inst/output_fifo/axis_fifo/control/r_gr_tail[4]_i_1_n_0  |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        | i_system_wrapper/system_i/util_uart_puf/inst/output_fifo/axis_fifo/control/tail             | i_system_wrapper/system_i/util_uart_puf/inst/output_fifo/axis_fifo/control/r_gr_tail[4]_i_1_n_0  |                2 |             10 |         5.00 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        | i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/tail            | i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/r_gr_tail[4]_i_1_n_0 |                4 |             10 |         2.50 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        | i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/head0           | i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/r_gr_tail[4]_i_1_n_0 |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        | i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/reg_data[9]_i_1_n_0          | i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/state[2]_i_1_n_0                  |                3 |             10 |         3.33 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        |                                                                                             | i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_baud_gen_rx/p_0_in                   |                5 |             11 |         2.20 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        | i_system_wrapper/system_i/util_uart_puf/inst/string_encoder/r_m_axis_tdata1                 | i_system_wrapper/system_i/util_uart_puf/inst/string_encoder/r_m_axis_tdata[30]_i_1_n_0           |                2 |             12 |         6.00 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        | i_system_wrapper/system_i/util_uart_puf/inst/string_to_char/reg_data_valid0                 | i_system_wrapper/system_i/util_uart_puf/inst/string_to_char/reg_data_buffer[3][6]_i_1_n_0        |                4 |             13 |         3.25 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        |                                                                                             | i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/state[2]_i_1_n_0                  |                7 |             15 |         2.14 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        | i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter[0]_i_1_n_0               | i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/cnt_reset                             |                5 |             17 |         3.40 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        |                                                                                             | i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_baud_gen_tx/p_0_in                   |                9 |             19 |         2.11 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        |                                                                                             | i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/m_axis_tvalid_i_1_n_0             |                7 |             22 |         3.14 |
|  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1                        |                                                                                             |                                                                                                  |               19 |             37 |         1.95 |
+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


