{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1675532401683 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1675532401684 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 04 21:10:01 2023 " "Processing started: Sat Feb 04 21:10:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1675532401684 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1675532401684 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARM -c ARM " "Command: quartus_map --read_settings_files=on --write_settings_files=off ARM -c ARM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1675532401684 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1675532402127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb.v 1 1 " "Found 1 design units, including 1 entities, in source file wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB " "Found entity 1: WB" {  } { { "WB.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/WB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675532402205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675532402205 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Sram_Controller.v(42) " "Verilog HDL information at Sram_Controller.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1675532402210 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sram_Controller.v(119) " "Verilog HDL warning at Sram_Controller.v(119): extended using \"x\" or \"z\"" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 119 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1675532402210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sram_Controller " "Found entity 1: Sram_Controller" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675532402211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675532402211 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM.v(11) " "Verilog HDL warning at SRAM.v(11): extended using \"x\" or \"z\"" {  } { { "SRAM.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/SRAM.v" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1675532402215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.v 1 1 " "Found 1 design units, including 1 entities, in source file sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "SRAM.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/SRAM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675532402216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675532402216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "MEM_WB.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/MEM_WB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675532402220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675532402220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "MEM.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675532402225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675532402225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/IF_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675532402229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675532402229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if.v 5 5 " "Found 5 design units, including 5 entities, in source file if.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "IF.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/IF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675532402235 ""} { "Info" "ISGN_ENTITY_NAME" "2 Adder " "Found entity 2: Adder" {  } { { "IF.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/IF.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675532402235 ""} { "Info" "ISGN_ENTITY_NAME" "3 inst_mem " "Found entity 3: inst_mem" {  } { { "IF.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/IF.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675532402235 ""} { "Info" "ISGN_ENTITY_NAME" "4 IF_MUX " "Found entity 4: IF_MUX" {  } { { "IF.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/IF.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675532402235 ""} { "Info" "ISGN_ENTITY_NAME" "5 PC_reg " "Found entity 5: PC_reg" {  } { { "IF.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/IF.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675532402235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675532402235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_exe.v 1 1 " "Found 1 design units, including 1 entities, in source file id_exe.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EXE " "Found entity 1: ID_EXE" {  } { { "ID_EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/ID_EXE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675532402240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675532402240 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 ID.v(194) " "Verilog HDL Expression warning at ID.v(194): truncated literal to match 4 bits" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/ID.v" 194 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1675532402246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id.v 8 8 " "Found 8 design units, including 8 entities, in source file id.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675532402249 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg_file " "Found entity 2: reg_file" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/ID.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675532402249 ""} { "Info" "ISGN_ENTITY_NAME" "3 ID_controlUnit " "Found entity 3: ID_controlUnit" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/ID.v" 178 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675532402249 ""} { "Info" "ISGN_ENTITY_NAME" "4 Condition_Check " "Found entity 4: Condition_Check" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/ID.v" 233 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675532402249 ""} { "Info" "ISGN_ENTITY_NAME" "5 Not_1_bit " "Found entity 5: Not_1_bit" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/ID.v" 265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675532402249 ""} { "Info" "ISGN_ENTITY_NAME" "6 Or_1_bit " "Found entity 6: Or_1_bit" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/ID.v" 269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675532402249 ""} { "Info" "ISGN_ENTITY_NAME" "7 Mux2_4_bit " "Found entity 7: Mux2_4_bit" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/ID.v" 273 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675532402249 ""} { "Info" "ISGN_ENTITY_NAME" "8 Mux2_9_bit " "Found entity 8: Mux2_9_bit" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/ID.v" 277 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675532402249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675532402249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_detection_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_detection_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_Detection_Unit " "Found entity 1: hazard_Detection_Unit" {  } { { "hazard_Detection_Unit.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/hazard_Detection_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675532402255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675532402255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file forwarding_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Forwarding_Unit " "Found entity 1: Forwarding_Unit" {  } { { "Forwarding_Unit.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Forwarding_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675532402260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675532402260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file exe_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_MEM " "Found entity 1: EXE_MEM" {  } { { "EXE_MEM.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE_MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675532402264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675532402264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe.v 7 7 " "Found 7 design units, including 7 entities, in source file exe.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE " "Found entity 1: EXE" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675532402268 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALU " "Found entity 2: ALU" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675532402268 ""} { "Info" "ISGN_ENTITY_NAME" "3 Status_Register " "Found entity 3: Status_Register" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675532402268 ""} { "Info" "ISGN_ENTITY_NAME" "4 Adder_32_EXE " "Found entity 4: Adder_32_EXE" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675532402268 ""} { "Info" "ISGN_ENTITY_NAME" "5 Or_1_bit_EXE " "Found entity 5: Or_1_bit_EXE" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675532402268 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux_32_bit_3_to_1 " "Found entity 6: mux_32_bit_3_to_1" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675532402268 ""} { "Info" "ISGN_ENTITY_NAME" "7 Val_2Generate " "Found entity 7: Val_2Generate" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675532402268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675532402268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.v 1 1 " "Found 1 design units, including 1 entities, in source file arm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARM " "Found entity 1: ARM" {  } { { "ARM.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/ARM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675532402272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675532402272 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_exe_in ARM.v(226) " "Verilog HDL Implicit Net warning at ARM.v(226): created implicit net for \"s_exe_in\"" {  } { { "ARM.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/ARM.v" 226 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675532402273 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ARM " "Elaborating entity \"ARM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1675532402366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF IF:if_stage " "Elaborating entity \"IF\" for hierarchy \"IF:if_stage\"" {  } { { "ARM.v" "if_stage" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/ARM.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675532402400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder IF:if_stage\|Adder:adder " "Elaborating entity \"Adder\" for hierarchy \"IF:if_stage\|Adder:adder\"" {  } { { "IF.v" "adder" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/IF.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675532402407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem IF:if_stage\|inst_mem:mem " "Elaborating entity \"inst_mem\" for hierarchy \"IF:if_stage\|inst_mem:mem\"" {  } { { "IF.v" "mem" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/IF.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675532402413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_MUX IF:if_stage\|IF_MUX:mux " "Elaborating entity \"IF_MUX\" for hierarchy \"IF:if_stage\|IF_MUX:mux\"" {  } { { "IF.v" "mux" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/IF.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675532402431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_reg IF:if_stage\|PC_reg:pc_reg " "Elaborating entity \"PC_reg\" for hierarchy \"IF:if_stage\|PC_reg:pc_reg\"" {  } { { "IF.v" "pc_reg" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/IF.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675532402436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:if_id " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:if_id\"" {  } { { "ARM.v" "if_id" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/ARM.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675532402442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_Detection_Unit hazard_Detection_Unit:HazardDetectionUnit " "Elaborating entity \"hazard_Detection_Unit\" for hierarchy \"hazard_Detection_Unit:HazardDetectionUnit\"" {  } { { "ARM.v" "HazardDetectionUnit" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/ARM.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675532402450 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hazard_detected hazard_Detection_Unit.v(20) " "Verilog HDL Always Construct warning at hazard_Detection_Unit.v(20): inferring latch(es) for variable \"hazard_detected\", which holds its previous value in one or more paths through the always construct" {  } { { "hazard_Detection_Unit.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/hazard_Detection_Unit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1675532402452 "|ARM|hazard_Detection_Unit:HazardDetectionUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hazard_detected hazard_Detection_Unit.v(31) " "Inferred latch for \"hazard_detected\" at hazard_Detection_Unit.v(31)" {  } { { "hazard_Detection_Unit.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/hazard_Detection_Unit.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402452 "|ARM|hazard_Detection_Unit:HazardDetectionUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID ID:id_stage " "Elaborating entity \"ID\" for hierarchy \"ID:id_stage\"" {  } { { "ARM.v" "id_stage" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/ARM.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675532402456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file ID:id_stage\|reg_file:RF " "Elaborating entity \"reg_file\" for hierarchy \"ID:id_stage\|reg_file:RF\"" {  } { { "ID.v" "RF" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/ID.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675532402463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_controlUnit ID:id_stage\|ID_controlUnit:ID_CU " "Elaborating entity \"ID_controlUnit\" for hierarchy \"ID:id_stage\|ID_controlUnit:ID_CU\"" {  } { { "ID.v" "ID_CU" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/ID.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675532402483 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ID.v(211) " "Verilog HDL Case Statement warning at ID.v(211): case item expression covers a value already covered by a previous case item" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/ID.v" 211 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1675532402487 "|ARM|ID:id_stage|ID_controlUnit:ID_CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Condition_Check ID:id_stage\|Condition_Check:cond_check " "Elaborating entity \"Condition_Check\" for hierarchy \"ID:id_stage\|Condition_Check:cond_check\"" {  } { { "ID.v" "cond_check" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/ID.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675532402492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Not_1_bit ID:id_stage\|Not_1_bit:not_1 " "Elaborating entity \"Not_1_bit\" for hierarchy \"ID:id_stage\|Not_1_bit:not_1\"" {  } { { "ID.v" "not_1" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/ID.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675532402498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Or_1_bit ID:id_stage\|Or_1_bit:or_1 " "Elaborating entity \"Or_1_bit\" for hierarchy \"ID:id_stage\|Or_1_bit:or_1\"" {  } { { "ID.v" "or_1" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/ID.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675532402503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_9_bit ID:id_stage\|Mux2_9_bit:mux_1 " "Elaborating entity \"Mux2_9_bit\" for hierarchy \"ID:id_stage\|Mux2_9_bit:mux_1\"" {  } { { "ID.v" "mux_1" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/ID.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675532402508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_4_bit ID:id_stage\|Mux2_4_bit:mux_2 " "Elaborating entity \"Mux2_4_bit\" for hierarchy \"ID:id_stage\|Mux2_4_bit:mux_2\"" {  } { { "ID.v" "mux_2" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/ID.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675532402514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EXE ID_EXE:id_exe " "Elaborating entity \"ID_EXE\" for hierarchy \"ID_EXE:id_exe\"" {  } { { "ARM.v" "id_exe" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/ARM.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675532402523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE EXE:exec_stage " "Elaborating entity \"EXE\" for hierarchy \"EXE:exec_stage\"" {  } { { "ARM.v" "exec_stage" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/ARM.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675532402533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU EXE:exec_stage\|ALU:alu_exe " "Elaborating entity \"ALU\" for hierarchy \"EXE:exec_stage\|ALU:alu_exe\"" {  } { { "EXE.v" "alu_exe" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675532402540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Status_Register EXE:exec_stage\|Status_Register:status_reg " "Elaborating entity \"Status_Register\" for hierarchy \"EXE:exec_stage\|Status_Register:status_reg\"" {  } { { "EXE.v" "status_reg" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675532402547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_32_EXE EXE:exec_stage\|Adder_32_EXE:adder_32 " "Elaborating entity \"Adder_32_EXE\" for hierarchy \"EXE:exec_stage\|Adder_32_EXE:adder_32\"" {  } { { "EXE.v" "adder_32" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675532402552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Or_1_bit_EXE EXE:exec_stage\|Or_1_bit_EXE:or_1 " "Elaborating entity \"Or_1_bit_EXE\" for hierarchy \"EXE:exec_stage\|Or_1_bit_EXE:or_1\"" {  } { { "EXE.v" "or_1" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675532402557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32_bit_3_to_1 EXE:exec_stage\|mux_32_bit_3_to_1:mux1_exe " "Elaborating entity \"mux_32_bit_3_to_1\" for hierarchy \"EXE:exec_stage\|mux_32_bit_3_to_1:mux1_exe\"" {  } { { "EXE.v" "mux1_exe" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675532402562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Val_2Generate EXE:exec_stage\|Val_2Generate:Val_2Gen " "Elaborating entity \"Val_2Generate\" for hierarchy \"EXE:exec_stage\|Val_2Generate:Val_2Gen\"" {  } { { "EXE.v" "Val_2Gen" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675532402573 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp EXE.v(164) " "Verilog HDL Always Construct warning at EXE.v(164): inferring latch(es) for variable \"tmp\", which holds its previous value in one or more paths through the always construct" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 164 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1675532402579 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Val_2 EXE.v(164) " "Verilog HDL Always Construct warning at EXE.v(164): inferring latch(es) for variable \"Val_2\", which holds its previous value in one or more paths through the always construct" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 164 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1675532402579 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[0\] EXE.v(182) " "Inferred latch for \"Val_2\[0\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402580 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[1\] EXE.v(182) " "Inferred latch for \"Val_2\[1\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402580 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[2\] EXE.v(182) " "Inferred latch for \"Val_2\[2\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402580 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[3\] EXE.v(182) " "Inferred latch for \"Val_2\[3\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402580 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[4\] EXE.v(182) " "Inferred latch for \"Val_2\[4\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402580 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[5\] EXE.v(182) " "Inferred latch for \"Val_2\[5\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402581 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[6\] EXE.v(182) " "Inferred latch for \"Val_2\[6\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402581 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[7\] EXE.v(182) " "Inferred latch for \"Val_2\[7\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402581 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[8\] EXE.v(182) " "Inferred latch for \"Val_2\[8\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402581 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[9\] EXE.v(182) " "Inferred latch for \"Val_2\[9\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402581 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[10\] EXE.v(182) " "Inferred latch for \"Val_2\[10\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402582 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[11\] EXE.v(182) " "Inferred latch for \"Val_2\[11\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402582 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[12\] EXE.v(182) " "Inferred latch for \"Val_2\[12\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402582 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[13\] EXE.v(182) " "Inferred latch for \"Val_2\[13\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402582 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[14\] EXE.v(182) " "Inferred latch for \"Val_2\[14\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402582 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[15\] EXE.v(182) " "Inferred latch for \"Val_2\[15\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402583 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[16\] EXE.v(182) " "Inferred latch for \"Val_2\[16\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402583 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[17\] EXE.v(182) " "Inferred latch for \"Val_2\[17\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402583 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[18\] EXE.v(182) " "Inferred latch for \"Val_2\[18\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402583 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[19\] EXE.v(182) " "Inferred latch for \"Val_2\[19\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402583 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[20\] EXE.v(182) " "Inferred latch for \"Val_2\[20\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402583 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[21\] EXE.v(182) " "Inferred latch for \"Val_2\[21\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402584 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[22\] EXE.v(182) " "Inferred latch for \"Val_2\[22\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402584 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[23\] EXE.v(182) " "Inferred latch for \"Val_2\[23\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402584 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[24\] EXE.v(182) " "Inferred latch for \"Val_2\[24\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402584 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[25\] EXE.v(182) " "Inferred latch for \"Val_2\[25\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402585 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[26\] EXE.v(182) " "Inferred latch for \"Val_2\[26\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402585 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[27\] EXE.v(182) " "Inferred latch for \"Val_2\[27\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402585 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[28\] EXE.v(182) " "Inferred latch for \"Val_2\[28\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402585 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[29\] EXE.v(182) " "Inferred latch for \"Val_2\[29\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402585 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[30\] EXE.v(182) " "Inferred latch for \"Val_2\[30\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402585 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Val_2\[31\] EXE.v(182) " "Inferred latch for \"Val_2\[31\]\" at EXE.v(182)" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/EXE.v" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402585 "|ARM|EXE:exec_stage|Val_2Generate:Val_2Gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_MEM EXE_MEM:exe_mem " "Elaborating entity \"EXE_MEM\" for hierarchy \"EXE_MEM:exe_mem\"" {  } { { "ARM.v" "exe_mem" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/ARM.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675532402590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM MEM:mem_stage " "Elaborating entity \"MEM\" for hierarchy \"MEM:mem_stage\"" {  } { { "ARM.v" "mem_stage" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/ARM.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675532402601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sram_Controller MEM:mem_stage\|Sram_Controller:SRAM_CONTROLLER " "Elaborating entity \"Sram_Controller\" for hierarchy \"MEM:mem_stage\|Sram_Controller:SRAM_CONTROLLER\"" {  } { { "MEM.v" "SRAM_CONTROLLER" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/MEM.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675532402609 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address Sram_Controller.v(73) " "Verilog HDL Always Construct warning at Sram_Controller.v(73): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675532402613 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Sram_Controller.v(73) " "Verilog HDL assignment warning at Sram_Controller.v(73): truncated value with size 32 to match size of target (18)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1675532402613 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address Sram_Controller.v(79) " "Verilog HDL Always Construct warning at Sram_Controller.v(79): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675532402614 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Sram_Controller.v(79) " "Verilog HDL assignment warning at Sram_Controller.v(79): truncated value with size 32 to match size of target (18)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1675532402614 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address Sram_Controller.v(89) " "Verilog HDL Always Construct warning at Sram_Controller.v(89): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675532402614 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Sram_Controller.v(89) " "Verilog HDL assignment warning at Sram_Controller.v(89): truncated value with size 32 to match size of target (18)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1675532402614 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address Sram_Controller.v(95) " "Verilog HDL Always Construct warning at Sram_Controller.v(95): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675532402614 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 Sram_Controller.v(95) " "Verilog HDL assignment warning at Sram_Controller.v(95): truncated value with size 32 to match size of target (18)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1675532402615 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRAM_DQ Sram_Controller.v(97) " "Verilog HDL Always Construct warning at Sram_Controller.v(97): variable \"SRAM_DQ\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675532402615 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRAM_DQ Sram_Controller.v(105) " "Verilog HDL Always Construct warning at Sram_Controller.v(105): variable \"SRAM_DQ\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1675532402615 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SRAM_ADDR Sram_Controller.v(54) " "Verilog HDL Always Construct warning at Sram_Controller.v(54): inferring latch(es) for variable \"SRAM_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1675532402616 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "readData Sram_Controller.v(54) " "Verilog HDL Always Construct warning at Sram_Controller.v(54): inferring latch(es) for variable \"readData\", which holds its previous value in one or more paths through the always construct" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1675532402616 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[0\] Sram_Controller.v(54) " "Inferred latch for \"readData\[0\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402616 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[1\] Sram_Controller.v(54) " "Inferred latch for \"readData\[1\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402616 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[2\] Sram_Controller.v(54) " "Inferred latch for \"readData\[2\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402616 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[3\] Sram_Controller.v(54) " "Inferred latch for \"readData\[3\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402616 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[4\] Sram_Controller.v(54) " "Inferred latch for \"readData\[4\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402616 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[5\] Sram_Controller.v(54) " "Inferred latch for \"readData\[5\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402616 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[6\] Sram_Controller.v(54) " "Inferred latch for \"readData\[6\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402616 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[7\] Sram_Controller.v(54) " "Inferred latch for \"readData\[7\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402616 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[8\] Sram_Controller.v(54) " "Inferred latch for \"readData\[8\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402616 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[9\] Sram_Controller.v(54) " "Inferred latch for \"readData\[9\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402617 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[10\] Sram_Controller.v(54) " "Inferred latch for \"readData\[10\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402617 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[11\] Sram_Controller.v(54) " "Inferred latch for \"readData\[11\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402617 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[12\] Sram_Controller.v(54) " "Inferred latch for \"readData\[12\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402617 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[13\] Sram_Controller.v(54) " "Inferred latch for \"readData\[13\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402617 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[14\] Sram_Controller.v(54) " "Inferred latch for \"readData\[14\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402617 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[15\] Sram_Controller.v(54) " "Inferred latch for \"readData\[15\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402617 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[16\] Sram_Controller.v(54) " "Inferred latch for \"readData\[16\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402617 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[17\] Sram_Controller.v(54) " "Inferred latch for \"readData\[17\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402617 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[18\] Sram_Controller.v(54) " "Inferred latch for \"readData\[18\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402618 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[19\] Sram_Controller.v(54) " "Inferred latch for \"readData\[19\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402618 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[20\] Sram_Controller.v(54) " "Inferred latch for \"readData\[20\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402618 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[21\] Sram_Controller.v(54) " "Inferred latch for \"readData\[21\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402618 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[22\] Sram_Controller.v(54) " "Inferred latch for \"readData\[22\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402618 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[23\] Sram_Controller.v(54) " "Inferred latch for \"readData\[23\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402618 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[24\] Sram_Controller.v(54) " "Inferred latch for \"readData\[24\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402619 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[25\] Sram_Controller.v(54) " "Inferred latch for \"readData\[25\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402619 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[26\] Sram_Controller.v(54) " "Inferred latch for \"readData\[26\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402619 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[27\] Sram_Controller.v(54) " "Inferred latch for \"readData\[27\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402619 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[28\] Sram_Controller.v(54) " "Inferred latch for \"readData\[28\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402620 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[29\] Sram_Controller.v(54) " "Inferred latch for \"readData\[29\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402620 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[30\] Sram_Controller.v(54) " "Inferred latch for \"readData\[30\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402620 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[31\] Sram_Controller.v(54) " "Inferred latch for \"readData\[31\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402620 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[0\] Sram_Controller.v(54) " "Inferred latch for \"SRAM_ADDR\[0\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402620 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[1\] Sram_Controller.v(54) " "Inferred latch for \"SRAM_ADDR\[1\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402620 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[2\] Sram_Controller.v(54) " "Inferred latch for \"SRAM_ADDR\[2\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402621 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[3\] Sram_Controller.v(54) " "Inferred latch for \"SRAM_ADDR\[3\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402621 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[4\] Sram_Controller.v(54) " "Inferred latch for \"SRAM_ADDR\[4\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402621 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[5\] Sram_Controller.v(54) " "Inferred latch for \"SRAM_ADDR\[5\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402621 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[6\] Sram_Controller.v(54) " "Inferred latch for \"SRAM_ADDR\[6\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402621 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[7\] Sram_Controller.v(54) " "Inferred latch for \"SRAM_ADDR\[7\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402621 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[8\] Sram_Controller.v(54) " "Inferred latch for \"SRAM_ADDR\[8\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402622 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[9\] Sram_Controller.v(54) " "Inferred latch for \"SRAM_ADDR\[9\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402622 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[10\] Sram_Controller.v(54) " "Inferred latch for \"SRAM_ADDR\[10\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402622 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[11\] Sram_Controller.v(54) " "Inferred latch for \"SRAM_ADDR\[11\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402622 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[12\] Sram_Controller.v(54) " "Inferred latch for \"SRAM_ADDR\[12\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402622 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[13\] Sram_Controller.v(54) " "Inferred latch for \"SRAM_ADDR\[13\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402622 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[14\] Sram_Controller.v(54) " "Inferred latch for \"SRAM_ADDR\[14\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402623 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[15\] Sram_Controller.v(54) " "Inferred latch for \"SRAM_ADDR\[15\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402623 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[16\] Sram_Controller.v(54) " "Inferred latch for \"SRAM_ADDR\[16\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402623 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[17\] Sram_Controller.v(54) " "Inferred latch for \"SRAM_ADDR\[17\]\" at Sram_Controller.v(54)" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/Sram_Controller.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1675532402623 "|ARM|MEM:mem_stage|Sram_Controller:SRAM_CONTROLLER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM SRAM:sram " "Elaborating entity \"SRAM\" for hierarchy \"SRAM:sram\"" {  } { { "ARM.v" "sram" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/ARM.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675532402627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB MEM_WB:mem_wb " "Elaborating entity \"MEM_WB\" for hierarchy \"MEM_WB:mem_wb\"" {  } { { "ARM.v" "mem_wb" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/ARM.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675532402666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Forwarding_Unit Forwarding_Unit:forwardingUnit " "Elaborating entity \"Forwarding_Unit\" for hierarchy \"Forwarding_Unit:forwardingUnit\"" {  } { { "ARM.v" "forwardingUnit" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/ARM.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675532402707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB WB:wb_stage " "Elaborating entity \"WB\" for hierarchy \"WB:wb_stage\"" {  } { { "ARM.v" "wb_stage" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/ARM.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675532402746 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "hazard_Detection_Unit:HazardDetectionUnit\|hazard_detected " "LATCH primitive \"hazard_Detection_Unit:HazardDetectionUnit\|hazard_detected\" is permanently enabled" {  } { { "hazard_Detection_Unit.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/hazard_Detection_Unit.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1675532403179 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "SRAM:sram\|memory " "RAM logic \"SRAM:sram\|memory\" is uninferred due to asynchronous read logic" {  } { { "SRAM.v" "memory" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/SRAM.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1675532403779 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1675532403779 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1675532405029 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "855 " "855 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1675532405084 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/output_files/ARM.map.smsg " "Generated suppressed messages file C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/output_files/ARM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1675532405233 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1675532405644 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675532405644 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "ARM.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/ARM.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675532405982 "|ARM|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "ARM.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithForwarding-WithSRAM_FPGA/ARM.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675532405982 "|ARM|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1675532405982 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1675532405984 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1675532405984 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1675532405984 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4616 " "Peak virtual memory: 4616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1675532406063 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 04 21:10:06 2023 " "Processing ended: Sat Feb 04 21:10:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1675532406063 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1675532406063 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1675532406063 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1675532406063 ""}
