/* Generated by Yosys 0.16+65 (git sha1 7987105a9, gcc 9.1.0 -fPIC -Os) */

module dma_wrapper_top(clk_i, rst_i, ts_wb_we_i, ts_wb_cyc_i, ts_wb_stb_i, ts_wb_ack_o, ts_wb_err_o, ts_wb_rty_o, tm_wb_we_o, tm_wb_cyc_o, tm_wb_stb_o, tm_wb_ack_i, tm_wb_err_i, tm_wb_rty_i, inta_o, intb_o, select_master, select_slave, ts_wbs_data_o, ts_wb_addr_i, ts_wb_sel_i
, tm_wbm_data_i, tm_wbm_data_o, tm_wb_addr_o, tm_wb_sel_o, dma_req_i, dma_nd_i, dma_ack_o, dma_rest_i, ts_wbs_data_i);
  wire _0000_;
  wire _0001_;
  wire _0002_;
  wire _0003_;
  wire _0004_;
  wire _0005_;
  wire _0006_;
  wire _0007_;
  wire _0008_;
  wire _0009_;
  wire _0010_;
  wire _0011_;
  wire _0012_;
  wire _0013_;
  wire _0014_;
  wire _0015_;
  wire _0016_;
  wire _0017_;
  wire _0018_;
  wire _0019_;
  wire _0020_;
  wire _0021_;
  wire _0022_;
  wire _0023_;
  wire _0024_;
  wire _0025_;
  wire _0026_;
  wire _0027_;
  wire _0028_;
  wire _0029_;
  wire _0030_;
  wire _0031_;
  wire _0032_;
  wire _0033_;
  wire _0034_;
  wire _0035_;
  wire _0036_;
  wire _0037_;
  wire _0038_;
  wire _0039_;
  wire _0040_;
  wire _0041_;
  wire _0042_;
  wire _0043_;
  wire _0044_;
  wire _0045_;
  wire _0046_;
  wire _0047_;
  wire _0048_;
  wire _0049_;
  wire _0050_;
  wire _0051_;
  wire _0052_;
  wire _0053_;
  wire _0054_;
  wire _0055_;
  wire _0056_;
  wire _0057_;
  wire _0058_;
  wire _0059_;
  wire _0060_;
  wire _0061_;
  wire _0062_;
  wire _0063_;
  wire _0064_;
  wire _0065_;
  wire _0066_;
  wire _0067_;
  wire _0068_;
  wire _0069_;
  wire _0070_;
  wire _0071_;
  wire _0072_;
  wire _0073_;
  wire _0074_;
  wire _0075_;
  wire _0076_;
  wire _0077_;
  wire _0078_;
  wire _0079_;
  wire _0080_;
  wire _0081_;
  wire _0082_;
  wire _0083_;
  wire _0084_;
  wire _0085_;
  wire _0086_;
  wire _0087_;
  wire _0088_;
  wire _0089_;
  wire _0090_;
  wire _0091_;
  wire _0092_;
  wire _0093_;
  wire _0094_;
  wire _0095_;
  wire _0096_;
  wire _0097_;
  wire _0098_;
  wire _0099_;
  wire _0100_;
  wire _0101_;
  wire _0102_;
  wire _0103_;
  wire _0104_;
  wire _0105_;
  wire _0106_;
  wire _0107_;
  wire _0108_;
  wire _0109_;
  wire _0110_;
  wire _0111_;
  wire _0112_;
  wire _0113_;
  wire _0114_;
  wire _0115_;
  wire _0116_;
  wire _0117_;
  wire _0118_;
  wire _0119_;
  wire _0120_;
  wire _0121_;
  wire _0122_;
  wire _0123_;
  wire _0124_;
  wire _0125_;
  wire _0126_;
  wire _0127_;
  wire _0128_;
  wire _0129_;
  wire _0130_;
  wire _0131_;
  wire _0132_;
  wire _0133_;
  wire _0134_;
  wire _0135_;
  wire _0136_;
  wire _0137_;
  wire _0138_;
  wire _0139_;
  wire _0140_;
  wire _0141_;
  wire _0142_;
  wire _0143_;
  wire _0144_;
  wire _0145_;
  wire _0146_;
  wire _0147_;
  wire _0148_;
  wire _0149_;
  wire _0150_;
  wire _0151_;
  wire _0152_;
  wire _0153_;
  wire _0154_;
  wire _0155_;
  wire _0156_;
  wire _0157_;
  wire _0158_;
  wire _0159_;
  wire _0160_;
  wire _0161_;
  wire _0162_;
  wire _0163_;
  wire _0164_;
  wire _0165_;
  wire _0166_;
  wire _0167_;
  wire _0168_;
  wire _0169_;
  wire _0170_;
  wire _0171_;
  wire _0172_;
  wire _0173_;
  wire _0174_;
  wire _0175_;
  wire _0176_;
  wire _0177_;
  wire _0178_;
  wire _0179_;
  wire _0180_;
  wire _0181_;
  wire _0182_;
  wire _0183_;
  wire _0184_;
  wire _0185_;
  wire _0186_;
  wire _0187_;
  wire _0188_;
  wire _0189_;
  wire _0190_;
  wire _0191_;
  wire _0192_;
  wire _0193_;
  wire _0194_;
  wire _0195_;
  wire _0196_;
  wire _0197_;
  wire _0198_;
  wire _0199_;
  wire _0200_;
  wire _0201_;
  wire _0202_;
  wire _0203_;
  wire _0204_;
  wire _0205_;
  wire _0206_;
  wire _0207_;
  wire _0208_;
  wire _0209_;
  wire _0210_;
  wire _0211_;
  wire _0212_;
  wire _0213_;
  wire _0214_;
  wire _0215_;
  wire _0216_;
  wire _0217_;
  wire _0218_;
  wire _0219_;
  wire _0220_;
  wire _0221_;
  wire _0222_;
  wire _0223_;
  wire _0224_;
  wire _0225_;
  wire _0226_;
  wire _0227_;
  wire _0228_;
  wire _0229_;
  wire _0230_;
  wire _0231_;
  wire _0232_;
  wire _0233_;
  wire _0234_;
  wire _0235_;
  wire _0236_;
  wire _0237_;
  wire _0238_;
  wire _0239_;
  wire _0240_;
  wire _0241_;
  wire _0242_;
  wire _0243_;
  wire _0244_;
  wire _0245_;
  wire _0246_;
  wire _0247_;
  wire _0248_;
  wire _0249_;
  wire _0250_;
  wire _0251_;
  wire _0252_;
  wire _0253_;
  wire _0254_;
  wire _0255_;
  wire _0256_;
  wire _0257_;
  wire _0258_;
  wire _0259_;
  wire _0260_;
  wire _0261_;
  wire _0262_;
  wire _0263_;
  wire _0264_;
  wire _0265_;
  wire _0266_;
  wire _0267_;
  wire _0268_;
  wire _0269_;
  wire _0270_;
  wire _0271_;
  wire _0272_;
  wire _0273_;
  wire _0274_;
  wire _0275_;
  wire _0276_;
  wire _0277_;
  wire _0278_;
  wire _0279_;
  wire _0280_;
  wire _0281_;
  wire _0282_;
  wire _0283_;
  wire _0284_;
  wire _0285_;
  wire _0286_;
  wire _0287_;
  wire _0288_;
  wire _0289_;
  wire _0290_;
  wire _0291_;
  wire _0292_;
  wire _0293_;
  wire _0294_;
  wire _0295_;
  wire _0296_;
  wire _0297_;
  wire _0298_;
  wire _0299_;
  wire _0300_;
  wire _0301_;
  wire _0302_;
  wire _0303_;
  wire _0304_;
  wire _0305_;
  wire _0306_;
  wire _0307_;
  wire _0308_;
  wire _0309_;
  wire _0310_;
  wire _0311_;
  wire _0312_;
  wire _0313_;
  wire _0314_;
  wire _0315_;
  wire _0316_;
  wire _0317_;
  wire _0318_;
  wire _0319_;
  wire _0320_;
  wire _0321_;
  wire _0322_;
  wire _0323_;
  wire _0324_;
  wire _0325_;
  wire _0326_;
  wire _0327_;
  wire _0328_;
  wire _0329_;
  wire _0330_;
  wire _0331_;
  wire _0332_;
  wire _0333_;
  wire _0334_;
  wire _0335_;
  wire _0336_;
  wire _0337_;
  wire _0338_;
  wire _0339_;
  wire _0340_;
  wire _0341_;
  wire _0342_;
  wire _0343_;
  wire _0344_;
  wire _0345_;
  wire _0346_;
  wire _0347_;
  wire _0348_;
  wire _0349_;
  wire _0350_;
  wire _0351_;
  wire _0352_;
  wire _0353_;
  wire _0354_;
  wire _0355_;
  wire _0356_;
  wire _0357_;
  wire _0358_;
  wire _0359_;
  wire _0360_;
  wire _0361_;
  wire _0362_;
  wire _0363_;
  wire _0364_;
  wire _0365_;
  wire _0366_;
  wire _0367_;
  wire _0368_;
  wire _0369_;
  wire _0370_;
  wire _0371_;
  wire _0372_;
  wire _0373_;
  wire _0374_;
  wire _0375_;
  wire _0376_;
  wire _0377_;
  wire _0378_;
  wire _0379_;
  wire _0380_;
  wire _0381_;
  wire _0382_;
  wire _0383_;
  wire _0384_;
  wire _0385_;
  wire _0386_;
  wire _0387_;
  wire _0388_;
  wire _0389_;
  wire _0390_;
  wire _0391_;
  wire _0392_;
  wire _0393_;
  wire _0394_;
  wire _0395_;
  wire _0396_;
  wire _0397_;
  wire _0398_;
  wire _0399_;
  wire _0400_;
  wire _0401_;
  wire _0402_;
  wire _0403_;
  wire _0404_;
  wire _0405_;
  wire _0406_;
  wire _0407_;
  wire _0408_;
  wire _0409_;
  wire _0410_;
  wire _0411_;
  wire _0412_;
  wire _0413_;
  wire _0414_;
  wire _0415_;
  wire _0416_;
  wire _0417_;
  wire _0418_;
  wire _0419_;
  wire _0420_;
  wire _0421_;
  wire _0422_;
  wire _0423_;
  wire _0424_;
  wire _0425_;
  wire _0426_;
  wire _0427_;
  wire _0428_;
  wire _0429_;
  wire _0430_;
  wire _0431_;
  wire _0432_;
  wire _0433_;
  wire _0434_;
  wire _0435_;
  wire _0436_;
  wire _0437_;
  wire _0438_;
  wire _0439_;
  wire _0440_;
  wire _0441_;
  wire _0442_;
  wire _0443_;
  wire _0444_;
  wire _0445_;
  wire _0446_;
  wire _0447_;
  wire _0448_;
  wire _0449_;
  wire _0450_;
  wire _0451_;
  wire _0452_;
  wire _0453_;
  wire _0454_;
  wire _0455_;
  wire _0456_;
  wire _0457_;
  wire _0458_;
  wire _0459_;
  wire _0460_;
  wire _0461_;
  wire _0462_;
  wire _0463_;
  wire _0464_;
  wire _0465_;
  wire _0466_;
  wire _0467_;
  wire _0468_;
  wire _0469_;
  wire _0470_;
  wire _0471_;
  wire _0472_;
  wire _0473_;
  wire _0474_;
  wire _0475_;
  wire _0476_;
  wire _0477_;
  wire _0478_;
  wire _0479_;
  wire _0480_;
  wire _0481_;
  wire _0482_;
  wire _0483_;
  wire _0484_;
  wire _0485_;
  wire _0486_;
  wire _0487_;
  wire _0488_;
  wire _0489_;
  wire _0490_;
  wire _0491_;
  wire _0492_;
  wire _0493_;
  wire _0494_;
  wire _0495_;
  wire _0496_;
  wire _0497_;
  wire _0498_;
  wire _0499_;
  wire _0500_;
  wire _0501_;
  wire _0502_;
  wire _0503_;
  wire _0504_;
  wire _0505_;
  wire _0506_;
  wire _0507_;
  wire _0508_;
  wire _0509_;
  wire _0510_;
  wire _0511_;
  wire _0512_;
  wire _0513_;
  wire _0514_;
  wire _0515_;
  wire _0516_;
  wire _0517_;
  wire _0518_;
  wire _0519_;
  wire _0520_;
  wire _0521_;
  wire _0522_;
  wire _0523_;
  wire _0524_;
  wire _0525_;
  wire _0526_;
  wire _0527_;
  wire _0528_;
  wire _0529_;
  wire _0530_;
  wire _0531_;
  wire _0532_;
  wire _0533_;
  wire _0534_;
  wire _0535_;
  wire _0536_;
  wire _0537_;
  wire _0538_;
  wire _0539_;
  wire _0540_;
  wire _0541_;
  wire _0542_;
  wire _0543_;
  wire _0544_;
  wire _0545_;
  wire _0546_;
  wire _0547_;
  wire _0548_;
  wire _0549_;
  wire _0550_;
  wire _0551_;
  wire _0552_;
  wire _0553_;
  wire _0554_;
  wire _0555_;
  wire _0556_;
  wire _0557_;
  wire _0558_;
  wire _0559_;
  wire _0560_;
  wire _0561_;
  wire _0562_;
  wire _0563_;
  wire _0564_;
  wire _0565_;
  wire _0566_;
  wire _0567_;
  wire _0568_;
  wire _0569_;
  wire _0570_;
  wire _0571_;
  wire _0572_;
  wire _0573_;
  wire _0574_;
  wire _0575_;
  wire _0576_;
  wire _0577_;
  wire _0578_;
  wire _0579_;
  wire _0580_;
  wire _0581_;
  wire _0582_;
  wire _0583_;
  wire _0584_;
  wire _0585_;
  wire _0586_;
  wire _0587_;
  wire _0588_;
  wire _0589_;
  wire _0590_;
  wire _0591_;
  wire _0592_;
  wire _0593_;
  wire _0594_;
  wire _0595_;
  wire _0596_;
  wire _0597_;
  wire _0598_;
  wire _0599_;
  wire _0600_;
  wire _0601_;
  wire _0602_;
  wire _0603_;
  wire _0604_;
  wire _0605_;
  wire _0606_;
  wire _0607_;
  wire _0608_;
  wire _0609_;
  wire _0610_;
  wire _0611_;
  wire _0612_;
  wire _0613_;
  wire _0614_;
  wire _0615_;
  wire _0616_;
  wire _0617_;
  wire _0618_;
  wire _0619_;
  wire _0620_;
  wire _0621_;
  wire _0622_;
  wire _0623_;
  wire _0624_;
  wire _0625_;
  wire _0626_;
  wire _0627_;
  wire _0628_;
  wire _0629_;
  wire _0630_;
  wire _0631_;
  wire _0632_;
  wire _0633_;
  wire _0634_;
  wire _0635_;
  wire _0636_;
  wire _0637_;
  wire _0638_;
  wire _0639_;
  wire _0640_;
  wire _0641_;
  wire _0642_;
  wire _0643_;
  wire _0644_;
  wire _0645_;
  wire _0646_;
  wire _0647_;
  wire _0648_;
  wire _0649_;
  wire _0650_;
  wire _0651_;
  wire _0652_;
  wire _0653_;
  wire _0654_;
  wire _0655_;
  wire _0656_;
  wire _0657_;
  wire _0658_;
  wire _0659_;
  wire _0660_;
  wire _0661_;
  wire _0662_;
  wire _0663_;
  wire _0664_;
  wire _0665_;
  wire _0666_;
  wire _0667_;
  wire _0668_;
  wire _0669_;
  wire _0670_;
  wire _0671_;
  wire _0672_;
  wire _0673_;
  wire _0674_;
  wire _0675_;
  wire _0676_;
  wire _0677_;
  wire _0678_;
  wire _0679_;
  wire _0680_;
  wire _0681_;
  wire _0682_;
  wire _0683_;
  wire _0684_;
  wire _0685_;
  wire _0686_;
  wire _0687_;
  wire _0688_;
  wire _0689_;
  wire _0690_;
  wire _0691_;
  wire _0692_;
  wire _0693_;
  wire _0694_;
  wire _0695_;
  wire _0696_;
  wire _0697_;
  wire _0698_;
  wire _0699_;
  wire _0700_;
  wire _0701_;
  wire _0702_;
  wire _0703_;
  wire _0704_;
  wire _0705_;
  wire _0706_;
  wire _0707_;
  wire _0708_;
  wire _0709_;
  wire _0710_;
  wire _0711_;
  wire _0712_;
  wire _0713_;
  wire _0714_;
  wire _0715_;
  wire _0716_;
  wire _0717_;
  wire _0718_;
  wire _0719_;
  wire _0720_;
  wire _0721_;
  wire _0722_;
  wire _0723_;
  wire _0724_;
  wire _0725_;
  wire _0726_;
  wire _0727_;
  wire _0728_;
  wire _0729_;
  wire _0730_;
  wire _0731_;
  wire _0732_;
  wire _0733_;
  wire _0734_;
  wire _0735_;
  wire _0736_;
  wire _0737_;
  wire _0738_;
  wire _0739_;
  wire _0740_;
  wire _0741_;
  wire _0742_;
  wire _0743_;
  wire _0744_;
  wire _0745_;
  wire _0746_;
  wire _0747_;
  wire _0748_;
  wire _0749_;
  wire _0750_;
  wire _0751_;
  wire _0752_;
  wire _0753_;
  wire _0754_;
  wire _0755_;
  wire _0756_;
  wire _0757_;
  wire _0758_;
  wire _0759_;
  wire _0760_;
  wire _0761_;
  wire _0762_;
  wire _0763_;
  wire _0764_;
  wire _0765_;
  wire _0766_;
  wire _0767_;
  wire _0768_;
  wire _0769_;
  wire _0770_;
  wire _0771_;
  wire _0772_;
  wire _0773_;
  wire _0774_;
  wire _0775_;
  wire _0776_;
  wire _0777_;
  wire _0778_;
  wire _0779_;
  wire _0780_;
  wire _0781_;
  wire _0782_;
  wire _0783_;
  wire _0784_;
  wire _0785_;
  wire _0786_;
  wire _0787_;
  wire _0788_;
  wire _0789_;
  wire _0790_;
  wire _0791_;
  wire _0792_;
  wire _0793_;
  wire _0794_;
  wire _0795_;
  wire _0796_;
  wire _0797_;
  wire _0798_;
  wire _0799_;
  wire _0800_;
  wire _0801_;
  wire _0802_;
  wire _0803_;
  wire _0804_;
  wire _0805_;
  wire _0806_;
  wire _0807_;
  wire _0808_;
  wire _0809_;
  wire _0810_;
  wire _0811_;
  wire _0812_;
  wire _0813_;
  wire _0814_;
  wire _0815_;
  wire _0816_;
  wire _0817_;
  wire _0818_;
  wire _0819_;
  wire _0820_;
  wire _0821_;
  wire _0822_;
  wire _0823_;
  wire _0824_;
  wire _0825_;
  wire _0826_;
  wire _0827_;
  wire _0828_;
  wire _0829_;
  wire _0830_;
  wire _0831_;
  wire _0832_;
  wire _0833_;
  wire _0834_;
  wire _0835_;
  wire _0836_;
  wire _0837_;
  wire _0838_;
  wire _0839_;
  wire _0840_;
  wire _0841_;
  wire _0842_;
  wire _0843_;
  wire _0844_;
  wire _0845_;
  wire _0846_;
  wire _0847_;
  wire _0848_;
  wire _0849_;
  wire _0850_;
  wire _0851_;
  wire _0852_;
  wire _0853_;
  wire _0854_;
  wire _0855_;
  wire _0856_;
  wire _0857_;
  wire _0858_;
  wire _0859_;
  wire _0860_;
  wire _0861_;
  wire _0862_;
  wire _0863_;
  wire _0864_;
  wire _0865_;
  wire _0866_;
  wire _0867_;
  wire _0868_;
  wire _0869_;
  wire _0870_;
  wire _0871_;
  wire _0872_;
  wire _0873_;
  wire _0874_;
  wire _0875_;
  wire _0876_;
  wire _0877_;
  wire _0878_;
  wire _0879_;
  wire _0880_;
  wire _0881_;
  wire _0882_;
  wire _0883_;
  wire _0884_;
  wire _0885_;
  wire _0886_;
  wire _0887_;
  wire _0888_;
  wire _0889_;
  wire _0890_;
  wire _0891_;
  wire _0892_;
  wire _0893_;
  wire _0894_;
  wire _0895_;
  wire _0896_;
  wire _0897_;
  wire _0898_;
  wire _0899_;
  wire _0900_;
  wire _0901_;
  wire _0902_;
  wire _0903_;
  wire _0904_;
  wire _0905_;
  wire _0906_;
  wire _0907_;
  wire _0908_;
  wire _0909_;
  wire _0910_;
  wire _0911_;
  wire _0912_;
  wire _0913_;
  wire _0914_;
  wire _0915_;
  wire _0916_;
  wire _0917_;
  wire _0918_;
  wire _0919_;
  wire _0920_;
  wire _0921_;
  wire _0922_;
  wire _0923_;
  wire _0924_;
  wire _0925_;
  wire _0926_;
  wire _0927_;
  wire _0928_;
  wire _0929_;
  wire _0930_;
  wire [14:0] _0931_;
  wire [13:0] _0932_;
  wire [14:0] _0933_;
  wire [13:0] _0934_;
  input clk_i;
  wire clk_i;
  output dma_ack_o;
  wire dma_ack_o;
  input dma_nd_i;
  wire dma_nd_i;
  input dma_req_i;
  wire dma_req_i;
  input dma_rest_i;
  wire dma_rest_i;
  wire [31:0] \dma_top.ch0_csr ;
  wire [31:0] \dma_top.ch0_txsz ;
  wire \dma_top.de_ack ;
  wire [31:0] \dma_top.de_csr ;
  wire \dma_top.dma_err ;
  wire \dma_top.mast0_drdy ;
  wire [31:0] \dma_top.mast1_dout ;
  wire \dma_top.mast1_drdy ;
  wire [31:0] \dma_top.slv0_adr ;
  wire [31:0] \dma_top.slv0_dout ;
  wire \dma_top.u0.csr_we ;
  wire \dma_top.u0.int_maska_we ;
  wire \dma_top.u0.int_maskb_we ;
  wire [31:0] \dma_top.u0.int_srca ;
  wire [31:0] \dma_top.u0.int_srcb ;
  wire \dma_top.u0.u0.ch_csr_we ;
  wire \dma_top.u0.u0.ch_done ;
  wire \dma_top.u0.u0.ch_done_we ;
  wire \dma_top.u0.u0.ch_enable ;
  wire \dma_top.u0.u0.ch_err ;
  wire \dma_top.u0.u0.ch_sz_inf ;
  wire \dma_top.u0.u0.ch_txsz_we ;
  wire [29:0] \dma_top.u2.adr0_cnt ;
  wire [29:0] \dma_top.u2.adr0_cnt_next ;
  wire [29:0] \dma_top.u2.adr1_cnt ;
  wire [29:0] \dma_top.u2.adr1_cnt_next ;
  wire \dma_top.u2.read ;
  wire [16:0] \dma_top.u2.u0.out_r ;
  wire [16:0] \dma_top.u2.u1.out_r ;
  output inta_o;
  wire inta_o;
  output intb_o;
  wire intb_o;
  input rst_i;
  wire rst_i;
  input select_master;
  wire select_master;
  input select_slave;
  wire select_slave;
  input tm_wb_ack_i;
  wire tm_wb_ack_i;
  output [31:0] tm_wb_addr_o;
  wire [31:0] tm_wb_addr_o;
  output tm_wb_cyc_o;
  wire tm_wb_cyc_o;
  input tm_wb_err_i;
  wire tm_wb_err_i;
  input tm_wb_rty_i;
  wire tm_wb_rty_i;
  output [3:0] tm_wb_sel_o;
  wire [3:0] tm_wb_sel_o;
  output tm_wb_stb_o;
  wire tm_wb_stb_o;
  output tm_wb_we_o;
  wire tm_wb_we_o;
  input [31:0] tm_wbm_data_i;
  wire [31:0] tm_wbm_data_i;
  output [31:0] tm_wbm_data_o;
  wire [31:0] tm_wbm_data_o;
  output ts_wb_ack_o;
  wire ts_wb_ack_o;
  input [31:0] ts_wb_addr_i;
  wire [31:0] ts_wb_addr_i;
  input ts_wb_cyc_i;
  wire ts_wb_cyc_i;
  output ts_wb_err_o;
  wire ts_wb_err_o;
  output ts_wb_rty_o;
  wire ts_wb_rty_o;
  input [3:0] ts_wb_sel_i;
  wire [3:0] ts_wb_sel_i;
  input ts_wb_stb_i;
  wire ts_wb_stb_i;
  input ts_wb_we_i;
  wire ts_wb_we_i;
  input [31:0] ts_wbs_data_i;
  wire [31:0] ts_wbs_data_i;
  output [31:0] ts_wbs_data_o;
  wire [31:0] ts_wbs_data_o;
  dffsre _0935_ (
    .C(clk_i),
    .D(\dma_top.u0.u0.ch_done_we ),
    .E(_0083_),
    .Q(_0086_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _0936_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [0]),
    .E(\dma_top.u0.csr_we ),
    .Q(_0342_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _0937_ (
    .C(clk_i),
    .D(\dma_top.de_ack ),
    .E(_0008_),
    .Q(\dma_top.ch0_csr [22]),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _0938_ (
    .C(clk_i),
    .D(_0343_),
    .E(_0055_),
    .Q(_0351_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0939_ (
    .C(clk_i),
    .D(_0344_),
    .E(_0055_),
    .Q(_0352_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0940_ (
    .C(clk_i),
    .D(_0345_),
    .E(_0055_),
    .Q(_0353_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0941_ (
    .C(clk_i),
    .D(_0009_),
    .E(_0055_),
    .Q(_0354_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0942_ (
    .C(clk_i),
    .D(_0346_),
    .E(_0055_),
    .Q(_0355_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0943_ (
    .C(clk_i),
    .D(_0347_),
    .E(_0055_),
    .Q(_0356_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0944_ (
    .C(clk_i),
    .D(_0348_),
    .E(_0055_),
    .Q(_0357_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0945_ (
    .C(clk_i),
    .D(_0349_),
    .E(_0055_),
    .Q(_0358_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0946_ (
    .C(clk_i),
    .D(_0350_),
    .E(_0055_),
    .Q(_0359_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0947_ (
    .C(clk_i),
    .D(_0360_),
    .E(\dma_top.mast1_drdy ),
    .Q(_0140_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0948_ (
    .C(clk_i),
    .D(_0361_),
    .E(\dma_top.mast1_drdy ),
    .Q(_0150_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0949_ (
    .C(clk_i),
    .D(_0362_),
    .E(\dma_top.mast1_drdy ),
    .Q(_0149_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0950_ (
    .C(clk_i),
    .D(_0363_),
    .E(\dma_top.mast1_drdy ),
    .Q(\dma_top.mast1_dout [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0951_ (
    .C(clk_i),
    .D(_0364_),
    .E(\dma_top.mast1_drdy ),
    .Q(_0392_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0952_ (
    .C(clk_i),
    .D(_0365_),
    .E(\dma_top.mast1_drdy ),
    .Q(_0393_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0953_ (
    .C(clk_i),
    .D(_0366_),
    .E(\dma_top.mast1_drdy ),
    .Q(_0394_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0954_ (
    .C(clk_i),
    .D(_0367_),
    .E(\dma_top.mast1_drdy ),
    .Q(_0092_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0955_ (
    .C(clk_i),
    .D(_0368_),
    .E(\dma_top.mast1_drdy ),
    .Q(_0142_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0956_ (
    .C(clk_i),
    .D(_0369_),
    .E(\dma_top.mast1_drdy ),
    .Q(_0395_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0957_ (
    .C(clk_i),
    .D(_0370_),
    .E(\dma_top.mast1_drdy ),
    .Q(_0396_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0958_ (
    .C(clk_i),
    .D(_0371_),
    .E(\dma_top.mast1_drdy ),
    .Q(_0397_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0959_ (
    .C(clk_i),
    .D(_0372_),
    .E(\dma_top.mast1_drdy ),
    .Q(_0398_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0960_ (
    .C(clk_i),
    .D(_0373_),
    .E(\dma_top.mast1_drdy ),
    .Q(_0144_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0961_ (
    .C(clk_i),
    .D(_0374_),
    .E(\dma_top.mast1_drdy ),
    .Q(_0143_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0962_ (
    .C(clk_i),
    .D(_0375_),
    .E(\dma_top.mast1_drdy ),
    .Q(_0091_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0963_ (
    .C(clk_i),
    .D(_0376_),
    .E(\dma_top.mast1_drdy ),
    .Q(_0148_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0964_ (
    .C(clk_i),
    .D(_0377_),
    .E(\dma_top.mast1_drdy ),
    .Q(_0399_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0965_ (
    .C(clk_i),
    .D(_0378_),
    .E(\dma_top.mast1_drdy ),
    .Q(_0400_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0966_ (
    .C(clk_i),
    .D(_0379_),
    .E(\dma_top.mast1_drdy ),
    .Q(_0145_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0967_ (
    .C(clk_i),
    .D(_0380_),
    .E(\dma_top.mast1_drdy ),
    .Q(_0147_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0968_ (
    .C(clk_i),
    .D(_0381_),
    .E(\dma_top.mast1_drdy ),
    .Q(_0401_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0969_ (
    .C(clk_i),
    .D(_0382_),
    .E(\dma_top.mast1_drdy ),
    .Q(_0402_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0970_ (
    .C(clk_i),
    .D(_0383_),
    .E(\dma_top.mast1_drdy ),
    .Q(_0403_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0971_ (
    .C(clk_i),
    .D(_0384_),
    .E(\dma_top.mast1_drdy ),
    .Q(_0146_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0972_ (
    .C(clk_i),
    .D(_0385_),
    .E(\dma_top.mast1_drdy ),
    .Q(_0404_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0973_ (
    .C(clk_i),
    .D(_0386_),
    .E(\dma_top.mast1_drdy ),
    .Q(_0405_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0974_ (
    .C(clk_i),
    .D(_0387_),
    .E(\dma_top.mast1_drdy ),
    .Q(_0406_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0975_ (
    .C(clk_i),
    .D(_0388_),
    .E(\dma_top.mast1_drdy ),
    .Q(\dma_top.mast1_dout [18]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0976_ (
    .C(clk_i),
    .D(_0389_),
    .E(\dma_top.mast1_drdy ),
    .Q(_0141_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0977_ (
    .C(clk_i),
    .D(_0390_),
    .E(\dma_top.mast1_drdy ),
    .Q(_0407_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0978_ (
    .C(clk_i),
    .D(_0391_),
    .E(\dma_top.mast1_drdy ),
    .Q(_0408_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0979_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [6]),
    .E(\dma_top.u0.u0.ch_csr_we ),
    .Q(\dma_top.ch0_csr [6]),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _0980_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [7]),
    .E(\dma_top.u0.u0.ch_csr_we ),
    .Q(_0087_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _0981_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [14]),
    .E(\dma_top.u0.u0.ch_csr_we ),
    .Q(_0151_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _0982_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [13]),
    .E(\dma_top.u0.u0.ch_csr_we ),
    .Q(_0152_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _0983_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [16]),
    .E(\dma_top.u0.u0.ch_csr_we ),
    .Q(_0153_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _0984_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [19]),
    .E(\dma_top.u0.u0.ch_csr_we ),
    .Q(_0154_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _0985_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [8]),
    .E(\dma_top.u0.u0.ch_csr_we ),
    .Q(_0155_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _0986_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [18]),
    .E(\dma_top.u0.u0.ch_csr_we ),
    .Q(_0156_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _0987_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [17]),
    .E(\dma_top.u0.u0.ch_csr_we ),
    .Q(_0157_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _0988_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [15]),
    .E(\dma_top.u0.u0.ch_csr_we ),
    .Q(_0158_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _0989_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [5]),
    .E(\dma_top.u0.u0.ch_csr_we ),
    .Q(\dma_top.ch0_csr [5]),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _0990_ (
    .C(clk_i),
    .D(_0161_),
    .E(_0030_),
    .Q(_0175_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0991_ (
    .C(clk_i),
    .D(_0159_),
    .E(_0030_),
    .Q(_0173_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0992_ (
    .C(clk_i),
    .D(_0160_),
    .E(_0030_),
    .Q(_0089_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0993_ (
    .C(clk_i),
    .D(_0170_),
    .E(_0030_),
    .Q(_0193_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0994_ (
    .C(clk_i),
    .D(_0166_),
    .E(_0030_),
    .Q(_0188_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0995_ (
    .C(clk_i),
    .D(_0409_),
    .E(_0030_),
    .Q(_0174_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0996_ (
    .C(clk_i),
    .D(_0410_),
    .E(_0030_),
    .Q(_0088_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0997_ (
    .C(clk_i),
    .D(_0411_),
    .E(_0030_),
    .Q(_0186_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0998_ (
    .C(clk_i),
    .D(_0412_),
    .E(_0030_),
    .Q(_0176_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0999_ (
    .C(clk_i),
    .D(_0169_),
    .E(_0030_),
    .Q(_0192_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1000_ (
    .C(clk_i),
    .D(_0168_),
    .E(_0030_),
    .Q(_0191_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1001_ (
    .C(clk_i),
    .D(_0413_),
    .E(_0030_),
    .Q(_0190_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1002_ (
    .C(clk_i),
    .D(_0171_),
    .E(_0030_),
    .Q(_0194_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1003_ (
    .C(clk_i),
    .D(_0162_),
    .E(_0030_),
    .Q(_0090_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1004_ (
    .C(clk_i),
    .D(_0414_),
    .E(_0030_),
    .Q(_0187_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1005_ (
    .C(clk_i),
    .D(_0415_),
    .E(_0030_),
    .Q(_0177_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1006_ (
    .C(clk_i),
    .D(_0416_),
    .E(_0030_),
    .Q(_0178_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1007_ (
    .C(clk_i),
    .D(_0163_),
    .E(_0030_),
    .Q(_0179_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1008_ (
    .C(clk_i),
    .D(_0417_),
    .E(_0030_),
    .Q(_0180_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1009_ (
    .C(clk_i),
    .D(_0418_),
    .E(_0030_),
    .Q(_0181_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1010_ (
    .C(clk_i),
    .D(_0164_),
    .E(_0030_),
    .Q(_0182_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1011_ (
    .C(clk_i),
    .D(_0172_),
    .E(_0030_),
    .Q(_0195_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1012_ (
    .C(clk_i),
    .D(_0167_),
    .E(_0030_),
    .Q(_0189_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1013_ (
    .C(clk_i),
    .D(_0419_),
    .E(_0030_),
    .Q(_0183_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1014_ (
    .C(clk_i),
    .D(_0420_),
    .E(_0030_),
    .Q(_0185_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1015_ (
    .C(clk_i),
    .D(_0165_),
    .E(_0030_),
    .Q(_0184_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1016_ (
    .C(clk_i),
    .D(_0421_),
    .E(_0030_),
    .Q(_0425_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1017_ (
    .C(clk_i),
    .D(_0422_),
    .E(_0030_),
    .Q(_0426_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1018_ (
    .C(clk_i),
    .D(_0423_),
    .E(_0030_),
    .Q(_0427_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1019_ (
    .C(clk_i),
    .D(_0424_),
    .E(_0030_),
    .Q(_0428_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1020_ (
    .C(clk_i),
    .D(\dma_top.dma_err ),
    .E(_0067_),
    .Q(\dma_top.u0.u0.ch_err ),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1021_ (
    .C(clk_i),
    .D(_0004_),
    .E(_0058_),
    .Q(_0431_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1022_ (
    .C(clk_i),
    .D(_0003_),
    .E(_0058_),
    .Q(_0432_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1023_ (
    .C(clk_i),
    .D(_0005_),
    .E(_0058_),
    .Q(_0199_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1024_ (
    .C(clk_i),
    .D(_0429_),
    .E(_0058_),
    .Q(_0200_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1025_ (
    .C(clk_i),
    .D(_0115_),
    .E(_0058_),
    .Q(_0201_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1026_ (
    .C(clk_i),
    .D(_0006_),
    .E(_0058_),
    .Q(_0202_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1027_ (
    .C(clk_i),
    .D(_0196_),
    .E(_0058_),
    .Q(_0203_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1028_ (
    .C(clk_i),
    .D(_0430_),
    .E(_0058_),
    .Q(_0204_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1029_ (
    .C(clk_i),
    .D(_0197_),
    .E(_0058_),
    .Q(_0205_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1030_ (
    .C(clk_i),
    .D(_0198_),
    .E(_0058_),
    .Q(_0206_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1031_ (
    .C(clk_i),
    .D(_0116_),
    .E(_0058_),
    .Q(_0207_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1032_ (
    .C(clk_i),
    .D(_0117_),
    .E(_0058_),
    .Q(_0208_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1033_ (
    .C(clk_i),
    .D(_0767_),
    .E(1'b1),
    .Q(_0433_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1034_ (
    .C(clk_i),
    .D(_0434_),
    .E(_0002_),
    .Q(_0238_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1035_ (
    .C(clk_i),
    .D(_0229_),
    .E(_0002_),
    .Q(_0119_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1036_ (
    .C(clk_i),
    .D(_0230_),
    .E(_0002_),
    .Q(_0121_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1037_ (
    .C(clk_i),
    .D(_0231_),
    .E(_0002_),
    .Q(_0239_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1038_ (
    .C(clk_i),
    .D(_0236_),
    .E(_0002_),
    .Q(_0118_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1039_ (
    .C(clk_i),
    .D(_0232_),
    .E(_0002_),
    .Q(_0240_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1040_ (
    .C(clk_i),
    .D(_0235_),
    .E(_0002_),
    .Q(_0007_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1041_ (
    .C(clk_i),
    .D(_0234_),
    .E(_0002_),
    .Q(_0241_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1042_ (
    .C(clk_i),
    .D(_0233_),
    .E(_0002_),
    .Q(_0120_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1043_ (
    .C(clk_i),
    .D(_0435_),
    .E(_0002_),
    .Q(_0242_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1044_ (
    .C(clk_i),
    .D(_0237_),
    .E(_0002_),
    .Q(_0243_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1045_ (
    .C(clk_i),
    .D(_0436_),
    .E(_0002_),
    .Q(_0437_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1046_ (
    .C(clk_i),
    .D(_0069_),
    .E(_0084_),
    .Q(\dma_top.ch0_csr [2]),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1047_ (
    .C(clk_i),
    .D(_0070_),
    .E(_0084_),
    .Q(_0244_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1048_ (
    .C(clk_i),
    .D(_0122_),
    .E(_0084_),
    .Q(_0124_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1049_ (
    .C(clk_i),
    .D(_0123_),
    .E(_0084_),
    .Q(_0125_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1050_ (
    .C(clk_i),
    .D(_0015_),
    .E(_0080_),
    .Q(_0107_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1051_ (
    .C(clk_i),
    .D(_0104_),
    .E(_0080_),
    .Q(_0112_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1052_ (
    .C(clk_i),
    .D(_0099_),
    .E(_0080_),
    .Q(\dma_top.u2.adr1_cnt [19]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1053_ (
    .C(clk_i),
    .D(_0098_),
    .E(_0080_),
    .Q(\dma_top.u2.adr1_cnt [21]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1054_ (
    .C(clk_i),
    .D(_0245_),
    .E(_0080_),
    .Q(\dma_top.u2.adr1_cnt [25]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1055_ (
    .C(clk_i),
    .D(_0093_),
    .E(_0080_),
    .Q(\dma_top.u2.adr1_cnt [24]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1056_ (
    .C(clk_i),
    .D(_0094_),
    .E(_0080_),
    .Q(\dma_top.u2.adr1_cnt [20]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1057_ (
    .C(clk_i),
    .D(_0438_),
    .E(_0080_),
    .Q(\dma_top.u2.adr1_cnt [29]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1058_ (
    .C(clk_i),
    .D(_0103_),
    .E(_0080_),
    .Q(_0111_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1059_ (
    .C(clk_i),
    .D(_0102_),
    .E(_0080_),
    .Q(_0110_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1060_ (
    .C(clk_i),
    .D(_0016_),
    .E(_0080_),
    .Q(_0246_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1061_ (
    .C(clk_i),
    .D(_0097_),
    .E(_0080_),
    .Q(\dma_top.u2.adr1_cnt [23]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1062_ (
    .C(clk_i),
    .D(_0106_),
    .E(_0080_),
    .Q(_0114_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1063_ (
    .C(clk_i),
    .D(_0439_),
    .E(_0080_),
    .Q(\dma_top.u2.adr1_cnt [26]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1064_ (
    .C(clk_i),
    .D(_0440_),
    .E(_0080_),
    .Q(_0108_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1065_ (
    .C(clk_i),
    .D(_0101_),
    .E(_0080_),
    .Q(\dma_top.u2.adr1_cnt [14]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1066_ (
    .C(clk_i),
    .D(_0017_),
    .E(_0080_),
    .Q(_0113_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1067_ (
    .C(clk_i),
    .D(_0105_),
    .E(_0080_),
    .Q(_0450_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1068_ (
    .C(clk_i),
    .D(_0100_),
    .E(_0080_),
    .Q(_0109_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1069_ (
    .C(clk_i),
    .D(_0441_),
    .E(_0080_),
    .Q(\dma_top.u2.adr1_cnt [27]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1070_ (
    .C(clk_i),
    .D(_0095_),
    .E(_0080_),
    .Q(\dma_top.u2.adr1_cnt [15]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1071_ (
    .C(clk_i),
    .D(_0442_),
    .E(_0080_),
    .Q(\dma_top.u2.adr1_cnt [13]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1072_ (
    .C(clk_i),
    .D(_0443_),
    .E(_0080_),
    .Q(_0247_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1073_ (
    .C(clk_i),
    .D(_0096_),
    .E(_0080_),
    .Q(_0248_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1074_ (
    .C(clk_i),
    .D(_0444_),
    .E(_0080_),
    .Q(\dma_top.u2.adr1_cnt [17]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1075_ (
    .C(clk_i),
    .D(_0445_),
    .E(_0080_),
    .Q(\dma_top.u2.adr1_cnt [18]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1076_ (
    .C(clk_i),
    .D(_0446_),
    .E(_0080_),
    .Q(_0451_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1077_ (
    .C(clk_i),
    .D(_0447_),
    .E(_0080_),
    .Q(_0452_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1078_ (
    .C(clk_i),
    .D(_0448_),
    .E(_0080_),
    .Q(_0453_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1079_ (
    .C(clk_i),
    .D(_0449_),
    .E(_0080_),
    .Q(\dma_top.u2.adr1_cnt [22]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1080_ (
    .C(clk_i),
    .D(_0768_),
    .E(1'b1),
    .Q(_0454_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1081_ (
    .C(clk_i),
    .D(_0769_),
    .E(1'b1),
    .Q(_0455_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1082_ (
    .C(clk_i),
    .D(_0770_),
    .E(1'b1),
    .Q(_0456_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1083_ (
    .C(clk_i),
    .D(_0771_),
    .E(1'b1),
    .Q(_0457_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1084_ (
    .C(clk_i),
    .D(_0772_),
    .E(1'b1),
    .Q(_0458_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1085_ (
    .C(clk_i),
    .D(_0773_),
    .E(1'b1),
    .Q(_0459_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1086_ (
    .C(clk_i),
    .D(_0774_),
    .E(1'b1),
    .Q(_0460_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1087_ (
    .C(clk_i),
    .D(_0775_),
    .E(1'b1),
    .Q(_0461_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1088_ (
    .C(clk_i),
    .D(_0776_),
    .E(1'b1),
    .Q(_0462_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1089_ (
    .C(clk_i),
    .D(_0777_),
    .E(1'b1),
    .Q(_0463_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1090_ (
    .C(clk_i),
    .D(_0778_),
    .E(1'b1),
    .Q(_0464_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1091_ (
    .C(clk_i),
    .D(_0779_),
    .E(1'b1),
    .Q(_0465_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1092_ (
    .C(clk_i),
    .D(_0780_),
    .E(1'b1),
    .Q(_0466_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1093_ (
    .C(clk_i),
    .D(_0781_),
    .E(1'b1),
    .Q(_0467_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1094_ (
    .C(clk_i),
    .D(_0782_),
    .E(1'b1),
    .Q(_0468_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1095_ (
    .C(clk_i),
    .D(_0783_),
    .E(1'b1),
    .Q(_0469_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1096_ (
    .C(clk_i),
    .D(_0784_),
    .E(1'b1),
    .Q(_0470_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1097_ (
    .C(clk_i),
    .D(_0785_),
    .E(1'b1),
    .Q(_0471_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1098_ (
    .C(clk_i),
    .D(_0786_),
    .E(1'b1),
    .Q(_0472_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1099_ (
    .C(clk_i),
    .D(_0787_),
    .E(1'b1),
    .Q(_0473_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1100_ (
    .C(clk_i),
    .D(_0788_),
    .E(1'b1),
    .Q(_0474_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1101_ (
    .C(clk_i),
    .D(_0789_),
    .E(1'b1),
    .Q(_0475_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1102_ (
    .C(clk_i),
    .D(_0790_),
    .E(1'b1),
    .Q(_0476_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1103_ (
    .C(clk_i),
    .D(_0791_),
    .E(1'b1),
    .Q(_0477_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1104_ (
    .C(clk_i),
    .D(_0792_),
    .E(1'b1),
    .Q(_0478_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1105_ (
    .C(clk_i),
    .D(_0793_),
    .E(1'b1),
    .Q(_0479_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1106_ (
    .C(clk_i),
    .D(_0794_),
    .E(1'b1),
    .Q(_0480_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1107_ (
    .C(clk_i),
    .D(_0795_),
    .E(1'b1),
    .Q(_0481_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1108_ (
    .C(clk_i),
    .D(_0796_),
    .E(1'b1),
    .Q(_0482_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1109_ (
    .C(clk_i),
    .D(_0797_),
    .E(1'b1),
    .Q(_0483_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1110_ (
    .C(clk_i),
    .D(_0798_),
    .E(1'b1),
    .Q(_0484_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1111_ (
    .C(clk_i),
    .D(_0485_),
    .E(_0056_),
    .Q(_0496_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1112_ (
    .C(clk_i),
    .D(_0486_),
    .E(_0056_),
    .Q(_0497_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1113_ (
    .C(clk_i),
    .D(_0487_),
    .E(_0056_),
    .Q(_0498_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1114_ (
    .C(clk_i),
    .D(_0488_),
    .E(_0056_),
    .Q(_0499_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1115_ (
    .C(clk_i),
    .D(_0489_),
    .E(_0056_),
    .Q(_0500_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1116_ (
    .C(clk_i),
    .D(_0490_),
    .E(_0056_),
    .Q(_0501_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1117_ (
    .C(clk_i),
    .D(_0491_),
    .E(_0056_),
    .Q(_0502_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1118_ (
    .C(clk_i),
    .D(_0492_),
    .E(_0056_),
    .Q(_0503_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1119_ (
    .C(clk_i),
    .D(_0493_),
    .E(_0056_),
    .Q(_0078_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1120_ (
    .C(clk_i),
    .D(_0494_),
    .E(_0056_),
    .Q(_0504_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1121_ (
    .C(clk_i),
    .D(_0495_),
    .E(_0056_),
    .Q(_0057_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1122_ (
    .C(clk_i),
    .D(_0505_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0061_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1123_ (
    .C(clk_i),
    .D(_0506_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0060_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1124_ (
    .C(clk_i),
    .D(_0507_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0059_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1125_ (
    .C(clk_i),
    .D(_0508_),
    .E(\dma_top.mast0_drdy ),
    .Q(\dma_top.de_csr [11]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1126_ (
    .C(clk_i),
    .D(_0509_),
    .E(\dma_top.mast0_drdy ),
    .Q(\dma_top.de_csr [10]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1127_ (
    .C(clk_i),
    .D(_0510_),
    .E(\dma_top.mast0_drdy ),
    .Q(\dma_top.de_csr [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1128_ (
    .C(clk_i),
    .D(_0511_),
    .E(\dma_top.mast0_drdy ),
    .Q(\dma_top.de_csr [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1129_ (
    .C(clk_i),
    .D(_0512_),
    .E(\dma_top.mast0_drdy ),
    .Q(\dma_top.de_csr [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1130_ (
    .C(clk_i),
    .D(_0513_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0249_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1131_ (
    .C(clk_i),
    .D(_0514_),
    .E(\dma_top.mast0_drdy ),
    .Q(\dma_top.de_csr [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1132_ (
    .C(clk_i),
    .D(_0515_),
    .E(\dma_top.mast0_drdy ),
    .Q(\dma_top.de_csr [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1133_ (
    .C(clk_i),
    .D(_0516_),
    .E(\dma_top.mast0_drdy ),
    .Q(\dma_top.de_csr [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1134_ (
    .C(clk_i),
    .D(_0517_),
    .E(\dma_top.mast0_drdy ),
    .Q(\dma_top.de_csr [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1135_ (
    .C(clk_i),
    .D(_0518_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0537_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1136_ (
    .C(clk_i),
    .D(_0519_),
    .E(\dma_top.mast0_drdy ),
    .Q(\dma_top.de_csr [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1137_ (
    .C(clk_i),
    .D(_0520_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0538_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1138_ (
    .C(clk_i),
    .D(_0521_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0066_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1139_ (
    .C(clk_i),
    .D(_0522_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0539_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1140_ (
    .C(clk_i),
    .D(_0523_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0065_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1141_ (
    .C(clk_i),
    .D(_0524_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0540_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1142_ (
    .C(clk_i),
    .D(_0525_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0541_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1143_ (
    .C(clk_i),
    .D(_0526_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0542_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1144_ (
    .C(clk_i),
    .D(_0527_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0064_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1145_ (
    .C(clk_i),
    .D(_0528_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0543_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1146_ (
    .C(clk_i),
    .D(_0529_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0544_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1147_ (
    .C(clk_i),
    .D(_0530_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0063_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1148_ (
    .C(clk_i),
    .D(_0531_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0062_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1149_ (
    .C(clk_i),
    .D(_0532_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0545_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1150_ (
    .C(clk_i),
    .D(_0533_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0126_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1151_ (
    .C(clk_i),
    .D(_0534_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0546_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1152_ (
    .C(clk_i),
    .D(_0535_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0547_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1153_ (
    .C(clk_i),
    .D(_0536_),
    .E(\dma_top.mast0_drdy ),
    .Q(_0548_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1154_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [4]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0220_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1155_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [24]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0210_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1156_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [22]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0211_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1157_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [26]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0212_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1158_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [12]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0218_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1159_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [21]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0213_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1160_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [3]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0228_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1161_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [25]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0222_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1162_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [10]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0214_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1163_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [28]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0215_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1164_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [15]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0224_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1165_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [8]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0216_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1166_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [18]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0223_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1167_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [5]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0227_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1168_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [11]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0217_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1169_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [2]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0219_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1170_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [23]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0221_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1171_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [1]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0226_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1172_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [0]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0225_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1173_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [9]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0549_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1174_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [30]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0550_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1175_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [6]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0551_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1176_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [14]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0552_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1177_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [13]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0553_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1178_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [20]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0554_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1179_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [29]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0555_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1180_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [27]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0556_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1181_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [7]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0557_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1182_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [16]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0558_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1183_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [19]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0559_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1184_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [17]),
    .E(\dma_top.u0.int_maskb_we ),
    .Q(_0560_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1185_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [23]),
    .E(\dma_top.u0.u0.ch_txsz_we ),
    .Q(_0013_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1186_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [21]),
    .E(\dma_top.u0.u0.ch_txsz_we ),
    .Q(_0011_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1187_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [19]),
    .E(\dma_top.u0.u0.ch_txsz_we ),
    .Q(\dma_top.ch0_txsz [19]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1188_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [17]),
    .E(\dma_top.u0.u0.ch_txsz_we ),
    .Q(\dma_top.ch0_txsz [17]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1189_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [15]),
    .E(\dma_top.u0.u0.ch_txsz_we ),
    .Q(\dma_top.u0.u0.ch_sz_inf ),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1190_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [25]),
    .E(\dma_top.u0.u0.ch_txsz_we ),
    .Q(_0277_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1191_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [22]),
    .E(\dma_top.u0.u0.ch_txsz_we ),
    .Q(_0012_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1192_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [20]),
    .E(\dma_top.u0.u0.ch_txsz_we ),
    .Q(_0278_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1193_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [18]),
    .E(\dma_top.u0.u0.ch_txsz_we ),
    .Q(\dma_top.ch0_txsz [18]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1194_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [16]),
    .E(\dma_top.u0.u0.ch_txsz_we ),
    .Q(_0010_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1195_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [24]),
    .E(\dma_top.u0.u0.ch_txsz_we ),
    .Q(_0279_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1196_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [26]),
    .E(\dma_top.u0.u0.ch_txsz_we ),
    .Q(_0280_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1197_ (
    .C(clk_i),
    .D(_0266_),
    .E(_0014_),
    .Q(_0275_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1198_ (
    .C(clk_i),
    .D(_0250_),
    .E(_0014_),
    .Q(_0029_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1199_ (
    .C(clk_i),
    .D(_0251_),
    .E(_0014_),
    .Q(_0028_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1200_ (
    .C(clk_i),
    .D(_0265_),
    .E(_0014_),
    .Q(_0273_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1201_ (
    .C(clk_i),
    .D(_0252_),
    .E(_0014_),
    .Q(_0027_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1202_ (
    .C(clk_i),
    .D(_0253_),
    .E(_0014_),
    .Q(_0026_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1203_ (
    .C(clk_i),
    .D(_0254_),
    .E(_0014_),
    .Q(_0025_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1204_ (
    .C(clk_i),
    .D(_0255_),
    .E(_0014_),
    .Q(_0019_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1205_ (
    .C(clk_i),
    .D(_0256_),
    .E(_0014_),
    .Q(_0023_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1206_ (
    .C(clk_i),
    .D(_0257_),
    .E(_0014_),
    .Q(_0021_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1207_ (
    .C(clk_i),
    .D(_0561_),
    .E(_0014_),
    .Q(_0268_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1208_ (
    .C(clk_i),
    .D(_0258_),
    .E(_0014_),
    .Q(_0022_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1209_ (
    .C(clk_i),
    .D(_0562_),
    .E(_0014_),
    .Q(_0269_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1210_ (
    .C(clk_i),
    .D(_0259_),
    .E(_0014_),
    .Q(_0270_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1211_ (
    .C(clk_i),
    .D(_0563_),
    .E(_0014_),
    .Q(_0274_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1212_ (
    .C(clk_i),
    .D(_0260_),
    .E(_0014_),
    .Q(_0024_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1213_ (
    .C(clk_i),
    .D(_0262_),
    .E(_0014_),
    .Q(_0018_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1214_ (
    .C(clk_i),
    .D(_0564_),
    .E(_0014_),
    .Q(_0271_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1215_ (
    .C(clk_i),
    .D(_0267_),
    .E(_0014_),
    .Q(_0276_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1216_ (
    .C(clk_i),
    .D(_0565_),
    .E(_0014_),
    .Q(_0020_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1217_ (
    .C(clk_i),
    .D(_0264_),
    .E(_0014_),
    .Q(_0272_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1218_ (
    .C(clk_i),
    .D(_0566_),
    .E(_0014_),
    .Q(_0573_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1219_ (
    .C(clk_i),
    .D(_0263_),
    .E(_0014_),
    .Q(_0127_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1220_ (
    .C(clk_i),
    .D(_0261_),
    .E(_0014_),
    .Q(_0574_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1221_ (
    .C(clk_i),
    .D(_0567_),
    .E(_0014_),
    .Q(_0575_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1222_ (
    .C(clk_i),
    .D(_0568_),
    .E(_0014_),
    .Q(_0576_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1223_ (
    .C(clk_i),
    .D(_0569_),
    .E(_0014_),
    .Q(_0577_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1224_ (
    .C(clk_i),
    .D(_0570_),
    .E(_0014_),
    .Q(_0578_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1225_ (
    .C(clk_i),
    .D(_0571_),
    .E(_0014_),
    .Q(_0579_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1226_ (
    .C(clk_i),
    .D(_0572_),
    .E(_0014_),
    .Q(_0580_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1227_ (
    .C(clk_i),
    .D(_0799_),
    .E(1'b1),
    .Q(_0581_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1228_ (
    .C(clk_i),
    .D(_0800_),
    .E(1'b1),
    .Q(_0582_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1229_ (
    .C(clk_i),
    .D(_0801_),
    .E(1'b1),
    .Q(_0583_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1230_ (
    .C(clk_i),
    .D(_0802_),
    .E(1'b1),
    .Q(_0584_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1231_ (
    .C(clk_i),
    .D(_0803_),
    .E(1'b1),
    .Q(_0585_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1232_ (
    .C(clk_i),
    .D(_0804_),
    .E(1'b1),
    .Q(_0586_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1233_ (
    .C(clk_i),
    .D(_0805_),
    .E(1'b1),
    .Q(_0587_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1234_ (
    .C(clk_i),
    .D(_0806_),
    .E(1'b1),
    .Q(_0588_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1235_ (
    .C(clk_i),
    .D(_0807_),
    .E(1'b1),
    .Q(_0589_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1236_ (
    .C(clk_i),
    .D(_0808_),
    .E(1'b1),
    .Q(_0590_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1237_ (
    .C(clk_i),
    .D(_0809_),
    .E(1'b1),
    .Q(_0591_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1238_ (
    .C(clk_i),
    .D(_0810_),
    .E(1'b1),
    .Q(_0592_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1239_ (
    .C(clk_i),
    .D(_0811_),
    .E(1'b1),
    .Q(_0593_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1240_ (
    .C(clk_i),
    .D(_0812_),
    .E(1'b1),
    .Q(_0594_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1241_ (
    .C(clk_i),
    .D(_0813_),
    .E(1'b1),
    .Q(_0595_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1242_ (
    .C(clk_i),
    .D(_0814_),
    .E(1'b1),
    .Q(_0596_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1243_ (
    .C(clk_i),
    .D(_0815_),
    .E(1'b1),
    .Q(_0597_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1244_ (
    .C(clk_i),
    .D(_0816_),
    .E(1'b1),
    .Q(_0598_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1245_ (
    .C(clk_i),
    .D(_0817_),
    .E(1'b1),
    .Q(_0599_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1246_ (
    .C(clk_i),
    .D(_0818_),
    .E(1'b1),
    .Q(_0600_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1247_ (
    .C(clk_i),
    .D(_0819_),
    .E(1'b1),
    .Q(_0601_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1248_ (
    .C(clk_i),
    .D(_0820_),
    .E(1'b1),
    .Q(_0602_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1249_ (
    .C(clk_i),
    .D(_0821_),
    .E(1'b1),
    .Q(_0603_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1250_ (
    .C(clk_i),
    .D(_0822_),
    .E(1'b1),
    .Q(_0604_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1251_ (
    .C(clk_i),
    .D(_0823_),
    .E(1'b1),
    .Q(_0605_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1252_ (
    .C(clk_i),
    .D(_0824_),
    .E(1'b1),
    .Q(_0606_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1253_ (
    .C(clk_i),
    .D(_0825_),
    .E(1'b1),
    .Q(_0607_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1254_ (
    .C(clk_i),
    .D(_0826_),
    .E(1'b1),
    .Q(_0608_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1255_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [17]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0290_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1256_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [0]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0128_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1257_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [9]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0287_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1258_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [23]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0289_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1259_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [8]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0293_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1260_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [13]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0291_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1261_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [10]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0301_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1262_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [18]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0298_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1263_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [24]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0285_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1264_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [20]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0288_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1265_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [28]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0292_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1266_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [16]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0297_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1267_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [14]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0299_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1268_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [4]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0609_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1269_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [30]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0284_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1270_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [1]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0282_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1271_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [22]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0295_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1272_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [21]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0296_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1273_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [11]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0294_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1274_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [19]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0281_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1275_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [5]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0302_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1276_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [3]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0283_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1277_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [27]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0286_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1278_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [25]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0300_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1279_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [15]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0610_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1280_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [7]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0611_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1281_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [29]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0612_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1282_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [26]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0613_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1283_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [6]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0614_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1284_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [2]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0615_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1285_ (
    .C(clk_i),
    .D(\dma_top.slv0_dout [12]),
    .E(\dma_top.u0.int_maska_we ),
    .Q(_0616_),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1286_ (
    .C(clk_i),
    .D(_0072_),
    .E(1'b1),
    .Q(_0698_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1287_ (
    .C(clk_i),
    .D(_0617_),
    .E(1'b1),
    .Q(_0699_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1288_ (
    .C(clk_i),
    .D(_0618_),
    .E(1'b1),
    .Q(_0700_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1289_ (
    .C(clk_i),
    .D(_0619_),
    .E(1'b1),
    .Q(_0701_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1290_ (
    .C(clk_i),
    .D(_0304_),
    .E(1'b1),
    .Q(_0702_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1291_ (
    .C(clk_i),
    .D(_0209_),
    .E(1'b1),
    .Q(_0703_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1292_ (
    .C(clk_i),
    .D(_0305_),
    .E(1'b1),
    .Q(_0704_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1293_ (
    .C(clk_i),
    .D(_0620_),
    .E(1'b1),
    .Q(\dma_top.u2.u1.out_r [16]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1294_ (
    .C(clk_i),
    .D(_0621_),
    .E(1'b1),
    .Q(\dma_top.u2.adr0_cnt_next [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1295_ (
    .C(clk_i),
    .D(_0622_),
    .E(1'b1),
    .Q(\dma_top.u2.adr0_cnt_next [15]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1296_ (
    .C(clk_i),
    .D(_0306_),
    .E(1'b1),
    .Q(_0332_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1297_ (
    .C(clk_i),
    .D(_0307_),
    .E(1'b1),
    .Q(\dma_top.u2.adr1_cnt_next [12]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1298_ (
    .C(clk_i),
    .D(_0076_),
    .E(1'b1),
    .Q(\dma_top.u2.adr1_cnt_next [15]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1299_ (
    .C(clk_i),
    .D(_0623_),
    .E(1'b1),
    .Q(_0705_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1300_ (
    .C(clk_i),
    .D(\dma_top.u0.int_srca [0]),
    .E(1'b1),
    .Q(inta_o),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1301_ (
    .C(clk_i),
    .D(_0075_),
    .E(1'b1),
    .Q(\dma_top.u2.adr1_cnt_next [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1302_ (
    .C(clk_i),
    .D(_0624_),
    .E(1'b1),
    .Q(\dma_top.dma_err ),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1303_ (
    .C(clk_i),
    .D(_0625_),
    .E(1'b1),
    .Q(_0706_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1304_ (
    .C(clk_i),
    .D(_0308_),
    .E(1'b1),
    .Q(_0707_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1305_ (
    .C(clk_i),
    .D(_0626_),
    .E(1'b1),
    .Q(_0708_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1306_ (
    .C(clk_i),
    .D(_0077_),
    .E(1'b1),
    .Q(dma_ack_o),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1307_ (
    .C(clk_i),
    .D(_0627_),
    .E(1'b1),
    .Q(_0709_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1308_ (
    .C(clk_i),
    .D(_0628_),
    .E(1'b1),
    .Q(_0710_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1309_ (
    .C(clk_i),
    .D(_0453_),
    .E(1'b1),
    .Q(\dma_top.u2.adr1_cnt_next [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1310_ (
    .C(clk_i),
    .D(_0629_),
    .E(1'b1),
    .Q(_0711_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1311_ (
    .C(clk_i),
    .D(_0309_),
    .E(1'b1),
    .Q(\dma_top.u2.adr1_cnt_next [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1312_ (
    .C(clk_i),
    .D(_0630_),
    .E(1'b1),
    .Q(\dma_top.u2.adr0_cnt_next [13]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1313_ (
    .C(clk_i),
    .D(_0074_),
    .E(1'b1),
    .Q(\dma_top.u2.adr1_cnt_next [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1314_ (
    .C(clk_i),
    .D(_0310_),
    .E(1'b1),
    .Q(_0333_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1315_ (
    .C(clk_i),
    .D(_0311_),
    .E(1'b1),
    .Q(\dma_top.u2.adr0_cnt_next [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1316_ (
    .C(clk_i),
    .D(_0631_),
    .E(1'b1),
    .Q(\dma_top.u2.adr0_cnt_next [10]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1317_ (
    .C(clk_i),
    .D(_0632_),
    .E(1'b1),
    .Q(\dma_top.u2.adr1_cnt_next [13]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1318_ (
    .C(clk_i),
    .D(\dma_top.u0.int_srcb [0]),
    .E(1'b1),
    .Q(intb_o),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1319_ (
    .C(clk_i),
    .D(_0312_),
    .E(1'b1),
    .Q(_0712_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1320_ (
    .C(clk_i),
    .D(_0633_),
    .E(1'b1),
    .Q(_0713_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1321_ (
    .C(clk_i),
    .D(_0073_),
    .E(1'b1),
    .Q(\dma_top.u2.adr1_cnt_next [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1322_ (
    .C(clk_i),
    .D(_0634_),
    .E(1'b1),
    .Q(_0714_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1323_ (
    .C(clk_i),
    .D(_0051_),
    .E(1'b1),
    .Q(_0715_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1324_ (
    .C(clk_i),
    .D(_0044_),
    .E(1'b1),
    .Q(_0716_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1325_ (
    .C(clk_i),
    .D(_0046_),
    .E(1'b1),
    .Q(_0717_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1326_ (
    .C(clk_i),
    .D(_0054_),
    .E(1'b1),
    .Q(_0718_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1327_ (
    .C(clk_i),
    .D(_0313_),
    .E(1'b1),
    .Q(_0719_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1328_ (
    .C(clk_i),
    .D(_0314_),
    .E(1'b1),
    .Q(_0720_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1329_ (
    .C(clk_i),
    .D(_0315_),
    .E(1'b1),
    .Q(_0721_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1330_ (
    .C(clk_i),
    .D(_0316_),
    .E(1'b1),
    .Q(_0722_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1331_ (
    .C(clk_i),
    .D(_0317_),
    .E(1'b1),
    .Q(_0723_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1332_ (
    .C(clk_i),
    .D(_0047_),
    .E(1'b1),
    .Q(_0724_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1333_ (
    .C(clk_i),
    .D(_0318_),
    .E(1'b1),
    .Q(_0725_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1334_ (
    .C(clk_i),
    .D(_0635_),
    .E(1'b1),
    .Q(\dma_top.u2.adr0_cnt_next [14]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1335_ (
    .C(clk_i),
    .D(_0319_),
    .E(1'b1),
    .Q(_0334_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1336_ (
    .C(clk_i),
    .D(_0320_),
    .E(1'b1),
    .Q(_0335_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1337_ (
    .C(clk_i),
    .D(_0636_),
    .E(1'b1),
    .Q(\dma_top.u2.adr0_cnt_next [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1338_ (
    .C(clk_i),
    .D(_0637_),
    .E(1'b1),
    .Q(\dma_top.u2.adr0_cnt_next [11]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1339_ (
    .C(clk_i),
    .D(_0321_),
    .E(1'b1),
    .Q(\dma_top.u2.adr1_cnt_next [14]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1340_ (
    .C(clk_i),
    .D(_0638_),
    .E(1'b1),
    .Q(_0726_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1341_ (
    .C(clk_i),
    .D(_0322_),
    .E(1'b1),
    .Q(_0727_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1342_ (
    .C(clk_i),
    .D(_0323_),
    .E(1'b1),
    .Q(_0728_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1343_ (
    .C(clk_i),
    .D(_0324_),
    .E(1'b1),
    .Q(_0729_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1344_ (
    .C(clk_i),
    .D(_0325_),
    .E(1'b1),
    .Q(_0730_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1345_ (
    .C(clk_i),
    .D(_0071_),
    .E(1'b1),
    .Q(_0731_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1346_ (
    .C(clk_i),
    .D(\dma_top.mast0_drdy ),
    .E(1'b1),
    .Q(_0336_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1347_ (
    .C(clk_i),
    .D(\dma_top.u2.adr0_cnt [0]),
    .E(1'b1),
    .Q(_0337_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1348_ (
    .C(clk_i),
    .D(_0639_),
    .E(1'b1),
    .Q(_0338_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1349_ (
    .C(clk_i),
    .D(_0326_),
    .E(1'b1),
    .Q(\dma_top.u2.adr0_cnt_next [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1350_ (
    .C(clk_i),
    .D(_0327_),
    .E(1'b1),
    .Q(_0732_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1351_ (
    .C(clk_i),
    .D(_0328_),
    .E(1'b1),
    .Q(\dma_top.u2.adr0_cnt_next [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1352_ (
    .C(clk_i),
    .D(_0329_),
    .E(1'b1),
    .Q(\dma_top.u2.adr0_cnt_next [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1353_ (
    .C(clk_i),
    .D(_0330_),
    .E(1'b1),
    .Q(_0733_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1354_ (
    .C(clk_i),
    .D(_0331_),
    .E(1'b1),
    .Q(_0339_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1355_ (
    .C(clk_i),
    .D(_0640_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [18]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1356_ (
    .C(clk_i),
    .D(_0641_),
    .E(1'b1),
    .Q(\dma_top.u2.adr0_cnt_next [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1357_ (
    .C(clk_i),
    .D(_0642_),
    .E(1'b1),
    .Q(_0734_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1358_ (
    .C(clk_i),
    .D(_0643_),
    .E(1'b1),
    .Q(\dma_top.u2.adr0_cnt_next [12]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1359_ (
    .C(clk_i),
    .D(\dma_top.de_ack ),
    .E(1'b1),
    .Q(_0735_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1360_ (
    .C(clk_i),
    .D(_0045_),
    .E(1'b1),
    .Q(_0736_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1361_ (
    .C(clk_i),
    .D(_0644_),
    .E(1'b1),
    .Q(_0737_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1362_ (
    .C(clk_i),
    .D(_0645_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1363_ (
    .C(clk_i),
    .D(_0050_),
    .E(1'b1),
    .Q(_0738_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1364_ (
    .C(clk_i),
    .D(_0303_),
    .E(1'b1),
    .Q(\dma_top.u2.adr0_cnt_next [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1365_ (
    .C(clk_i),
    .D(_0646_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1366_ (
    .C(clk_i),
    .D(_0647_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [15]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1367_ (
    .C(clk_i),
    .D(_0648_),
    .E(1'b1),
    .Q(_0739_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1368_ (
    .C(clk_i),
    .D(_0649_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [17]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1369_ (
    .C(clk_i),
    .D(_0650_),
    .E(1'b1),
    .Q(_0740_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1370_ (
    .C(clk_i),
    .D(_0651_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [31]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1371_ (
    .C(clk_i),
    .D(_0652_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1372_ (
    .C(clk_i),
    .D(_0653_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [13]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1373_ (
    .C(clk_i),
    .D(_0654_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [16]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1374_ (
    .C(clk_i),
    .D(_0655_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [26]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1375_ (
    .C(clk_i),
    .D(_0656_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [30]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1376_ (
    .C(clk_i),
    .D(\dma_top.u2.read ),
    .E(1'b1),
    .Q(_0741_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1377_ (
    .C(clk_i),
    .D(_0657_),
    .E(1'b1),
    .Q(_0001_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1378_ (
    .C(clk_i),
    .D(_0658_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [27]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1379_ (
    .C(clk_i),
    .D(_0048_),
    .E(1'b1),
    .Q(_0742_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1380_ (
    .C(clk_i),
    .D(_0659_),
    .E(1'b1),
    .Q(_0743_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1381_ (
    .C(clk_i),
    .D(_0660_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [23]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1382_ (
    .C(clk_i),
    .D(_0661_),
    .E(1'b1),
    .Q(_0744_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1383_ (
    .C(clk_i),
    .D(_0662_),
    .E(1'b1),
    .Q(_0745_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1384_ (
    .C(clk_i),
    .D(_0663_),
    .E(1'b1),
    .Q(_0746_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1385_ (
    .C(clk_i),
    .D(_0664_),
    .E(1'b1),
    .Q(_0747_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1386_ (
    .C(clk_i),
    .D(_0049_),
    .E(1'b1),
    .Q(_0748_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1387_ (
    .C(clk_i),
    .D(_0665_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1388_ (
    .C(clk_i),
    .D(_0666_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [12]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1389_ (
    .C(clk_i),
    .D(_0667_),
    .E(1'b1),
    .Q(_0749_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1390_ (
    .C(clk_i),
    .D(_0668_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [29]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1391_ (
    .C(clk_i),
    .D(_0669_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [24]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1392_ (
    .C(clk_i),
    .D(_0670_),
    .E(1'b1),
    .Q(_0750_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1393_ (
    .C(clk_i),
    .D(_0671_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1394_ (
    .C(clk_i),
    .D(_0672_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [21]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1395_ (
    .C(clk_i),
    .D(_0673_),
    .E(1'b1),
    .Q(_0000_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1396_ (
    .C(clk_i),
    .D(_0674_),
    .E(1'b1),
    .Q(_0751_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1397_ (
    .C(clk_i),
    .D(_0675_),
    .E(1'b1),
    .Q(\dma_top.slv0_adr [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1398_ (
    .C(clk_i),
    .D(_0676_),
    .E(1'b1),
    .Q(_0752_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1399_ (
    .C(clk_i),
    .D(_0677_),
    .E(1'b1),
    .Q(_0753_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1400_ (
    .C(clk_i),
    .D(_0678_),
    .E(1'b1),
    .Q(\dma_top.u2.adr1_cnt_next [6]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1401_ (
    .C(clk_i),
    .D(_0679_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [14]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1402_ (
    .C(clk_i),
    .D(_0680_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [28]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1403_ (
    .C(clk_i),
    .D(_0681_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [11]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1404_ (
    .C(clk_i),
    .D(_0682_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [19]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1405_ (
    .C(clk_i),
    .D(_0683_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [25]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1406_ (
    .C(clk_i),
    .D(_0684_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [20]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1407_ (
    .C(clk_i),
    .D(_0685_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1408_ (
    .C(clk_i),
    .D(_0686_),
    .E(1'b1),
    .Q(_0754_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1409_ (
    .C(clk_i),
    .D(_0687_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1410_ (
    .C(clk_i),
    .D(_0688_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [22]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1411_ (
    .C(clk_i),
    .D(_0689_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1412_ (
    .C(clk_i),
    .D(_0690_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [8]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1413_ (
    .C(clk_i),
    .D(_0691_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [10]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1414_ (
    .C(clk_i),
    .D(_0692_),
    .E(1'b1),
    .Q(\dma_top.slv0_dout [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1415_ (
    .C(clk_i),
    .D(_0693_),
    .E(1'b1),
    .Q(\dma_top.u2.u0.out_r [16]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1416_ (
    .C(clk_i),
    .D(_0694_),
    .E(1'b1),
    .Q(_0755_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1417_ (
    .C(clk_i),
    .D(_0695_),
    .E(1'b1),
    .Q(_0756_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1418_ (
    .C(clk_i),
    .D(_0696_),
    .E(1'b1),
    .Q(_0757_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1419_ (
    .C(clk_i),
    .D(_0052_),
    .E(1'b1),
    .Q(_0758_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1420_ (
    .C(clk_i),
    .D(_0053_),
    .E(1'b1),
    .Q(_0759_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1421_ (
    .C(clk_i),
    .D(_0697_),
    .E(1'b1),
    .Q(_0760_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1422_ (
    .C(clk_i),
    .D(_0040_),
    .E(_0082_),
    .Q(\dma_top.u2.adr0_cnt [29]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1423_ (
    .C(clk_i),
    .D(_0032_),
    .E(_0082_),
    .Q(\dma_top.u2.adr0_cnt [10]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1424_ (
    .C(clk_i),
    .D(_0035_),
    .E(_0082_),
    .Q(\dma_top.u2.adr0_cnt [13]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1425_ (
    .C(clk_i),
    .D(_0034_),
    .E(_0082_),
    .Q(\dma_top.u2.adr0_cnt [12]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1426_ (
    .C(clk_i),
    .D(_0031_),
    .E(_0082_),
    .Q(\dma_top.u2.adr0_cnt [0]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1427_ (
    .C(clk_i),
    .D(_0039_),
    .E(_0082_),
    .Q(\dma_top.u2.adr0_cnt [1]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1428_ (
    .C(clk_i),
    .D(_0036_),
    .E(_0082_),
    .Q(\dma_top.u2.adr0_cnt [15]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1429_ (
    .C(clk_i),
    .D(_0038_),
    .E(_0082_),
    .Q(\dma_top.u2.adr0_cnt [19]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1430_ (
    .C(clk_i),
    .D(_0037_),
    .E(_0082_),
    .Q(\dma_top.u2.adr0_cnt [16]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1431_ (
    .C(clk_i),
    .D(_0129_),
    .E(_0082_),
    .Q(\dma_top.u2.adr0_cnt [28]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1432_ (
    .C(clk_i),
    .D(_0130_),
    .E(_0082_),
    .Q(\dma_top.u2.adr0_cnt [20]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1433_ (
    .C(clk_i),
    .D(_0131_),
    .E(_0082_),
    .Q(\dma_top.u2.adr0_cnt [17]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1434_ (
    .C(clk_i),
    .D(_0132_),
    .E(_0082_),
    .Q(\dma_top.u2.adr0_cnt [27]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1435_ (
    .C(clk_i),
    .D(_0133_),
    .E(_0082_),
    .Q(\dma_top.u2.adr0_cnt [24]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1436_ (
    .C(clk_i),
    .D(_0134_),
    .E(_0082_),
    .Q(\dma_top.u2.adr0_cnt [23]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1437_ (
    .C(clk_i),
    .D(_0135_),
    .E(_0082_),
    .Q(\dma_top.u2.adr0_cnt [21]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1438_ (
    .C(clk_i),
    .D(_0136_),
    .E(_0082_),
    .Q(\dma_top.u2.adr0_cnt [18]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1439_ (
    .C(clk_i),
    .D(_0137_),
    .E(_0082_),
    .Q(\dma_top.u2.adr0_cnt [22]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1440_ (
    .C(clk_i),
    .D(_0138_),
    .E(_0082_),
    .Q(\dma_top.u2.adr0_cnt [26]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1441_ (
    .C(clk_i),
    .D(_0139_),
    .E(_0082_),
    .Q(\dma_top.u2.adr0_cnt [25]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1442_ (
    .C(clk_i),
    .D(_0043_),
    .E(_0082_),
    .Q(\dma_top.u2.adr0_cnt [9]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1443_ (
    .C(clk_i),
    .D(_0042_),
    .E(_0082_),
    .Q(_0341_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1444_ (
    .C(clk_i),
    .D(_0033_),
    .E(_0082_),
    .Q(\dma_top.u2.adr0_cnt [11]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1445_ (
    .C(clk_i),
    .D(_0041_),
    .E(_0082_),
    .Q(\dma_top.u2.adr0_cnt [7]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1446_ (
    .C(clk_i),
    .D(_0340_),
    .E(_0082_),
    .Q(\dma_top.u2.adr0_cnt [14]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1447_ (
    .C(clk_i),
    .D(_0761_),
    .E(_0082_),
    .Q(\dma_top.u2.adr0_cnt [3]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1448_ (
    .C(clk_i),
    .D(_0762_),
    .E(_0082_),
    .Q(_0766_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1449_ (
    .C(clk_i),
    .D(_0763_),
    .E(_0082_),
    .Q(\dma_top.u2.adr0_cnt [5]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1450_ (
    .C(clk_i),
    .D(_0764_),
    .E(_0082_),
    .Q(\dma_top.u2.adr0_cnt [4]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1451_ (
    .C(clk_i),
    .D(_0765_),
    .E(_0082_),
    .Q(\dma_top.u2.adr0_cnt [2]),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _1452_ (
    .C(clk_i),
    .D(_0068_),
    .E(_0085_),
    .Q(\dma_top.u0.u0.ch_enable ),
    .R(_0930_),
    .S(1'b1)
  );
  dffsre _1453_ (
    .C(clk_i),
    .D(_0068_),
    .E(_0085_),
    .Q(\dma_top.u0.u0.ch_done ),
    .R(1'b1),
    .S(_0930_)
  );
  assign _0827_ = 4'b0001 >> { _0001_, _0000_ };
  assign _0828_ = 32'd16448512 >> { _0699_, _0743_, \dma_top.slv0_adr [2], _0176_, _0029_ };
  assign _0767_ = 8'b10000000 >> { _0828_, _0827_, _0709_ };
  assign _0829_ = 64'b0000000011111111110011001100110000001111000011110101010101010101 >> { _0743_, _0709_, _0174_, _0028_, _0550_, _0284_ };
  assign _0768_ = 64'b0000110100000010110100000000010000000000000000000000000000000000 >> { _0827_, _0743_, _0709_, _0699_, \dma_top.slv0_adr [2], _0829_ };
  assign _0830_ = 32'd4026593023 >> { _0743_, _0709_, _0183_, _0086_, _0699_ };
  assign _0831_ = 4'b0100 >> { _0709_, _0743_ };
  assign _0832_ = 64'b1111000000000000110000000000000010100000111100001111000011110000 >> { _0699_, \dma_top.slv0_adr [2], _0831_, _0827_, _0579_, _0011_ };
  assign _0769_ = 64'b1111110011110000111100000000101000000000000000000000000000000000 >> { _0832_, _0830_, \dma_top.slv0_adr [2], _0709_, _0296_, _0213_ };
  assign _0833_ = 64'b1111111100010001111100000000000000000000111111111111111100000000 >> { _0709_, \dma_top.slv0_adr [2], _0743_, _0184_, \dma_top.ch0_txsz [19], _0699_ };
  assign _0834_ = 64'b1111101000000000111111001111111100000000000000000000000000000000 >> { _0827_, _0699_, _0831_, \dma_top.slv0_adr [2], _0154_, _0023_ };
  assign _0770_ = 64'b1111110000001010000000001111000000000000000000000000000000000000 >> { _0834_, _0833_, _0743_, _0709_, _0559_, _0281_ };
  assign _0835_ = 64'b0000000011111111001100110011001111110000111100000101010101010101 >> { _0743_, _0709_, _0426_, _0278_, _0554_, _0288_ };
  assign _0836_ = 32'd4294705162 >> { _0699_, \dma_top.slv0_adr [2], _0743_, _0272_, \dma_top.u0.u0.ch_err  };
  assign _0771_ = 64'b0011000000010001111000011100000000000000000000000000000000000000 >> { _0827_, _0743_, \dma_top.slv0_adr [2], _0709_, _0836_, _0835_ };
  assign _0837_ = 4'b0100 >> { _0057_, _0504_ };
  assign _0838_ = 16'b0000000000000001 >> { _0500_, _0501_, _0502_, _0499_ };
  assign _0839_ = 32'd1 >> { _0503_, _0078_, _0496_, _0498_, _0497_ };
  assign _0840_ = 64'b0001000000010000111111110000000000000000000000000000000000000000 >> { _0837_, _0838_, _0839_, _0497_, _0503_, _0078_ };
  assign _0841_ = 4'b0001 >> { _0501_, _0840_ };
  assign _0842_ = 16'b0000011100000000 >> { _0841_, _0498_, _0503_, _0837_ };
  assign _0843_ = 32'd1073741824 >> { _0837_, _0842_, _0838_, _0496_, _0078_ };
  assign _0844_ = 64'b0000000000000000000001110111011100000111011101110000011101110111 >> { _0157_, \dma_top.u0.u0.ch_err , \dma_top.ch0_csr [22], _0154_, _0086_, _0156_ };
  assign _0845_ = 32'd4291620949 >> { _0709_, \dma_top.slv0_adr [2], _0844_, \dma_top.u0.u0.ch_enable , _0225_ };
  assign _0846_ = 16'b1010000011001111 >> { \dma_top.slv0_adr [2], _0709_, \dma_top.u0.u0.ch_enable , _0242_ };
  assign _0847_ = 64'b1111111111111111110011111100111100000000111111110000111101010101 >> { _0699_, _0709_, _0846_, _0225_, _0844_, _0128_ };
  assign _0848_ = 64'b0000000000000000000000001111111100010000000000001111111111111110 >> { _0743_, _0847_, _0845_, _0843_, _0699_, \dma_top.slv0_adr [2] };
  assign _0772_ = 4'b1000 >> { _0827_, _0848_ };
  assign _0849_ = 32'd861212671 >> { _0709_, \dma_top.slv0_adr [2], _0283_, _0241_, _0124_ };
  assign _0850_ = 32'd4037686271 >> { _0743_, _0709_, _0089_, _0578_, _0228_ };
  assign _0773_ = 64'b0000000000000011001100000101010100000000000000000000000000000000 >> { _0827_, _0699_, _0743_, _0850_, \dma_top.slv0_adr [2], _0849_ };
  assign _0851_ = 32'd251917823 >> { \dma_top.slv0_adr [2], _0743_, _0699_, _0614_, _0551_ };
  assign _0852_ = 64'b0000000011111111000000001111000011111111110011001111111110101010 >> { _0743_, \dma_top.slv0_adr [2], _0699_, _0193_, _0120_, \dma_top.ch0_csr [6] };
  assign _0774_ = 64'b1011111100000000000000110000001100000000000000000000000000000000 >> { _0827_, _0709_, _0852_, _0699_, _0851_, _0018_ };
  assign _0853_ = 8'b10100011 >> { _0743_, _0238_, _0190_ };
  assign _0854_ = 64'b0000000011110000000011111111111111111111010101010011001111111111 >> { _0709_, \dma_top.slv0_adr [2], _0743_, _0853_, _0549_, _0287_ };
  assign _0775_ = 64'b1110111000000000000011110000111100000000000000000000000000000000 >> { _0827_, _0699_, _0831_, _0854_, _0020_, \dma_top.slv0_adr [2] };
  assign _0855_ = 16'b0000001100000101 >> { _0743_, \dma_top.slv0_adr [2], _0188_, _0022_ };
  assign _0856_ = 64'b0000000011111111111111110101010100000000001100110000111111111111 >> { \dma_top.slv0_adr [2], _0743_, _0709_, \dma_top.u0.u0.ch_err , _0218_, _0616_ };
  assign _0776_ = 64'b0001000000010000000000000111111100000000000000000000000000000000 >> { _0827_, _0699_, _0856_, _0709_, _0743_, _0855_ };
  assign _0857_ = 8'b10101100 >> { \dma_top.slv0_adr [2], _0428_, _0610_ };
  assign _0858_ = 64'b0000000000001111111111110101010111111111001100110000111111111111 >> { _0743_, _0709_, \dma_top.slv0_adr [2], _0857_, _0158_, _0224_ };
  assign _0859_ = 32'd4206886912 >> { _0831_, \dma_top.slv0_adr [2], _0699_, _0273_, \dma_top.u0.u0.ch_sz_inf  };
  assign _0777_ = 16'b1111000100000000 >> { _0827_, _0859_, _0699_, _0858_ };
  assign _0860_ = 64'b0000000011111111001100110011001100001111000011110101010101010101 >> { _0743_, _0709_, _0173_, _0027_, _0555_, _0612_ };
  assign _0778_ = 64'b0000000011000101110001000001000000000000000000000000000000000000 >> { _0827_, _0743_, _0699_, \dma_top.slv0_adr [2], _0709_, _0860_ };
  assign _0861_ = 64'b1111111100000000001100110011001100001111000011111010101010101010 >> { \dma_top.slv0_adr [2], _0709_, _0437_, _0125_, _0282_, _0226_ };
  assign _0779_ = 64'b0001000000000001000000010100000000000000000000000000000000000000 >> { _0827_, \dma_top.slv0_adr [2], _0709_, _0861_, _0743_, _0699_ };
  assign _0862_ = 64'b1111000011110000110011001100110000000000111111111010101010101010 >> { _0743_, _0709_, _0025_, _0177_, _0556_, _0286_ };
  assign _0780_ = 64'b0000000011001010110001000010000000000000000000000000000000000000 >> { _0827_, _0743_, _0699_, \dma_top.slv0_adr [2], _0709_, _0862_ };
  assign _0863_ = 32'd4291620949 >> { \dma_top.slv0_adr [2], _0743_, _0195_, _0119_, _0244_ };
  assign _0864_ = 64'b0000111100001111000011111111000011111111010101010011001111111111 >> { _0709_, \dma_top.slv0_adr [2], _0743_, _0863_, _0220_, _0609_ };
  assign _0781_ = 64'b1110111000000000000011110000111100000000000000000000000000000000 >> { _0827_, _0699_, _0831_, _0864_, \dma_top.slv0_adr [2], _0275_ };
  assign _0865_ = 64'b0000000011111111110011001100110011110000111100000101010101010101 >> { _0743_, _0709_, _0178_, _0280_, _0212_, _0613_ };
  assign _0866_ = 64'b1111111100001100111111111111001100000101001111111111111111001111 >> { _0743_, _0709_, _0699_, \dma_top.slv0_adr [2], _0865_, _0269_ };
  assign _0782_ = 4'b0100 >> { _0827_, _0866_ };
  assign _0867_ = 64'b1111111100000000001100110011001111110000111100001010101010101010 >> { _0743_, _0709_, _0180_, _0279_, _0210_, _0285_ };
  assign _0868_ = 64'b1111111111111111000000111111110000000101111111110011111100111111 >> { _0743_, _0699_, _0709_, \dma_top.slv0_adr [2], _0867_, _0024_ };
  assign _0783_ = 4'b0100 >> { _0827_, _0868_ };
  assign _0869_ = 16'b0011111101010000 >> { _0709_, \dma_top.slv0_adr [2], _0121_, _0615_ };
  assign _0870_ = 32'd265092949 >> { _0709_, _0699_, _0127_, \dma_top.ch0_csr [2], _0219_ };
  assign _0871_ = 64'b0000000000000000001000100000111100000000000000000011110000001100 >> { _0743_, \dma_top.slv0_adr [2], _0869_, _0870_, _0699_, _0090_ };
  assign _0784_ = 64'b1111111111111111000000010000000000000000000000000000000000000000 >> { _0827_, _0871_, \dma_top.slv0_adr [2], _0869_, _0699_, _0743_ };
  assign _0872_ = 8'b10101100 >> { _0709_, _0293_, _0118_ };
  assign _0873_ = 64'b0000000000110011111111110101010100001111111111110000111111111111 >> { _0743_, _0709_, \dma_top.slv0_adr [2], _0872_, _0191_, _0216_ };
  assign _0874_ = 32'd4228513792 >> { _0831_, _0699_, \dma_top.slv0_adr [2], _0577_, _0155_ };
  assign _0785_ = 16'b1111000100000000 >> { _0827_, _0874_, _0699_, _0873_ };
  assign _0875_ = 32'd4281593941 >> { _0743_, \dma_top.slv0_adr [2], \dma_top.ch0_txsz [18], _0185_, _0156_ };
  assign _0876_ = 64'b0000111100001111111111110011001111110000111100000101010111111111 >> { \dma_top.slv0_adr [2], _0709_, _0743_, _0875_, _0298_, _0223_ };
  assign _0786_ = 64'b1110111000000000000011110000111100000000000000000000000000000000 >> { _0827_, _0699_, _0831_, _0876_, _0268_, \dma_top.slv0_adr [2] };
  assign _0877_ = 64'b1111111111001100111100001010101000000000000000000000000000000000 >> { _0709_, _0699_, \dma_top.slv0_adr [2], _0007_, _0019_, _0087_ };
  assign _0878_ = 64'b0000000011111100000000000000101000000000000000000000000011110000 >> { _0743_, _0709_, _0699_, \dma_top.slv0_adr [2], _0192_, _0557_ };
  assign _0787_ = 32'd4262199296 >> { _0827_, _0878_, _0743_, _0877_, _0611_ };
  assign _0879_ = 64'b1111111100000000001100110011001111110000111100001010101010101010 >> { _0743_, _0709_, _0179_, _0277_, _0222_, _0300_ };
  assign _0880_ = 64'b1111111111111111000000111111110000000101111111110011111100111111 >> { _0743_, _0699_, _0709_, \dma_top.slv0_adr [2], _0879_, _0270_ };
  assign _0788_ = 4'b0100 >> { _0827_, _0880_ };
  assign _0881_ = 64'b1111111100000000010101010101010111110000111100000011001100110011 >> { _0743_, _0709_, _0181_, _0013_, _0289_, _0221_ };
  assign _0882_ = 64'b1111111100000011111111111111110000000101001111111111111111001111 >> { _0743_, _0709_, _0699_, \dma_top.slv0_adr [2], _0881_, _0271_ };
  assign _0789_ = 4'b0100 >> { _0827_, _0882_ };
  assign _0883_ = 32'd4281594026 >> { \dma_top.slv0_adr [2], _0743_, _0182_, _0012_, \dma_top.ch0_csr [22] };
  assign _0884_ = 64'b0000001111110000111100110011001100001111000011110101010111111111 >> { \dma_top.slv0_adr [2], _0709_, _0743_, _0883_, _0295_, _0211_ };
  assign _0790_ = 64'b1110111000000000000011110000111100000000000000000000000000000000 >> { _0827_, _0699_, _0831_, _0884_, _0575_, \dma_top.slv0_adr [2] };
  assign _0885_ = 32'd4026593023 >> { _0743_, _0709_, _0194_, \dma_top.ch0_csr [5], _0699_ };
  assign _0886_ = 64'b1111000000000000110000000000000010100000111100001111000011110000 >> { _0699_, \dma_top.slv0_adr [2], _0831_, _0827_, _0276_, _0243_ };
  assign _0791_ = 64'b1111110011110000111100000000101000000000000000000000000000000000 >> { _0886_, _0885_, \dma_top.slv0_adr [2], _0709_, _0302_, _0227_ };
  assign _0887_ = 64'b0000000011111111001100110011001111110000111100000101010101010101 >> { _0743_, _0709_, _0088_, _0010_, _0558_, _0297_ };
  assign _0888_ = 32'd268234762 >> { _0699_, \dma_top.slv0_adr [2], _0743_, _0580_, _0153_ };
  assign _0792_ = 64'b1100000011001001000001011100000000000000000000000000000000000000 >> { _0827_, \dma_top.slv0_adr [2], _0743_, _0888_, _0709_, _0887_ };
  assign _0889_ = 64'b1111111100000000110011001100110011110000111100000101010101010101 >> { _0743_, _0709_, _0175_, _0026_, _0215_, _0292_ };
  assign _0793_ = 64'b0000000011001000110010100001000000000000000000000000000000000000 >> { _0827_, _0699_, _0743_, \dma_top.slv0_adr [2], _0709_, _0889_ };
  assign _0890_ = 32'd4291621034 >> { \dma_top.slv0_adr [2], _0743_, _0189_, _0239_, _0746_ };
  assign _0891_ = 64'b0000111100001111000011110000111111111111010101010011001111111111 >> { _0709_, _0743_, \dma_top.slv0_adr [2], _0890_, _0301_, _0214_ };
  assign _0794_ = 64'b1110111000000000000011110000111100000000000000000000000000000000 >> { _0827_, _0699_, _0831_, _0891_, _0574_, \dma_top.slv0_adr [2] };
  assign _0892_ = 32'd3427798111 >> { \dma_top.u0.u0.ch_done , \dma_top.slv0_adr [2], _0743_, _0240_, _0425_ };
  assign _0893_ = 64'b0000000000000000111111111100110011111111111100001010101000000000 >> { \dma_top.slv0_adr [2], _0743_, _0709_, _0217_, _0294_, _0021_ };
  assign _0795_ = 64'b0000110001111010000000001100110000000000000000000000000000000000 >> { _0827_, _0709_, _0699_, _0743_, _0893_, _0892_ };
  assign _0894_ = 32'd4025496490 >> { _0743_, \dma_top.slv0_adr [2], _0186_, \dma_top.ch0_txsz [17], _0157_ };
  assign _0895_ = 64'b1111111111111111111111110101010100000000001100110000111111111111 >> { _0743_, \dma_top.slv0_adr [2], _0709_, _0274_, _0290_, _0560_ };
  assign _0796_ = 64'b0000111011110110000000000000111100000000000000000000000000000000 >> { _0827_, _0709_, _0895_, _0699_, \dma_top.slv0_adr [2], _0894_ };
  assign _0896_ = 8'b01011100 >> { _0743_, _0152_, _0187_ };
  assign _0897_ = 64'b0000000011110000111111110101010111111111000011110011001111111111 >> { _0743_, _0709_, \dma_top.slv0_adr [2], _0896_, _0291_, _0553_ };
  assign _0797_ = 64'b1110111000000000000011110000111100000000000000000000000000000000 >> { _0827_, _0699_, _0831_, _0897_, _0576_, \dma_top.slv0_adr [2] };
  assign _0898_ = 8'b01011100 >> { _0743_, _0151_, _0427_ };
  assign _0899_ = 64'b0000000011110000111111110101010111111111000011110011001111111111 >> { _0743_, _0709_, \dma_top.slv0_adr [2], _0898_, _0299_, _0552_ };
  assign _0798_ = 64'b1110111000000000000011110000111100000000000000000000000000000000 >> { _0827_, _0699_, _0831_, _0899_, \dma_top.slv0_adr [2], _0573_ };
  assign _0900_ = 8'b10000000 >> { _0839_, _0838_, _0504_ };
  assign _0901_ = 32'd8192000 >> { _0900_, \dma_top.dma_err , \dma_top.ch0_csr [2], select_master, tm_wb_ack_i };
  assign _0902_ = 16'b0000000000000001 >> { _0357_, _0359_, _0358_, _0351_ };
  assign _0903_ = 8'b00010000 >> { _0902_, _0353_, _0356_ };
  assign _0626_ = 16'b0000000100000000 >> { _0903_, _0354_, _0352_, _0355_ };
  assign _0904_ = 16'b0000000000000001 >> { _0208_, _0199_, _0205_, _0201_ };
  assign _0905_ = 16'b0000000100000000 >> { _0904_, _0204_, _0207_, _0206_ };
  assign _0906_ = 8'b00010000 >> { _0905_, _0203_, _0202_ };
  assign _0650_ = 32'd65536 >> { _0906_, _0200_, _0431_, _0432_, \dma_top.u0.u0.ch_sz_inf  };
  assign _0907_ = 8'b00001101 >> { _0650_, _0760_, _0626_ };
  assign _0908_ = 4'b0100 >> { _0078_, \dma_top.dma_err  };
  assign \dma_top.u2.read  = 64'b1110101110101010101010101010101010101010101010101010101010101010 >> { tm_wb_ack_i, _0907_, _0908_, _0125_, select_master, _0901_ };
  assign _0051_ = 8'b10101100 >> { \dma_top.u2.read , _0451_, \dma_top.u2.adr0_cnt [7] };
  assign \dma_top.mast0_drdy  = 4'b0100 >> { tm_wb_ack_i, select_master };
  assign _0909_ = 32'd2147483648 >> { _0503_, _0837_, _0087_, _0155_, _0713_ };
  assign _0910_ = 64'b0000000000000000000000000000000000000000000000000001000011111111 >> { _0909_, _0501_, _0840_, \dma_top.mast0_drdy , _0500_, _0502_ };
  assign _0799_ = 4'b1000 >> { _0910_, _0051_ };
  assign _0209_ = 8'b10101100 >> { \dma_top.u2.read , \dma_top.u2.adr1_cnt [24], \dma_top.u2.adr0_cnt [24] };
  assign _0800_ = 4'b1000 >> { _0910_, _0209_ };
  assign _0053_ = 8'b10101100 >> { \dma_top.u2.read , _0114_, \dma_top.u2.adr0_cnt [5] };
  assign _0801_ = 4'b1000 >> { _0910_, _0053_ };
  assign _0305_ = 8'b10101100 >> { \dma_top.u2.read , \dma_top.u2.adr1_cnt [25], \dma_top.u2.adr0_cnt [25] };
  assign _0802_ = 4'b1000 >> { _0910_, _0305_ };
  assign _0054_ = 8'b10101100 >> { \dma_top.u2.read , _0450_, \dma_top.u2.adr0_cnt [10] };
  assign _0803_ = 4'b1000 >> { _0910_, _0054_ };
  assign _0047_ = 8'b10101100 >> { \dma_top.u2.read , \dma_top.u2.adr1_cnt [18], \dma_top.u2.adr0_cnt [18] };
  assign _0804_ = 4'b1000 >> { _0910_, _0047_ };
  assign _0052_ = 8'b10101100 >> { \dma_top.u2.read , _0246_, \dma_top.u2.adr0_cnt [2] };
  assign _0805_ = 4'b1000 >> { _0910_, _0052_ };
  assign _0046_ = 8'b10101100 >> { \dma_top.u2.read , \dma_top.u2.adr1_cnt [14], \dma_top.u2.adr0_cnt [14] };
  assign _0806_ = 4'b1000 >> { _0910_, _0046_ };
  assign _0304_ = 8'b10101100 >> { \dma_top.u2.read , \dma_top.u2.adr1_cnt [23], \dma_top.u2.adr0_cnt [23] };
  assign _0807_ = 4'b1000 >> { _0910_, _0304_ };
  assign _0050_ = 8'b10101100 >> { \dma_top.u2.read , _0248_, _0766_ };
  assign _0808_ = 4'b1000 >> { _0910_, _0050_ };
  assign _0049_ = 8'b10101100 >> { \dma_top.u2.read , _0452_, \dma_top.u2.adr0_cnt [4] };
  assign _0809_ = 4'b1000 >> { _0910_, _0049_ };
  assign _0324_ = 8'b10101100 >> { \dma_top.u2.read , _0108_, \dma_top.u2.adr0_cnt [28] };
  assign _0810_ = 4'b1000 >> { _0910_, _0324_ };
  assign _0330_ = 8'b10101100 >> { \dma_top.u2.read , _0110_, \dma_top.u2.adr0_cnt [11] };
  assign _0811_ = 4'b1000 >> { _0910_, _0330_ };
  assign _0048_ = 8'b10101100 >> { \dma_top.u2.read , \dma_top.u2.adr1_cnt [22], \dma_top.u2.adr0_cnt [22] };
  assign _0812_ = 4'b1000 >> { _0910_, _0048_ };
  assign _0045_ = 8'b10101100 >> { \dma_top.u2.read , _0247_, \dma_top.u2.adr0_cnt [9] };
  assign _0813_ = 4'b1000 >> { _0910_, _0045_ };
  assign _0316_ = 8'b10101100 >> { \dma_top.u2.read , \dma_top.u2.adr1_cnt [17], \dma_top.u2.adr0_cnt [17] };
  assign _0814_ = 4'b1000 >> { _0910_, _0316_ };
  assign _0044_ = 8'b10101100 >> { \dma_top.u2.read , _0111_, _0341_ };
  assign _0815_ = 4'b1000 >> { _0910_, _0044_ };
  assign _0308_ = 8'b10101100 >> { \dma_top.u2.read , _0113_, \dma_top.u2.adr0_cnt [3] };
  assign _0816_ = 4'b1000 >> { _0910_, _0308_ };
  assign _0322_ = 8'b10101100 >> { \dma_top.u2.read , \dma_top.u2.adr1_cnt [26], \dma_top.u2.adr0_cnt [26] };
  assign _0817_ = 4'b1000 >> { _0910_, _0322_ };
  assign _0317_ = 8'b10101100 >> { \dma_top.u2.read , \dma_top.u2.adr1_cnt [19], \dma_top.u2.adr0_cnt [19] };
  assign _0818_ = 4'b1000 >> { _0910_, _0317_ };
  assign _0314_ = 8'b10101100 >> { \dma_top.u2.read , _0109_, \dma_top.u2.adr0_cnt [16] };
  assign _0819_ = 4'b1000 >> { _0910_, _0314_ };
  assign _0313_ = 8'b10101100 >> { \dma_top.u2.read , \dma_top.u2.adr1_cnt [13], \dma_top.u2.adr0_cnt [13] };
  assign _0820_ = 4'b1000 >> { _0910_, _0313_ };
  assign _0312_ = 8'b10101100 >> { \dma_top.u2.read , \dma_top.u2.adr1_cnt [20], \dma_top.u2.adr0_cnt [20] };
  assign _0821_ = 4'b1000 >> { _0910_, _0312_ };
  assign _0323_ = 8'b10101100 >> { \dma_top.u2.read , \dma_top.u2.adr1_cnt [27], \dma_top.u2.adr0_cnt [27] };
  assign _0822_ = 4'b1000 >> { _0910_, _0323_ };
  assign _0327_ = 8'b10101100 >> { \dma_top.u2.read , \dma_top.u2.adr1_cnt [21], \dma_top.u2.adr0_cnt [21] };
  assign _0823_ = 4'b1000 >> { _0910_, _0327_ };
  assign _0325_ = 8'b10101100 >> { \dma_top.u2.read , \dma_top.u2.adr1_cnt [29], \dma_top.u2.adr0_cnt [29] };
  assign _0824_ = 4'b1000 >> { _0910_, _0325_ };
  assign _0315_ = 8'b10101100 >> { \dma_top.u2.read , \dma_top.u2.adr1_cnt [15], \dma_top.u2.adr0_cnt [15] };
  assign _0825_ = 4'b1000 >> { _0910_, _0315_ };
  assign _0318_ = 8'b10101100 >> { \dma_top.u2.read , _0112_, \dma_top.u2.adr0_cnt [12] };
  assign _0826_ = 4'b1000 >> { _0910_, _0318_ };
  assign _0519_ = 4'b0100 >> { ts_wbs_data_i[1], select_slave };
  assign _0911_ = 32'd4294836224 >> { ts_wb_cyc_i, ts_wb_addr_i[31:30], ts_wb_addr_i[28], ts_wb_addr_i[29] };
  assign tm_wbm_data_o[9] = 16'b0000110100000000 >> { _0461_, select_master, select_slave, _0911_ };
  assign tm_wbm_data_o[14] = 16'b0000110100000000 >> { _0484_, select_master, select_slave, _0911_ };
  assign tm_wbm_data_o[8] = 16'b0000110100000000 >> { _0471_, select_master, select_slave, _0911_ };
  assign _0520_ = 4'b0100 >> { ts_wbs_data_i[31], select_slave };
  assign _0513_ = 4'b0100 >> { ts_wbs_data_i[16], select_slave };
  assign _0507_ = 4'b0100 >> { ts_wbs_data_i[12], select_slave };
  assign \dma_top.u0.u0.ch_csr_we  = 32'd268435456 >> { _0752_, _0827_, _0831_, _0699_, \dma_top.slv0_adr [2] };
  assign _0123_ = 8'b10101100 >> { \dma_top.u0.u0.ch_csr_we , _0249_, \dma_top.slv0_dout [1] };
  assign _0506_ = 4'b0100 >> { ts_wbs_data_i[13], select_slave };
  assign tm_wbm_data_o[10] = 16'b0000110100000000 >> { _0480_, select_master, select_slave, _0911_ };
  assign tm_wbm_data_o[5] = 16'b0000110100000000 >> { _0477_, select_master, select_slave, _0911_ };
  assign tm_wbm_data_o[6] = 16'b0000110100000000 >> { _0460_, select_master, select_slave, _0911_ };
  assign tm_wbm_data_o[16] = 16'b0000110100000000 >> { _0478_, select_master, select_slave, _0911_ };
  assign tm_wbm_data_o[4] = 16'b0000110100000000 >> { _0467_, select_master, select_slave, _0911_ };
  assign _0912_ = 64'b0000000000000000000000000000000000000001111111111111111111111111 >> { _0501_, _0839_, _0837_, _0499_, _0500_, _0502_ };
  assign _0913_ = 64'b0001000000000000000000000000000000000000000000000000000000000000 >> { _0709_, _0827_, _0752_, _0743_, _0699_, \dma_top.slv0_adr [2] };
  assign _0168_ = 32'd4042312874 >> { _0913_, _0912_, \dma_top.slv0_dout [8], _0766_, \dma_top.de_csr [8] };
  assign \dma_top.u0.u0.ch_txsz_we  = 32'd1073741824 >> { _0831_, _0827_, _0752_, \dma_top.slv0_adr [2], _0699_ };
  assign _0236_ = 32'd4042312874 >> { \dma_top.u0.u0.ch_txsz_we , _0912_, \dma_top.slv0_dout [8], _0202_, \dma_top.de_csr [8] };
  assign _0914_ = 32'd1073741824 >> { _0831_, _0699_, _0752_, _0827_, \dma_top.slv0_adr [2] };
  assign _0262_ = 32'd4042312874 >> { _0914_, _0912_, \dma_top.slv0_dout [6], _0452_, \dma_top.de_csr [6] };
  assign _0915_ = 8'b00000111 >> { _0740_, _0713_, _0626_ };
  assign \dma_top.u0.u0.ch_done_we  = 64'b0000000000000000000000000000000000000000000000001111111101000000 >> { _0087_, \dma_top.ch0_csr [6], _0705_, _0837_, _0503_, _0915_ };
  assign _0085_ = 4'b1110 >> { \dma_top.u0.u0.ch_csr_we , \dma_top.u0.u0.ch_done_we  };
  assign _0629_ = 16'b0100111100000000 >> { \dma_top.u0.u0.ch_enable , \dma_top.ch0_csr [5], _0710_, dma_ack_o };
  assign _0916_ = 8'b00001101 >> { _0714_, _0711_, _0629_ };
  assign _0917_ = 4'b0100 >> { _0916_, _0498_ };
  assign _0765_ = 8'b10101100 >> { _0917_, _0195_, \dma_top.u2.adr0_cnt_next [2] };
  assign _0764_ = 8'b10101100 >> { _0917_, _0193_, \dma_top.u2.adr0_cnt_next [4] };
  assign _0763_ = 8'b10101100 >> { _0917_, _0192_, \dma_top.u2.adr0_cnt_next [5] };
  assign _0762_ = 8'b10101100 >> { _0917_, _0191_, \dma_top.u2.adr0_cnt_next [6] };
  assign _0761_ = 8'b10101100 >> { _0917_, _0194_, \dma_top.u2.adr0_cnt_next [3] };
  assign _0328_ = 16'b0111111110000000 >> \dma_top.u2.adr0_cnt [3:0];
  assign _0918_ = 64'b1000000000000000000000000000000000000000000000000000000000000000 >> { \dma_top.u2.adr0_cnt [4:3], \dma_top.u2.adr0_cnt [0], \dma_top.u2.adr0_cnt [1], \dma_top.u2.adr0_cnt [2], \dma_top.u2.adr0_cnt [5] };
  assign _0311_ = 4'b0110 >> { _0766_, _0918_ };
  assign _0303_ = 64'b0111111111111111111111111111111110000000000000000000000000000000 >> { \dma_top.u2.adr0_cnt [5], \dma_top.u2.adr0_cnt [2:0], \dma_top.u2.adr0_cnt [4:3] };
  assign _0329_ = 32'd2147450880 >> { \dma_top.u2.adr0_cnt [4], \dma_top.u2.adr0_cnt [2:0], \dma_top.u2.adr0_cnt [3] };
  assign _0326_ = 8'b01111000 >> \dma_top.u2.adr0_cnt [2:0];
  assign _0082_ = 64'b1101011101010101010101010101010101010101010101010101010101010101 >> { _0244_, tm_wb_ack_i, _0741_, \dma_top.ch0_csr [2], select_master, _0917_ };
  assign _0919_ = 64'b0000000000000000000000000000000000000000000000000000000000000001 >> { _0010_, \dma_top.ch0_txsz [18], _0278_, \dma_top.ch0_txsz [17], _0279_, _0012_ };
  assign _0697_ = 16'b0000000100000000 >> { _0919_, _0011_, _0013_, \dma_top.ch0_txsz [19] };
  assign _0920_ = 64'b0000000000000001000000000000000000000000000000000000000000000000 >> { ts_wb_cyc_i, ts_wb_stb_i, ts_wb_addr_i[28], ts_wb_addr_i[29], ts_wb_addr_i[31:30] };
  assign _0696_ = 32'd16777216 >> { _0920_, select_slave, ts_wb_we_i, _0747_, _0757_ };
  assign _0695_ = 16'b0100000000000000 >> { _0920_, ts_wb_we_i, select_slave, _0747_ };
  assign _0493_ = 16'b0100000000000000 >> { _0839_, _0504_, _0838_, \dma_top.dma_err  };
  assign _0618_ = 64'b1101010111000000111111110000000010111010001100001111111100000000 >> { select_master, tm_wb_ack_i, _0908_, _0493_, \dma_top.ch0_csr [2], _0125_ };
  assign _0071_ = 4'b1110 >> { _0618_, \dma_top.u2.read  };
  assign _0921_ = 32'd4294180864 >> { _0071_, _0901_, _0907_, _0731_, _0125_ };
  assign _0694_ = 64'b0011111100110011001111111011111100110011001100110011001100110011 >> { _0921_, _0125_, \dma_top.u2.read , \dma_top.ch0_csr [2], _0910_, _0731_ };
  assign _0922_ = 64'b1000000000000000000000000000000000000000000000000000000000000000 >> { _0766_, _0918_, _0341_, \dma_top.u2.adr0_cnt [7], \dma_top.u2.adr0_cnt [9], \dma_top.u2.adr0_cnt [10] };
  assign _0693_ = 64'b1000000000000000000000000000000000000000000000000000000000000000 >> { \dma_top.u2.adr0_cnt [11], \dma_top.u2.adr0_cnt [15], \dma_top.u2.adr0_cnt [12], \dma_top.u2.adr0_cnt [13], \dma_top.u2.adr0_cnt [14], _0922_ };
  assign _0692_ = 4'b0100 >> { tm_wbm_data_i[5], select_master };
  assign _0691_ = 4'b0100 >> { tm_wbm_data_i[10], select_master };
  assign _0690_ = 4'b0100 >> { tm_wbm_data_i[8], select_master };
  assign _0689_ = 4'b0100 >> { tm_wbm_data_i[7], select_master };
  assign _0688_ = 4'b0100 >> { tm_wbm_data_i[22], select_master };
  assign _0687_ = 4'b0100 >> { tm_wbm_data_i[4], select_master };
  assign _0923_ = 64'b0000000000000000000000000000000011101111111111111111111111111111 >> { _0909_, _0497_, _0838_, _0837_, _0503_, _0078_ };
  assign _0686_ = 16'b0100010000001111 >> { _0910_, _0923_, _0618_, _0125_ };
  assign _0685_ = 4'b0100 >> { tm_wbm_data_i[2], select_master };
  assign _0684_ = 4'b0100 >> { tm_wbm_data_i[20], select_master };
  assign _0683_ = 4'b0100 >> { tm_wbm_data_i[25], select_master };
  assign _0682_ = 4'b0100 >> { tm_wbm_data_i[19], select_master };
  assign _0681_ = 4'b0100 >> { tm_wbm_data_i[11], select_master };
  assign _0680_ = 4'b0100 >> { tm_wbm_data_i[28], select_master };
  assign _0679_ = 4'b0100 >> { tm_wbm_data_i[14], select_master };
  assign _0924_ = 64'b1000000000000000000000000000000000000000000000000000000000000000 >> { _0113_, _0452_, _0114_, _0246_, _0453_, _0107_ };
  assign _0678_ = 4'b0110 >> { _0248_, _0924_ };
  assign _0677_ = 32'd65536 >> { _0920_, _0753_, ts_wb_we_i, select_slave, _0739_ };
  assign _0676_ = 16'b0001000000000000 >> { ts_wb_we_i, _0920_, _0739_, select_slave };
  assign _0675_ = 4'b0100 >> { ts_wb_addr_i[2], select_slave };
  assign _0661_ = 8'b10101100 >> { \dma_top.u2.read , _0107_, \dma_top.u2.adr0_cnt [1] };
  assign _0674_ = 64'b1111110011001100111100000101010111110000000000001111000000000000 >> { _0923_, _0501_, _0910_, _0661_, \dma_top.mast0_drdy , _0502_ };
  assign _0673_ = 8'b00001110 >> { select_slave, ts_wb_addr_i[7:6] };
  assign _0672_ = 4'b0100 >> { tm_wbm_data_i[21], select_master };
  assign _0671_ = 4'b0100 >> { tm_wbm_data_i[6], select_master };
  assign _0669_ = 4'b0100 >> { tm_wbm_data_i[24], select_master };
  assign _0668_ = 4'b0100 >> { tm_wbm_data_i[29], select_master };
  assign _0667_ = 8'b01111000 >> { _0246_, _0107_, _0453_ };
  assign _0666_ = 4'b0100 >> { tm_wbm_data_i[12], select_master };
  assign _0665_ = 4'b0100 >> { tm_wbm_data_i[3], select_master };
  assign _0664_ = 64'b0000111000000000000000000000000000000000000000000000000000000000 >> { select_slave, ts_wb_cyc_i, ts_wb_stb_i, _0747_, _0756_, _0757_ };
  assign _0663_ = 8'b10111111 >> { _0839_, _0838_, _0057_ };
  assign _0660_ = 4'b0100 >> { tm_wbm_data_i[23], select_master };
  assign _0659_ = 4'b0100 >> { ts_wb_addr_i[3], select_slave };
  assign _0658_ = 4'b0100 >> { tm_wbm_data_i[27], select_master };
  assign _0657_ = 8'b00001110 >> { select_slave, ts_wb_addr_i[9:8] };
  assign _0656_ = 4'b0100 >> { tm_wbm_data_i[30], select_master };
  assign _0655_ = 4'b0100 >> { tm_wbm_data_i[26], select_master };
  assign _0654_ = 4'b0100 >> { tm_wbm_data_i[16], select_master };
  assign _0653_ = 4'b0100 >> { tm_wbm_data_i[13], select_master };
  assign _0652_ = 4'b0100 >> { tm_wbm_data_i[1], select_master };
  assign _0651_ = 4'b0100 >> { tm_wbm_data_i[31], select_master };
  assign _0649_ = 4'b0100 >> { tm_wbm_data_i[17], select_master };
  assign _0648_ = 64'b0000000000001110000000000000000000000000000000000000000000000000 >> { ts_wb_cyc_i, ts_wb_stb_i, select_slave, _0739_, _0752_, _0753_ };
  assign _0647_ = 4'b0100 >> { tm_wbm_data_i[15], select_master };
  assign _0646_ = 4'b0100 >> { tm_wbm_data_i[0], select_master };
  assign _0645_ = 4'b0100 >> { tm_wbm_data_i[9], select_master };
  assign _0644_ = 32'd1342111999 >> { _0921_, _0910_, \dma_top.ch0_csr [2], _0731_, _0125_ };
  assign _0643_ = 8'b01111000 >> { \dma_top.u2.adr0_cnt [12:11], _0922_ };
  assign _0662_ = 4'b1000 >> { _0125_, _0618_ };
  assign _0670_ = 64'b1111111011101110111100000000000000000000000000000000000000000000 >> { _0071_, \dma_top.ch0_csr [2], _0731_, _0125_, _0901_, _0907_ };
  assign _0642_ = 32'd4274843648 >> { \dma_top.ch0_csr [2], _0662_, _0731_, \dma_top.u2.read , _0907_ };
  assign _0641_ = 32'd2147450880 >> { \dma_top.u2.adr0_cnt [9], \dma_top.u2.adr0_cnt [7], _0341_, _0766_, _0918_ };
  assign _0640_ = 4'b0100 >> { tm_wbm_data_i[18], select_master };
  assign _0639_ = 4'b0110 >> \dma_top.u2.adr0_cnt [1:0];
  assign _0638_ = 4'b1000 >> { \dma_top.slv0_dout [9], \dma_top.u0.u0.ch_csr_we  };
  assign _0637_ = 4'b0110 >> { \dma_top.u2.adr0_cnt [11], _0922_ };
  assign _0636_ = 8'b01111000 >> { \dma_top.u2.adr0_cnt [7], _0766_, _0918_ };
  assign _0635_ = 32'd2147450880 >> { \dma_top.u2.adr0_cnt [14:11], _0922_ };
  assign _0634_ = 4'b1000 >> { _0735_, _0629_ };
  assign _0633_ = 4'b1000 >> { dma_req_i, dma_nd_i };
  assign _0925_ = 64'b1000000000000000000000000000000000000000000000000000000000000000 >> { _0248_, _0924_, _0450_, _0451_, _0111_, _0247_ };
  assign _0632_ = 16'b0111111110000000 >> { \dma_top.u2.adr1_cnt [13], _0110_, _0112_, _0925_ };
  assign _0631_ = 64'b0111111111111111111111111111111110000000000000000000000000000000 >> { \dma_top.u2.adr0_cnt [10:9], \dma_top.u2.adr0_cnt [7], _0341_, _0766_, _0918_ };
  assign _0630_ = 16'b0111111110000000 >> { \dma_top.u2.adr0_cnt [13:11], _0922_ };
  assign _0628_ = 4'b0100 >> { dma_req_i, dma_ack_o };
  assign _0627_ = 4'b0100 >> { ts_wb_addr_i[5], select_slave };
  assign _0625_ = 4'b0100 >> { \dma_top.u2.read , _0741_ };
  assign _0624_ = 4'b1110 >> { _0726_, tm_wb_err_i };
  assign _0623_ = 4'b0100 >> { dma_nd_i, dma_req_i };
  assign _0622_ = 64'b0111111111111111111111111111111110000000000000000000000000000000 >> { \dma_top.u2.adr0_cnt [15:11], _0922_ };
  assign _0621_ = 16'b0111111110000000 >> { _0341_, \dma_top.u2.adr0_cnt [7], _0766_, _0918_ };
  assign _0620_ = 64'b1000000000000000000000000000000000000000000000000000000000000000 >> { _0110_, _0112_, \dma_top.u2.adr1_cnt [13], \dma_top.u2.adr1_cnt [15:14], _0925_ };
  assign _0487_ = 32'd268435456 >> { _0837_, _0839_, _0499_, _0501_, _0502_ };
  assign _0072_ = 8'b10101100 >> { \dma_top.u2.read , _0453_, \dma_top.u2.adr0_cnt [0] };
  assign _0619_ = 64'b0000101000001111101010101111111100001010000011001000100011000000 >> { _0487_, \dma_top.mast0_drdy , _0910_, _0501_, _0923_, _0072_ };
  assign _0617_ = 4'b0100 >> { ts_wb_addr_i[4], select_slave };
  assign _0926_ = 4'b0001 >> { select_slave, _0923_ };
  assign ts_wbs_data_o[10] = 32'd4042312874 >> { _0926_, \dma_top.ch0_csr [2], _0432_, _0403_, \dma_top.de_csr [10] };
  assign ts_wbs_data_o[5] = 32'd4042312874 >> { _0926_, \dma_top.ch0_csr [2], _0207_, _0402_, \dma_top.de_csr [5] };
  assign ts_wbs_data_o[2] = 32'd4042312874 >> { _0926_, \dma_top.ch0_csr [2], _0205_, \dma_top.mast1_dout [2], _0126_ };
  assign ts_wbs_data_o[6] = 32'd4042312874 >> { _0926_, \dma_top.ch0_csr [2], _0206_, _0393_, \dma_top.de_csr [6] };
  assign ts_wbs_data_o[3] = 32'd4042312874 >> { _0926_, \dma_top.ch0_csr [2], _0199_, _0399_, \dma_top.de_csr [3] };
  assign tm_wbm_data_o[31] = 16'b0000110100000000 >> { _0433_, select_master, select_slave, _0911_ };
  assign tm_wb_addr_o[3] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0911_, select_slave, ts_wb_addr_i[3], _0751_, _0744_ };
  assign tm_wb_addr_o[0] = 16'b0110000000000000 >> { ts_wb_addr_i[0], _0911_, select_slave, select_master };
  assign tm_wb_addr_o[1] = 16'b0110000000000000 >> { ts_wb_addr_i[1], _0911_, select_slave, select_master };
  assign ts_wb_rty_o = 16'b0110000000000000 >> { tm_wb_rty_i, _0911_, select_slave, select_master };
  assign tm_wb_sel_o[0] = 16'b1110101111111111 >> { _0911_, select_slave, select_master, ts_wb_sel_i[0] };
  assign tm_wb_sel_o[1] = 16'b1110101111111111 >> { _0911_, select_slave, select_master, ts_wb_sel_i[1] };
  assign tm_wb_sel_o[2] = 16'b1110101111111111 >> { _0911_, select_slave, select_master, ts_wb_sel_i[2] };
  assign tm_wb_sel_o[3] = 16'b1110101111111111 >> { _0911_, select_slave, select_master, ts_wb_sel_i[3] };
  assign tm_wb_addr_o[7] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0911_, select_slave, ts_wb_addr_i[7], _0583_, _0759_ };
  assign tm_wb_addr_o[4] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0911_, select_slave, ts_wb_addr_i[4], _0587_, _0758_ };
  assign tm_wb_addr_o[6] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0911_, select_slave, ts_wb_addr_i[6], _0591_, _0748_ };
  assign tm_wb_we_o = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0911_, select_slave, ts_wb_we_i, _0754_, _0745_ };
  assign tm_wb_addr_o[24] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0911_, select_slave, ts_wb_addr_i[24], _0594_, _0742_ };
  assign tm_wb_addr_o[8] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0911_, select_slave, ts_wb_addr_i[8], _0590_, _0738_ };
  assign tm_wb_cyc_o = 32'd2947218636 >> { select_master, _0911_, select_slave, _0737_, _0750_ };
  assign tm_wb_addr_o[11] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0911_, select_slave, ts_wb_addr_i[11], _0595_, _0736_ };
  assign tm_wb_addr_o[13] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0911_, select_slave, ts_wb_addr_i[13], _0593_, _0733_ };
  assign tm_wb_addr_o[23] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0911_, select_slave, ts_wb_addr_i[23], _0605_, _0732_ };
  assign tm_wb_addr_o[31] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0911_, select_slave, ts_wb_addr_i[31], _0606_, _0730_ };
  assign tm_wb_addr_o[30] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0911_, select_slave, ts_wb_addr_i[30], _0592_, _0729_ };
  assign tm_wb_addr_o[29] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0911_, select_slave, ts_wb_addr_i[29], _0604_, _0728_ };
  assign tm_wb_addr_o[28] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0911_, select_slave, ts_wb_addr_i[28], _0599_, _0727_ };
  assign ts_wb_err_o = 16'b0110000000000000 >> { tm_wb_err_i, _0911_, select_slave, select_master };
  assign tm_wb_addr_o[14] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0911_, select_slave, ts_wb_addr_i[14], _0608_, _0725_ };
  assign tm_wb_addr_o[20] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0911_, select_slave, ts_wb_addr_i[20], _0586_, _0724_ };
  assign tm_wb_addr_o[21] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0911_, select_slave, ts_wb_addr_i[21], _0600_, _0723_ };
  assign tm_wb_addr_o[19] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0911_, select_slave, ts_wb_addr_i[19], _0596_, _0722_ };
  assign tm_wb_addr_o[17] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0911_, select_slave, ts_wb_addr_i[17], _0607_, _0721_ };
  assign tm_wb_addr_o[18] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0911_, select_slave, ts_wb_addr_i[18], _0601_, _0720_ };
  assign tm_wb_addr_o[15] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0911_, select_slave, ts_wb_addr_i[15], _0602_, _0719_ };
  assign tm_wb_addr_o[12] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0911_, select_slave, ts_wb_addr_i[12], _0585_, _0718_ };
  assign tm_wb_addr_o[16] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0911_, select_slave, ts_wb_addr_i[16], _0588_, _0717_ };
  assign tm_wb_addr_o[10] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0911_, select_slave, ts_wb_addr_i[10], _0597_, _0716_ };
  assign tm_wb_addr_o[9] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0911_, select_slave, ts_wb_addr_i[9], _0581_, _0715_ };
  assign tm_wb_addr_o[22] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0911_, select_slave, ts_wb_addr_i[22], _0603_, _0712_ };
  assign tm_wb_addr_o[5] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0911_, select_slave, ts_wb_addr_i[5], _0598_, _0707_ };
  assign tm_wb_addr_o[27] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0911_, select_slave, ts_wb_addr_i[27], _0584_, _0704_ };
  assign tm_wb_addr_o[26] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0911_, select_slave, ts_wb_addr_i[26], _0582_, _0703_ };
  assign tm_wb_addr_o[25] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0911_, select_slave, ts_wb_addr_i[25], _0589_, _0702_ };
  assign tm_wb_addr_o[2] = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0911_, select_slave, ts_wb_addr_i[2], _0701_, _0698_ };
  assign tm_wb_stb_o = 64'b1010101011110000101010101010101011110000110011001100110011001100 >> { select_master, _0911_, select_slave, ts_wb_stb_i, _0755_, _0734_ };
  assign ts_wbs_data_o[1] = 32'd4042312874 >> { _0926_, \dma_top.ch0_csr [2], _0208_, _0407_, \dma_top.de_csr [1] };
  assign ts_wbs_data_o[7] = 32'd4042312874 >> { _0926_, \dma_top.ch0_csr [2], _0203_, _0401_, \dma_top.de_csr [7] };
  assign ts_wbs_data_o[11] = 32'd4042312874 >> { _0926_, \dma_top.ch0_csr [2], _0431_, _0396_, \dma_top.de_csr [11] };
  assign ts_wbs_data_o[15] = 16'b0000110000001010 >> { \dma_top.ch0_csr [2], _0926_, _0148_, _0545_ };
  assign ts_wbs_data_o[19] = 16'b0000110000001010 >> { \dma_top.ch0_csr [2], _0926_, _0092_, _0546_ };
  assign ts_wbs_data_o[23] = 16'b0000110000001010 >> { \dma_top.ch0_csr [2], _0926_, _0143_, _0543_ };
  assign ts_wbs_data_o[27] = 16'b0000110000001010 >> { \dma_top.ch0_csr [2], _0926_, _0147_, _0540_ };
  assign ts_wbs_data_o[31] = 16'b0000110000001010 >> { \dma_top.ch0_csr [2], _0926_, _0150_, _0538_ };
  assign ts_wbs_data_o[4] = 32'd4042312874 >> { _0926_, \dma_top.ch0_csr [2], _0204_, _0392_, \dma_top.de_csr [4] };
  assign ts_wbs_data_o[8] = 32'd4042312874 >> { _0926_, \dma_top.ch0_csr [2], _0202_, _0394_, \dma_top.de_csr [8] };
  assign ts_wbs_data_o[12] = 16'b0000110000001010 >> { \dma_top.ch0_csr [2], _0926_, _0404_, _0059_ };
  assign ts_wbs_data_o[16] = 16'b0000110000001010 >> { \dma_top.ch0_csr [2], _0926_, _0406_, _0249_ };
  assign ts_wbs_data_o[20] = 16'b0000110000001010 >> { \dma_top.ch0_csr [2], _0926_, _0141_, _0062_ };
  assign ts_wbs_data_o[24] = 16'b0000110000001010 >> { \dma_top.ch0_csr [2], _0926_, _0144_, _0064_ };
  assign ts_wbs_data_o[28] = 16'b0000110000001010 >> { \dma_top.ch0_csr [2], _0926_, _0398_, _0065_ };
  assign \dma_top.mast1_drdy  = 4'b1000 >> { tm_wb_ack_i, select_master };
  assign ts_wb_ack_o = 64'b0000111100000000111100000000000011001100110011001010101010101010 >> { _0911_, select_slave, tm_wb_ack_i, select_master, _0747_, _0739_ };
  assign ts_wbs_data_o[9] = 32'd4042312874 >> { _0926_, \dma_top.ch0_csr [2], _0200_, _0395_, \dma_top.de_csr [9] };
  assign ts_wbs_data_o[13] = 16'b0000110000001010 >> { \dma_top.ch0_csr [2], _0926_, _0397_, _0060_ };
  assign ts_wbs_data_o[17] = 16'b0000110000001010 >> { \dma_top.ch0_csr [2], _0926_, _0091_, _0548_ };
  assign ts_wbs_data_o[21] = 16'b0000110000001010 >> { \dma_top.ch0_csr [2], _0926_, _0408_, _0063_ };
  assign ts_wbs_data_o[25] = 16'b0000110000001010 >> { \dma_top.ch0_csr [2], _0926_, _0145_, _0542_ };
  assign ts_wbs_data_o[29] = 16'b0000110000001010 >> { \dma_top.ch0_csr [2], _0926_, _0149_, _0539_ };
  assign ts_wbs_data_o[0] = 32'd4042312874 >> { _0926_, \dma_top.ch0_csr [2], _0201_, _0140_, _0537_ };
  assign ts_wbs_data_o[14] = 16'b0000110000001010 >> { \dma_top.ch0_csr [2], _0926_, _0405_, _0061_ };
  assign ts_wbs_data_o[18] = 16'b0000110000001010 >> { \dma_top.ch0_csr [2], _0926_, \dma_top.mast1_dout [18], _0547_ };
  assign ts_wbs_data_o[22] = 16'b0000110000001010 >> { \dma_top.ch0_csr [2], _0926_, _0142_, _0544_ };
  assign ts_wbs_data_o[26] = 16'b0000110000001010 >> { \dma_top.ch0_csr [2], _0926_, _0146_, _0541_ };
  assign ts_wbs_data_o[30] = 16'b0000110000001010 >> { \dma_top.ch0_csr [2], _0926_, _0400_, _0066_ };
  assign _0068_ = 4'b1000 >> { \dma_top.slv0_dout [0], \dma_top.u0.u0.ch_csr_we  };
  assign _0265_ = 32'd4042312874 >> { _0914_, _0912_, \dma_top.slv0_dout [15], \dma_top.u2.adr1_cnt [13], _0545_ };
  assign _0250_ = 32'd4042312874 >> { _0914_, _0912_, \dma_top.slv0_dout [31], \dma_top.u2.adr1_cnt [29], _0538_ };
  assign _0251_ = 32'd4042312874 >> { _0914_, _0912_, \dma_top.slv0_dout [30], _0108_, _0066_ };
  assign _0254_ = 32'd4042312874 >> { _0914_, _0912_, \dma_top.slv0_dout [27], \dma_top.u2.adr1_cnt [25], _0540_ };
  assign _0234_ = 32'd4042312874 >> { \dma_top.u0.u0.ch_txsz_we , _0912_, \dma_top.slv0_dout [3], _0199_, \dma_top.de_csr [3] };
  assign _0160_ = 32'd4042312874 >> { _0913_, _0912_, \dma_top.slv0_dout [3], \dma_top.u2.adr0_cnt [1], \dma_top.de_csr [3] };
  assign _0166_ = 32'd4042312874 >> { _0913_, _0912_, \dma_top.slv0_dout [12], \dma_top.u2.adr0_cnt [10], _0059_ };
  assign _0258_ = 32'd4042312874 >> { _0914_, _0912_, \dma_top.slv0_dout [12], _0450_, _0059_ };
  assign _0016_ = 8'b10101100 >> { _0917_, _0275_, _0749_ };
  assign _0252_ = 32'd4042312874 >> { _0914_, _0912_, \dma_top.slv0_dout [29], \dma_top.u2.adr1_cnt [27], _0539_ };
  assign tm_wbm_data_o[30] = 16'b0000110100000000 >> { _0454_, select_master, select_slave, _0911_ };
  assign tm_wbm_data_o[28] = 16'b0000110100000000 >> { _0479_, select_master, select_slave, _0911_ };
  assign tm_wbm_data_o[21] = 16'b0000110100000000 >> { _0455_, select_master, select_slave, _0911_ };
  assign _0495_ = 32'd4294246399 >> { _0912_, _0498_, _0909_, _0842_, _0843_ };
  assign _0927_ = 32'd1 >> { _0078_, _0057_, _0900_, _0087_, _0342_ };
  assign _0494_ = 32'd4294508288 >> { _0841_, _0498_, _0927_, _0907_, _0908_ };
  assign _0492_ = 32'd4123000832 >> { _0842_, _0078_, \dma_top.dma_err , _0900_, _0907_ };
  assign _0491_ = 64'b0000000000000001000000000000000000000000000000000000000000000000 >> { _0087_, _0842_, _0078_, _0057_, _0900_, _0342_ };
  assign _0489_ = 4'b0100 >> { _0501_, _0498_ };
  assign _0488_ = 64'b0000000100000000000000000000000000000000000000000000000000000000 >> { _0839_, _0500_, _0837_, _0499_, _0501_, _0502_ };
  assign _0486_ = 8'b01000000 >> { _0909_, _0841_, _0498_ };
  assign _0485_ = 32'd16777216 >> { _0342_, _0842_, _0078_, _0057_, _0900_ };
  assign _0928_ = 64'b0000000000000000000000000000000010111011001100001111001111110000 >> { _0901_, _0125_, _0841_, \dma_top.mast0_drdy , _0908_, \dma_top.mast1_drdy  };
  assign _0056_ = 64'b0000000011111111111100011111000100000000000000000000000000000000 >> { _0928_, _0342_, _0843_, _0057_, \dma_top.u0.u0.ch_err , _0916_ };
  assign \dma_top.u0.int_srcb [0] = 4'b0100 >> { _0225_, _0844_ };
  assign _0449_ = 8'b10101100 >> { _0917_, _0024_, \dma_top.u2.adr1_cnt_next [22] };
  assign _0448_ = 8'b01011100 >> { _0917_, _0127_, \dma_top.u2.adr1_cnt_next [0] };
  assign _0447_ = 8'b10101100 >> { _0917_, _0018_, _0339_ };
  assign _0446_ = 8'b10101100 >> { _0917_, _0020_, \dma_top.u2.adr1_cnt_next [7] };
  assign _0445_ = 8'b10101100 >> { _0917_, _0272_, \dma_top.u2.adr1_cnt_next [18] };
  assign _0444_ = 8'b10101100 >> { _0917_, _0023_, \dma_top.u2.adr1_cnt_next [17] };
  assign _0443_ = 8'b10101100 >> { _0917_, _0021_, \dma_top.u2.adr1_cnt_next [9] };
  assign _0442_ = 8'b10101100 >> { _0917_, _0273_, \dma_top.u2.adr1_cnt_next [13] };
  assign _0441_ = 8'b10101100 >> { _0917_, _0027_, \dma_top.u2.adr1_cnt_next [27] };
  assign _0440_ = 16'b0011110010101010 >> { _0917_, _0079_, _0108_, _0028_ };
  assign _0439_ = 8'b10101100 >> { _0917_, _0026_, \dma_top.u2.adr1_cnt_next [26] };
  assign _0438_ = 32'd1069591210 >> { _0917_, \dma_top.u2.adr1_cnt [29], _0079_, _0108_, _0029_ };
  assign _0307_ = 8'b01111000 >> { _0112_, _0110_, _0925_ };
  assign _0319_ = 16'b0111111110000000 >> { _0111_, _0451_, _0248_, _0924_ };
  assign _0320_ = 4'b0110 >> { _0110_, _0925_ };
  assign _0306_ = 64'b0111111111111111111111111111111110000000000000000000000000000000 >> { _0114_, _0107_, _0453_, _0246_, _0113_, _0452_ };
  assign _0321_ = 32'd2147450880 >> { \dma_top.u2.adr1_cnt [14:13], _0110_, _0112_, _0925_ };
  assign _0309_ = 16'b0111111110000000 >> { _0113_, _0107_, _0453_, _0246_ };
  assign _0310_ = 64'b0111111111111111111111111111111110000000000000000000000000000000 >> { _0450_, _0247_, _0111_, _0451_, _0248_, _0924_ };
  assign _0934_[0] = 4'b0110 >> { _0109_, \dma_top.u2.u1.out_r [16] };
  assign _0076_ = 64'b0111111111111111111111111111111110000000000000000000000000000000 >> { \dma_top.u2.adr1_cnt [15:13], _0110_, _0112_, _0925_ };
  assign _0075_ = 32'd2147450880 >> { _0247_, _0111_, _0451_, _0248_, _0924_ };
  assign _0074_ = 8'b01111000 >> { _0451_, _0248_, _0924_ };
  assign _0331_ = 32'd2147450880 >> { _0452_, _0107_, _0453_, _0246_, _0113_ };
  assign _0073_ = 4'b0110 >> { _0107_, _0453_ };
  assign _0080_ = 64'b1101011101010101010101010101010101010101010101010101010101010101 >> { _0124_, tm_wb_ack_i, _0700_, _0125_, select_master, _0917_ };
  assign _0490_ = 8'b10000000 >> { _0839_, _0837_, _0502_ };
  assign _0084_ = 16'b1111110011111010 >> { _0501_, \dma_top.u0.u0.ch_csr_we , _0336_, _0490_ };
  assign _0436_ = 32'd4042312874 >> { \dma_top.u0.u0.ch_txsz_we , _0912_, \dma_top.slv0_dout [1], _0208_, \dma_top.de_csr [1] };
  assign _0435_ = 32'd4042312874 >> { \dma_top.u0.u0.ch_txsz_we , _0912_, \dma_top.slv0_dout [0], _0201_, _0537_ };
  assign _0434_ = 32'd4042312874 >> { \dma_top.u0.u0.ch_txsz_we , _0912_, \dma_top.slv0_dout [9], _0200_, \dma_top.de_csr [9] };
  assign _0197_ = 32'd4228098730 >> { _0917_, _0205_, _0201_, _0208_, _0121_ };
  assign _0003_ = 32'd3476073130 >> { _0917_, _0432_, _0906_, _0200_, _0239_ };
  assign _0006_ = 32'd3476073130 >> { _0917_, _0202_, _0905_, _0203_, _0118_ };
  assign _0004_ = 64'b1111110011111111000000110000000010101010101010101010101010101010 >> { _0917_, _0431_, _0906_, _0200_, _0432_, _0240_ };
  assign _0196_ = 16'b0011110010101010 >> { _0917_, _0203_, _0905_, _0007_ };
  assign _0005_ = 64'b1111111111111100000000000000001110101010101010101010101010101010 >> { _0917_, _0199_, _0201_, _0208_, _0205_, _0241_ };
  assign _0198_ = 64'b1111110011111111000000110000000010101010101010101010101010101010 >> { _0917_, _0206_, _0904_, _0204_, _0207_, _0120_ };
  assign _0115_ = 8'b01011100 >> { _0917_, _0242_, _0201_ };
  assign _0116_ = 32'd3476073130 >> { _0917_, _0207_, _0904_, _0204_, _0243_ };
  assign _0117_ = 16'b1100001110101010 >> { _0917_, _0201_, _0208_, _0437_ };
  assign _0002_ = 64'b1111111111111111111100001111000011111111111111111111111110001000 >> { _0501_, \dma_top.u0.u0.ch_txsz_we , _0490_, _0336_, _0503_, _0837_ };
  assign _0361_ = 4'b1000 >> { select_slave, ts_wbs_data_i[31] };
  assign _0430_ = 16'b0011110010101010 >> { _0917_, _0204_, _0904_, _0119_ };
  assign _0429_ = 16'b0011110010101010 >> { _0917_, _0200_, _0906_, _0238_ };
  assign _0058_ = 8'b01001111 >> { _0917_, _0706_, _0740_ };
  assign _0067_ = 64'b1111111111111111111111111111111100010000000000000000000000000000 >> { \dma_top.dma_err , _0753_, _0831_, _0827_, _0699_, \dma_top.slv0_adr [2] };
  assign _0424_ = 32'd4042312874 >> { _0913_, _0912_, \dma_top.slv0_dout [15], \dma_top.u2.adr0_cnt [13], _0545_ };
  assign _0423_ = 32'd4042312874 >> { _0913_, _0912_, \dma_top.slv0_dout [14], \dma_top.u2.adr0_cnt [12], _0061_ };
  assign _0422_ = 32'd4042312874 >> { _0913_, _0912_, \dma_top.slv0_dout [20], \dma_top.u2.adr0_cnt [18], _0062_ };
  assign _0421_ = 32'd4042312874 >> { _0913_, _0912_, \dma_top.slv0_dout [11], \dma_top.u2.adr0_cnt [9], \dma_top.de_csr [11] };
  assign _0420_ = 32'd4042312874 >> { _0913_, _0912_, \dma_top.slv0_dout [18], \dma_top.u2.adr0_cnt [16], _0547_ };
  assign _0419_ = 32'd4042312874 >> { _0913_, _0912_, \dma_top.slv0_dout [21], \dma_top.u2.adr0_cnt [19], _0063_ };
  assign _0418_ = 32'd4042312874 >> { _0913_, _0912_, \dma_top.slv0_dout [23], \dma_top.u2.adr0_cnt [21], _0543_ };
  assign _0417_ = 32'd4042312874 >> { _0913_, _0912_, \dma_top.slv0_dout [24], \dma_top.u2.adr0_cnt [22], _0064_ };
  assign _0416_ = 32'd4042312874 >> { _0913_, _0912_, \dma_top.slv0_dout [26], \dma_top.u2.adr0_cnt [24], _0541_ };
  assign _0415_ = 32'd4042312874 >> { _0913_, _0912_, \dma_top.slv0_dout [27], \dma_top.u2.adr0_cnt [25], _0540_ };
  assign _0414_ = 32'd4042312874 >> { _0913_, _0912_, \dma_top.slv0_dout [13], \dma_top.u2.adr0_cnt [11], _0060_ };
  assign _0413_ = 32'd4042312874 >> { _0913_, _0912_, \dma_top.slv0_dout [9], \dma_top.u2.adr0_cnt [7], \dma_top.de_csr [9] };
  assign _0412_ = 32'd4042312874 >> { _0913_, _0912_, \dma_top.slv0_dout [31], \dma_top.u2.adr0_cnt [29], _0538_ };
  assign _0411_ = 32'd4042312874 >> { _0913_, _0912_, \dma_top.slv0_dout [17], \dma_top.u2.adr0_cnt [15], _0548_ };
  assign _0410_ = 32'd4042312874 >> { _0913_, _0912_, \dma_top.slv0_dout [16], \dma_top.u2.adr0_cnt [14], _0249_ };
  assign _0409_ = 32'd4042312874 >> { _0913_, _0912_, \dma_top.slv0_dout [30], \dma_top.u2.adr0_cnt [28], _0066_ };
  assign _0138_ = 8'b10101100 >> { _0917_, _0175_, \dma_top.u2.adr0_cnt_next [26] };
  assign _0132_ = 8'b10101100 >> { _0917_, _0173_, \dma_top.u2.adr0_cnt_next [27] };
  assign _0039_ = 8'b10101100 >> { _0917_, _0089_, _0338_ };
  assign _0032_ = 8'b10101100 >> { _0917_, _0188_, \dma_top.u2.adr0_cnt_next [10] };
  assign _0129_ = 16'b0011110010101010 >> { _0917_, _0081_, \dma_top.u2.adr0_cnt [28], _0174_ };
  assign _0340_ = 8'b10101100 >> { _0917_, _0088_, \dma_top.u2.adr0_cnt_next [14] };
  assign _0036_ = 8'b10101100 >> { _0917_, _0186_, \dma_top.u2.adr0_cnt_next [15] };
  assign _0040_ = 32'd1069591210 >> { _0917_, \dma_top.u2.adr0_cnt [29], _0081_, \dma_top.u2.adr0_cnt [28], _0176_ };
  assign _0041_ = 8'b10101100 >> { _0917_, _0190_, \dma_top.u2.adr0_cnt_next [7] };
  assign _0031_ = 8'b01011100 >> { _0917_, _0090_, _0337_ };
  assign _0033_ = 8'b10101100 >> { _0917_, _0187_, \dma_top.u2.adr0_cnt_next [11] };
  assign _0139_ = 8'b10101100 >> { _0917_, _0177_, \dma_top.u2.adr0_cnt_next [25] };
  assign _0133_ = 8'b10101100 >> { _0917_, _0178_, \dma_top.u2.adr0_cnt_next [24] };
  assign _0134_ = 8'b10101100 >> { _0917_, _0179_, \dma_top.u2.adr0_cnt_next [23] };
  assign _0137_ = 8'b10101100 >> { _0917_, _0180_, \dma_top.u2.adr0_cnt_next [22] };
  assign _0135_ = 8'b10101100 >> { _0917_, _0181_, \dma_top.u2.adr0_cnt_next [21] };
  assign _0130_ = 8'b10101100 >> { _0917_, _0182_, \dma_top.u2.adr0_cnt_next [20] };
  assign _0042_ = 8'b10101100 >> { _0917_, _0189_, \dma_top.u2.adr0_cnt_next [8] };
  assign _0038_ = 8'b10101100 >> { _0917_, _0183_, \dma_top.u2.adr0_cnt_next [19] };
  assign _0037_ = 8'b10101100 >> { _0917_, _0185_, \dma_top.u2.adr0_cnt_next [16] };
  assign _0131_ = 8'b10101100 >> { _0917_, _0184_, \dma_top.u2.adr0_cnt_next [17] };
  assign _0043_ = 8'b10101100 >> { _0917_, _0425_, \dma_top.u2.adr0_cnt_next [9] };
  assign _0136_ = 8'b10101100 >> { _0917_, _0426_, \dma_top.u2.adr0_cnt_next [18] };
  assign _0034_ = 8'b10101100 >> { _0917_, _0427_, \dma_top.u2.adr0_cnt_next [12] };
  assign _0035_ = 8'b10101100 >> { _0917_, _0428_, \dma_top.u2.adr0_cnt_next [13] };
  assign _0929_ = 64'b0000000000000000000000000000000011101111111111111111111111111111 >> { _0503_, _0336_, _0500_, _0839_, _0501_, _0502_ };
  assign _0030_ = 8'b11110100 >> { _0913_, _0837_, _0929_ };
  assign \dma_top.de_ack  = 8'b01000000 >> { _0837_, _0503_, _0907_ };
  assign _0077_ = 4'b1000 >> { \dma_top.ch0_csr [5], \dma_top.de_ack  };
  assign _0391_ = 4'b1000 >> { ts_wbs_data_i[21], select_slave };
  assign _0390_ = 4'b1000 >> { select_slave, ts_wbs_data_i[1] };
  assign _0389_ = 4'b1000 >> { ts_wbs_data_i[20], select_slave };
  assign _0388_ = 4'b1000 >> { ts_wbs_data_i[18], select_slave };
  assign _0387_ = 4'b1000 >> { select_slave, ts_wbs_data_i[16] };
  assign _0386_ = 4'b1000 >> { ts_wbs_data_i[14], select_slave };
  assign _0385_ = 4'b1000 >> { select_slave, ts_wbs_data_i[12] };
  assign _0384_ = 4'b1000 >> { ts_wbs_data_i[26], select_slave };
  assign _0383_ = 4'b1000 >> { ts_wbs_data_i[10], select_slave };
  assign _0382_ = 4'b1000 >> { ts_wbs_data_i[5], select_slave };
  assign _0381_ = 4'b1000 >> { ts_wbs_data_i[7], select_slave };
  assign _0380_ = 4'b1000 >> { ts_wbs_data_i[27], select_slave };
  assign _0379_ = 4'b1000 >> { ts_wbs_data_i[25], select_slave };
  assign _0378_ = 4'b1000 >> { ts_wbs_data_i[30], select_slave };
  assign _0377_ = 4'b1000 >> { ts_wbs_data_i[3], select_slave };
  assign _0376_ = 4'b1000 >> { ts_wbs_data_i[15], select_slave };
  assign _0375_ = 4'b1000 >> { ts_wbs_data_i[17], select_slave };
  assign _0374_ = 4'b1000 >> { ts_wbs_data_i[23], select_slave };
  assign _0373_ = 4'b1000 >> { ts_wbs_data_i[24], select_slave };
  assign _0372_ = 4'b1000 >> { ts_wbs_data_i[28], select_slave };
  assign _0371_ = 4'b1000 >> { select_slave, ts_wbs_data_i[13] };
  assign _0370_ = 4'b1000 >> { ts_wbs_data_i[11], select_slave };
  assign _0369_ = 4'b1000 >> { ts_wbs_data_i[9], select_slave };
  assign _0368_ = 4'b1000 >> { ts_wbs_data_i[22], select_slave };
  assign _0367_ = 4'b1000 >> { ts_wbs_data_i[19], select_slave };
  assign _0366_ = 4'b1000 >> { ts_wbs_data_i[8], select_slave };
  assign _0365_ = 4'b1000 >> { ts_wbs_data_i[6], select_slave };
  assign _0364_ = 4'b1000 >> { ts_wbs_data_i[4], select_slave };
  assign _0363_ = 4'b1000 >> { ts_wbs_data_i[2], select_slave };
  assign _0362_ = 4'b1000 >> { ts_wbs_data_i[29], select_slave };
  assign _0360_ = 4'b1000 >> { ts_wbs_data_i[0], select_slave };
  assign tm_wbm_data_o[0] = 16'b0000110100000000 >> { _0458_, select_master, select_slave, _0911_ };
  assign tm_wbm_data_o[29] = 16'b0000110100000000 >> { _0464_, select_master, select_slave, _0911_ };
  assign tm_wbm_data_o[2] = 16'b0000110100000000 >> { _0470_, select_master, select_slave, _0911_ };
  assign tm_wbm_data_o[19] = 16'b0000110100000000 >> { _0456_, select_master, select_slave, _0911_ };
  assign tm_wbm_data_o[22] = 16'b0000110100000000 >> { _0476_, select_master, select_slave, _0911_ };
  assign tm_wbm_data_o[24] = 16'b0000110100000000 >> { _0469_, select_master, select_slave, _0911_ };
  assign tm_wbm_data_o[23] = 16'b0000110100000000 >> { _0475_, select_master, select_slave, _0911_ };
  assign tm_wbm_data_o[17] = 16'b0000110100000000 >> { _0482_, select_master, select_slave, _0911_ };
  assign tm_wbm_data_o[15] = 16'b0000110100000000 >> { _0463_, select_master, select_slave, _0911_ };
  assign tm_wbm_data_o[25] = 16'b0000110100000000 >> { _0474_, select_master, select_slave, _0911_ };
  assign tm_wbm_data_o[27] = 16'b0000110100000000 >> { _0466_, select_master, select_slave, _0911_ };
  assign tm_wbm_data_o[26] = 16'b0000110100000000 >> { _0468_, select_master, select_slave, _0911_ };
  assign tm_wbm_data_o[18] = 16'b0000110100000000 >> { _0472_, select_master, select_slave, _0911_ };
  assign tm_wbm_data_o[20] = 16'b0000110100000000 >> { _0457_, select_master, select_slave, _0911_ };
  assign _0350_ = 16'b1100001110101010 >> { _0916_, _0359_, _0358_, \dma_top.ch0_txsz [17] };
  assign _0349_ = 8'b01011100 >> { _0916_, _0010_, _0358_ };
  assign _0348_ = 32'd4228098730 >> { _0916_, _0357_, _0359_, _0358_, \dma_top.ch0_txsz [18] };
  assign _0347_ = 16'b0011110010101010 >> { _0916_, _0356_, _0902_, _0278_ };
  assign _0346_ = 16'b0011110010101010 >> { _0916_, _0355_, _0903_, _0012_ };
  assign _0345_ = 32'd3476073130 >> { _0916_, _0353_, _0902_, _0356_, _0011_ };
  assign _0344_ = 32'd3476073130 >> { _0916_, _0352_, _0903_, _0355_, _0013_ };
  assign _0343_ = 64'b1111111111111100000000000000001110101010101010101010101010101010 >> { _0916_, _0351_, _0357_, _0359_, _0358_, \dma_top.ch0_txsz [19] };
  assign _0055_ = 8'b01001111 >> { _0916_, _0706_, _0708_ };
  assign _0008_ = 64'b1111111111111111111111111111111100010000000000000000000000000000 >> { \dma_top.de_ack , _0831_, _0827_, _0753_, _0699_, \dma_top.slv0_adr [2] };
  assign _0570_ = 32'd4042312874 >> { _0914_, _0912_, \dma_top.slv0_dout [3], _0107_, \dma_top.de_csr [3] };
  assign _0571_ = 32'd4042312874 >> { _0914_, _0912_, \dma_top.slv0_dout [21], \dma_top.u2.adr1_cnt [19], _0063_ };
  assign _0572_ = 32'd4042312874 >> { _0914_, _0912_, \dma_top.slv0_dout [16], \dma_top.u2.adr1_cnt [14], _0249_ };
  assign tm_wbm_data_o[3] = 16'b0000110100000000 >> { _0459_, select_master, select_slave, _0911_ };
  assign _0561_ = 32'd4042312874 >> { _0914_, _0912_, \dma_top.slv0_dout [18], _0109_, _0547_ };
  assign _0569_ = 32'd4042312874 >> { _0914_, _0912_, \dma_top.slv0_dout [8], _0248_, \dma_top.de_csr [8] };
  assign _0105_ = 8'b10101100 >> { _0917_, _0022_, _0333_ };
  assign _0566_ = 32'd4042312874 >> { _0914_, _0912_, \dma_top.slv0_dout [14], _0112_, _0061_ };
  assign _0567_ = 32'd4042312874 >> { _0914_, _0912_, \dma_top.slv0_dout [22], \dma_top.u2.adr1_cnt [20], _0544_ };
  assign _0562_ = 32'd4042312874 >> { _0914_, _0912_, \dma_top.slv0_dout [26], \dma_top.u2.adr1_cnt [24], _0541_ };
  assign _0564_ = 32'd4042312874 >> { _0914_, _0912_, \dma_top.slv0_dout [23], \dma_top.u2.adr1_cnt [21], _0543_ };
  assign _0245_ = 8'b10101100 >> { _0917_, _0025_, \dma_top.u2.adr1_cnt_next [25] };
  assign _0563_ = 32'd4042312874 >> { _0914_, _0912_, \dma_top.slv0_dout [17], \dma_top.u2.adr1_cnt [15], _0548_ };
  assign _0100_ = 8'b10101100 >> { _0917_, _0268_, \dma_top.u2.adr1_cnt_next [16] };
  assign _0568_ = 32'd4042312874 >> { _0914_, _0912_, \dma_top.slv0_dout [13], _0110_, _0060_ };
  assign _0106_ = 8'b10101100 >> { _0917_, _0019_, _0332_ };
  assign _0565_ = 32'd4042312874 >> { _0914_, _0912_, \dma_top.slv0_dout [9], _0451_, \dma_top.de_csr [9] };
  assign _0162_ = 32'd4042312874 >> { _0913_, _0912_, \dma_top.slv0_dout [2], \dma_top.u2.adr0_cnt [0], _0126_ };
  assign _0237_ = 32'd4042312874 >> { \dma_top.u0.u0.ch_txsz_we , _0912_, \dma_top.slv0_dout [5], _0207_, \dma_top.de_csr [5] };
  assign _0159_ = 32'd4042312874 >> { _0913_, _0912_, \dma_top.slv0_dout [29], \dma_top.u2.adr0_cnt [27], _0539_ };
  assign _0171_ = 32'd4042312874 >> { _0913_, _0912_, \dma_top.slv0_dout [5], \dma_top.u2.adr0_cnt [3], \dma_top.de_csr [5] };
  assign _0261_ = 32'd4042312874 >> { _0914_, _0912_, \dma_top.slv0_dout [10], _0111_, \dma_top.de_csr [10] };
  assign _0167_ = 32'd4042312874 >> { _0913_, _0912_, \dma_top.slv0_dout [10], _0341_, \dma_top.de_csr [10] };
  assign _0231_ = 32'd4042312874 >> { \dma_top.u0.u0.ch_txsz_we , _0912_, \dma_top.slv0_dout [10], _0432_, \dma_top.de_csr [10] };
  assign _0253_ = 32'd4042312874 >> { _0914_, _0912_, \dma_top.slv0_dout [28], \dma_top.u2.adr1_cnt [26], _0065_ };
  assign _0164_ = 32'd4042312874 >> { _0913_, _0912_, \dma_top.slv0_dout [22], \dma_top.u2.adr0_cnt [20], _0544_ };
  assign _0266_ = 32'd4042312874 >> { _0914_, _0912_, \dma_top.slv0_dout [4], _0246_, \dma_top.de_csr [4] };
  assign _0169_ = 32'd4042312874 >> { _0913_, _0912_, \dma_top.slv0_dout [7], \dma_top.u2.adr0_cnt [5], \dma_top.de_csr [7] };
  assign _0161_ = 32'd4042312874 >> { _0913_, _0912_, \dma_top.slv0_dout [28], \dma_top.u2.adr0_cnt [26], _0065_ };
  assign _0229_ = 32'd4042312874 >> { \dma_top.u0.u0.ch_txsz_we , _0912_, \dma_top.slv0_dout [4], _0204_, \dma_top.de_csr [4] };
  assign _0257_ = 32'd4042312874 >> { _0914_, _0912_, \dma_top.slv0_dout [11], _0247_, \dma_top.de_csr [11] };
  assign _0255_ = 32'd4042312874 >> { _0914_, _0912_, \dma_top.slv0_dout [7], _0114_, \dma_top.de_csr [7] };
  assign _0230_ = 32'd4042312874 >> { \dma_top.u0.u0.ch_txsz_we , _0912_, \dma_top.slv0_dout [2], _0205_, _0126_ };
  assign _0170_ = 32'd4042312874 >> { _0913_, _0912_, \dma_top.slv0_dout [6], \dma_top.u2.adr0_cnt [4], \dma_top.de_csr [6] };
  assign _0232_ = 32'd4042312874 >> { \dma_top.u0.u0.ch_txsz_we , _0912_, \dma_top.slv0_dout [11], _0431_, \dma_top.de_csr [11] };
  assign _0263_ = 32'd4042312874 >> { _0914_, _0912_, \dma_top.slv0_dout [2], _0453_, _0126_ };
  assign _0521_ = 4'b0100 >> { ts_wbs_data_i[30], select_slave };
  assign _0070_ = 8'b10101100 >> { \dma_top.u0.u0.ch_csr_we , _0546_, \dma_top.slv0_dout [4] };
  assign \dma_top.u0.int_maska_we  = 64'b0000000100000000000000000000000000000000000000000000000000000000 >> { _0752_, \dma_top.slv0_adr [2], _0827_, _0699_, _0743_, _0709_ };
  assign _0534_ = 4'b0100 >> { ts_wbs_data_i[19], select_slave };
  assign _0097_ = 8'b10101100 >> { _0917_, _0270_, \dma_top.u2.adr1_cnt_next [23] };
  assign _0525_ = 4'b0100 >> { ts_wbs_data_i[26], select_slave };
  assign _0527_ = 4'b0100 >> { ts_wbs_data_i[24], select_slave };
  assign _0517_ = 4'b0100 >> { ts_wbs_data_i[3], select_slave };
  assign _0098_ = 8'b10101100 >> { _0917_, _0271_, \dma_top.u2.adr1_cnt_next [21] };
  assign _0104_ = 8'b10101100 >> { _0917_, _0573_, \dma_top.u2.adr1_cnt_next [12] };
  assign _0165_ = 32'd4042312874 >> { _0913_, _0912_, \dma_top.slv0_dout [19], \dma_top.u2.adr0_cnt [17], _0546_ };
  assign _0093_ = 8'b10101100 >> { _0917_, _0269_, \dma_top.u2.adr1_cnt_next [24] };
  assign _0510_ = 4'b0100 >> { ts_wbs_data_i[9], select_slave };
  assign _0512_ = 4'b0100 >> { ts_wbs_data_i[7], select_slave };
  assign _0509_ = 4'b0100 >> { ts_wbs_data_i[10], select_slave };
  assign tm_wbm_data_o[13] = 16'b0000110100000000 >> { _0483_, select_master, select_slave, _0911_ };
  assign _0009_ = 64'b1111110011111111000000110000000010101010101010101010101010101010 >> { _0916_, _0354_, _0903_, _0352_, _0355_, _0279_ };
  assign _0260_ = 32'd4042312874 >> { _0914_, _0912_, \dma_top.slv0_dout [24], \dma_top.u2.adr1_cnt [22], _0064_ };
  assign _0017_ = 8'b10101100 >> { _0917_, _0276_, \dma_top.u2.adr1_cnt_next [3] };
  assign _0533_ = 4'b0100 >> { ts_wbs_data_i[2], select_slave };
  assign _0531_ = 4'b0100 >> { ts_wbs_data_i[20], select_slave };
  assign _0099_ = 8'b10101100 >> { _0917_, _0579_, \dma_top.u2.adr1_cnt_next [19] };
  assign _0095_ = 8'b10101100 >> { _0917_, _0274_, \dma_top.u2.adr1_cnt_next [15] };
  assign _0163_ = 32'd4042312874 >> { _0913_, _0912_, \dma_top.slv0_dout [25], \dma_top.u2.adr0_cnt [23], _0542_ };
  assign _0516_ = 4'b0100 >> { ts_wbs_data_i[4], select_slave };
  assign _0526_ = 4'b0100 >> { ts_wbs_data_i[25], select_slave };
  assign _0532_ = 4'b0100 >> { ts_wbs_data_i[15], select_slave };
  assign tm_wbm_data_o[7] = 16'b0000110100000000 >> { _0473_, select_master, select_slave, _0911_ };
  assign _0518_ = 4'b0100 >> { ts_wbs_data_i[0], select_slave };
  assign _0505_ = 4'b0100 >> { ts_wbs_data_i[14], select_slave };
  assign _0122_ = 8'b10101100 >> { \dma_top.u0.u0.ch_csr_we , _0547_, \dma_top.slv0_dout [3] };
  assign _0014_ = 32'd4294965384 >> { _0914_, _0503_, _0837_, _0487_, _0336_ };
  assign _0508_ = 4'b0100 >> { ts_wbs_data_i[11], select_slave };
  assign _0233_ = 32'd4042312874 >> { \dma_top.u0.u0.ch_txsz_we , _0912_, \dma_top.slv0_dout [6], _0206_, \dma_top.de_csr [6] };
  assign _0235_ = 32'd4042312874 >> { \dma_top.u0.u0.ch_txsz_we , _0912_, \dma_top.slv0_dout [7], _0203_, \dma_top.de_csr [7] };
  assign _0103_ = 8'b10101100 >> { _0917_, _0574_, _0334_ };
  assign \dma_top.u0.int_maskb_we  = 64'b0000000100000000000000000000000000000000000000000000000000000000 >> { _0743_, _0752_, _0827_, _0699_, \dma_top.slv0_adr [2], _0709_ };
  assign _0259_ = 32'd4042312874 >> { _0914_, _0912_, \dma_top.slv0_dout [25], \dma_top.u2.adr1_cnt [23], _0542_ };
  assign _0536_ = 4'b0100 >> { ts_wbs_data_i[17], select_slave };
  assign _0535_ = 4'b0100 >> { ts_wbs_data_i[18], select_slave };
  assign \dma_top.u0.csr_we  = 64'b0000000000000001000000000000000000000000000000000000000000000000 >> { _0827_, _0752_, \dma_top.slv0_adr [2], _0743_, _0709_, _0699_ };
  assign _0264_ = 32'd4042312874 >> { _0914_, _0912_, \dma_top.slv0_dout [20], \dma_top.u2.adr1_cnt [18], _0062_ };
  assign _0094_ = 8'b10101100 >> { _0917_, _0575_, \dma_top.u2.adr1_cnt_next [20] };
  assign _0511_ = 4'b0100 >> { ts_wbs_data_i[8], select_slave };
  assign _0102_ = 8'b10101100 >> { _0917_, _0576_, _0335_ };
  assign _0530_ = 4'b0100 >> { ts_wbs_data_i[21], select_slave };
  assign _0932_[0] = 4'b0110 >> { \dma_top.u2.u0.out_r [16], \dma_top.u2.adr0_cnt [16] };
  assign tm_wbm_data_o[1] = 16'b0000110100000000 >> { _0465_, select_master, select_slave, _0911_ };
  assign _0529_ = 4'b0100 >> { ts_wbs_data_i[22], select_slave };
  assign _0267_ = 32'd4042312874 >> { _0914_, _0912_, \dma_top.slv0_dout [5], _0113_, \dma_top.de_csr [5] };
  assign _0528_ = 4'b0100 >> { ts_wbs_data_i[23], select_slave };
  assign _0083_ = 64'b1111111111111111111111111111111100010000000000000000000000000000 >> { \dma_top.u0.u0.ch_done_we , _0831_, _0827_, _0753_, _0699_, \dma_top.slv0_adr [2] };
  assign \dma_top.u0.int_srca [0] = 4'b0100 >> { _0128_, _0844_ };
  assign _0523_ = 4'b0100 >> { ts_wbs_data_i[28], select_slave };
  assign _0015_ = 8'b10101100 >> { _0917_, _0578_, \dma_top.u2.adr1_cnt_next [1] };
  assign _0515_ = 4'b0100 >> { ts_wbs_data_i[5], select_slave };
  assign _0256_ = 32'd4042312874 >> { _0914_, _0912_, \dma_top.slv0_dout [19], \dma_top.u2.adr1_cnt [17], _0546_ };
  assign tm_wbm_data_o[11] = 16'b0000110100000000 >> { _0481_, select_master, select_slave, _0911_ };
  assign tm_wbm_data_o[12] = 16'b0000110100000000 >> { _0462_, select_master, select_slave, _0911_ };
  assign _0096_ = 8'b10101100 >> { _0917_, _0577_, \dma_top.u2.adr1_cnt_next [6] };
  assign _0524_ = 4'b0100 >> { ts_wbs_data_i[27], select_slave };
  assign _0514_ = 4'b0100 >> { ts_wbs_data_i[6], select_slave };
  assign _0069_ = 8'b10101100 >> { \dma_top.u0.u0.ch_csr_we , _0548_, \dma_top.slv0_dout [2] };
  assign _0522_ = 4'b0100 >> { ts_wbs_data_i[29], select_slave };
  assign _0101_ = 8'b10101100 >> { _0917_, _0580_, \dma_top.u2.adr1_cnt_next [14] };
  assign _0172_ = 32'd4042312874 >> { _0913_, _0912_, \dma_top.slv0_dout [4], \dma_top.u2.adr0_cnt [2], \dma_top.de_csr [4] };
  assign _0930_ = 2'b01 >> rst_i;
  adder_carry _2113_ (
    .cin(_0931_[12]),
    .g(1'b0),
    .p(1'b0),
    .sumout(_0081_)
  );
  adder_carry _2114_ (
    .cin(_0931_[0]),
    .cout(_0931_[1]),
    .g(\dma_top.u2.u0.out_r [16]),
    .p(_0932_[0]),
    .sumout(\dma_top.u2.adr0_cnt_next [16])
  );
  adder_carry _2115_ (
    .cin(_0931_[10]),
    .cout(_0931_[11]),
    .g(1'b0),
    .p(\dma_top.u2.adr0_cnt [26]),
    .sumout(\dma_top.u2.adr0_cnt_next [26])
  );
  adder_carry _2116_ (
    .cin(_0931_[11]),
    .cout(_0931_[12]),
    .g(1'b0),
    .p(\dma_top.u2.adr0_cnt [27]),
    .sumout(\dma_top.u2.adr0_cnt_next [27])
  );
  adder_carry _2117_ (
    .cin(_0931_[1]),
    .cout(_0931_[2]),
    .g(1'b0),
    .p(\dma_top.u2.adr0_cnt [17]),
    .sumout(\dma_top.u2.adr0_cnt_next [17])
  );
  adder_carry _2118_ (
    .cin(_0931_[2]),
    .cout(_0931_[3]),
    .g(1'b0),
    .p(\dma_top.u2.adr0_cnt [18]),
    .sumout(\dma_top.u2.adr0_cnt_next [18])
  );
  adder_carry _2119_ (
    .cin(_0931_[3]),
    .cout(_0931_[4]),
    .g(1'b0),
    .p(\dma_top.u2.adr0_cnt [19]),
    .sumout(\dma_top.u2.adr0_cnt_next [19])
  );
  adder_carry _2120_ (
    .cin(_0931_[4]),
    .cout(_0931_[5]),
    .g(1'b0),
    .p(\dma_top.u2.adr0_cnt [20]),
    .sumout(\dma_top.u2.adr0_cnt_next [20])
  );
  adder_carry _2121_ (
    .cin(_0931_[5]),
    .cout(_0931_[6]),
    .g(1'b0),
    .p(\dma_top.u2.adr0_cnt [21]),
    .sumout(\dma_top.u2.adr0_cnt_next [21])
  );
  adder_carry _2122_ (
    .cin(_0931_[6]),
    .cout(_0931_[7]),
    .g(1'b0),
    .p(\dma_top.u2.adr0_cnt [22]),
    .sumout(\dma_top.u2.adr0_cnt_next [22])
  );
  adder_carry _2123_ (
    .cin(_0931_[7]),
    .cout(_0931_[8]),
    .g(1'b0),
    .p(\dma_top.u2.adr0_cnt [23]),
    .sumout(\dma_top.u2.adr0_cnt_next [23])
  );
  adder_carry _2124_ (
    .cin(_0931_[8]),
    .cout(_0931_[9]),
    .g(1'b0),
    .p(\dma_top.u2.adr0_cnt [24]),
    .sumout(\dma_top.u2.adr0_cnt_next [24])
  );
  adder_carry _2125_ (
    .cin(_0931_[9]),
    .cout(_0931_[10]),
    .g(1'b0),
    .p(\dma_top.u2.adr0_cnt [25]),
    .sumout(\dma_top.u2.adr0_cnt_next [25])
  );
  adder_carry _2126_ (
    .cout(_0931_[0]),
    .g(1'b0),
    .p(1'b0)
  );
  adder_carry _2127_ (
    .cin(_0933_[12]),
    .g(1'b0),
    .p(1'b0),
    .sumout(_0079_)
  );
  adder_carry _2128_ (
    .cin(_0933_[0]),
    .cout(_0933_[1]),
    .g(\dma_top.u2.u1.out_r [16]),
    .p(_0934_[0]),
    .sumout(\dma_top.u2.adr1_cnt_next [16])
  );
  adder_carry _2129_ (
    .cin(_0933_[10]),
    .cout(_0933_[11]),
    .g(1'b0),
    .p(\dma_top.u2.adr1_cnt [26]),
    .sumout(\dma_top.u2.adr1_cnt_next [26])
  );
  adder_carry _2130_ (
    .cin(_0933_[11]),
    .cout(_0933_[12]),
    .g(1'b0),
    .p(\dma_top.u2.adr1_cnt [27]),
    .sumout(\dma_top.u2.adr1_cnt_next [27])
  );
  adder_carry _2131_ (
    .cin(_0933_[1]),
    .cout(_0933_[2]),
    .g(1'b0),
    .p(\dma_top.u2.adr1_cnt [17]),
    .sumout(\dma_top.u2.adr1_cnt_next [17])
  );
  adder_carry _2132_ (
    .cin(_0933_[2]),
    .cout(_0933_[3]),
    .g(1'b0),
    .p(\dma_top.u2.adr1_cnt [18]),
    .sumout(\dma_top.u2.adr1_cnt_next [18])
  );
  adder_carry _2133_ (
    .cin(_0933_[3]),
    .cout(_0933_[4]),
    .g(1'b0),
    .p(\dma_top.u2.adr1_cnt [19]),
    .sumout(\dma_top.u2.adr1_cnt_next [19])
  );
  adder_carry _2134_ (
    .cin(_0933_[4]),
    .cout(_0933_[5]),
    .g(1'b0),
    .p(\dma_top.u2.adr1_cnt [20]),
    .sumout(\dma_top.u2.adr1_cnt_next [20])
  );
  adder_carry _2135_ (
    .cin(_0933_[5]),
    .cout(_0933_[6]),
    .g(1'b0),
    .p(\dma_top.u2.adr1_cnt [21]),
    .sumout(\dma_top.u2.adr1_cnt_next [21])
  );
  adder_carry _2136_ (
    .cin(_0933_[6]),
    .cout(_0933_[7]),
    .g(1'b0),
    .p(\dma_top.u2.adr1_cnt [22]),
    .sumout(\dma_top.u2.adr1_cnt_next [22])
  );
  adder_carry _2137_ (
    .cin(_0933_[7]),
    .cout(_0933_[8]),
    .g(1'b0),
    .p(\dma_top.u2.adr1_cnt [23]),
    .sumout(\dma_top.u2.adr1_cnt_next [23])
  );
  adder_carry _2138_ (
    .cin(_0933_[8]),
    .cout(_0933_[9]),
    .g(1'b0),
    .p(\dma_top.u2.adr1_cnt [24]),
    .sumout(\dma_top.u2.adr1_cnt_next [24])
  );
  adder_carry _2139_ (
    .cin(_0933_[9]),
    .cout(_0933_[10]),
    .g(1'b0),
    .p(\dma_top.u2.adr1_cnt [25]),
    .sumout(\dma_top.u2.adr1_cnt_next [25])
  );
  adder_carry _2140_ (
    .cout(_0933_[0]),
    .g(1'b0),
    .p(1'b0)
  );
  assign { \dma_top.slv0_adr [31:10], \dma_top.slv0_adr [1:0] } = 24'bxxxxxxxxxxxxxxxxxxxxxxxx;
  assign { \dma_top.ch0_txsz [31:27], \dma_top.ch0_txsz [15:12] } = { 5'b00000, \dma_top.u0.u0.ch_sz_inf , 3'b000 };
  assign { \dma_top.ch0_csr [31:23], \dma_top.ch0_csr [20], \dma_top.ch0_csr [12:11], \dma_top.ch0_csr [9], \dma_top.ch0_csr [0] } = { 9'b000000000, \dma_top.u0.u0.ch_err , \dma_top.u0.u0.ch_err , \dma_top.u0.u0.ch_done , 1'b0, \dma_top.u0.u0.ch_enable  };
  assign \dma_top.u0.int_srcb [31:1] = 31'b0000000000000000000000000000000;
  assign \dma_top.u0.int_srca [31:1] = 31'b0000000000000000000000000000000;
  assign _0934_[13:1] = \dma_top.u2.adr1_cnt [29:17];
  assign _0932_[13:1] = \dma_top.u2.adr0_cnt [29:17];
  assign \dma_top.u2.u0.out_r [15:0] = \dma_top.u2.adr0_cnt_next [15:0];
  assign \dma_top.u2.u1.out_r [15:0] = \dma_top.u2.adr1_cnt_next [15:0];
endmodule
