Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Dec  6 18:10:39 2020
| Host         : Neilsons running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab7_1_timing_summary_routed.rpt -pb lab7_1_timing_summary_routed.pb -rpx lab7_1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab7_1
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (69)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (493)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (69)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: slowed_clk_for_button/num_reg[15]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: top_inst/clk_wiz_0_inst/num_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: top_inst/clk_wiz_0_inst/num_reg[21]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (493)
--------------------------------------------------
 There are 493 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.438        0.000                      0                   41        0.105        0.000                      0                   41        4.500        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.438        0.000                      0                   41        0.105        0.000                      0                   41        4.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.438ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.438ns  (required time - arrival time)
  Source:                 top_inst/clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/clk_wiz_0_inst/num_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 2.016ns (45.221%)  route 2.442ns (54.779%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.566     5.087    top_inst/clk_wiz_0_inst/clk
    SLICE_X32Y47         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  top_inst/clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.720     6.263    top_inst/clk_wiz_0_inst/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.359 r  top_inst/clk_wiz_0_inst/CLK_BUFG_inst/O
                         net (fo=87, routed)          1.722     8.081    top_inst/clk_wiz_0_inst/CLK_BUFG
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.755 r  top_inst/clk_wiz_0_inst/num_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.755    top_inst/clk_wiz_0_inst/num_reg[0]_i_1__0_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.869 r  top_inst/clk_wiz_0_inst/num_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.869    top_inst/clk_wiz_0_inst/num_reg[4]_i_1__0_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.983 r  top_inst/clk_wiz_0_inst/num_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     8.983    top_inst/clk_wiz_0_inst/num_reg[8]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.097 r  top_inst/clk_wiz_0_inst/num_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.097    top_inst/clk_wiz_0_inst/num_reg[12]_i_1__0_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.211 r  top_inst/clk_wiz_0_inst/num_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.211    top_inst/clk_wiz_0_inst/num_reg[16]_i_1_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.545 r  top_inst/clk_wiz_0_inst/num_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.545    top_inst/clk_wiz_0_inst/num_reg[20]_i_1_n_6
    SLICE_X32Y52         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.436    14.777    top_inst/clk_wiz_0_inst/clk
    SLICE_X32Y52         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[21]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X32Y52         FDRE (Setup_fdre_C_D)        0.062    14.983    top_inst/clk_wiz_0_inst/num_reg[21]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                          -9.545    
  -------------------------------------------------------------------
                         slack                                  5.438    

Slack (MET) :             5.549ns  (required time - arrival time)
  Source:                 top_inst/clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/clk_wiz_0_inst/num_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.347ns  (logic 1.905ns (43.822%)  route 2.442ns (56.178%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.566     5.087    top_inst/clk_wiz_0_inst/clk
    SLICE_X32Y47         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  top_inst/clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.720     6.263    top_inst/clk_wiz_0_inst/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.359 r  top_inst/clk_wiz_0_inst/CLK_BUFG_inst/O
                         net (fo=87, routed)          1.722     8.081    top_inst/clk_wiz_0_inst/CLK_BUFG
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.755 r  top_inst/clk_wiz_0_inst/num_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.755    top_inst/clk_wiz_0_inst/num_reg[0]_i_1__0_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.869 r  top_inst/clk_wiz_0_inst/num_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.869    top_inst/clk_wiz_0_inst/num_reg[4]_i_1__0_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.983 r  top_inst/clk_wiz_0_inst/num_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     8.983    top_inst/clk_wiz_0_inst/num_reg[8]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.097 r  top_inst/clk_wiz_0_inst/num_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.097    top_inst/clk_wiz_0_inst/num_reg[12]_i_1__0_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.211 r  top_inst/clk_wiz_0_inst/num_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.211    top_inst/clk_wiz_0_inst/num_reg[16]_i_1_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.434 r  top_inst/clk_wiz_0_inst/num_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.434    top_inst/clk_wiz_0_inst/num_reg[20]_i_1_n_7
    SLICE_X32Y52         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.436    14.777    top_inst/clk_wiz_0_inst/clk
    SLICE_X32Y52         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[20]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X32Y52         FDRE (Setup_fdre_C_D)        0.062    14.983    top_inst/clk_wiz_0_inst/num_reg[20]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                  5.549    

Slack (MET) :             5.552ns  (required time - arrival time)
  Source:                 top_inst/clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/clk_wiz_0_inst/num_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.344ns  (logic 1.902ns (43.783%)  route 2.442ns (56.217%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.566     5.087    top_inst/clk_wiz_0_inst/clk
    SLICE_X32Y47         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  top_inst/clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.720     6.263    top_inst/clk_wiz_0_inst/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.359 r  top_inst/clk_wiz_0_inst/CLK_BUFG_inst/O
                         net (fo=87, routed)          1.722     8.081    top_inst/clk_wiz_0_inst/CLK_BUFG
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.755 r  top_inst/clk_wiz_0_inst/num_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.755    top_inst/clk_wiz_0_inst/num_reg[0]_i_1__0_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.869 r  top_inst/clk_wiz_0_inst/num_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.869    top_inst/clk_wiz_0_inst/num_reg[4]_i_1__0_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.983 r  top_inst/clk_wiz_0_inst/num_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     8.983    top_inst/clk_wiz_0_inst/num_reg[8]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.097 r  top_inst/clk_wiz_0_inst/num_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.097    top_inst/clk_wiz_0_inst/num_reg[12]_i_1__0_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.431 r  top_inst/clk_wiz_0_inst/num_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.431    top_inst/clk_wiz_0_inst/num_reg[16]_i_1_n_6
    SLICE_X32Y51         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.436    14.777    top_inst/clk_wiz_0_inst/clk
    SLICE_X32Y51         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[17]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X32Y51         FDRE (Setup_fdre_C_D)        0.062    14.983    top_inst/clk_wiz_0_inst/num_reg[17]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                          -9.431    
  -------------------------------------------------------------------
                         slack                                  5.552    

Slack (MET) :             5.573ns  (required time - arrival time)
  Source:                 top_inst/clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/clk_wiz_0_inst/num_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.881ns (43.510%)  route 2.442ns (56.490%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.566     5.087    top_inst/clk_wiz_0_inst/clk
    SLICE_X32Y47         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  top_inst/clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.720     6.263    top_inst/clk_wiz_0_inst/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.359 r  top_inst/clk_wiz_0_inst/CLK_BUFG_inst/O
                         net (fo=87, routed)          1.722     8.081    top_inst/clk_wiz_0_inst/CLK_BUFG
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.755 r  top_inst/clk_wiz_0_inst/num_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.755    top_inst/clk_wiz_0_inst/num_reg[0]_i_1__0_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.869 r  top_inst/clk_wiz_0_inst/num_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.869    top_inst/clk_wiz_0_inst/num_reg[4]_i_1__0_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.983 r  top_inst/clk_wiz_0_inst/num_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     8.983    top_inst/clk_wiz_0_inst/num_reg[8]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.097 r  top_inst/clk_wiz_0_inst/num_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.097    top_inst/clk_wiz_0_inst/num_reg[12]_i_1__0_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.410 r  top_inst/clk_wiz_0_inst/num_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.410    top_inst/clk_wiz_0_inst/num_reg[16]_i_1_n_4
    SLICE_X32Y51         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.436    14.777    top_inst/clk_wiz_0_inst/clk
    SLICE_X32Y51         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[19]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X32Y51         FDRE (Setup_fdre_C_D)        0.062    14.983    top_inst/clk_wiz_0_inst/num_reg[19]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                          -9.410    
  -------------------------------------------------------------------
                         slack                                  5.573    

Slack (MET) :             5.647ns  (required time - arrival time)
  Source:                 top_inst/clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/clk_wiz_0_inst/num_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 1.807ns (42.527%)  route 2.442ns (57.473%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.566     5.087    top_inst/clk_wiz_0_inst/clk
    SLICE_X32Y47         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  top_inst/clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.720     6.263    top_inst/clk_wiz_0_inst/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.359 r  top_inst/clk_wiz_0_inst/CLK_BUFG_inst/O
                         net (fo=87, routed)          1.722     8.081    top_inst/clk_wiz_0_inst/CLK_BUFG
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.755 r  top_inst/clk_wiz_0_inst/num_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.755    top_inst/clk_wiz_0_inst/num_reg[0]_i_1__0_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.869 r  top_inst/clk_wiz_0_inst/num_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.869    top_inst/clk_wiz_0_inst/num_reg[4]_i_1__0_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.983 r  top_inst/clk_wiz_0_inst/num_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     8.983    top_inst/clk_wiz_0_inst/num_reg[8]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.097 r  top_inst/clk_wiz_0_inst/num_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.097    top_inst/clk_wiz_0_inst/num_reg[12]_i_1__0_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.336 r  top_inst/clk_wiz_0_inst/num_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.336    top_inst/clk_wiz_0_inst/num_reg[16]_i_1_n_5
    SLICE_X32Y51         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.436    14.777    top_inst/clk_wiz_0_inst/clk
    SLICE_X32Y51         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[18]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X32Y51         FDRE (Setup_fdre_C_D)        0.062    14.983    top_inst/clk_wiz_0_inst/num_reg[18]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                          -9.336    
  -------------------------------------------------------------------
                         slack                                  5.647    

Slack (MET) :             5.663ns  (required time - arrival time)
  Source:                 top_inst/clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/clk_wiz_0_inst/num_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 1.791ns (42.309%)  route 2.442ns (57.691%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.566     5.087    top_inst/clk_wiz_0_inst/clk
    SLICE_X32Y47         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  top_inst/clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.720     6.263    top_inst/clk_wiz_0_inst/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.359 r  top_inst/clk_wiz_0_inst/CLK_BUFG_inst/O
                         net (fo=87, routed)          1.722     8.081    top_inst/clk_wiz_0_inst/CLK_BUFG
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.755 r  top_inst/clk_wiz_0_inst/num_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.755    top_inst/clk_wiz_0_inst/num_reg[0]_i_1__0_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.869 r  top_inst/clk_wiz_0_inst/num_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.869    top_inst/clk_wiz_0_inst/num_reg[4]_i_1__0_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.983 r  top_inst/clk_wiz_0_inst/num_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     8.983    top_inst/clk_wiz_0_inst/num_reg[8]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.097 r  top_inst/clk_wiz_0_inst/num_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.097    top_inst/clk_wiz_0_inst/num_reg[12]_i_1__0_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.320 r  top_inst/clk_wiz_0_inst/num_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.320    top_inst/clk_wiz_0_inst/num_reg[16]_i_1_n_7
    SLICE_X32Y51         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.436    14.777    top_inst/clk_wiz_0_inst/clk
    SLICE_X32Y51         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[16]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X32Y51         FDRE (Setup_fdre_C_D)        0.062    14.983    top_inst/clk_wiz_0_inst/num_reg[16]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                  5.663    

Slack (MET) :             5.666ns  (required time - arrival time)
  Source:                 top_inst/clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/clk_wiz_0_inst/num_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 1.788ns (42.268%)  route 2.442ns (57.732%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.566     5.087    top_inst/clk_wiz_0_inst/clk
    SLICE_X32Y47         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  top_inst/clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.720     6.263    top_inst/clk_wiz_0_inst/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.359 r  top_inst/clk_wiz_0_inst/CLK_BUFG_inst/O
                         net (fo=87, routed)          1.722     8.081    top_inst/clk_wiz_0_inst/CLK_BUFG
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.755 r  top_inst/clk_wiz_0_inst/num_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.755    top_inst/clk_wiz_0_inst/num_reg[0]_i_1__0_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.869 r  top_inst/clk_wiz_0_inst/num_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.869    top_inst/clk_wiz_0_inst/num_reg[4]_i_1__0_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.983 r  top_inst/clk_wiz_0_inst/num_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     8.983    top_inst/clk_wiz_0_inst/num_reg[8]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.317 r  top_inst/clk_wiz_0_inst/num_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.317    top_inst/clk_wiz_0_inst/num_reg[12]_i_1__0_n_6
    SLICE_X32Y50         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.436    14.777    top_inst/clk_wiz_0_inst/clk
    SLICE_X32Y50         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[13]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X32Y50         FDRE (Setup_fdre_C_D)        0.062    14.983    top_inst/clk_wiz_0_inst/num_reg[13]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  5.666    

Slack (MET) :             5.687ns  (required time - arrival time)
  Source:                 top_inst/clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/clk_wiz_0_inst/num_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.209ns  (logic 1.767ns (41.980%)  route 2.442ns (58.020%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.566     5.087    top_inst/clk_wiz_0_inst/clk
    SLICE_X32Y47         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  top_inst/clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.720     6.263    top_inst/clk_wiz_0_inst/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.359 r  top_inst/clk_wiz_0_inst/CLK_BUFG_inst/O
                         net (fo=87, routed)          1.722     8.081    top_inst/clk_wiz_0_inst/CLK_BUFG
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.755 r  top_inst/clk_wiz_0_inst/num_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.755    top_inst/clk_wiz_0_inst/num_reg[0]_i_1__0_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.869 r  top_inst/clk_wiz_0_inst/num_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.869    top_inst/clk_wiz_0_inst/num_reg[4]_i_1__0_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.983 r  top_inst/clk_wiz_0_inst/num_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     8.983    top_inst/clk_wiz_0_inst/num_reg[8]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.296 r  top_inst/clk_wiz_0_inst/num_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.296    top_inst/clk_wiz_0_inst/num_reg[12]_i_1__0_n_4
    SLICE_X32Y50         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.436    14.777    top_inst/clk_wiz_0_inst/clk
    SLICE_X32Y50         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[15]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X32Y50         FDRE (Setup_fdre_C_D)        0.062    14.983    top_inst/clk_wiz_0_inst/num_reg[15]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                          -9.296    
  -------------------------------------------------------------------
                         slack                                  5.687    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 top_inst/clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/clk_wiz_0_inst/num_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 1.693ns (40.942%)  route 2.442ns (59.058%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.566     5.087    top_inst/clk_wiz_0_inst/clk
    SLICE_X32Y47         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  top_inst/clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.720     6.263    top_inst/clk_wiz_0_inst/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.359 r  top_inst/clk_wiz_0_inst/CLK_BUFG_inst/O
                         net (fo=87, routed)          1.722     8.081    top_inst/clk_wiz_0_inst/CLK_BUFG
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.755 r  top_inst/clk_wiz_0_inst/num_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.755    top_inst/clk_wiz_0_inst/num_reg[0]_i_1__0_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.869 r  top_inst/clk_wiz_0_inst/num_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.869    top_inst/clk_wiz_0_inst/num_reg[4]_i_1__0_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.983 r  top_inst/clk_wiz_0_inst/num_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     8.983    top_inst/clk_wiz_0_inst/num_reg[8]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.222 r  top_inst/clk_wiz_0_inst/num_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     9.222    top_inst/clk_wiz_0_inst/num_reg[12]_i_1__0_n_5
    SLICE_X32Y50         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.436    14.777    top_inst/clk_wiz_0_inst/clk
    SLICE_X32Y50         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[14]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X32Y50         FDRE (Setup_fdre_C_D)        0.062    14.983    top_inst/clk_wiz_0_inst/num_reg[14]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                          -9.222    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.777ns  (required time - arrival time)
  Source:                 top_inst/clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/clk_wiz_0_inst/num_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 1.677ns (40.713%)  route 2.442ns (59.287%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.566     5.087    top_inst/clk_wiz_0_inst/clk
    SLICE_X32Y47         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  top_inst/clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.720     6.263    top_inst/clk_wiz_0_inst/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.359 r  top_inst/clk_wiz_0_inst/CLK_BUFG_inst/O
                         net (fo=87, routed)          1.722     8.081    top_inst/clk_wiz_0_inst/CLK_BUFG
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.755 r  top_inst/clk_wiz_0_inst/num_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.755    top_inst/clk_wiz_0_inst/num_reg[0]_i_1__0_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.869 r  top_inst/clk_wiz_0_inst/num_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.869    top_inst/clk_wiz_0_inst/num_reg[4]_i_1__0_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.983 r  top_inst/clk_wiz_0_inst/num_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     8.983    top_inst/clk_wiz_0_inst/num_reg[8]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.206 r  top_inst/clk_wiz_0_inst/num_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     9.206    top_inst/clk_wiz_0_inst/num_reg[12]_i_1__0_n_7
    SLICE_X32Y50         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.436    14.777    top_inst/clk_wiz_0_inst/clk
    SLICE_X32Y50         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[12]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X32Y50         FDRE (Setup_fdre_C_D)        0.062    14.983    top_inst/clk_wiz_0_inst/num_reg[12]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  5.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 top_inst/clk_wiz_0_inst/num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/clk_wiz_0_inst/num_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.400%)  route 0.122ns (25.600%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.564     1.447    top_inst/clk_wiz_0_inst/clk
    SLICE_X32Y49         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  top_inst/clk_wiz_0_inst/num_reg[10]/Q
                         net (fo=1, routed)           0.121     1.710    top_inst/clk_wiz_0_inst/num_reg_n_0_[10]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  top_inst/clk_wiz_0_inst/num_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.870    top_inst/clk_wiz_0_inst/num_reg[8]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.924 r  top_inst/clk_wiz_0_inst/num_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.924    top_inst/clk_wiz_0_inst/num_reg[12]_i_1__0_n_7
    SLICE_X32Y50         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.830     1.958    top_inst/clk_wiz_0_inst/clk
    SLICE_X32Y50         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[12]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    top_inst/clk_wiz_0_inst/num_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 top_inst/clk_wiz_0_inst/num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/clk_wiz_0_inst/num_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.977%)  route 0.122ns (25.023%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.564     1.447    top_inst/clk_wiz_0_inst/clk
    SLICE_X32Y49         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  top_inst/clk_wiz_0_inst/num_reg[10]/Q
                         net (fo=1, routed)           0.121     1.710    top_inst/clk_wiz_0_inst/num_reg_n_0_[10]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  top_inst/clk_wiz_0_inst/num_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.870    top_inst/clk_wiz_0_inst/num_reg[8]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.935 r  top_inst/clk_wiz_0_inst/num_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.935    top_inst/clk_wiz_0_inst/num_reg[12]_i_1__0_n_5
    SLICE_X32Y50         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.830     1.958    top_inst/clk_wiz_0_inst/clk
    SLICE_X32Y50         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[14]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    top_inst/clk_wiz_0_inst/num_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 top_inst/clk_wiz_0_inst/num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/clk_wiz_0_inst/num_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.564     1.447    top_inst/clk_wiz_0_inst/clk
    SLICE_X32Y49         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  top_inst/clk_wiz_0_inst/num_reg[10]/Q
                         net (fo=1, routed)           0.121     1.710    top_inst/clk_wiz_0_inst/num_reg_n_0_[10]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  top_inst/clk_wiz_0_inst/num_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.870    top_inst/clk_wiz_0_inst/num_reg[8]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.960 r  top_inst/clk_wiz_0_inst/num_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.960    top_inst/clk_wiz_0_inst/num_reg[12]_i_1__0_n_6
    SLICE_X32Y50         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.830     1.958    top_inst/clk_wiz_0_inst/clk
    SLICE_X32Y50         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[13]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    top_inst/clk_wiz_0_inst/num_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 top_inst/clk_wiz_0_inst/num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/clk_wiz_0_inst/num_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.564     1.447    top_inst/clk_wiz_0_inst/clk
    SLICE_X32Y49         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  top_inst/clk_wiz_0_inst/num_reg[10]/Q
                         net (fo=1, routed)           0.121     1.710    top_inst/clk_wiz_0_inst/num_reg_n_0_[10]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  top_inst/clk_wiz_0_inst/num_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.870    top_inst/clk_wiz_0_inst/num_reg[8]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.960 r  top_inst/clk_wiz_0_inst/num_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.960    top_inst/clk_wiz_0_inst/num_reg[12]_i_1__0_n_4
    SLICE_X32Y50         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.830     1.958    top_inst/clk_wiz_0_inst/clk
    SLICE_X32Y50         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[15]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    top_inst/clk_wiz_0_inst/num_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 top_inst/clk_wiz_0_inst/num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/clk_wiz_0_inst/num_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.334%)  route 0.122ns (23.666%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.564     1.447    top_inst/clk_wiz_0_inst/clk
    SLICE_X32Y49         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  top_inst/clk_wiz_0_inst/num_reg[10]/Q
                         net (fo=1, routed)           0.121     1.710    top_inst/clk_wiz_0_inst/num_reg_n_0_[10]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  top_inst/clk_wiz_0_inst/num_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.870    top_inst/clk_wiz_0_inst/num_reg[8]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.909 r  top_inst/clk_wiz_0_inst/num_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.909    top_inst/clk_wiz_0_inst/num_reg[12]_i_1__0_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.963 r  top_inst/clk_wiz_0_inst/num_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.963    top_inst/clk_wiz_0_inst/num_reg[16]_i_1_n_7
    SLICE_X32Y51         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.830     1.958    top_inst/clk_wiz_0_inst/clk
    SLICE_X32Y51         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[16]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    top_inst/clk_wiz_0_inst/num_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 top_inst/clk_wiz_0_inst/num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/clk_wiz_0_inst/num_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.405ns (76.828%)  route 0.122ns (23.172%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.564     1.447    top_inst/clk_wiz_0_inst/clk
    SLICE_X32Y49         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  top_inst/clk_wiz_0_inst/num_reg[10]/Q
                         net (fo=1, routed)           0.121     1.710    top_inst/clk_wiz_0_inst/num_reg_n_0_[10]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  top_inst/clk_wiz_0_inst/num_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.870    top_inst/clk_wiz_0_inst/num_reg[8]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.909 r  top_inst/clk_wiz_0_inst/num_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.909    top_inst/clk_wiz_0_inst/num_reg[12]_i_1__0_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.974 r  top_inst/clk_wiz_0_inst/num_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.974    top_inst/clk_wiz_0_inst/num_reg[16]_i_1_n_5
    SLICE_X32Y51         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.830     1.958    top_inst/clk_wiz_0_inst/clk
    SLICE_X32Y51         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[18]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    top_inst/clk_wiz_0_inst/num_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 top_inst/clk_wiz_0_inst/num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/clk_wiz_0_inst/num_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.430ns (77.877%)  route 0.122ns (22.123%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.564     1.447    top_inst/clk_wiz_0_inst/clk
    SLICE_X32Y49         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  top_inst/clk_wiz_0_inst/num_reg[10]/Q
                         net (fo=1, routed)           0.121     1.710    top_inst/clk_wiz_0_inst/num_reg_n_0_[10]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  top_inst/clk_wiz_0_inst/num_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.870    top_inst/clk_wiz_0_inst/num_reg[8]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.909 r  top_inst/clk_wiz_0_inst/num_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.909    top_inst/clk_wiz_0_inst/num_reg[12]_i_1__0_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.999 r  top_inst/clk_wiz_0_inst/num_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.999    top_inst/clk_wiz_0_inst/num_reg[16]_i_1_n_6
    SLICE_X32Y51         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.830     1.958    top_inst/clk_wiz_0_inst/clk
    SLICE_X32Y51         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[17]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    top_inst/clk_wiz_0_inst/num_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 top_inst/clk_wiz_0_inst/num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/clk_wiz_0_inst/num_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.430ns (77.877%)  route 0.122ns (22.123%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.564     1.447    top_inst/clk_wiz_0_inst/clk
    SLICE_X32Y49         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  top_inst/clk_wiz_0_inst/num_reg[10]/Q
                         net (fo=1, routed)           0.121     1.710    top_inst/clk_wiz_0_inst/num_reg_n_0_[10]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  top_inst/clk_wiz_0_inst/num_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.870    top_inst/clk_wiz_0_inst/num_reg[8]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.909 r  top_inst/clk_wiz_0_inst/num_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.909    top_inst/clk_wiz_0_inst/num_reg[12]_i_1__0_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.999 r  top_inst/clk_wiz_0_inst/num_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.999    top_inst/clk_wiz_0_inst/num_reg[16]_i_1_n_4
    SLICE_X32Y51         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.830     1.958    top_inst/clk_wiz_0_inst/clk
    SLICE_X32Y51         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[19]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    top_inst/clk_wiz_0_inst/num_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 top_inst/clk_wiz_0_inst/num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/clk_wiz_0_inst/num_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.433ns (77.997%)  route 0.122ns (22.003%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.564     1.447    top_inst/clk_wiz_0_inst/clk
    SLICE_X32Y49         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  top_inst/clk_wiz_0_inst/num_reg[10]/Q
                         net (fo=1, routed)           0.121     1.710    top_inst/clk_wiz_0_inst/num_reg_n_0_[10]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  top_inst/clk_wiz_0_inst/num_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.870    top_inst/clk_wiz_0_inst/num_reg[8]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.909 r  top_inst/clk_wiz_0_inst/num_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.909    top_inst/clk_wiz_0_inst/num_reg[12]_i_1__0_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.948 r  top_inst/clk_wiz_0_inst/num_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.948    top_inst/clk_wiz_0_inst/num_reg[16]_i_1_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.002 r  top_inst/clk_wiz_0_inst/num_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.002    top_inst/clk_wiz_0_inst/num_reg[20]_i_1_n_7
    SLICE_X32Y52         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.830     1.958    top_inst/clk_wiz_0_inst/clk
    SLICE_X32Y52         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[20]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y52         FDRE (Hold_fdre_C_D)         0.105     1.819    top_inst/clk_wiz_0_inst/num_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 top_inst/clk_wiz_0_inst/num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_inst/clk_wiz_0_inst/num_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.469ns (79.337%)  route 0.122ns (20.663%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.564     1.447    top_inst/clk_wiz_0_inst/clk
    SLICE_X32Y49         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  top_inst/clk_wiz_0_inst/num_reg[10]/Q
                         net (fo=1, routed)           0.121     1.710    top_inst/clk_wiz_0_inst/num_reg_n_0_[10]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  top_inst/clk_wiz_0_inst/num_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.870    top_inst/clk_wiz_0_inst/num_reg[8]_i_1__0_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.909 r  top_inst/clk_wiz_0_inst/num_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.909    top_inst/clk_wiz_0_inst/num_reg[12]_i_1__0_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.948 r  top_inst/clk_wiz_0_inst/num_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.948    top_inst/clk_wiz_0_inst/num_reg[16]_i_1_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.038 r  top_inst/clk_wiz_0_inst/num_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.038    top_inst/clk_wiz_0_inst/num_reg[20]_i_1_n_6
    SLICE_X32Y52         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.830     1.958    top_inst/clk_wiz_0_inst/clk
    SLICE_X32Y52         FDRE                                         r  top_inst/clk_wiz_0_inst/num_reg[21]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y52         FDRE (Hold_fdre_C_D)         0.105     1.819    top_inst/clk_wiz_0_inst/num_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y33   d_rst/shift_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y36   d_rst/shift_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y36   d_rst/shift_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y36   d_rst/shift_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y31   slowed_clk_for_button/num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y33   slowed_clk_for_button/num_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y33   slowed_clk_for_button/num_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y34   slowed_clk_for_button/num_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y47   top_inst/clk_wiz_0_inst/num_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   top_inst/clk_wiz_0_inst/num_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y49   top_inst/clk_wiz_0_inst/num_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y49   top_inst/clk_wiz_0_inst/num_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   top_inst/clk_wiz_0_inst/num_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   top_inst/clk_wiz_0_inst/num_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   top_inst/clk_wiz_0_inst/num_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y48   top_inst/clk_wiz_0_inst/num_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y48   top_inst/clk_wiz_0_inst/num_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y48   top_inst/clk_wiz_0_inst/num_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y48   top_inst/clk_wiz_0_inst/num_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y33   d_rst/shift_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y36   d_rst/shift_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y36   d_rst/shift_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y36   d_rst/shift_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y31   slowed_clk_for_button/num_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y33   slowed_clk_for_button/num_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y33   slowed_clk_for_button/num_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y34   slowed_clk_for_button/num_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y50   top_inst/clk_wiz_0_inst/num_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y50   top_inst/clk_wiz_0_inst/num_reg[13]/C



