 from schellew wu two wl aecl ca wayne schellekens subject wanted dram controller for use with mc six eight hc one six keywords dram hc one six nntp posting host wu two wl aecl ca organization aecl research whiteshell laboratories distribution na lines two five for an upcoming project i want to use four megs of dram configured as two two meg banks of one six bit data i was wondering if anyone out there knows of a dram controller which will handle refreshing the data it s ok if the controller doesn t handle bank switching that part is easy the only controllers i know of are the ones out of the national semiconductor dram management handbook one nine eight eight edition eg dp eight four two nine i would like to know if another manufacturer produces one which may be easier to implement in my circuit btw if anyone is wanting to hook up dram to a microcontroller dallas semiconductor makes a neat chip the ds one two six two serial dram nonvolatizer chip it uses the spi i two c bus and refreshes controls up to one six mx one of dram memory it can use an external battery to refresh the dram when the power is off price is one one seven five from dallas quan one i wish i could use this chip but its maximum spi clock rate is one mhz too slow for me thanks in advance wayne schellekens wayne schellekens ve four wts internet schellew wu two wl aecl ca aecl research ax two five ve four wts ve four kv wpg mb can whiteshell laboratories twisted pair two zero four seven five three two three one one x two three one seven