// Seed: 4204410002
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = id_4;
  assign module_1.id_10 = 0;
  wire id_5;
  wire id_6, id_7;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    input tri id_2,
    input tri id_3,
    input supply0 id_4,
    input wor id_5,
    input tri0 id_6,
    input supply1 id_7,
    output tri1 id_8
    , id_13,
    output tri1 id_9,
    input supply1 id_10,
    input wor id_11
);
  always #1 begin : LABEL_0
    id_9 = 1;
  end
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13
  );
endmodule
