library ieee;
use ieee.std_logic_1164.all;

entity menor is
port
	(
		x,y : in std_logic_vector(3 downto 0);
		yme : out std_logic
	);
end menor;

architecture archMenor of menor is
begin

	yma <= (y(0)and not(x(0)))
	or ((y(0) xnor x(0)) and (y(1) and not(x(1))))
	or ((y(0) xnor x(0)) and (y(1) xnor x(1)) and (y(2) and not(x(2))))
	or ((y(0) xnor x(0)) and (y(1) xnor x(1)) and (y(2) xnor x(2)) and (y(3) and not(x(3))));
	
end archMenor;