/*
 * stm32f091rct6.h
 *
 *  Created on: May 18, 2022
 *      Author: danim
 */

#ifndef INCDRIVERS_STM32F091RCT6_H_
#define INCDRIVERS_STM32F091RCT6_H_

/*BASE ADDRESSES OF MEMORIES: FLASH AND SRAM */
#define FLASH_BASE				0x08000000U
#define SRAM_BASE				0x20000000U
#define FLASH_SYSMEM_BASE		0x1FFFD800U

/*BASE ADDRESSES OF BUSES */
#define PERIPH_BUS_BASE			0x40000000U
#define APB_BASE				PERIPH_BUS_BASE
#define AHB1_BASE				0X40020000U
#define AHB2_BASE				0X48000000U

/*BASE ADDRESSES PERIPHERALS APB BUS*/
#define TIM2_BASE				APB_BASE
#define TIM3_BASE				(APB_BASE+0X0400)
#define TIM6_BASE				(APB_BASE+0X1000)
#define TIM7_BASE				(APB_BASE+0X1400)
#define TIM14_BASE				(APB_BASE+0X2000)
#define RTC_BASE				(APB_BASE+0X2800)
#define WWDG_BASE				(APB_BASE+0X2C00)
#define IWDG_BASE				(APB_BASE+0X2C00)
#define SPI2_BASE				(APB_BASE+0X3800)
#define USART2_BASE				(APB_BASE+0X4400)
#define USART3_BASE				(APB_BASE+0X4800)
#define USART4_BASE				(APB_BASE+0X4C00)
#define USART5_BASE				(APB_BASE+0X5000)
#define I2C1_BASE				(APB_BASE+0X5400)
#define I2C2_BASE				(APB_BASE+0X5800)
#define USB_BASE				(APB_BASE+0X5C00)
#define USB_CAN_SRAM_BASE		(APB_BASE+0X6000)
#define CAN_BASE				(APB_BASE+0X6400)

/*BASE ADDRESSES PERIPHERALS AHB1 BUS*/
#define DMA_BASE				AHB1_BASE
#define DMA2_BASE				(AHB2_BASE+0X0400)
#define RCC_BASE				(AHB2_BASE+0X1000)
#define FLASH_INT_BASE			(AHB2_BASE+0X2000)
#define CRC_BASE				(AHB2_BASE+0X3000)
#define TSC_BASE				(AHB2_BASE+0X4000)

/*BASE ADDRESSES PERIPHERALS AHB2 BUS*/
#define GPIOA_BASE				AHB2_BASE
#define GPIOB_BASE				(AHB2_BASE+0X0400)
#define GPIOC_BASE				(AHB2_BASE+0X0800)
#define GPIOD_BASE				(AHB2_BASE+0X0C00)
#define GPIOE_BASE				(AHB2_BASE+0X1000)
#define GPIOF_BASE				(AHB2_BASE+0X1400)


#endif /* INCDRIVERS_STM32F091RCT6_H_ */
