"""
Signal path detector functions extracted from analyze_signal_paths().

Each detector takes an AnalysisContext (ctx) and returns its detection results.
Some detectors also take prior results for cross-references.
"""

import math
import re

from kicad_utils import (
    _LOAD_TYPE_KEYWORDS,
    _REGULATOR_VREF,
    format_frequency as _format_frequency,
    lookup_regulator_vref as _lookup_regulator_vref,
    parse_value,
    parse_voltage_from_net_name as _parse_voltage_from_net_name,
)
from kicad_types import AnalysisContext


# ---------------------------------------------------------------------------
# Shared helpers
# ---------------------------------------------------------------------------

def _get_net_components(ctx: AnalysisContext, net_name, exclude_ref):
    """Get components on a net excluding the transistor itself."""
    if net_name not in ctx.nets:
        return []
    result_comps = []
    for p in ctx.nets[net_name]["pins"]:
        if p["component"] == exclude_ref:
            continue
        comp = ctx.comp_lookup.get(p["component"])
        if comp:
            result_comps.append({
                "reference": p["component"],
                "type": comp["type"],
                "value": comp["value"],
                "pin_name": p.get("pin_name", ""),
                "pin_number": p["pin_number"],
            })
    return result_comps


def _classify_load(ctx: AnalysisContext, net_name, exclude_ref):
    """Classify what's on a net as a load type.

    Checks net name keywords first (motor, heater, fan, solenoid, valve,
    pump, relay, speaker, buzzer, lamp) for cases where the net name
    reveals the load type better than the connected components.
    Falls back to component-type classification.
    """
    # Net name keyword classification — catches loads driven through
    # connectors or across sheet boundaries where component type alone
    # would just show "connector" or "other"
    if net_name:
        nu = net_name.upper()
        for load_type, keywords in _LOAD_TYPE_KEYWORDS.items():
            if any(kw in nu for kw in keywords):
                return load_type

    comps = _get_net_components(ctx, net_name, exclude_ref)
    types = {c["type"] for c in comps}
    if "inductor" in types:
        return "inductive"
    if "led" in types:
        return "led"
    if types == {"resistor"} or types == {"resistor", "capacitor"}:
        return "resistive"
    if "connector" in types:
        return "connector"
    if "ic" in types:
        return "ic"
    if "transistor" in types:
        return "transistor"  # cascaded
    return "other"


def _parse_crystal_frequency(value_str: str) -> float | None:
    """Parse crystal frequency from value string or part number.

    Tries parse_value() first, then regex for embedded MHz/kHz patterns
    like "YIC-12M20P2" → 12e6, "ABM8-25.000MHZ" → 25e6.
    """
    result = parse_value(value_str)
    if result is not None:
        return result
    if not value_str:
        return None
    # Explicit MHz/kHz in value
    m = re.search(r'(\d+\.?\d*)\s*[Mm][Hh]z', value_str)
    if m:
        return float(m.group(1)) * 1e6
    m = re.search(r'(\d+\.?\d*)\s*[Kk][Hh]z', value_str)
    if m:
        return float(m.group(1)) * 1e3
    # MPN patterns: "YIC-12M20P2" → 12MHz, "-25M000" → 25MHz
    m = re.search(r'[-_](\d+)[Mm]\d', value_str)
    if m:
        return float(m.group(1)) * 1e6
    return None


# ---------------------------------------------------------------------------
# Detectors
# ---------------------------------------------------------------------------

def detect_voltage_dividers(ctx: AnalysisContext) -> dict:
    """Detect voltage dividers and feedback networks.

    Returns dict with keys ``voltage_dividers`` and ``feedback_networks``.
    """
    voltage_dividers: list[dict] = []
    feedback_networks: list[dict] = []

    # ---- Voltage Dividers ----
    # Two resistors in series between different nets, with a mid-point net
    resistors = [c for c in ctx.components if c["type"] == "resistor" and c["reference"] in ctx.parsed_values]

    # Index resistors by their nets for O(n) pair-finding instead of O(n²)
    resistor_nets = {}  # ref -> (net1, net2)
    net_to_resistors = {}  # net_name -> [refs]
    for r in resistors:
        n1, n2 = ctx.get_two_pin_nets(r["reference"])
        if not n1 or not n2 or n1 == n2:
            continue
        resistor_nets[r["reference"]] = (n1, n2)
        net_to_resistors.setdefault(n1, []).append(r["reference"])
        net_to_resistors.setdefault(n2, []).append(r["reference"])

    # Check pairs of resistors that share a net (potential dividers)
    vd_seen = set()  # track (r1, r2) pairs to avoid duplicates
    for net_name, refs in net_to_resistors.items():
        if len(refs) < 2:
            continue
        for i, r1_ref in enumerate(refs):
            r1_n1, r1_n2 = resistor_nets[r1_ref]
            r1 = ctx.comp_lookup[r1_ref]
            for r2_ref in refs[i + 1:]:
                pair_key = (min(r1_ref, r2_ref), max(r1_ref, r2_ref))
                if pair_key in vd_seen:
                    continue
                vd_seen.add(pair_key)

                r2_n1, r2_n2 = resistor_nets[r2_ref]
                r2 = ctx.comp_lookup[r2_ref]

                # Find shared net (mid-point)
                r1_nets = {r1_n1, r1_n2}
                r2_nets = {r2_n1, r2_n2}
                shared = r1_nets & r2_nets
                if len(shared) != 1:
                    continue

                mid_net = shared.pop()
                top_net = (r1_nets - {mid_net}).pop()
                bot_net = (r2_nets - {mid_net}).pop()

                # Reject if mid-point is a power rail with many connections —
                # that's a power bus, not a divider output. Real divider mid-points
                # connect to 2 resistors + maybe an IC input (≤4 connections).
                if ctx.is_power_net(mid_net) or ctx.is_ground(mid_net):
                    mid_pin_count = len(ctx.nets.get(mid_net, {}).get("pins", []))
                    if mid_pin_count > 4:
                        continue

                # One end should be power, other should be ground (or another power)
                # Determine orientation: top is higher voltage, bottom is lower
                if ctx.is_ground(top_net) and ctx.is_power_net(bot_net):
                    top_net, bot_net = bot_net, top_net
                    r1, r2 = r2, r1
                elif not (ctx.is_power_net(top_net) and (ctx.is_ground(bot_net) or ctx.is_power_net(bot_net))):
                    # Also catch feedback dividers: output -> mid -> ground
                    if not ctx.is_ground(bot_net):
                        continue

                r1_val = ctx.parsed_values[r1["reference"]]
                r2_val = ctx.parsed_values[r2["reference"]]
                if r1_val <= 0 or r2_val <= 0:
                    continue
                # Extreme ratio → pull-up/pull-down pair, not a real divider.
                # 1000:1 threshold accommodates HV sensing (mains voltage,
                # battery monitoring) where 10M/10K dividers are common.
                if max(r1_val, r2_val) / min(r1_val, r2_val) > 1000:
                    continue

                # Determine which is top/bottom based on net position
                if ctx.is_ground(bot_net):
                    # r_top connects top_net to mid, r_bot connects mid to gnd
                    # Re-derive nets from current r1/r2 (may have been swapped above)
                    r1_nets_cur = set(ctx.get_two_pin_nets(r1["reference"]))
                    if top_net in r1_nets_cur:
                        r_top, r_bot = r1_val, r2_val
                        r_top_ref, r_bot_ref = r1["reference"], r2["reference"]
                    else:
                        r_top, r_bot = r2_val, r1_val
                        r_top_ref, r_bot_ref = r2["reference"], r1["reference"]

                    ratio = r_bot / (r_top + r_bot)

                    divider = {
                        "r_top": {"ref": r_top_ref, "value": ctx.comp_lookup[r_top_ref]["value"], "ohms": r_top},
                        "r_bottom": {"ref": r_bot_ref, "value": ctx.comp_lookup[r_bot_ref]["value"], "ohms": r_bot},
                        "top_net": top_net,
                        "mid_net": mid_net,
                        "bottom_net": bot_net,
                        "ratio": round(ratio, 6),
                    }

                    # Check if mid-point connects to a known feedback pin
                    if mid_net in ctx.nets:
                        mid_pins = [p for p in ctx.nets[mid_net]["pins"]
                                    if p["component"] != r_top_ref
                                    and p["component"] != r_bot_ref
                                    and not p["component"].startswith("#")]
                        if mid_pins:
                            divider["mid_point_connections"] = mid_pins
                            # If connected to an IC FB pin, this is likely a feedback network
                            for mp in mid_pins:
                                if "FB" in mp.get("pin_name", "").upper():
                                    divider["is_feedback"] = True
                                    feedback_networks.append(divider)
                                    break

                    voltage_dividers.append(divider)

    return {"voltage_dividers": voltage_dividers, "feedback_networks": feedback_networks}


def _merge_series_dividers(voltage_dividers: list[dict], ctx: AnalysisContext) -> list[dict]:
    """Merge series resistors in voltage divider chains (KH-105, KH-115).

    When a divider's top_net or bottom_net is a pass-through node (connects
    to exactly 2 resistors and no IC/active pins), extend the chain through
    it, combining series resistances.
    """
    # Build resistor-net index
    resistor_nets = {}  # ref -> (net1, net2)
    net_to_resistors = {}  # net_name -> [refs]
    for c in ctx.components:
        if c["type"] != "resistor" or c["reference"] not in ctx.parsed_values:
            continue
        n1, n2 = ctx.get_two_pin_nets(c["reference"])
        if not n1 or not n2 or n1 == n2:
            continue
        resistor_nets[c["reference"]] = (n1, n2)
        net_to_resistors.setdefault(n1, []).append(c["reference"])
        net_to_resistors.setdefault(n2, []).append(c["reference"])

    def _is_passthrough(net_name):
        """A pass-through node connects exactly 2 resistors and no active components."""
        if ctx.is_power_net(net_name) or ctx.is_ground(net_name):
            return False
        r_at_net = net_to_resistors.get(net_name, [])
        if len(r_at_net) != 2:
            return False
        if net_name not in ctx.nets:
            return True
        for p in ctx.nets[net_name]["pins"]:
            comp = ctx.comp_lookup.get(p["component"])
            if comp and comp["type"] not in ("resistor",):
                return False
        return True

    def _extend_chain(start_ref, into_net):
        """Follow series resistors through pass-through nodes.
        Returns [(ref, ohms), ...] of additional resistors and the final net."""
        extra = []
        cur_ref = start_ref
        cur_net = into_net
        while _is_passthrough(cur_net):
            others = [r for r in net_to_resistors.get(cur_net, []) if r != cur_ref]
            if len(others) != 1:
                break
            nxt = others[0]
            if nxt not in ctx.parsed_values:
                break
            extra.append((nxt, ctx.parsed_values[nxt]))
            n1, n2 = resistor_nets[nxt]
            cur_net = n2 if n1 == cur_net else n1
            cur_ref = nxt
        return extra, cur_net

    result = []
    chain_member_refs = set()

    for vd in voltage_dividers:
        r_top_ref = vd["r_top"]["ref"]
        r_bot_ref = vd["r_bottom"]["ref"]

        # Extend top chain through top_net
        top_extra, new_top_net = _extend_chain(r_top_ref, vd["top_net"])
        # Extend bottom chain through bottom_net
        bot_extra, new_bot_net = _extend_chain(r_bot_ref, vd["bottom_net"])

        if not top_extra and not bot_extra:
            result.append(vd)
            continue

        new_vd = dict(vd)

        if top_extra:
            all_top = [(r_top_ref, vd["r_top"]["ohms"])] + top_extra
            total_top = sum(o for _, o in all_top)
            new_vd["r_top"] = dict(vd["r_top"])
            new_vd["r_top"]["ohms"] = total_top
            new_vd["r_top"]["chain_resistors"] = [
                {"ref": r, "ohms": o} for r, o in all_top
            ]
            new_vd["top_net"] = new_top_net
            for r, _ in all_top:
                chain_member_refs.add(r)

        if bot_extra:
            all_bot = [(r_bot_ref, vd["r_bottom"]["ohms"])] + bot_extra
            total_bot = sum(o for _, o in all_bot)
            new_vd["r_bottom"] = dict(vd["r_bottom"])
            new_vd["r_bottom"]["ohms"] = total_bot
            new_vd["r_bottom"]["chain_resistors"] = [
                {"ref": r, "ohms": o} for r, o in all_bot
            ]
            new_vd["bottom_net"] = new_bot_net
            for r, _ in all_bot:
                chain_member_refs.add(r)

        # Recalculate ratio
        r_t = new_vd["r_top"]["ohms"]
        r_b = new_vd["r_bottom"]["ohms"]
        if r_t + r_b > 0:
            new_vd["ratio"] = round(r_b / (r_t + r_b), 6)

        result.append(new_vd)

    # Mark sub-pair dividers whose resistors are all part of a chain
    for vd in result:
        if "chain_resistors" in vd.get("r_top", {}) or "chain_resistors" in vd.get("r_bottom", {}):
            continue  # This IS the chain divider
        if vd["r_top"]["ref"] in chain_member_refs and vd["r_bottom"]["ref"] in chain_member_refs:
            vd["suppressed_by_chain"] = True

    return result


def detect_rc_filters(ctx: AnalysisContext, voltage_dividers: list[dict],
                      crystal_circuits: list[dict] | None = None,
                      opamp_circuits: list[dict] | None = None) -> list[dict]:
    """Detect RC filters. Takes voltage_dividers/crystal_circuits/opamp_circuits to exclude."""
    results_rc: list[dict] = []

    resistors = [c for c in ctx.components if c["type"] == "resistor" and c["reference"] in ctx.parsed_values]

    # Index resistors by their nets
    resistor_nets = {}
    for r in resistors:
        n1, n2 = ctx.get_two_pin_nets(r["reference"])
        if not n1 or not n2 or n1 == n2:
            continue
        resistor_nets[r["reference"]] = (n1, n2)

    # ---- RC Filters ----
    # R and C must share a SIGNAL net (not power/ground) to form a real filter.
    # If they only share GND, every R and C in the circuit would match.
    # Exclude resistors that are part of voltage dividers — pairing a feedback
    # divider resistor with an output decoupling cap is a common false positive.
    vd_resistor_refs = set()
    for vd in voltage_dividers:
        vd_resistor_refs.add(vd["r_top"]["ref"])
        vd_resistor_refs.add(vd["r_bottom"]["ref"])

    # KH-145: Exclude opamp feedback resistors, capacitors, and input resistors
    opamp_exclude_refs = set()
    for oa in (opamp_circuits or []):
        fb_r = oa.get("feedback_resistor")
        if isinstance(fb_r, dict):
            opamp_exclude_refs.add(fb_r.get("ref", ""))
        fb_c = oa.get("feedback_capacitor")
        if isinstance(fb_c, dict):
            opamp_exclude_refs.add(fb_c.get("ref", ""))
        inp_r = oa.get("input_resistor")
        if isinstance(inp_r, dict):
            opamp_exclude_refs.add(inp_r.get("ref", ""))
    opamp_exclude_refs.discard("")

    # KH-107: Exclude crystal circuit components (load caps + feedback resistors)
    crystal_refs = set()
    for xtal in (crystal_circuits or []):
        crystal_refs.add(xtal.get("reference", ""))
        for lc in xtal.get("load_caps", []):
            crystal_refs.add(lc["ref"])
        fb = xtal.get("feedback_resistor")
        if isinstance(fb, dict):
            crystal_refs.add(fb.get("ref", ""))
        elif isinstance(fb, str) and fb:
            crystal_refs.add(fb)

    capacitors = [c for c in ctx.components if c["type"] == "capacitor" and c["reference"] in ctx.parsed_values]

    # KH-121: Track seen R-C pairs to prevent bidirectional duplicates
    seen_rc_pairs: set[frozenset[str]] = set()

    # Index capacitors by net for O(n) RC pair-finding instead of O(R*C)
    cap_nets = {}  # ref -> (net1, net2)
    net_to_caps = {}  # net_name -> [refs]
    for cap in capacitors:
        cn1, cn2 = ctx.get_two_pin_nets(cap["reference"])
        if not cn1 or not cn2 or cn1 == cn2:
            continue
        cap_nets[cap["reference"]] = (cn1, cn2)
        net_to_caps.setdefault(cn1, []).append(cap["reference"])
        net_to_caps.setdefault(cn2, []).append(cap["reference"])

    for res in resistors:
        if res["reference"] in vd_resistor_refs:
            continue  # Skip voltage divider resistors
        if res["reference"] in crystal_refs:
            continue  # KH-107: Skip crystal circuit components
        if res["reference"] in opamp_exclude_refs:
            continue  # KH-145: Skip opamp feedback/input resistors
        if res["reference"] not in resistor_nets:
            continue
        r_n1, r_n2 = resistor_nets[res["reference"]]
        r_nets = {r_n1, r_n2}

        # Only check capacitors that share a net with this resistor
        candidate_caps = set()
        for rn in (r_n1, r_n2):
            if not ctx.is_power_net(rn) and not ctx.is_ground(rn):
                for cref in net_to_caps.get(rn, ()):
                    candidate_caps.add(cref)

        for cap_ref in candidate_caps:
            if cap_ref in crystal_refs:
                continue  # KH-107: Skip crystal circuit components
            if cap_ref in opamp_exclude_refs:
                continue  # KH-145: Skip opamp feedback capacitors

            # KH-121: Skip if this R-C pair was already found from the other direction
            rc_pair = frozenset((res["reference"], cap_ref))
            if rc_pair in seen_rc_pairs:
                continue

            c_n1, c_n2 = cap_nets[cap_ref]
            c_nets = {c_n1, c_n2}

            shared = r_nets & c_nets
            if len(shared) != 1:
                continue

            shared_net = shared.pop()

            # The shared net must NOT be a power/ground rail — those create
            # false matches between every R and C on the board.
            if ctx.is_power_net(shared_net) or ctx.is_ground(shared_net):
                continue

            # Reject if shared net has too many connections — a real RC filter
            # node typically has 2-3 connections (R + C + maybe one IC pin).
            # High-fanout nets (>6 pins) are likely buses or IC rails where
            # R and C happen to share a node but don't form a filter.
            shared_pin_count = len(ctx.nets.get(shared_net, {}).get("pins", []))
            if shared_pin_count > 6:
                continue

            r_other = (r_nets - {shared_net}).pop()
            c_other = (c_nets - {shared_net}).pop()

            # KH-116: Skip if R and C non-shared ends are the same net —
            # output==ground is logically impossible for a filter
            if r_other == c_other:
                continue

            r_val = ctx.parsed_values[res["reference"]]
            c_val = ctx.parsed_values[cap_ref]

            # EQ-020: f_c = 1/(2πRC) (RC filter cutoff frequency)
            if r_val > 0 and c_val > 0:
                fc = 1.0 / (2.0 * math.pi * r_val * c_val)
                tau = r_val * c_val

                # Classify filter type
                if ctx.is_ground(c_other):
                    filter_type = "low-pass"
                elif ctx.is_ground(r_other):
                    filter_type = "high-pass"
                else:
                    filter_type = "RC-network"

                # Skip if R is very small — likely series termination or current
                # sense shunt, not an intentional filter
                if r_val < 10:
                    continue

                rc_entry = {
                    "type": filter_type,
                    "resistor": {"ref": res["reference"], "value": ctx.comp_lookup[res["reference"]]["value"], "ohms": r_val},
                    "capacitor": {"ref": cap_ref, "value": ctx.comp_lookup[cap_ref]["value"], "farads": c_val},
                    "cutoff_hz": round(fc, 2),
                    "time_constant_s": tau,
                    "input_net": r_other if filter_type == "low-pass" else shared_net,
                    "output_net": shared_net if filter_type == "low-pass" else r_other,
                    # KH-116: Use c_other as ground if it IS ground, else use
                    # r_other only if it IS ground; otherwise report c_other
                    # (the capacitor's far end) to avoid output==ground
                    "ground_net": c_other if ctx.is_ground(c_other) else (
                        r_other if ctx.is_ground(r_other) else c_other),
                }

                rc_entry["cutoff_formatted"] = _format_frequency(fc)

                seen_rc_pairs.add(rc_pair)
                results_rc.append(rc_entry)

    # Merge RC filters where the same resistor pairs with multiple caps on
    # the same shared net (parallel caps = one effective filter, not N filters).
    _rc_groups: dict[tuple[str, str, str], list[dict]] = {}
    for rc in results_rc:
        key = (rc["resistor"]["ref"], rc.get("input_net", ""), rc.get("output_net", ""))
        _rc_groups.setdefault(key, []).append(rc)
    merged_rc: list[dict] = []
    for key, entries in _rc_groups.items():
        if len(entries) == 1:
            merged_rc.append(entries[0])
        else:
            total_c = sum(e["capacitor"]["farads"] for e in entries)
            r_val = entries[0]["resistor"]["ohms"]
            fc = 1.0 / (2.0 * math.pi * r_val * total_c)
            tau = r_val * total_c
            cap_refs = [e["capacitor"]["ref"] for e in entries]
            base = entries[0].copy()
            base["capacitor"] = {
                "ref": cap_refs[0],
                "value": f"{len(entries)} caps parallel",
                "farads": total_c,
                "parallel_caps": cap_refs,
            }
            base["cutoff_hz"] = round(fc, 2)
            base["time_constant_s"] = tau
            base["cutoff_formatted"] = _format_frequency(fc)
            merged_rc.append(base)
    return merged_rc


def detect_lc_filters(ctx: AnalysisContext) -> list[dict]:
    """Detect LC filters."""
    capacitors = [c for c in ctx.components if c["type"] == "capacitor" and c["reference"] in ctx.parsed_values]
    inductors = [c for c in ctx.components if c["type"] in ("inductor", "ferrite_bead")
                 and c["reference"] in ctx.parsed_values]

    # Collect LC pairs grouped by (inductor, shared_net). Multiple caps on
    # the same inductor output node are parallel decoupling, not separate
    # filters — merge them into one entry with summed capacitance.
    _lc_groups: dict[tuple[str, str], list[dict]] = {}

    for ind in inductors:
        # Skip ferrite beads — they're impedance devices, not filter inductors
        lib_id = ind.get("lib_id", "").lower()
        val_lower = ind.get("value", "").lower()
        if (ind.get("type") == "ferrite_bead"
                or "ferrite" in lib_id or "bead" in lib_id
                or "ferrite" in val_lower or "bead" in val_lower):
            continue
        l_n1, l_n2 = ctx.get_two_pin_nets(ind["reference"])
        if not l_n1 or not l_n2:
            continue

        for cap in capacitors:
            c_n1, c_n2 = ctx.get_two_pin_nets(cap["reference"])
            if not c_n1 or not c_n2:
                continue

            l_nets = {l_n1, l_n2}
            c_nets = {c_n1, c_n2}
            # Skip components with both pins on the same net (shorted)
            if len(l_nets) < 2 or len(c_nets) < 2:
                continue
            shared = l_nets & c_nets
            if len(shared) != 1:
                continue

            shared_net_lc = shared.pop()
            # Skip if shared net is power/ground (would match all L-C pairs)
            if ctx.is_power_net(shared_net_lc) or ctx.is_ground(shared_net_lc):
                continue

            # KH-119: Skip high-fanout shared nets — in RF designs, impedance
            # matching networks share nets with many L/C components. Real LC
            # filters have 2-4 connections at the junction node.
            shared_pin_count = len(ctx.nets.get(shared_net_lc, {}).get("pins", []))
            if shared_pin_count > 6:
                continue

            # Skip bootstrap capacitors: cap between BST/BOOT pin and SW/LX node.
            # These are gate-drive charge pumps, not signal filters.
            cap_other_net = (c_nets - {shared_net_lc}).pop()
            is_bootstrap = False
            if cap_other_net and cap_other_net in ctx.nets:
                for p in ctx.nets[cap_other_net]["pins"]:
                    pn = p.get("pin_name", "").upper().rstrip("0123456789").rstrip("_")
                    pn_parts = {pp.strip() for pp in pn.split("/")}
                    if pn_parts & {"BST", "BOOT", "BOOTSTRAP", "CBST"}:
                        is_bootstrap = True
                        break
            if is_bootstrap:
                continue

            l_val = ctx.parsed_values[ind["reference"]]
            c_val = ctx.parsed_values[cap["reference"]]

            if l_val > 0 and c_val > 0:
                # EQ-021: f₀ = 1/(2π√(LC)) (LC resonant frequency)
                f0 = 1.0 / (2.0 * math.pi * math.sqrt(l_val * c_val))
                # EQ-022: Z₀ = √(L/C) (LC characteristic impedance)
                z0 = math.sqrt(l_val / c_val)  # characteristic impedance

                lc_entry = {
                    "inductor": {"ref": ind["reference"], "value": ctx.comp_lookup[ind["reference"]]["value"], "henries": l_val},
                    "capacitor": {"ref": cap["reference"], "value": ctx.comp_lookup[cap["reference"]]["value"], "farads": c_val},
                    "resonant_hz": round(f0, 2),
                    "impedance_ohms": round(z0, 2),
                    "shared_net": shared_net_lc,
                }

                lc_entry["resonant_formatted"] = _format_frequency(f0)

                cap_other_net_for_group = (c_nets - {shared_net_lc}).pop()
                _lc_groups.setdefault((ind["reference"], shared_net_lc, cap_other_net_for_group), []).append(lc_entry)

    # Merge parallel caps per inductor-net pair
    lc_filters: list[dict] = []
    for (_ind_ref, _shared_net, _other_net), entries in _lc_groups.items():
        # KH-198: Deduplicate caps by reference (multi-project schematics
        # can have multiple components sharing the same reference designator)
        seen_refs = set()
        deduped = []
        for e in entries:
            cref = e["capacitor"]["ref"]
            if cref not in seen_refs:
                seen_refs.add(cref)
                deduped.append(e)
        entries = deduped

        if len(entries) == 1:
            lc_filters.append(entries[0])
        else:
            total_c = sum(e["capacitor"]["farads"] for e in entries)
            l_val = entries[0]["inductor"]["henries"]
            f0 = 1.0 / (2.0 * math.pi * math.sqrt(l_val * total_c))
            z0 = math.sqrt(l_val / total_c)
            cap_refs = [e["capacitor"]["ref"] for e in entries]
            merged = {
                "inductor": entries[0]["inductor"],
                "capacitor": {
                    "ref": cap_refs[0],
                    "value": f"{len(entries)} caps parallel",
                    "farads": total_c,
                    "parallel_caps": cap_refs,
                },
                "resonant_hz": round(f0, 2),
                "impedance_ohms": round(z0, 2),
                "shared_net": _shared_net,
            }
            merged["resonant_formatted"] = _format_frequency(f0)
            lc_filters.append(merged)

    # KH-119: Suppress overcounting — if one inductor pairs with caps on BOTH
    # its nets, it's likely an RF impedance matching network, not separate LC
    # filters. Keep at most 1 entry per inductor net (the largest capacitance).
    from collections import defaultdict
    _ind_nets: dict[str, set[str]] = defaultdict(set)
    for f in lc_filters:
        _ind_nets[f["inductor"]["ref"]].add(f["shared_net"])
    # Inductors with caps on both nets → matching network
    _match_inductors = {ref for ref, nets in _ind_nets.items() if len(nets) >= 2}
    if _match_inductors:
        keep: list[dict] = []
        # Group by (inductor, shared_net), keep only the largest cap entry
        _best: dict[tuple[str, str], dict] = {}
        for f in lc_filters:
            iref = f["inductor"]["ref"]
            if iref not in _match_inductors:
                keep.append(f)
                continue
            key = (iref, f["shared_net"])
            if key not in _best or f["capacitor"]["farads"] > _best[key]["capacitor"]["farads"]:
                _best[key] = f
        keep.extend(_best.values())
        lc_filters = keep

    return lc_filters


def detect_crystal_circuits(ctx: AnalysisContext) -> list[dict]:
    """Detect crystal oscillator circuits."""
    crystal_circuits: list[dict] = []
    crystals = [c for c in ctx.components if c["type"] == "crystal"]
    for xtal in crystals:
        xtal_pins = xtal.get("pins", [])
        if len(xtal_pins) < 2:
            continue

        # KH-114: Skip active oscillators (>=4 pins with a VCC/VDD power pin)
        # They should be handled by the active oscillator section below
        if len(xtal_pins) >= 4:
            has_power_pin = False
            for pin in xtal_pins:
                pn_upper = pin.get("name", "").upper()
                if any(kw in pn_upper for kw in ("VCC", "VDD", "V+")):
                    has_power_pin = True
                    break
                net_name, _ = ctx.pin_net.get((xtal["reference"], pin["number"]), (None, None))
                if net_name and ctx.is_power_net(net_name) and not ctx.is_ground(net_name):
                    has_power_pin = True
                    break
            if has_power_pin:
                continue

        # Find capacitors connected to crystal signal pins (not power/ground)
        xtal_nets = set()
        for pin in xtal_pins:
            net_name, _ = ctx.pin_net.get((xtal["reference"], pin["number"]), (None, None))
            if net_name and not ctx.is_power_net(net_name) and not ctx.is_ground(net_name):
                xtal_nets.add(net_name)

        load_caps = []
        for net_name in xtal_nets:
            if net_name not in ctx.nets:
                continue
            for p in ctx.nets[net_name]["pins"]:
                if p["component"] != xtal["reference"] and ctx.comp_lookup.get(p["component"], {}).get("type") == "capacitor":
                    cap_ref = p["component"]
                    cap_val = ctx.parsed_values.get(cap_ref)
                    if cap_val:
                        # Check if other end of cap goes to ground
                        cap_n1, cap_n2 = ctx.get_two_pin_nets(cap_ref)
                        other_net = cap_n2 if cap_n1 == net_name else cap_n1
                        if ctx.is_ground(other_net):
                            load_caps.append({
                                "ref": cap_ref,
                                "value": ctx.comp_lookup[cap_ref]["value"],
                                "farads": cap_val,
                                "net": net_name,
                            })

        xtal_entry = {
            "reference": xtal["reference"],
            "value": xtal.get("value", ""),
            "frequency": _parse_crystal_frequency(xtal.get("value", "")),
            "load_caps": load_caps,
        }

        # Compute effective load capacitance: CL = (C1 * C2) / (C1 + C2) + C_stray
        if len(load_caps) >= 2:
            c1 = load_caps[0]["farads"]
            c2 = load_caps[1]["farads"]
            c_stray = 3e-12  # typical stray capacitance estimate
            cl_eff = (c1 * c2) / (c1 + c2) + c_stray
            xtal_entry["effective_load_pF"] = round(cl_eff * 1e12, 2)
            xtal_entry["note"] = f"CL_eff = ({load_caps[0]['value']} * {load_caps[1]['value']}) / ({load_caps[0]['value']} + {load_caps[1]['value']}) + ~3pF stray"

        crystal_circuits.append(xtal_entry)

    # Detect active oscillators (TCXO, VCXO, MEMS, etc.)
    _osc_keywords = ("oscillator", "tcxo", "vcxo", "mems_osc", "sit2", "sit8",
                     "dsc6", "dsc1", "sg-", "asfl", "asco", "asdm", "fox",
                     "ecs-", "abracon")
    for comp in ctx.components:
        if comp["type"] == "oscillator":
            pass  # always include
        elif comp["type"] in ("crystal", "ic"):
            val_lower = comp.get("value", "").lower()
            lib_lower = comp.get("lib_id", "").lower()
            if not any(kw in val_lower or kw in lib_lower for kw in _osc_keywords):
                continue
            # Exclude RF/analog ICs that happen to match oscillator keywords
            _osc_exclude = ("switch", "mux", "balun", "filter", "amplifier", "lna",
                            "driver", "mixer", "attenuator", "diplexer", "splitter",
                            "spdt", "sp3t", "sp4t", "74lvc", "74hc")
            if any(kw in val_lower or kw in lib_lower for kw in _osc_exclude):
                continue
            # Skip if already detected as a passive crystal
            if any(xc["reference"] == comp["reference"] for xc in crystal_circuits):
                continue
        else:
            continue

        ref = comp["reference"]
        # Find output net (clock output pin)
        out_net = None
        vcc_net = None
        for pin in comp.get("pins", []):
            net_name, _ = ctx.pin_net.get((ref, pin["number"]), (None, None))
            if not net_name:
                continue
            pname = pin.get("name", "").upper()
            if pname in ("OUT", "OUTPUT", "CLK", "CLKOUT"):
                out_net = net_name
            elif ctx.is_power_net(net_name) and not ctx.is_ground(net_name):
                vcc_net = net_name
        # If no named output pin, check for non-power non-ground pins
        if not out_net:
            for pin in comp.get("pins", []):
                net_name, _ = ctx.pin_net.get((ref, pin["number"]), (None, None))
                if net_name and not ctx.is_power_net(net_name) and not ctx.is_ground(net_name):
                    out_net = net_name
                    break

        crystal_circuits.append({
            "reference": ref,
            "value": comp.get("value", ""),
            "frequency": _parse_crystal_frequency(comp.get("value", "")),
            "type": "active_oscillator",
            "output_net": out_net,
            "load_caps": [],
        })

    # IC pin-based crystal detection: find ICs with crystal-related pin names
    # (XTAL_IN/XTAL_OUT, XI/XO, OSC_IN/OSC_OUT) whose connected nets have small
    # caps (5-50pF) to ground.  Reports crystal circuits even without a classified
    # crystal component (common when crystal is in a generic footprint).
    _xtal_pin_re = re.compile(
        r'^(XTAL|OSC|XI|XO|XTAL_IN|XTAL_OUT|XTAL1|XTAL2|'
        r'OSC_IN|OSC_OUT|OSC1|OSC2|OSC32_IN|OSC32_OUT|'
        r'OSCI|OSCO|X_IN|X_OUT|XIN|XOUT|XT1|XT2|'
        r'XTALIN|XTALOUT|XTAL_P|XTAL_N|'
        r'RTC_XTAL|RTC_XI|RTC_XO|RTC32K_XP|RTC32K_XN)$', re.IGNORECASE)
    detected_refs = {xc["reference"] for xc in crystal_circuits}
    for ic in ctx.components:
        if ic["type"] != "ic":
            continue
        # Collect crystal-related pin nets for this IC
        xtal_pin_nets = []
        for pin in ic.get("pins", []):
            pname = pin.get("name", "")
            if _xtal_pin_re.match(pname):
                net_name, _ = ctx.pin_net.get((ic["reference"], pin["number"]), (None, None))
                if net_name and not ctx.is_power_net(net_name) and not ctx.is_ground(net_name):
                    xtal_pin_nets.append((pname, net_name))
        if len(xtal_pin_nets) < 2:
            continue
        # Check if these nets have small caps to ground (load caps)
        load_caps = []
        for _pname, net_name in xtal_pin_nets:
            if net_name not in ctx.nets:
                continue
            for p in ctx.nets[net_name]["pins"]:
                comp = ctx.comp_lookup.get(p["component"])
                if not comp or comp["type"] != "capacitor":
                    continue
                cap_ref = p["component"]
                if cap_ref in detected_refs:
                    continue
                cap_val = ctx.parsed_values.get(cap_ref)
                if cap_val and 5e-12 <= cap_val <= 50e-12:
                    cn1, cn2 = ctx.get_two_pin_nets(cap_ref)
                    other = cn2 if cn1 == net_name else cn1
                    if ctx.is_ground(other):
                        load_caps.append({
                            "ref": cap_ref,
                            "value": comp["value"],
                            "farads": cap_val,
                            "net": net_name,
                        })
        if len(load_caps) >= 2:
            # Check if any crystal component already covers these nets
            cap_nets = {lc["net"] for lc in load_caps}
            already_covered = False
            for xc in crystal_circuits:
                if any(lc["net"] in cap_nets for lc in xc.get("load_caps", [])):
                    already_covered = True
                    break
            if not already_covered:
                # Look for a feedback resistor bridging the two crystal nets
                fb_resistor = None
                net_list = list(cap_nets)
                if len(net_list) >= 2:
                    for r in ctx.components:
                        if r["type"] != "resistor":
                            continue
                        rn1, rn2 = ctx.get_two_pin_nets(r["reference"])
                        if rn1 in cap_nets and rn2 in cap_nets and rn1 != rn2:
                            rv = ctx.parsed_values.get(r["reference"])
                            if rv and rv >= 100e3:  # 100k+ = feedback resistor
                                fb_resistor = r["reference"]
                                break

                entry = {
                    "reference": ic["reference"],
                    "value": ic.get("value", ""),
                    "type": "ic_crystal_pins",
                    "ic_reference": ic["reference"],
                    "load_caps": load_caps,
                }
                if fb_resistor:
                    entry["feedback_resistor"] = fb_resistor
                if len(load_caps) >= 2:
                    c1 = load_caps[0]["farads"]
                    c2 = load_caps[1]["farads"]
                    cl_eff = (c1 * c2) / (c1 + c2) + 3e-12
                    entry["effective_load_pF"] = round(cl_eff * 1e12, 2)
                crystal_circuits.append(entry)

    return crystal_circuits


def detect_decoupling(ctx: AnalysisContext) -> list[dict]:
    """Detect decoupling capacitors per power rail."""
    # EQ-069: f_SRF = 1/(2π√(ESL×C)) (decoupling SRF)
    decoupling_analysis: list[dict] = []

    # For each power rail, compute total decoupling capacitance and frequency coverage
    power_nets = {}
    for net_name, net_info in ctx.nets.items():
        if net_name.startswith("__unnamed_"):
            continue
        if ctx.is_ground(net_name):
            continue
        if ctx.is_power_net(net_name):
            power_nets[net_name] = net_info

    for rail_name, rail_info in power_nets.items():
        rail_caps = []
        for p in rail_info["pins"]:
            comp = ctx.comp_lookup.get(p["component"])
            if comp and comp["type"] == "capacitor":
                cap_val = ctx.parsed_values.get(p["component"])
                if cap_val:
                    # Check if other pin goes to ground
                    c_n1, c_n2 = ctx.get_two_pin_nets(p["component"])
                    other = c_n2 if c_n1 == rail_name else c_n1
                    if ctx.is_ground(other):
                        self_resonant = 1.0 / (2.0 * math.pi * math.sqrt(1e-9 * cap_val))  # ~1nH ESL estimate
                        rail_caps.append({
                            "ref": p["component"],
                            "value": comp["value"],
                            "farads": cap_val,
                            "self_resonant_hz": round(self_resonant, 0),
                        })

        if rail_caps:
            total_cap = sum(c["farads"] for c in rail_caps)
            decoupling_analysis.append({
                "rail": rail_name,
                "capacitors": rail_caps,
                "total_capacitance_uF": round(total_cap * 1e6, 3),
                "cap_count": len(rail_caps),
            })
    return decoupling_analysis


def detect_current_sense(ctx: AnalysisContext) -> list[dict]:
    """Detect current sense circuits."""
    current_sense: list[dict] = []
    shunt_candidates = [
        c for c in ctx.components
        if c["type"] == "resistor" and c["reference"] in ctx.parsed_values
        and 0 < ctx.parsed_values[c["reference"]] <= 0.5
    ]

    _SENSE_PIN_PREFIXES = frozenset({
        "CS", "CSP", "CSN", "ISNS", "ISENSE", "IMON", "IOUT",
        "SEN", "SENSE", "VSENSE", "VSEN", "VS", "INP", "INN",
        "IS", "IAVG", "ISET",
    })
    _SENSE_IC_KEYWORDS = frozenset({
        "ina", "acs7", "ad8210", "ad8217", "ad8218", "max9938",
        "max4080", "max4081", "max471", "ltc6101", "ltc6102",
        "ltc6103", "ltc4151", "ina226", "ina233", "ina180",
        "ina181", "ina190", "ina199", "ina200", "ina210",
        "ina240", "ina250", "ina260", "ina300", "ina381",
        "pam2401", "zxct", "acs71", "acs72", "asc",
    })
    # KH-081/KH-113: IC families that are never current sense amplifiers
    _SENSE_IC_EXCLUDE = frozenset({
        # Ethernet PHY / RJ45 / MagJack
        "w5500", "w5100", "w5200", "ksz", "dp83", "lan87", "lan91",
        "hr911", "rj45", "magjack", "enc28j", "8p8c", "hr601", "arjm",
        # RS-485/RS-232/UART transceivers
        "lt178", "max48", "sn65hvd", "st348", "rs485", "rs232",
        "adm281", "adm485", "adm491", "sp338", "sp339", "isl3", "iso15",
        "max23", "max31", "max32",
    })

    for shunt in shunt_candidates:
        # Support both 2-pin and 4-pin Kelvin shunts (R_Shunt: pins 1,4=current; 2,3=sense)
        sense_n1, sense_n2 = None, None
        # Check for 4-pin Kelvin first (pins 1,4=current path; 2,3=sense)
        n1, _ = ctx.pin_net.get((shunt["reference"], "1"), (None, None))
        n4, _ = ctx.pin_net.get((shunt["reference"], "4"), (None, None))
        n3, _ = ctx.pin_net.get((shunt["reference"], "3"), (None, None))
        if n1 and n4 and n3:
            # 4-pin Kelvin shunt
            n2, _ = ctx.pin_net.get((shunt["reference"], "2"), (None, None))
            s_n1, s_n2 = n1, n4
            sense_n1, sense_n2 = n2, n3
        else:
            s_n1, s_n2 = ctx.get_two_pin_nets(shunt["reference"])
            if not s_n1 or not s_n2:
                continue
        if s_n1 == s_n2:
            continue
        # Skip if both nets are power/ground (bulk decoupling, not sensing)
        s1_pwr_or_gnd = ctx.is_ground(s_n1) or ctx.is_power_net(s_n1)
        s2_pwr_or_gnd = ctx.is_ground(s_n2) or ctx.is_power_net(s_n2)
        if s1_pwr_or_gnd and s2_pwr_or_gnd:
            continue

        shunt_ohms = ctx.parsed_values[shunt["reference"]]

        # Find ICs connected to BOTH sides of the shunt.
        # Ground-net exclusion: GND connects to every IC on the board, so it
        # can't be used for "IC on both sides" matching.  When one side of the
        # shunt is GND, skip GND-side component collection entirely and instead
        # match only ICs on the non-GND side that are known sense parts or have
        # sense-related pin names on the shunt nets.

        # Treat power nets the same as GND — they connect to many ICs
        # through power pins and would cause the same false positive flood.
        side1_is_pwr = ctx.is_ground(s_n1) or ctx.is_power_net(s_n1)
        side2_is_pwr = ctx.is_ground(s_n2) or ctx.is_power_net(s_n2)
        has_pwr_side = side1_is_pwr or side2_is_pwr

        comps_on_n1 = set()
        comps_on_n2 = set()
        check_nets_1 = [s_n1] + ([sense_n1] if sense_n1 else [])
        check_nets_2 = [s_n2] + ([sense_n2] if sense_n2 else [])

        # Collect components on each side (skip power/GND side entirely)
        if not side1_is_pwr:
            for nn in check_nets_1:
                if nn in ctx.nets:
                    for p in ctx.nets[nn]["pins"]:
                        if p["component"] != shunt["reference"]:
                            comps_on_n1.add(p["component"])
        if not side2_is_pwr:
            for nn in check_nets_2:
                if nn in ctx.nets:
                    for p in ctx.nets[nn]["pins"]:
                        if p["component"] != shunt["reference"]:
                            comps_on_n2.add(p["component"])

        if has_pwr_side:
            # One side is a power/GND rail: use only the non-power side's
            # components.  Filter to ICs that are plausible current sense
            # monitors: either by part name or by having sense-related pin
            # names on the shunt nets.
            non_pwr_comps = comps_on_n1 if not side1_is_pwr else comps_on_n2
            non_pwr_nets = check_nets_1 if not side1_is_pwr else check_nets_2
            sense_ics_set = set()
            for cref in non_pwr_comps:
                ic_comp = ctx.comp_lookup.get(cref)
                if not ic_comp or ic_comp["type"] != "ic":
                    continue
                # Check if part is a known sense IC
                val_lower = (ic_comp.get("value", "") + " " + ic_comp.get("lib_id", "")).lower()
                # KH-081/KH-113: Skip excluded IC families
                if any(kw in val_lower for kw in _SENSE_IC_EXCLUDE):
                    continue
                if any(kw in val_lower for kw in _SENSE_IC_KEYWORDS):
                    sense_ics_set.add(cref)
                    continue
                # Check if the IC's pin on this net has a sense-related name
                for nn in non_pwr_nets:
                    if nn not in ctx.nets:
                        continue
                    for p in ctx.nets[nn]["pins"]:
                        if p["component"] == cref:
                            pn = p.get("pin_name", "").upper().rstrip("0123456789+-")
                            if pn in _SENSE_PIN_PREFIXES:
                                sense_ics_set.add(cref)
            sense_ics = sense_ics_set
        else:
            # Neither side is GND: use original "IC on both sides" algorithm
            sense_ics = comps_on_n1 & comps_on_n2
            # 1-hop: if no IC on both sides directly, look through filter resistors
            # (e.g., shunt -> R_filter -> sense IC is a common BMS pattern)
            if not any(ctx.comp_lookup.get(c, {}).get("type") == "ic" for c in sense_ics):
                for nn in check_nets_1:
                    if nn not in ctx.nets:
                        continue
                    for p in ctx.nets[nn]["pins"]:
                        r_comp = ctx.comp_lookup.get(p["component"])
                        if r_comp and r_comp["type"] == "resistor" and p["component"] != shunt["reference"]:
                            r_other = ctx.get_two_pin_nets(p["component"])
                            if r_other[0] and r_other[1]:
                                hop_net = r_other[1] if r_other[0] == nn else r_other[0]
                                if hop_net in ctx.nets:
                                    for hp in ctx.nets[hop_net]["pins"]:
                                        comps_on_n1.add(hp["component"])
                for nn in check_nets_2:
                    if nn not in ctx.nets:
                        continue
                    for p in ctx.nets[nn]["pins"]:
                        r_comp = ctx.comp_lookup.get(p["component"])
                        if r_comp and r_comp["type"] == "resistor" and p["component"] != shunt["reference"]:
                            r_other = ctx.get_two_pin_nets(p["component"])
                            if r_other[0] and r_other[1]:
                                hop_net = r_other[1] if r_other[0] == nn else r_other[0]
                                if hop_net in ctx.nets:
                                    for hp in ctx.nets[hop_net]["pins"]:
                                        comps_on_n2.add(hp["component"])
                sense_ics = comps_on_n1 & comps_on_n2
        for ic_ref in sense_ics:
            ic_comp = ctx.comp_lookup.get(ic_ref)
            if not ic_comp:
                continue
            # Only consider ICs (sense amplifiers, MCUs with ADC)
            if ic_comp["type"] not in ("ic",):
                continue

            current_sense.append({
                "shunt": {
                    "ref": shunt["reference"],
                    "value": shunt["value"],
                    "ohms": shunt_ohms,
                },
                "sense_ic": {
                    "ref": ic_ref,
                    "value": ic_comp.get("value", ""),
                    "type": ic_comp.get("type", ""),
                },
                "high_net": s_n1,
                "low_net": s_n2,
                "max_current_50mV_A": round(0.05 / shunt_ohms, 3) if shunt_ohms > 0 else None,
                "max_current_100mV_A": round(0.1 / shunt_ohms, 3) if shunt_ohms > 0 else None,
            })
    # Second pass: detect shunts with IC-integrated current sense amplifiers.
    # These ICs have sense pins (CSA, SEN, SNS, ISENSE, IMON, CSP, CSN, SH)
    # but weren't caught by the first pass because they may not be on both sides.
    matched_shunts = {entry["shunt"]["ref"] for entry in current_sense}
    _integrated_csa_pins = frozenset({
        "CSA", "CSB", "SEN", "SENP", "SENN", "SNS", "SNSP", "SNSN",
        "ISENSE", "IMON", "IOUT", "CSP", "CSN", "CS+", "CS-",
        "SH", "SHP", "SHN", "ISENP", "ISENN",
    })

    for shunt in shunt_candidates:
        if shunt["reference"] in matched_shunts:
            continue
        shunt_ohms = ctx.parsed_values.get(shunt["reference"])
        if not shunt_ohms or shunt_ohms > 1.0:
            continue

        s_n1, s_n2 = ctx.get_two_pin_nets(shunt["reference"])
        if not s_n1 or not s_n2 or s_n1 == s_n2:
            continue

        # Check each side's net for IC pins with CSA-related names
        for net_name in (s_n1, s_n2):
            if net_name not in ctx.nets:
                continue
            for p in ctx.nets[net_name]["pins"]:
                ic_comp = ctx.comp_lookup.get(p["component"])
                if not ic_comp or ic_comp["type"] != "ic":
                    continue
                # KH-081/KH-113: Skip excluded IC families
                _val_lower2 = (ic_comp.get("value", "") + " " + ic_comp.get("lib_id", "")).lower()
                if any(kw in _val_lower2 for kw in _SENSE_IC_EXCLUDE):
                    continue
                pn = p.get("pin_name", "").upper().rstrip("0123456789").rstrip("_")
                if pn in _integrated_csa_pins:
                    current_sense.append({
                        "shunt": {
                            "ref": shunt["reference"],
                            "value": shunt["value"],
                            "ohms": shunt_ohms,
                        },
                        "sense_ic": {
                            "ref": p["component"],
                            "value": ic_comp.get("value", ""),
                            "type": "integrated_csa",
                        },
                        "high_net": s_n1,
                        "low_net": s_n2,
                        "max_current_50mV_A": round(0.05 / shunt_ohms, 3) if shunt_ohms > 0 else None,
                        "max_current_100mV_A": round(0.1 / shunt_ohms, 3) if shunt_ohms > 0 else None,
                    })
                    matched_shunts.add(shunt["reference"])
                    break
            if shunt["reference"] in matched_shunts:
                break

    return current_sense


def _infer_rail_voltage(net_name):
    """Infer voltage from a power rail net name. Returns float or None."""
    if not net_name:
        return None
    name = net_name.upper().strip()
    m = re.match(r'[+]?(\d+)V(\d+)', name)
    if m:
        return float(f"{m.group(1)}.{m.group(2)}")
    m = re.match(r'[+]?(\d+\.?\d*)V', name)
    if m:
        return float(m.group(1))
    if "VBUS" in name or "USB" in name:
        return 5.0
    if "VBAT" in name:
        return 3.7
    return None


def detect_power_regulators(ctx: AnalysisContext, voltage_dividers: list[dict]) -> list[dict]:
    """Detect power regulator topology. Takes voltage_dividers for feedback matching."""
    power_regulators: list[dict] = []

    # KH-148: Deduplicate multi-unit ICs
    for ic in list({c["reference"]: c for c in ctx.components if c["type"] == "ic"}.values()):
        ref = ic["reference"]

        # KH-089: Skip components with no mapped pins (title blocks, graphics)
        # KH-124: Allow keyword-matched PMICs through even without pins (legacy format)
        _no_pins = not ic.get("pins")

        # KH-089: Skip known non-regulator IC families
        _lib_val_check = (ic.get("lib_id", "") + " " + ic.get("value", "")).lower()
        _non_reg_exclude = ("eeprom", "flash", "spi_flash", "rtc", "uart",
                            "usb_uart", "buffer", "logic_", "encoder",
                            "w25q", "at24c", "24c0", "pcf85", "ht42b", "ch340",
                            "cp210", "ft232", "74lvc", "74hc",
                            # KH-100: WiFi/BT modules with filter inductors
                            "ap62", "ap63", "esp32", "esp8266",
                            "cyw43", "wl18")
        if any(k in _lib_val_check for k in _non_reg_exclude):
            continue

        ic_pins = {}  # pin_name -> (net_name, pin_number)
        for pin_num, (net_name, _) in ctx.ref_pins.get(ref, {}).items():
            pin_name = ""
            if net_name and net_name in ctx.nets:
                for p in ctx.nets[net_name]["pins"]:
                    if p["component"] == ref and p["pin_number"] == pin_num:
                        pin_name = p.get("pin_name", "").upper()
                        break
            ic_pins[pin_name] = (net_name, pin_num)

        # Look for regulator pin patterns
        fb_pin = None
        sw_pin = None
        en_pin = None
        vin_pin = None
        vout_pin = None
        boot_pin = None

        for pname, (net, pnum) in ic_pins.items():
            # Use startswith for pins that may have numeric suffixes (FB1, SW2, etc.)
            pn_base = pname.rstrip("0123456789").rstrip("_")  # Strip trailing digits and underscores (FB_1→FB)
            # Split composite pin names like "FB/VOUT" into parts
            pn_parts = {p.strip() for p in pname.split("/")} | {pn_base}
            if pn_parts & {"FB", "VFB", "ADJ", "VADJ"}:
                if not fb_pin:
                    fb_pin = (pname, net)
                # Composite names like "FB/VOUT" also set vout_pin
                if not vout_pin and pn_parts & {"VOUT", "VO", "OUT", "OUTPUT"}:
                    vout_pin = (pname, net)
            elif pn_parts & {"SW", "PH", "LX"}:
                if not sw_pin:
                    sw_pin = (pname, net)
            elif pname in ("EN", "ENABLE", "ON", "~{SHDN}", "SHDN", "~{EN}") or \
                 (pn_base == "EN" and len(pname) <= 4):
                en_pin = (pname, net)
            elif pn_parts & {"VIN", "VI", "IN", "PVIN", "AVIN", "INPUT"}:
                vin_pin = (pname, net)
            elif pn_parts & {"VOUT", "VO", "OUT", "OUTPUT"}:
                vout_pin = (pname, net)
            elif pn_parts & {"BOOT", "BST", "BOOTSTRAP", "CBST"}:
                boot_pin = (pname, net)

        if not fb_pin and not sw_pin and not vout_pin:
            # KH-124: For pin-less ICs (legacy format), check keywords before
            # giving up — PMICs like AXP803 won't have pin data
            if not _no_pins:
                continue  # Not a regulator
            _kw_check = (ic.get("lib_id", "") + " " + ic.get("value", "")).lower()
            _kw_pmic = ("regulator", "ldo", "buck", "boost", "converter", "pmic",
                        "axp", "mt36", "dd40", "tplp", "hx630", "ip51",
                        "ams1117", "lm317", "lm78", "lm79", "tps5", "tps6")
            if not any(k in _kw_check for k in _kw_pmic):
                continue
            # Add as minimal keyword-only entry
            power_regulators.append({
                "ref": ref,
                "value": ic.get("value", ""),
                "lib_id": ic.get("lib_id", ""),
                "topology": "unknown",
                "input_rail": None,
                "output_rail": None,
                "estimated_vout": None,
                "feedback_divider": None,
                "inductor": None,
            })
            continue

        # Early lib_id check
        lib_id_raw = ic.get("lib_id", "")
        lib_part_name = lib_id_raw.split(":")[-1] if ":" in lib_id_raw else ""
        desc_lower = ic.get("description", "").lower()
        lib_val_lower = (lib_id_raw + " " + ic.get("value", "") + " " + lib_part_name).lower()
        reg_lib_keywords = ("regulator", "regul", "ldo", "vreg", "buck", "boost",
                           "converter", "dc-dc", "dc_dc", "linear_regulator",
                           "switching_regulator",
                           "ams1117", "lm317", "lm78", "lm79", "ld1117", "ld33",
                           "ap6", "tps5", "tps6", "tlv7", "rt5", "mp1", "mp2",
                           "sy8", "max150", "max170", "ncp1", "xc6", "mcp170",
                           "mic29", "mic55", "ap2112", "ap2210", "ap73",
                           "ncv4", "lm26", "lm11", "78xx",
                           "79xx", "lt308", "lt36", "ltc36", "lt86", "ltc34",
                           # KH-118: Asian manufacturer LDOs
                           "tplp", "hx630",
                           # KH-124: PMICs and boost converters
                           "axp", "mt36", "pmic", "dd40", "ip51",
                           )
        has_reg_keyword = (any(k in lib_val_lower for k in reg_lib_keywords) or
                          any(k in desc_lower for k in ("regulator", "ldo", "vreg",
                                                        "voltage regulator")))

        # Exclude RF amplifiers/LNAs that have VIN/VOUT but aren't regulators
        _rf_exclude = ("lna", "mmic", "mga-", "bga-", "bgb7", "trf37",
                       "sga-", "tqp3", "sky67", "gali-", "bfp7", "bfr5")
        if any(k in lib_val_lower for k in _rf_exclude):
            continue

        # Exclude power multiplexers/load switches/ideal diode controllers
        _power_mux_exclude = ("power_mux", "load_switch", "tps211", "tps212",
                              "ltc441", "ideal_diode",
                              # KH-108: Ideal diode OR controllers
                              "lm6620", "lm6610", "ltc435", "ltc430")
        if any(k in lib_val_lower for k in _power_mux_exclude):
            continue

        if not fb_pin and not boot_pin:
            if not sw_pin and not has_reg_keyword:
                # Only VOUT pin, no regulator keywords → check if VIN+VOUT
                # both connect to distinct power nets (custom-lib LDOs like TC1185)
                if vin_pin and vout_pin:
                    in_net = vin_pin[1]
                    out_net = vout_pin[1]
                    if not (ctx.is_power_net(in_net) and ctx.is_power_net(out_net)
                            and in_net != out_net):
                        continue
                else:
                    continue
            if sw_pin and not has_reg_keyword:
                # SW pin but check if inductor is connected
                sw_has_inductor = False
                sw_net_name = sw_pin[1]
                if sw_net_name in ctx.nets:
                    for p in ctx.nets[sw_net_name]["pins"]:
                        comp_c = ctx.comp_lookup.get(p["component"])
                        if comp_c and comp_c["type"] == "inductor":
                            sw_has_inductor = True
                            break
                if not sw_has_inductor:
                    continue

        reg_info = {
            "ref": ref,
            "value": ic["value"],
            "lib_id": ic.get("lib_id", ""),
        }

        # Determine topology
        if sw_pin:
            # Check if SW pin connects to an inductor
            sw_net = sw_pin[1]
            has_inductor = False
            inductor_ref = None
            if sw_net in ctx.nets:
                for p in ctx.nets[sw_net]["pins"]:
                    comp = ctx.comp_lookup.get(p["component"])
                    if comp and comp["type"] == "inductor":
                        has_inductor = True
                        inductor_ref = p["component"]
                        break
            if has_inductor:
                reg_info["topology"] = "switching"
                reg_info["inductor"] = inductor_ref
                reg_info["sw_net"] = sw_net
                if boot_pin:
                    reg_info["has_bootstrap"] = True
                # KH-084/KH-087: Trace through inductor to find output rail
                if inductor_ref and not vout_pin:
                    ind_n1, ind_n2 = ctx.get_two_pin_nets(inductor_ref)
                    out_rail = ind_n2 if ind_n1 == sw_net else ind_n1
                    if out_rail and out_rail != sw_net:
                        reg_info["output_rail"] = out_rail
            else:
                reg_info["topology"] = "switching"  # SW pin but no inductor found
        elif vout_pin and not sw_pin:
            # Check if description/lib_id suggests a switching regulator whose
            # SW pin wasn't found (e.g., pin in different unit or unusual name)
            _switching_kw = ("buck", "boost", "switching", "step-down", "step-up",
                             "step down", "step up", "dc-dc", "dc_dc", "smps",
                             "converter", "synchronous")
            if any(k in desc_lower for k in _switching_kw) or \
               any(k in lib_val_lower for k in _switching_kw):
                reg_info["topology"] = "switching"
            else:
                reg_info["topology"] = "LDO"
        elif fb_pin and not sw_pin:
            reg_info["topology"] = "unknown"

        # Check if this is a complex IC with an internal regulator rather than
        # a dedicated regulator.  If < 20% of pins are regulator-related, flag it.
        total_pins = len(ic.get("pins", []))
        reg_pin_count = sum(1 for pn in ic_pins if pn in (
            "VIN", "VOUT", "VO", "OUT", "FB", "VFB", "ADJ", "SW", "PH", "LX",
            "EN", "ENABLE", "BST", "BOOT", "PGOOD", "PG", "SS", "COMP",
            "INPUT", "OUTPUT",
        ))
        if total_pins > 10 and reg_pin_count < total_pins * 0.2:
            reg_info["topology"] = "ic_with_internal_regulator"

        # Detect inverting topology from part name/description or output net name
        inverting_kw = ("invert", "inv_", "_inv", "negative output", "neg_out")
        is_inverting = any(k in lib_val_lower for k in inverting_kw) or \
                       any(k in desc_lower for k in inverting_kw)

        # Extract input/output rails
        if vin_pin:
            reg_info["input_rail"] = vin_pin[1]
        if vout_pin:
            reg_info["output_rail"] = vout_pin[1]
            # Also check if output rail name suggests negative voltage
            out_net_u = vout_pin[1].upper()
            if re.search(r'[-](\d)', out_net_u) or "NEG" in out_net_u or out_net_u.startswith("-"):
                is_inverting = True
        if is_inverting:
            reg_info["inverting"] = True

        # KH-104: Sanity check — power rails should never be GND
        if reg_info.get("input_rail") and ctx.is_ground(reg_info["input_rail"]):
            reg_info["input_rail"] = None
        if reg_info.get("output_rail") and ctx.is_ground(reg_info["output_rail"]):
            reg_info["output_rail"] = None

        # KH-087: Trace output rail through inductor (retry after sanitization)
        if reg_info.get("topology") == "switching" and not reg_info.get("output_rail") and reg_info.get("inductor"):
            ind_ref = reg_info["inductor"]
            ind_n1, ind_n2 = ctx.get_two_pin_nets(ind_ref)
            sw_net_2 = sw_pin[1] if sw_pin else None
            out_rail = ind_n2 if ind_n1 == sw_net_2 else ind_n1
            if out_rail and not ctx.is_ground(out_rail):
                reg_info["output_rail"] = out_rail

        # KH-087: Trace input rail through ferrite bead
        if not reg_info.get("input_rail") and vin_pin:
            vin_net = vin_pin[1]
            if vin_net and vin_net in ctx.nets:
                for p in ctx.nets[vin_net]["pins"]:
                    fb_comp = ctx.comp_lookup.get(p["component"])
                    if (fb_comp and fb_comp["type"] in ("ferrite_bead", "inductor")
                            and p["component"] != reg_info.get("inductor")):
                        fb_n1, fb_n2 = ctx.get_two_pin_nets(p["component"])
                        other = fb_n2 if fb_n1 == vin_net else fb_n1
                        if other and ctx.is_power_net(other) and not ctx.is_ground(other):
                            reg_info["input_rail"] = other
                            break

        # Check for fixed-output regulator (voltage encoded in part number)
        fixed_vout, fixed_source = _lookup_regulator_vref(
            ic.get("value", ""), ic.get("lib_id", ""))
        if fixed_source == "fixed_suffix" and fixed_vout is not None:
            reg_info["estimated_vout"] = round(fixed_vout, 3)
            reg_info["vref_source"] = "fixed_suffix"
            if vout_pin:
                reg_info["output_rail"] = vout_pin[1]

        # Check feedback divider for output voltage estimation
        if fb_pin:
            fb_net = fb_pin[1]
            reg_info["fb_net"] = fb_net
            # Try part-specific Vref lookup first, fall back to heuristic sweep
            known_vref, vref_source = _lookup_regulator_vref(
                ic.get("value", ""), ic.get("lib_id", ""))
            # Skip feedback divider analysis for fixed-output parts
            if vref_source == "fixed_suffix":
                known_vref = None
            # Find matching voltage divider
            for vd in voltage_dividers:
                if vd["mid_net"] == fb_net:
                    ratio = vd["ratio"]
                    if known_vref is not None:
                        # Use the known Vref from the lookup table
                        v_out = known_vref / ratio if ratio > 0 else 0
                        if 0.5 < v_out < 60:
                            reg_info["estimated_vout"] = round(v_out, 3)
                            reg_info["assumed_vref"] = known_vref
                            reg_info["vref_source"] = "lookup"
                            reg_info["feedback_divider"] = {
                                "r_top": {"ref": vd["r_top"]["ref"], "ohms": vd["r_top"]["ohms"], "value": vd["r_top"]["value"]},
                                "r_bottom": {"ref": vd["r_bottom"]["ref"], "ohms": vd["r_bottom"]["ohms"], "value": vd["r_bottom"]["value"]},
                                "ratio": ratio,
                            }
                    else:
                        # Heuristic: try common Vref values
                        for vref in [0.6, 0.8, 1.0, 1.22, 1.25]:
                            v_out = vref / ratio if ratio > 0 else 0
                            if 0.5 < v_out < 60:
                                reg_info["estimated_vout"] = round(v_out, 3)
                                reg_info["assumed_vref"] = vref
                                reg_info["vref_source"] = "heuristic"
                                reg_info["feedback_divider"] = {
                                    "r_top": {"ref": vd["r_top"]["ref"], "ohms": vd["r_top"]["ohms"], "value": vd["r_top"]["value"]},
                                    "r_bottom": {"ref": vd["r_bottom"]["ref"], "ohms": vd["r_bottom"]["ohms"], "value": vd["r_bottom"]["value"]},
                                    "ratio": ratio,
                                }
                                break
                    break

        # KH-090: Fixed-output LDOs are never inverting
        if reg_info.get("inverting") and reg_info.get("topology") == "LDO" and not fb_pin:
            del reg_info["inverting"]

        # Negate Vout for inverting regulators
        if reg_info.get("inverting") and "estimated_vout" in reg_info:
            reg_info["estimated_vout"] = -abs(reg_info["estimated_vout"])

        # Only add if we found meaningful regulator features
        is_regulator = False
        if fb_pin or sw_pin or boot_pin:
            is_regulator = True
        elif vin_pin or vout_pin:
            in_net = vin_pin[1] if vin_pin else ""
            out_net = vout_pin[1] if vout_pin else ""
            if ctx.is_power_net(in_net) or ctx.is_power_net(out_net):
                is_regulator = True
            if has_reg_keyword:
                is_regulator = True

        if is_regulator and any(k in reg_info for k in ("topology", "input_rail", "output_rail", "estimated_vout")):
            power_regulators.append(reg_info)

    # KH-084: Cross-reference feedback dividers with regulators.
    # For dividers whose top_net matches a regulator's output_rail, mark as feedback.
    for reg in power_regulators:
        fb_net = reg.get("fb_net")
        if not fb_net or reg.get("feedback_divider"):
            continue
        # Check if FB net connects to divider top_net (FB-at-top topology)
        for vd in voltage_dividers:
            if vd["top_net"] == fb_net:
                ratio = vd["ratio"]
                # In FB-at-top, Vout = Vfb (the top of the divider IS the output)
                reg["feedback_divider"] = {
                    "r_top": {"ref": vd["r_top"]["ref"], "ohms": vd["r_top"]["ohms"], "value": vd["r_top"]["value"]},
                    "r_bottom": {"ref": vd["r_bottom"]["ref"], "ohms": vd["r_bottom"]["ohms"], "value": vd["r_bottom"]["value"]},
                    "ratio": ratio,
                    "topology": "fb_at_top",
                }
                if not reg.get("output_rail"):
                    reg["output_rail"] = fb_net
                break

    # Detect output capacitors on each regulator's output rail
    for reg in power_regulators:
        output_rail = reg.get("output_rail")
        reg_ref = reg.get("ref", "")
        if output_rail and output_rail in ctx.nets:
            output_caps = []
            seen_refs = set()
            for p in ctx.nets[output_rail]["pins"]:
                cref = p["component"]
                if cref == reg_ref or cref in seen_refs:
                    continue
                comp = ctx.comp_lookup.get(cref)
                if not comp or comp["type"] != "capacitor":
                    continue
                c_val = ctx.parsed_values.get(cref)
                if not c_val or c_val <= 0:
                    continue
                seen_refs.add(cref)
                output_caps.append({
                    "ref": cref,
                    "value": comp["value"],
                    "farads": c_val,
                })
            if output_caps:
                # Sort by value descending (bulk caps first)
                output_caps.sort(key=lambda c: -c["farads"])
                reg["output_capacitors"] = output_caps

        # Detect input capacitors on the input rail
        input_rail = reg.get("input_rail")
        if input_rail and input_rail in ctx.nets:
            input_caps = []
            seen_refs_in = set()
            for p in ctx.nets[input_rail]["pins"]:
                cref = p["component"]
                if cref == reg_ref or cref in seen_refs_in:
                    continue
                comp = ctx.comp_lookup.get(cref)
                if not comp or comp["type"] != "capacitor":
                    continue
                c_val = ctx.parsed_values.get(cref)
                if not c_val or c_val <= 0:
                    continue
                seen_refs_in.add(cref)
                input_caps.append({
                    "ref": cref,
                    "value": comp["value"],
                    "farads": c_val,
                })
            if input_caps:
                input_caps.sort(key=lambda c: -c["farads"])
                reg["input_capacitors"] = input_caps

        # Detect compensation caps on the FB net
        fb_net = reg.get("fb_net")
        if fb_net and fb_net in ctx.nets:
            comp_caps = []
            for p in ctx.nets[fb_net]["pins"]:
                cref = p["component"]
                if cref == reg_ref:
                    continue
                comp = ctx.comp_lookup.get(cref)
                if not comp or comp["type"] != "capacitor":
                    continue
                c_val = ctx.parsed_values.get(cref)
                if not c_val or c_val <= 0:
                    continue
                # Check what else this cap connects to (output rail = feed-forward, GND = compensation)
                n1, n2 = ctx.get_two_pin_nets(cref)
                other_net = n2 if n1 == fb_net else n1
                comp_caps.append({
                    "ref": cref,
                    "value": comp["value"],
                    "farads": c_val,
                    "other_net": other_net,
                    "role": "feed_forward" if other_net == output_rail else
                            "compensation" if ctx.is_ground(other_net) else "unknown",
                })
            if comp_caps:
                reg["compensation_capacitors"] = comp_caps

    # Estimate power dissipation for LDO regulators
    for reg in power_regulators:
        topology = reg.get("topology", "")
        vin_rail = reg.get("input_rail")
        vout = reg.get("estimated_vout")
        if topology == "LDO" and vin_rail and vout and vout > 0:
            vin = _infer_rail_voltage(vin_rail)
            if vin and vin > vout:
                dropout = vin - vout
                # Estimate load current from output cap total (heuristic:
                # ~100mA per 10µF of output capacitance is a rough proxy)
                output_caps = reg.get("output_capacitors", [])
                total_cout = sum(c.get("farads", 0) for c in output_caps)
                # Conservative estimate: assume typical load from cap sizing
                estimated_iout_a = min(total_cout * 1e4, 1.0) if total_cout > 0 else 0.1
                reg["power_dissipation"] = {
                    "vin_estimated_V": vin,
                    "vout_V": vout,
                    "dropout_V": round(dropout, 3),
                    "estimated_iout_A": round(estimated_iout_a, 3),
                    "estimated_pdiss_W": round(dropout * estimated_iout_a, 3),
                }

    return power_regulators


def detect_integrated_ldos(ctx: AnalysisContext, power_regulators: list[dict]) -> list[dict]:
    """Detect ICs with integrated LDOs that output to power nets."""
    _ldo_pin_names = frozenset({
        "VREGOUT", "VREG", "LDO_OUT", "REGOUT", "REG_OUT",
        "VOUT_LDO", "VLDO", "V1P8OUT", "V3P3OUT", "VCOREOUT",
        "VDDOUT", "VREG18", "VREG33", "VREG_OUT",
    })
    existing_refs = {r["ref"] for r in power_regulators}
    integrated = []

    # KH-127: Non-regulator ICs with VREG decoupling pins
    _non_reg_ic_keywords = ("usb_hub", "hub", "cy7c65", "usb2512", "usb2514",
                            "tusb8", "usb3503", "fe1.1", "gl850",
                            "fpga", "cpld", "mcu", "microcontroller",
                            "stm32", "esp32", "nrf5", "atmega", "pic",
                            "ethernet", "phy", "codec", "audio")
    for ic in [c for c in ctx.components if c["type"] == "ic"]:
        ref = ic["reference"]
        if ref in existing_refs:
            continue
        lib_val_lower = (ic.get("lib_id", "") + " " + ic.get("value", "")).lower()
        if any(k in lib_val_lower for k in _non_reg_ic_keywords):
            continue
        for pnum, (net_name, _) in ctx.ref_pins.get(ref, {}).items():
            if not net_name:
                continue
            # Get pin name
            pin_name = ""
            if net_name in ctx.nets:
                for p in ctx.nets[net_name]["pins"]:
                    if p["component"] == ref and p["pin_number"] == pnum:
                        pin_name = p.get("pin_name", "").upper()
                        break
            # Check pin name against LDO output patterns
            pn_clean = pin_name.replace(" ", "").replace("/", "_")
            if pn_clean in _ldo_pin_names or pin_name in _ldo_pin_names:
                if ctx.is_power_net(net_name) and not ctx.is_ground(net_name):
                    integrated.append({
                        "ref": ref,
                        "value": ic.get("value", ""),
                        "lib_id": ic.get("lib_id", ""),
                        "topology": "integrated_ldo",
                        "output_rail": net_name,
                        "output_pin": pin_name,
                    })
                    existing_refs.add(ref)
                    break

    return integrated


def detect_protection_devices(ctx: AnalysisContext) -> list[dict]:
    """Detect protection devices (TVS, ESD, Schottky, fuses, etc.)."""
    protection_devices: list[dict] = []
    protection_types = ("diode", "varistor", "surge_arrester")
    tvs_keywords = ("tvs", "esd", "pesd", "prtr", "usblc", "sp0", "tpd", "ip4", "rclamp",
                     "smaj", "smbj", "p6ke", "1.5ke", "lesd", "nup")
    schottky_keywords = ("schottky", "d_schottky")

    for comp in ctx.components:
        if comp["type"] not in protection_types:
            continue
        val = comp.get("value", "").lower()
        lib = comp.get("lib_id", "").lower()
        desc = comp.get("description", "").lower()

        is_tvs = comp["type"] == "diode" and any(k in val or k in lib for k in tvs_keywords)
        is_schottky = comp["type"] == "diode" and any(k in lib or k in desc for k in schottky_keywords)
        is_non_diode_protection = comp["type"] in ("varistor", "surge_arrester")

        if comp["type"] == "diode" and not is_tvs and not is_schottky:
            continue

        # Multi-pin protection diodes (PRTR5V0U2X, etc.) — handle like ESD ICs
        comp_pins = comp.get("pins", [])
        if len(comp_pins) > 2 and is_tvs:
            if any(p["ref"] == comp["reference"] for p in protection_devices):
                continue
            protected = []
            for pin in comp_pins:
                net_name, _ = ctx.pin_net.get((comp["reference"], pin["number"]), (None, None))
                if net_name and not ctx.is_power_net(net_name) and not ctx.is_ground(net_name):
                    protected.append(net_name)
            # KH-126: One entry per component, collect all protected nets
            if protected:
                sorted_nets = sorted(set(protected))
                protection_devices.append({
                    "ref": comp["reference"],
                    "value": comp.get("value", ""),
                    "type": "esd_ic",
                    "protected_net": sorted_nets[0],
                    "protected_nets": sorted_nets,
                    "clamp_net": None,
                })
            continue

        d_n1, d_n2 = ctx.get_two_pin_nets(comp["reference"])
        if not d_n1 or not d_n2:
            continue

        protected_net = None
        prot_type = comp["type"]

        if is_schottky and not is_tvs:
            if ctx.is_power_net(d_n1) and (ctx.is_ground(d_n2) or ctx.is_power_net(d_n2)):
                protected_net = d_n1
                prot_type = "reverse_polarity"
            elif ctx.is_power_net(d_n2) and (ctx.is_ground(d_n1) or ctx.is_power_net(d_n1)):
                protected_net = d_n2
                prot_type = "reverse_polarity"
        else:
            if ctx.is_ground(d_n1) and not ctx.is_ground(d_n2):
                protected_net = d_n2
            elif ctx.is_ground(d_n2) and not ctx.is_ground(d_n1):
                protected_net = d_n1
            elif ctx.is_power_net(d_n1) and not ctx.is_power_net(d_n2):
                protected_net = d_n2
            elif ctx.is_power_net(d_n2) and not ctx.is_power_net(d_n1):
                protected_net = d_n1

        if protected_net:
            # KH-143: Deduplicate multi-unit TVS arrays (same ref, different units)
            if any(p["ref"] == comp["reference"] for p in protection_devices):
                continue
            protection_devices.append({
                "ref": comp["reference"],
                "value": comp.get("value", ""),
                "type": prot_type,
                "protected_net": protected_net,
                "clamp_net": d_n1 if protected_net == d_n2 else d_n2,
            })

    # Also detect varistors and surge arresters (already typed correctly)
    for comp in ctx.components:
        if comp["type"] in ("varistor", "surge_arrester"):
            # Avoid duplicates
            if any(p["ref"] == comp["reference"] for p in protection_devices):
                continue
            # KH-117: Try standard 2-pin first, then fall back to scanning
            # all pin_net entries (Eagle imports use P$1/P$2/P$3 pin names)
            d_n1, d_n2 = ctx.get_two_pin_nets(comp["reference"])
            if not d_n1 or not d_n2:
                comp_nets = {net for net, _ in ctx.ref_pins.get(comp["reference"], {}).values() if net}
                comp_nets = [n for n in comp_nets
                             if not ctx.is_ground(n) or len(comp_nets) <= 2]
                if len(comp_nets) >= 2:
                    nets_list = sorted(comp_nets)
                    d_n1, d_n2 = nets_list[0], nets_list[1]
                else:
                    continue
            protected_net = d_n1 if not ctx.is_ground(d_n1) else d_n2
            protection_devices.append({
                "ref": comp["reference"],
                "value": comp.get("value", ""),
                "type": comp["type"],
                "protected_net": protected_net,
                "clamp_net": d_n1 if protected_net == d_n2 else d_n2,
            })

    # PTC fuses / polyfuses used as overcurrent protection
    for comp in ctx.components:
        if comp["type"] != "fuse":
            continue
        if any(p["ref"] == comp["reference"] for p in protection_devices):
            continue
        d_n1, d_n2 = ctx.get_two_pin_nets(comp["reference"])
        if not d_n1 or not d_n2:
            continue
        protected_net = None
        if ctx.is_power_net(d_n1) and not ctx.is_power_net(d_n2) and not ctx.is_ground(d_n2):
            protected_net = d_n2
        elif ctx.is_power_net(d_n2) and not ctx.is_power_net(d_n1) and not ctx.is_ground(d_n1):
            protected_net = d_n1
        elif ctx.is_power_net(d_n1) and ctx.is_power_net(d_n2):
            protected_net = d_n2
        if protected_net:
            protection_devices.append({
                "ref": comp["reference"],
                "value": comp.get("value", ""),
                "type": "fuse",
                "protected_net": protected_net,
                "clamp_net": d_n1 if protected_net == d_n2 else d_n2,
            })

    # ---- IC-based ESD Protection ----
    # KH-082: Expanded keywords + Power_Protection library check
    esd_ic_keywords = ("usblc", "tpd", "prtr", "ip42", "sp05", "esda",
                       "pesd", "nup4", "sn65220", "dtc11", "sp72",
                       "tvs18", "tvs1", "ecmf", "cdsot", "smda", "rclamp")
    for comp in ctx.components:
        if comp["type"] != "ic":
            continue
        val = comp.get("value", "").lower()
        lib = comp.get("lib_id", "").lower()
        is_protection_lib = "power_protection:" in lib
        if not (any(k in val or k in lib for k in esd_ic_keywords) or is_protection_lib):
            continue
        if any(p["ref"] == comp["reference"] for p in protection_devices):
            continue
        protected = []
        for pin in comp.get("pins", []):
            net_name, _ = ctx.pin_net.get((comp["reference"], pin["number"]), (None, None))
            if net_name and not ctx.is_power_net(net_name) and not ctx.is_ground(net_name):
                protected.append(net_name)
        # KH-126: One entry per component, collect all protected nets
        if protected:
            sorted_nets = sorted(set(protected))
            protection_devices.append({
                "ref": comp["reference"],
                "value": comp.get("value", ""),
                "type": "esd_ic",
                "protected_net": sorted_nets[0],
                "protected_nets": sorted_nets,
                "clamp_net": None,
            })

    return protection_devices


def detect_opamp_circuits(ctx: AnalysisContext) -> list[dict]:
    """Detect op-amp gain stage configurations."""
    # EQ-071: G = 1+Rf/Ri or -Rf/Ri; G_dB = 20log₁₀|G| (opamp gain)
    opamp_circuits: list[dict] = []
    opamp_lib_keywords = ("amplifier_operational", "op_amp", "opamp")
    opamp_value_keywords = ("opa", "lm358", "lm324", "mcp6", "ad8", "tl07", "tl08",
                            "ne5532", "lf35", "lt623", "ths", "ada4",
                            "ina10", "ina11", "ina12", "ina13",
                            "ina2", "ina8",
                            "ncs3", "lmc7", "lmv3", "max40", "max44",
                            "tsc10", "mcp60", "mcp61", "mcp65")

    seen_opamp_units = set()  # (ref, unit) to avoid multi-unit duplicates
    for ic in [c for c in ctx.components if c["type"] == "ic"]:
        lib = ic.get("lib_id", "").lower()
        val = ic.get("value", "").lower()
        desc = ic.get("description", "").lower()
        lib_part = lib.split(":")[-1] if ":" in lib else ""
        match_sources = [val, lib_part]
        if not (any(k in lib for k in opamp_lib_keywords) or
                any(s.startswith(k) for k in opamp_value_keywords for s in match_sources) or
                any(k in desc for k in ("opamp", "op-amp", "op amp", "operational amplifier", "instrumentation"))):
            continue

        ref = ic["reference"]
        unit = ic.get("unit", 1)
        if (ref, unit) in seen_opamp_units:
            continue
        seen_opamp_units.add((ref, unit))

        # For multi-unit op-amps, restrict to this unit's pins.
        unit_pin_nums = None
        lib_id = ic.get("lib_id", "")
        sym_def = ctx.lib_symbols.get(lib_id)
        if sym_def and sym_def.get("unit_pins") and unit in sym_def["unit_pins"]:
            unit_pin_nums = {p["number"] for p in sym_def["unit_pins"][unit]}
            if 0 in sym_def["unit_pins"]:
                unit_pin_nums |= {p["number"] for p in sym_def["unit_pins"][0]}

        # Find op-amp pins: +IN, -IN, OUT
        pos_in = None
        neg_in = None
        out_pin = None
        for pnum, (net, _) in ctx.ref_pins.get(ref, {}).items():
            if not net:
                continue
            if unit_pin_nums is not None and pnum not in unit_pin_nums:
                continue
            pin_name = ""
            if net in ctx.nets:
                for p in ctx.nets[net]["pins"]:
                    if p["component"] == ref and p["pin_number"] == pnum:
                        pin_name = p.get("pin_name", "").upper()
                        break
            if not pin_name:
                continue
            pn = pin_name.replace(" ", "")
            if pn in ("+", "+IN", "IN+", "INP", "V+IN", "NONINVERTING") or \
               (pn.startswith("+") and "IN" in pn):
                pos_in = (pin_name, net, pnum)
            elif pn in ("-", "-IN", "IN-", "INM", "V-IN", "INVERTING") or \
                 (pn.startswith("-") and "IN" in pn):
                neg_in = (pin_name, net, pnum)
            elif pn in ("OUT", "OUTPUT", "VOUT", "VO"):
                out_pin = (pin_name, net, pnum)
            elif pn in ("V+", "V-", "VCC", "VDD", "VEE", "VSS", "VS+", "VS-"):
                continue
            else:
                pin_type = ""
                if net in ctx.nets:
                    for p in ctx.nets[net]["pins"]:
                        if p["component"] == ref and p["pin_number"] == pnum:
                            pin_type = p.get("pin_type", "")
                            break
                if pin_type == "output" and not out_pin:
                    out_pin = (pin_name, net, pnum)
                elif pin_type == "input":
                    if not pos_in:
                        pos_in = (pin_name, net, pnum)
                    elif not neg_in:
                        neg_in = (pin_name, net, pnum)

        # KH-125: Legacy format fallback — no pin data but keyword match confirmed
        if pos_in is None and neg_in is None and out_pin is None:
            opamp_circuits.append({
                "reference": ref,
                "value": ic.get("value", ""),
                "lib_id": ic.get("lib_id", ""),
                "configuration": "unknown",
                "unit": unit,
            })
            continue

        if not out_pin or not neg_in:
            continue

        out_net = out_pin[1]
        neg_net = neg_in[1]
        pos_net = pos_in[1] if pos_in else None

        # Find feedback resistor
        rf_ref = None
        rf_val = None
        if out_net in ctx.nets and neg_net != out_net:
            out_comps = {p["component"] for p in ctx.nets[out_net]["pins"] if p["component"] != ref}
            neg_comps = {p["component"] for p in ctx.nets[neg_net]["pins"] if p["component"] != ref}
            fb_resistors = out_comps & neg_comps
            for fb_ref in fb_resistors:
                comp = ctx.comp_lookup.get(fb_ref)
                if comp and comp["type"] == "resistor" and fb_ref in ctx.parsed_values:
                    # KH-149: Verify direct connection — one pin on out_net, other on neg_net
                    fb_n1, fb_n2 = ctx.get_two_pin_nets(fb_ref)
                    if {fb_n1, fb_n2} == {out_net, neg_net}:
                        rf_ref = fb_ref
                        rf_val = ctx.parsed_values[fb_ref]
                        break

            # Capacitor feedback (integrator/compensator)
            cf_ref = None
            cf_val = None
            fb_caps = out_comps & neg_comps
            for fb_cref in fb_caps:
                comp = ctx.comp_lookup.get(fb_cref)
                if comp and comp["type"] == "capacitor" and fb_cref in ctx.parsed_values:
                    # KH-149: Verify direct connection
                    fb_n1, fb_n2 = ctx.get_two_pin_nets(fb_cref)
                    if {fb_n1, fb_n2} == {out_net, neg_net}:
                        cf_ref = fb_cref
                        cf_val = ctx.parsed_values[fb_cref]
                        break

            # 2-hop feedback
            if not rf_ref:
                for out_comp_ref in out_comps:
                    oc = ctx.comp_lookup.get(out_comp_ref)
                    if not oc or oc["type"] not in ("resistor", "capacitor"):
                        continue
                    o_n1, o_n2 = ctx.get_two_pin_nets(out_comp_ref)
                    if not o_n1 or not o_n2:
                        continue
                    mid = o_n2 if o_n1 == out_net else o_n1
                    # KH-149: Also skip if mid == neg_net (degenerate 2-hop = direct path)
                    if mid in (out_net, neg_net) or ctx.is_ground(mid) or ctx.is_power_net(mid):
                        continue
                    if mid in ctx.nets:
                        mid_comps = {p["component"] for p in ctx.nets[mid]["pins"]
                                    if p["component"] != out_comp_ref}
                        fb_via_mid = mid_comps & neg_comps
                        for fb2 in fb_via_mid:
                            c2 = ctx.comp_lookup.get(fb2)
                            if c2 and c2["type"] in ("resistor", "capacitor"):
                                if oc["type"] == "resistor" and out_comp_ref in ctx.parsed_values:
                                    rf_ref = out_comp_ref
                                    rf_val = ctx.parsed_values[out_comp_ref]
                                elif c2["type"] == "resistor" and fb2 in ctx.parsed_values:
                                    rf_ref = fb2
                                    rf_val = ctx.parsed_values[fb2]
                                break
                    if rf_ref:
                        break
        else:
            cf_ref = None
            cf_val = None

        # Find input resistor
        ri_ref = None
        ri_val = None
        if neg_net in ctx.nets:
            for p in ctx.nets[neg_net]["pins"]:
                if p["component"] == ref or p["component"] == rf_ref:
                    continue
                comp = ctx.comp_lookup.get(p["component"])
                if comp and comp["type"] == "resistor" and p["component"] in ctx.parsed_values:
                    r_n1, r_n2 = ctx.get_two_pin_nets(p["component"])
                    other = r_n2 if r_n1 == neg_net else r_n1
                    if other != out_net and not ctx.is_power_net(other) and not ctx.is_ground(other):
                        ri_ref = p["component"]
                        ri_val = ctx.parsed_values[p["component"]]
                        break

        # Determine configuration
        config = "unknown"
        gain = None
        if out_net == neg_net:
            config = "buffer"
            gain = 1.0
        elif rf_ref and ri_ref and ri_val and rf_val:
            if pos_net and pos_net != neg_net:
                pos_has_signal = pos_net and not ctx.is_power_net(pos_net) and not ctx.is_ground(pos_net)
                neg_has_signal = ri_ref is not None
                if pos_has_signal and not neg_has_signal:
                    config = "non_inverting"
                    gain = 1.0 + rf_val / ri_val
                else:
                    config = "inverting"
                    gain = -rf_val / ri_val
            else:
                config = "inverting"
                gain = -rf_val / ri_val
        elif cf_ref and not rf_ref and ri_ref:
            config = "integrator"
        elif cf_ref and rf_ref:
            config = "compensator"
        elif rf_ref and not ri_ref:
            config = "transimpedance_or_buffer"
        elif not rf_ref:
            config = "comparator_or_open_loop"

        entry = {
            "reference": ref,
            "unit": unit,
            "value": ic["value"],
            "lib_id": ic.get("lib_id", ""),
            "configuration": config,
            "output_net": out_net,
            "inverting_input_net": neg_net,
            "non_inverting_input_net": pos_net,
        }
        if gain is not None:
            entry["gain"] = round(gain, 3)
            entry["gain_dB"] = round(20 * math.log10(abs(gain)), 1) if gain != 0 else None
        if rf_ref:
            entry["feedback_resistor"] = {"ref": rf_ref, "ohms": rf_val}
        if cf_ref:
            entry["feedback_capacitor"] = {"ref": cf_ref, "farads": cf_val}
        if ri_ref:
            entry["input_resistor"] = {"ref": ri_ref, "ohms": ri_val}

        # ---- Advanced opamp checks ----
        warnings = []

        # Bias current path check
        if pos_net and config not in ("comparator_or_open_loop", "unknown"):
            pos_net_info = ctx.nets.get(pos_net, {})
            has_dc_path = False
            has_cap_only = False
            for p in pos_net_info.get("pins", []):
                if p["component"] == ref:
                    continue
                neighbor = ctx.comp_lookup.get(p["component"])
                if not neighbor:
                    continue
                if neighbor["type"] == "resistor":
                    has_dc_path = True
                    break
                elif neighbor["type"] in ("ic", "connector"):
                    has_dc_path = True
                    break
                elif neighbor["type"] == "capacitor":
                    has_cap_only = True
            if pos_net and (ctx.is_power_net(pos_net) or ctx.is_ground(pos_net)):
                has_dc_path = True
            if has_cap_only and not has_dc_path:
                warnings.append("Non-inverting input AC-coupled with no DC bias path — "
                                "input bias current has no return path")

        # Output capacitive loading check
        if out_net and config not in ("comparator_or_open_loop", "unknown"):
            out_net_info = ctx.nets.get(out_net, {})
            for p in out_net_info.get("pins", []):
                if p["component"] == ref:
                    continue
                neighbor = ctx.comp_lookup.get(p["component"])
                if not neighbor or neighbor["type"] != "capacitor":
                    continue
                cap_val = neighbor.get("parsed_value") or parse_value(neighbor.get("value", ""))
                if cap_val and cap_val > 100e-12:
                    formatted = f"{cap_val*1e9:.0f}nF" if cap_val >= 1e-9 else f"{cap_val*1e12:.0f}pF"
                    warnings.append(f"Capacitive load {neighbor['reference']} ({formatted}) on "
                                    f"output — verify opamp stability with this load")

        # High-impedance feedback warning
        if rf_ref and rf_val and rf_val > 1e6:
            formatted_r = f"{rf_val/1e6:.1f}MΩ" if rf_val >= 1e6 else f"{rf_val/1e3:.0f}kΩ"
            warnings.append(f"High-impedance feedback ({rf_ref}={formatted_r}) — "
                            f"sensitive to PCB leakage and parasitic capacitance")

        if warnings:
            entry["warnings"] = warnings

        # Dedup
        dedup_key = (ref, out_net, neg_net)
        if dedup_key not in seen_opamp_units:
            seen_opamp_units.add(dedup_key)
            opamp_circuits.append(entry)

    # ---- Unused channel detection for multi-channel opamps ----
    units_by_ref = {}
    for oa in opamp_circuits:
        units_by_ref.setdefault(oa["reference"], set()).add(oa.get("unit", 1))

    for ic in [c for c in ctx.components if c["type"] == "ic"]:
        ref = ic["reference"]
        if ref not in units_by_ref:
            continue
        lib = ic.get("lib_id", "").lower()
        val = ic.get("value", "").lower()
        expected_units = None
        if "quad" in lib or "quad" in val or any(q in val for q in ("lm324", "tl074", "tl084", "mcp6004", "opa4")):
            expected_units = 4
        elif "dual" in lib or "dual" in val or any(d in val for d in ("lm358", "tl072", "tl082", "ne5532", "mcp6002", "opa2")):
            expected_units = 2
        if expected_units is None:
            continue
        used_units = units_by_ref[ref]
        if len(used_units) < expected_units:
            unused = sorted(set(range(1, expected_units + 1)) - used_units)
            if unused:
                inputs_floating = False
                for u in unused:
                    for pin in ic.get("pins", []):
                        if pin.get("unit") == u:
                            pname = pin.get("name", "").upper()
                            if any(k in pname for k in ("+IN", "INP", "IN+", "NON_INV")):
                                net_name, _ = ctx.pin_net.get((ref, pin["number"]), (None, None))
                                if not net_name:
                                    inputs_floating = True
                for oa in opamp_circuits:
                    if oa["reference"] == ref:
                        oa["unused_channels"] = unused
                        oa["unused_channel_status"] = "inputs_floating" if inputs_floating else "inputs_terminated"
                        if inputs_floating:
                            oa.setdefault("warnings", []).append(
                                f"Unused opamp channel(s) {unused} have floating inputs — "
                                f"tie inputs to a defined potential")
                        break

    return opamp_circuits


def detect_bridge_circuits(ctx: AnalysisContext) -> tuple[list[dict], set, dict]:
    """Detect gate driver / bridge topology.

    Returns (bridge_circuits, matched_fets, fet_pins).
    """
    bridge_circuits: list[dict] = []
    transistors = [c for c in ctx.components if c["type"] == "transistor"]

    # Build transistor pin map: ref -> {GATE: net, DRAIN: net, SOURCE: net}
    fet_pins = {}
    for t in transistors:
        ref = t["reference"]
        pins = {}
        for pnum, (net, _) in ctx.ref_pins.get(ref, {}).items():
            # Find pin name
            if net and net in ctx.nets:
                for p in ctx.nets[net]["pins"]:
                    if p["component"] == ref and p["pin_number"] == pnum:
                        pn = p.get("pin_name", "").upper()
                        pn_base = pn.rstrip("0123456789").rstrip("_")  # G1→G, D2→D, G_1→G
                        if "GATE" in pn or pn_base == "G":
                            pins["gate"] = net
                        elif "DRAIN" in pn or pn_base == "D":
                            pins.setdefault("drain", net)
                        elif "SOURCE" in pn or pn_base == "S":
                            pins.setdefault("source", net)
                        break
        if "gate" in pins and "drain" in pins and "source" in pins:
            fet_pins[ref] = {**pins, "value": t["value"], "lib_id": t.get("lib_id", "")}

    # Find half-bridge pairs
    matched = set()
    half_bridges = []
    for hi_ref, hi in fet_pins.items():
        if hi_ref in matched:
            continue
        for lo_ref, lo in fet_pins.items():
            if lo_ref == hi_ref or lo_ref in matched:
                continue
            if hi["source"] == lo["drain"]:
                mid_net = hi["source"]
                if ctx.is_power_net(hi["drain"]) or ctx.is_ground(lo["source"]):
                    half_bridges.append({
                        "high_side": hi_ref,
                        "low_side": lo_ref,
                        "output_net": mid_net,
                        "power_net": hi["drain"],
                        "ground_net": lo["source"],
                        "high_gate": hi["gate"],
                        "low_gate": lo["gate"],
                    })
                    matched.add(hi_ref)
                    matched.add(lo_ref)
                    break

    if half_bridges:
        n = len(half_bridges)
        if n == 1:
            topology = "half_bridge"
        elif n == 2:
            topology = "h_bridge"
        elif n == 3:
            topology = "three_phase"
        else:
            topology = f"{n}_phase"

        gate_nets = set()
        for hb in half_bridges:
            gate_nets.add(hb["high_gate"])
            gate_nets.add(hb["low_gate"])
        driver_ics = set()
        for gn in gate_nets:
            if gn in ctx.nets:
                for p in ctx.nets[gn]["pins"]:
                    comp = ctx.comp_lookup.get(p["component"])
                    if comp and comp["type"] == "ic":
                        driver_ics.add(p["component"])

        # Enrich half-bridge dicts with FET type info
        for hb in half_bridges:
            hi_info = fet_pins.get(hb["high_side"], {})
            lo_info = fet_pins.get(hb["low_side"], {})
            hi_lib = hi_info.get("lib_id", "").lower()
            lo_lib = lo_info.get("lib_id", "").lower()
            hb["high_side_type"] = "PMOS" if ("pmos" in hi_lib or "pch" in hi_lib) else "NMOS"
            hb["low_side_type"] = "PMOS" if ("pmos" in lo_lib or "pch" in lo_lib) else "NMOS"
            # Add gate resistor values if available
            for gate_key, gate_net in [("high_gate", hb["high_gate"]), ("low_gate", hb["low_gate"])]:
                if gate_net in ctx.nets:
                    for p in ctx.nets[gate_net]["pins"]:
                        comp = ctx.comp_lookup.get(p["component"])
                        if comp and comp["type"] == "resistor":
                            r_val = ctx.parsed_values.get(p["component"])
                            if r_val:
                                hb[gate_key + "_resistor"] = {"ref": p["component"], "ohms": r_val}
                                break

        bridge_circuits.append({
            "topology": topology,
            "half_bridges": half_bridges,
            "driver_ics": list(driver_ics),
            "driver_values": {ref: ctx.comp_lookup[ref]["value"] for ref in driver_ics if ref in ctx.comp_lookup},
            "fet_values": {hb["high_side"]: fet_pins[hb["high_side"]]["value"] for hb in half_bridges},
        })

    return bridge_circuits, matched, fet_pins


def detect_transistor_circuits(ctx: AnalysisContext, matched_fets: set, fet_pins: dict) -> list[dict]:
    """Detect transistor circuit configurations (MOSFETs and BJTs)."""
    transistor_circuits: list[dict] = []
    transistors = [c for c in ctx.components if c["type"] == "transistor"]

    # Build BJT pin map too (base/collector/emitter)
    bjt_pins = {}
    for t in transistors:
        ref = t["reference"]
        if ref in fet_pins:
            continue  # Already mapped as FET
        pins = {}
        for pnum, (net, _) in ctx.ref_pins.get(ref, {}).items():
            if net and net in ctx.nets:
                for p in ctx.nets[net]["pins"]:
                    if p["component"] == ref and p["pin_number"] == pnum:
                        pn = p.get("pin_name", "").upper()
                        if pn in ("B", "BASE"):
                            pins["base"] = net
                        elif pn in ("C", "COLLECTOR"):
                            pins["collector"] = net
                        elif pn in ("E", "EMITTER"):
                            pins["emitter"] = net
                        break
        if len(pins) >= 2:
            bjt_pins[ref] = {**pins, "value": t["value"], "lib_id": t.get("lib_id", "")}

    # Analyze each FET
    for ref, pins in fet_pins.items():
        if ref in matched_fets:
            continue  # Skip bridge FETs, handled above
        comp = ctx.comp_lookup.get(ref, {})
        gate_net = pins.get("gate")
        drain_net = pins.get("drain")
        source_net = pins.get("source")

        # Detect P-channel vs N-channel from lib_id, ki_keywords, and value
        lib_lower = comp.get("lib_id", "").lower()
        val_lower = comp.get("value", "").lower()
        kw_lower = comp.get("keywords", "").lower()
        is_pchannel = any(k in lib_lower for k in
                         ("pmos", "p-channel", "p_channel", "pchannel", "q_pmos", "p_jfet"))
        if not is_pchannel:
            is_pchannel = "p-channel" in kw_lower or "pchannel" in kw_lower
        if not is_pchannel:
            is_pchannel = any(k in val_lower for k in
                             ("pmos", "p-channel", "p_channel", "pchannel", "dmp"))

        # Gate drive analysis
        gate_comps = _get_net_components(ctx, gate_net, ref) if gate_net else []
        gate_ics = [c for c in gate_comps if c["type"] == "ic"]

        # KH-139: When gate is on a power rail, don't enumerate all resistors
        # on that rail — only include resistors connecting to drain/source/ground.
        if gate_net and ctx.is_power_net(gate_net):
            gate_resistors = []
            for gc in gate_comps:
                if gc["type"] != "resistor":
                    continue
                r_n1, r_n2 = ctx.get_two_pin_nets(gc["reference"])
                other = r_n2 if r_n1 == gate_net else r_n1
                if other in (drain_net, source_net) or ctx.is_ground(other):
                    gate_resistors.append(gc)
        else:
            gate_resistors = [c for c in gate_comps if c["type"] == "resistor"]

        if not gate_resistors and gate_net and gate_net in ctx.nets:
            gate_pin_count = len(ctx.nets[gate_net].get("pins", []))
            if gate_pin_count <= 3:
                for gc in gate_comps:
                    if gc["type"] == "resistor":
                        gate_resistors.append(gc)

        gate_pulldown = None
        for gr in gate_resistors:
            r_n1, r_n2 = ctx.get_two_pin_nets(gr["reference"])
            other_net = r_n2 if r_n1 == gate_net else r_n1
            if ctx.is_ground(other_net) or (is_pchannel and ctx.is_power_net(other_net)):
                gate_pulldown = {
                    "reference": gr["reference"],
                    "value": gr["value"],
                }
                break

        # Drain load analysis
        drain_comps = _get_net_components(ctx, drain_net, ref) if drain_net else []

        if is_pchannel and ctx.is_power_net(source_net):
            load_type = _classify_load(ctx, drain_net, ref) if drain_net else "unknown"
            if load_type == "other" and drain_net:
                load_type = "high_side_switch"
        else:
            load_type = _classify_load(ctx, drain_net, ref) if drain_net else "unknown"

        # Flyback diode check
        has_flyback = False
        flyback_ref = None
        for dc in drain_comps:
            if dc["type"] == "diode":
                d_n1, d_n2 = ctx.get_two_pin_nets(dc["reference"])
                # Drain-to-source topology
                if (d_n1 == source_net and d_n2 == drain_net) or \
                   (d_n1 == drain_net and d_n2 == source_net):
                    has_flyback = True
                    flyback_ref = dc["reference"]
                    break
                # KH-098: Drain-to-supply topology (low-side switch flyback)
                d_other = d_n2 if d_n1 == drain_net else (d_n1 if d_n2 == drain_net else None)
                if d_other and ctx.is_power_net(d_other) and not ctx.is_ground(d_other):
                    has_flyback = True
                    flyback_ref = dc["reference"]
                    break

        # Snubber check — detect R+C from drain to source via intermediate net
        has_snubber = False
        snubber_data = None
        for dc in drain_comps:
            if dc["type"] == "resistor":
                r_n1, r_n2 = ctx.get_two_pin_nets(dc["reference"])
                other = r_n2 if r_n1 == drain_net else r_n1
                if other and other != source_net and not ctx.is_power_net(other):
                    for sc in _get_net_components(ctx, other, dc["reference"]):
                        if sc["type"] == "capacitor":
                            c_n1, c_n2 = ctx.get_two_pin_nets(sc["reference"])
                            c_other = c_n2 if c_n1 == other else c_n1
                            if c_other == source_net:
                                has_snubber = True
                                r_ohms = ctx.parsed_values.get(dc["reference"])
                                c_farads = ctx.parsed_values.get(sc["reference"])
                                if r_ohms and c_farads and r_ohms > 0 and c_farads > 0:
                                    snubber_data = {
                                        "resistor_ref": dc["reference"],
                                        "resistor_ohms": r_ohms,
                                        "capacitor_ref": sc["reference"],
                                        "capacitor_farads": c_farads,
                                    }
                                break
            if has_snubber:
                break

        # Source sense resistor
        source_sense = None
        if source_net and not ctx.is_ground(source_net):
            source_comps = _get_net_components(ctx, source_net, ref)
            for sc in source_comps:
                if sc["type"] == "resistor":
                    r_n1, r_n2 = ctx.get_two_pin_nets(sc["reference"])
                    other = r_n2 if r_n1 == source_net else r_n1
                    if ctx.is_ground(other):
                        pv = parse_value(sc["value"])
                        if pv is not None and pv <= 1.0:
                            source_sense = {
                                "reference": sc["reference"],
                                "value": sc["value"],
                                "ohms": pv,
                            }
                            break

        # Level shifter detection: N-channel with gate→power, pull-ups on
        # both source and drain to different power rails
        topology = None
        if not is_pchannel and gate_net and ctx.is_power_net(gate_net):
            source_comps_ls = _get_net_components(ctx, source_net, ref) if source_net else []
            drain_comps_ls = drain_comps
            src_pullup_rail = None
            drn_pullup_rail = None
            for sc in source_comps_ls:
                if sc["type"] == "resistor":
                    r_n1, r_n2 = ctx.get_two_pin_nets(sc["reference"])
                    other = r_n2 if r_n1 == source_net else r_n1
                    if ctx.is_power_net(other):
                        src_pullup_rail = other
                        break
            for dc in drain_comps_ls:
                if dc["type"] == "resistor":
                    r_n1, r_n2 = ctx.get_two_pin_nets(dc["reference"])
                    other = r_n2 if r_n1 == drain_net else r_n1
                    if ctx.is_power_net(other):
                        drn_pullup_rail = other
                        break
            if src_pullup_rail and drn_pullup_rail and src_pullup_rail != drn_pullup_rail:
                topology = "level_shifter"
                load_type = "level_shifter"

        # KH-146: Detect JFET from lib_id/value
        _jfet_kw = ("jfet", "n_jfet", "p_jfet", "q_jfet",
                     "j310", "j271", "j270", "j174", "j175", "j176",
                     "mmbfj", "bf545", "bf546", "bf244", "bf256",
                     "2n5457", "2n5458", "2n5459", "2n3819", "2n4416")
        is_jfet = any(k in lib_lower or k in val_lower for k in _jfet_kw)

        circuit = {
            "reference": ref,
            "value": comp.get("value", ""),
            "lib_id": comp.get("lib_id", ""),
            "type": "jfet" if is_jfet else "mosfet",
            "is_pchannel": is_pchannel,
            "gate_net": gate_net,
            "drain_net": drain_net,
            "source_net": source_net,
            "drain_is_power": ctx.is_power_net(drain_net) or (is_pchannel and ctx.is_power_net(source_net)),
            "source_is_ground": ctx.is_ground(source_net),
            "source_is_power": ctx.is_power_net(source_net),
            "load_type": load_type,
            "gate_resistors": [{"reference": r["reference"], "value": r["value"]} for r in gate_resistors],
            "gate_driver_ics": [{"reference": ic["reference"], "value": ic["value"]} for ic in gate_ics],
            "gate_pulldown": gate_pulldown,
            "has_flyback_diode": has_flyback,
            "flyback_diode": flyback_ref,
            "has_snubber": has_snubber,
            "snubber_data": snubber_data,
            "source_sense_resistor": source_sense,
        }
        if topology:
            circuit["topology"] = topology
        transistor_circuits.append(circuit)

    # Analyze each BJT
    for ref, pins in bjt_pins.items():
        comp = ctx.comp_lookup.get(ref, {})
        base_net = pins.get("base")
        collector_net = pins.get("collector")
        emitter_net = pins.get("emitter")

        # Base drive analysis
        base_comps = _get_net_components(ctx, base_net, ref) if base_net else []
        base_resistors = [c for c in base_comps if c["type"] == "resistor"]
        base_ics = [c for c in base_comps if c["type"] == "ic"]
        base_pulldown = None
        for br in base_resistors:
            r_n1, r_n2 = ctx.get_two_pin_nets(br["reference"])
            other_net = r_n2 if r_n1 == base_net else r_n1
            if ctx.is_ground(other_net) or other_net == emitter_net:
                base_pulldown = {
                    "reference": br["reference"],
                    "value": br["value"],
                }
                break

        # Collector load
        load_type = _classify_load(ctx, collector_net, ref) if collector_net else "unknown"

        # Emitter resistor (degeneration)
        emitter_resistor = None
        if emitter_net and not ctx.is_ground(emitter_net):
            emitter_comps = _get_net_components(ctx, emitter_net, ref)
            for ec in emitter_comps:
                if ec["type"] == "resistor":
                    r_n1, r_n2 = ctx.get_two_pin_nets(ec["reference"])
                    other = r_n2 if r_n1 == emitter_net else r_n1
                    if ctx.is_ground(other):
                        emitter_resistor = {
                            "reference": ec["reference"],
                            "value": ec["value"],
                        }
                        break

        circuit = {
            "reference": ref,
            "value": comp.get("value", ""),
            "lib_id": comp.get("lib_id", ""),
            "type": "bjt",
            "base_net": base_net,
            "collector_net": collector_net,
            "emitter_net": emitter_net,
            "collector_is_power": ctx.is_power_net(collector_net),
            "emitter_is_ground": ctx.is_ground(emitter_net),
            "load_type": load_type,
            "base_resistors": [{"reference": r["reference"], "value": r["value"]} for r in base_resistors],
            "base_driver_ics": [{"reference": ic["reference"], "value": ic["value"]} for ic in base_ics],
            "base_pulldown": base_pulldown,
            "emitter_resistor": emitter_resistor,
        }
        transistor_circuits.append(circuit)

    return transistor_circuits


def postfilter_vd_and_dedup(voltage_dividers: list[dict], feedback_networks: list[dict],
                            transistor_circuits: list[dict],
                            nets: dict | None = None) -> tuple[list[dict], list[dict]]:
    """Post-filter: remove VDs on transistor gate/base nets and deduplicate."""
    # ---- Post-filter: remove voltage dividers on transistor gate/base nets ----
    _gate_base_nets = set()
    for tc in transistor_circuits:
        if tc["type"] == "mosfet" and tc.get("gate_net"):
            _gate_base_nets.add(tc["gate_net"])
        elif tc["type"] == "bjt" and tc.get("base_net"):
            _gate_base_nets.add(tc["base_net"])

    # Also exclude VDs whose mid_net connects to an opamp inverting input
    if nets:
        for vd in voltage_dividers:
            mid = vd["mid_net"]
            if mid in nets:
                for p in nets[mid]["pins"]:
                    pname = p.get("pin_name", "").upper()
                    if any(x in pname for x in ("IN-", "INV", "INN")):
                        _gate_base_nets.add(mid)
                        break

    if _gate_base_nets:
        voltage_dividers = [
            vd for vd in voltage_dividers
            if vd["mid_net"] not in _gate_base_nets
        ]
        feedback_networks = [
            fn for fn in feedback_networks
            if fn["mid_net"] not in _gate_base_nets
        ]

    # ---- Post-filter: deduplicate voltage dividers by network topology ----
    _vd_groups: dict[tuple[str, str, str], list[dict]] = {}
    for vd in voltage_dividers:
        key = (vd["top_net"], vd["mid_net"], vd["bottom_net"])
        _vd_groups.setdefault(key, []).append(vd)
    deduped_vds: list[dict] = []
    for key, entries in _vd_groups.items():
        rep = entries[0]
        if len(entries) > 1:
            rep["parallel_count"] = len(entries)
        deduped_vds.append(rep)

    # Also deduplicate feedback_networks the same way
    _fn_groups: dict[tuple[str, str, str], list[dict]] = {}
    for fn in feedback_networks:
        key = (fn["top_net"], fn["mid_net"], fn["bottom_net"])
        _fn_groups.setdefault(key, []).append(fn)
    deduped_fns: list[dict] = []
    for key, entries in _fn_groups.items():
        rep = entries[0]
        if len(entries) > 1:
            rep["parallel_count"] = len(entries)
        deduped_fns.append(rep)

    return deduped_vds, deduped_fns


def detect_led_drivers(ctx: AnalysisContext, transistor_circuits: list[dict]) -> None:
    """Enrich transistor circuits with LED driver info. Modifies transistor_circuits in-place."""
    for tc in transistor_circuits:
        is_mosfet = tc.get("type") == "mosfet"
        is_bjt = tc.get("type") == "bjt"
        if not is_mosfet and not is_bjt:
            continue
        load_net = tc.get("drain_net") if is_mosfet else tc.get("collector_net")
        if not load_net:
            continue
        # Look at components on the load net for a resistor
        load_comps = _get_net_components(ctx, load_net, tc["reference"])
        for dc in load_comps:
            if dc["type"] != "resistor":
                continue
            # KH-147: Reject resistors that are too large for current limiting
            r_ohms = ctx.parsed_values.get(dc["reference"])
            if r_ohms is not None and r_ohms > 100e3:
                continue
            # Follow the resistor to its other net
            r_n1, r_n2 = ctx.get_two_pin_nets(dc["reference"])
            other_net = r_n2 if r_n1 == load_net else r_n1
            if not other_net or other_net == load_net:
                continue
            # Check if an LED is on that net
            other_comps = _get_net_components(ctx, other_net, dc["reference"])
            for oc in other_comps:
                if oc["type"] == "led":
                    # KH-147: Verify LED actually has a pin on other_net
                    led_n1, led_n2 = ctx.get_two_pin_nets(oc["reference"])
                    if led_n1 != other_net and led_n2 != other_net:
                        continue
                    led_comp = ctx.comp_lookup.get(oc["reference"], {})
                    # Find what power rail the LED's other pin connects to
                    led_other = led_n2 if led_n1 == other_net else led_n1
                    led_power = led_other if led_other and ctx.is_power_net(led_other) else None
                    tc["led_driver"] = {
                        "led_ref": oc["reference"],
                        "led_value": led_comp.get("value", ""),
                        "current_resistor": dc["reference"],
                        "current_resistor_value": dc.get("value", ""),
                        "power_rail": led_power,
                    }
                    ohms = ctx.parsed_values.get(dc["reference"])
                    if ohms and led_power:
                        tc["led_driver"]["resistor_ohms"] = ohms
                    break
            if "led_driver" in tc:
                break



def detect_design_observations(ctx: AnalysisContext, results: dict) -> list[dict]:
    """Generate structured design observations for higher-level analysis."""
    # EQ-070: Threshold comparisons for design quality metrics
    design_observations: list[dict] = []

    # Build helper sets
    decoupled_rails = {d["rail"] for d in results.get("decoupling_analysis", [])}
    connector_nets = set()
    for net_name, net_info in ctx.nets.items():
        for p in net_info["pins"]:
            comp = ctx.comp_lookup.get(p["component"])
            if comp and comp["type"] in ("connector", "test_point"):
                connector_nets.add(net_name)
    protected_nets = {p["protected_net"] for p in results.get("protection_devices", [])}

    # KH-148: Deduplicate multi-unit ICs (same ref, different units)
    unique_ics = list({c["reference"]: c for c in ctx.components if c["type"] == "ic"}.values())

    # 1. IC power pin decoupling status
    for ic in unique_ics:
        ref = ic["reference"]
        ic_power_nets = {net for net, _ in ctx.ref_pins.get(ref, {}).values()
                         if net and ctx.is_power_net(net) and not ctx.is_ground(net)}
        undecoupled = [r for r in ic_power_nets if r not in decoupled_rails]
        if undecoupled:
            design_observations.append({
                "category": "decoupling",
                "component": ref,
                "value": ic["value"],
                "rails_without_caps": undecoupled,
                "rails_with_caps": [r for r in ic_power_nets if r in decoupled_rails],
            })

    # 2. Regulator capacitor status
    for reg in results.get("power_regulators", []):
        in_rail = reg.get("input_rail")
        out_rail = reg.get("output_rail")
        missing = {}
        if in_rail and in_rail not in decoupled_rails:
            missing["input"] = in_rail
        if out_rail and out_rail not in decoupled_rails:
            missing["output"] = out_rail
        if missing:
            design_observations.append({
                "category": "regulator_caps",
                "component": reg["ref"],
                "value": reg["value"],
                "topology": reg.get("topology"),
                "missing_caps": missing,
            })

    # 3. Single-pin signal nets
    single_pin_nets = []
    for net_name, net_info in ctx.nets.items():
        if net_name.startswith("__unnamed_"):
            continue
        if net_info.get("no_connect"):
            continue
        if ctx.is_power_net(net_name) or ctx.is_ground(net_name):
            continue
        if net_name in connector_nets:
            continue
        real_pins = [p for p in net_info["pins"] if not p["component"].startswith("#")]
        if len(real_pins) == 1:
            p = real_pins[0]
            comp = ctx.comp_lookup.get(p["component"])
            if comp and comp["type"] == "ic":
                pin_name = p.get("pin_name", p["pin_number"])
                pn_upper = pin_name.upper()
                if re.match(r'^P[A-K]\d', pn_upper) or re.match(r'^GPIO', pn_upper):
                    continue
                single_pin_nets.append({
                    "component": p["component"],
                    "pin": pin_name,
                    "net": net_name,
                })
    if single_pin_nets:
        design_observations.append({
            "category": "single_pin_nets",
            "count": len(single_pin_nets),
            "nets": single_pin_nets,
        })

    # 4. I2C bus pull-up status
    for net_name, net_info in ctx.nets.items():
        nn = net_name.upper()
        if "I2S" in nn:
            continue
        # KH-099: Exclude I2S audio pins (SDAT, LRCK, BCLK, WSEL)
        if any(kw in nn for kw in ("SDAT", "LRCK", "BCLK", "WSEL")):
            continue
        # KH-086: Exclude SPI nets — sensors with dual-function SDA/SCL pin names
        if "SPI" in nn or "MOSI" in nn or "MISO" in nn:
            continue
        # KH-099: Tighten SDA regex to exclude SDAT (I2S serial data)
        is_sda = bool(re.search(r'\bSDA\b(?!T)', nn) or re.search(r'I2C.*SDA|SDA.*I2C', nn))
        is_scl = bool(re.search(r'\bSCL\b', nn) or re.search(r'I2C.*SCL|SCL.*I2C', nn))
        if "SCLK" in nn or "SCK" in nn:
            is_scl = False
        if not (is_sda or is_scl):
            continue
        line = "SDA" if is_sda else "SCL"
        has_pullup = False
        pullup_ref = None
        pullup_to = None
        for p in net_info["pins"]:
            comp = ctx.comp_lookup.get(p["component"])
            if comp and comp["type"] == "resistor":
                r_n1, r_n2 = ctx.get_two_pin_nets(p["component"])
                other = r_n2 if r_n1 == net_name else r_n1
                if other and ctx.is_power_net(other):
                    has_pullup = True
                    pullup_ref = p["component"]
                    pullup_to = other
                    break
        ic_refs = [p["component"] for p in net_info["pins"]
                   if ctx.comp_lookup.get(p["component"], {}).get("type") == "ic"]
        if ic_refs:
            design_observations.append({
                "category": "i2c_bus",
                "net": net_name,
                "line": line,
                "devices": ic_refs,
                "has_pullup": has_pullup,
                "pullup_resistor": pullup_ref,
                "pullup_rail": pullup_to,
            })

    # 5. Reset pin configuration
    for ic in unique_ics:
        ref = ic["reference"]
        for pnum, (net, _) in ctx.ref_pins.get(ref, {}).items():
            if not net or net.startswith("__unnamed_") or (net in ctx.nets and ctx.nets[net].get("no_connect")):
                continue
            pin_name = ""
            if net in ctx.nets:
                for p in ctx.nets[net]["pins"]:
                    if p["component"] == ref and p["pin_number"] == pnum:
                        pin_name = p.get("pin_name", "").upper()
                        break
            if pin_name not in ("NRST", "~{RESET}", "RESET", "~{RST}", "RST", "~{NRST}", "MCLR", "~{MCLR}"):
                continue
            has_resistor = False
            has_capacitor = False
            connected_to = []
            if net in ctx.nets:
                for p in ctx.nets[net]["pins"]:
                    comp = ctx.comp_lookup.get(p["component"])
                    if not comp or p["component"] == ref:
                        continue
                    if comp["type"] == "resistor":
                        has_resistor = True
                    elif comp["type"] == "capacitor":
                        has_capacitor = True
                    connected_to.append({"ref": p["component"], "type": comp["type"]})
            design_observations.append({
                "category": "reset_pin",
                "component": ref,
                "value": ic["value"],
                "pin": pin_name,
                "net": net,
                "has_pullup": has_resistor,
                "has_filter_cap": has_capacitor,
                "connected_components": connected_to,
            })

    # 6. Regulator feedback voltage estimation
    for reg in results.get("power_regulators", []):
        if "estimated_vout" in reg:
            obs = {
                "category": "regulator_voltage",
                "component": reg["ref"],
                "value": reg["value"],
                "topology": reg.get("topology"),
                "estimated_vout": reg["estimated_vout"],
                "assumed_vref": reg.get("assumed_vref"),
                "vref_source": reg.get("vref_source", "heuristic"),
                "feedback_divider": reg.get("feedback_divider"),
                "input_rail": reg.get("input_rail"),
                "output_rail": reg.get("output_rail"),
            }
            out_rail = reg.get("output_rail", "")
            rail_v = _parse_voltage_from_net_name(out_rail)
            if rail_v is not None and reg["estimated_vout"] > 0:
                pct_diff = abs(reg["estimated_vout"] - rail_v) / rail_v
                if pct_diff > 0.15:
                    obs["vout_net_mismatch"] = {
                        "net_name": out_rail,
                        "net_voltage": rail_v,
                        "estimated_vout": reg["estimated_vout"],
                        "percent_diff": round(pct_diff * 100, 1),
                    }
            design_observations.append(obs)

    # 7. Switching regulator bootstrap status
    for reg in results.get("power_regulators", []):
        if reg.get("topology") == "switching" and reg.get("inductor"):
            design_observations.append({
                "category": "switching_regulator",
                "component": reg["ref"],
                "value": reg["value"],
                "inductor": reg.get("inductor"),
                "has_bootstrap": reg.get("has_bootstrap", False),
                "input_rail": reg.get("input_rail"),
                "output_rail": reg.get("output_rail"),
            })

    # 8. USB data line protection status
    for net_name in ctx.nets:
        nn = net_name.upper()
        is_usb = any(x in nn for x in ("USB_D", "USBDP", "USBDM", "USB_DP", "USB_DM"))
        if not is_usb and nn in ("D+", "D-", "DP", "DM"):
            if net_name in ctx.nets:
                for p in ctx.nets[net_name]["pins"]:
                    comp = ctx.comp_lookup.get(p["component"])
                    if comp:
                        cv = (comp.get("value", "") + " " + comp.get("lib_id", "")).upper()
                        if "USB" in cv:
                            is_usb = True
                            break
        if is_usb:
            design_observations.append({
                "category": "usb_data",
                "net": net_name,
                "has_esd_protection": net_name in protected_nets,
                "devices": [p["component"] for p in ctx.nets[net_name]["pins"]
                           if not ctx.comp_lookup.get(p["component"], {}).get("type") in (None,)],
            })

    # 9. Crystal load capacitance
    for xtal in results.get("crystal_circuits", []):
        if "effective_load_pF" in xtal:
            design_observations.append({
                "category": "crystal",
                "component": xtal["reference"],
                "value": xtal.get("value"),
                "effective_load_pF": xtal["effective_load_pF"],
                "load_caps": xtal.get("load_caps", []),
                "in_typical_range": 4 <= xtal["effective_load_pF"] <= 30,
            })

    # 10. Decoupling frequency coverage per rail
    for decoup in results.get("decoupling_analysis", []):
        caps = decoup.get("capacitors", [])
        farads_list = [c.get("farads", 0) for c in caps]
        has_bulk = any(f >= 1e-6 for f in farads_list)
        has_bypass = any(10e-9 <= f <= 1e-6 for f in farads_list)
        has_hf = any(f < 10e-9 for f in farads_list)
        design_observations.append({
            "category": "decoupling_coverage",
            "rail": decoup["rail"],
            "cap_count": len(caps),
            "total_uF": decoup.get("total_capacitance_uF"),
            "has_bulk": has_bulk,
            "has_bypass": has_bypass,
            "has_high_freq": has_hf,
        })

    return design_observations


