Information: Corner cornerFF: no PVT mismatches. (PVT-032)
Information: Corner cornerSS: no PVT mismatches. (PVT-032)
****************************************
Report : power
        -significant_digits 2
Design : top
Version: U-2022.12-SP6
Date   : Wed May 28 17:56:21 2025
****************************************
Information: Activity propagation will be performed for scenario scenarioFF.
Information: Doing activity propagation for mode 'mode1' and corner 'cornerFF' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario scenarioFF (POW-052)
Infomation: Fast mode activity propagation power.rtl_activity_annotation setup is ignored. Always use accurate mode.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
Information: Propagated activity on scenario scenarioSS identical to that on scenarioFF (POW-006)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/auto_floorplan.design'. (TIM-125)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.842293 ohm/um, via_r = 1.815407 ohm/cut, c = 0.127358 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.859941 ohm/um, via_r = 1.815407 ohm/cut, c = 0.149785 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 679, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 679, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Mode: mode1
Corner: cornerFF
Scenario: scenarioFF
Voltage: 1.32
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1pF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1nW
Leakage Power Unit   : 1nW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)
Warning: Power table extrapolation (extrapolation mode) for port D on cell counter_and_parity/busy_reg for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 0.467949 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CDN on cell counter_and_parity/busy_reg for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 2.597008 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port Q on cell counter_and_parity/busy_reg for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 1.778889 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CDN on cell syndrome_inst/corrected_counter_reg[31] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 2.601089 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CDN on cell counter_and_parity/count_neg_reg[30] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 2.597446 (POW-046)
Warning: Fall toggles on pin counter_and_parity/count_neg_reg[30]/QN are impossible given input states; converted to rise toggles. (POW-069)
Warning: Power table extrapolation (extrapolation mode) for port QN on cell counter_and_parity/count_neg_reg[30] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 1.779671 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port QN on cell counter_and_parity/count_neg_reg[30] for parameter Cout. Lowest table value = 0.000600, highest table value = 0.037700, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CDN on cell counter_and_parity/count_neg_reg[29] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 2.597141 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port Q on cell counter_and_parity/count_neg_reg[29] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 1.777992 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port QN on cell counter_and_parity/count_neg_reg[29] for parameter Tinp. Lowest table value = 0.004000, highest table value = 0.331200, value = 1.777992 (POW-046)
Note - message 'POW-046' limit (10) exceeded. Remainder will be suppressed.
Warning: Fall toggles on pin counter_and_parity/count_neg_reg[28]/QN are impossible given input states; converted to rise toggles. (POW-069)
Warning: Fall toggles on pin counter_and_parity/count_neg_reg[24]/QN are impossible given input states; converted to rise toggles. (POW-069)
Warning: Fall toggles on pin counter_and_parity/count_neg_reg[20]/QN are impossible given input states; converted to rise toggles. (POW-069)
Warning: Fall toggles on pin counter_and_parity/count_neg_reg[19]/QN are impossible given input states; converted to rise toggles. (POW-069)
Warning: Fall toggles on pin counter_and_parity/count_neg_reg[18]/QN are impossible given input states; converted to rise toggles. (POW-069)
Warning: Fall toggles on pin counter_and_parity/count_neg_reg[15]/QN are impossible given input states; converted to rise toggles. (POW-069)
Warning: Fall toggles on pin counter_and_parity/count_neg_reg[14]/QN are impossible given input states; converted to rise toggles. (POW-069)
Warning: Fall toggles on pin counter_and_parity/count_neg_reg[8]/QN are impossible given input states; converted to rise toggles. (POW-069)
Warning: Fall toggles on pin counter_and_parity/count_neg_reg[6]/QN are impossible given input states; converted to rise toggles. (POW-069)
Note - message 'POW-069' limit (10) exceeded. Remainder will be suppressed.

  Cell Internal Power    = 1.63e+05 nW ( 92.2%)
  Net Switching Power    = 1.37e+04 nW (  7.8%)
Total Dynamic Power      = 1.77e+05 nW (100.0%)

Cell Leakage Power       = 8.58e+04 nW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
clock_network             1.52e+05               3.46e+03               1.06e+03               1.56e+05    ( 59.4%)        i
register                  7.31e+03               1.93e+03               4.44e+04               5.37e+04    ( 20.4%)         
sequential                1.87e+03               7.34e+01               4.90e+03               6.85e+03    (  2.6%)         
combinational             2.56e+03               8.27e+03               3.54e+04               4.63e+04    ( 17.6%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     1.63e+05 nW            1.37e+04 nW            8.58e+04 nW            2.63e+05 nW
Mode: mode1
Corner: cornerSS
Scenario: scenarioSS
Voltage: 1.08
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1pF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1nW
Leakage Power Unit   : 1nW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)

  Cell Internal Power    = 8.36e+04 nW ( 90.1%)
  Net Switching Power    = 9.19e+03 nW (  9.9%)
Total Dynamic Power      = 9.27e+04 nW (100.0%)

Cell Leakage Power       = 9.71e+02 nW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
clock_network             7.76e+04               2.34e+03               1.35e+01               7.99e+04    ( 85.3%)        i
register                  3.79e+03               1.29e+03               5.08e+02               5.58e+03    (  6.0%)         
sequential                7.67e+02               4.75e+01               6.08e+01               8.75e+02    (  0.9%)         
combinational             1.42e+03               5.51e+03               3.89e+02               7.32e+03    (  7.8%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     8.36e+04 nW            9.19e+03 nW            9.71e+02 nW            9.37e+04 nW
1
