/* Ingress Processing */

control farreachIngress (inout headers hdr,
                  inout metadata meta,
                  inout standard_metadata_t standard_metadata){
    #include"ingress_mat.p4"
    apply{
        // Stage 0
        if (!hdr.op_hdr.isValid()) {
            l2l3_forward_tbl.apply(); // forward traditional packet
        }else {
        need_recirculate_tbl.apply(); // set meta.need_recirculate
        set_hot_threshold_tbl.apply(); // set inswitch_hdr.hot_threshold

        /* if meta.need_recirculate == 1 */

        // Stage 1
        recirculate_tbl.apply(); // recirculate for atomic snapshot (NOTE: recirculate will collide with modifying egress port)

        /* else if meta.need_recirculate == 0 */

        // Stage 1
    #ifndef RANGE_SUPPORT
        hash_for_partition_tbl.apply(); // for hash partition (including startkey of SCANREQ)
    #endif

        // Stage 2 (not sure why we cannot place cache_lookup_tbl, hash_for_cm_tbl, and hash_for_seq_tbl in stage 1; follow automatic placement of tofino compiler)
        hash_partition_tbl.apply();

        hash_for_cm12_tbl.apply(); // for CM (access inswitch_hdr.hashval_for_cm1/2)
        // IMPORTANT: to save TCAM, we do not match op_hdr.optype in cache_lookup_tbl 
        // -> so as long as op_hdr.key matches an entry in cache_lookup_tbl, inswitch_hdr.is_cached must be 1 (e.g., CACHE_EVICT_LOADXXX)
        // -> but note that if the optype does not have inswitch_hdr, is_cached of 1 will be dropped after entering egress pipeline, and is_cached is still 0 (e.g., SCANREQ_SPLIT)
    #ifndef USE_BFSDE920
        cache_lookup_tbl.apply(); // managed by controller (access inswitch_hdr.is_cached, inswitch_hdr.idx)
    #endif

        // Stage 3
    #ifdef USE_BFSDE920
        cache_lookup_tbl.apply(); // managed by controller (access inswitch_hdr.is_cached, inswitch_hdr.idx)
    #endif

        //hash_for_cm2_tbl.apply(); // for CM (access inswitch_hdr.hashval_for_cm2)
        hash_for_seq_tbl.apply(); // for seq (access inswitch_hdr.hashval_for_seq)

        // Stage 4
        hash_for_cm34_tbl.apply(); // for CM (access inswitch_hdr.hashval_for_cm3/4)
        snapshot_flag_tbl.apply(); // for snapshot (access inswitch_hdr.snapshot_flag)

        // Stage 5
        //hash_for_cm4_tbl.apply(); // for CM (access inswitch_hdr.hashval_for_cm4)
        prepare_for_cachehit_tbl.apply(); // for response of cache hit (access inswitch_hdr.client_sid)
        
        // Stage 6
        sample_tbl.apply(); // for CM and cache_frequency (access inswitch_hdr.is_sampled)
        ig_port_forward_tbl.apply(); // update op_hdr.optype
        cache_pop_ig_port_forward_tbl.apply();
        ipv4_forward_tbl.apply(); // update egress_port for normal/speical response packets

        }
        // Stage 7
        //ig_copy_udplen_for_checksum_tbl.apply();
    }
}
