<DOC>
<DOCNO>
EP-0012185
</DOCNO>
<TEXT>
<DATE>
19800625
</DATE>
<IPC-CLASSIFICATIONS>
G01R-31/28 G04D-7/00 G06F-1/04 H03K-5/22 H03K-5/26 H04M-3/24 <main>H03K-5/26</main> G01R-31/3183 H04M-3/22 
</IPC-CLASSIFICATIONS>
<TITLE>
test circuit for synchronously operating clock generators.
</TITLE>
<APPLICANT>
ibmus<sep>international business machines corporation<sep>international business machines corporationold orchard roadarmonk, n.y. 10504us<sep>international business machines corporation<sep>
</APPLICANT>
<INVENTOR>
blum arnold<sep>geng hellmuth roland<sep>schulze-scholling hermann<sep>spath bernd<sep>blum, arnold<sep>geng, hellmuth roland<sep>schulze-scholling, hermann<sep>spath, bernd<sep>blum, arnoldfinkenweg 16d-7261 gechingende<sep>geng, hellmuth rolandhugo-wolf-strasse 38d-7033 herrenbergde<sep>schulze-schölling, hermannrohrweg 6cd-7031 gärtringende<sep>späth, berndhöhenringweg 22d-7000 stuttgart 75de<sep>blum, arnold<sep>geng, hellmuth roland<sep>schulze-scholling, hermann <sep>spath, bernd<sep>blum, arnold finkenweg 16 d-7261 gechingen de<sep>geng, hellmuth rolandhugo-wolf-strasse 38d-7033 herrenbergde<sep>schulze-schölling, hermannrohrweg 6cd-7031 gärtringende<sep>späth, berndhöhenringweg 22d-7000 stuttgart 75de<sep>
</INVENTOR>
<ABSTRACT>
The output signals at least two synchronously AR baptist clocks (1a, 1b) become a logical connecting circuit.For example, an AND gate (5) supplied, at least one of the clock signals with the aid of delay members (3b, 3a) is delayed by one or more clock turmoil.As a delay element, for example, serves a master-slave flip-flop level.For the fully constant testing of the clock sequences, several delayed and non-delayed signals (TB ", TB'¹, Ta 2, TB 2) are linked together.The output signal of the logical linking scarf device is supplied to a master-slave flip-flop (6, 7) serving as a display circuit (6), which is clocked by an independent test oscillator (6).
</ABSTRACT>
</TEXT>
</DOC>
