// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _sort_HH_
#define _sort_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "huffman_encoding_g8j.h"
#include "huffman_encoding_hbi.h"
#include "sort_previous_sorbkb.h"
#include "sort_previous_sorcud.h"
#include "sort_current_digifYi.h"

namespace ap_rtl {

struct sort : public sc_module {
    // Port declarations 22
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<8> > in_value_V_address0;
    sc_out< sc_logic > in_value_V_ce0;
    sc_in< sc_lv<9> > in_value_V_q0;
    sc_out< sc_lv<8> > in_frequency_V_address0;
    sc_out< sc_logic > in_frequency_V_ce0;
    sc_in< sc_lv<32> > in_frequency_V_q0;
    sc_in< sc_lv<9> > extLd9_loc_channel;
    sc_out< sc_lv<8> > out_value_V_address0;
    sc_out< sc_logic > out_value_V_ce0;
    sc_out< sc_logic > out_value_V_we0;
    sc_out< sc_lv<9> > out_value_V_d0;
    sc_out< sc_lv<8> > out_frequency_V_address0;
    sc_out< sc_logic > out_frequency_V_ce0;
    sc_out< sc_logic > out_frequency_V_we0;
    sc_out< sc_lv<32> > out_frequency_V_d0;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    sort(sc_module_name name);
    SC_HAS_PROCESS(sort);

    ~sort();

    sc_trace_file* mVcdFile;

    sort_previous_sorbkb* previous_sorting_val_U;
    sort_previous_sorcud* previous_sorting_fre_U;
    sort_previous_sorbkb* sorting_value_V_U;
    sort_previous_sorcud* sorting_frequency_V_U;
    sort_current_digifYi* current_digit_V_U;
    huffman_encoding_g8j<1,2,1,32,6,32>* huffman_encoding_g8j_U8;
    huffman_encoding_hbi<1,1,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,4,9>* huffman_encoding_hbi_U9;
    huffman_encoding_hbi<1,1,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,4,9>* huffman_encoding_hbi_U10;
    huffman_encoding_hbi<1,1,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,9,4,9>* huffman_encoding_hbi_U11;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<12> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<9> > j_0_i_i_reg_291;
    sc_signal< sc_lv<9> > j5_0_i_i_reg_1753;
    sc_signal< sc_lv<9> > digit_histogram_15_3_reg_1764;
    sc_signal< sc_lv<9> > digit_histogram_14_3_reg_1776;
    sc_signal< sc_lv<9> > digit_histogram_13_3_reg_1788;
    sc_signal< sc_lv<9> > digit_histogram_12_3_reg_1800;
    sc_signal< sc_lv<9> > digit_histogram_11_3_reg_1812;
    sc_signal< sc_lv<9> > digit_histogram_10_3_reg_1824;
    sc_signal< sc_lv<9> > digit_histogram_9_V_3_reg_1836;
    sc_signal< sc_lv<9> > digit_histogram_8_V_3_reg_1848;
    sc_signal< sc_lv<9> > digit_histogram_7_V_3_reg_1860;
    sc_signal< sc_lv<9> > digit_histogram_6_V_3_reg_1872;
    sc_signal< sc_lv<9> > digit_histogram_5_V_3_reg_1884;
    sc_signal< sc_lv<9> > digit_histogram_4_V_3_reg_1896;
    sc_signal< sc_lv<9> > digit_histogram_3_V_3_reg_1908;
    sc_signal< sc_lv<9> > digit_histogram_2_V_3_reg_1920;
    sc_signal< sc_lv<9> > digit_histogram_1_V_3_reg_1932;
    sc_signal< sc_lv<9> > digit_histogram_0_V_4_reg_1944;
    sc_signal< sc_lv<9> > digit_location_14_V_2_reg_2820;
    sc_signal< sc_lv<9> > digit_location_13_V_1_reg_2831;
    sc_signal< sc_lv<9> > digit_location_12_V_1_reg_2842;
    sc_signal< sc_lv<9> > digit_location_11_V_1_reg_2853;
    sc_signal< sc_lv<9> > digit_location_10_V_1_reg_2864;
    sc_signal< sc_lv<9> > digit_location_9_V_1_reg_2875;
    sc_signal< sc_lv<9> > digit_location_8_V_1_reg_2886;
    sc_signal< sc_lv<9> > digit_location_7_V_1_reg_2897;
    sc_signal< sc_lv<9> > digit_location_6_V_1_reg_2908;
    sc_signal< sc_lv<9> > digit_location_5_V_1_reg_2919;
    sc_signal< sc_lv<9> > digit_location_4_V_1_reg_2930;
    sc_signal< sc_lv<9> > digit_location_3_V_1_reg_2941;
    sc_signal< sc_lv<9> > digit_location_2_V_1_reg_2952;
    sc_signal< sc_lv<9> > digit_location_1_V_1_reg_2963;
    sc_signal< sc_lv<5> > i6_0_i_i_reg_2974;
    sc_signal< sc_lv<9> > digit_location_15_V_1_reg_2985;
    sc_signal< sc_lv<9> > j7_0_i_i_reg_3812;
    sc_signal< sc_lv<9> > digit_location_15_V_3_reg_3823;
    sc_signal< sc_lv<9> > digit_location_14_V_4_reg_3835;
    sc_signal< sc_lv<9> > digit_location_13_V_3_reg_3847;
    sc_signal< sc_lv<9> > digit_location_12_V_3_reg_3859;
    sc_signal< sc_lv<9> > digit_location_11_V_3_reg_3871;
    sc_signal< sc_lv<9> > digit_location_10_V_3_reg_3883;
    sc_signal< sc_lv<9> > digit_location_9_V_3_reg_3895;
    sc_signal< sc_lv<9> > digit_location_8_V_3_reg_3907;
    sc_signal< sc_lv<9> > digit_location_7_V_3_reg_3919;
    sc_signal< sc_lv<9> > digit_location_6_V_3_reg_3931;
    sc_signal< sc_lv<9> > digit_location_5_V_3_reg_3943;
    sc_signal< sc_lv<9> > digit_location_4_V_3_reg_3955;
    sc_signal< sc_lv<9> > digit_location_3_V_3_reg_3967;
    sc_signal< sc_lv<9> > digit_location_2_V_3_reg_3979;
    sc_signal< sc_lv<9> > digit_location_1_V_3_reg_3991;
    sc_signal< sc_lv<9> > digit_location_0_V_s_reg_4003;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<1> > icmp_ln23_fu_4879_p2;
    sc_signal< sc_lv<1> > icmp_ln23_reg_5145;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln23_reg_5145_pp0_iter1_reg;
    sc_signal< sc_lv<9> > j_fu_4884_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<64> > zext_ln25_fu_4890_p1;
    sc_signal< sc_lv<64> > zext_ln25_reg_5154;
    sc_signal< sc_lv<64> > zext_ln25_reg_5154_pp0_iter1_reg;
    sc_signal< sc_lv<9> > in_value_V_load_reg_5170;
    sc_signal< sc_lv<32> > in_frequency_V_load_reg_5175;
    sc_signal< sc_lv<1> > tmp_fu_4896_p3;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<32> > zext_ln29_fu_4904_p1;
    sc_signal< sc_lv<32> > zext_ln29_reg_5184;
    sc_signal< sc_lv<5> > i_fu_4914_p2;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<1> > icmp_ln37_fu_4924_p2;
    sc_signal< sc_lv<1> > icmp_ln37_reg_5200;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< bool > ap_block_state9_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state10_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state11_pp2_stage0_iter2;
    sc_signal< bool > ap_block_state12_pp2_stage0_iter3;
    sc_signal< bool > ap_block_state13_pp2_stage0_iter4;
    sc_signal< bool > ap_block_state14_pp2_stage0_iter5;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln37_reg_5200_pp2_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln37_reg_5200_pp2_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln37_reg_5200_pp2_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln37_reg_5200_pp2_iter4_reg;
    sc_signal< sc_lv<9> > j_1_fu_4929_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<64> > zext_ln40_fu_4935_p1;
    sc_signal< sc_lv<64> > zext_ln40_reg_5209;
    sc_signal< sc_lv<64> > zext_ln40_reg_5209_pp2_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln40_reg_5209_pp2_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln40_reg_5209_pp2_iter3_reg;
    sc_signal< sc_lv<32> > sorting_frequency_V_q0;
    sc_signal< sc_lv<32> > sorting_frequency_V_2_reg_5226;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_lv<9> > sorting_value_V_q0;
    sc_signal< sc_lv<9> > sorting_value_V_load_reg_5232;
    sc_signal< sc_lv<4> > digit_V_fu_4945_p1;
    sc_signal< sc_lv<4> > digit_V_reg_5237;
    sc_signal< sc_lv<4> > digit_V_reg_5237_pp2_iter4_reg;
    sc_signal< sc_lv<9> > digit_histogram_0_V_fu_4986_p2;
    sc_signal< sc_lv<9> > digit_histogram_0_V_reg_5243;
    sc_signal< sc_lv<1> > icmp_ln49_fu_4992_p2;
    sc_signal< sc_lv<1> > icmp_ln49_reg_5263;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< bool > ap_block_state16_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state17_pp3_stage0_iter1;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_lv<4> > trunc_ln51_fu_4998_p1;
    sc_signal< sc_lv<4> > trunc_ln51_reg_5267;
    sc_signal< sc_lv<9> > phi_ln215_1_i_fu_5002_p18;
    sc_signal< sc_lv<9> > phi_ln215_1_i_reg_5271;
    sc_signal< sc_lv<5> > i_3_fu_5040_p2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<1> > icmp_ln55_fu_5066_p2;
    sc_signal< sc_lv<1> > icmp_ln55_reg_5281;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage0;
    sc_signal< bool > ap_block_state19_pp4_stage0_iter0;
    sc_signal< bool > ap_block_state20_pp4_stage0_iter1;
    sc_signal< bool > ap_block_state21_pp4_stage0_iter2;
    sc_signal< bool > ap_block_state22_pp4_stage0_iter3;
    sc_signal< bool > ap_block_pp4_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln55_reg_5281_pp4_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln55_reg_5281_pp4_iter2_reg;
    sc_signal< sc_lv<9> > j_2_fu_5071_p2;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter0;
    sc_signal< sc_lv<64> > zext_ln57_fu_5077_p1;
    sc_signal< sc_lv<64> > zext_ln57_reg_5290;
    sc_signal< sc_lv<4> > current_digit_V_q0;
    sc_signal< sc_lv<4> > digit_V_1_reg_5301;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter1;
    sc_signal< sc_lv<4> > digit_V_1_reg_5301_pp4_iter2_reg;
    sc_signal< sc_lv<9> > t_V_2_fu_5082_p18;
    sc_signal< sc_lv<9> > t_V_2_reg_5316;
    sc_signal< sc_lv<9> > previous_sorting_val_q0;
    sc_signal< sc_lv<9> > previous_sorting_val_3_reg_5321;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter2;
    sc_signal< sc_lv<32> > previous_sorting_fre_q0;
    sc_signal< sc_lv<32> > previous_sorting_fre_3_reg_5327;
    sc_signal< sc_lv<9> > digit_location_0_V_fu_5119_p2;
    sc_signal< sc_lv<9> > digit_location_0_V_reg_5333;
    sc_signal< sc_lv<6> > shift_fu_5132_p2;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter4;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter4_state13;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter5;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< bool > ap_block_pp4_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp4_exit_iter2_state21;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter3;
    sc_signal< sc_lv<8> > previous_sorting_val_address0;
    sc_signal< sc_logic > previous_sorting_val_ce0;
    sc_signal< sc_logic > previous_sorting_val_we0;
    sc_signal< sc_lv<8> > previous_sorting_fre_address0;
    sc_signal< sc_logic > previous_sorting_fre_ce0;
    sc_signal< sc_logic > previous_sorting_fre_we0;
    sc_signal< sc_lv<8> > sorting_value_V_address0;
    sc_signal< sc_logic > sorting_value_V_ce0;
    sc_signal< sc_logic > sorting_value_V_we0;
    sc_signal< sc_lv<9> > sorting_value_V_d0;
    sc_signal< sc_lv<8> > sorting_frequency_V_address0;
    sc_signal< sc_logic > sorting_frequency_V_ce0;
    sc_signal< sc_logic > sorting_frequency_V_we0;
    sc_signal< sc_lv<32> > sorting_frequency_V_d0;
    sc_signal< sc_lv<8> > current_digit_V_address0;
    sc_signal< sc_logic > current_digit_V_ce0;
    sc_signal< sc_logic > current_digit_V_we0;
    sc_signal< sc_lv<9> > digit_location_15_V_reg_302;
    sc_signal< sc_lv<9> > digit_location_14_V_reg_314;
    sc_signal< sc_lv<9> > digit_location_13_V_reg_326;
    sc_signal< sc_lv<9> > digit_location_12_V_reg_338;
    sc_signal< sc_lv<9> > digit_location_11_V_reg_350;
    sc_signal< sc_lv<9> > digit_location_10_V_reg_362;
    sc_signal< sc_lv<9> > digit_location_9_V_s_reg_374;
    sc_signal< sc_lv<9> > digit_location_8_V_s_reg_386;
    sc_signal< sc_lv<9> > digit_location_7_V_s_reg_398;
    sc_signal< sc_lv<9> > digit_location_6_V_s_reg_410;
    sc_signal< sc_lv<9> > digit_location_5_V_s_reg_422;
    sc_signal< sc_lv<9> > digit_location_4_V_s_reg_434;
    sc_signal< sc_lv<9> > digit_location_3_V_s_reg_446;
    sc_signal< sc_lv<9> > digit_location_2_V_s_reg_458;
    sc_signal< sc_lv<9> > digit_location_1_V_s_reg_470;
    sc_signal< sc_lv<9> > digit_histogram_15_s_reg_482;
    sc_signal< sc_lv<9> > digit_histogram_14_s_reg_494;
    sc_signal< sc_lv<9> > digit_histogram_13_s_reg_506;
    sc_signal< sc_lv<9> > digit_histogram_12_s_reg_518;
    sc_signal< sc_lv<9> > digit_histogram_11_s_reg_530;
    sc_signal< sc_lv<9> > digit_histogram_10_s_reg_542;
    sc_signal< sc_lv<9> > digit_histogram_9_V_reg_554;
    sc_signal< sc_lv<9> > digit_histogram_8_V_reg_566;
    sc_signal< sc_lv<9> > digit_histogram_7_V_reg_578;
    sc_signal< sc_lv<9> > digit_histogram_6_V_reg_590;
    sc_signal< sc_lv<9> > digit_histogram_5_V_reg_602;
    sc_signal< sc_lv<9> > digit_histogram_4_V_reg_614;
    sc_signal< sc_lv<9> > digit_histogram_3_V_reg_626;
    sc_signal< sc_lv<9> > digit_histogram_2_V_reg_638;
    sc_signal< sc_lv<9> > digit_histogram_1_V_reg_650;
    sc_signal< sc_lv<9> > digit_histogram_0_V_1_reg_662;
    sc_signal< sc_lv<6> > op2_assign_i_reg_674;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<9> > digit_histogram_15_1_reg_686;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_15_2_phi_fu_877_p32;
    sc_signal< sc_lv<1> > icmp_ln31_fu_4908_p2;
    sc_signal< sc_lv<9> > digit_histogram_14_1_reg_697;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_14_2_phi_fu_932_p32;
    sc_signal< sc_lv<9> > digit_histogram_13_1_reg_708;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_13_2_phi_fu_987_p32;
    sc_signal< sc_lv<9> > digit_histogram_12_1_reg_719;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_12_2_phi_fu_1042_p32;
    sc_signal< sc_lv<9> > digit_histogram_11_1_reg_730;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_11_2_phi_fu_1097_p32;
    sc_signal< sc_lv<9> > digit_histogram_10_1_reg_741;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_10_2_phi_fu_1152_p32;
    sc_signal< sc_lv<9> > digit_histogram_9_V_1_reg_752;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_9_V_2_phi_fu_1207_p32;
    sc_signal< sc_lv<9> > digit_histogram_8_V_1_reg_763;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_8_V_2_phi_fu_1262_p32;
    sc_signal< sc_lv<9> > digit_histogram_7_V_1_reg_774;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_7_V_2_phi_fu_1317_p32;
    sc_signal< sc_lv<9> > digit_histogram_6_V_1_reg_785;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_6_V_2_phi_fu_1372_p32;
    sc_signal< sc_lv<9> > digit_histogram_5_V_1_reg_796;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_5_V_2_phi_fu_1427_p32;
    sc_signal< sc_lv<9> > digit_histogram_4_V_1_reg_807;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_4_V_2_phi_fu_1482_p32;
    sc_signal< sc_lv<9> > digit_histogram_3_V_1_reg_818;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_3_V_2_phi_fu_1537_p32;
    sc_signal< sc_lv<9> > digit_histogram_2_V_1_reg_829;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_2_V_2_phi_fu_1592_p32;
    sc_signal< sc_lv<9> > digit_histogram_1_V_1_reg_840;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_1_V_2_phi_fu_1647_p32;
    sc_signal< sc_lv<9> > digit_histogram_0_V_2_reg_851;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_0_V_3_phi_fu_1702_p32;
    sc_signal< sc_lv<5> > i_0_i_i_reg_862;
    sc_signal< sc_lv<4> > trunc_ln321_fu_4920_p1;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_15_4_phi_fu_1960_p32;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_15_3_phi_fu_1768_p4;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_14_4_phi_fu_2014_p32;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_14_3_phi_fu_1780_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_13_4_phi_fu_2068_p32;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_13_3_phi_fu_1792_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_12_4_phi_fu_2122_p32;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_12_3_phi_fu_1804_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_11_4_phi_fu_2176_p32;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_11_3_phi_fu_1816_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_10_4_phi_fu_2230_p32;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_10_3_phi_fu_1828_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_9_V_4_phi_fu_2284_p32;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_9_V_3_phi_fu_1840_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_8_V_4_phi_fu_2338_p32;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_8_V_3_phi_fu_1852_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_7_V_4_phi_fu_2392_p32;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_7_V_3_phi_fu_1864_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_6_V_4_phi_fu_2446_p32;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_6_V_3_phi_fu_1876_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_5_V_4_phi_fu_2500_p32;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_5_V_3_phi_fu_1888_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_4_V_4_phi_fu_2554_p32;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_4_V_3_phi_fu_1900_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_3_V_4_phi_fu_2608_p32;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_3_V_3_phi_fu_1912_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_2_V_4_phi_fu_2662_p32;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_2_V_3_phi_fu_1924_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_1_V_4_phi_fu_2716_p32;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_1_V_3_phi_fu_1936_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_0_V_5_phi_fu_2770_p32;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_histogram_0_V_4_phi_fu_1948_p4;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter5_digit_histogram_15_4_reg_1956;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter5_digit_histogram_14_4_reg_2010;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter5_digit_histogram_13_4_reg_2064;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter5_digit_histogram_12_4_reg_2118;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter5_digit_histogram_11_4_reg_2172;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter5_digit_histogram_10_4_reg_2226;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter5_digit_histogram_9_V_4_reg_2280;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter5_digit_histogram_8_V_4_reg_2334;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter5_digit_histogram_7_V_4_reg_2388;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter5_digit_histogram_6_V_4_reg_2442;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter5_digit_histogram_5_V_4_reg_2496;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter5_digit_histogram_4_V_4_reg_2550;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter5_digit_histogram_3_V_4_reg_2604;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter5_digit_histogram_2_V_4_reg_2658;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter5_digit_histogram_1_V_4_reg_2712;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter5_digit_histogram_0_V_5_reg_2766;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_14_V_3_phi_fu_3102_p30;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_14_V_2_phi_fu_2823_p4;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_13_V_2_phi_fu_3153_p30;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_13_V_1_phi_fu_2834_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_12_V_2_phi_fu_3204_p30;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_12_V_1_phi_fu_2845_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_11_V_2_phi_fu_3255_p30;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_11_V_1_phi_fu_2856_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_10_V_2_phi_fu_3306_p30;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_10_V_1_phi_fu_2867_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_9_V_2_phi_fu_3357_p30;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_9_V_1_phi_fu_2878_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_8_V_2_phi_fu_3408_p30;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_8_V_1_phi_fu_2889_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_7_V_2_phi_fu_3459_p30;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_7_V_1_phi_fu_2900_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_6_V_2_phi_fu_3510_p30;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_6_V_1_phi_fu_2911_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_5_V_2_phi_fu_3561_p30;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_5_V_1_phi_fu_2922_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_4_V_2_phi_fu_3612_p30;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_4_V_1_phi_fu_2933_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_3_V_2_phi_fu_3663_p30;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_3_V_1_phi_fu_2944_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_2_V_2_phi_fu_3714_p30;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_2_V_1_phi_fu_2955_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_1_V_2_phi_fu_3765_p30;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_1_V_1_phi_fu_2966_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_15_V_2_phi_fu_3051_p30;
    sc_signal< sc_lv<9> > ap_phi_reg_pp3_iter0_phi_ln215_reg_2996;
    sc_signal< sc_lv<9> > ap_phi_reg_pp3_iter1_phi_ln215_reg_2996;
    sc_signal< sc_lv<9> > digit_location_1_V_fu_5046_p2;
    sc_signal< sc_lv<9> > ap_phi_reg_pp3_iter1_digit_location_15_V_2_reg_3047;
    sc_signal< sc_lv<9> > ap_phi_reg_pp3_iter1_digit_location_14_V_3_reg_3098;
    sc_signal< sc_lv<9> > ap_phi_reg_pp3_iter1_digit_location_13_V_2_reg_3149;
    sc_signal< sc_lv<9> > ap_phi_reg_pp3_iter1_digit_location_12_V_2_reg_3200;
    sc_signal< sc_lv<9> > ap_phi_reg_pp3_iter1_digit_location_11_V_2_reg_3251;
    sc_signal< sc_lv<9> > ap_phi_reg_pp3_iter1_digit_location_10_V_2_reg_3302;
    sc_signal< sc_lv<9> > ap_phi_reg_pp3_iter1_digit_location_9_V_2_reg_3353;
    sc_signal< sc_lv<9> > ap_phi_reg_pp3_iter1_digit_location_8_V_2_reg_3404;
    sc_signal< sc_lv<9> > ap_phi_reg_pp3_iter1_digit_location_7_V_2_reg_3455;
    sc_signal< sc_lv<9> > ap_phi_reg_pp3_iter1_digit_location_6_V_2_reg_3506;
    sc_signal< sc_lv<9> > ap_phi_reg_pp3_iter1_digit_location_5_V_2_reg_3557;
    sc_signal< sc_lv<9> > ap_phi_reg_pp3_iter1_digit_location_4_V_2_reg_3608;
    sc_signal< sc_lv<9> > ap_phi_reg_pp3_iter1_digit_location_3_V_2_reg_3659;
    sc_signal< sc_lv<9> > ap_phi_reg_pp3_iter1_digit_location_2_V_2_reg_3710;
    sc_signal< sc_lv<9> > ap_phi_reg_pp3_iter1_digit_location_1_V_2_reg_3761;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_15_V_4_phi_fu_4019_p32;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_15_V_3_phi_fu_3827_p4;
    sc_signal< bool > ap_block_pp4_stage0;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_14_V_5_phi_fu_4073_p32;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_14_V_4_phi_fu_3839_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_13_V_4_phi_fu_4127_p32;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_13_V_3_phi_fu_3851_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_12_V_4_phi_fu_4181_p32;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_12_V_3_phi_fu_3863_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_11_V_4_phi_fu_4235_p32;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_11_V_3_phi_fu_3875_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_10_V_4_phi_fu_4289_p32;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_10_V_3_phi_fu_3887_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_9_V_4_phi_fu_4343_p32;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_9_V_3_phi_fu_3899_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_8_V_4_phi_fu_4397_p32;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_8_V_3_phi_fu_3911_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_7_V_4_phi_fu_4451_p32;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_7_V_3_phi_fu_3923_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_6_V_4_phi_fu_4505_p32;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_6_V_3_phi_fu_3935_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_5_V_4_phi_fu_4559_p32;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_5_V_3_phi_fu_3947_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_4_V_4_phi_fu_4613_p32;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_4_V_3_phi_fu_3959_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_3_V_4_phi_fu_4667_p32;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_3_V_3_phi_fu_3971_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_2_V_4_phi_fu_4721_p32;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_2_V_3_phi_fu_3983_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_1_V_4_phi_fu_4775_p32;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_1_V_3_phi_fu_3995_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_0_V_1_phi_fu_4829_p32;
    sc_signal< sc_lv<9> > ap_phi_mux_digit_location_0_V_s_phi_fu_4007_p4;
    sc_signal< sc_lv<9> > ap_phi_reg_pp4_iter3_digit_location_15_V_4_reg_4015;
    sc_signal< sc_lv<9> > ap_phi_reg_pp4_iter3_digit_location_14_V_5_reg_4069;
    sc_signal< sc_lv<9> > ap_phi_reg_pp4_iter3_digit_location_13_V_4_reg_4123;
    sc_signal< sc_lv<9> > ap_phi_reg_pp4_iter3_digit_location_12_V_4_reg_4177;
    sc_signal< sc_lv<9> > ap_phi_reg_pp4_iter3_digit_location_11_V_4_reg_4231;
    sc_signal< sc_lv<9> > ap_phi_reg_pp4_iter3_digit_location_10_V_4_reg_4285;
    sc_signal< sc_lv<9> > ap_phi_reg_pp4_iter3_digit_location_9_V_4_reg_4339;
    sc_signal< sc_lv<9> > ap_phi_reg_pp4_iter3_digit_location_8_V_4_reg_4393;
    sc_signal< sc_lv<9> > ap_phi_reg_pp4_iter3_digit_location_7_V_4_reg_4447;
    sc_signal< sc_lv<9> > ap_phi_reg_pp4_iter3_digit_location_6_V_4_reg_4501;
    sc_signal< sc_lv<9> > ap_phi_reg_pp4_iter3_digit_location_5_V_4_reg_4555;
    sc_signal< sc_lv<9> > ap_phi_reg_pp4_iter3_digit_location_4_V_4_reg_4609;
    sc_signal< sc_lv<9> > ap_phi_reg_pp4_iter3_digit_location_3_V_4_reg_4663;
    sc_signal< sc_lv<9> > ap_phi_reg_pp4_iter3_digit_location_2_V_4_reg_4717;
    sc_signal< sc_lv<9> > ap_phi_reg_pp4_iter3_digit_location_1_V_4_reg_4771;
    sc_signal< sc_lv<9> > ap_phi_reg_pp4_iter3_digit_location_0_V_1_reg_4825;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > zext_ln544_fu_5125_p1;
    sc_signal< sc_lv<32> > grp_fu_4941_p2;
    sc_signal< sc_lv<9> > t_V_fu_4949_p18;
    sc_signal< sc_lv<4> > phi_ln215_1_i_fu_5002_p17;
    sc_signal< sc_lv<12> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    sc_signal< sc_logic > ap_idle_pp4;
    sc_signal< sc_logic > ap_enable_pp4;
    sc_signal< bool > ap_condition_1387;
    sc_signal< bool > ap_condition_408;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<12> ap_ST_fsm_state1;
    static const sc_lv<12> ap_ST_fsm_pp0_stage0;
    static const sc_lv<12> ap_ST_fsm_state5;
    static const sc_lv<12> ap_ST_fsm_state6;
    static const sc_lv<12> ap_ST_fsm_state7;
    static const sc_lv<12> ap_ST_fsm_state8;
    static const sc_lv<12> ap_ST_fsm_pp2_stage0;
    static const sc_lv<12> ap_ST_fsm_state15;
    static const sc_lv<12> ap_ST_fsm_pp3_stage0;
    static const sc_lv<12> ap_ST_fsm_state18;
    static const sc_lv<12> ap_ST_fsm_pp4_stage0;
    static const sc_lv<12> ap_ST_fsm_state23;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<4> ap_const_lv4_E;
    static const sc_lv<4> ap_const_lv4_D;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_B;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<6> ap_const_lv6_4;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_pp4_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_pp4_stage0();
    void thread_ap_block_pp4_stage0_11001();
    void thread_ap_block_pp4_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp2_stage0_iter1();
    void thread_ap_block_state11_pp2_stage0_iter2();
    void thread_ap_block_state12_pp2_stage0_iter3();
    void thread_ap_block_state13_pp2_stage0_iter4();
    void thread_ap_block_state14_pp2_stage0_iter5();
    void thread_ap_block_state16_pp3_stage0_iter0();
    void thread_ap_block_state17_pp3_stage0_iter1();
    void thread_ap_block_state19_pp4_stage0_iter0();
    void thread_ap_block_state20_pp4_stage0_iter1();
    void thread_ap_block_state21_pp4_stage0_iter2();
    void thread_ap_block_state22_pp4_stage0_iter3();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state9_pp2_stage0_iter0();
    void thread_ap_condition_1387();
    void thread_ap_condition_408();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_condition_pp2_exit_iter4_state13();
    void thread_ap_condition_pp4_exit_iter2_state21();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_enable_pp4();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_idle_pp4();
    void thread_ap_phi_mux_digit_histogram_0_V_3_phi_fu_1702_p32();
    void thread_ap_phi_mux_digit_histogram_0_V_4_phi_fu_1948_p4();
    void thread_ap_phi_mux_digit_histogram_0_V_5_phi_fu_2770_p32();
    void thread_ap_phi_mux_digit_histogram_10_2_phi_fu_1152_p32();
    void thread_ap_phi_mux_digit_histogram_10_3_phi_fu_1828_p4();
    void thread_ap_phi_mux_digit_histogram_10_4_phi_fu_2230_p32();
    void thread_ap_phi_mux_digit_histogram_11_2_phi_fu_1097_p32();
    void thread_ap_phi_mux_digit_histogram_11_3_phi_fu_1816_p4();
    void thread_ap_phi_mux_digit_histogram_11_4_phi_fu_2176_p32();
    void thread_ap_phi_mux_digit_histogram_12_2_phi_fu_1042_p32();
    void thread_ap_phi_mux_digit_histogram_12_3_phi_fu_1804_p4();
    void thread_ap_phi_mux_digit_histogram_12_4_phi_fu_2122_p32();
    void thread_ap_phi_mux_digit_histogram_13_2_phi_fu_987_p32();
    void thread_ap_phi_mux_digit_histogram_13_3_phi_fu_1792_p4();
    void thread_ap_phi_mux_digit_histogram_13_4_phi_fu_2068_p32();
    void thread_ap_phi_mux_digit_histogram_14_2_phi_fu_932_p32();
    void thread_ap_phi_mux_digit_histogram_14_3_phi_fu_1780_p4();
    void thread_ap_phi_mux_digit_histogram_14_4_phi_fu_2014_p32();
    void thread_ap_phi_mux_digit_histogram_15_2_phi_fu_877_p32();
    void thread_ap_phi_mux_digit_histogram_15_3_phi_fu_1768_p4();
    void thread_ap_phi_mux_digit_histogram_15_4_phi_fu_1960_p32();
    void thread_ap_phi_mux_digit_histogram_1_V_2_phi_fu_1647_p32();
    void thread_ap_phi_mux_digit_histogram_1_V_3_phi_fu_1936_p4();
    void thread_ap_phi_mux_digit_histogram_1_V_4_phi_fu_2716_p32();
    void thread_ap_phi_mux_digit_histogram_2_V_2_phi_fu_1592_p32();
    void thread_ap_phi_mux_digit_histogram_2_V_3_phi_fu_1924_p4();
    void thread_ap_phi_mux_digit_histogram_2_V_4_phi_fu_2662_p32();
    void thread_ap_phi_mux_digit_histogram_3_V_2_phi_fu_1537_p32();
    void thread_ap_phi_mux_digit_histogram_3_V_3_phi_fu_1912_p4();
    void thread_ap_phi_mux_digit_histogram_3_V_4_phi_fu_2608_p32();
    void thread_ap_phi_mux_digit_histogram_4_V_2_phi_fu_1482_p32();
    void thread_ap_phi_mux_digit_histogram_4_V_3_phi_fu_1900_p4();
    void thread_ap_phi_mux_digit_histogram_4_V_4_phi_fu_2554_p32();
    void thread_ap_phi_mux_digit_histogram_5_V_2_phi_fu_1427_p32();
    void thread_ap_phi_mux_digit_histogram_5_V_3_phi_fu_1888_p4();
    void thread_ap_phi_mux_digit_histogram_5_V_4_phi_fu_2500_p32();
    void thread_ap_phi_mux_digit_histogram_6_V_2_phi_fu_1372_p32();
    void thread_ap_phi_mux_digit_histogram_6_V_3_phi_fu_1876_p4();
    void thread_ap_phi_mux_digit_histogram_6_V_4_phi_fu_2446_p32();
    void thread_ap_phi_mux_digit_histogram_7_V_2_phi_fu_1317_p32();
    void thread_ap_phi_mux_digit_histogram_7_V_3_phi_fu_1864_p4();
    void thread_ap_phi_mux_digit_histogram_7_V_4_phi_fu_2392_p32();
    void thread_ap_phi_mux_digit_histogram_8_V_2_phi_fu_1262_p32();
    void thread_ap_phi_mux_digit_histogram_8_V_3_phi_fu_1852_p4();
    void thread_ap_phi_mux_digit_histogram_8_V_4_phi_fu_2338_p32();
    void thread_ap_phi_mux_digit_histogram_9_V_2_phi_fu_1207_p32();
    void thread_ap_phi_mux_digit_histogram_9_V_3_phi_fu_1840_p4();
    void thread_ap_phi_mux_digit_histogram_9_V_4_phi_fu_2284_p32();
    void thread_ap_phi_mux_digit_location_0_V_1_phi_fu_4829_p32();
    void thread_ap_phi_mux_digit_location_0_V_s_phi_fu_4007_p4();
    void thread_ap_phi_mux_digit_location_10_V_1_phi_fu_2867_p4();
    void thread_ap_phi_mux_digit_location_10_V_2_phi_fu_3306_p30();
    void thread_ap_phi_mux_digit_location_10_V_3_phi_fu_3887_p4();
    void thread_ap_phi_mux_digit_location_10_V_4_phi_fu_4289_p32();
    void thread_ap_phi_mux_digit_location_11_V_1_phi_fu_2856_p4();
    void thread_ap_phi_mux_digit_location_11_V_2_phi_fu_3255_p30();
    void thread_ap_phi_mux_digit_location_11_V_3_phi_fu_3875_p4();
    void thread_ap_phi_mux_digit_location_11_V_4_phi_fu_4235_p32();
    void thread_ap_phi_mux_digit_location_12_V_1_phi_fu_2845_p4();
    void thread_ap_phi_mux_digit_location_12_V_2_phi_fu_3204_p30();
    void thread_ap_phi_mux_digit_location_12_V_3_phi_fu_3863_p4();
    void thread_ap_phi_mux_digit_location_12_V_4_phi_fu_4181_p32();
    void thread_ap_phi_mux_digit_location_13_V_1_phi_fu_2834_p4();
    void thread_ap_phi_mux_digit_location_13_V_2_phi_fu_3153_p30();
    void thread_ap_phi_mux_digit_location_13_V_3_phi_fu_3851_p4();
    void thread_ap_phi_mux_digit_location_13_V_4_phi_fu_4127_p32();
    void thread_ap_phi_mux_digit_location_14_V_2_phi_fu_2823_p4();
    void thread_ap_phi_mux_digit_location_14_V_3_phi_fu_3102_p30();
    void thread_ap_phi_mux_digit_location_14_V_4_phi_fu_3839_p4();
    void thread_ap_phi_mux_digit_location_14_V_5_phi_fu_4073_p32();
    void thread_ap_phi_mux_digit_location_15_V_2_phi_fu_3051_p30();
    void thread_ap_phi_mux_digit_location_15_V_3_phi_fu_3827_p4();
    void thread_ap_phi_mux_digit_location_15_V_4_phi_fu_4019_p32();
    void thread_ap_phi_mux_digit_location_1_V_1_phi_fu_2966_p4();
    void thread_ap_phi_mux_digit_location_1_V_2_phi_fu_3765_p30();
    void thread_ap_phi_mux_digit_location_1_V_3_phi_fu_3995_p4();
    void thread_ap_phi_mux_digit_location_1_V_4_phi_fu_4775_p32();
    void thread_ap_phi_mux_digit_location_2_V_1_phi_fu_2955_p4();
    void thread_ap_phi_mux_digit_location_2_V_2_phi_fu_3714_p30();
    void thread_ap_phi_mux_digit_location_2_V_3_phi_fu_3983_p4();
    void thread_ap_phi_mux_digit_location_2_V_4_phi_fu_4721_p32();
    void thread_ap_phi_mux_digit_location_3_V_1_phi_fu_2944_p4();
    void thread_ap_phi_mux_digit_location_3_V_2_phi_fu_3663_p30();
    void thread_ap_phi_mux_digit_location_3_V_3_phi_fu_3971_p4();
    void thread_ap_phi_mux_digit_location_3_V_4_phi_fu_4667_p32();
    void thread_ap_phi_mux_digit_location_4_V_1_phi_fu_2933_p4();
    void thread_ap_phi_mux_digit_location_4_V_2_phi_fu_3612_p30();
    void thread_ap_phi_mux_digit_location_4_V_3_phi_fu_3959_p4();
    void thread_ap_phi_mux_digit_location_4_V_4_phi_fu_4613_p32();
    void thread_ap_phi_mux_digit_location_5_V_1_phi_fu_2922_p4();
    void thread_ap_phi_mux_digit_location_5_V_2_phi_fu_3561_p30();
    void thread_ap_phi_mux_digit_location_5_V_3_phi_fu_3947_p4();
    void thread_ap_phi_mux_digit_location_5_V_4_phi_fu_4559_p32();
    void thread_ap_phi_mux_digit_location_6_V_1_phi_fu_2911_p4();
    void thread_ap_phi_mux_digit_location_6_V_2_phi_fu_3510_p30();
    void thread_ap_phi_mux_digit_location_6_V_3_phi_fu_3935_p4();
    void thread_ap_phi_mux_digit_location_6_V_4_phi_fu_4505_p32();
    void thread_ap_phi_mux_digit_location_7_V_1_phi_fu_2900_p4();
    void thread_ap_phi_mux_digit_location_7_V_2_phi_fu_3459_p30();
    void thread_ap_phi_mux_digit_location_7_V_3_phi_fu_3923_p4();
    void thread_ap_phi_mux_digit_location_7_V_4_phi_fu_4451_p32();
    void thread_ap_phi_mux_digit_location_8_V_1_phi_fu_2889_p4();
    void thread_ap_phi_mux_digit_location_8_V_2_phi_fu_3408_p30();
    void thread_ap_phi_mux_digit_location_8_V_3_phi_fu_3911_p4();
    void thread_ap_phi_mux_digit_location_8_V_4_phi_fu_4397_p32();
    void thread_ap_phi_mux_digit_location_9_V_1_phi_fu_2878_p4();
    void thread_ap_phi_mux_digit_location_9_V_2_phi_fu_3357_p30();
    void thread_ap_phi_mux_digit_location_9_V_3_phi_fu_3899_p4();
    void thread_ap_phi_mux_digit_location_9_V_4_phi_fu_4343_p32();
    void thread_ap_phi_reg_pp2_iter5_digit_histogram_0_V_5_reg_2766();
    void thread_ap_phi_reg_pp2_iter5_digit_histogram_10_4_reg_2226();
    void thread_ap_phi_reg_pp2_iter5_digit_histogram_11_4_reg_2172();
    void thread_ap_phi_reg_pp2_iter5_digit_histogram_12_4_reg_2118();
    void thread_ap_phi_reg_pp2_iter5_digit_histogram_13_4_reg_2064();
    void thread_ap_phi_reg_pp2_iter5_digit_histogram_14_4_reg_2010();
    void thread_ap_phi_reg_pp2_iter5_digit_histogram_15_4_reg_1956();
    void thread_ap_phi_reg_pp2_iter5_digit_histogram_1_V_4_reg_2712();
    void thread_ap_phi_reg_pp2_iter5_digit_histogram_2_V_4_reg_2658();
    void thread_ap_phi_reg_pp2_iter5_digit_histogram_3_V_4_reg_2604();
    void thread_ap_phi_reg_pp2_iter5_digit_histogram_4_V_4_reg_2550();
    void thread_ap_phi_reg_pp2_iter5_digit_histogram_5_V_4_reg_2496();
    void thread_ap_phi_reg_pp2_iter5_digit_histogram_6_V_4_reg_2442();
    void thread_ap_phi_reg_pp2_iter5_digit_histogram_7_V_4_reg_2388();
    void thread_ap_phi_reg_pp2_iter5_digit_histogram_8_V_4_reg_2334();
    void thread_ap_phi_reg_pp2_iter5_digit_histogram_9_V_4_reg_2280();
    void thread_ap_phi_reg_pp3_iter0_phi_ln215_reg_2996();
    void thread_ap_phi_reg_pp3_iter1_digit_location_10_V_2_reg_3302();
    void thread_ap_phi_reg_pp3_iter1_digit_location_11_V_2_reg_3251();
    void thread_ap_phi_reg_pp3_iter1_digit_location_12_V_2_reg_3200();
    void thread_ap_phi_reg_pp3_iter1_digit_location_13_V_2_reg_3149();
    void thread_ap_phi_reg_pp3_iter1_digit_location_14_V_3_reg_3098();
    void thread_ap_phi_reg_pp3_iter1_digit_location_15_V_2_reg_3047();
    void thread_ap_phi_reg_pp3_iter1_digit_location_1_V_2_reg_3761();
    void thread_ap_phi_reg_pp3_iter1_digit_location_2_V_2_reg_3710();
    void thread_ap_phi_reg_pp3_iter1_digit_location_3_V_2_reg_3659();
    void thread_ap_phi_reg_pp3_iter1_digit_location_4_V_2_reg_3608();
    void thread_ap_phi_reg_pp3_iter1_digit_location_5_V_2_reg_3557();
    void thread_ap_phi_reg_pp3_iter1_digit_location_6_V_2_reg_3506();
    void thread_ap_phi_reg_pp3_iter1_digit_location_7_V_2_reg_3455();
    void thread_ap_phi_reg_pp3_iter1_digit_location_8_V_2_reg_3404();
    void thread_ap_phi_reg_pp3_iter1_digit_location_9_V_2_reg_3353();
    void thread_ap_phi_reg_pp4_iter3_digit_location_0_V_1_reg_4825();
    void thread_ap_phi_reg_pp4_iter3_digit_location_10_V_4_reg_4285();
    void thread_ap_phi_reg_pp4_iter3_digit_location_11_V_4_reg_4231();
    void thread_ap_phi_reg_pp4_iter3_digit_location_12_V_4_reg_4177();
    void thread_ap_phi_reg_pp4_iter3_digit_location_13_V_4_reg_4123();
    void thread_ap_phi_reg_pp4_iter3_digit_location_14_V_5_reg_4069();
    void thread_ap_phi_reg_pp4_iter3_digit_location_15_V_4_reg_4015();
    void thread_ap_phi_reg_pp4_iter3_digit_location_1_V_4_reg_4771();
    void thread_ap_phi_reg_pp4_iter3_digit_location_2_V_4_reg_4717();
    void thread_ap_phi_reg_pp4_iter3_digit_location_3_V_4_reg_4663();
    void thread_ap_phi_reg_pp4_iter3_digit_location_4_V_4_reg_4609();
    void thread_ap_phi_reg_pp4_iter3_digit_location_5_V_4_reg_4555();
    void thread_ap_phi_reg_pp4_iter3_digit_location_6_V_4_reg_4501();
    void thread_ap_phi_reg_pp4_iter3_digit_location_7_V_4_reg_4447();
    void thread_ap_phi_reg_pp4_iter3_digit_location_8_V_4_reg_4393();
    void thread_ap_phi_reg_pp4_iter3_digit_location_9_V_4_reg_4339();
    void thread_ap_ready();
    void thread_current_digit_V_address0();
    void thread_current_digit_V_ce0();
    void thread_current_digit_V_we0();
    void thread_digit_V_fu_4945_p1();
    void thread_digit_histogram_0_V_fu_4986_p2();
    void thread_digit_location_0_V_fu_5119_p2();
    void thread_digit_location_1_V_fu_5046_p2();
    void thread_i_3_fu_5040_p2();
    void thread_i_fu_4914_p2();
    void thread_icmp_ln23_fu_4879_p2();
    void thread_icmp_ln31_fu_4908_p2();
    void thread_icmp_ln37_fu_4924_p2();
    void thread_icmp_ln49_fu_4992_p2();
    void thread_icmp_ln55_fu_5066_p2();
    void thread_in_frequency_V_address0();
    void thread_in_frequency_V_ce0();
    void thread_in_value_V_address0();
    void thread_in_value_V_ce0();
    void thread_j_1_fu_4929_p2();
    void thread_j_2_fu_5071_p2();
    void thread_j_fu_4884_p2();
    void thread_out_frequency_V_address0();
    void thread_out_frequency_V_ce0();
    void thread_out_frequency_V_d0();
    void thread_out_frequency_V_we0();
    void thread_out_value_V_address0();
    void thread_out_value_V_ce0();
    void thread_out_value_V_d0();
    void thread_out_value_V_we0();
    void thread_phi_ln215_1_i_fu_5002_p17();
    void thread_previous_sorting_fre_address0();
    void thread_previous_sorting_fre_ce0();
    void thread_previous_sorting_fre_we0();
    void thread_previous_sorting_val_address0();
    void thread_previous_sorting_val_ce0();
    void thread_previous_sorting_val_we0();
    void thread_shift_fu_5132_p2();
    void thread_sorting_frequency_V_address0();
    void thread_sorting_frequency_V_ce0();
    void thread_sorting_frequency_V_d0();
    void thread_sorting_frequency_V_we0();
    void thread_sorting_value_V_address0();
    void thread_sorting_value_V_ce0();
    void thread_sorting_value_V_d0();
    void thread_sorting_value_V_we0();
    void thread_tmp_fu_4896_p3();
    void thread_trunc_ln321_fu_4920_p1();
    void thread_trunc_ln51_fu_4998_p1();
    void thread_zext_ln25_fu_4890_p1();
    void thread_zext_ln29_fu_4904_p1();
    void thread_zext_ln40_fu_4935_p1();
    void thread_zext_ln544_fu_5125_p1();
    void thread_zext_ln57_fu_5077_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
