Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3d3b8403e0354f729f0a6d6285337f32 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_behav xil_defaultlib.main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 27 for port 'scale' [C:/Users/Rohan Valimbe/Desktop/Car_Dash/Car_Dash/Car_Dash.srcs/sources_1/imports/V2/mainV2.v:144]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 27 for port 'scale' [C:/Users/Rohan Valimbe/Desktop/Car_Dash/Car_Dash/Car_Dash.srcs/sources_1/imports/V2/mainV2.v:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 27 for port 'scale' [C:/Users/Rohan Valimbe/Desktop/Car_Dash/Car_Dash/Car_Dash.srcs/sources_1/imports/V2/mainV2.v:164]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_scale
Compiling module xil_defaultlib.ClkDiv_5Hz
Compiling module xil_defaultlib.counter_100M
Compiling module xil_defaultlib.gen_rand_seq
Compiling module xil_defaultlib.moveCarImmunity
Compiling module xil_defaultlib.spiCtrl
Compiling module xil_defaultlib.spiMode0
Compiling module xil_defaultlib.ClkDiv_66_67kHz
Compiling module xil_defaultlib.PmodJSTK
Compiling module xil_defaultlib.format
Compiling module xil_defaultlib.LED_matrix
Compiling module xil_defaultlib.seven_seg
Compiling module xil_defaultlib.segmain
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_behav
