
Cadence Innovus(TM) Implementation System.
Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v18.12-s106_1, built Tue Dec 11 14:18:32 PST 2018
Options:	
Date:		Mon May 20 20:52:36 2019
Host:		vlsi1 (x86_64 w/Linux 3.10.0-957.5.1.el7.x86_64) (4cores*4cpus*Intel(R) Xeon(R) CPU X3353 @ 2.66GHz 6144KB)
OS:		CentOS Linux release 7.6.1810 (Core) 

License:
		invs	Innovus Implementation System	18.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (23 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> save_global Default.globals
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {tsmc13_8lm.lef tsmc13_8lm_antenna.lef}
<CMD> set init_verilog alu_gate.v
<CMD> set init_mmmc_file analysis.view
<CMD> set init_pwr_net VDD
<CMD> init_design
#% Begin Load MMMC data ... (date=05/20 20:57:16, mem=456.3M)
#% End Load MMMC data ... (date=05/20 20:57:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=456.4M, current mem=456.4M)

Loading LEF file tsmc13_8lm.lef ...
Set DBUPerIGU to M2 pitch 920.

##  Check design process and node:  ##
##  Both design process and tech node are not set.

WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file tsmc13_8lm.lef at line 72505.
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically incorrect.
Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file tsmc13_8lm.lef at line 72505.

Loading LEF file tsmc13_8lm_antenna.lef ...
**WARN: (IMPLF-78):	Innovus only takes the
MANUFACTURINGGRID (or MINFEATURE) statement from the
technology LEF file (first one in the list), or a default
value is set. The MANUFACTURINGGRID value 0.005000 defined in the
LEF file tsmc13_8lm_antenna.lef is different from
the one in db. Make sure the data in the specified LEF file is
compatible with the technology LEF file.
**WARN: (IMPLF-119):	LAYER 'METAL1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'VIA12' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'METAL2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'VIA23' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'METAL3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'VIA34' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'METAL4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'VIA45' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'METAL5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'VIA56' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'METAL6' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'VIA67' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'METAL7' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'VIA78' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'METAL8' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-58):	MACRO 'FILL64' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'FILL32' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'FILL16' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'FILL8' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'FILL4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'FILL2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'FILL1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'ANTENNA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'TIELO' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'TIEHI' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DLY4X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DLY3X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DLY2X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DLY1X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DLY4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DLY3X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DLY2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DLY1X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'RFRDX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'RFRDX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file tsmc13_8lm_antenna.lef at line 13342.
**ERROR: (IMPLF-81):	No MANUFACTURINGGRID value was given. It is set to
minimum LEF unit of 0.0005 um. If this value is not right, a MANUFACTURINGGRID
statement must be added in the technology LEF file.
**WARN: (IMPLF-61):	535 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-61' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Mon May 20 20:57:16 2019
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM7 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM8 GENERATE.
Type 'man IMPPP-557' for more detail.
viaInitial ends at Mon May 20 20:57:16 2019
Loading view definition file from analysis.view
Reading lib_fast timing library '/vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/fast.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0' of cell 'ACCSHCINX2' is not defined in the library. (File /vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/fast.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1' of cell 'ACCSHCINX2' is not defined in the library. (File /vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/fast.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0' of cell 'ACCSHCINX4' is not defined in the library. (File /vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/fast.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1' of cell 'ACCSHCINX4' is not defined in the library. (File /vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/fast.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSHCONX2' is not defined in the library. (File /vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/fast.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSHCONX2' is not defined in the library. (File /vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/fast.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSHCONX4' is not defined in the library. (File /vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/fast.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSHCONX4' is not defined in the library. (File /vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/fast.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSIHCONX2' is not defined in the library. (File /vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/fast.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSIHCONX2' is not defined in the library. (File /vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/fast.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSIHCONX4' is not defined in the library. (File /vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/fast.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSIHCONX4' is not defined in the library. (File /vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/fast.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ACHCINX2' is not defined in the library. (File /vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/fast.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ACHCINX4' is not defined in the library. (File /vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/fast.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX2' is not defined in the library. (File /vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/fast.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX4' is not defined in the library. (File /vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/fast.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1' is not defined in the library. (File /vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/fast.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1' is not defined in the library. (File /vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/fast.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2' is not defined in the library. (File /vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/fast.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2' is not defined in the library. (File /vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/fast.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/fast.lib)
Read 527 cells in library 'fast' 
*** End library_loading (cpu=0.02min, real=0.02min, mem=15.5M, fe_cpu=0.77min, fe_real=4.68min, fe_mem=619.6M) ***
#% Begin Load netlist data ... (date=05/20 20:57:17, mem=473.9M)
*** Begin netlist parsing (mem=619.6M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 527 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'alu_gate.v'

*** Memory Usage v#1 (Current mem = 619.625M, initial mem = 251.660M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=619.6M) ***
#% End Load netlist data ... (date=05/20 20:57:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=481.2M, current mem=481.2M)
Top level cell is alu.
Hooked 527 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell alu ...
*** Netlist is unique.
** info: there are 536 modules.
** info: there are 1323 stdCell insts.

*** Memory Usage v#1 (Current mem = 649.047M, initial mem = 251.660M) ***
Horizontal Layer M1 offset = 410 (derived)
Vertical Layer M2 offset = 460 (derived)
Generated pitch 1.15 in METAL8 is different from 1.38 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 1.6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 0.52 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.083 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.048 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.048 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.048 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.048 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.048 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.048 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.025 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: av_func_mode_fast
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: av_func_mode_slow
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: av_func_mode_typical
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading lib_slow timing library '/vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/slow.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/slow.lib)
Read 527 cells in library 'slow' 
Reading lib_typical timing library '/vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/typical.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /vhome/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/typical.lib)
Read 527 cells in library 'typical' 
Reading timing constraints file 'alu_gate.sdc' ...
Current (total cpu=0:00:49.1, real=0:04:44, peak res=646.4M, current mem=646.4M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File alu_gate.sdc, Line 8).

**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File alu_gate.sdc, Line 9).

INFO (CTE): Reading of timing constraints file alu_gate.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=665.5M, current mem=665.5M)
Current (total cpu=0:00:49.2, real=0:04:44, peak res=665.5M, current mem=665.5M)
Total number of combinational cells: 363
Total number of sequential cells: 154
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 BUFX3 CLKBUFX2 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: RFRDX2 RFRDX1 RFRDX4 CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-58           535  MACRO '%s' has been found in the databas...
WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-78             1  Innovus only takes the MANUFACTURINGGRID...
ERROR     IMPLF-81             1  No MANUFACTURINGGRID value was given. It...
WARNING   IMPLF-119           15  LAYER '%s' has been found in the databas...
WARNING   IMPEXT-2766          8  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
WARNING   IMPEXT-2776          7  The via resistance between layers %s and...
WARNING   IMPVL-159         1054  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPPP-557            8  A single-layer VIARULE GENERATE for turn...
WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
WARNING   TECHLIB-302          3  No function defined for cell '%s'. The c...
WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
*** Message Summary: 1656 warning(s), 1 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site tsm12site -r 0.966584070796 0.700001 0.0 0.0 0.0 0.0
Horizontal Layer M1 offset = 410 (derived)
Vertical Layer M2 offset = 460 (derived)
Generated pitch 1.15 in METAL8 is different from 1.38 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site tsm12site -r 0.91386901486 0.699103 0.0 0.0 0.0 0.0
Horizontal Layer M1 offset = 410 (derived)
Vertical Layer M2 offset = 460 (derived)
Generated pitch 1.15 in METAL8 is different from 1.38 defined in technology file in preferred direction.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site tsm12site -r 1 0.7 10 10 10 10
Horizontal Layer M1 offset = 410 (derived)
Vertical Layer M2 offset = 460 (derived)
Generated pitch 1.15 in METAL8 is different from 1.38 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
**ERROR: (IMPSYT-16175):	<To Global Net> field must be specified.
<CMD> clearGlobalNets
net ignore based on current view = 0
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
<CMD> globalNetConnect VDD -type tiehi -instanceBasename *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename *
<CMD> globalNetConnect VSS -type tielo -instanceBasename *
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer METAL8 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top METAL1 bottom METAL1 left METAL2 right METAL2} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 858.8M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| METAL1 |        4       |       NA       |
|  VIA12 |        8       |        0       |
| METAL2 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 0.41 -pin clk
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:01.0 real = 0:00:01.0, mem = 900.8M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing 1 -pin {{mode[0]} {mode[1]} {mode[2]} {mode[3]}}
Successfully spread [4] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 901.8M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -spreadDirection clockwise -edge 2 -layer 1 -spreadType side -pin {{rd[0]} {rd[1]} {rd[2]} {rd[3]} {rd[4]} {rd[5]} {rd[6]} {rd[7]} {rd[8]} {rd[9]} {rd[10]} {rd[11]} {rd[12]} {rd[13]} {rd[14]} {rd[15]} {rd[16]} {rd[17]} {rd[18]} {rd[19]} {rd[20]} {rd[21]} {rd[22]} {rd[23]} {rd[24]} {rd[25]} {rd[26]} {rd[27]} {rd[28]} {rd[29]} {rd[30]} {rd[31]}}
Successfully spread [32] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 901.8M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -edge 3 -layer 1 -spreadType center -spacing 0.41 -pin reset
Successfully spread [1] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 901.8M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -spreadDirection clockwise -edge 0 -layer 1 -spreadType side -pin {{rs1[0]} {rs1[1]} {rs1[2]} {rs1[3]} {rs1[4]} {rs1[5]} {rs1[6]} {rs1[7]} {rs1[8]} {rs1[9]} {rs1[10]} {rs1[11]} {rs1[12]} {rs1[13]} {rs1[14]} {rs1[15]} {rs1[16]} {rs1[17]} {rs1[18]} {rs1[19]} {rs1[20]} {rs1[21]} {rs1[22]} {rs1[23]} {rs1[24]} {rs1[25]} {rs1[26]} {rs1[27]} {rs1[28]} {rs1[29]} {rs1[30]} {rs1[31]}}
Successfully spread [32] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 901.8M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -spreadDirection clockwise -edge 0 -layer 1 -spreadType side -pin {{rs2[0]} {rs2[1]} {rs2[2]} {rs2[3]} {rs2[4]} {rs2[5]} {rs2[6]} {rs2[7]} {rs2[8]} {rs2[9]} {rs2[10]} {rs2[11]} {rs2[12]} {rs2[13]} {rs2[14]} {rs2[15]} {rs2[16]} {rs2[17]} {rs2[18]} {rs2[19]} {rs2[20]} {rs2[21]} {rs2[22]} {rs2[23]} {rs2[24]} {rs2[25]} {rs2[26]} {rs2[27]} {rs2[28]} {rs2[29]} {rs2[30]} {rs2[31]}}
Successfully spread [32] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 901.8M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.16 -pinDepth 0.16 -fixOverlap 1 -spreadDirection clockwise -edge 0 -layer 1 -spreadType side -pin {{rs2[0]} {rs2[1]} {rs2[2]} {rs2[3]} {rs2[4]} {rs2[5]} {rs2[6]} {rs2[7]} {rs2[8]} {rs2[9]} {rs2[10]} {rs2[11]} {rs2[12]} {rs2[13]} {rs2[14]} {rs2[15]} {rs2[16]} {rs2[17]} {rs2[18]} {rs2[19]} {rs2[20]} {rs2[21]} {rs2[22]} {rs2[23]} {rs2[24]} {rs2[25]} {rs2[26]} {rs2[27]} {rs2[28]} {rs2[29]} {rs2[30]} {rs2[31]}}
Successfully spread [32] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 901.8M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { METAL1(1) METAL8(8) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { METAL1(1) METAL8(8) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { METAL1(1) METAL8(8) }
*** Begin SPECIAL ROUTE on Mon May 20 21:01:16 2019 ***
SPECIAL ROUTE ran on directory: /vhome/class/u3518636/vlsi-project/pnr
SPECIAL ROUTE ran on machine: vlsi1 (Linux 3.10.0-957.5.1.el7.x86_64 Xeon 2.67Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 8
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 8
srouteTopTargetLayerLimit set to 8
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1797.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 16 layers, 8 routing layers, 1 overlap layer
Read in 535 macros, 35 used
Read in 35 components
  35 core components: 35 unplaced, 0 placed, 0 fixed
Read in 102 physical pins
  102 physical pins: 0 unplaced, 102 placed, 0 fixed
Read in 102 nets
Read in 2 special nets, 2 routed
Read in 172 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 76
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 38
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1810.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 102 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 114 wires.
ViaGen created 76 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| METAL1 |       114      |       NA       |
|  VIA12 |       76       |        0       |
+--------+----------------+----------------+
<CMD> setPlaceMode -fp false
<CMD> place_design
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=958.34 CPU=0:00:00.2 REAL=0:00:00.0) 
siFlow : Timing analysis mode is single, using late cdB files
AAE_INFO: Cdb files are: 
 	/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/fast.db
	/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/slow.db
	/cad/tech/Artisan.TSMC.130/aci/sc-x/synopsys/typical.db
 

*summary: 334 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.7) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.7087 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: alu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Calculate delays in Single mode...
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=992.418)
**WARN: (IMPESI-3086):	The cell 'AND2X2' does not have characterized noise model(s) for 'fast, slow, typical' lib(s). Missing noise information could compromise the accuracy of analysis.
**WARN: (IMPESI-3086):	The cell 'XOR2X1' does not have characterized noise model(s) for 'fast, slow, typical' lib(s). Missing noise information could compromise the accuracy of analysis.
**WARN: (IMPESI-3086):	The cell 'OAI2BB1X1' does not have characterized noise model(s) for 'fast, slow, typical' lib(s). Missing noise information could compromise the accuracy of analysis.
**WARN: (IMPESI-3086):	The cell 'OAI21XL' does not have characterized noise model(s) for 'fast, slow, typical' lib(s). Missing noise information could compromise the accuracy of analysis.
**WARN: (IMPESI-3086):	The cell 'AOI222XL' does not have characterized noise model(s) for 'fast, slow, typical' lib(s). Missing noise information could compromise the accuracy of analysis.
**WARN: (IMPESI-3086):	The cell 'XOR3X1' does not have characterized noise model(s) for 'fast, slow, typical' lib(s). Missing noise information could compromise the accuracy of analysis.
**WARN: (IMPESI-3086):	The cell 'OR2X1' does not have characterized noise model(s) for 'fast, slow, typical' lib(s). Missing noise information could compromise the accuracy of analysis.
**WARN: (IMPESI-3086):	The cell 'CLKINVX1' does not have characterized noise model(s) for 'fast, slow, typical' lib(s). Missing noise information could compromise the accuracy of analysis.
**WARN: (IMPESI-3086):	The cell 'NAND2X1' does not have characterized noise model(s) for 'fast, slow, typical' lib(s). Missing noise information could compromise the accuracy of analysis.
**WARN: (IMPESI-3086):	The cell 'MXI2X1' does not have characterized noise model(s) for 'fast, slow, typical' lib(s). Missing noise information could compromise the accuracy of analysis.
**WARN: (IMPESI-3086):	The cell 'CLKMX2X2' does not have characterized noise model(s) for 'fast, slow, typical' lib(s). Missing noise information could compromise the accuracy of analysis.
**WARN: (IMPESI-3086):	The cell 'ADDFXL' does not have characterized noise model(s) for 'fast, slow, typical' lib(s). Missing noise information could compromise the accuracy of analysis.
**WARN: (IMPESI-3086):	The cell 'OAI221XL' does not have characterized noise model(s) for 'fast, slow, typical' lib(s). Missing noise information could compromise the accuracy of analysis.
**WARN: (IMPESI-3086):	The cell 'AOI221XL' does not have characterized noise model(s) for 'fast, slow, typical' lib(s). Missing noise information could compromise the accuracy of analysis.
**WARN: (IMPESI-3086):	The cell 'NOR2BX1' does not have characterized noise model(s) for 'fast, slow, typical' lib(s). Missing noise information could compromise the accuracy of analysis.
**WARN: (IMPESI-3086):	The cell 'AOI2BB2X1' does not have characterized noise model(s) for 'fast, slow, typical' lib(s). Missing noise information could compromise the accuracy of analysis.
**WARN: (IMPESI-3086):	The cell 'XNOR2X1' does not have characterized noise model(s) for 'fast, slow, typical' lib(s). Missing noise information could compromise the accuracy of analysis.
**WARN: (IMPESI-3086):	The cell 'NOR2X1' does not have characterized noise model(s) for 'fast, slow, typical' lib(s). Missing noise information could compromise the accuracy of analysis.
**WARN: (IMPESI-3086):	The cell 'AOI32X1' does not have characterized noise model(s) for 'fast, slow, typical' lib(s). Missing noise information could compromise the accuracy of analysis.
**WARN: (IMPESI-3086):	The cell 'NOR3X1' does not have characterized noise model(s) for 'fast, slow, typical' lib(s). Missing noise information could compromise the accuracy of analysis.
**WARN: (EMS-27):	Message (IMPESI-3086) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 1154
Total number of fetched objects 1154
Total number of fetched objects 1154
End delay calculation. (MEM=1098.14 CPU=0:00:00.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1077.06 CPU=0:00:01.0 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: Exclusive Group flow has been enabled by user.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#16 (mem=1064.6M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:07.8 mem=1064.6M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:08.2 mem=1064.6M) ***
No user-set net weight.
Net fanout histogram:
2		: 748 (66.7%) nets
3		: 146 (13.0%) nets
4     -	14	: 196 (17.5%) nets
15    -	39	: 26 (2.3%) nets
40    -	79	: 6 (0.5%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=992 (0 fixed + 992 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=1122 #term=4393 #term/net=3.92, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=102
stdCell: 992 single + 0 double + 0 multi
Total standard cell length = 3.1340 (mm), area = 0.0116 (mm^2)
Estimated cell power/ground rail width = 0.577 um
Average module density = 0.612.
Density for the design = 0.612.
       = stdcell_area 6813 sites (11564 um^2) / alloc_area 11130 sites (18891 um^2).
Pin Density = 0.3855.
            = total # of pins 4393 / total area 11396.
=== lastAutoLevel = 6 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.096e+04 (1.38e+04 7.13e+03)
              Est.  stn bbox = 2.507e+04 (1.62e+04 8.83e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1086.9M
Iteration  2: Total net bbox = 2.096e+04 (1.38e+04 7.13e+03)
              Est.  stn bbox = 2.507e+04 (1.62e+04 8.83e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1086.9M
Iteration  3: Total net bbox = 1.717e+04 (1.06e+04 6.60e+03)
              Est.  stn bbox = 2.154e+04 (1.30e+04 8.54e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1102.9M
Active setup views:
    av_func_mode_typical
Iteration  4: Total net bbox = 3.244e+04 (1.66e+04 1.58e+04)
              Est.  stn bbox = 3.982e+04 (2.03e+04 1.95e+04)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 1120.9M
Active setup views:
    av_func_mode_typical
Iteration  5: Total net bbox = 3.312e+04 (1.76e+04 1.55e+04)
              Est.  stn bbox = 4.102e+04 (2.19e+04 1.92e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 1120.9M
Active setup views:
    av_func_mode_typical
Iteration  6: Total net bbox = 3.403e+04 (1.86e+04 1.54e+04)
              Est.  stn bbox = 4.216e+04 (2.31e+04 1.91e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1120.9M
Active setup views:
    av_func_mode_typical
Iteration  7: Total net bbox = 3.400e+04 (1.85e+04 1.55e+04)
              Est.  stn bbox = 4.214e+04 (2.30e+04 1.92e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1121.9M
Iteration  8: Total net bbox = 3.400e+04 (1.85e+04 1.55e+04)
              Est.  stn bbox = 4.214e+04 (2.30e+04 1.92e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 1127.4M
Active setup views:
    av_func_mode_typical
Active setup views:
    av_func_mode_typical
Iteration  9: Total net bbox = 3.477e+04 (1.89e+04 1.59e+04)
              Est.  stn bbox = 4.295e+04 (2.34e+04 1.95e+04)
              cpu = 0:00:01.5 real = 0:00:01.0 mem = 1127.4M
Iteration 10: Total net bbox = 3.477e+04 (1.89e+04 1.59e+04)
              Est.  stn bbox = 4.295e+04 (2.34e+04 1.95e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1127.4M
*** cost = 3.477e+04 (1.89e+04 1.59e+04) (cpu for global=0:00:04.1) real=0:00:05.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/3
Solver runtime cpu: 0:00:02.7 real: 0:00:02.8
Core Placement runtime cpu: 0:00:03.6 real: 0:00:04.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:25 mem=1127.4M) ***
Total net bbox length = 3.477e+04 (1.892e+04 1.585e+04) (ext = 3.001e+03)
Move report: Detail placement moves 992 insts, mean move: 2.05 um, max move: 34.37 um
	Max move on inst (rd_reg[10]): (142.71, 88.55) --> (143.06, 54.53)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1127.4MB
Summary Report:
Instances move: 992 (out of 992 movable)
Instances flipped: 0
Mean displacement: 2.05 um
Max displacement: 34.37 um (Instance: rd_reg[10]) (142.708, 88.552) -> (143.06, 54.53)
	Length: 19 sites, height: 1 rows, site name: tsm12site, cell type: DFFRX1
Total net bbox length = 3.406e+04 (1.810e+04 1.595e+04) (ext = 2.981e+03)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1127.4MB
*** Finished refinePlace (0:01:25 mem=1127.4M) ***
*** End of Placement (cpu=0:00:13.0, real=0:00:14.0, mem=1127.4M) ***
default core: bins with density > 0.750 =  0.00 % ( 0 / 16 )
Density distribution unevenness ratio = 4.283%
*** Free Virtual Timing Model ...(mem=1127.4M)
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.7087 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: alu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1112.95)
Total number of fetched objects 1154
End delay calculation. (MEM=1181.59 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1181.59 CPU=0:00:00.4 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 

Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] METAL1 has no routable track
[NR-eGR] METAL2 has single uniform track structure
[NR-eGR] METAL3 has single uniform track structure
[NR-eGR] METAL4 has single uniform track structure
[NR-eGR] METAL5 has single uniform track structure
[NR-eGR] METAL6 has single uniform track structure
[NR-eGR] METAL7 has single uniform track structure
[NR-eGR] METAL8 has single uniform track structure
[NR-eGR] Read 88 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=88 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1122  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1122 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1122 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.861954e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL2  (2)         2( 0.11%)   ( 0.11%) 
[NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  METAL8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                2( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 1169.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 4393
[NR-eGR] METAL2  (2V) length: 1.341002e+04um, number of vias: 6200
[NR-eGR] METAL3  (3H) length: 1.807110e+04um, number of vias: 652
[NR-eGR] METAL4  (4V) length: 5.857465e+03um, number of vias: 147
[NR-eGR] METAL5  (5H) length: 2.992300e+03um, number of vias: 16
[NR-eGR] METAL6  (6V) length: 5.707200e+02um, number of vias: 0
[NR-eGR] METAL7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.090160e+04um, number of vias: 11408
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.576550e+02um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.02 seconds, mem = 1169.1M
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:16, real = 0: 0:18, mem = 1102.1M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPESI-3086         34  The cell '%s' does not have characterize...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 37 warning(s), 0 error(s)

<CMD> selectInst U736
<CMD> setAnalysisMode -cppr both -clockGatingCheck true -timeBorrowing true -useOutputPinCap true -sequentialConstProp false -timingSelfLoopsNoSkew false -enableMultipleDriveNet true -clkSrcPath true -warn true -usefulSkew false -analysisType single -log true
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix alu_preCTS -outDir timingReports
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1104.1M)
Extraction called for design 'alu' of instances=992 and nets=1132 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design alu.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1104.094M)
#################################################################################
# Design Stage: PreRoute
# Design Name: alu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Calculate delays in Single mode...
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1117.92)
Total number of fetched objects 1154
Total number of fetched objects 1154
Total number of fetched objects 1154
End delay calculation. (MEM=1180.1 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1180.1 CPU=0:00:01.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:01:31 mem=1180.1M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_fast av_func_mode_slow av_func_mode_typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.035  |   N/A   |  8.035  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   96    |   N/A   |   96    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     81 (81)      |   -0.314   |     81 (81)      |
|   max_tran     |     41 (904)     |   -6.832   |     41 (904)     |
|   max_fanout   |    100 (100)     |    -64     |    101 (101)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.784%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.86 sec
Total Real time: 3.0 sec
Total Memory Usage: 1136.914062 Mbytes
<CMD> deselectAll
<CMD> selectInst {rd_reg[3]}
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix alu_postCTS -outDir timingReports
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1106.1M)
#################################################################################
# Design Stage: PreRoute
# Design Name: alu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Calculate delays in Single mode...
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1117.92)
Total number of fetched objects 1154
Total number of fetched objects 1154
Total number of fetched objects 1154
End delay calculation. (MEM=1180.1 CPU=0:00:00.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1180.1 CPU=0:00:01.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:02.0 totSessionCpu=0:01:36 mem=1180.1M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_fast av_func_mode_slow av_func_mode_typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.035  |   N/A   |  8.035  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   96    |   N/A   |   96    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     81 (81)      |   -0.314   |     81 (81)      |
|   max_tran     |     41 (904)     |   -6.832   |     41 (904)     |
|   max_fanout   |    100 (100)     |    -64     |    101 (101)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.784%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.85 sec
Total Real time: 3.0 sec
Total Memory Usage: 1136.914062 Mbytes
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 879.93 (MB), peak = 922.64 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1136.9M, init mem=1136.9M)
*info: Placed = 992           
*info: Unplaced = 0           
Placement Density:59.78%(11564/19344)
Placement Density (including fixed std cells):59.78%(11564/19344)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1136.9M)
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1136.9M) ***
#ROUTE-DESIGN-CMD: N5-process: 0 [db_process_node=]

globalDetailRoute

#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon May 20 21:03:45 2019
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRDB-976) The TRACK STEP 1.1500 for preferred direction tracks is smaller than the PITCH 1.3800 for LAYER METAL8. This will cause routability problems for NanoRoute.
#NanoRoute Version 18.12-s106_1 NR181210-1607/18_12-UB
#Start routing data preparation on Mon May 20 21:03:45 2019
#
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL1 is not specified for width 0.16000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL2 is not specified for width 0.20000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL1 is not specified for width 0.16000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL2 is not specified for width 0.20000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL2 is not specified for width 0.20000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL3 is not specified for width 0.20000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL2 is not specified for width 0.20000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL3 is not specified for width 0.20000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL3 is not specified for width 0.20000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL4 is not specified for width 0.20000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL3 is not specified for width 0.20000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL4 is not specified for width 0.20000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL4 is not specified for width 0.20000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL5 is not specified for width 0.20000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL4 is not specified for width 0.20000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL5 is not specified for width 0.20000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL5 is not specified for width 0.20000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL6 is not specified for width 0.20000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL5 is not specified for width 0.20000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL6 is not specified for width 0.20000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL6 is not specified for width 0.20000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL7 is not specified for width 0.20000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL6 is not specified for width 0.20000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL7 is not specified for width 0.20000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL7 is not specified for width 0.20000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL8 is not specified for width 0.44000.
#WARNING (NRDB-2077) The below via enclosure for LAYER METAL7 is not specified for width 0.20000.
#WARNING (NRDB-2078) The above via enclosure for LAYER METAL8 is not specified for width 0.44000.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 1.320] has 1130 nets.
# METAL1       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.40500
# METAL2       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
# METAL3       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
# METAL4       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
# METAL5       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
# METAL6       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
# METAL7       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
# METAL8       V   Track-Pitch = 1.15000    Line-2-Via Pitch = 0.95000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.41000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 885.87 (MB), peak = 922.64 (MB)
#Merging special wires: starts on Mon May 20 21:03:45 2019 with memory = 885.93 (MB), peak = 922.64 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:885.9 MB, peak:922.6 MB
#
#Finished routing data preparation on Mon May 20 21:03:45 2019
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.08 (MB)
#Total memory = 885.95 (MB)
#Peak memory = 922.64 (MB)
#
#
#Start global routing on Mon May 20 21:03:45 2019
#
#Number of eco nets is 0
#
#Start global routing data preparation on Mon May 20 21:03:45 2019
#
#Start routing resource analysis on Mon May 20 21:03:45 2019
#
#Routing resource analysis is done on Mon May 20 21:03:45 2019
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  METAL1         H         359          24         676    48.67%
#  METAL2         V         330          22         676     0.00%
#  METAL3         H         383           0         676     0.00%
#  METAL4         V         352           0         676     0.00%
#  METAL5         H         383           0         676     0.00%
#  METAL6         V         352           0         676     0.00%
#  METAL7         H         383           0         676     0.00%
#  METAL8         V         140           0         676     0.00%
#  --------------------------------------------------------------
#  Total                   2682       1.55%        5408     6.08%
#
#
#
#
#Global routing data preparation is done on Mon May 20 21:03:45 2019
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 886.33 (MB), peak = 922.64 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 886.35 (MB), peak = 922.64 (MB)
#
#start global routing iteration 1...
#Initial_route: 0.20577
#Reroute: 0.66978
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 890.42 (MB), peak = 922.64 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 890.51 (MB), peak = 922.64 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 10 (skipped).
#Total number of routable nets = 1122.
#Total number of nets in the design = 1132.
#
#1122 routable nets have only global wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1122  
#-----------------------------
#        Total            1122  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1122  
#-----------------------------
#        Total            1122  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  METAL1        0(0.00%)   (0.00%)
#  METAL2        1(0.15%)   (0.15%)
#  METAL3        0(0.00%)   (0.00%)
#  METAL4        0(0.00%)   (0.00%)
#  METAL5        0(0.00%)   (0.00%)
#  METAL6        0(0.00%)   (0.00%)
#  METAL7        0(0.00%)   (0.00%)
#  METAL8        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.02%)   (0.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.02% V
#
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |   METAL1(H)   |         31.00 |         38.00 |
[hotspot] |   METAL2(V)   |          0.00 |          0.00 |
[hotspot] |   METAL3(H)   |          0.00 |          0.00 |
[hotspot] |   METAL4(V)   |          0.00 |          0.00 |
[hotspot] |   METAL5(H)   |          0.00 |          0.00 |
[hotspot] |   METAL6(V)   |          0.00 |          0.00 |
[hotspot] |   METAL7(H)   |          0.00 |          0.00 |
[hotspot] |   METAL8(V)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    |(METAL1    31.00 |(METAL1    38.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 38196 um.
#Total half perimeter of net bounding box = 36111 um.
#Total wire length on LAYER METAL1 = 156 um.
#Total wire length on LAYER METAL2 = 9436 um.
#Total wire length on LAYER METAL3 = 14256 um.
#Total wire length on LAYER METAL4 = 8223 um.
#Total wire length on LAYER METAL5 = 5406 um.
#Total wire length on LAYER METAL6 = 720 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total wire length on LAYER METAL8 = 0 um.
#Total number of vias = 8235
#Up-Via Summary (total 8235):
#           
#-----------------------
# METAL1           4304
# METAL2           2724
# METAL3            941
# METAL4            234
# METAL5             32
#-----------------------
#                  8235 
#
#Max overcon = 1 tracks.
#Total overcon = 0.02%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 5.82 (MB)
#Total memory = 891.82 (MB)
#Peak memory = 922.64 (MB)
#
#Finished global routing on Mon May 20 21:03:46 2019
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 891.38 (MB), peak = 922.64 (MB)
#Start Track Assignment.
#Done with 1879 horizontal wires in 1 hboxes and 2039 vertical wires in 1 hboxes.
#Done with 391 horizontal wires in 1 hboxes and 461 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# METAL1       173.50 	  0.00%  	  0.00% 	  0.00%
# METAL2      9441.48 	  0.12%  	  0.00% 	  0.00%
# METAL3     14102.29 	  0.06%  	  0.00% 	  0.00%
# METAL4      8115.43 	  0.06%  	  0.00% 	  0.00%
# METAL5      5431.15 	  0.00%  	  0.00% 	  0.00%
# METAL6       723.36 	  0.00%  	  0.00% 	  0.00%
# METAL7         0.00 	  0.00%  	  0.00% 	  0.00%
# METAL8         0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       37987.21  	  0.06% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 40808 um.
#Total half perimeter of net bounding box = 36111 um.
#Total wire length on LAYER METAL1 = 2086 um.
#Total wire length on LAYER METAL2 = 9417 um.
#Total wire length on LAYER METAL3 = 14817 um.
#Total wire length on LAYER METAL4 = 8267 um.
#Total wire length on LAYER METAL5 = 5498 um.
#Total wire length on LAYER METAL6 = 724 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total wire length on LAYER METAL8 = 0 um.
#Total number of vias = 8235
#Up-Via Summary (total 8235):
#           
#-----------------------
# METAL1           4304
# METAL2           2724
# METAL3            941
# METAL4            234
# METAL5             32
#-----------------------
#                  8235 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 893.86 (MB), peak = 922.64 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 14.27 (MB)
#Total memory = 894.08 (MB)
#Peak memory = 922.64 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 936.50 (MB), peak = 936.56 (MB)
#Complete Detail Routing.
#Total wire length = 40919 um.
#Total half perimeter of net bounding box = 36111 um.
#Total wire length on LAYER METAL1 = 2849 um.
#Total wire length on LAYER METAL2 = 14644 um.
#Total wire length on LAYER METAL3 = 13469 um.
#Total wire length on LAYER METAL4 = 4944 um.
#Total wire length on LAYER METAL5 = 4450 um.
#Total wire length on LAYER METAL6 = 563 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total wire length on LAYER METAL8 = 0 um.
#Total number of vias = 8145
#Up-Via Summary (total 8145):
#           
#-----------------------
# METAL1           4414
# METAL2           2974
# METAL3            550
# METAL4            184
# METAL5             23
#-----------------------
#                  8145 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 2.32 (MB)
#Total memory = 896.41 (MB)
#Peak memory = 936.58 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 897.96 (MB), peak = 936.58 (MB)
#
#Total wire length = 40919 um.
#Total half perimeter of net bounding box = 36111 um.
#Total wire length on LAYER METAL1 = 2849 um.
#Total wire length on LAYER METAL2 = 14644 um.
#Total wire length on LAYER METAL3 = 13469 um.
#Total wire length on LAYER METAL4 = 4944 um.
#Total wire length on LAYER METAL5 = 4450 um.
#Total wire length on LAYER METAL6 = 563 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total wire length on LAYER METAL8 = 0 um.
#Total number of vias = 8145
#Up-Via Summary (total 8145):
#           
#-----------------------
# METAL1           4414
# METAL2           2974
# METAL3            550
# METAL4            184
# METAL5             23
#-----------------------
#                  8145 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 40919 um.
#Total half perimeter of net bounding box = 36111 um.
#Total wire length on LAYER METAL1 = 2849 um.
#Total wire length on LAYER METAL2 = 14644 um.
#Total wire length on LAYER METAL3 = 13469 um.
#Total wire length on LAYER METAL4 = 4944 um.
#Total wire length on LAYER METAL5 = 4450 um.
#Total wire length on LAYER METAL6 = 563 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total wire length on LAYER METAL8 = 0 um.
#Total number of vias = 8145
#Up-Via Summary (total 8145):
#           
#-----------------------
# METAL1           4414
# METAL2           2974
# METAL3            550
# METAL4            184
# METAL5             23
#-----------------------
#                  8145 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 925.86 (MB), peak = 936.58 (MB)
#CELL_VIEW alu,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon May 20 21:03:53 2019
#
#
#Start Post Route Wire Spread.
#Done with 520 horizontal wires in 1 hboxes and 322 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 41495 um.
#Total half perimeter of net bounding box = 36111 um.
#Total wire length on LAYER METAL1 = 2913 um.
#Total wire length on LAYER METAL2 = 14772 um.
#Total wire length on LAYER METAL3 = 13719 um.
#Total wire length on LAYER METAL4 = 5056 um.
#Total wire length on LAYER METAL5 = 4472 um.
#Total wire length on LAYER METAL6 = 563 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total wire length on LAYER METAL8 = 0 um.
#Total number of vias = 8145
#Up-Via Summary (total 8145):
#           
#-----------------------
# METAL1           4414
# METAL2           2974
# METAL3            550
# METAL4            184
# METAL5             23
#-----------------------
#                  8145 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 926.49 (MB), peak = 936.58 (MB)
#CELL_VIEW alu,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 897.37 (MB), peak = 936.58 (MB)
#CELL_VIEW alu,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 41495 um.
#Total half perimeter of net bounding box = 36111 um.
#Total wire length on LAYER METAL1 = 2913 um.
#Total wire length on LAYER METAL2 = 14772 um.
#Total wire length on LAYER METAL3 = 13719 um.
#Total wire length on LAYER METAL4 = 5056 um.
#Total wire length on LAYER METAL5 = 4472 um.
#Total wire length on LAYER METAL6 = 563 um.
#Total wire length on LAYER METAL7 = 0 um.
#Total wire length on LAYER METAL8 = 0 um.
#Total number of vias = 8145
#Up-Via Summary (total 8145):
#           
#-----------------------
# METAL1           4414
# METAL2           2974
# METAL3            550
# METAL4            184
# METAL5             23
#-----------------------
#                  8145 
#
#detailRoute Statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 1.55 (MB)
#Total memory = 895.64 (MB)
#Peak memory = 936.58 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 12.01 (MB)
#Total memory = 892.18 (MB)
#Peak memory = 936.58 (MB)
#Number of warnings = 30
#Total number of warnings = 31
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon May 20 21:03:54 2019
#
#routeDesign: cpu time = 00:00:10, elapsed time = 00:00:10, memory = 861.65 (MB), peak = 936.58 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> addTieHiLo -cell {TIELO TIEHI} -prefix LTIE
Options: No distance constraint, No Fan-out constraint.
INFO: Total Number of Tie Cells (TIELO) placed: 0  
INFO: Total Number of Tie Cells (TIEHI) placed: 0  
<CMD> getFillerMode -quiet
<CMD> addFiller -cell FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64 -prefix FILLER
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 1 filler inst  (cell FILL64 / prefix FILLER).
*INFO:   Added 14 filler insts (cell FILL32 / prefix FILLER).
*INFO:   Added 40 filler insts (cell FILL16 / prefix FILLER).
*INFO:   Added 87 filler insts (cell FILL8 / prefix FILLER).
*INFO:   Added 314 filler insts (cell FILL4 / prefix FILLER).
*INFO:   Added 499 filler insts (cell FILL2 / prefix FILLER).
*INFO:   Added 481 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 1436 filler insts added - prefix FILLER (CPU: 0:00:00.1).
For 1436 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> setAnalysisMode -cppr both -clockGatingCheck true -timeBorrowing true -useOutputPinCap true -sequentialConstProp false -timingSelfLoopsNoSkew false -enableMultipleDriveNet true -clkSrcPath true -warn true -usefulSkew false -analysisType onChipVariation -log true
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix alu_postRoute -outDir timingReports
Switching SI Aware to true by default in postroute mode   
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'alu' of instances=2428 and nets=1132 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design alu.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.26
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.35
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.35
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.35
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.35
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.35
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.35
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.9
      Min Width        : 0.44
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_7087_vlsi1_u3518636_1PeFao/alu_7087_Sh8C1P.rcdb.d  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1125.1M)
Extracted 10.0144% (CPU Time= 0:00:00.0  MEM= 1185.1M)
Extracted 20.0128% (CPU Time= 0:00:00.0  MEM= 1185.1M)
Extracted 30.0112% (CPU Time= 0:00:00.0  MEM= 1185.1M)
Extracted 40.0096% (CPU Time= 0:00:00.0  MEM= 1185.1M)
Extracted 50.016% (CPU Time= 0:00:00.1  MEM= 1185.1M)
Extracted 60.0144% (CPU Time= 0:00:00.1  MEM= 1185.1M)
Extracted 70.0128% (CPU Time= 0:00:00.1  MEM= 1185.1M)
Extracted 80.0112% (CPU Time= 0:00:00.1  MEM= 1185.1M)
Extracted 90.0096% (CPU Time= 0:00:00.1  MEM= 1185.1M)
Extracted 100% (CPU Time= 0:00:00.2  MEM= 1185.1M)
Number of Extracted Resistors     : 20677
Number of Extracted Ground Cap.   : 21797
Number of Extracted Coupling Cap. : 49164
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1145.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1153.113M)
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: alu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1151.11)
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 1154
AAE_INFO-618: Total number of nets in the design is 1132,  100.0 percent of the nets selected for SI analysis
Total number of fetched objects 1154
AAE_INFO-618: Total number of nets in the design is 1132,  100.0 percent of the nets selected for SI analysis
Total number of fetched objects 1154
AAE_INFO-618: Total number of nets in the design is 1132,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1213.66 CPU=0:00:01.9 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1213.66 CPU=0:00:02.2 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1213.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1213.7M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1180.39)
Glitch Analysis: View av_func_mode_fast -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_fast -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 1154
AAE_INFO-618: Total number of nets in the design is 1132,  0.1 percent of the nets selected for SI analysis
Glitch Analysis: View av_func_mode_slow -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_slow -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 1154
AAE_INFO-618: Total number of nets in the design is 1132,  0.1 percent of the nets selected for SI analysis
Glitch Analysis: View av_func_mode_typical -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_func_mode_typical -- Total Number of Nets Analyzed = 1154. 
Total number of fetched objects 1154
AAE_INFO-618: Total number of nets in the design is 1132,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1167.46 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1167.46 CPU=0:00:00.1 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_fast av_func_mode_slow av_func_mode_typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  7.764  |   N/A   |  7.764  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   96    |   N/A   |   96    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     83 (83)      |   -0.319   |     83 (83)      |
|   max_tran     |     40 (883)     |   -7.083   |     40 (883)     |
|   max_fanout   |    100 (100)     |    -64     |    101 (101)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.784%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 3.95 sec
Total Real time: 6.0 sec
Total Memory Usage: 1163.652344 Mbytes
Reset AAE Options
<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_implant -quiet
<CMD> get_verify_drc_mode -check_implant_across_rows -quiet
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -use_min_spacing_on_block_obs auto -report alu.drc.rpt -limit 1000
<CMD> verify_drc
#-report alu.drc.rpt                     # string, default="", user setting
 *** Starting Verify DRC (MEM: 1163.7) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area: {0.000 0.000 161.920 157.030} 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.3  ELAPSED TIME: 1.00  MEM: 1.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1164.7) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8320
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.9  MEM: 96.6M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Mon May 20 21:06:29 2019

Design Name: alu
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (161.9200, 157.0300)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Mon May 20 21:06:29 2019
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.000M)

default_rc_corner
<CMD> reset_parasitics
Performing RC Extraction ...
<CMD> extractRC
Extraction called for design 'alu' of instances=2428 and nets=1132 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design alu.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.26
      Min Width        : 0.16
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.35
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.35
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.35
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.35
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.35
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.35
      Min Width        : 0.2
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.9
      Min Width        : 0.44
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /tmp/innovus_temp_7087_vlsi1_u3518636_1PeFao/alu_7087_KJiPWj.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1261.2M)
Extracted 10.0144% (CPU Time= 0:00:00.0  MEM= 1309.3M)
Extracted 20.0128% (CPU Time= 0:00:00.0  MEM= 1309.3M)
Extracted 30.0112% (CPU Time= 0:00:00.0  MEM= 1309.3M)
Extracted 40.0096% (CPU Time= 0:00:00.0  MEM= 1309.3M)
Extracted 50.016% (CPU Time= 0:00:00.1  MEM= 1309.3M)
Extracted 60.0144% (CPU Time= 0:00:00.1  MEM= 1309.3M)
Extracted 70.0128% (CPU Time= 0:00:00.1  MEM= 1309.3M)
Extracted 80.0112% (CPU Time= 0:00:00.1  MEM= 1309.3M)
Extracted 90.0096% (CPU Time= 0:00:00.1  MEM= 1309.3M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 1309.3M)
Number of Extracted Resistors     : 20677
Number of Extracted Ground Cap.   : 21797
Number of Extracted Coupling Cap. : 49164
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1278.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1277.973M)
<CMD> rcOut -spef alu.spef
RC Out has the following PVT Info:
   RC-typical 
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 1258.7M)
<CMD> streamOut alu.gds2 -libName DesignLib -structureName alu -merge { tsmc13.gds2 } -stripes 1 -outputMacros -units 2000 -mode ALL
Finding the highest version number among the merge files
Merge file: tsmc13.gds2 has version number: 5

Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 5)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    163                             COMP
    164                          DIEAREA
    1                             METAL1
    2                             METAL1
    3                             METAL1
    4                             METAL1
    7                             METAL1
    5                             METAL1
    6                             METAL1
    8                             METAL1
    9                             METAL1
    10                            METAL1
    15                             VIA12
    16                             VIA12
    19                             VIA12
    17                             VIA12
    18                             VIA12
    20                             VIA12
    21                             VIA12
    22                            METAL2
    23                            METAL2
    24                            METAL2
    25                            METAL2
    28                            METAL2
    26                            METAL2
    27                            METAL2
    29                            METAL2
    30                            METAL2
    31                            METAL2
    36                             VIA23
    37                             VIA23
    40                             VIA23
    38                             VIA23
    39                             VIA23
    41                             VIA23
    42                             VIA23
    43                            METAL3
    44                            METAL3
    45                            METAL3
    46                            METAL3
    49                            METAL3
    47                            METAL3
    48                            METAL3
    50                            METAL3
    51                            METAL3
    52                            METAL3
    57                             VIA34
    58                             VIA34
    61                             VIA34
    59                             VIA34
    60                             VIA34
    62                             VIA34
    63                             VIA34
    64                            METAL4
    65                            METAL4
    66                            METAL4
    67                            METAL4
    70                            METAL4
    68                            METAL4
    69                            METAL4
    71                            METAL4
    72                            METAL4
    73                            METAL4
    78                             VIA45
    79                             VIA45
    82                             VIA45
    80                             VIA45
    81                             VIA45
    83                             VIA45
    84                             VIA45
    85                            METAL5
    86                            METAL5
    87                            METAL5
    88                            METAL5
    91                            METAL5
    89                            METAL5
    90                            METAL5
    92                            METAL5
    93                            METAL5
    94                            METAL5
    99                             VIA56
    100                            VIA56
    103                            VIA56
    101                            VIA56
    102                            VIA56
    104                            VIA56
    105                            VIA56
    106                           METAL6
    107                           METAL6
    108                           METAL6
    109                           METAL6
    112                           METAL6
    110                           METAL6
    111                           METAL6
    113                           METAL6
    114                           METAL6
    115                           METAL6
    120                            VIA67
    121                            VIA67
    124                            VIA67
    122                            VIA67
    123                            VIA67
    125                            VIA67
    126                            VIA67
    127                           METAL7
    128                           METAL7
    129                           METAL7
    130                           METAL7
    133                           METAL7
    131                           METAL7
    132                           METAL7
    134                           METAL7
    135                           METAL7
    136                           METAL7
    141                            VIA78
    142                            VIA78
    145                            VIA78
    143                            VIA78
    144                            VIA78
    146                            VIA78
    147                            VIA78
    148                           METAL8
    149                           METAL8
    150                           METAL8
    151                           METAL8
    154                           METAL8
    152                           METAL8
    153                           METAL8
    155                           METAL8
    156                           METAL8
    157                           METAL8
    11                            METAL1
    12                            METAL1
    13                            METAL1
    14                            METAL1
    32                            METAL2
    33                            METAL2
    34                            METAL2
    35                            METAL2
    53                            METAL3
    54                            METAL3
    55                            METAL3
    56                            METAL3
    74                            METAL4
    75                            METAL4
    76                            METAL4
    77                            METAL4
    95                            METAL5
    96                            METAL5
    97                            METAL5
    98                            METAL5
    116                           METAL6
    117                           METAL6
    118                           METAL6
    119                           METAL6
    137                           METAL7
    138                           METAL7
    139                           METAL7
    140                           METAL7
    158                           METAL8
    159                           METAL8
    160                           METAL8
    161                           METAL8


Stream Out Information Processed for GDS version 5:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                           2428

Ports/Pins                           102
    metal layer METAL1               102

Nets                               12532
    metal layer METAL1              1751
    metal layer METAL2              6267
    metal layer METAL3              3479
    metal layer METAL4               802
    metal layer METAL5               218
    metal layer METAL6                15

    Via Instances                   8145

Special Nets                         122
    metal layer METAL1               118
    metal layer METAL2                 4

    Via Instances                     84

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                1226
    metal layer METAL1               342
    metal layer METAL2               601
    metal layer METAL3               208
    metal layer METAL4                59
    metal layer METAL5                13
    metal layer METAL6                 3


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Merging with GDS libraries
Scanning GDS file tsmc13.gds2 to register cell name ......
Merging GDS file tsmc13.gds2 ......
	****** Merge file: tsmc13.gds2 has version number: 5.
	****** Merge file: tsmc13.gds2 has units: 1000 per micron.
	****** unit scaling factor = 2 ******
Output for cells
######Streamout is finished!
