info x 38 201 0 0 0 0 0 0 VHDLvhdl_genericverilog_generic
col x 257 0 0 0 0 0 0 0 
radix x 10 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 adder_4
term mark 20 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 LIBRARY  ieee;
USE ieee.std_logic_1164.all;

var add 1 3 0 164 48 10 0 0 Binstd_logic_vector
var add 2 3 0 164 48 13 0 0 Ainstd_logic_vector
var add 3 0 1 162 49 11 0 0 C0instd_logic
var add 4 3 0 164 50 10 0 0 Soutstd_logic_vector
var add 5 31 0 162 51 11 0 0 C4outstd_logic
vdone xxx 0 0 0 0 0 0 0 0 
npos xxx 75 0 0 0 0 0 0 0 
cell fill 1 0 0 0 0 0 0 0 0011
cell fill 2 0 0 0 0 0 0 0 1011
cell fill 3 0 0 0 0 0 0 0 0
time info 50 50 10 10 50 50 0 1 ns
font save -14 0 400 49 0 0 0 0 Times New Roman
src mod 0 544382464 29631066 47 0 0 0 0 ripple.vhd
utd false 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 
com add 1 0 50 217 7 0 -67 0 Waveform created by
HDL Bencher 4.1i
Source = ripple.vhd
Wed Apr 14 21:44:59 2004
type info 0 0 0 0 0 0 0 0 std_logicBITDOWNTO
type info 0 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO
type info 31 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 std_logicBITDOWNTO
type info 31 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 std_logicBITDOWNTO
type info 31 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 std_logicBITDOWNTO
type info 31 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 STD_LOGIC_VECTORVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 std_logicBITDOWNTO
type info 31 0 0 0 0 0 0 0 std_logicBITDOWNTO
type info 31 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 std_logicBITDOWNTO
opt vhdl87 0 0 0 0 0 0 0 0 
