{ WGL format test patterns produced by pat_gen. }
{ Date           : Wed Jan 17 16:36:27 2024 }
{   format            = WGL-Serial }
waveform ZXxxxxxx_top
    signal
      I_PCIe0_RST1_N        : input;
      I_RST_N        : input;
      I_DP_TCK        : input;
      I_TMS        : input;
      IO_AVS0_PMBUS_SDATA        : input;
      I_PCIe0_RST0_N        : input;
      I_TDI        : input;
      I_MCU_RST_N        : input;
      I_TEST_MODE        : input;
      I_TRST_N        : input;
      I_TCK        : input;
      I_REFC0        : input;
      O_TDO        : output;

   end

   timeplate chip_test period 126ns
	I_TMS := input [0ns:P, 1ns:S];
	I_TDI := input [0ns:P, 1ns:S];
	I_TCK := input [0ns:D, 63ns:S];
	O_TDO := output [0ns:X, 15ns:Q, 63ns:X];
	I_TRST_N := input [0ns:P, 1ns:S];
	I_MCU_RST_N := input [0ns:S];
	I_DP_TCK := input [0ns:S];
	I_PCIe0_RST1_N := input [0ns:S];
	I_TEST_MODE := input [0ns:S];
	IO_AVS0_PMBUS_SDATA := input [0ns:S];
	I_PCIe0_RST0_N := input [0ns:S];
	I_RST_N := input [0ns:P, 2ns:S];
	I_REFC0 := input [0ns:P, 2ns:S];

   end

   pattern ZXxxxxxx_top_test_pattern (I_TMS:I,I_TDI:I,I_TCK:I,O_TDO:O,I_TRST_N:I,I_MCU_RST_N:I,I_DP_TCK:I,I_PCIe0_RST1_N:I,I_TEST_MODE:I,IO_AVS0_PMBUS_SDATA:I,I_PCIe0_RST0_N:I,I_RST_N:I,I_REFC0:I)

{Next Cycle Begin Hard-reset.}
	  #    Cycle 0  Begin:
	vector (0,chip_test) :=[1 0 1 X 0 0 0 0 1 1 1 0 0];
{Next Cycle Begin Hard-reset.}
	  #    Cycle 1  Begin:
	vector (+,chip_test) :=[1 0 1 X 0 0 0 0 1 1 1 0 0];
{Next Cycle Begin Hard-reset.}
	  #    Cycle 2  Begin:
	vector (+,chip_test) :=[1 0 1 X 0 0 0 0 1 1 1 0 0];
{Next Cycle Begin Hard-reset.}
	  #    Cycle 3  Begin:
	vector (+,chip_test) :=[1 0 1 X 0 0 0 0 1 1 1 0 0];
{Next Cycle Begin Hard-reset.}
	  #    Cycle 4  Begin:
	vector (+,chip_test) :=[1 0 1 X 0 0 0 0 1 1 1 0 0];
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 5  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 0];
{"select dcc main_tap IR 23'h135702"}
{Next Cycle Enter Select-Dr}
	  #    Cycle 6  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Select-Ir}
	  #    Cycle 7  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Capture-Ir}
	  #    Cycle 8  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Shift-Ir}
	  #    Cycle 9  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out First-Tdo-Bit(0) (No expect value) before TCK Leading-Edge ,total is <X X X X X X X X X X X X X X X X X X X X X X X>; Shift-in First Bit (TDI = 0) of Ir <0 0 1 0 0 1 1 0 1 0 1 0 1 1 1 0 0 0 0 0 0 1 0>;}
	  #    Cycle 10  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1) (No expect value) before TCK Leading-Edge; Shift-in Bit(1) (TDI = 1);}
	  #    Cycle 11  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(2) (No expect value) before TCK Leading-Edge; Shift-in Bit(2) (TDI = 0);}
	  #    Cycle 12  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(3) (No expect value) before TCK Leading-Edge; Shift-in Bit(3) (TDI = 0);}
	  #    Cycle 13  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(4) (No expect value) before TCK Leading-Edge; Shift-in Bit(4) (TDI = 0);}
	  #    Cycle 14  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(5) (No expect value) before TCK Leading-Edge; Shift-in Bit(5) (TDI = 0);}
	  #    Cycle 15  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(6) (No expect value) before TCK Leading-Edge; Shift-in Bit(6) (TDI = 0);}
	  #    Cycle 16  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(7) (No expect value) before TCK Leading-Edge; Shift-in Bit(7) (TDI = 0);}
	  #    Cycle 17  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(8) (No expect value) before TCK Leading-Edge; Shift-in Bit(8) (TDI = 1);}
	  #    Cycle 18  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(9) (No expect value) before TCK Leading-Edge; Shift-in Bit(9) (TDI = 1);}
	  #    Cycle 19  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(10) (No expect value) before TCK Leading-Edge; Shift-in Bit(10) (TDI = 1);}
	  #    Cycle 20  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(11) (No expect value) before TCK Leading-Edge; Shift-in Bit(11) (TDI = 0);}
	  #    Cycle 21  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(12) (No expect value) before TCK Leading-Edge; Shift-in Bit(12) (TDI = 1);}
	  #    Cycle 22  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(13) (No expect value) before TCK Leading-Edge; Shift-in Bit(13) (TDI = 0);}
	  #    Cycle 23  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(14) (No expect value) before TCK Leading-Edge; Shift-in Bit(14) (TDI = 1);}
	  #    Cycle 24  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(15) (No expect value) before TCK Leading-Edge; Shift-in Bit(15) (TDI = 0);}
	  #    Cycle 25  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(16) (No expect value) before TCK Leading-Edge; Shift-in Bit(16) (TDI = 1);}
	  #    Cycle 26  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(17) (No expect value) before TCK Leading-Edge; Shift-in Bit(17) (TDI = 1);}
	  #    Cycle 27  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(18) (No expect value) before TCK Leading-Edge; Shift-in Bit(18) (TDI = 0);}
	  #    Cycle 28  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(19) (No expect value) before TCK Leading-Edge; Shift-in Bit(19) (TDI = 0);}
	  #    Cycle 29  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(20) (No expect value) before TCK Leading-Edge; Shift-in Bit(20) (TDI = 1);}
	  #    Cycle 30  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(21) (No expect value) before TCK Leading-Edge; Shift-in Bit(21) (TDI = 0);}
	  #    Cycle 31  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Last-Tdo-Bit(22) (No expect value) before TCK Leading-Edge; Shift-in Last Ir Bit (TDI = 0) & Enter Exit 1-Ir}
	  #    Cycle 32  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Update Ir}
	  #    Cycle 33  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Idle}
	  #    Cycle 34  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{"enable mbist_tap_en,test_mode_control and test_mode_sel with 3bits of high level"}
{Next Cycle Enter Select-Dr}
	  #    Cycle 35  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Capture-Dr}
	  #    Cycle 36  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Shift-Dr}
	  #    Cycle 37  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out First-Tdo-Bit(0) (No expect value) before TCK Leading-Edge ,total is <X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X>; Shift-in First Bit (TDI = 1) of Dr <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1>;}
	  #    Cycle 38  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1) (No expect value) before TCK Leading-Edge; Shift-in Bit(1) (TDI = 0);}
	  #    Cycle 39  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(2) (No expect value) before TCK Leading-Edge; Shift-in Bit(2) (TDI = 0);}
	  #    Cycle 40  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(3) (No expect value) before TCK Leading-Edge; Shift-in Bit(3) (TDI = 0);}
	  #    Cycle 41  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(4) (No expect value) before TCK Leading-Edge; Shift-in Bit(4) (TDI = 0);}
	  #    Cycle 42  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(5) (No expect value) before TCK Leading-Edge; Shift-in Bit(5) (TDI = 0);}
	  #    Cycle 43  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(6) (No expect value) before TCK Leading-Edge; Shift-in Bit(6) (TDI = 0);}
	  #    Cycle 44  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(7) (No expect value) before TCK Leading-Edge; Shift-in Bit(7) (TDI = 0);}
	  #    Cycle 45  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(8) (No expect value) before TCK Leading-Edge; Shift-in Bit(8) (TDI = 1);}
	  #    Cycle 46  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(9) (No expect value) before TCK Leading-Edge; Shift-in Bit(9) (TDI = 0);}
	  #    Cycle 47  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(10) (No expect value) before TCK Leading-Edge; Shift-in Bit(10) (TDI = 0);}
	  #    Cycle 48  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(11) (No expect value) before TCK Leading-Edge; Shift-in Bit(11) (TDI = 0);}
	  #    Cycle 49  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(12) (No expect value) before TCK Leading-Edge; Shift-in Bit(12) (TDI = 0);}
	  #    Cycle 50  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(13) (No expect value) before TCK Leading-Edge; Shift-in Bit(13) (TDI = 0);}
	  #    Cycle 51  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(14) (No expect value) before TCK Leading-Edge; Shift-in Bit(14) (TDI = 0);}
	  #    Cycle 52  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(15) (No expect value) before TCK Leading-Edge; Shift-in Bit(15) (TDI = 0);}
	  #    Cycle 53  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(16) (No expect value) before TCK Leading-Edge; Shift-in Bit(16) (TDI = 0);}
	  #    Cycle 54  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(17) (No expect value) before TCK Leading-Edge; Shift-in Bit(17) (TDI = 0);}
	  #    Cycle 55  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(18) (No expect value) before TCK Leading-Edge; Shift-in Bit(18) (TDI = 0);}
	  #    Cycle 56  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(19) (No expect value) before TCK Leading-Edge; Shift-in Bit(19) (TDI = 0);}
	  #    Cycle 57  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(20) (No expect value) before TCK Leading-Edge; Shift-in Bit(20) (TDI = 0);}
	  #    Cycle 58  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(21) (No expect value) before TCK Leading-Edge; Shift-in Bit(21) (TDI = 0);}
	  #    Cycle 59  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(22) (No expect value) before TCK Leading-Edge; Shift-in Bit(22) (TDI = 0);}
	  #    Cycle 60  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(23) (No expect value) before TCK Leading-Edge; Shift-in Bit(23) (TDI = 0);}
	  #    Cycle 61  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(24) (No expect value) before TCK Leading-Edge; Shift-in Bit(24) (TDI = 0);}
	  #    Cycle 62  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(25) (No expect value) before TCK Leading-Edge; Shift-in Bit(25) (TDI = 0);}
	  #    Cycle 63  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(26) (No expect value) before TCK Leading-Edge; Shift-in Bit(26) (TDI = 0);}
	  #    Cycle 64  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(27) (No expect value) before TCK Leading-Edge; Shift-in Bit(27) (TDI = 0);}
	  #    Cycle 65  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(28) (No expect value) before TCK Leading-Edge; Shift-in Bit(28) (TDI = 0);}
	  #    Cycle 66  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(29) (No expect value) before TCK Leading-Edge; Shift-in Bit(29) (TDI = 0);}
	  #    Cycle 67  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(30) (No expect value) before TCK Leading-Edge; Shift-in Bit(30) (TDI = 0);}
	  #    Cycle 68  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(31) (No expect value) before TCK Leading-Edge; Shift-in Bit(31) (TDI = 0);}
	  #    Cycle 69  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(32) (No expect value) before TCK Leading-Edge; Shift-in Bit(32) (TDI = 0);}
	  #    Cycle 70  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(33) (No expect value) before TCK Leading-Edge; Shift-in Bit(33) (TDI = 1);}
	  #    Cycle 71  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(34) (No expect value) before TCK Leading-Edge; Shift-in Bit(34) (TDI = 0);}
	  #    Cycle 72  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(35) (No expect value) before TCK Leading-Edge; Shift-in Bit(35) (TDI = 0);}
	  #    Cycle 73  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(36) (No expect value) before TCK Leading-Edge; Shift-in Bit(36) (TDI = 0);}
	  #    Cycle 74  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(37) (No expect value) before TCK Leading-Edge; Shift-in Bit(37) (TDI = 0);}
	  #    Cycle 75  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(38) (No expect value) before TCK Leading-Edge; Shift-in Bit(38) (TDI = 0);}
	  #    Cycle 76  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(39) (No expect value) before TCK Leading-Edge; Shift-in Bit(39) (TDI = 0);}
	  #    Cycle 77  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(40) (No expect value) before TCK Leading-Edge; Shift-in Bit(40) (TDI = 0);}
	  #    Cycle 78  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(41) (No expect value) before TCK Leading-Edge; Shift-in Bit(41) (TDI = 0);}
	  #    Cycle 79  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(42) (No expect value) before TCK Leading-Edge; Shift-in Bit(42) (TDI = 0);}
	  #    Cycle 80  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(43) (No expect value) before TCK Leading-Edge; Shift-in Bit(43) (TDI = 0);}
	  #    Cycle 81  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(44) (No expect value) before TCK Leading-Edge; Shift-in Bit(44) (TDI = 0);}
	  #    Cycle 82  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(45) (No expect value) before TCK Leading-Edge; Shift-in Bit(45) (TDI = 1);}
	  #    Cycle 83  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(46) (No expect value) before TCK Leading-Edge; Shift-in Bit(46) (TDI = 0);}
	  #    Cycle 84  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(47) (No expect value) before TCK Leading-Edge; Shift-in Bit(47) (TDI = 0);}
	  #    Cycle 85  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(48) (No expect value) before TCK Leading-Edge; Shift-in Bit(48) (TDI = 0);}
	  #    Cycle 86  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(49) (No expect value) before TCK Leading-Edge; Shift-in Bit(49) (TDI = 0);}
	  #    Cycle 87  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(50) (No expect value) before TCK Leading-Edge; Shift-in Bit(50) (TDI = 0);}
	  #    Cycle 88  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(51) (No expect value) before TCK Leading-Edge; Shift-in Bit(51) (TDI = 0);}
	  #    Cycle 89  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(52) (No expect value) before TCK Leading-Edge; Shift-in Bit(52) (TDI = 0);}
	  #    Cycle 90  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(53) (No expect value) before TCK Leading-Edge; Shift-in Bit(53) (TDI = 0);}
	  #    Cycle 91  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(54) (No expect value) before TCK Leading-Edge; Shift-in Bit(54) (TDI = 0);}
	  #    Cycle 92  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(55) (No expect value) before TCK Leading-Edge; Shift-in Bit(55) (TDI = 0);}
	  #    Cycle 93  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(56) (No expect value) before TCK Leading-Edge; Shift-in Bit(56) (TDI = 0);}
	  #    Cycle 94  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(57) (No expect value) before TCK Leading-Edge; Shift-in Bit(57) (TDI = 0);}
	  #    Cycle 95  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(58) (No expect value) before TCK Leading-Edge; Shift-in Bit(58) (TDI = 0);}
	  #    Cycle 96  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(59) (No expect value) before TCK Leading-Edge; Shift-in Bit(59) (TDI = 0);}
	  #    Cycle 97  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(60) (No expect value) before TCK Leading-Edge; Shift-in Bit(60) (TDI = 0);}
	  #    Cycle 98  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(61) (No expect value) before TCK Leading-Edge; Shift-in Bit(61) (TDI = 0);}
	  #    Cycle 99  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(62) (No expect value) before TCK Leading-Edge; Shift-in Bit(62) (TDI = 0);}
	  #    Cycle 100  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(63) (No expect value) before TCK Leading-Edge; Shift-in Bit(63) (TDI = 0);}
	  #    Cycle 101  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(64) (No expect value) before TCK Leading-Edge; Shift-in Bit(64) (TDI = 0);}
	  #    Cycle 102  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(65) (No expect value) before TCK Leading-Edge; Shift-in Bit(65) (TDI = 0);}
	  #    Cycle 103  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(66) (No expect value) before TCK Leading-Edge; Shift-in Bit(66) (TDI = 0);}
	  #    Cycle 104  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(67) (No expect value) before TCK Leading-Edge; Shift-in Bit(67) (TDI = 0);}
	  #    Cycle 105  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(68) (No expect value) before TCK Leading-Edge; Shift-in Bit(68) (TDI = 0);}
	  #    Cycle 106  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(69) (No expect value) before TCK Leading-Edge; Shift-in Bit(69) (TDI = 0);}
	  #    Cycle 107  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(70) (No expect value) before TCK Leading-Edge; Shift-in Bit(70) (TDI = 0);}
	  #    Cycle 108  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(71) (No expect value) before TCK Leading-Edge; Shift-in Bit(71) (TDI = 0);}
	  #    Cycle 109  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(72) (No expect value) before TCK Leading-Edge; Shift-in Bit(72) (TDI = 0);}
	  #    Cycle 110  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(73) (No expect value) before TCK Leading-Edge; Shift-in Bit(73) (TDI = 0);}
	  #    Cycle 111  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(74) (No expect value) before TCK Leading-Edge; Shift-in Bit(74) (TDI = 0);}
	  #    Cycle 112  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(75) (No expect value) before TCK Leading-Edge; Shift-in Bit(75) (TDI = 0);}
	  #    Cycle 113  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(76) (No expect value) before TCK Leading-Edge; Shift-in Bit(76) (TDI = 0);}
	  #    Cycle 114  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(77) (No expect value) before TCK Leading-Edge; Shift-in Bit(77) (TDI = 0);}
	  #    Cycle 115  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(78) (No expect value) before TCK Leading-Edge; Shift-in Bit(78) (TDI = 0);}
	  #    Cycle 116  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(79) (No expect value) before TCK Leading-Edge; Shift-in Bit(79) (TDI = 0);}
	  #    Cycle 117  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(80) (No expect value) before TCK Leading-Edge; Shift-in Bit(80) (TDI = 0);}
	  #    Cycle 118  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(81) (No expect value) before TCK Leading-Edge; Shift-in Bit(81) (TDI = 0);}
	  #    Cycle 119  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(82) (No expect value) before TCK Leading-Edge; Shift-in Bit(82) (TDI = 0);}
	  #    Cycle 120  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(83) (No expect value) before TCK Leading-Edge; Shift-in Bit(83) (TDI = 0);}
	  #    Cycle 121  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(84) (No expect value) before TCK Leading-Edge; Shift-in Bit(84) (TDI = 0);}
	  #    Cycle 122  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(85) (No expect value) before TCK Leading-Edge; Shift-in Bit(85) (TDI = 0);}
	  #    Cycle 123  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(86) (No expect value) before TCK Leading-Edge; Shift-in Bit(86) (TDI = 0);}
	  #    Cycle 124  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(87) (No expect value) before TCK Leading-Edge; Shift-in Bit(87) (TDI = 0);}
	  #    Cycle 125  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(88) (No expect value) before TCK Leading-Edge; Shift-in Bit(88) (TDI = 0);}
	  #    Cycle 126  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(89) (No expect value) before TCK Leading-Edge; Shift-in Bit(89) (TDI = 0);}
	  #    Cycle 127  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(90) (No expect value) before TCK Leading-Edge; Shift-in Bit(90) (TDI = 0);}
	  #    Cycle 128  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(91) (No expect value) before TCK Leading-Edge; Shift-in Bit(91) (TDI = 0);}
	  #    Cycle 129  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(92) (No expect value) before TCK Leading-Edge; Shift-in Bit(92) (TDI = 0);}
	  #    Cycle 130  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(93) (No expect value) before TCK Leading-Edge; Shift-in Bit(93) (TDI = 0);}
	  #    Cycle 131  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(94) (No expect value) before TCK Leading-Edge; Shift-in Bit(94) (TDI = 0);}
	  #    Cycle 132  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(95) (No expect value) before TCK Leading-Edge; Shift-in Bit(95) (TDI = 0);}
	  #    Cycle 133  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(96) (No expect value) before TCK Leading-Edge; Shift-in Bit(96) (TDI = 0);}
	  #    Cycle 134  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(97) (No expect value) before TCK Leading-Edge; Shift-in Bit(97) (TDI = 0);}
	  #    Cycle 135  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(98) (No expect value) before TCK Leading-Edge; Shift-in Bit(98) (TDI = 0);}
	  #    Cycle 136  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(99) (No expect value) before TCK Leading-Edge; Shift-in Bit(99) (TDI = 0);}
	  #    Cycle 137  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(100) (No expect value) before TCK Leading-Edge; Shift-in Bit(100) (TDI = 0);}
	  #    Cycle 138  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(101) (No expect value) before TCK Leading-Edge; Shift-in Bit(101) (TDI = 0);}
	  #    Cycle 139  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(102) (No expect value) before TCK Leading-Edge; Shift-in Bit(102) (TDI = 0);}
	  #    Cycle 140  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(103) (No expect value) before TCK Leading-Edge; Shift-in Bit(103) (TDI = 0);}
	  #    Cycle 141  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(104) (No expect value) before TCK Leading-Edge; Shift-in Bit(104) (TDI = 0);}
	  #    Cycle 142  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(105) (No expect value) before TCK Leading-Edge; Shift-in Bit(105) (TDI = 0);}
	  #    Cycle 143  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(106) (No expect value) before TCK Leading-Edge; Shift-in Bit(106) (TDI = 0);}
	  #    Cycle 144  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(107) (No expect value) before TCK Leading-Edge; Shift-in Bit(107) (TDI = 0);}
	  #    Cycle 145  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(108) (No expect value) before TCK Leading-Edge; Shift-in Bit(108) (TDI = 0);}
	  #    Cycle 146  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(109) (No expect value) before TCK Leading-Edge; Shift-in Bit(109) (TDI = 0);}
	  #    Cycle 147  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(110) (No expect value) before TCK Leading-Edge; Shift-in Bit(110) (TDI = 0);}
	  #    Cycle 148  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(111) (No expect value) before TCK Leading-Edge; Shift-in Bit(111) (TDI = 0);}
	  #    Cycle 149  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(112) (No expect value) before TCK Leading-Edge; Shift-in Bit(112) (TDI = 0);}
	  #    Cycle 150  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(113) (No expect value) before TCK Leading-Edge; Shift-in Bit(113) (TDI = 0);}
	  #    Cycle 151  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(114) (No expect value) before TCK Leading-Edge; Shift-in Bit(114) (TDI = 0);}
	  #    Cycle 152  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(115) (No expect value) before TCK Leading-Edge; Shift-in Bit(115) (TDI = 0);}
	  #    Cycle 153  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(116) (No expect value) before TCK Leading-Edge; Shift-in Bit(116) (TDI = 0);}
	  #    Cycle 154  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(117) (No expect value) before TCK Leading-Edge; Shift-in Bit(117) (TDI = 0);}
	  #    Cycle 155  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(118) (No expect value) before TCK Leading-Edge; Shift-in Bit(118) (TDI = 0);}
	  #    Cycle 156  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(119) (No expect value) before TCK Leading-Edge; Shift-in Bit(119) (TDI = 0);}
	  #    Cycle 157  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(120) (No expect value) before TCK Leading-Edge; Shift-in Bit(120) (TDI = 0);}
	  #    Cycle 158  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(121) (No expect value) before TCK Leading-Edge; Shift-in Bit(121) (TDI = 0);}
	  #    Cycle 159  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(122) (No expect value) before TCK Leading-Edge; Shift-in Bit(122) (TDI = 0);}
	  #    Cycle 160  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(123) (No expect value) before TCK Leading-Edge; Shift-in Bit(123) (TDI = 0);}
	  #    Cycle 161  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(124) (No expect value) before TCK Leading-Edge; Shift-in Bit(124) (TDI = 0);}
	  #    Cycle 162  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(125) (No expect value) before TCK Leading-Edge; Shift-in Bit(125) (TDI = 0);}
	  #    Cycle 163  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(126) (No expect value) before TCK Leading-Edge; Shift-in Bit(126) (TDI = 0);}
	  #    Cycle 164  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(127) (No expect value) before TCK Leading-Edge; Shift-in Bit(127) (TDI = 0);}
	  #    Cycle 165  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(128) (No expect value) before TCK Leading-Edge; Shift-in Bit(128) (TDI = 0);}
	  #    Cycle 166  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(129) (No expect value) before TCK Leading-Edge; Shift-in Bit(129) (TDI = 0);}
	  #    Cycle 167  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(130) (No expect value) before TCK Leading-Edge; Shift-in Bit(130) (TDI = 0);}
	  #    Cycle 168  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(131) (No expect value) before TCK Leading-Edge; Shift-in Bit(131) (TDI = 0);}
	  #    Cycle 169  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(132) (No expect value) before TCK Leading-Edge; Shift-in Bit(132) (TDI = 0);}
	  #    Cycle 170  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(133) (No expect value) before TCK Leading-Edge; Shift-in Bit(133) (TDI = 0);}
	  #    Cycle 171  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(134) (No expect value) before TCK Leading-Edge; Shift-in Bit(134) (TDI = 0);}
	  #    Cycle 172  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(135) (No expect value) before TCK Leading-Edge; Shift-in Bit(135) (TDI = 0);}
	  #    Cycle 173  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(136) (No expect value) before TCK Leading-Edge; Shift-in Bit(136) (TDI = 0);}
	  #    Cycle 174  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(137) (No expect value) before TCK Leading-Edge; Shift-in Bit(137) (TDI = 0);}
	  #    Cycle 175  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(138) (No expect value) before TCK Leading-Edge; Shift-in Bit(138) (TDI = 0);}
	  #    Cycle 176  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(139) (No expect value) before TCK Leading-Edge; Shift-in Bit(139) (TDI = 0);}
	  #    Cycle 177  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(140) (No expect value) before TCK Leading-Edge; Shift-in Bit(140) (TDI = 0);}
	  #    Cycle 178  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(141) (No expect value) before TCK Leading-Edge; Shift-in Bit(141) (TDI = 0);}
	  #    Cycle 179  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(142) (No expect value) before TCK Leading-Edge; Shift-in Bit(142) (TDI = 0);}
	  #    Cycle 180  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(143) (No expect value) before TCK Leading-Edge; Shift-in Bit(143) (TDI = 0);}
	  #    Cycle 181  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(144) (No expect value) before TCK Leading-Edge; Shift-in Bit(144) (TDI = 0);}
	  #    Cycle 182  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(145) (No expect value) before TCK Leading-Edge; Shift-in Bit(145) (TDI = 0);}
	  #    Cycle 183  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(146) (No expect value) before TCK Leading-Edge; Shift-in Bit(146) (TDI = 0);}
	  #    Cycle 184  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(147) (No expect value) before TCK Leading-Edge; Shift-in Bit(147) (TDI = 0);}
	  #    Cycle 185  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(148) (No expect value) before TCK Leading-Edge; Shift-in Bit(148) (TDI = 0);}
	  #    Cycle 186  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(149) (No expect value) before TCK Leading-Edge; Shift-in Bit(149) (TDI = 0);}
	  #    Cycle 187  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(150) (No expect value) before TCK Leading-Edge; Shift-in Bit(150) (TDI = 0);}
	  #    Cycle 188  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(151) (No expect value) before TCK Leading-Edge; Shift-in Bit(151) (TDI = 0);}
	  #    Cycle 189  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(152) (No expect value) before TCK Leading-Edge; Shift-in Bit(152) (TDI = 0);}
	  #    Cycle 190  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(153) (No expect value) before TCK Leading-Edge; Shift-in Bit(153) (TDI = 0);}
	  #    Cycle 191  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(154) (No expect value) before TCK Leading-Edge; Shift-in Bit(154) (TDI = 0);}
	  #    Cycle 192  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(155) (No expect value) before TCK Leading-Edge; Shift-in Bit(155) (TDI = 0);}
	  #    Cycle 193  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(156) (No expect value) before TCK Leading-Edge; Shift-in Bit(156) (TDI = 0);}
	  #    Cycle 194  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(157) (No expect value) before TCK Leading-Edge; Shift-in Bit(157) (TDI = 0);}
	  #    Cycle 195  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(158) (No expect value) before TCK Leading-Edge; Shift-in Bit(158) (TDI = 0);}
	  #    Cycle 196  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(159) (No expect value) before TCK Leading-Edge; Shift-in Bit(159) (TDI = 0);}
	  #    Cycle 197  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(160) (No expect value) before TCK Leading-Edge; Shift-in Bit(160) (TDI = 0);}
	  #    Cycle 198  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(161) (No expect value) before TCK Leading-Edge; Shift-in Bit(161) (TDI = 0);}
	  #    Cycle 199  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Last-Tdo-Bit(162) (No expect value) before TCK Leading-Edge; Shift-in Last Dr Bit (TDI = 0) & Enter Exit 1-Dr}
	  #    Cycle 200  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Update Dr}
	  #    Cycle 201  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Idle}
	  #    Cycle 202  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{"select crm chain IR 17'h15508"}
{Next Cycle Enter Select-Dr}
	  #    Cycle 203  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Select-Ir}
	  #    Cycle 204  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Capture-Ir}
	  #    Cycle 205  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Shift-Ir}
	  #    Cycle 206  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out First-Tdo-Bit(0) (No expect value) before TCK Leading-Edge ,total is <X X X X X X X X X X X X X X X X X>; Shift-in First Bit (TDI = 0) of Ir <1 0 1 0 1 0 1 0 1 0 0 0 0 1 0 0 0>;}
	  #    Cycle 207  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1) (No expect value) before TCK Leading-Edge; Shift-in Bit(1) (TDI = 0);}
	  #    Cycle 208  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(2) (No expect value) before TCK Leading-Edge; Shift-in Bit(2) (TDI = 0);}
	  #    Cycle 209  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(3) (No expect value) before TCK Leading-Edge; Shift-in Bit(3) (TDI = 1);}
	  #    Cycle 210  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(4) (No expect value) before TCK Leading-Edge; Shift-in Bit(4) (TDI = 0);}
	  #    Cycle 211  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(5) (No expect value) before TCK Leading-Edge; Shift-in Bit(5) (TDI = 0);}
	  #    Cycle 212  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(6) (No expect value) before TCK Leading-Edge; Shift-in Bit(6) (TDI = 0);}
	  #    Cycle 213  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(7) (No expect value) before TCK Leading-Edge; Shift-in Bit(7) (TDI = 0);}
	  #    Cycle 214  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(8) (No expect value) before TCK Leading-Edge; Shift-in Bit(8) (TDI = 1);}
	  #    Cycle 215  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(9) (No expect value) before TCK Leading-Edge; Shift-in Bit(9) (TDI = 0);}
	  #    Cycle 216  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(10) (No expect value) before TCK Leading-Edge; Shift-in Bit(10) (TDI = 1);}
	  #    Cycle 217  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(11) (No expect value) before TCK Leading-Edge; Shift-in Bit(11) (TDI = 0);}
	  #    Cycle 218  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(12) (No expect value) before TCK Leading-Edge; Shift-in Bit(12) (TDI = 1);}
	  #    Cycle 219  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(13) (No expect value) before TCK Leading-Edge; Shift-in Bit(13) (TDI = 0);}
	  #    Cycle 220  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(14) (No expect value) before TCK Leading-Edge; Shift-in Bit(14) (TDI = 1);}
	  #    Cycle 221  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(15) (No expect value) before TCK Leading-Edge; Shift-in Bit(15) (TDI = 0);}
	  #    Cycle 222  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Last-Tdo-Bit(16) (No expect value) before TCK Leading-Edge; Shift-in Last Ir Bit (TDI = 1) & Enter Exit 1-Ir}
	  #    Cycle 223  Begin:
	vector (+,chip_test) :=[1 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Update Ir}
	  #    Cycle 224  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Idle}
	  #    Cycle 225  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Select-Dr}
	  #    Cycle 226  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Capture-Dr}
	  #    Cycle 227  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Shift-Dr}
	  #    Cycle 228  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out First-Tdo-Bit(0) (No expect value) before TCK Leading-Edge ,total is <X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X>; Shift-in First Bit (TDI = 1) of Dr <1 0 1 0 0 0 1 1 0 0 0 1 1 0 0 0 0 0 1 0 1 1 1 1 1 1 1 0 1 0 0 0 1 1 0 0 0 1 1 0 0 0 0 0 1 0 1 1 1 1 1 1 1 0 1 0 0 0 1 1 0 0 0 1 1 0 0 0 0 0 1 0 1 1 1 1 1 1 1 0 1 0 0 0 1 1 0 0 0 1 1 0 0 0 0 0 1 0 1 1 1 1 1 1 1 0 1 0 0 0 1 1 0 0 0 1 1 0 0 0 0 0 1 0 1 1 1 1 1 1 1 0 1 0 0 0 1 1 0 0 0 1 1 0 0 0 0 0 1 0 1 1 1 1 1 1>;}
	  #    Cycle 229  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1) (No expect value) before TCK Leading-Edge; Shift-in Bit(1) (TDI = 1);}
	  #    Cycle 230  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(2) (No expect value) before TCK Leading-Edge; Shift-in Bit(2) (TDI = 1);}
	  #    Cycle 231  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(3) (No expect value) before TCK Leading-Edge; Shift-in Bit(3) (TDI = 1);}
	  #    Cycle 232  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(4) (No expect value) before TCK Leading-Edge; Shift-in Bit(4) (TDI = 1);}
	  #    Cycle 233  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(5) (No expect value) before TCK Leading-Edge; Shift-in Bit(5) (TDI = 1);}
	  #    Cycle 234  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(6) (No expect value) before TCK Leading-Edge; Shift-in Bit(6) (TDI = 0);}
	  #    Cycle 235  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(7) (No expect value) before TCK Leading-Edge; Shift-in Bit(7) (TDI = 1);}
	  #    Cycle 236  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(8) (No expect value) before TCK Leading-Edge; Shift-in Bit(8) (TDI = 0);}
	  #    Cycle 237  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(9) (No expect value) before TCK Leading-Edge; Shift-in Bit(9) (TDI = 0);}
	  #    Cycle 238  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(10) (No expect value) before TCK Leading-Edge; Shift-in Bit(10) (TDI = 0);}
	  #    Cycle 239  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(11) (No expect value) before TCK Leading-Edge; Shift-in Bit(11) (TDI = 0);}
	  #    Cycle 240  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(12) (No expect value) before TCK Leading-Edge; Shift-in Bit(12) (TDI = 0);}
	  #    Cycle 241  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(13) (No expect value) before TCK Leading-Edge; Shift-in Bit(13) (TDI = 1);}
	  #    Cycle 242  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(14) (No expect value) before TCK Leading-Edge; Shift-in Bit(14) (TDI = 1);}
	  #    Cycle 243  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(15) (No expect value) before TCK Leading-Edge; Shift-in Bit(15) (TDI = 0);}
	  #    Cycle 244  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(16) (No expect value) before TCK Leading-Edge; Shift-in Bit(16) (TDI = 0);}
	  #    Cycle 245  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(17) (No expect value) before TCK Leading-Edge; Shift-in Bit(17) (TDI = 0);}
	  #    Cycle 246  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(18) (No expect value) before TCK Leading-Edge; Shift-in Bit(18) (TDI = 1);}
	  #    Cycle 247  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(19) (No expect value) before TCK Leading-Edge; Shift-in Bit(19) (TDI = 1);}
	  #    Cycle 248  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(20) (No expect value) before TCK Leading-Edge; Shift-in Bit(20) (TDI = 0);}
	  #    Cycle 249  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(21) (No expect value) before TCK Leading-Edge; Shift-in Bit(21) (TDI = 0);}
	  #    Cycle 250  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(22) (No expect value) before TCK Leading-Edge; Shift-in Bit(22) (TDI = 0);}
	  #    Cycle 251  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(23) (No expect value) before TCK Leading-Edge; Shift-in Bit(23) (TDI = 1);}
	  #    Cycle 252  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(24) (No expect value) before TCK Leading-Edge; Shift-in Bit(24) (TDI = 0);}
	  #    Cycle 253  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(25) (No expect value) before TCK Leading-Edge; Shift-in Bit(25) (TDI = 1);}
	  #    Cycle 254  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(26) (No expect value) before TCK Leading-Edge; Shift-in Bit(26) (TDI = 1);}
	  #    Cycle 255  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(27) (No expect value) before TCK Leading-Edge; Shift-in Bit(27) (TDI = 1);}
	  #    Cycle 256  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(28) (No expect value) before TCK Leading-Edge; Shift-in Bit(28) (TDI = 1);}
	  #    Cycle 257  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(29) (No expect value) before TCK Leading-Edge; Shift-in Bit(29) (TDI = 1);}
	  #    Cycle 258  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(30) (No expect value) before TCK Leading-Edge; Shift-in Bit(30) (TDI = 1);}
	  #    Cycle 259  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(31) (No expect value) before TCK Leading-Edge; Shift-in Bit(31) (TDI = 1);}
	  #    Cycle 260  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(32) (No expect value) before TCK Leading-Edge; Shift-in Bit(32) (TDI = 0);}
	  #    Cycle 261  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(33) (No expect value) before TCK Leading-Edge; Shift-in Bit(33) (TDI = 1);}
	  #    Cycle 262  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(34) (No expect value) before TCK Leading-Edge; Shift-in Bit(34) (TDI = 0);}
	  #    Cycle 263  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(35) (No expect value) before TCK Leading-Edge; Shift-in Bit(35) (TDI = 0);}
	  #    Cycle 264  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(36) (No expect value) before TCK Leading-Edge; Shift-in Bit(36) (TDI = 0);}
	  #    Cycle 265  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(37) (No expect value) before TCK Leading-Edge; Shift-in Bit(37) (TDI = 0);}
	  #    Cycle 266  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(38) (No expect value) before TCK Leading-Edge; Shift-in Bit(38) (TDI = 0);}
	  #    Cycle 267  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(39) (No expect value) before TCK Leading-Edge; Shift-in Bit(39) (TDI = 1);}
	  #    Cycle 268  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(40) (No expect value) before TCK Leading-Edge; Shift-in Bit(40) (TDI = 1);}
	  #    Cycle 269  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(41) (No expect value) before TCK Leading-Edge; Shift-in Bit(41) (TDI = 0);}
	  #    Cycle 270  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(42) (No expect value) before TCK Leading-Edge; Shift-in Bit(42) (TDI = 0);}
	  #    Cycle 271  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(43) (No expect value) before TCK Leading-Edge; Shift-in Bit(43) (TDI = 0);}
	  #    Cycle 272  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(44) (No expect value) before TCK Leading-Edge; Shift-in Bit(44) (TDI = 1);}
	  #    Cycle 273  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(45) (No expect value) before TCK Leading-Edge; Shift-in Bit(45) (TDI = 1);}
	  #    Cycle 274  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(46) (No expect value) before TCK Leading-Edge; Shift-in Bit(46) (TDI = 0);}
	  #    Cycle 275  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(47) (No expect value) before TCK Leading-Edge; Shift-in Bit(47) (TDI = 0);}
	  #    Cycle 276  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(48) (No expect value) before TCK Leading-Edge; Shift-in Bit(48) (TDI = 0);}
	  #    Cycle 277  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(49) (No expect value) before TCK Leading-Edge; Shift-in Bit(49) (TDI = 1);}
	  #    Cycle 278  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(50) (No expect value) before TCK Leading-Edge; Shift-in Bit(50) (TDI = 0);}
	  #    Cycle 279  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(51) (No expect value) before TCK Leading-Edge; Shift-in Bit(51) (TDI = 1);}
	  #    Cycle 280  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(52) (No expect value) before TCK Leading-Edge; Shift-in Bit(52) (TDI = 1);}
	  #    Cycle 281  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(53) (No expect value) before TCK Leading-Edge; Shift-in Bit(53) (TDI = 1);}
	  #    Cycle 282  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(54) (No expect value) before TCK Leading-Edge; Shift-in Bit(54) (TDI = 1);}
	  #    Cycle 283  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(55) (No expect value) before TCK Leading-Edge; Shift-in Bit(55) (TDI = 1);}
	  #    Cycle 284  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(56) (No expect value) before TCK Leading-Edge; Shift-in Bit(56) (TDI = 1);}
	  #    Cycle 285  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(57) (No expect value) before TCK Leading-Edge; Shift-in Bit(57) (TDI = 1);}
	  #    Cycle 286  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(58) (No expect value) before TCK Leading-Edge; Shift-in Bit(58) (TDI = 0);}
	  #    Cycle 287  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(59) (No expect value) before TCK Leading-Edge; Shift-in Bit(59) (TDI = 1);}
	  #    Cycle 288  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(60) (No expect value) before TCK Leading-Edge; Shift-in Bit(60) (TDI = 0);}
	  #    Cycle 289  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(61) (No expect value) before TCK Leading-Edge; Shift-in Bit(61) (TDI = 0);}
	  #    Cycle 290  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(62) (No expect value) before TCK Leading-Edge; Shift-in Bit(62) (TDI = 0);}
	  #    Cycle 291  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(63) (No expect value) before TCK Leading-Edge; Shift-in Bit(63) (TDI = 0);}
	  #    Cycle 292  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(64) (No expect value) before TCK Leading-Edge; Shift-in Bit(64) (TDI = 0);}
	  #    Cycle 293  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(65) (No expect value) before TCK Leading-Edge; Shift-in Bit(65) (TDI = 1);}
	  #    Cycle 294  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(66) (No expect value) before TCK Leading-Edge; Shift-in Bit(66) (TDI = 1);}
	  #    Cycle 295  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(67) (No expect value) before TCK Leading-Edge; Shift-in Bit(67) (TDI = 0);}
	  #    Cycle 296  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(68) (No expect value) before TCK Leading-Edge; Shift-in Bit(68) (TDI = 0);}
	  #    Cycle 297  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(69) (No expect value) before TCK Leading-Edge; Shift-in Bit(69) (TDI = 0);}
	  #    Cycle 298  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(70) (No expect value) before TCK Leading-Edge; Shift-in Bit(70) (TDI = 1);}
	  #    Cycle 299  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(71) (No expect value) before TCK Leading-Edge; Shift-in Bit(71) (TDI = 1);}
	  #    Cycle 300  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(72) (No expect value) before TCK Leading-Edge; Shift-in Bit(72) (TDI = 0);}
	  #    Cycle 301  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(73) (No expect value) before TCK Leading-Edge; Shift-in Bit(73) (TDI = 0);}
	  #    Cycle 302  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(74) (No expect value) before TCK Leading-Edge; Shift-in Bit(74) (TDI = 0);}
	  #    Cycle 303  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(75) (No expect value) before TCK Leading-Edge; Shift-in Bit(75) (TDI = 1);}
	  #    Cycle 304  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(76) (No expect value) before TCK Leading-Edge; Shift-in Bit(76) (TDI = 0);}
	  #    Cycle 305  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(77) (No expect value) before TCK Leading-Edge; Shift-in Bit(77) (TDI = 1);}
	  #    Cycle 306  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(78) (No expect value) before TCK Leading-Edge; Shift-in Bit(78) (TDI = 1);}
	  #    Cycle 307  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(79) (No expect value) before TCK Leading-Edge; Shift-in Bit(79) (TDI = 1);}
	  #    Cycle 308  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(80) (No expect value) before TCK Leading-Edge; Shift-in Bit(80) (TDI = 1);}
	  #    Cycle 309  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(81) (No expect value) before TCK Leading-Edge; Shift-in Bit(81) (TDI = 1);}
	  #    Cycle 310  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(82) (No expect value) before TCK Leading-Edge; Shift-in Bit(82) (TDI = 1);}
	  #    Cycle 311  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(83) (No expect value) before TCK Leading-Edge; Shift-in Bit(83) (TDI = 1);}
	  #    Cycle 312  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(84) (No expect value) before TCK Leading-Edge; Shift-in Bit(84) (TDI = 0);}
	  #    Cycle 313  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(85) (No expect value) before TCK Leading-Edge; Shift-in Bit(85) (TDI = 1);}
	  #    Cycle 314  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(86) (No expect value) before TCK Leading-Edge; Shift-in Bit(86) (TDI = 0);}
	  #    Cycle 315  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(87) (No expect value) before TCK Leading-Edge; Shift-in Bit(87) (TDI = 0);}
	  #    Cycle 316  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(88) (No expect value) before TCK Leading-Edge; Shift-in Bit(88) (TDI = 0);}
	  #    Cycle 317  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(89) (No expect value) before TCK Leading-Edge; Shift-in Bit(89) (TDI = 0);}
	  #    Cycle 318  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(90) (No expect value) before TCK Leading-Edge; Shift-in Bit(90) (TDI = 0);}
	  #    Cycle 319  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(91) (No expect value) before TCK Leading-Edge; Shift-in Bit(91) (TDI = 1);}
	  #    Cycle 320  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(92) (No expect value) before TCK Leading-Edge; Shift-in Bit(92) (TDI = 1);}
	  #    Cycle 321  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(93) (No expect value) before TCK Leading-Edge; Shift-in Bit(93) (TDI = 0);}
	  #    Cycle 322  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(94) (No expect value) before TCK Leading-Edge; Shift-in Bit(94) (TDI = 0);}
	  #    Cycle 323  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(95) (No expect value) before TCK Leading-Edge; Shift-in Bit(95) (TDI = 0);}
	  #    Cycle 324  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(96) (No expect value) before TCK Leading-Edge; Shift-in Bit(96) (TDI = 1);}
	  #    Cycle 325  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(97) (No expect value) before TCK Leading-Edge; Shift-in Bit(97) (TDI = 1);}
	  #    Cycle 326  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(98) (No expect value) before TCK Leading-Edge; Shift-in Bit(98) (TDI = 0);}
	  #    Cycle 327  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(99) (No expect value) before TCK Leading-Edge; Shift-in Bit(99) (TDI = 0);}
	  #    Cycle 328  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(100) (No expect value) before TCK Leading-Edge; Shift-in Bit(100) (TDI = 0);}
	  #    Cycle 329  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(101) (No expect value) before TCK Leading-Edge; Shift-in Bit(101) (TDI = 1);}
	  #    Cycle 330  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(102) (No expect value) before TCK Leading-Edge; Shift-in Bit(102) (TDI = 0);}
	  #    Cycle 331  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(103) (No expect value) before TCK Leading-Edge; Shift-in Bit(103) (TDI = 1);}
	  #    Cycle 332  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(104) (No expect value) before TCK Leading-Edge; Shift-in Bit(104) (TDI = 1);}
	  #    Cycle 333  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(105) (No expect value) before TCK Leading-Edge; Shift-in Bit(105) (TDI = 1);}
	  #    Cycle 334  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(106) (No expect value) before TCK Leading-Edge; Shift-in Bit(106) (TDI = 1);}
	  #    Cycle 335  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(107) (No expect value) before TCK Leading-Edge; Shift-in Bit(107) (TDI = 1);}
	  #    Cycle 336  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(108) (No expect value) before TCK Leading-Edge; Shift-in Bit(108) (TDI = 1);}
	  #    Cycle 337  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(109) (No expect value) before TCK Leading-Edge; Shift-in Bit(109) (TDI = 1);}
	  #    Cycle 338  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(110) (No expect value) before TCK Leading-Edge; Shift-in Bit(110) (TDI = 0);}
	  #    Cycle 339  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(111) (No expect value) before TCK Leading-Edge; Shift-in Bit(111) (TDI = 1);}
	  #    Cycle 340  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(112) (No expect value) before TCK Leading-Edge; Shift-in Bit(112) (TDI = 0);}
	  #    Cycle 341  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(113) (No expect value) before TCK Leading-Edge; Shift-in Bit(113) (TDI = 0);}
	  #    Cycle 342  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(114) (No expect value) before TCK Leading-Edge; Shift-in Bit(114) (TDI = 0);}
	  #    Cycle 343  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(115) (No expect value) before TCK Leading-Edge; Shift-in Bit(115) (TDI = 0);}
	  #    Cycle 344  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(116) (No expect value) before TCK Leading-Edge; Shift-in Bit(116) (TDI = 0);}
	  #    Cycle 345  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(117) (No expect value) before TCK Leading-Edge; Shift-in Bit(117) (TDI = 1);}
	  #    Cycle 346  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(118) (No expect value) before TCK Leading-Edge; Shift-in Bit(118) (TDI = 1);}
	  #    Cycle 347  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(119) (No expect value) before TCK Leading-Edge; Shift-in Bit(119) (TDI = 0);}
	  #    Cycle 348  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(120) (No expect value) before TCK Leading-Edge; Shift-in Bit(120) (TDI = 0);}
	  #    Cycle 349  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(121) (No expect value) before TCK Leading-Edge; Shift-in Bit(121) (TDI = 0);}
	  #    Cycle 350  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(122) (No expect value) before TCK Leading-Edge; Shift-in Bit(122) (TDI = 1);}
	  #    Cycle 351  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(123) (No expect value) before TCK Leading-Edge; Shift-in Bit(123) (TDI = 1);}
	  #    Cycle 352  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(124) (No expect value) before TCK Leading-Edge; Shift-in Bit(124) (TDI = 0);}
	  #    Cycle 353  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(125) (No expect value) before TCK Leading-Edge; Shift-in Bit(125) (TDI = 0);}
	  #    Cycle 354  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(126) (No expect value) before TCK Leading-Edge; Shift-in Bit(126) (TDI = 0);}
	  #    Cycle 355  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(127) (No expect value) before TCK Leading-Edge; Shift-in Bit(127) (TDI = 1);}
	  #    Cycle 356  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(128) (No expect value) before TCK Leading-Edge; Shift-in Bit(128) (TDI = 0);}
	  #    Cycle 357  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(129) (No expect value) before TCK Leading-Edge; Shift-in Bit(129) (TDI = 1);}
	  #    Cycle 358  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(130) (No expect value) before TCK Leading-Edge; Shift-in Bit(130) (TDI = 1);}
	  #    Cycle 359  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(131) (No expect value) before TCK Leading-Edge; Shift-in Bit(131) (TDI = 1);}
	  #    Cycle 360  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(132) (No expect value) before TCK Leading-Edge; Shift-in Bit(132) (TDI = 1);}
	  #    Cycle 361  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(133) (No expect value) before TCK Leading-Edge; Shift-in Bit(133) (TDI = 1);}
	  #    Cycle 362  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(134) (No expect value) before TCK Leading-Edge; Shift-in Bit(134) (TDI = 1);}
	  #    Cycle 363  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(135) (No expect value) before TCK Leading-Edge; Shift-in Bit(135) (TDI = 1);}
	  #    Cycle 364  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(136) (No expect value) before TCK Leading-Edge; Shift-in Bit(136) (TDI = 0);}
	  #    Cycle 365  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(137) (No expect value) before TCK Leading-Edge; Shift-in Bit(137) (TDI = 1);}
	  #    Cycle 366  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(138) (No expect value) before TCK Leading-Edge; Shift-in Bit(138) (TDI = 0);}
	  #    Cycle 367  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(139) (No expect value) before TCK Leading-Edge; Shift-in Bit(139) (TDI = 0);}
	  #    Cycle 368  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(140) (No expect value) before TCK Leading-Edge; Shift-in Bit(140) (TDI = 0);}
	  #    Cycle 369  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(141) (No expect value) before TCK Leading-Edge; Shift-in Bit(141) (TDI = 0);}
	  #    Cycle 370  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(142) (No expect value) before TCK Leading-Edge; Shift-in Bit(142) (TDI = 0);}
	  #    Cycle 371  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(143) (No expect value) before TCK Leading-Edge; Shift-in Bit(143) (TDI = 1);}
	  #    Cycle 372  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(144) (No expect value) before TCK Leading-Edge; Shift-in Bit(144) (TDI = 1);}
	  #    Cycle 373  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(145) (No expect value) before TCK Leading-Edge; Shift-in Bit(145) (TDI = 0);}
	  #    Cycle 374  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(146) (No expect value) before TCK Leading-Edge; Shift-in Bit(146) (TDI = 0);}
	  #    Cycle 375  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(147) (No expect value) before TCK Leading-Edge; Shift-in Bit(147) (TDI = 0);}
	  #    Cycle 376  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(148) (No expect value) before TCK Leading-Edge; Shift-in Bit(148) (TDI = 1);}
	  #    Cycle 377  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(149) (No expect value) before TCK Leading-Edge; Shift-in Bit(149) (TDI = 1);}
	  #    Cycle 378  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(150) (No expect value) before TCK Leading-Edge; Shift-in Bit(150) (TDI = 0);}
	  #    Cycle 379  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(151) (No expect value) before TCK Leading-Edge; Shift-in Bit(151) (TDI = 0);}
	  #    Cycle 380  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(152) (No expect value) before TCK Leading-Edge; Shift-in Bit(152) (TDI = 0);}
	  #    Cycle 381  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(153) (No expect value) before TCK Leading-Edge; Shift-in Bit(153) (TDI = 1);}
	  #    Cycle 382  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(154) (No expect value) before TCK Leading-Edge; Shift-in Bit(154) (TDI = 0);}
	  #    Cycle 383  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Last-Tdo-Bit(155) (No expect value) before TCK Leading-Edge; Shift-in Last Dr Bit (TDI = 1) & Enter Exit 1-Dr}
	  #    Cycle 384  Begin:
	vector (+,chip_test) :=[1 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Update Dr}
	  #    Cycle 385  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Idle}
	  #    Cycle 386  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{"select dcc main_tap IR 23'h135702"}
{Next Cycle Enter Select-Dr}
	  #    Cycle 387  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Select-Ir}
	  #    Cycle 388  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Capture-Ir}
	  #    Cycle 389  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Shift-Ir}
	  #    Cycle 390  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out First-Tdo-Bit(0) (No expect value) before TCK Leading-Edge ,total is <X X X X X X X X X X X X X X X X X X X X X X X>; Shift-in First Bit (TDI = 0) of Ir <0 0 1 0 0 1 1 0 1 0 1 0 1 1 1 0 0 0 0 0 0 1 0>;}
	  #    Cycle 391  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1) (No expect value) before TCK Leading-Edge; Shift-in Bit(1) (TDI = 1);}
	  #    Cycle 392  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(2) (No expect value) before TCK Leading-Edge; Shift-in Bit(2) (TDI = 0);}
	  #    Cycle 393  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(3) (No expect value) before TCK Leading-Edge; Shift-in Bit(3) (TDI = 0);}
	  #    Cycle 394  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(4) (No expect value) before TCK Leading-Edge; Shift-in Bit(4) (TDI = 0);}
	  #    Cycle 395  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(5) (No expect value) before TCK Leading-Edge; Shift-in Bit(5) (TDI = 0);}
	  #    Cycle 396  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(6) (No expect value) before TCK Leading-Edge; Shift-in Bit(6) (TDI = 0);}
	  #    Cycle 397  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(7) (No expect value) before TCK Leading-Edge; Shift-in Bit(7) (TDI = 0);}
	  #    Cycle 398  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(8) (No expect value) before TCK Leading-Edge; Shift-in Bit(8) (TDI = 1);}
	  #    Cycle 399  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(9) (No expect value) before TCK Leading-Edge; Shift-in Bit(9) (TDI = 1);}
	  #    Cycle 400  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(10) (No expect value) before TCK Leading-Edge; Shift-in Bit(10) (TDI = 1);}
	  #    Cycle 401  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(11) (No expect value) before TCK Leading-Edge; Shift-in Bit(11) (TDI = 0);}
	  #    Cycle 402  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(12) (No expect value) before TCK Leading-Edge; Shift-in Bit(12) (TDI = 1);}
	  #    Cycle 403  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(13) (No expect value) before TCK Leading-Edge; Shift-in Bit(13) (TDI = 0);}
	  #    Cycle 404  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(14) (No expect value) before TCK Leading-Edge; Shift-in Bit(14) (TDI = 1);}
	  #    Cycle 405  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(15) (No expect value) before TCK Leading-Edge; Shift-in Bit(15) (TDI = 0);}
	  #    Cycle 406  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(16) (No expect value) before TCK Leading-Edge; Shift-in Bit(16) (TDI = 1);}
	  #    Cycle 407  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(17) (No expect value) before TCK Leading-Edge; Shift-in Bit(17) (TDI = 1);}
	  #    Cycle 408  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(18) (No expect value) before TCK Leading-Edge; Shift-in Bit(18) (TDI = 0);}
	  #    Cycle 409  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(19) (No expect value) before TCK Leading-Edge; Shift-in Bit(19) (TDI = 0);}
	  #    Cycle 410  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(20) (No expect value) before TCK Leading-Edge; Shift-in Bit(20) (TDI = 1);}
	  #    Cycle 411  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(21) (No expect value) before TCK Leading-Edge; Shift-in Bit(21) (TDI = 0);}
	  #    Cycle 412  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Last-Tdo-Bit(22) (No expect value) before TCK Leading-Edge; Shift-in Last Ir Bit (TDI = 0) & Enter Exit 1-Ir}
	  #    Cycle 413  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Update Ir}
	  #    Cycle 414  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Idle}
	  #    Cycle 415  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{"enable mbist_tap_en,test_mode_control and test_mode_sel with 3bits of high level"}
{Next Cycle Enter Select-Dr}
	  #    Cycle 416  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Capture-Dr}
	  #    Cycle 417  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Shift-Dr}
	  #    Cycle 418  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out First-Tdo-Bit(0) (No expect value) before TCK Leading-Edge ,total is <X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X>; Shift-in First Bit (TDI = 1) of Dr <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1>;}
	  #    Cycle 419  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1) (No expect value) before TCK Leading-Edge; Shift-in Bit(1) (TDI = 0);}
	  #    Cycle 420  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(2) (No expect value) before TCK Leading-Edge; Shift-in Bit(2) (TDI = 0);}
	  #    Cycle 421  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(3) (No expect value) before TCK Leading-Edge; Shift-in Bit(3) (TDI = 0);}
	  #    Cycle 422  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(4) (No expect value) before TCK Leading-Edge; Shift-in Bit(4) (TDI = 0);}
	  #    Cycle 423  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(5) (No expect value) before TCK Leading-Edge; Shift-in Bit(5) (TDI = 0);}
	  #    Cycle 424  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(6) (No expect value) before TCK Leading-Edge; Shift-in Bit(6) (TDI = 0);}
	  #    Cycle 425  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(7) (No expect value) before TCK Leading-Edge; Shift-in Bit(7) (TDI = 0);}
	  #    Cycle 426  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(8) (No expect value) before TCK Leading-Edge; Shift-in Bit(8) (TDI = 1);}
	  #    Cycle 427  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(9) (No expect value) before TCK Leading-Edge; Shift-in Bit(9) (TDI = 0);}
	  #    Cycle 428  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(10) (No expect value) before TCK Leading-Edge; Shift-in Bit(10) (TDI = 0);}
	  #    Cycle 429  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(11) (No expect value) before TCK Leading-Edge; Shift-in Bit(11) (TDI = 0);}
	  #    Cycle 430  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(12) (No expect value) before TCK Leading-Edge; Shift-in Bit(12) (TDI = 0);}
	  #    Cycle 431  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(13) (No expect value) before TCK Leading-Edge; Shift-in Bit(13) (TDI = 0);}
	  #    Cycle 432  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(14) (No expect value) before TCK Leading-Edge; Shift-in Bit(14) (TDI = 0);}
	  #    Cycle 433  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(15) (No expect value) before TCK Leading-Edge; Shift-in Bit(15) (TDI = 0);}
	  #    Cycle 434  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(16) (No expect value) before TCK Leading-Edge; Shift-in Bit(16) (TDI = 0);}
	  #    Cycle 435  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(17) (No expect value) before TCK Leading-Edge; Shift-in Bit(17) (TDI = 0);}
	  #    Cycle 436  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(18) (No expect value) before TCK Leading-Edge; Shift-in Bit(18) (TDI = 0);}
	  #    Cycle 437  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(19) (No expect value) before TCK Leading-Edge; Shift-in Bit(19) (TDI = 0);}
	  #    Cycle 438  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(20) (No expect value) before TCK Leading-Edge; Shift-in Bit(20) (TDI = 0);}
	  #    Cycle 439  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(21) (No expect value) before TCK Leading-Edge; Shift-in Bit(21) (TDI = 0);}
	  #    Cycle 440  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(22) (No expect value) before TCK Leading-Edge; Shift-in Bit(22) (TDI = 0);}
	  #    Cycle 441  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(23) (No expect value) before TCK Leading-Edge; Shift-in Bit(23) (TDI = 0);}
	  #    Cycle 442  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(24) (No expect value) before TCK Leading-Edge; Shift-in Bit(24) (TDI = 0);}
	  #    Cycle 443  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(25) (No expect value) before TCK Leading-Edge; Shift-in Bit(25) (TDI = 0);}
	  #    Cycle 444  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(26) (No expect value) before TCK Leading-Edge; Shift-in Bit(26) (TDI = 0);}
	  #    Cycle 445  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(27) (No expect value) before TCK Leading-Edge; Shift-in Bit(27) (TDI = 0);}
	  #    Cycle 446  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(28) (No expect value) before TCK Leading-Edge; Shift-in Bit(28) (TDI = 0);}
	  #    Cycle 447  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(29) (No expect value) before TCK Leading-Edge; Shift-in Bit(29) (TDI = 0);}
	  #    Cycle 448  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(30) (No expect value) before TCK Leading-Edge; Shift-in Bit(30) (TDI = 0);}
	  #    Cycle 449  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(31) (No expect value) before TCK Leading-Edge; Shift-in Bit(31) (TDI = 0);}
	  #    Cycle 450  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(32) (No expect value) before TCK Leading-Edge; Shift-in Bit(32) (TDI = 0);}
	  #    Cycle 451  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(33) (No expect value) before TCK Leading-Edge; Shift-in Bit(33) (TDI = 0);}
	  #    Cycle 452  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(34) (No expect value) before TCK Leading-Edge; Shift-in Bit(34) (TDI = 0);}
	  #    Cycle 453  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(35) (No expect value) before TCK Leading-Edge; Shift-in Bit(35) (TDI = 0);}
	  #    Cycle 454  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(36) (No expect value) before TCK Leading-Edge; Shift-in Bit(36) (TDI = 0);}
	  #    Cycle 455  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(37) (No expect value) before TCK Leading-Edge; Shift-in Bit(37) (TDI = 0);}
	  #    Cycle 456  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(38) (No expect value) before TCK Leading-Edge; Shift-in Bit(38) (TDI = 0);}
	  #    Cycle 457  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(39) (No expect value) before TCK Leading-Edge; Shift-in Bit(39) (TDI = 0);}
	  #    Cycle 458  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(40) (No expect value) before TCK Leading-Edge; Shift-in Bit(40) (TDI = 0);}
	  #    Cycle 459  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(41) (No expect value) before TCK Leading-Edge; Shift-in Bit(41) (TDI = 0);}
	  #    Cycle 460  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(42) (No expect value) before TCK Leading-Edge; Shift-in Bit(42) (TDI = 0);}
	  #    Cycle 461  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(43) (No expect value) before TCK Leading-Edge; Shift-in Bit(43) (TDI = 0);}
	  #    Cycle 462  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(44) (No expect value) before TCK Leading-Edge; Shift-in Bit(44) (TDI = 0);}
	  #    Cycle 463  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(45) (No expect value) before TCK Leading-Edge; Shift-in Bit(45) (TDI = 1);}
	  #    Cycle 464  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(46) (No expect value) before TCK Leading-Edge; Shift-in Bit(46) (TDI = 0);}
	  #    Cycle 465  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(47) (No expect value) before TCK Leading-Edge; Shift-in Bit(47) (TDI = 0);}
	  #    Cycle 466  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(48) (No expect value) before TCK Leading-Edge; Shift-in Bit(48) (TDI = 0);}
	  #    Cycle 467  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(49) (No expect value) before TCK Leading-Edge; Shift-in Bit(49) (TDI = 0);}
	  #    Cycle 468  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(50) (No expect value) before TCK Leading-Edge; Shift-in Bit(50) (TDI = 0);}
	  #    Cycle 469  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(51) (No expect value) before TCK Leading-Edge; Shift-in Bit(51) (TDI = 0);}
	  #    Cycle 470  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(52) (No expect value) before TCK Leading-Edge; Shift-in Bit(52) (TDI = 0);}
	  #    Cycle 471  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(53) (No expect value) before TCK Leading-Edge; Shift-in Bit(53) (TDI = 0);}
	  #    Cycle 472  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(54) (No expect value) before TCK Leading-Edge; Shift-in Bit(54) (TDI = 0);}
	  #    Cycle 473  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(55) (No expect value) before TCK Leading-Edge; Shift-in Bit(55) (TDI = 0);}
	  #    Cycle 474  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(56) (No expect value) before TCK Leading-Edge; Shift-in Bit(56) (TDI = 0);}
	  #    Cycle 475  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(57) (No expect value) before TCK Leading-Edge; Shift-in Bit(57) (TDI = 0);}
	  #    Cycle 476  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(58) (No expect value) before TCK Leading-Edge; Shift-in Bit(58) (TDI = 0);}
	  #    Cycle 477  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(59) (No expect value) before TCK Leading-Edge; Shift-in Bit(59) (TDI = 0);}
	  #    Cycle 478  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(60) (No expect value) before TCK Leading-Edge; Shift-in Bit(60) (TDI = 0);}
	  #    Cycle 479  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(61) (No expect value) before TCK Leading-Edge; Shift-in Bit(61) (TDI = 0);}
	  #    Cycle 480  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(62) (No expect value) before TCK Leading-Edge; Shift-in Bit(62) (TDI = 0);}
	  #    Cycle 481  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(63) (No expect value) before TCK Leading-Edge; Shift-in Bit(63) (TDI = 0);}
	  #    Cycle 482  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(64) (No expect value) before TCK Leading-Edge; Shift-in Bit(64) (TDI = 0);}
	  #    Cycle 483  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(65) (No expect value) before TCK Leading-Edge; Shift-in Bit(65) (TDI = 0);}
	  #    Cycle 484  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(66) (No expect value) before TCK Leading-Edge; Shift-in Bit(66) (TDI = 0);}
	  #    Cycle 485  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(67) (No expect value) before TCK Leading-Edge; Shift-in Bit(67) (TDI = 0);}
	  #    Cycle 486  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(68) (No expect value) before TCK Leading-Edge; Shift-in Bit(68) (TDI = 0);}
	  #    Cycle 487  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(69) (No expect value) before TCK Leading-Edge; Shift-in Bit(69) (TDI = 0);}
	  #    Cycle 488  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(70) (No expect value) before TCK Leading-Edge; Shift-in Bit(70) (TDI = 0);}
	  #    Cycle 489  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(71) (No expect value) before TCK Leading-Edge; Shift-in Bit(71) (TDI = 0);}
	  #    Cycle 490  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(72) (No expect value) before TCK Leading-Edge; Shift-in Bit(72) (TDI = 0);}
	  #    Cycle 491  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(73) (No expect value) before TCK Leading-Edge; Shift-in Bit(73) (TDI = 0);}
	  #    Cycle 492  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(74) (No expect value) before TCK Leading-Edge; Shift-in Bit(74) (TDI = 0);}
	  #    Cycle 493  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(75) (No expect value) before TCK Leading-Edge; Shift-in Bit(75) (TDI = 0);}
	  #    Cycle 494  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(76) (No expect value) before TCK Leading-Edge; Shift-in Bit(76) (TDI = 0);}
	  #    Cycle 495  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(77) (No expect value) before TCK Leading-Edge; Shift-in Bit(77) (TDI = 0);}
	  #    Cycle 496  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(78) (No expect value) before TCK Leading-Edge; Shift-in Bit(78) (TDI = 0);}
	  #    Cycle 497  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(79) (No expect value) before TCK Leading-Edge; Shift-in Bit(79) (TDI = 0);}
	  #    Cycle 498  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(80) (No expect value) before TCK Leading-Edge; Shift-in Bit(80) (TDI = 0);}
	  #    Cycle 499  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(81) (No expect value) before TCK Leading-Edge; Shift-in Bit(81) (TDI = 0);}
	  #    Cycle 500  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(82) (No expect value) before TCK Leading-Edge; Shift-in Bit(82) (TDI = 0);}
	  #    Cycle 501  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(83) (No expect value) before TCK Leading-Edge; Shift-in Bit(83) (TDI = 0);}
	  #    Cycle 502  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(84) (No expect value) before TCK Leading-Edge; Shift-in Bit(84) (TDI = 0);}
	  #    Cycle 503  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(85) (No expect value) before TCK Leading-Edge; Shift-in Bit(85) (TDI = 0);}
	  #    Cycle 504  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(86) (No expect value) before TCK Leading-Edge; Shift-in Bit(86) (TDI = 0);}
	  #    Cycle 505  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(87) (No expect value) before TCK Leading-Edge; Shift-in Bit(87) (TDI = 0);}
	  #    Cycle 506  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(88) (No expect value) before TCK Leading-Edge; Shift-in Bit(88) (TDI = 0);}
	  #    Cycle 507  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(89) (No expect value) before TCK Leading-Edge; Shift-in Bit(89) (TDI = 0);}
	  #    Cycle 508  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(90) (No expect value) before TCK Leading-Edge; Shift-in Bit(90) (TDI = 0);}
	  #    Cycle 509  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(91) (No expect value) before TCK Leading-Edge; Shift-in Bit(91) (TDI = 0);}
	  #    Cycle 510  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(92) (No expect value) before TCK Leading-Edge; Shift-in Bit(92) (TDI = 0);}
	  #    Cycle 511  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(93) (No expect value) before TCK Leading-Edge; Shift-in Bit(93) (TDI = 0);}
	  #    Cycle 512  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(94) (No expect value) before TCK Leading-Edge; Shift-in Bit(94) (TDI = 0);}
	  #    Cycle 513  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(95) (No expect value) before TCK Leading-Edge; Shift-in Bit(95) (TDI = 0);}
	  #    Cycle 514  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(96) (No expect value) before TCK Leading-Edge; Shift-in Bit(96) (TDI = 0);}
	  #    Cycle 515  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(97) (No expect value) before TCK Leading-Edge; Shift-in Bit(97) (TDI = 0);}
	  #    Cycle 516  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(98) (No expect value) before TCK Leading-Edge; Shift-in Bit(98) (TDI = 0);}
	  #    Cycle 517  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(99) (No expect value) before TCK Leading-Edge; Shift-in Bit(99) (TDI = 0);}
	  #    Cycle 518  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(100) (No expect value) before TCK Leading-Edge; Shift-in Bit(100) (TDI = 0);}
	  #    Cycle 519  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(101) (No expect value) before TCK Leading-Edge; Shift-in Bit(101) (TDI = 0);}
	  #    Cycle 520  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(102) (No expect value) before TCK Leading-Edge; Shift-in Bit(102) (TDI = 0);}
	  #    Cycle 521  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(103) (No expect value) before TCK Leading-Edge; Shift-in Bit(103) (TDI = 0);}
	  #    Cycle 522  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(104) (No expect value) before TCK Leading-Edge; Shift-in Bit(104) (TDI = 0);}
	  #    Cycle 523  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(105) (No expect value) before TCK Leading-Edge; Shift-in Bit(105) (TDI = 0);}
	  #    Cycle 524  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(106) (No expect value) before TCK Leading-Edge; Shift-in Bit(106) (TDI = 0);}
	  #    Cycle 525  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(107) (No expect value) before TCK Leading-Edge; Shift-in Bit(107) (TDI = 0);}
	  #    Cycle 526  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(108) (No expect value) before TCK Leading-Edge; Shift-in Bit(108) (TDI = 0);}
	  #    Cycle 527  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(109) (No expect value) before TCK Leading-Edge; Shift-in Bit(109) (TDI = 0);}
	  #    Cycle 528  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(110) (No expect value) before TCK Leading-Edge; Shift-in Bit(110) (TDI = 0);}
	  #    Cycle 529  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(111) (No expect value) before TCK Leading-Edge; Shift-in Bit(111) (TDI = 0);}
	  #    Cycle 530  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(112) (No expect value) before TCK Leading-Edge; Shift-in Bit(112) (TDI = 0);}
	  #    Cycle 531  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(113) (No expect value) before TCK Leading-Edge; Shift-in Bit(113) (TDI = 0);}
	  #    Cycle 532  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(114) (No expect value) before TCK Leading-Edge; Shift-in Bit(114) (TDI = 0);}
	  #    Cycle 533  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(115) (No expect value) before TCK Leading-Edge; Shift-in Bit(115) (TDI = 0);}
	  #    Cycle 534  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(116) (No expect value) before TCK Leading-Edge; Shift-in Bit(116) (TDI = 0);}
	  #    Cycle 535  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(117) (No expect value) before TCK Leading-Edge; Shift-in Bit(117) (TDI = 0);}
	  #    Cycle 536  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(118) (No expect value) before TCK Leading-Edge; Shift-in Bit(118) (TDI = 0);}
	  #    Cycle 537  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(119) (No expect value) before TCK Leading-Edge; Shift-in Bit(119) (TDI = 0);}
	  #    Cycle 538  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(120) (No expect value) before TCK Leading-Edge; Shift-in Bit(120) (TDI = 0);}
	  #    Cycle 539  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(121) (No expect value) before TCK Leading-Edge; Shift-in Bit(121) (TDI = 0);}
	  #    Cycle 540  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(122) (No expect value) before TCK Leading-Edge; Shift-in Bit(122) (TDI = 0);}
	  #    Cycle 541  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(123) (No expect value) before TCK Leading-Edge; Shift-in Bit(123) (TDI = 0);}
	  #    Cycle 542  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(124) (No expect value) before TCK Leading-Edge; Shift-in Bit(124) (TDI = 0);}
	  #    Cycle 543  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(125) (No expect value) before TCK Leading-Edge; Shift-in Bit(125) (TDI = 0);}
	  #    Cycle 544  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(126) (No expect value) before TCK Leading-Edge; Shift-in Bit(126) (TDI = 0);}
	  #    Cycle 545  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(127) (No expect value) before TCK Leading-Edge; Shift-in Bit(127) (TDI = 0);}
	  #    Cycle 546  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(128) (No expect value) before TCK Leading-Edge; Shift-in Bit(128) (TDI = 0);}
	  #    Cycle 547  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(129) (No expect value) before TCK Leading-Edge; Shift-in Bit(129) (TDI = 0);}
	  #    Cycle 548  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(130) (No expect value) before TCK Leading-Edge; Shift-in Bit(130) (TDI = 0);}
	  #    Cycle 549  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(131) (No expect value) before TCK Leading-Edge; Shift-in Bit(131) (TDI = 0);}
	  #    Cycle 550  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(132) (No expect value) before TCK Leading-Edge; Shift-in Bit(132) (TDI = 0);}
	  #    Cycle 551  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(133) (No expect value) before TCK Leading-Edge; Shift-in Bit(133) (TDI = 0);}
	  #    Cycle 552  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(134) (No expect value) before TCK Leading-Edge; Shift-in Bit(134) (TDI = 0);}
	  #    Cycle 553  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(135) (No expect value) before TCK Leading-Edge; Shift-in Bit(135) (TDI = 0);}
	  #    Cycle 554  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(136) (No expect value) before TCK Leading-Edge; Shift-in Bit(136) (TDI = 0);}
	  #    Cycle 555  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(137) (No expect value) before TCK Leading-Edge; Shift-in Bit(137) (TDI = 0);}
	  #    Cycle 556  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(138) (No expect value) before TCK Leading-Edge; Shift-in Bit(138) (TDI = 0);}
	  #    Cycle 557  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(139) (No expect value) before TCK Leading-Edge; Shift-in Bit(139) (TDI = 0);}
	  #    Cycle 558  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(140) (No expect value) before TCK Leading-Edge; Shift-in Bit(140) (TDI = 0);}
	  #    Cycle 559  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(141) (No expect value) before TCK Leading-Edge; Shift-in Bit(141) (TDI = 0);}
	  #    Cycle 560  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(142) (No expect value) before TCK Leading-Edge; Shift-in Bit(142) (TDI = 0);}
	  #    Cycle 561  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(143) (No expect value) before TCK Leading-Edge; Shift-in Bit(143) (TDI = 0);}
	  #    Cycle 562  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(144) (No expect value) before TCK Leading-Edge; Shift-in Bit(144) (TDI = 0);}
	  #    Cycle 563  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(145) (No expect value) before TCK Leading-Edge; Shift-in Bit(145) (TDI = 0);}
	  #    Cycle 564  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(146) (No expect value) before TCK Leading-Edge; Shift-in Bit(146) (TDI = 0);}
	  #    Cycle 565  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(147) (No expect value) before TCK Leading-Edge; Shift-in Bit(147) (TDI = 0);}
	  #    Cycle 566  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(148) (No expect value) before TCK Leading-Edge; Shift-in Bit(148) (TDI = 0);}
	  #    Cycle 567  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(149) (No expect value) before TCK Leading-Edge; Shift-in Bit(149) (TDI = 0);}
	  #    Cycle 568  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(150) (No expect value) before TCK Leading-Edge; Shift-in Bit(150) (TDI = 0);}
	  #    Cycle 569  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(151) (No expect value) before TCK Leading-Edge; Shift-in Bit(151) (TDI = 0);}
	  #    Cycle 570  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(152) (No expect value) before TCK Leading-Edge; Shift-in Bit(152) (TDI = 0);}
	  #    Cycle 571  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(153) (No expect value) before TCK Leading-Edge; Shift-in Bit(153) (TDI = 0);}
	  #    Cycle 572  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(154) (No expect value) before TCK Leading-Edge; Shift-in Bit(154) (TDI = 0);}
	  #    Cycle 573  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(155) (No expect value) before TCK Leading-Edge; Shift-in Bit(155) (TDI = 0);}
	  #    Cycle 574  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(156) (No expect value) before TCK Leading-Edge; Shift-in Bit(156) (TDI = 0);}
	  #    Cycle 575  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(157) (No expect value) before TCK Leading-Edge; Shift-in Bit(157) (TDI = 0);}
	  #    Cycle 576  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(158) (No expect value) before TCK Leading-Edge; Shift-in Bit(158) (TDI = 0);}
	  #    Cycle 577  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(159) (No expect value) before TCK Leading-Edge; Shift-in Bit(159) (TDI = 0);}
	  #    Cycle 578  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(160) (No expect value) before TCK Leading-Edge; Shift-in Bit(160) (TDI = 0);}
	  #    Cycle 579  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(161) (No expect value) before TCK Leading-Edge; Shift-in Bit(161) (TDI = 0);}
	  #    Cycle 580  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Last-Tdo-Bit(162) (No expect value) before TCK Leading-Edge; Shift-in Last Dr Bit (TDI = 0) & Enter Exit 1-Dr}
	  #    Cycle 581  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Update Dr}
	  #    Cycle 582  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Idle}
	  #    Cycle 583  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{"select crm chain IR 17'h15507"}
{Next Cycle Enter Select-Dr}
	  #    Cycle 584  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Select-Ir}
	  #    Cycle 585  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Capture-Ir}
	  #    Cycle 586  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Shift-Ir}
	  #    Cycle 587  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out First-Tdo-Bit(0) (No expect value) before TCK Leading-Edge ,total is <X X X X X X X X X X X X X X X X X>; Shift-in First Bit (TDI = 1) of Ir <1 0 1 0 1 0 1 0 1 0 0 0 0 0 1 1 1>;}
	  #    Cycle 588  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1) (No expect value) before TCK Leading-Edge; Shift-in Bit(1) (TDI = 1);}
	  #    Cycle 589  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(2) (No expect value) before TCK Leading-Edge; Shift-in Bit(2) (TDI = 1);}
	  #    Cycle 590  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(3) (No expect value) before TCK Leading-Edge; Shift-in Bit(3) (TDI = 0);}
	  #    Cycle 591  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(4) (No expect value) before TCK Leading-Edge; Shift-in Bit(4) (TDI = 0);}
	  #    Cycle 592  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(5) (No expect value) before TCK Leading-Edge; Shift-in Bit(5) (TDI = 0);}
	  #    Cycle 593  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(6) (No expect value) before TCK Leading-Edge; Shift-in Bit(6) (TDI = 0);}
	  #    Cycle 594  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(7) (No expect value) before TCK Leading-Edge; Shift-in Bit(7) (TDI = 0);}
	  #    Cycle 595  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(8) (No expect value) before TCK Leading-Edge; Shift-in Bit(8) (TDI = 1);}
	  #    Cycle 596  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(9) (No expect value) before TCK Leading-Edge; Shift-in Bit(9) (TDI = 0);}
	  #    Cycle 597  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(10) (No expect value) before TCK Leading-Edge; Shift-in Bit(10) (TDI = 1);}
	  #    Cycle 598  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(11) (No expect value) before TCK Leading-Edge; Shift-in Bit(11) (TDI = 0);}
	  #    Cycle 599  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(12) (No expect value) before TCK Leading-Edge; Shift-in Bit(12) (TDI = 1);}
	  #    Cycle 600  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(13) (No expect value) before TCK Leading-Edge; Shift-in Bit(13) (TDI = 0);}
	  #    Cycle 601  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(14) (No expect value) before TCK Leading-Edge; Shift-in Bit(14) (TDI = 1);}
	  #    Cycle 602  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(15) (No expect value) before TCK Leading-Edge; Shift-in Bit(15) (TDI = 0);}
	  #    Cycle 603  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Last-Tdo-Bit(16) (No expect value) before TCK Leading-Edge; Shift-in Last Ir Bit (TDI = 1) & Enter Exit 1-Ir}
	  #    Cycle 604  Begin:
	vector (+,chip_test) :=[1 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Update Ir}
	  #    Cycle 605  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Idle}
	  #    Cycle 606  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Select-Dr}
	  #    Cycle 607  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Capture-Dr}
	  #    Cycle 608  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Shift-Dr}
	  #    Cycle 609  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out First-Tdo-Bit(0) (No expect value) before TCK Leading-Edge ,total is <X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X>; Shift-in First Bit (TDI = 0) of Dr <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;}
	  #    Cycle 610  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1) (No expect value) before TCK Leading-Edge; Shift-in Bit(1) (TDI = 0);}
	  #    Cycle 611  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(2) (No expect value) before TCK Leading-Edge; Shift-in Bit(2) (TDI = 0);}
	  #    Cycle 612  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(3) (No expect value) before TCK Leading-Edge; Shift-in Bit(3) (TDI = 0);}
	  #    Cycle 613  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(4) (No expect value) before TCK Leading-Edge; Shift-in Bit(4) (TDI = 0);}
	  #    Cycle 614  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(5) (No expect value) before TCK Leading-Edge; Shift-in Bit(5) (TDI = 0);}
	  #    Cycle 615  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(6) (No expect value) before TCK Leading-Edge; Shift-in Bit(6) (TDI = 0);}
	  #    Cycle 616  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(7) (No expect value) before TCK Leading-Edge; Shift-in Bit(7) (TDI = 0);}
	  #    Cycle 617  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(8) (No expect value) before TCK Leading-Edge; Shift-in Bit(8) (TDI = 0);}
	  #    Cycle 618  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(9) (No expect value) before TCK Leading-Edge; Shift-in Bit(9) (TDI = 0);}
	  #    Cycle 619  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(10) (No expect value) before TCK Leading-Edge; Shift-in Bit(10) (TDI = 0);}
	  #    Cycle 620  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(11) (No expect value) before TCK Leading-Edge; Shift-in Bit(11) (TDI = 0);}
	  #    Cycle 621  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(12) (No expect value) before TCK Leading-Edge; Shift-in Bit(12) (TDI = 0);}
	  #    Cycle 622  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(13) (No expect value) before TCK Leading-Edge; Shift-in Bit(13) (TDI = 0);}
	  #    Cycle 623  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(14) (No expect value) before TCK Leading-Edge; Shift-in Bit(14) (TDI = 0);}
	  #    Cycle 624  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(15) (No expect value) before TCK Leading-Edge; Shift-in Bit(15) (TDI = 0);}
	  #    Cycle 625  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(16) (No expect value) before TCK Leading-Edge; Shift-in Bit(16) (TDI = 0);}
	  #    Cycle 626  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(17) (No expect value) before TCK Leading-Edge; Shift-in Bit(17) (TDI = 0);}
	  #    Cycle 627  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(18) (No expect value) before TCK Leading-Edge; Shift-in Bit(18) (TDI = 0);}
	  #    Cycle 628  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(19) (No expect value) before TCK Leading-Edge; Shift-in Bit(19) (TDI = 0);}
	  #    Cycle 629  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(20) (No expect value) before TCK Leading-Edge; Shift-in Bit(20) (TDI = 0);}
	  #    Cycle 630  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(21) (No expect value) before TCK Leading-Edge; Shift-in Bit(21) (TDI = 0);}
	  #    Cycle 631  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(22) (No expect value) before TCK Leading-Edge; Shift-in Bit(22) (TDI = 0);}
	  #    Cycle 632  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(23) (No expect value) before TCK Leading-Edge; Shift-in Bit(23) (TDI = 0);}
	  #    Cycle 633  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(24) (No expect value) before TCK Leading-Edge; Shift-in Bit(24) (TDI = 0);}
	  #    Cycle 634  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(25) (No expect value) before TCK Leading-Edge; Shift-in Bit(25) (TDI = 0);}
	  #    Cycle 635  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(26) (No expect value) before TCK Leading-Edge; Shift-in Bit(26) (TDI = 0);}
	  #    Cycle 636  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(27) (No expect value) before TCK Leading-Edge; Shift-in Bit(27) (TDI = 0);}
	  #    Cycle 637  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(28) (No expect value) before TCK Leading-Edge; Shift-in Bit(28) (TDI = 0);}
	  #    Cycle 638  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(29) (No expect value) before TCK Leading-Edge; Shift-in Bit(29) (TDI = 0);}
	  #    Cycle 639  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(30) (No expect value) before TCK Leading-Edge; Shift-in Bit(30) (TDI = 0);}
	  #    Cycle 640  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(31) (No expect value) before TCK Leading-Edge; Shift-in Bit(31) (TDI = 0);}
	  #    Cycle 641  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(32) (No expect value) before TCK Leading-Edge; Shift-in Bit(32) (TDI = 0);}
	  #    Cycle 642  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(33) (No expect value) before TCK Leading-Edge; Shift-in Bit(33) (TDI = 0);}
	  #    Cycle 643  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(34) (No expect value) before TCK Leading-Edge; Shift-in Bit(34) (TDI = 0);}
	  #    Cycle 644  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(35) (No expect value) before TCK Leading-Edge; Shift-in Bit(35) (TDI = 0);}
	  #    Cycle 645  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(36) (No expect value) before TCK Leading-Edge; Shift-in Bit(36) (TDI = 0);}
	  #    Cycle 646  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(37) (No expect value) before TCK Leading-Edge; Shift-in Bit(37) (TDI = 0);}
	  #    Cycle 647  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(38) (No expect value) before TCK Leading-Edge; Shift-in Bit(38) (TDI = 0);}
	  #    Cycle 648  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(39) (No expect value) before TCK Leading-Edge; Shift-in Bit(39) (TDI = 0);}
	  #    Cycle 649  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(40) (No expect value) before TCK Leading-Edge; Shift-in Bit(40) (TDI = 0);}
	  #    Cycle 650  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(41) (No expect value) before TCK Leading-Edge; Shift-in Bit(41) (TDI = 0);}
	  #    Cycle 651  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(42) (No expect value) before TCK Leading-Edge; Shift-in Bit(42) (TDI = 0);}
	  #    Cycle 652  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(43) (No expect value) before TCK Leading-Edge; Shift-in Bit(43) (TDI = 0);}
	  #    Cycle 653  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(44) (No expect value) before TCK Leading-Edge; Shift-in Bit(44) (TDI = 0);}
	  #    Cycle 654  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(45) (No expect value) before TCK Leading-Edge; Shift-in Bit(45) (TDI = 0);}
	  #    Cycle 655  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(46) (No expect value) before TCK Leading-Edge; Shift-in Bit(46) (TDI = 0);}
	  #    Cycle 656  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(47) (No expect value) before TCK Leading-Edge; Shift-in Bit(47) (TDI = 0);}
	  #    Cycle 657  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(48) (No expect value) before TCK Leading-Edge; Shift-in Bit(48) (TDI = 0);}
	  #    Cycle 658  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(49) (No expect value) before TCK Leading-Edge; Shift-in Bit(49) (TDI = 0);}
	  #    Cycle 659  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(50) (No expect value) before TCK Leading-Edge; Shift-in Bit(50) (TDI = 0);}
	  #    Cycle 660  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(51) (No expect value) before TCK Leading-Edge; Shift-in Bit(51) (TDI = 0);}
	  #    Cycle 661  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(52) (No expect value) before TCK Leading-Edge; Shift-in Bit(52) (TDI = 0);}
	  #    Cycle 662  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(53) (No expect value) before TCK Leading-Edge; Shift-in Bit(53) (TDI = 0);}
	  #    Cycle 663  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(54) (No expect value) before TCK Leading-Edge; Shift-in Bit(54) (TDI = 0);}
	  #    Cycle 664  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(55) (No expect value) before TCK Leading-Edge; Shift-in Bit(55) (TDI = 0);}
	  #    Cycle 665  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(56) (No expect value) before TCK Leading-Edge; Shift-in Bit(56) (TDI = 0);}
	  #    Cycle 666  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(57) (No expect value) before TCK Leading-Edge; Shift-in Bit(57) (TDI = 0);}
	  #    Cycle 667  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(58) (No expect value) before TCK Leading-Edge; Shift-in Bit(58) (TDI = 0);}
	  #    Cycle 668  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(59) (No expect value) before TCK Leading-Edge; Shift-in Bit(59) (TDI = 0);}
	  #    Cycle 669  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(60) (No expect value) before TCK Leading-Edge; Shift-in Bit(60) (TDI = 0);}
	  #    Cycle 670  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(61) (No expect value) before TCK Leading-Edge; Shift-in Bit(61) (TDI = 0);}
	  #    Cycle 671  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(62) (No expect value) before TCK Leading-Edge; Shift-in Bit(62) (TDI = 0);}
	  #    Cycle 672  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(63) (No expect value) before TCK Leading-Edge; Shift-in Bit(63) (TDI = 0);}
	  #    Cycle 673  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(64) (No expect value) before TCK Leading-Edge; Shift-in Bit(64) (TDI = 0);}
	  #    Cycle 674  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(65) (No expect value) before TCK Leading-Edge; Shift-in Bit(65) (TDI = 0);}
	  #    Cycle 675  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(66) (No expect value) before TCK Leading-Edge; Shift-in Bit(66) (TDI = 0);}
	  #    Cycle 676  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(67) (No expect value) before TCK Leading-Edge; Shift-in Bit(67) (TDI = 0);}
	  #    Cycle 677  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(68) (No expect value) before TCK Leading-Edge; Shift-in Bit(68) (TDI = 0);}
	  #    Cycle 678  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(69) (No expect value) before TCK Leading-Edge; Shift-in Bit(69) (TDI = 0);}
	  #    Cycle 679  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(70) (No expect value) before TCK Leading-Edge; Shift-in Bit(70) (TDI = 0);}
	  #    Cycle 680  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(71) (No expect value) before TCK Leading-Edge; Shift-in Bit(71) (TDI = 0);}
	  #    Cycle 681  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(72) (No expect value) before TCK Leading-Edge; Shift-in Bit(72) (TDI = 0);}
	  #    Cycle 682  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(73) (No expect value) before TCK Leading-Edge; Shift-in Bit(73) (TDI = 0);}
	  #    Cycle 683  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(74) (No expect value) before TCK Leading-Edge; Shift-in Bit(74) (TDI = 0);}
	  #    Cycle 684  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(75) (No expect value) before TCK Leading-Edge; Shift-in Bit(75) (TDI = 0);}
	  #    Cycle 685  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(76) (No expect value) before TCK Leading-Edge; Shift-in Bit(76) (TDI = 0);}
	  #    Cycle 686  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(77) (No expect value) before TCK Leading-Edge; Shift-in Bit(77) (TDI = 0);}
	  #    Cycle 687  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(78) (No expect value) before TCK Leading-Edge; Shift-in Bit(78) (TDI = 0);}
	  #    Cycle 688  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(79) (No expect value) before TCK Leading-Edge; Shift-in Bit(79) (TDI = 0);}
	  #    Cycle 689  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(80) (No expect value) before TCK Leading-Edge; Shift-in Bit(80) (TDI = 0);}
	  #    Cycle 690  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(81) (No expect value) before TCK Leading-Edge; Shift-in Bit(81) (TDI = 0);}
	  #    Cycle 691  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(82) (No expect value) before TCK Leading-Edge; Shift-in Bit(82) (TDI = 0);}
	  #    Cycle 692  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(83) (No expect value) before TCK Leading-Edge; Shift-in Bit(83) (TDI = 0);}
	  #    Cycle 693  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(84) (No expect value) before TCK Leading-Edge; Shift-in Bit(84) (TDI = 0);}
	  #    Cycle 694  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(85) (No expect value) before TCK Leading-Edge; Shift-in Bit(85) (TDI = 0);}
	  #    Cycle 695  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(86) (No expect value) before TCK Leading-Edge; Shift-in Bit(86) (TDI = 0);}
	  #    Cycle 696  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(87) (No expect value) before TCK Leading-Edge; Shift-in Bit(87) (TDI = 0);}
	  #    Cycle 697  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(88) (No expect value) before TCK Leading-Edge; Shift-in Bit(88) (TDI = 0);}
	  #    Cycle 698  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(89) (No expect value) before TCK Leading-Edge; Shift-in Bit(89) (TDI = 0);}
	  #    Cycle 699  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(90) (No expect value) before TCK Leading-Edge; Shift-in Bit(90) (TDI = 0);}
	  #    Cycle 700  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(91) (No expect value) before TCK Leading-Edge; Shift-in Bit(91) (TDI = 0);}
	  #    Cycle 701  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(92) (No expect value) before TCK Leading-Edge; Shift-in Bit(92) (TDI = 0);}
	  #    Cycle 702  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(93) (No expect value) before TCK Leading-Edge; Shift-in Bit(93) (TDI = 0);}
	  #    Cycle 703  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(94) (No expect value) before TCK Leading-Edge; Shift-in Bit(94) (TDI = 0);}
	  #    Cycle 704  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(95) (No expect value) before TCK Leading-Edge; Shift-in Bit(95) (TDI = 0);}
	  #    Cycle 705  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(96) (No expect value) before TCK Leading-Edge; Shift-in Bit(96) (TDI = 0);}
	  #    Cycle 706  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(97) (No expect value) before TCK Leading-Edge; Shift-in Bit(97) (TDI = 0);}
	  #    Cycle 707  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(98) (No expect value) before TCK Leading-Edge; Shift-in Bit(98) (TDI = 0);}
	  #    Cycle 708  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(99) (No expect value) before TCK Leading-Edge; Shift-in Bit(99) (TDI = 0);}
	  #    Cycle 709  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(100) (No expect value) before TCK Leading-Edge; Shift-in Bit(100) (TDI = 0);}
	  #    Cycle 710  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(101) (No expect value) before TCK Leading-Edge; Shift-in Bit(101) (TDI = 0);}
	  #    Cycle 711  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(102) (No expect value) before TCK Leading-Edge; Shift-in Bit(102) (TDI = 0);}
	  #    Cycle 712  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(103) (No expect value) before TCK Leading-Edge; Shift-in Bit(103) (TDI = 0);}
	  #    Cycle 713  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(104) (No expect value) before TCK Leading-Edge; Shift-in Bit(104) (TDI = 0);}
	  #    Cycle 714  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(105) (No expect value) before TCK Leading-Edge; Shift-in Bit(105) (TDI = 0);}
	  #    Cycle 715  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(106) (No expect value) before TCK Leading-Edge; Shift-in Bit(106) (TDI = 0);}
	  #    Cycle 716  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(107) (No expect value) before TCK Leading-Edge; Shift-in Bit(107) (TDI = 0);}
	  #    Cycle 717  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(108) (No expect value) before TCK Leading-Edge; Shift-in Bit(108) (TDI = 0);}
	  #    Cycle 718  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(109) (No expect value) before TCK Leading-Edge; Shift-in Bit(109) (TDI = 0);}
	  #    Cycle 719  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(110) (No expect value) before TCK Leading-Edge; Shift-in Bit(110) (TDI = 0);}
	  #    Cycle 720  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(111) (No expect value) before TCK Leading-Edge; Shift-in Bit(111) (TDI = 0);}
	  #    Cycle 721  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(112) (No expect value) before TCK Leading-Edge; Shift-in Bit(112) (TDI = 0);}
	  #    Cycle 722  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(113) (No expect value) before TCK Leading-Edge; Shift-in Bit(113) (TDI = 0);}
	  #    Cycle 723  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(114) (No expect value) before TCK Leading-Edge; Shift-in Bit(114) (TDI = 0);}
	  #    Cycle 724  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(115) (No expect value) before TCK Leading-Edge; Shift-in Bit(115) (TDI = 0);}
	  #    Cycle 725  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(116) (No expect value) before TCK Leading-Edge; Shift-in Bit(116) (TDI = 0);}
	  #    Cycle 726  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(117) (No expect value) before TCK Leading-Edge; Shift-in Bit(117) (TDI = 0);}
	  #    Cycle 727  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(118) (No expect value) before TCK Leading-Edge; Shift-in Bit(118) (TDI = 0);}
	  #    Cycle 728  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(119) (No expect value) before TCK Leading-Edge; Shift-in Bit(119) (TDI = 0);}
	  #    Cycle 729  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(120) (No expect value) before TCK Leading-Edge; Shift-in Bit(120) (TDI = 0);}
	  #    Cycle 730  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(121) (No expect value) before TCK Leading-Edge; Shift-in Bit(121) (TDI = 0);}
	  #    Cycle 731  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(122) (No expect value) before TCK Leading-Edge; Shift-in Bit(122) (TDI = 0);}
	  #    Cycle 732  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(123) (No expect value) before TCK Leading-Edge; Shift-in Bit(123) (TDI = 0);}
	  #    Cycle 733  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(124) (No expect value) before TCK Leading-Edge; Shift-in Bit(124) (TDI = 0);}
	  #    Cycle 734  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(125) (No expect value) before TCK Leading-Edge; Shift-in Bit(125) (TDI = 0);}
	  #    Cycle 735  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(126) (No expect value) before TCK Leading-Edge; Shift-in Bit(126) (TDI = 0);}
	  #    Cycle 736  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(127) (No expect value) before TCK Leading-Edge; Shift-in Bit(127) (TDI = 0);}
	  #    Cycle 737  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(128) (No expect value) before TCK Leading-Edge; Shift-in Bit(128) (TDI = 0);}
	  #    Cycle 738  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(129) (No expect value) before TCK Leading-Edge; Shift-in Bit(129) (TDI = 0);}
	  #    Cycle 739  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(130) (No expect value) before TCK Leading-Edge; Shift-in Bit(130) (TDI = 0);}
	  #    Cycle 740  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(131) (No expect value) before TCK Leading-Edge; Shift-in Bit(131) (TDI = 0);}
	  #    Cycle 741  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(132) (No expect value) before TCK Leading-Edge; Shift-in Bit(132) (TDI = 0);}
	  #    Cycle 742  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(133) (No expect value) before TCK Leading-Edge; Shift-in Bit(133) (TDI = 0);}
	  #    Cycle 743  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(134) (No expect value) before TCK Leading-Edge; Shift-in Bit(134) (TDI = 0);}
	  #    Cycle 744  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(135) (No expect value) before TCK Leading-Edge; Shift-in Bit(135) (TDI = 0);}
	  #    Cycle 745  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(136) (No expect value) before TCK Leading-Edge; Shift-in Bit(136) (TDI = 0);}
	  #    Cycle 746  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(137) (No expect value) before TCK Leading-Edge; Shift-in Bit(137) (TDI = 0);}
	  #    Cycle 747  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(138) (No expect value) before TCK Leading-Edge; Shift-in Bit(138) (TDI = 0);}
	  #    Cycle 748  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(139) (No expect value) before TCK Leading-Edge; Shift-in Bit(139) (TDI = 0);}
	  #    Cycle 749  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(140) (No expect value) before TCK Leading-Edge; Shift-in Bit(140) (TDI = 0);}
	  #    Cycle 750  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(141) (No expect value) before TCK Leading-Edge; Shift-in Bit(141) (TDI = 0);}
	  #    Cycle 751  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(142) (No expect value) before TCK Leading-Edge; Shift-in Bit(142) (TDI = 0);}
	  #    Cycle 752  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(143) (No expect value) before TCK Leading-Edge; Shift-in Bit(143) (TDI = 0);}
	  #    Cycle 753  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(144) (No expect value) before TCK Leading-Edge; Shift-in Bit(144) (TDI = 0);}
	  #    Cycle 754  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(145) (No expect value) before TCK Leading-Edge; Shift-in Bit(145) (TDI = 0);}
	  #    Cycle 755  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(146) (No expect value) before TCK Leading-Edge; Shift-in Bit(146) (TDI = 0);}
	  #    Cycle 756  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(147) (No expect value) before TCK Leading-Edge; Shift-in Bit(147) (TDI = 0);}
	  #    Cycle 757  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(148) (No expect value) before TCK Leading-Edge; Shift-in Bit(148) (TDI = 0);}
	  #    Cycle 758  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(149) (No expect value) before TCK Leading-Edge; Shift-in Bit(149) (TDI = 0);}
	  #    Cycle 759  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(150) (No expect value) before TCK Leading-Edge; Shift-in Bit(150) (TDI = 0);}
	  #    Cycle 760  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(151) (No expect value) before TCK Leading-Edge; Shift-in Bit(151) (TDI = 0);}
	  #    Cycle 761  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(152) (No expect value) before TCK Leading-Edge; Shift-in Bit(152) (TDI = 0);}
	  #    Cycle 762  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(153) (No expect value) before TCK Leading-Edge; Shift-in Bit(153) (TDI = 0);}
	  #    Cycle 763  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(154) (No expect value) before TCK Leading-Edge; Shift-in Bit(154) (TDI = 0);}
	  #    Cycle 764  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(155) (No expect value) before TCK Leading-Edge; Shift-in Bit(155) (TDI = 0);}
	  #    Cycle 765  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(156) (No expect value) before TCK Leading-Edge; Shift-in Bit(156) (TDI = 0);}
	  #    Cycle 766  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(157) (No expect value) before TCK Leading-Edge; Shift-in Bit(157) (TDI = 0);}
	  #    Cycle 767  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(158) (No expect value) before TCK Leading-Edge; Shift-in Bit(158) (TDI = 0);}
	  #    Cycle 768  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(159) (No expect value) before TCK Leading-Edge; Shift-in Bit(159) (TDI = 0);}
	  #    Cycle 769  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(160) (No expect value) before TCK Leading-Edge; Shift-in Bit(160) (TDI = 0);}
	  #    Cycle 770  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(161) (No expect value) before TCK Leading-Edge; Shift-in Bit(161) (TDI = 0);}
	  #    Cycle 771  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(162) (No expect value) before TCK Leading-Edge; Shift-in Bit(162) (TDI = 0);}
	  #    Cycle 772  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(163) (No expect value) before TCK Leading-Edge; Shift-in Bit(163) (TDI = 0);}
	  #    Cycle 773  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(164) (No expect value) before TCK Leading-Edge; Shift-in Bit(164) (TDI = 0);}
	  #    Cycle 774  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(165) (No expect value) before TCK Leading-Edge; Shift-in Bit(165) (TDI = 0);}
	  #    Cycle 775  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(166) (No expect value) before TCK Leading-Edge; Shift-in Bit(166) (TDI = 0);}
	  #    Cycle 776  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(167) (No expect value) before TCK Leading-Edge; Shift-in Bit(167) (TDI = 0);}
	  #    Cycle 777  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(168) (No expect value) before TCK Leading-Edge; Shift-in Bit(168) (TDI = 0);}
	  #    Cycle 778  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(169) (No expect value) before TCK Leading-Edge; Shift-in Bit(169) (TDI = 0);}
	  #    Cycle 779  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(170) (No expect value) before TCK Leading-Edge; Shift-in Bit(170) (TDI = 0);}
	  #    Cycle 780  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(171) (No expect value) before TCK Leading-Edge; Shift-in Bit(171) (TDI = 0);}
	  #    Cycle 781  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(172) (No expect value) before TCK Leading-Edge; Shift-in Bit(172) (TDI = 0);}
	  #    Cycle 782  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(173) (No expect value) before TCK Leading-Edge; Shift-in Bit(173) (TDI = 0);}
	  #    Cycle 783  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(174) (No expect value) before TCK Leading-Edge; Shift-in Bit(174) (TDI = 0);}
	  #    Cycle 784  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(175) (No expect value) before TCK Leading-Edge; Shift-in Bit(175) (TDI = 0);}
	  #    Cycle 785  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(176) (No expect value) before TCK Leading-Edge; Shift-in Bit(176) (TDI = 0);}
	  #    Cycle 786  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(177) (No expect value) before TCK Leading-Edge; Shift-in Bit(177) (TDI = 0);}
	  #    Cycle 787  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(178) (No expect value) before TCK Leading-Edge; Shift-in Bit(178) (TDI = 0);}
	  #    Cycle 788  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(179) (No expect value) before TCK Leading-Edge; Shift-in Bit(179) (TDI = 0);}
	  #    Cycle 789  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(180) (No expect value) before TCK Leading-Edge; Shift-in Bit(180) (TDI = 0);}
	  #    Cycle 790  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(181) (No expect value) before TCK Leading-Edge; Shift-in Bit(181) (TDI = 0);}
	  #    Cycle 791  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(182) (No expect value) before TCK Leading-Edge; Shift-in Bit(182) (TDI = 0);}
	  #    Cycle 792  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(183) (No expect value) before TCK Leading-Edge; Shift-in Bit(183) (TDI = 0);}
	  #    Cycle 793  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(184) (No expect value) before TCK Leading-Edge; Shift-in Bit(184) (TDI = 0);}
	  #    Cycle 794  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(185) (No expect value) before TCK Leading-Edge; Shift-in Bit(185) (TDI = 0);}
	  #    Cycle 795  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(186) (No expect value) before TCK Leading-Edge; Shift-in Bit(186) (TDI = 0);}
	  #    Cycle 796  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(187) (No expect value) before TCK Leading-Edge; Shift-in Bit(187) (TDI = 0);}
	  #    Cycle 797  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(188) (No expect value) before TCK Leading-Edge; Shift-in Bit(188) (TDI = 0);}
	  #    Cycle 798  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(189) (No expect value) before TCK Leading-Edge; Shift-in Bit(189) (TDI = 0);}
	  #    Cycle 799  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(190) (No expect value) before TCK Leading-Edge; Shift-in Bit(190) (TDI = 0);}
	  #    Cycle 800  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(191) (No expect value) before TCK Leading-Edge; Shift-in Bit(191) (TDI = 0);}
	  #    Cycle 801  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(192) (No expect value) before TCK Leading-Edge; Shift-in Bit(192) (TDI = 0);}
	  #    Cycle 802  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(193) (No expect value) before TCK Leading-Edge; Shift-in Bit(193) (TDI = 0);}
	  #    Cycle 803  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(194) (No expect value) before TCK Leading-Edge; Shift-in Bit(194) (TDI = 0);}
	  #    Cycle 804  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(195) (No expect value) before TCK Leading-Edge; Shift-in Bit(195) (TDI = 0);}
	  #    Cycle 805  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(196) (No expect value) before TCK Leading-Edge; Shift-in Bit(196) (TDI = 0);}
	  #    Cycle 806  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(197) (No expect value) before TCK Leading-Edge; Shift-in Bit(197) (TDI = 0);}
	  #    Cycle 807  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(198) (No expect value) before TCK Leading-Edge; Shift-in Bit(198) (TDI = 0);}
	  #    Cycle 808  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(199) (No expect value) before TCK Leading-Edge; Shift-in Bit(199) (TDI = 0);}
	  #    Cycle 809  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(200) (No expect value) before TCK Leading-Edge; Shift-in Bit(200) (TDI = 0);}
	  #    Cycle 810  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(201) (No expect value) before TCK Leading-Edge; Shift-in Bit(201) (TDI = 0);}
	  #    Cycle 811  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(202) (No expect value) before TCK Leading-Edge; Shift-in Bit(202) (TDI = 0);}
	  #    Cycle 812  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(203) (No expect value) before TCK Leading-Edge; Shift-in Bit(203) (TDI = 0);}
	  #    Cycle 813  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(204) (No expect value) before TCK Leading-Edge; Shift-in Bit(204) (TDI = 0);}
	  #    Cycle 814  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(205) (No expect value) before TCK Leading-Edge; Shift-in Bit(205) (TDI = 0);}
	  #    Cycle 815  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(206) (No expect value) before TCK Leading-Edge; Shift-in Bit(206) (TDI = 0);}
	  #    Cycle 816  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(207) (No expect value) before TCK Leading-Edge; Shift-in Bit(207) (TDI = 0);}
	  #    Cycle 817  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(208) (No expect value) before TCK Leading-Edge; Shift-in Bit(208) (TDI = 0);}
	  #    Cycle 818  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(209) (No expect value) before TCK Leading-Edge; Shift-in Bit(209) (TDI = 0);}
	  #    Cycle 819  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(210) (No expect value) before TCK Leading-Edge; Shift-in Bit(210) (TDI = 0);}
	  #    Cycle 820  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(211) (No expect value) before TCK Leading-Edge; Shift-in Bit(211) (TDI = 0);}
	  #    Cycle 821  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(212) (No expect value) before TCK Leading-Edge; Shift-in Bit(212) (TDI = 0);}
	  #    Cycle 822  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(213) (No expect value) before TCK Leading-Edge; Shift-in Bit(213) (TDI = 0);}
	  #    Cycle 823  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(214) (No expect value) before TCK Leading-Edge; Shift-in Bit(214) (TDI = 0);}
	  #    Cycle 824  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(215) (No expect value) before TCK Leading-Edge; Shift-in Bit(215) (TDI = 0);}
	  #    Cycle 825  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(216) (No expect value) before TCK Leading-Edge; Shift-in Bit(216) (TDI = 0);}
	  #    Cycle 826  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(217) (No expect value) before TCK Leading-Edge; Shift-in Bit(217) (TDI = 0);}
	  #    Cycle 827  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(218) (No expect value) before TCK Leading-Edge; Shift-in Bit(218) (TDI = 0);}
	  #    Cycle 828  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(219) (No expect value) before TCK Leading-Edge; Shift-in Bit(219) (TDI = 0);}
	  #    Cycle 829  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(220) (No expect value) before TCK Leading-Edge; Shift-in Bit(220) (TDI = 0);}
	  #    Cycle 830  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(221) (No expect value) before TCK Leading-Edge; Shift-in Bit(221) (TDI = 0);}
	  #    Cycle 831  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(222) (No expect value) before TCK Leading-Edge; Shift-in Bit(222) (TDI = 0);}
	  #    Cycle 832  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(223) (No expect value) before TCK Leading-Edge; Shift-in Bit(223) (TDI = 0);}
	  #    Cycle 833  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(224) (No expect value) before TCK Leading-Edge; Shift-in Bit(224) (TDI = 0);}
	  #    Cycle 834  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(225) (No expect value) before TCK Leading-Edge; Shift-in Bit(225) (TDI = 0);}
	  #    Cycle 835  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(226) (No expect value) before TCK Leading-Edge; Shift-in Bit(226) (TDI = 0);}
	  #    Cycle 836  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(227) (No expect value) before TCK Leading-Edge; Shift-in Bit(227) (TDI = 0);}
	  #    Cycle 837  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(228) (No expect value) before TCK Leading-Edge; Shift-in Bit(228) (TDI = 0);}
	  #    Cycle 838  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(229) (No expect value) before TCK Leading-Edge; Shift-in Bit(229) (TDI = 0);}
	  #    Cycle 839  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(230) (No expect value) before TCK Leading-Edge; Shift-in Bit(230) (TDI = 0);}
	  #    Cycle 840  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(231) (No expect value) before TCK Leading-Edge; Shift-in Bit(231) (TDI = 0);}
	  #    Cycle 841  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(232) (No expect value) before TCK Leading-Edge; Shift-in Bit(232) (TDI = 0);}
	  #    Cycle 842  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(233) (No expect value) before TCK Leading-Edge; Shift-in Bit(233) (TDI = 0);}
	  #    Cycle 843  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(234) (No expect value) before TCK Leading-Edge; Shift-in Bit(234) (TDI = 0);}
	  #    Cycle 844  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(235) (No expect value) before TCK Leading-Edge; Shift-in Bit(235) (TDI = 0);}
	  #    Cycle 845  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(236) (No expect value) before TCK Leading-Edge; Shift-in Bit(236) (TDI = 0);}
	  #    Cycle 846  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(237) (No expect value) before TCK Leading-Edge; Shift-in Bit(237) (TDI = 0);}
	  #    Cycle 847  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(238) (No expect value) before TCK Leading-Edge; Shift-in Bit(238) (TDI = 0);}
	  #    Cycle 848  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(239) (No expect value) before TCK Leading-Edge; Shift-in Bit(239) (TDI = 0);}
	  #    Cycle 849  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(240) (No expect value) before TCK Leading-Edge; Shift-in Bit(240) (TDI = 0);}
	  #    Cycle 850  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(241) (No expect value) before TCK Leading-Edge; Shift-in Bit(241) (TDI = 0);}
	  #    Cycle 851  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(242) (No expect value) before TCK Leading-Edge; Shift-in Bit(242) (TDI = 0);}
	  #    Cycle 852  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(243) (No expect value) before TCK Leading-Edge; Shift-in Bit(243) (TDI = 0);}
	  #    Cycle 853  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(244) (No expect value) before TCK Leading-Edge; Shift-in Bit(244) (TDI = 0);}
	  #    Cycle 854  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(245) (No expect value) before TCK Leading-Edge; Shift-in Bit(245) (TDI = 0);}
	  #    Cycle 855  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(246) (No expect value) before TCK Leading-Edge; Shift-in Bit(246) (TDI = 0);}
	  #    Cycle 856  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(247) (No expect value) before TCK Leading-Edge; Shift-in Bit(247) (TDI = 0);}
	  #    Cycle 857  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(248) (No expect value) before TCK Leading-Edge; Shift-in Bit(248) (TDI = 0);}
	  #    Cycle 858  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(249) (No expect value) before TCK Leading-Edge; Shift-in Bit(249) (TDI = 0);}
	  #    Cycle 859  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(250) (No expect value) before TCK Leading-Edge; Shift-in Bit(250) (TDI = 0);}
	  #    Cycle 860  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(251) (No expect value) before TCK Leading-Edge; Shift-in Bit(251) (TDI = 0);}
	  #    Cycle 861  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(252) (No expect value) before TCK Leading-Edge; Shift-in Bit(252) (TDI = 0);}
	  #    Cycle 862  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(253) (No expect value) before TCK Leading-Edge; Shift-in Bit(253) (TDI = 0);}
	  #    Cycle 863  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(254) (No expect value) before TCK Leading-Edge; Shift-in Bit(254) (TDI = 0);}
	  #    Cycle 864  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(255) (No expect value) before TCK Leading-Edge; Shift-in Bit(255) (TDI = 0);}
	  #    Cycle 865  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(256) (No expect value) before TCK Leading-Edge; Shift-in Bit(256) (TDI = 0);}
	  #    Cycle 866  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(257) (No expect value) before TCK Leading-Edge; Shift-in Bit(257) (TDI = 0);}
	  #    Cycle 867  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(258) (No expect value) before TCK Leading-Edge; Shift-in Bit(258) (TDI = 0);}
	  #    Cycle 868  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(259) (No expect value) before TCK Leading-Edge; Shift-in Bit(259) (TDI = 0);}
	  #    Cycle 869  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(260) (No expect value) before TCK Leading-Edge; Shift-in Bit(260) (TDI = 0);}
	  #    Cycle 870  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(261) (No expect value) before TCK Leading-Edge; Shift-in Bit(261) (TDI = 0);}
	  #    Cycle 871  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(262) (No expect value) before TCK Leading-Edge; Shift-in Bit(262) (TDI = 0);}
	  #    Cycle 872  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(263) (No expect value) before TCK Leading-Edge; Shift-in Bit(263) (TDI = 0);}
	  #    Cycle 873  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(264) (No expect value) before TCK Leading-Edge; Shift-in Bit(264) (TDI = 0);}
	  #    Cycle 874  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(265) (No expect value) before TCK Leading-Edge; Shift-in Bit(265) (TDI = 0);}
	  #    Cycle 875  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(266) (No expect value) before TCK Leading-Edge; Shift-in Bit(266) (TDI = 0);}
	  #    Cycle 876  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(267) (No expect value) before TCK Leading-Edge; Shift-in Bit(267) (TDI = 0);}
	  #    Cycle 877  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(268) (No expect value) before TCK Leading-Edge; Shift-in Bit(268) (TDI = 0);}
	  #    Cycle 878  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(269) (No expect value) before TCK Leading-Edge; Shift-in Bit(269) (TDI = 0);}
	  #    Cycle 879  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(270) (No expect value) before TCK Leading-Edge; Shift-in Bit(270) (TDI = 0);}
	  #    Cycle 880  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(271) (No expect value) before TCK Leading-Edge; Shift-in Bit(271) (TDI = 0);}
	  #    Cycle 881  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(272) (No expect value) before TCK Leading-Edge; Shift-in Bit(272) (TDI = 0);}
	  #    Cycle 882  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(273) (No expect value) before TCK Leading-Edge; Shift-in Bit(273) (TDI = 0);}
	  #    Cycle 883  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(274) (No expect value) before TCK Leading-Edge; Shift-in Bit(274) (TDI = 0);}
	  #    Cycle 884  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(275) (No expect value) before TCK Leading-Edge; Shift-in Bit(275) (TDI = 0);}
	  #    Cycle 885  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(276) (No expect value) before TCK Leading-Edge; Shift-in Bit(276) (TDI = 0);}
	  #    Cycle 886  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(277) (No expect value) before TCK Leading-Edge; Shift-in Bit(277) (TDI = 0);}
	  #    Cycle 887  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(278) (No expect value) before TCK Leading-Edge; Shift-in Bit(278) (TDI = 0);}
	  #    Cycle 888  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(279) (No expect value) before TCK Leading-Edge; Shift-in Bit(279) (TDI = 0);}
	  #    Cycle 889  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(280) (No expect value) before TCK Leading-Edge; Shift-in Bit(280) (TDI = 0);}
	  #    Cycle 890  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(281) (No expect value) before TCK Leading-Edge; Shift-in Bit(281) (TDI = 0);}
	  #    Cycle 891  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(282) (No expect value) before TCK Leading-Edge; Shift-in Bit(282) (TDI = 0);}
	  #    Cycle 892  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(283) (No expect value) before TCK Leading-Edge; Shift-in Bit(283) (TDI = 0);}
	  #    Cycle 893  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(284) (No expect value) before TCK Leading-Edge; Shift-in Bit(284) (TDI = 0);}
	  #    Cycle 894  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(285) (No expect value) before TCK Leading-Edge; Shift-in Bit(285) (TDI = 0);}
	  #    Cycle 895  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(286) (No expect value) before TCK Leading-Edge; Shift-in Bit(286) (TDI = 0);}
	  #    Cycle 896  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(287) (No expect value) before TCK Leading-Edge; Shift-in Bit(287) (TDI = 0);}
	  #    Cycle 897  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(288) (No expect value) before TCK Leading-Edge; Shift-in Bit(288) (TDI = 0);}
	  #    Cycle 898  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(289) (No expect value) before TCK Leading-Edge; Shift-in Bit(289) (TDI = 0);}
	  #    Cycle 899  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(290) (No expect value) before TCK Leading-Edge; Shift-in Bit(290) (TDI = 0);}
	  #    Cycle 900  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(291) (No expect value) before TCK Leading-Edge; Shift-in Bit(291) (TDI = 0);}
	  #    Cycle 901  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(292) (No expect value) before TCK Leading-Edge; Shift-in Bit(292) (TDI = 0);}
	  #    Cycle 902  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(293) (No expect value) before TCK Leading-Edge; Shift-in Bit(293) (TDI = 0);}
	  #    Cycle 903  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(294) (No expect value) before TCK Leading-Edge; Shift-in Bit(294) (TDI = 0);}
	  #    Cycle 904  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(295) (No expect value) before TCK Leading-Edge; Shift-in Bit(295) (TDI = 0);}
	  #    Cycle 905  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(296) (No expect value) before TCK Leading-Edge; Shift-in Bit(296) (TDI = 0);}
	  #    Cycle 906  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(297) (No expect value) before TCK Leading-Edge; Shift-in Bit(297) (TDI = 0);}
	  #    Cycle 907  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(298) (No expect value) before TCK Leading-Edge; Shift-in Bit(298) (TDI = 0);}
	  #    Cycle 908  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(299) (No expect value) before TCK Leading-Edge; Shift-in Bit(299) (TDI = 0);}
	  #    Cycle 909  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(300) (No expect value) before TCK Leading-Edge; Shift-in Bit(300) (TDI = 0);}
	  #    Cycle 910  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(301) (No expect value) before TCK Leading-Edge; Shift-in Bit(301) (TDI = 0);}
	  #    Cycle 911  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(302) (No expect value) before TCK Leading-Edge; Shift-in Bit(302) (TDI = 0);}
	  #    Cycle 912  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(303) (No expect value) before TCK Leading-Edge; Shift-in Bit(303) (TDI = 0);}
	  #    Cycle 913  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(304) (No expect value) before TCK Leading-Edge; Shift-in Bit(304) (TDI = 0);}
	  #    Cycle 914  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(305) (No expect value) before TCK Leading-Edge; Shift-in Bit(305) (TDI = 0);}
	  #    Cycle 915  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(306) (No expect value) before TCK Leading-Edge; Shift-in Bit(306) (TDI = 0);}
	  #    Cycle 916  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(307) (No expect value) before TCK Leading-Edge; Shift-in Bit(307) (TDI = 0);}
	  #    Cycle 917  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(308) (No expect value) before TCK Leading-Edge; Shift-in Bit(308) (TDI = 0);}
	  #    Cycle 918  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(309) (No expect value) before TCK Leading-Edge; Shift-in Bit(309) (TDI = 0);}
	  #    Cycle 919  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(310) (No expect value) before TCK Leading-Edge; Shift-in Bit(310) (TDI = 0);}
	  #    Cycle 920  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(311) (No expect value) before TCK Leading-Edge; Shift-in Bit(311) (TDI = 0);}
	  #    Cycle 921  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(312) (No expect value) before TCK Leading-Edge; Shift-in Bit(312) (TDI = 0);}
	  #    Cycle 922  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(313) (No expect value) before TCK Leading-Edge; Shift-in Bit(313) (TDI = 0);}
	  #    Cycle 923  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(314) (No expect value) before TCK Leading-Edge; Shift-in Bit(314) (TDI = 0);}
	  #    Cycle 924  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(315) (No expect value) before TCK Leading-Edge; Shift-in Bit(315) (TDI = 0);}
	  #    Cycle 925  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(316) (No expect value) before TCK Leading-Edge; Shift-in Bit(316) (TDI = 0);}
	  #    Cycle 926  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(317) (No expect value) before TCK Leading-Edge; Shift-in Bit(317) (TDI = 0);}
	  #    Cycle 927  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(318) (No expect value) before TCK Leading-Edge; Shift-in Bit(318) (TDI = 0);}
	  #    Cycle 928  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(319) (No expect value) before TCK Leading-Edge; Shift-in Bit(319) (TDI = 0);}
	  #    Cycle 929  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(320) (No expect value) before TCK Leading-Edge; Shift-in Bit(320) (TDI = 0);}
	  #    Cycle 930  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(321) (No expect value) before TCK Leading-Edge; Shift-in Bit(321) (TDI = 0);}
	  #    Cycle 931  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(322) (No expect value) before TCK Leading-Edge; Shift-in Bit(322) (TDI = 0);}
	  #    Cycle 932  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(323) (No expect value) before TCK Leading-Edge; Shift-in Bit(323) (TDI = 0);}
	  #    Cycle 933  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(324) (No expect value) before TCK Leading-Edge; Shift-in Bit(324) (TDI = 0);}
	  #    Cycle 934  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(325) (No expect value) before TCK Leading-Edge; Shift-in Bit(325) (TDI = 0);}
	  #    Cycle 935  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(326) (No expect value) before TCK Leading-Edge; Shift-in Bit(326) (TDI = 0);}
	  #    Cycle 936  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(327) (No expect value) before TCK Leading-Edge; Shift-in Bit(327) (TDI = 0);}
	  #    Cycle 937  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(328) (No expect value) before TCK Leading-Edge; Shift-in Bit(328) (TDI = 0);}
	  #    Cycle 938  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(329) (No expect value) before TCK Leading-Edge; Shift-in Bit(329) (TDI = 0);}
	  #    Cycle 939  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(330) (No expect value) before TCK Leading-Edge; Shift-in Bit(330) (TDI = 0);}
	  #    Cycle 940  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(331) (No expect value) before TCK Leading-Edge; Shift-in Bit(331) (TDI = 0);}
	  #    Cycle 941  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(332) (No expect value) before TCK Leading-Edge; Shift-in Bit(332) (TDI = 0);}
	  #    Cycle 942  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(333) (No expect value) before TCK Leading-Edge; Shift-in Bit(333) (TDI = 0);}
	  #    Cycle 943  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(334) (No expect value) before TCK Leading-Edge; Shift-in Bit(334) (TDI = 0);}
	  #    Cycle 944  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(335) (No expect value) before TCK Leading-Edge; Shift-in Bit(335) (TDI = 0);}
	  #    Cycle 945  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(336) (No expect value) before TCK Leading-Edge; Shift-in Bit(336) (TDI = 0);}
	  #    Cycle 946  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(337) (No expect value) before TCK Leading-Edge; Shift-in Bit(337) (TDI = 0);}
	  #    Cycle 947  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(338) (No expect value) before TCK Leading-Edge; Shift-in Bit(338) (TDI = 0);}
	  #    Cycle 948  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(339) (No expect value) before TCK Leading-Edge; Shift-in Bit(339) (TDI = 0);}
	  #    Cycle 949  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(340) (No expect value) before TCK Leading-Edge; Shift-in Bit(340) (TDI = 0);}
	  #    Cycle 950  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(341) (No expect value) before TCK Leading-Edge; Shift-in Bit(341) (TDI = 0);}
	  #    Cycle 951  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(342) (No expect value) before TCK Leading-Edge; Shift-in Bit(342) (TDI = 0);}
	  #    Cycle 952  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(343) (No expect value) before TCK Leading-Edge; Shift-in Bit(343) (TDI = 0);}
	  #    Cycle 953  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(344) (No expect value) before TCK Leading-Edge; Shift-in Bit(344) (TDI = 0);}
	  #    Cycle 954  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(345) (No expect value) before TCK Leading-Edge; Shift-in Bit(345) (TDI = 0);}
	  #    Cycle 955  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(346) (No expect value) before TCK Leading-Edge; Shift-in Bit(346) (TDI = 0);}
	  #    Cycle 956  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(347) (No expect value) before TCK Leading-Edge; Shift-in Bit(347) (TDI = 0);}
	  #    Cycle 957  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(348) (No expect value) before TCK Leading-Edge; Shift-in Bit(348) (TDI = 0);}
	  #    Cycle 958  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(349) (No expect value) before TCK Leading-Edge; Shift-in Bit(349) (TDI = 0);}
	  #    Cycle 959  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(350) (No expect value) before TCK Leading-Edge; Shift-in Bit(350) (TDI = 0);}
	  #    Cycle 960  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(351) (No expect value) before TCK Leading-Edge; Shift-in Bit(351) (TDI = 0);}
	  #    Cycle 961  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(352) (No expect value) before TCK Leading-Edge; Shift-in Bit(352) (TDI = 0);}
	  #    Cycle 962  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(353) (No expect value) before TCK Leading-Edge; Shift-in Bit(353) (TDI = 0);}
	  #    Cycle 963  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(354) (No expect value) before TCK Leading-Edge; Shift-in Bit(354) (TDI = 0);}
	  #    Cycle 964  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(355) (No expect value) before TCK Leading-Edge; Shift-in Bit(355) (TDI = 0);}
	  #    Cycle 965  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(356) (No expect value) before TCK Leading-Edge; Shift-in Bit(356) (TDI = 0);}
	  #    Cycle 966  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(357) (No expect value) before TCK Leading-Edge; Shift-in Bit(357) (TDI = 0);}
	  #    Cycle 967  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(358) (No expect value) before TCK Leading-Edge; Shift-in Bit(358) (TDI = 0);}
	  #    Cycle 968  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(359) (No expect value) before TCK Leading-Edge; Shift-in Bit(359) (TDI = 0);}
	  #    Cycle 969  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(360) (No expect value) before TCK Leading-Edge; Shift-in Bit(360) (TDI = 0);}
	  #    Cycle 970  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(361) (No expect value) before TCK Leading-Edge; Shift-in Bit(361) (TDI = 0);}
	  #    Cycle 971  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(362) (No expect value) before TCK Leading-Edge; Shift-in Bit(362) (TDI = 0);}
	  #    Cycle 972  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(363) (No expect value) before TCK Leading-Edge; Shift-in Bit(363) (TDI = 0);}
	  #    Cycle 973  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(364) (No expect value) before TCK Leading-Edge; Shift-in Bit(364) (TDI = 0);}
	  #    Cycle 974  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(365) (No expect value) before TCK Leading-Edge; Shift-in Bit(365) (TDI = 0);}
	  #    Cycle 975  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(366) (No expect value) before TCK Leading-Edge; Shift-in Bit(366) (TDI = 0);}
	  #    Cycle 976  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(367) (No expect value) before TCK Leading-Edge; Shift-in Bit(367) (TDI = 0);}
	  #    Cycle 977  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(368) (No expect value) before TCK Leading-Edge; Shift-in Bit(368) (TDI = 0);}
	  #    Cycle 978  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(369) (No expect value) before TCK Leading-Edge; Shift-in Bit(369) (TDI = 0);}
	  #    Cycle 979  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(370) (No expect value) before TCK Leading-Edge; Shift-in Bit(370) (TDI = 0);}
	  #    Cycle 980  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(371) (No expect value) before TCK Leading-Edge; Shift-in Bit(371) (TDI = 0);}
	  #    Cycle 981  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(372) (No expect value) before TCK Leading-Edge; Shift-in Bit(372) (TDI = 0);}
	  #    Cycle 982  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(373) (No expect value) before TCK Leading-Edge; Shift-in Bit(373) (TDI = 0);}
	  #    Cycle 983  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(374) (No expect value) before TCK Leading-Edge; Shift-in Bit(374) (TDI = 0);}
	  #    Cycle 984  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(375) (No expect value) before TCK Leading-Edge; Shift-in Bit(375) (TDI = 0);}
	  #    Cycle 985  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(376) (No expect value) before TCK Leading-Edge; Shift-in Bit(376) (TDI = 0);}
	  #    Cycle 986  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(377) (No expect value) before TCK Leading-Edge; Shift-in Bit(377) (TDI = 0);}
	  #    Cycle 987  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(378) (No expect value) before TCK Leading-Edge; Shift-in Bit(378) (TDI = 0);}
	  #    Cycle 988  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(379) (No expect value) before TCK Leading-Edge; Shift-in Bit(379) (TDI = 0);}
	  #    Cycle 989  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(380) (No expect value) before TCK Leading-Edge; Shift-in Bit(380) (TDI = 0);}
	  #    Cycle 990  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(381) (No expect value) before TCK Leading-Edge; Shift-in Bit(381) (TDI = 0);}
	  #    Cycle 991  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(382) (No expect value) before TCK Leading-Edge; Shift-in Bit(382) (TDI = 0);}
	  #    Cycle 992  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(383) (No expect value) before TCK Leading-Edge; Shift-in Bit(383) (TDI = 0);}
	  #    Cycle 993  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(384) (No expect value) before TCK Leading-Edge; Shift-in Bit(384) (TDI = 0);}
	  #    Cycle 994  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(385) (No expect value) before TCK Leading-Edge; Shift-in Bit(385) (TDI = 0);}
	  #    Cycle 995  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(386) (No expect value) before TCK Leading-Edge; Shift-in Bit(386) (TDI = 0);}
	  #    Cycle 996  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(387) (No expect value) before TCK Leading-Edge; Shift-in Bit(387) (TDI = 0);}
	  #    Cycle 997  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(388) (No expect value) before TCK Leading-Edge; Shift-in Bit(388) (TDI = 0);}
	  #    Cycle 998  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(389) (No expect value) before TCK Leading-Edge; Shift-in Bit(389) (TDI = 0);}
	  #    Cycle 999  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(390) (No expect value) before TCK Leading-Edge; Shift-in Bit(390) (TDI = 0);}
	  #    Cycle 1000  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(391) (No expect value) before TCK Leading-Edge; Shift-in Bit(391) (TDI = 0);}
	  #    Cycle 1001  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(392) (No expect value) before TCK Leading-Edge; Shift-in Bit(392) (TDI = 0);}
	  #    Cycle 1002  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(393) (No expect value) before TCK Leading-Edge; Shift-in Bit(393) (TDI = 0);}
	  #    Cycle 1003  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(394) (No expect value) before TCK Leading-Edge; Shift-in Bit(394) (TDI = 0);}
	  #    Cycle 1004  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(395) (No expect value) before TCK Leading-Edge; Shift-in Bit(395) (TDI = 0);}
	  #    Cycle 1005  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(396) (No expect value) before TCK Leading-Edge; Shift-in Bit(396) (TDI = 0);}
	  #    Cycle 1006  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(397) (No expect value) before TCK Leading-Edge; Shift-in Bit(397) (TDI = 0);}
	  #    Cycle 1007  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(398) (No expect value) before TCK Leading-Edge; Shift-in Bit(398) (TDI = 0);}
	  #    Cycle 1008  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(399) (No expect value) before TCK Leading-Edge; Shift-in Bit(399) (TDI = 0);}
	  #    Cycle 1009  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(400) (No expect value) before TCK Leading-Edge; Shift-in Bit(400) (TDI = 0);}
	  #    Cycle 1010  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(401) (No expect value) before TCK Leading-Edge; Shift-in Bit(401) (TDI = 0);}
	  #    Cycle 1011  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(402) (No expect value) before TCK Leading-Edge; Shift-in Bit(402) (TDI = 0);}
	  #    Cycle 1012  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(403) (No expect value) before TCK Leading-Edge; Shift-in Bit(403) (TDI = 0);}
	  #    Cycle 1013  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(404) (No expect value) before TCK Leading-Edge; Shift-in Bit(404) (TDI = 0);}
	  #    Cycle 1014  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(405) (No expect value) before TCK Leading-Edge; Shift-in Bit(405) (TDI = 0);}
	  #    Cycle 1015  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(406) (No expect value) before TCK Leading-Edge; Shift-in Bit(406) (TDI = 0);}
	  #    Cycle 1016  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(407) (No expect value) before TCK Leading-Edge; Shift-in Bit(407) (TDI = 0);}
	  #    Cycle 1017  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(408) (No expect value) before TCK Leading-Edge; Shift-in Bit(408) (TDI = 0);}
	  #    Cycle 1018  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(409) (No expect value) before TCK Leading-Edge; Shift-in Bit(409) (TDI = 0);}
	  #    Cycle 1019  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(410) (No expect value) before TCK Leading-Edge; Shift-in Bit(410) (TDI = 0);}
	  #    Cycle 1020  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(411) (No expect value) before TCK Leading-Edge; Shift-in Bit(411) (TDI = 0);}
	  #    Cycle 1021  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(412) (No expect value) before TCK Leading-Edge; Shift-in Bit(412) (TDI = 0);}
	  #    Cycle 1022  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(413) (No expect value) before TCK Leading-Edge; Shift-in Bit(413) (TDI = 0);}
	  #    Cycle 1023  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(414) (No expect value) before TCK Leading-Edge; Shift-in Bit(414) (TDI = 0);}
	  #    Cycle 1024  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(415) (No expect value) before TCK Leading-Edge; Shift-in Bit(415) (TDI = 0);}
	  #    Cycle 1025  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(416) (No expect value) before TCK Leading-Edge; Shift-in Bit(416) (TDI = 0);}
	  #    Cycle 1026  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(417) (No expect value) before TCK Leading-Edge; Shift-in Bit(417) (TDI = 0);}
	  #    Cycle 1027  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(418) (No expect value) before TCK Leading-Edge; Shift-in Bit(418) (TDI = 0);}
	  #    Cycle 1028  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(419) (No expect value) before TCK Leading-Edge; Shift-in Bit(419) (TDI = 0);}
	  #    Cycle 1029  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(420) (No expect value) before TCK Leading-Edge; Shift-in Bit(420) (TDI = 0);}
	  #    Cycle 1030  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(421) (No expect value) before TCK Leading-Edge; Shift-in Bit(421) (TDI = 0);}
	  #    Cycle 1031  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(422) (No expect value) before TCK Leading-Edge; Shift-in Bit(422) (TDI = 0);}
	  #    Cycle 1032  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(423) (No expect value) before TCK Leading-Edge; Shift-in Bit(423) (TDI = 0);}
	  #    Cycle 1033  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(424) (No expect value) before TCK Leading-Edge; Shift-in Bit(424) (TDI = 0);}
	  #    Cycle 1034  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(425) (No expect value) before TCK Leading-Edge; Shift-in Bit(425) (TDI = 0);}
	  #    Cycle 1035  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(426) (No expect value) before TCK Leading-Edge; Shift-in Bit(426) (TDI = 0);}
	  #    Cycle 1036  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(427) (No expect value) before TCK Leading-Edge; Shift-in Bit(427) (TDI = 0);}
	  #    Cycle 1037  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(428) (No expect value) before TCK Leading-Edge; Shift-in Bit(428) (TDI = 0);}
	  #    Cycle 1038  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(429) (No expect value) before TCK Leading-Edge; Shift-in Bit(429) (TDI = 0);}
	  #    Cycle 1039  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(430) (No expect value) before TCK Leading-Edge; Shift-in Bit(430) (TDI = 0);}
	  #    Cycle 1040  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(431) (No expect value) before TCK Leading-Edge; Shift-in Bit(431) (TDI = 0);}
	  #    Cycle 1041  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(432) (No expect value) before TCK Leading-Edge; Shift-in Bit(432) (TDI = 0);}
	  #    Cycle 1042  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(433) (No expect value) before TCK Leading-Edge; Shift-in Bit(433) (TDI = 0);}
	  #    Cycle 1043  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(434) (No expect value) before TCK Leading-Edge; Shift-in Bit(434) (TDI = 0);}
	  #    Cycle 1044  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(435) (No expect value) before TCK Leading-Edge; Shift-in Bit(435) (TDI = 0);}
	  #    Cycle 1045  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(436) (No expect value) before TCK Leading-Edge; Shift-in Bit(436) (TDI = 0);}
	  #    Cycle 1046  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(437) (No expect value) before TCK Leading-Edge; Shift-in Bit(437) (TDI = 0);}
	  #    Cycle 1047  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(438) (No expect value) before TCK Leading-Edge; Shift-in Bit(438) (TDI = 0);}
	  #    Cycle 1048  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(439) (No expect value) before TCK Leading-Edge; Shift-in Bit(439) (TDI = 0);}
	  #    Cycle 1049  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(440) (No expect value) before TCK Leading-Edge; Shift-in Bit(440) (TDI = 0);}
	  #    Cycle 1050  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(441) (No expect value) before TCK Leading-Edge; Shift-in Bit(441) (TDI = 0);}
	  #    Cycle 1051  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(442) (No expect value) before TCK Leading-Edge; Shift-in Bit(442) (TDI = 0);}
	  #    Cycle 1052  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(443) (No expect value) before TCK Leading-Edge; Shift-in Bit(443) (TDI = 0);}
	  #    Cycle 1053  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(444) (No expect value) before TCK Leading-Edge; Shift-in Bit(444) (TDI = 0);}
	  #    Cycle 1054  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(445) (No expect value) before TCK Leading-Edge; Shift-in Bit(445) (TDI = 0);}
	  #    Cycle 1055  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(446) (No expect value) before TCK Leading-Edge; Shift-in Bit(446) (TDI = 0);}
	  #    Cycle 1056  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(447) (No expect value) before TCK Leading-Edge; Shift-in Bit(447) (TDI = 0);}
	  #    Cycle 1057  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(448) (No expect value) before TCK Leading-Edge; Shift-in Bit(448) (TDI = 0);}
	  #    Cycle 1058  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(449) (No expect value) before TCK Leading-Edge; Shift-in Bit(449) (TDI = 0);}
	  #    Cycle 1059  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(450) (No expect value) before TCK Leading-Edge; Shift-in Bit(450) (TDI = 0);}
	  #    Cycle 1060  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(451) (No expect value) before TCK Leading-Edge; Shift-in Bit(451) (TDI = 0);}
	  #    Cycle 1061  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(452) (No expect value) before TCK Leading-Edge; Shift-in Bit(452) (TDI = 0);}
	  #    Cycle 1062  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(453) (No expect value) before TCK Leading-Edge; Shift-in Bit(453) (TDI = 0);}
	  #    Cycle 1063  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(454) (No expect value) before TCK Leading-Edge; Shift-in Bit(454) (TDI = 0);}
	  #    Cycle 1064  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(455) (No expect value) before TCK Leading-Edge; Shift-in Bit(455) (TDI = 0);}
	  #    Cycle 1065  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(456) (No expect value) before TCK Leading-Edge; Shift-in Bit(456) (TDI = 0);}
	  #    Cycle 1066  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(457) (No expect value) before TCK Leading-Edge; Shift-in Bit(457) (TDI = 0);}
	  #    Cycle 1067  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(458) (No expect value) before TCK Leading-Edge; Shift-in Bit(458) (TDI = 0);}
	  #    Cycle 1068  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(459) (No expect value) before TCK Leading-Edge; Shift-in Bit(459) (TDI = 0);}
	  #    Cycle 1069  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(460) (No expect value) before TCK Leading-Edge; Shift-in Bit(460) (TDI = 0);}
	  #    Cycle 1070  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(461) (No expect value) before TCK Leading-Edge; Shift-in Bit(461) (TDI = 0);}
	  #    Cycle 1071  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(462) (No expect value) before TCK Leading-Edge; Shift-in Bit(462) (TDI = 0);}
	  #    Cycle 1072  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(463) (No expect value) before TCK Leading-Edge; Shift-in Bit(463) (TDI = 0);}
	  #    Cycle 1073  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(464) (No expect value) before TCK Leading-Edge; Shift-in Bit(464) (TDI = 0);}
	  #    Cycle 1074  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(465) (No expect value) before TCK Leading-Edge; Shift-in Bit(465) (TDI = 0);}
	  #    Cycle 1075  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(466) (No expect value) before TCK Leading-Edge; Shift-in Bit(466) (TDI = 0);}
	  #    Cycle 1076  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(467) (No expect value) before TCK Leading-Edge; Shift-in Bit(467) (TDI = 0);}
	  #    Cycle 1077  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(468) (No expect value) before TCK Leading-Edge; Shift-in Bit(468) (TDI = 0);}
	  #    Cycle 1078  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(469) (No expect value) before TCK Leading-Edge; Shift-in Bit(469) (TDI = 0);}
	  #    Cycle 1079  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(470) (No expect value) before TCK Leading-Edge; Shift-in Bit(470) (TDI = 0);}
	  #    Cycle 1080  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(471) (No expect value) before TCK Leading-Edge; Shift-in Bit(471) (TDI = 0);}
	  #    Cycle 1081  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(472) (No expect value) before TCK Leading-Edge; Shift-in Bit(472) (TDI = 0);}
	  #    Cycle 1082  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(473) (No expect value) before TCK Leading-Edge; Shift-in Bit(473) (TDI = 0);}
	  #    Cycle 1083  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(474) (No expect value) before TCK Leading-Edge; Shift-in Bit(474) (TDI = 0);}
	  #    Cycle 1084  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(475) (No expect value) before TCK Leading-Edge; Shift-in Bit(475) (TDI = 0);}
	  #    Cycle 1085  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(476) (No expect value) before TCK Leading-Edge; Shift-in Bit(476) (TDI = 0);}
	  #    Cycle 1086  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(477) (No expect value) before TCK Leading-Edge; Shift-in Bit(477) (TDI = 0);}
	  #    Cycle 1087  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(478) (No expect value) before TCK Leading-Edge; Shift-in Bit(478) (TDI = 0);}
	  #    Cycle 1088  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(479) (No expect value) before TCK Leading-Edge; Shift-in Bit(479) (TDI = 0);}
	  #    Cycle 1089  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(480) (No expect value) before TCK Leading-Edge; Shift-in Bit(480) (TDI = 0);}
	  #    Cycle 1090  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(481) (No expect value) before TCK Leading-Edge; Shift-in Bit(481) (TDI = 0);}
	  #    Cycle 1091  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(482) (No expect value) before TCK Leading-Edge; Shift-in Bit(482) (TDI = 0);}
	  #    Cycle 1092  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(483) (No expect value) before TCK Leading-Edge; Shift-in Bit(483) (TDI = 0);}
	  #    Cycle 1093  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(484) (No expect value) before TCK Leading-Edge; Shift-in Bit(484) (TDI = 0);}
	  #    Cycle 1094  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(485) (No expect value) before TCK Leading-Edge; Shift-in Bit(485) (TDI = 0);}
	  #    Cycle 1095  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(486) (No expect value) before TCK Leading-Edge; Shift-in Bit(486) (TDI = 0);}
	  #    Cycle 1096  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(487) (No expect value) before TCK Leading-Edge; Shift-in Bit(487) (TDI = 0);}
	  #    Cycle 1097  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(488) (No expect value) before TCK Leading-Edge; Shift-in Bit(488) (TDI = 0);}
	  #    Cycle 1098  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(489) (No expect value) before TCK Leading-Edge; Shift-in Bit(489) (TDI = 0);}
	  #    Cycle 1099  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(490) (No expect value) before TCK Leading-Edge; Shift-in Bit(490) (TDI = 0);}
	  #    Cycle 1100  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(491) (No expect value) before TCK Leading-Edge; Shift-in Bit(491) (TDI = 0);}
	  #    Cycle 1101  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(492) (No expect value) before TCK Leading-Edge; Shift-in Bit(492) (TDI = 0);}
	  #    Cycle 1102  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(493) (No expect value) before TCK Leading-Edge; Shift-in Bit(493) (TDI = 0);}
	  #    Cycle 1103  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(494) (No expect value) before TCK Leading-Edge; Shift-in Bit(494) (TDI = 0);}
	  #    Cycle 1104  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(495) (No expect value) before TCK Leading-Edge; Shift-in Bit(495) (TDI = 0);}
	  #    Cycle 1105  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(496) (No expect value) before TCK Leading-Edge; Shift-in Bit(496) (TDI = 0);}
	  #    Cycle 1106  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(497) (No expect value) before TCK Leading-Edge; Shift-in Bit(497) (TDI = 0);}
	  #    Cycle 1107  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(498) (No expect value) before TCK Leading-Edge; Shift-in Bit(498) (TDI = 0);}
	  #    Cycle 1108  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(499) (No expect value) before TCK Leading-Edge; Shift-in Bit(499) (TDI = 0);}
	  #    Cycle 1109  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(500) (No expect value) before TCK Leading-Edge; Shift-in Bit(500) (TDI = 0);}
	  #    Cycle 1110  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(501) (No expect value) before TCK Leading-Edge; Shift-in Bit(501) (TDI = 0);}
	  #    Cycle 1111  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(502) (No expect value) before TCK Leading-Edge; Shift-in Bit(502) (TDI = 0);}
	  #    Cycle 1112  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(503) (No expect value) before TCK Leading-Edge; Shift-in Bit(503) (TDI = 0);}
	  #    Cycle 1113  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(504) (No expect value) before TCK Leading-Edge; Shift-in Bit(504) (TDI = 0);}
	  #    Cycle 1114  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(505) (No expect value) before TCK Leading-Edge; Shift-in Bit(505) (TDI = 0);}
	  #    Cycle 1115  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(506) (No expect value) before TCK Leading-Edge; Shift-in Bit(506) (TDI = 0);}
	  #    Cycle 1116  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(507) (No expect value) before TCK Leading-Edge; Shift-in Bit(507) (TDI = 0);}
	  #    Cycle 1117  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(508) (No expect value) before TCK Leading-Edge; Shift-in Bit(508) (TDI = 0);}
	  #    Cycle 1118  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(509) (No expect value) before TCK Leading-Edge; Shift-in Bit(509) (TDI = 0);}
	  #    Cycle 1119  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(510) (No expect value) before TCK Leading-Edge; Shift-in Bit(510) (TDI = 0);}
	  #    Cycle 1120  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(511) (No expect value) before TCK Leading-Edge; Shift-in Bit(511) (TDI = 0);}
	  #    Cycle 1121  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(512) (No expect value) before TCK Leading-Edge; Shift-in Bit(512) (TDI = 0);}
	  #    Cycle 1122  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(513) (No expect value) before TCK Leading-Edge; Shift-in Bit(513) (TDI = 0);}
	  #    Cycle 1123  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(514) (No expect value) before TCK Leading-Edge; Shift-in Bit(514) (TDI = 0);}
	  #    Cycle 1124  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(515) (No expect value) before TCK Leading-Edge; Shift-in Bit(515) (TDI = 0);}
	  #    Cycle 1125  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(516) (No expect value) before TCK Leading-Edge; Shift-in Bit(516) (TDI = 0);}
	  #    Cycle 1126  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(517) (No expect value) before TCK Leading-Edge; Shift-in Bit(517) (TDI = 0);}
	  #    Cycle 1127  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(518) (No expect value) before TCK Leading-Edge; Shift-in Bit(518) (TDI = 0);}
	  #    Cycle 1128  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(519) (No expect value) before TCK Leading-Edge; Shift-in Bit(519) (TDI = 0);}
	  #    Cycle 1129  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(520) (No expect value) before TCK Leading-Edge; Shift-in Bit(520) (TDI = 0);}
	  #    Cycle 1130  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(521) (No expect value) before TCK Leading-Edge; Shift-in Bit(521) (TDI = 0);}
	  #    Cycle 1131  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(522) (No expect value) before TCK Leading-Edge; Shift-in Bit(522) (TDI = 0);}
	  #    Cycle 1132  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(523) (No expect value) before TCK Leading-Edge; Shift-in Bit(523) (TDI = 0);}
	  #    Cycle 1133  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(524) (No expect value) before TCK Leading-Edge; Shift-in Bit(524) (TDI = 0);}
	  #    Cycle 1134  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(525) (No expect value) before TCK Leading-Edge; Shift-in Bit(525) (TDI = 0);}
	  #    Cycle 1135  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(526) (No expect value) before TCK Leading-Edge; Shift-in Bit(526) (TDI = 0);}
	  #    Cycle 1136  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(527) (No expect value) before TCK Leading-Edge; Shift-in Bit(527) (TDI = 0);}
	  #    Cycle 1137  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(528) (No expect value) before TCK Leading-Edge; Shift-in Bit(528) (TDI = 0);}
	  #    Cycle 1138  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(529) (No expect value) before TCK Leading-Edge; Shift-in Bit(529) (TDI = 0);}
	  #    Cycle 1139  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(530) (No expect value) before TCK Leading-Edge; Shift-in Bit(530) (TDI = 0);}
	  #    Cycle 1140  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(531) (No expect value) before TCK Leading-Edge; Shift-in Bit(531) (TDI = 0);}
	  #    Cycle 1141  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(532) (No expect value) before TCK Leading-Edge; Shift-in Bit(532) (TDI = 0);}
	  #    Cycle 1142  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(533) (No expect value) before TCK Leading-Edge; Shift-in Bit(533) (TDI = 0);}
	  #    Cycle 1143  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(534) (No expect value) before TCK Leading-Edge; Shift-in Bit(534) (TDI = 0);}
	  #    Cycle 1144  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(535) (No expect value) before TCK Leading-Edge; Shift-in Bit(535) (TDI = 0);}
	  #    Cycle 1145  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(536) (No expect value) before TCK Leading-Edge; Shift-in Bit(536) (TDI = 0);}
	  #    Cycle 1146  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(537) (No expect value) before TCK Leading-Edge; Shift-in Bit(537) (TDI = 0);}
	  #    Cycle 1147  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(538) (No expect value) before TCK Leading-Edge; Shift-in Bit(538) (TDI = 0);}
	  #    Cycle 1148  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(539) (No expect value) before TCK Leading-Edge; Shift-in Bit(539) (TDI = 0);}
	  #    Cycle 1149  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(540) (No expect value) before TCK Leading-Edge; Shift-in Bit(540) (TDI = 0);}
	  #    Cycle 1150  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(541) (No expect value) before TCK Leading-Edge; Shift-in Bit(541) (TDI = 0);}
	  #    Cycle 1151  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(542) (No expect value) before TCK Leading-Edge; Shift-in Bit(542) (TDI = 0);}
	  #    Cycle 1152  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(543) (No expect value) before TCK Leading-Edge; Shift-in Bit(543) (TDI = 0);}
	  #    Cycle 1153  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(544) (No expect value) before TCK Leading-Edge; Shift-in Bit(544) (TDI = 0);}
	  #    Cycle 1154  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(545) (No expect value) before TCK Leading-Edge; Shift-in Bit(545) (TDI = 0);}
	  #    Cycle 1155  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(546) (No expect value) before TCK Leading-Edge; Shift-in Bit(546) (TDI = 0);}
	  #    Cycle 1156  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(547) (No expect value) before TCK Leading-Edge; Shift-in Bit(547) (TDI = 0);}
	  #    Cycle 1157  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(548) (No expect value) before TCK Leading-Edge; Shift-in Bit(548) (TDI = 0);}
	  #    Cycle 1158  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(549) (No expect value) before TCK Leading-Edge; Shift-in Bit(549) (TDI = 0);}
	  #    Cycle 1159  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(550) (No expect value) before TCK Leading-Edge; Shift-in Bit(550) (TDI = 0);}
	  #    Cycle 1160  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(551) (No expect value) before TCK Leading-Edge; Shift-in Bit(551) (TDI = 0);}
	  #    Cycle 1161  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(552) (No expect value) before TCK Leading-Edge; Shift-in Bit(552) (TDI = 0);}
	  #    Cycle 1162  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(553) (No expect value) before TCK Leading-Edge; Shift-in Bit(553) (TDI = 0);}
	  #    Cycle 1163  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(554) (No expect value) before TCK Leading-Edge; Shift-in Bit(554) (TDI = 0);}
	  #    Cycle 1164  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(555) (No expect value) before TCK Leading-Edge; Shift-in Bit(555) (TDI = 0);}
	  #    Cycle 1165  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(556) (No expect value) before TCK Leading-Edge; Shift-in Bit(556) (TDI = 0);}
	  #    Cycle 1166  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(557) (No expect value) before TCK Leading-Edge; Shift-in Bit(557) (TDI = 0);}
	  #    Cycle 1167  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(558) (No expect value) before TCK Leading-Edge; Shift-in Bit(558) (TDI = 0);}
	  #    Cycle 1168  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(559) (No expect value) before TCK Leading-Edge; Shift-in Bit(559) (TDI = 0);}
	  #    Cycle 1169  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(560) (No expect value) before TCK Leading-Edge; Shift-in Bit(560) (TDI = 0);}
	  #    Cycle 1170  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(561) (No expect value) before TCK Leading-Edge; Shift-in Bit(561) (TDI = 0);}
	  #    Cycle 1171  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(562) (No expect value) before TCK Leading-Edge; Shift-in Bit(562) (TDI = 0);}
	  #    Cycle 1172  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(563) (No expect value) before TCK Leading-Edge; Shift-in Bit(563) (TDI = 0);}
	  #    Cycle 1173  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(564) (No expect value) before TCK Leading-Edge; Shift-in Bit(564) (TDI = 0);}
	  #    Cycle 1174  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(565) (No expect value) before TCK Leading-Edge; Shift-in Bit(565) (TDI = 0);}
	  #    Cycle 1175  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(566) (No expect value) before TCK Leading-Edge; Shift-in Bit(566) (TDI = 0);}
	  #    Cycle 1176  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(567) (No expect value) before TCK Leading-Edge; Shift-in Bit(567) (TDI = 0);}
	  #    Cycle 1177  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(568) (No expect value) before TCK Leading-Edge; Shift-in Bit(568) (TDI = 0);}
	  #    Cycle 1178  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(569) (No expect value) before TCK Leading-Edge; Shift-in Bit(569) (TDI = 0);}
	  #    Cycle 1179  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(570) (No expect value) before TCK Leading-Edge; Shift-in Bit(570) (TDI = 0);}
	  #    Cycle 1180  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(571) (No expect value) before TCK Leading-Edge; Shift-in Bit(571) (TDI = 0);}
	  #    Cycle 1181  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(572) (No expect value) before TCK Leading-Edge; Shift-in Bit(572) (TDI = 0);}
	  #    Cycle 1182  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(573) (No expect value) before TCK Leading-Edge; Shift-in Bit(573) (TDI = 0);}
	  #    Cycle 1183  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(574) (No expect value) before TCK Leading-Edge; Shift-in Bit(574) (TDI = 0);}
	  #    Cycle 1184  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(575) (No expect value) before TCK Leading-Edge; Shift-in Bit(575) (TDI = 0);}
	  #    Cycle 1185  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(576) (No expect value) before TCK Leading-Edge; Shift-in Bit(576) (TDI = 0);}
	  #    Cycle 1186  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(577) (No expect value) before TCK Leading-Edge; Shift-in Bit(577) (TDI = 0);}
	  #    Cycle 1187  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(578) (No expect value) before TCK Leading-Edge; Shift-in Bit(578) (TDI = 0);}
	  #    Cycle 1188  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(579) (No expect value) before TCK Leading-Edge; Shift-in Bit(579) (TDI = 0);}
	  #    Cycle 1189  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(580) (No expect value) before TCK Leading-Edge; Shift-in Bit(580) (TDI = 0);}
	  #    Cycle 1190  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(581) (No expect value) before TCK Leading-Edge; Shift-in Bit(581) (TDI = 0);}
	  #    Cycle 1191  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(582) (No expect value) before TCK Leading-Edge; Shift-in Bit(582) (TDI = 0);}
	  #    Cycle 1192  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(583) (No expect value) before TCK Leading-Edge; Shift-in Bit(583) (TDI = 0);}
	  #    Cycle 1193  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(584) (No expect value) before TCK Leading-Edge; Shift-in Bit(584) (TDI = 0);}
	  #    Cycle 1194  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(585) (No expect value) before TCK Leading-Edge; Shift-in Bit(585) (TDI = 0);}
	  #    Cycle 1195  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(586) (No expect value) before TCK Leading-Edge; Shift-in Bit(586) (TDI = 0);}
	  #    Cycle 1196  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(587) (No expect value) before TCK Leading-Edge; Shift-in Bit(587) (TDI = 0);}
	  #    Cycle 1197  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(588) (No expect value) before TCK Leading-Edge; Shift-in Bit(588) (TDI = 0);}
	  #    Cycle 1198  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(589) (No expect value) before TCK Leading-Edge; Shift-in Bit(589) (TDI = 0);}
	  #    Cycle 1199  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(590) (No expect value) before TCK Leading-Edge; Shift-in Bit(590) (TDI = 0);}
	  #    Cycle 1200  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(591) (No expect value) before TCK Leading-Edge; Shift-in Bit(591) (TDI = 0);}
	  #    Cycle 1201  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(592) (No expect value) before TCK Leading-Edge; Shift-in Bit(592) (TDI = 0);}
	  #    Cycle 1202  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(593) (No expect value) before TCK Leading-Edge; Shift-in Bit(593) (TDI = 0);}
	  #    Cycle 1203  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(594) (No expect value) before TCK Leading-Edge; Shift-in Bit(594) (TDI = 0);}
	  #    Cycle 1204  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(595) (No expect value) before TCK Leading-Edge; Shift-in Bit(595) (TDI = 0);}
	  #    Cycle 1205  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(596) (No expect value) before TCK Leading-Edge; Shift-in Bit(596) (TDI = 0);}
	  #    Cycle 1206  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(597) (No expect value) before TCK Leading-Edge; Shift-in Bit(597) (TDI = 0);}
	  #    Cycle 1207  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(598) (No expect value) before TCK Leading-Edge; Shift-in Bit(598) (TDI = 0);}
	  #    Cycle 1208  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(599) (No expect value) before TCK Leading-Edge; Shift-in Bit(599) (TDI = 0);}
	  #    Cycle 1209  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(600) (No expect value) before TCK Leading-Edge; Shift-in Bit(600) (TDI = 0);}
	  #    Cycle 1210  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(601) (No expect value) before TCK Leading-Edge; Shift-in Bit(601) (TDI = 0);}
	  #    Cycle 1211  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(602) (No expect value) before TCK Leading-Edge; Shift-in Bit(602) (TDI = 0);}
	  #    Cycle 1212  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(603) (No expect value) before TCK Leading-Edge; Shift-in Bit(603) (TDI = 0);}
	  #    Cycle 1213  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(604) (No expect value) before TCK Leading-Edge; Shift-in Bit(604) (TDI = 0);}
	  #    Cycle 1214  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(605) (No expect value) before TCK Leading-Edge; Shift-in Bit(605) (TDI = 0);}
	  #    Cycle 1215  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(606) (No expect value) before TCK Leading-Edge; Shift-in Bit(606) (TDI = 0);}
	  #    Cycle 1216  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(607) (No expect value) before TCK Leading-Edge; Shift-in Bit(607) (TDI = 0);}
	  #    Cycle 1217  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(608) (No expect value) before TCK Leading-Edge; Shift-in Bit(608) (TDI = 0);}
	  #    Cycle 1218  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(609) (No expect value) before TCK Leading-Edge; Shift-in Bit(609) (TDI = 0);}
	  #    Cycle 1219  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(610) (No expect value) before TCK Leading-Edge; Shift-in Bit(610) (TDI = 0);}
	  #    Cycle 1220  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(611) (No expect value) before TCK Leading-Edge; Shift-in Bit(611) (TDI = 0);}
	  #    Cycle 1221  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(612) (No expect value) before TCK Leading-Edge; Shift-in Bit(612) (TDI = 0);}
	  #    Cycle 1222  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(613) (No expect value) before TCK Leading-Edge; Shift-in Bit(613) (TDI = 0);}
	  #    Cycle 1223  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(614) (No expect value) before TCK Leading-Edge; Shift-in Bit(614) (TDI = 0);}
	  #    Cycle 1224  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(615) (No expect value) before TCK Leading-Edge; Shift-in Bit(615) (TDI = 0);}
	  #    Cycle 1225  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(616) (No expect value) before TCK Leading-Edge; Shift-in Bit(616) (TDI = 0);}
	  #    Cycle 1226  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(617) (No expect value) before TCK Leading-Edge; Shift-in Bit(617) (TDI = 0);}
	  #    Cycle 1227  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(618) (No expect value) before TCK Leading-Edge; Shift-in Bit(618) (TDI = 0);}
	  #    Cycle 1228  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(619) (No expect value) before TCK Leading-Edge; Shift-in Bit(619) (TDI = 0);}
	  #    Cycle 1229  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(620) (No expect value) before TCK Leading-Edge; Shift-in Bit(620) (TDI = 0);}
	  #    Cycle 1230  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(621) (No expect value) before TCK Leading-Edge; Shift-in Bit(621) (TDI = 0);}
	  #    Cycle 1231  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(622) (No expect value) before TCK Leading-Edge; Shift-in Bit(622) (TDI = 0);}
	  #    Cycle 1232  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(623) (No expect value) before TCK Leading-Edge; Shift-in Bit(623) (TDI = 0);}
	  #    Cycle 1233  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(624) (No expect value) before TCK Leading-Edge; Shift-in Bit(624) (TDI = 0);}
	  #    Cycle 1234  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(625) (No expect value) before TCK Leading-Edge; Shift-in Bit(625) (TDI = 0);}
	  #    Cycle 1235  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(626) (No expect value) before TCK Leading-Edge; Shift-in Bit(626) (TDI = 0);}
	  #    Cycle 1236  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(627) (No expect value) before TCK Leading-Edge; Shift-in Bit(627) (TDI = 0);}
	  #    Cycle 1237  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(628) (No expect value) before TCK Leading-Edge; Shift-in Bit(628) (TDI = 0);}
	  #    Cycle 1238  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(629) (No expect value) before TCK Leading-Edge; Shift-in Bit(629) (TDI = 0);}
	  #    Cycle 1239  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(630) (No expect value) before TCK Leading-Edge; Shift-in Bit(630) (TDI = 0);}
	  #    Cycle 1240  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(631) (No expect value) before TCK Leading-Edge; Shift-in Bit(631) (TDI = 0);}
	  #    Cycle 1241  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(632) (No expect value) before TCK Leading-Edge; Shift-in Bit(632) (TDI = 0);}
	  #    Cycle 1242  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(633) (No expect value) before TCK Leading-Edge; Shift-in Bit(633) (TDI = 0);}
	  #    Cycle 1243  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(634) (No expect value) before TCK Leading-Edge; Shift-in Bit(634) (TDI = 0);}
	  #    Cycle 1244  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(635) (No expect value) before TCK Leading-Edge; Shift-in Bit(635) (TDI = 0);}
	  #    Cycle 1245  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(636) (No expect value) before TCK Leading-Edge; Shift-in Bit(636) (TDI = 0);}
	  #    Cycle 1246  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(637) (No expect value) before TCK Leading-Edge; Shift-in Bit(637) (TDI = 0);}
	  #    Cycle 1247  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(638) (No expect value) before TCK Leading-Edge; Shift-in Bit(638) (TDI = 0);}
	  #    Cycle 1248  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(639) (No expect value) before TCK Leading-Edge; Shift-in Bit(639) (TDI = 0);}
	  #    Cycle 1249  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(640) (No expect value) before TCK Leading-Edge; Shift-in Bit(640) (TDI = 0);}
	  #    Cycle 1250  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(641) (No expect value) before TCK Leading-Edge; Shift-in Bit(641) (TDI = 0);}
	  #    Cycle 1251  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(642) (No expect value) before TCK Leading-Edge; Shift-in Bit(642) (TDI = 0);}
	  #    Cycle 1252  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(643) (No expect value) before TCK Leading-Edge; Shift-in Bit(643) (TDI = 0);}
	  #    Cycle 1253  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(644) (No expect value) before TCK Leading-Edge; Shift-in Bit(644) (TDI = 0);}
	  #    Cycle 1254  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(645) (No expect value) before TCK Leading-Edge; Shift-in Bit(645) (TDI = 0);}
	  #    Cycle 1255  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(646) (No expect value) before TCK Leading-Edge; Shift-in Bit(646) (TDI = 0);}
	  #    Cycle 1256  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(647) (No expect value) before TCK Leading-Edge; Shift-in Bit(647) (TDI = 0);}
	  #    Cycle 1257  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(648) (No expect value) before TCK Leading-Edge; Shift-in Bit(648) (TDI = 0);}
	  #    Cycle 1258  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(649) (No expect value) before TCK Leading-Edge; Shift-in Bit(649) (TDI = 0);}
	  #    Cycle 1259  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(650) (No expect value) before TCK Leading-Edge; Shift-in Bit(650) (TDI = 0);}
	  #    Cycle 1260  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(651) (No expect value) before TCK Leading-Edge; Shift-in Bit(651) (TDI = 0);}
	  #    Cycle 1261  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(652) (No expect value) before TCK Leading-Edge; Shift-in Bit(652) (TDI = 0);}
	  #    Cycle 1262  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(653) (No expect value) before TCK Leading-Edge; Shift-in Bit(653) (TDI = 0);}
	  #    Cycle 1263  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(654) (No expect value) before TCK Leading-Edge; Shift-in Bit(654) (TDI = 0);}
	  #    Cycle 1264  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(655) (No expect value) before TCK Leading-Edge; Shift-in Bit(655) (TDI = 0);}
	  #    Cycle 1265  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(656) (No expect value) before TCK Leading-Edge; Shift-in Bit(656) (TDI = 0);}
	  #    Cycle 1266  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(657) (No expect value) before TCK Leading-Edge; Shift-in Bit(657) (TDI = 0);}
	  #    Cycle 1267  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(658) (No expect value) before TCK Leading-Edge; Shift-in Bit(658) (TDI = 0);}
	  #    Cycle 1268  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(659) (No expect value) before TCK Leading-Edge; Shift-in Bit(659) (TDI = 0);}
	  #    Cycle 1269  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(660) (No expect value) before TCK Leading-Edge; Shift-in Bit(660) (TDI = 0);}
	  #    Cycle 1270  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(661) (No expect value) before TCK Leading-Edge; Shift-in Bit(661) (TDI = 0);}
	  #    Cycle 1271  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(662) (No expect value) before TCK Leading-Edge; Shift-in Bit(662) (TDI = 0);}
	  #    Cycle 1272  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(663) (No expect value) before TCK Leading-Edge; Shift-in Bit(663) (TDI = 0);}
	  #    Cycle 1273  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(664) (No expect value) before TCK Leading-Edge; Shift-in Bit(664) (TDI = 0);}
	  #    Cycle 1274  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(665) (No expect value) before TCK Leading-Edge; Shift-in Bit(665) (TDI = 0);}
	  #    Cycle 1275  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(666) (No expect value) before TCK Leading-Edge; Shift-in Bit(666) (TDI = 0);}
	  #    Cycle 1276  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(667) (No expect value) before TCK Leading-Edge; Shift-in Bit(667) (TDI = 0);}
	  #    Cycle 1277  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(668) (No expect value) before TCK Leading-Edge; Shift-in Bit(668) (TDI = 0);}
	  #    Cycle 1278  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(669) (No expect value) before TCK Leading-Edge; Shift-in Bit(669) (TDI = 0);}
	  #    Cycle 1279  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(670) (No expect value) before TCK Leading-Edge; Shift-in Bit(670) (TDI = 0);}
	  #    Cycle 1280  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(671) (No expect value) before TCK Leading-Edge; Shift-in Bit(671) (TDI = 0);}
	  #    Cycle 1281  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(672) (No expect value) before TCK Leading-Edge; Shift-in Bit(672) (TDI = 0);}
	  #    Cycle 1282  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(673) (No expect value) before TCK Leading-Edge; Shift-in Bit(673) (TDI = 0);}
	  #    Cycle 1283  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(674) (No expect value) before TCK Leading-Edge; Shift-in Bit(674) (TDI = 0);}
	  #    Cycle 1284  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(675) (No expect value) before TCK Leading-Edge; Shift-in Bit(675) (TDI = 0);}
	  #    Cycle 1285  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(676) (No expect value) before TCK Leading-Edge; Shift-in Bit(676) (TDI = 0);}
	  #    Cycle 1286  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(677) (No expect value) before TCK Leading-Edge; Shift-in Bit(677) (TDI = 0);}
	  #    Cycle 1287  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(678) (No expect value) before TCK Leading-Edge; Shift-in Bit(678) (TDI = 0);}
	  #    Cycle 1288  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(679) (No expect value) before TCK Leading-Edge; Shift-in Bit(679) (TDI = 0);}
	  #    Cycle 1289  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(680) (No expect value) before TCK Leading-Edge; Shift-in Bit(680) (TDI = 0);}
	  #    Cycle 1290  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(681) (No expect value) before TCK Leading-Edge; Shift-in Bit(681) (TDI = 0);}
	  #    Cycle 1291  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(682) (No expect value) before TCK Leading-Edge; Shift-in Bit(682) (TDI = 0);}
	  #    Cycle 1292  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(683) (No expect value) before TCK Leading-Edge; Shift-in Bit(683) (TDI = 0);}
	  #    Cycle 1293  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(684) (No expect value) before TCK Leading-Edge; Shift-in Bit(684) (TDI = 0);}
	  #    Cycle 1294  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(685) (No expect value) before TCK Leading-Edge; Shift-in Bit(685) (TDI = 0);}
	  #    Cycle 1295  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(686) (No expect value) before TCK Leading-Edge; Shift-in Bit(686) (TDI = 0);}
	  #    Cycle 1296  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(687) (No expect value) before TCK Leading-Edge; Shift-in Bit(687) (TDI = 0);}
	  #    Cycle 1297  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(688) (No expect value) before TCK Leading-Edge; Shift-in Bit(688) (TDI = 0);}
	  #    Cycle 1298  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(689) (No expect value) before TCK Leading-Edge; Shift-in Bit(689) (TDI = 0);}
	  #    Cycle 1299  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(690) (No expect value) before TCK Leading-Edge; Shift-in Bit(690) (TDI = 0);}
	  #    Cycle 1300  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(691) (No expect value) before TCK Leading-Edge; Shift-in Bit(691) (TDI = 0);}
	  #    Cycle 1301  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(692) (No expect value) before TCK Leading-Edge; Shift-in Bit(692) (TDI = 0);}
	  #    Cycle 1302  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(693) (No expect value) before TCK Leading-Edge; Shift-in Bit(693) (TDI = 0);}
	  #    Cycle 1303  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(694) (No expect value) before TCK Leading-Edge; Shift-in Bit(694) (TDI = 0);}
	  #    Cycle 1304  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(695) (No expect value) before TCK Leading-Edge; Shift-in Bit(695) (TDI = 0);}
	  #    Cycle 1305  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(696) (No expect value) before TCK Leading-Edge; Shift-in Bit(696) (TDI = 0);}
	  #    Cycle 1306  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(697) (No expect value) before TCK Leading-Edge; Shift-in Bit(697) (TDI = 0);}
	  #    Cycle 1307  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(698) (No expect value) before TCK Leading-Edge; Shift-in Bit(698) (TDI = 0);}
	  #    Cycle 1308  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(699) (No expect value) before TCK Leading-Edge; Shift-in Bit(699) (TDI = 0);}
	  #    Cycle 1309  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(700) (No expect value) before TCK Leading-Edge; Shift-in Bit(700) (TDI = 0);}
	  #    Cycle 1310  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(701) (No expect value) before TCK Leading-Edge; Shift-in Bit(701) (TDI = 0);}
	  #    Cycle 1311  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(702) (No expect value) before TCK Leading-Edge; Shift-in Bit(702) (TDI = 0);}
	  #    Cycle 1312  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(703) (No expect value) before TCK Leading-Edge; Shift-in Bit(703) (TDI = 0);}
	  #    Cycle 1313  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(704) (No expect value) before TCK Leading-Edge; Shift-in Bit(704) (TDI = 0);}
	  #    Cycle 1314  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(705) (No expect value) before TCK Leading-Edge; Shift-in Bit(705) (TDI = 0);}
	  #    Cycle 1315  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(706) (No expect value) before TCK Leading-Edge; Shift-in Bit(706) (TDI = 0);}
	  #    Cycle 1316  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(707) (No expect value) before TCK Leading-Edge; Shift-in Bit(707) (TDI = 0);}
	  #    Cycle 1317  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(708) (No expect value) before TCK Leading-Edge; Shift-in Bit(708) (TDI = 0);}
	  #    Cycle 1318  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(709) (No expect value) before TCK Leading-Edge; Shift-in Bit(709) (TDI = 0);}
	  #    Cycle 1319  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(710) (No expect value) before TCK Leading-Edge; Shift-in Bit(710) (TDI = 0);}
	  #    Cycle 1320  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(711) (No expect value) before TCK Leading-Edge; Shift-in Bit(711) (TDI = 0);}
	  #    Cycle 1321  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(712) (No expect value) before TCK Leading-Edge; Shift-in Bit(712) (TDI = 0);}
	  #    Cycle 1322  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(713) (No expect value) before TCK Leading-Edge; Shift-in Bit(713) (TDI = 0);}
	  #    Cycle 1323  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(714) (No expect value) before TCK Leading-Edge; Shift-in Bit(714) (TDI = 0);}
	  #    Cycle 1324  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(715) (No expect value) before TCK Leading-Edge; Shift-in Bit(715) (TDI = 0);}
	  #    Cycle 1325  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(716) (No expect value) before TCK Leading-Edge; Shift-in Bit(716) (TDI = 0);}
	  #    Cycle 1326  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(717) (No expect value) before TCK Leading-Edge; Shift-in Bit(717) (TDI = 0);}
	  #    Cycle 1327  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(718) (No expect value) before TCK Leading-Edge; Shift-in Bit(718) (TDI = 0);}
	  #    Cycle 1328  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(719) (No expect value) before TCK Leading-Edge; Shift-in Bit(719) (TDI = 0);}
	  #    Cycle 1329  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(720) (No expect value) before TCK Leading-Edge; Shift-in Bit(720) (TDI = 0);}
	  #    Cycle 1330  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(721) (No expect value) before TCK Leading-Edge; Shift-in Bit(721) (TDI = 0);}
	  #    Cycle 1331  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(722) (No expect value) before TCK Leading-Edge; Shift-in Bit(722) (TDI = 0);}
	  #    Cycle 1332  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(723) (No expect value) before TCK Leading-Edge; Shift-in Bit(723) (TDI = 0);}
	  #    Cycle 1333  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(724) (No expect value) before TCK Leading-Edge; Shift-in Bit(724) (TDI = 0);}
	  #    Cycle 1334  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(725) (No expect value) before TCK Leading-Edge; Shift-in Bit(725) (TDI = 0);}
	  #    Cycle 1335  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(726) (No expect value) before TCK Leading-Edge; Shift-in Bit(726) (TDI = 0);}
	  #    Cycle 1336  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(727) (No expect value) before TCK Leading-Edge; Shift-in Bit(727) (TDI = 0);}
	  #    Cycle 1337  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(728) (No expect value) before TCK Leading-Edge; Shift-in Bit(728) (TDI = 0);}
	  #    Cycle 1338  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(729) (No expect value) before TCK Leading-Edge; Shift-in Bit(729) (TDI = 0);}
	  #    Cycle 1339  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(730) (No expect value) before TCK Leading-Edge; Shift-in Bit(730) (TDI = 0);}
	  #    Cycle 1340  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(731) (No expect value) before TCK Leading-Edge; Shift-in Bit(731) (TDI = 0);}
	  #    Cycle 1341  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(732) (No expect value) before TCK Leading-Edge; Shift-in Bit(732) (TDI = 0);}
	  #    Cycle 1342  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(733) (No expect value) before TCK Leading-Edge; Shift-in Bit(733) (TDI = 0);}
	  #    Cycle 1343  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(734) (No expect value) before TCK Leading-Edge; Shift-in Bit(734) (TDI = 0);}
	  #    Cycle 1344  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(735) (No expect value) before TCK Leading-Edge; Shift-in Bit(735) (TDI = 0);}
	  #    Cycle 1345  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(736) (No expect value) before TCK Leading-Edge; Shift-in Bit(736) (TDI = 0);}
	  #    Cycle 1346  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(737) (No expect value) before TCK Leading-Edge; Shift-in Bit(737) (TDI = 0);}
	  #    Cycle 1347  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(738) (No expect value) before TCK Leading-Edge; Shift-in Bit(738) (TDI = 0);}
	  #    Cycle 1348  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(739) (No expect value) before TCK Leading-Edge; Shift-in Bit(739) (TDI = 0);}
	  #    Cycle 1349  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(740) (No expect value) before TCK Leading-Edge; Shift-in Bit(740) (TDI = 0);}
	  #    Cycle 1350  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(741) (No expect value) before TCK Leading-Edge; Shift-in Bit(741) (TDI = 0);}
	  #    Cycle 1351  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(742) (No expect value) before TCK Leading-Edge; Shift-in Bit(742) (TDI = 0);}
	  #    Cycle 1352  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(743) (No expect value) before TCK Leading-Edge; Shift-in Bit(743) (TDI = 0);}
	  #    Cycle 1353  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(744) (No expect value) before TCK Leading-Edge; Shift-in Bit(744) (TDI = 0);}
	  #    Cycle 1354  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(745) (No expect value) before TCK Leading-Edge; Shift-in Bit(745) (TDI = 0);}
	  #    Cycle 1355  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(746) (No expect value) before TCK Leading-Edge; Shift-in Bit(746) (TDI = 0);}
	  #    Cycle 1356  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(747) (No expect value) before TCK Leading-Edge; Shift-in Bit(747) (TDI = 0);}
	  #    Cycle 1357  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(748) (No expect value) before TCK Leading-Edge; Shift-in Bit(748) (TDI = 0);}
	  #    Cycle 1358  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(749) (No expect value) before TCK Leading-Edge; Shift-in Bit(749) (TDI = 0);}
	  #    Cycle 1359  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(750) (No expect value) before TCK Leading-Edge; Shift-in Bit(750) (TDI = 0);}
	  #    Cycle 1360  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(751) (No expect value) before TCK Leading-Edge; Shift-in Bit(751) (TDI = 0);}
	  #    Cycle 1361  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(752) (No expect value) before TCK Leading-Edge; Shift-in Bit(752) (TDI = 0);}
	  #    Cycle 1362  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(753) (No expect value) before TCK Leading-Edge; Shift-in Bit(753) (TDI = 0);}
	  #    Cycle 1363  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(754) (No expect value) before TCK Leading-Edge; Shift-in Bit(754) (TDI = 0);}
	  #    Cycle 1364  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(755) (No expect value) before TCK Leading-Edge; Shift-in Bit(755) (TDI = 0);}
	  #    Cycle 1365  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(756) (No expect value) before TCK Leading-Edge; Shift-in Bit(756) (TDI = 0);}
	  #    Cycle 1366  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(757) (No expect value) before TCK Leading-Edge; Shift-in Bit(757) (TDI = 0);}
	  #    Cycle 1367  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(758) (No expect value) before TCK Leading-Edge; Shift-in Bit(758) (TDI = 0);}
	  #    Cycle 1368  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(759) (No expect value) before TCK Leading-Edge; Shift-in Bit(759) (TDI = 0);}
	  #    Cycle 1369  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(760) (No expect value) before TCK Leading-Edge; Shift-in Bit(760) (TDI = 0);}
	  #    Cycle 1370  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(761) (No expect value) before TCK Leading-Edge; Shift-in Bit(761) (TDI = 0);}
	  #    Cycle 1371  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(762) (No expect value) before TCK Leading-Edge; Shift-in Bit(762) (TDI = 0);}
	  #    Cycle 1372  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(763) (No expect value) before TCK Leading-Edge; Shift-in Bit(763) (TDI = 0);}
	  #    Cycle 1373  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(764) (No expect value) before TCK Leading-Edge; Shift-in Bit(764) (TDI = 0);}
	  #    Cycle 1374  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(765) (No expect value) before TCK Leading-Edge; Shift-in Bit(765) (TDI = 0);}
	  #    Cycle 1375  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(766) (No expect value) before TCK Leading-Edge; Shift-in Bit(766) (TDI = 0);}
	  #    Cycle 1376  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(767) (No expect value) before TCK Leading-Edge; Shift-in Bit(767) (TDI = 0);}
	  #    Cycle 1377  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(768) (No expect value) before TCK Leading-Edge; Shift-in Bit(768) (TDI = 0);}
	  #    Cycle 1378  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(769) (No expect value) before TCK Leading-Edge; Shift-in Bit(769) (TDI = 0);}
	  #    Cycle 1379  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(770) (No expect value) before TCK Leading-Edge; Shift-in Bit(770) (TDI = 0);}
	  #    Cycle 1380  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(771) (No expect value) before TCK Leading-Edge; Shift-in Bit(771) (TDI = 0);}
	  #    Cycle 1381  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(772) (No expect value) before TCK Leading-Edge; Shift-in Bit(772) (TDI = 0);}
	  #    Cycle 1382  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(773) (No expect value) before TCK Leading-Edge; Shift-in Bit(773) (TDI = 0);}
	  #    Cycle 1383  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(774) (No expect value) before TCK Leading-Edge; Shift-in Bit(774) (TDI = 0);}
	  #    Cycle 1384  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(775) (No expect value) before TCK Leading-Edge; Shift-in Bit(775) (TDI = 0);}
	  #    Cycle 1385  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(776) (No expect value) before TCK Leading-Edge; Shift-in Bit(776) (TDI = 0);}
	  #    Cycle 1386  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(777) (No expect value) before TCK Leading-Edge; Shift-in Bit(777) (TDI = 0);}
	  #    Cycle 1387  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(778) (No expect value) before TCK Leading-Edge; Shift-in Bit(778) (TDI = 0);}
	  #    Cycle 1388  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(779) (No expect value) before TCK Leading-Edge; Shift-in Bit(779) (TDI = 0);}
	  #    Cycle 1389  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(780) (No expect value) before TCK Leading-Edge; Shift-in Bit(780) (TDI = 0);}
	  #    Cycle 1390  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(781) (No expect value) before TCK Leading-Edge; Shift-in Bit(781) (TDI = 0);}
	  #    Cycle 1391  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(782) (No expect value) before TCK Leading-Edge; Shift-in Bit(782) (TDI = 0);}
	  #    Cycle 1392  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(783) (No expect value) before TCK Leading-Edge; Shift-in Bit(783) (TDI = 0);}
	  #    Cycle 1393  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(784) (No expect value) before TCK Leading-Edge; Shift-in Bit(784) (TDI = 0);}
	  #    Cycle 1394  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(785) (No expect value) before TCK Leading-Edge; Shift-in Bit(785) (TDI = 0);}
	  #    Cycle 1395  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(786) (No expect value) before TCK Leading-Edge; Shift-in Bit(786) (TDI = 0);}
	  #    Cycle 1396  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(787) (No expect value) before TCK Leading-Edge; Shift-in Bit(787) (TDI = 0);}
	  #    Cycle 1397  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(788) (No expect value) before TCK Leading-Edge; Shift-in Bit(788) (TDI = 0);}
	  #    Cycle 1398  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(789) (No expect value) before TCK Leading-Edge; Shift-in Bit(789) (TDI = 0);}
	  #    Cycle 1399  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(790) (No expect value) before TCK Leading-Edge; Shift-in Bit(790) (TDI = 0);}
	  #    Cycle 1400  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(791) (No expect value) before TCK Leading-Edge; Shift-in Bit(791) (TDI = 0);}
	  #    Cycle 1401  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(792) (No expect value) before TCK Leading-Edge; Shift-in Bit(792) (TDI = 0);}
	  #    Cycle 1402  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(793) (No expect value) before TCK Leading-Edge; Shift-in Bit(793) (TDI = 0);}
	  #    Cycle 1403  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(794) (No expect value) before TCK Leading-Edge; Shift-in Bit(794) (TDI = 0);}
	  #    Cycle 1404  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(795) (No expect value) before TCK Leading-Edge; Shift-in Bit(795) (TDI = 0);}
	  #    Cycle 1405  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(796) (No expect value) before TCK Leading-Edge; Shift-in Bit(796) (TDI = 0);}
	  #    Cycle 1406  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(797) (No expect value) before TCK Leading-Edge; Shift-in Bit(797) (TDI = 0);}
	  #    Cycle 1407  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(798) (No expect value) before TCK Leading-Edge; Shift-in Bit(798) (TDI = 0);}
	  #    Cycle 1408  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(799) (No expect value) before TCK Leading-Edge; Shift-in Bit(799) (TDI = 0);}
	  #    Cycle 1409  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(800) (No expect value) before TCK Leading-Edge; Shift-in Bit(800) (TDI = 0);}
	  #    Cycle 1410  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(801) (No expect value) before TCK Leading-Edge; Shift-in Bit(801) (TDI = 0);}
	  #    Cycle 1411  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(802) (No expect value) before TCK Leading-Edge; Shift-in Bit(802) (TDI = 0);}
	  #    Cycle 1412  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(803) (No expect value) before TCK Leading-Edge; Shift-in Bit(803) (TDI = 0);}
	  #    Cycle 1413  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(804) (No expect value) before TCK Leading-Edge; Shift-in Bit(804) (TDI = 0);}
	  #    Cycle 1414  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(805) (No expect value) before TCK Leading-Edge; Shift-in Bit(805) (TDI = 0);}
	  #    Cycle 1415  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(806) (No expect value) before TCK Leading-Edge; Shift-in Bit(806) (TDI = 1);}
	  #    Cycle 1416  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(807) (No expect value) before TCK Leading-Edge; Shift-in Bit(807) (TDI = 0);}
	  #    Cycle 1417  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(808) (No expect value) before TCK Leading-Edge; Shift-in Bit(808) (TDI = 0);}
	  #    Cycle 1418  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(809) (No expect value) before TCK Leading-Edge; Shift-in Bit(809) (TDI = 0);}
	  #    Cycle 1419  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(810) (No expect value) before TCK Leading-Edge; Shift-in Bit(810) (TDI = 0);}
	  #    Cycle 1420  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(811) (No expect value) before TCK Leading-Edge; Shift-in Bit(811) (TDI = 0);}
	  #    Cycle 1421  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(812) (No expect value) before TCK Leading-Edge; Shift-in Bit(812) (TDI = 0);}
	  #    Cycle 1422  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(813) (No expect value) before TCK Leading-Edge; Shift-in Bit(813) (TDI = 0);}
	  #    Cycle 1423  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(814) (No expect value) before TCK Leading-Edge; Shift-in Bit(814) (TDI = 0);}
	  #    Cycle 1424  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(815) (No expect value) before TCK Leading-Edge; Shift-in Bit(815) (TDI = 0);}
	  #    Cycle 1425  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(816) (No expect value) before TCK Leading-Edge; Shift-in Bit(816) (TDI = 0);}
	  #    Cycle 1426  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(817) (No expect value) before TCK Leading-Edge; Shift-in Bit(817) (TDI = 0);}
	  #    Cycle 1427  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(818) (No expect value) before TCK Leading-Edge; Shift-in Bit(818) (TDI = 0);}
	  #    Cycle 1428  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(819) (No expect value) before TCK Leading-Edge; Shift-in Bit(819) (TDI = 1);}
	  #    Cycle 1429  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(820) (No expect value) before TCK Leading-Edge; Shift-in Bit(820) (TDI = 0);}
	  #    Cycle 1430  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(821) (No expect value) before TCK Leading-Edge; Shift-in Bit(821) (TDI = 0);}
	  #    Cycle 1431  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(822) (No expect value) before TCK Leading-Edge; Shift-in Bit(822) (TDI = 0);}
	  #    Cycle 1432  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(823) (No expect value) before TCK Leading-Edge; Shift-in Bit(823) (TDI = 0);}
	  #    Cycle 1433  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(824) (No expect value) before TCK Leading-Edge; Shift-in Bit(824) (TDI = 0);}
	  #    Cycle 1434  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(825) (No expect value) before TCK Leading-Edge; Shift-in Bit(825) (TDI = 0);}
	  #    Cycle 1435  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(826) (No expect value) before TCK Leading-Edge; Shift-in Bit(826) (TDI = 0);}
	  #    Cycle 1436  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(827) (No expect value) before TCK Leading-Edge; Shift-in Bit(827) (TDI = 0);}
	  #    Cycle 1437  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(828) (No expect value) before TCK Leading-Edge; Shift-in Bit(828) (TDI = 0);}
	  #    Cycle 1438  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(829) (No expect value) before TCK Leading-Edge; Shift-in Bit(829) (TDI = 0);}
	  #    Cycle 1439  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(830) (No expect value) before TCK Leading-Edge; Shift-in Bit(830) (TDI = 0);}
	  #    Cycle 1440  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(831) (No expect value) before TCK Leading-Edge; Shift-in Bit(831) (TDI = 0);}
	  #    Cycle 1441  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(832) (No expect value) before TCK Leading-Edge; Shift-in Bit(832) (TDI = 0);}
	  #    Cycle 1442  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(833) (No expect value) before TCK Leading-Edge; Shift-in Bit(833) (TDI = 0);}
	  #    Cycle 1443  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(834) (No expect value) before TCK Leading-Edge; Shift-in Bit(834) (TDI = 0);}
	  #    Cycle 1444  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(835) (No expect value) before TCK Leading-Edge; Shift-in Bit(835) (TDI = 0);}
	  #    Cycle 1445  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(836) (No expect value) before TCK Leading-Edge; Shift-in Bit(836) (TDI = 0);}
	  #    Cycle 1446  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(837) (No expect value) before TCK Leading-Edge; Shift-in Bit(837) (TDI = 0);}
	  #    Cycle 1447  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(838) (No expect value) before TCK Leading-Edge; Shift-in Bit(838) (TDI = 0);}
	  #    Cycle 1448  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(839) (No expect value) before TCK Leading-Edge; Shift-in Bit(839) (TDI = 0);}
	  #    Cycle 1449  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(840) (No expect value) before TCK Leading-Edge; Shift-in Bit(840) (TDI = 0);}
	  #    Cycle 1450  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(841) (No expect value) before TCK Leading-Edge; Shift-in Bit(841) (TDI = 0);}
	  #    Cycle 1451  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(842) (No expect value) before TCK Leading-Edge; Shift-in Bit(842) (TDI = 0);}
	  #    Cycle 1452  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(843) (No expect value) before TCK Leading-Edge; Shift-in Bit(843) (TDI = 0);}
	  #    Cycle 1453  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(844) (No expect value) before TCK Leading-Edge; Shift-in Bit(844) (TDI = 0);}
	  #    Cycle 1454  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(845) (No expect value) before TCK Leading-Edge; Shift-in Bit(845) (TDI = 0);}
	  #    Cycle 1455  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(846) (No expect value) before TCK Leading-Edge; Shift-in Bit(846) (TDI = 0);}
	  #    Cycle 1456  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(847) (No expect value) before TCK Leading-Edge; Shift-in Bit(847) (TDI = 0);}
	  #    Cycle 1457  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(848) (No expect value) before TCK Leading-Edge; Shift-in Bit(848) (TDI = 0);}
	  #    Cycle 1458  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(849) (No expect value) before TCK Leading-Edge; Shift-in Bit(849) (TDI = 0);}
	  #    Cycle 1459  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(850) (No expect value) before TCK Leading-Edge; Shift-in Bit(850) (TDI = 0);}
	  #    Cycle 1460  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(851) (No expect value) before TCK Leading-Edge; Shift-in Bit(851) (TDI = 0);}
	  #    Cycle 1461  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(852) (No expect value) before TCK Leading-Edge; Shift-in Bit(852) (TDI = 0);}
	  #    Cycle 1462  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(853) (No expect value) before TCK Leading-Edge; Shift-in Bit(853) (TDI = 0);}
	  #    Cycle 1463  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(854) (No expect value) before TCK Leading-Edge; Shift-in Bit(854) (TDI = 0);}
	  #    Cycle 1464  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(855) (No expect value) before TCK Leading-Edge; Shift-in Bit(855) (TDI = 0);}
	  #    Cycle 1465  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(856) (No expect value) before TCK Leading-Edge; Shift-in Bit(856) (TDI = 0);}
	  #    Cycle 1466  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(857) (No expect value) before TCK Leading-Edge; Shift-in Bit(857) (TDI = 0);}
	  #    Cycle 1467  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(858) (No expect value) before TCK Leading-Edge; Shift-in Bit(858) (TDI = 0);}
	  #    Cycle 1468  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(859) (No expect value) before TCK Leading-Edge; Shift-in Bit(859) (TDI = 0);}
	  #    Cycle 1469  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(860) (No expect value) before TCK Leading-Edge; Shift-in Bit(860) (TDI = 0);}
	  #    Cycle 1470  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(861) (No expect value) before TCK Leading-Edge; Shift-in Bit(861) (TDI = 0);}
	  #    Cycle 1471  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(862) (No expect value) before TCK Leading-Edge; Shift-in Bit(862) (TDI = 0);}
	  #    Cycle 1472  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(863) (No expect value) before TCK Leading-Edge; Shift-in Bit(863) (TDI = 0);}
	  #    Cycle 1473  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(864) (No expect value) before TCK Leading-Edge; Shift-in Bit(864) (TDI = 0);}
	  #    Cycle 1474  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(865) (No expect value) before TCK Leading-Edge; Shift-in Bit(865) (TDI = 0);}
	  #    Cycle 1475  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(866) (No expect value) before TCK Leading-Edge; Shift-in Bit(866) (TDI = 0);}
	  #    Cycle 1476  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(867) (No expect value) before TCK Leading-Edge; Shift-in Bit(867) (TDI = 0);}
	  #    Cycle 1477  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(868) (No expect value) before TCK Leading-Edge; Shift-in Bit(868) (TDI = 0);}
	  #    Cycle 1478  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(869) (No expect value) before TCK Leading-Edge; Shift-in Bit(869) (TDI = 0);}
	  #    Cycle 1479  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(870) (No expect value) before TCK Leading-Edge; Shift-in Bit(870) (TDI = 0);}
	  #    Cycle 1480  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(871) (No expect value) before TCK Leading-Edge; Shift-in Bit(871) (TDI = 0);}
	  #    Cycle 1481  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(872) (No expect value) before TCK Leading-Edge; Shift-in Bit(872) (TDI = 0);}
	  #    Cycle 1482  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(873) (No expect value) before TCK Leading-Edge; Shift-in Bit(873) (TDI = 0);}
	  #    Cycle 1483  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(874) (No expect value) before TCK Leading-Edge; Shift-in Bit(874) (TDI = 0);}
	  #    Cycle 1484  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(875) (No expect value) before TCK Leading-Edge; Shift-in Bit(875) (TDI = 0);}
	  #    Cycle 1485  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(876) (No expect value) before TCK Leading-Edge; Shift-in Bit(876) (TDI = 0);}
	  #    Cycle 1486  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(877) (No expect value) before TCK Leading-Edge; Shift-in Bit(877) (TDI = 0);}
	  #    Cycle 1487  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(878) (No expect value) before TCK Leading-Edge; Shift-in Bit(878) (TDI = 0);}
	  #    Cycle 1488  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(879) (No expect value) before TCK Leading-Edge; Shift-in Bit(879) (TDI = 0);}
	  #    Cycle 1489  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(880) (No expect value) before TCK Leading-Edge; Shift-in Bit(880) (TDI = 0);}
	  #    Cycle 1490  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(881) (No expect value) before TCK Leading-Edge; Shift-in Bit(881) (TDI = 0);}
	  #    Cycle 1491  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(882) (No expect value) before TCK Leading-Edge; Shift-in Bit(882) (TDI = 0);}
	  #    Cycle 1492  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(883) (No expect value) before TCK Leading-Edge; Shift-in Bit(883) (TDI = 0);}
	  #    Cycle 1493  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(884) (No expect value) before TCK Leading-Edge; Shift-in Bit(884) (TDI = 0);}
	  #    Cycle 1494  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(885) (No expect value) before TCK Leading-Edge; Shift-in Bit(885) (TDI = 0);}
	  #    Cycle 1495  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(886) (No expect value) before TCK Leading-Edge; Shift-in Bit(886) (TDI = 0);}
	  #    Cycle 1496  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(887) (No expect value) before TCK Leading-Edge; Shift-in Bit(887) (TDI = 0);}
	  #    Cycle 1497  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(888) (No expect value) before TCK Leading-Edge; Shift-in Bit(888) (TDI = 0);}
	  #    Cycle 1498  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(889) (No expect value) before TCK Leading-Edge; Shift-in Bit(889) (TDI = 0);}
	  #    Cycle 1499  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(890) (No expect value) before TCK Leading-Edge; Shift-in Bit(890) (TDI = 0);}
	  #    Cycle 1500  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(891) (No expect value) before TCK Leading-Edge; Shift-in Bit(891) (TDI = 0);}
	  #    Cycle 1501  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(892) (No expect value) before TCK Leading-Edge; Shift-in Bit(892) (TDI = 0);}
	  #    Cycle 1502  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(893) (No expect value) before TCK Leading-Edge; Shift-in Bit(893) (TDI = 0);}
	  #    Cycle 1503  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(894) (No expect value) before TCK Leading-Edge; Shift-in Bit(894) (TDI = 0);}
	  #    Cycle 1504  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(895) (No expect value) before TCK Leading-Edge; Shift-in Bit(895) (TDI = 0);}
	  #    Cycle 1505  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(896) (No expect value) before TCK Leading-Edge; Shift-in Bit(896) (TDI = 0);}
	  #    Cycle 1506  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(897) (No expect value) before TCK Leading-Edge; Shift-in Bit(897) (TDI = 0);}
	  #    Cycle 1507  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(898) (No expect value) before TCK Leading-Edge; Shift-in Bit(898) (TDI = 0);}
	  #    Cycle 1508  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(899) (No expect value) before TCK Leading-Edge; Shift-in Bit(899) (TDI = 0);}
	  #    Cycle 1509  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(900) (No expect value) before TCK Leading-Edge; Shift-in Bit(900) (TDI = 0);}
	  #    Cycle 1510  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(901) (No expect value) before TCK Leading-Edge; Shift-in Bit(901) (TDI = 0);}
	  #    Cycle 1511  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(902) (No expect value) before TCK Leading-Edge; Shift-in Bit(902) (TDI = 0);}
	  #    Cycle 1512  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(903) (No expect value) before TCK Leading-Edge; Shift-in Bit(903) (TDI = 0);}
	  #    Cycle 1513  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(904) (No expect value) before TCK Leading-Edge; Shift-in Bit(904) (TDI = 0);}
	  #    Cycle 1514  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(905) (No expect value) before TCK Leading-Edge; Shift-in Bit(905) (TDI = 0);}
	  #    Cycle 1515  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(906) (No expect value) before TCK Leading-Edge; Shift-in Bit(906) (TDI = 0);}
	  #    Cycle 1516  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(907) (No expect value) before TCK Leading-Edge; Shift-in Bit(907) (TDI = 0);}
	  #    Cycle 1517  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(908) (No expect value) before TCK Leading-Edge; Shift-in Bit(908) (TDI = 0);}
	  #    Cycle 1518  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(909) (No expect value) before TCK Leading-Edge; Shift-in Bit(909) (TDI = 0);}
	  #    Cycle 1519  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(910) (No expect value) before TCK Leading-Edge; Shift-in Bit(910) (TDI = 0);}
	  #    Cycle 1520  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(911) (No expect value) before TCK Leading-Edge; Shift-in Bit(911) (TDI = 0);}
	  #    Cycle 1521  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(912) (No expect value) before TCK Leading-Edge; Shift-in Bit(912) (TDI = 0);}
	  #    Cycle 1522  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(913) (No expect value) before TCK Leading-Edge; Shift-in Bit(913) (TDI = 0);}
	  #    Cycle 1523  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(914) (No expect value) before TCK Leading-Edge; Shift-in Bit(914) (TDI = 0);}
	  #    Cycle 1524  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(915) (No expect value) before TCK Leading-Edge; Shift-in Bit(915) (TDI = 0);}
	  #    Cycle 1525  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(916) (No expect value) before TCK Leading-Edge; Shift-in Bit(916) (TDI = 0);}
	  #    Cycle 1526  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(917) (No expect value) before TCK Leading-Edge; Shift-in Bit(917) (TDI = 0);}
	  #    Cycle 1527  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(918) (No expect value) before TCK Leading-Edge; Shift-in Bit(918) (TDI = 0);}
	  #    Cycle 1528  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(919) (No expect value) before TCK Leading-Edge; Shift-in Bit(919) (TDI = 0);}
	  #    Cycle 1529  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(920) (No expect value) before TCK Leading-Edge; Shift-in Bit(920) (TDI = 0);}
	  #    Cycle 1530  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(921) (No expect value) before TCK Leading-Edge; Shift-in Bit(921) (TDI = 0);}
	  #    Cycle 1531  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(922) (No expect value) before TCK Leading-Edge; Shift-in Bit(922) (TDI = 0);}
	  #    Cycle 1532  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(923) (No expect value) before TCK Leading-Edge; Shift-in Bit(923) (TDI = 0);}
	  #    Cycle 1533  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(924) (No expect value) before TCK Leading-Edge; Shift-in Bit(924) (TDI = 0);}
	  #    Cycle 1534  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(925) (No expect value) before TCK Leading-Edge; Shift-in Bit(925) (TDI = 0);}
	  #    Cycle 1535  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(926) (No expect value) before TCK Leading-Edge; Shift-in Bit(926) (TDI = 0);}
	  #    Cycle 1536  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(927) (No expect value) before TCK Leading-Edge; Shift-in Bit(927) (TDI = 0);}
	  #    Cycle 1537  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(928) (No expect value) before TCK Leading-Edge; Shift-in Bit(928) (TDI = 0);}
	  #    Cycle 1538  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(929) (No expect value) before TCK Leading-Edge; Shift-in Bit(929) (TDI = 0);}
	  #    Cycle 1539  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(930) (No expect value) before TCK Leading-Edge; Shift-in Bit(930) (TDI = 0);}
	  #    Cycle 1540  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(931) (No expect value) before TCK Leading-Edge; Shift-in Bit(931) (TDI = 0);}
	  #    Cycle 1541  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(932) (No expect value) before TCK Leading-Edge; Shift-in Bit(932) (TDI = 0);}
	  #    Cycle 1542  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(933) (No expect value) before TCK Leading-Edge; Shift-in Bit(933) (TDI = 0);}
	  #    Cycle 1543  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(934) (No expect value) before TCK Leading-Edge; Shift-in Bit(934) (TDI = 0);}
	  #    Cycle 1544  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(935) (No expect value) before TCK Leading-Edge; Shift-in Bit(935) (TDI = 0);}
	  #    Cycle 1545  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(936) (No expect value) before TCK Leading-Edge; Shift-in Bit(936) (TDI = 0);}
	  #    Cycle 1546  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(937) (No expect value) before TCK Leading-Edge; Shift-in Bit(937) (TDI = 0);}
	  #    Cycle 1547  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(938) (No expect value) before TCK Leading-Edge; Shift-in Bit(938) (TDI = 0);}
	  #    Cycle 1548  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(939) (No expect value) before TCK Leading-Edge; Shift-in Bit(939) (TDI = 0);}
	  #    Cycle 1549  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(940) (No expect value) before TCK Leading-Edge; Shift-in Bit(940) (TDI = 0);}
	  #    Cycle 1550  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(941) (No expect value) before TCK Leading-Edge; Shift-in Bit(941) (TDI = 0);}
	  #    Cycle 1551  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(942) (No expect value) before TCK Leading-Edge; Shift-in Bit(942) (TDI = 0);}
	  #    Cycle 1552  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(943) (No expect value) before TCK Leading-Edge; Shift-in Bit(943) (TDI = 0);}
	  #    Cycle 1553  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(944) (No expect value) before TCK Leading-Edge; Shift-in Bit(944) (TDI = 0);}
	  #    Cycle 1554  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(945) (No expect value) before TCK Leading-Edge; Shift-in Bit(945) (TDI = 0);}
	  #    Cycle 1555  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(946) (No expect value) before TCK Leading-Edge; Shift-in Bit(946) (TDI = 0);}
	  #    Cycle 1556  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(947) (No expect value) before TCK Leading-Edge; Shift-in Bit(947) (TDI = 0);}
	  #    Cycle 1557  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(948) (No expect value) before TCK Leading-Edge; Shift-in Bit(948) (TDI = 0);}
	  #    Cycle 1558  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(949) (No expect value) before TCK Leading-Edge; Shift-in Bit(949) (TDI = 0);}
	  #    Cycle 1559  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(950) (No expect value) before TCK Leading-Edge; Shift-in Bit(950) (TDI = 0);}
	  #    Cycle 1560  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(951) (No expect value) before TCK Leading-Edge; Shift-in Bit(951) (TDI = 0);}
	  #    Cycle 1561  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(952) (No expect value) before TCK Leading-Edge; Shift-in Bit(952) (TDI = 0);}
	  #    Cycle 1562  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(953) (No expect value) before TCK Leading-Edge; Shift-in Bit(953) (TDI = 0);}
	  #    Cycle 1563  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(954) (No expect value) before TCK Leading-Edge; Shift-in Bit(954) (TDI = 0);}
	  #    Cycle 1564  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(955) (No expect value) before TCK Leading-Edge; Shift-in Bit(955) (TDI = 0);}
	  #    Cycle 1565  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(956) (No expect value) before TCK Leading-Edge; Shift-in Bit(956) (TDI = 0);}
	  #    Cycle 1566  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(957) (No expect value) before TCK Leading-Edge; Shift-in Bit(957) (TDI = 0);}
	  #    Cycle 1567  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(958) (No expect value) before TCK Leading-Edge; Shift-in Bit(958) (TDI = 0);}
	  #    Cycle 1568  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(959) (No expect value) before TCK Leading-Edge; Shift-in Bit(959) (TDI = 0);}
	  #    Cycle 1569  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(960) (No expect value) before TCK Leading-Edge; Shift-in Bit(960) (TDI = 0);}
	  #    Cycle 1570  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(961) (No expect value) before TCK Leading-Edge; Shift-in Bit(961) (TDI = 0);}
	  #    Cycle 1571  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(962) (No expect value) before TCK Leading-Edge; Shift-in Bit(962) (TDI = 0);}
	  #    Cycle 1572  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(963) (No expect value) before TCK Leading-Edge; Shift-in Bit(963) (TDI = 0);}
	  #    Cycle 1573  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(964) (No expect value) before TCK Leading-Edge; Shift-in Bit(964) (TDI = 0);}
	  #    Cycle 1574  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(965) (No expect value) before TCK Leading-Edge; Shift-in Bit(965) (TDI = 0);}
	  #    Cycle 1575  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(966) (No expect value) before TCK Leading-Edge; Shift-in Bit(966) (TDI = 0);}
	  #    Cycle 1576  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(967) (No expect value) before TCK Leading-Edge; Shift-in Bit(967) (TDI = 0);}
	  #    Cycle 1577  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(968) (No expect value) before TCK Leading-Edge; Shift-in Bit(968) (TDI = 0);}
	  #    Cycle 1578  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(969) (No expect value) before TCK Leading-Edge; Shift-in Bit(969) (TDI = 0);}
	  #    Cycle 1579  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(970) (No expect value) before TCK Leading-Edge; Shift-in Bit(970) (TDI = 0);}
	  #    Cycle 1580  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(971) (No expect value) before TCK Leading-Edge; Shift-in Bit(971) (TDI = 0);}
	  #    Cycle 1581  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(972) (No expect value) before TCK Leading-Edge; Shift-in Bit(972) (TDI = 0);}
	  #    Cycle 1582  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(973) (No expect value) before TCK Leading-Edge; Shift-in Bit(973) (TDI = 0);}
	  #    Cycle 1583  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(974) (No expect value) before TCK Leading-Edge; Shift-in Bit(974) (TDI = 0);}
	  #    Cycle 1584  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(975) (No expect value) before TCK Leading-Edge; Shift-in Bit(975) (TDI = 0);}
	  #    Cycle 1585  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(976) (No expect value) before TCK Leading-Edge; Shift-in Bit(976) (TDI = 0);}
	  #    Cycle 1586  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(977) (No expect value) before TCK Leading-Edge; Shift-in Bit(977) (TDI = 0);}
	  #    Cycle 1587  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(978) (No expect value) before TCK Leading-Edge; Shift-in Bit(978) (TDI = 0);}
	  #    Cycle 1588  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(979) (No expect value) before TCK Leading-Edge; Shift-in Bit(979) (TDI = 0);}
	  #    Cycle 1589  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(980) (No expect value) before TCK Leading-Edge; Shift-in Bit(980) (TDI = 0);}
	  #    Cycle 1590  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(981) (No expect value) before TCK Leading-Edge; Shift-in Bit(981) (TDI = 0);}
	  #    Cycle 1591  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(982) (No expect value) before TCK Leading-Edge; Shift-in Bit(982) (TDI = 0);}
	  #    Cycle 1592  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(983) (No expect value) before TCK Leading-Edge; Shift-in Bit(983) (TDI = 0);}
	  #    Cycle 1593  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(984) (No expect value) before TCK Leading-Edge; Shift-in Bit(984) (TDI = 0);}
	  #    Cycle 1594  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(985) (No expect value) before TCK Leading-Edge; Shift-in Bit(985) (TDI = 0);}
	  #    Cycle 1595  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(986) (No expect value) before TCK Leading-Edge; Shift-in Bit(986) (TDI = 0);}
	  #    Cycle 1596  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(987) (No expect value) before TCK Leading-Edge; Shift-in Bit(987) (TDI = 0);}
	  #    Cycle 1597  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(988) (No expect value) before TCK Leading-Edge; Shift-in Bit(988) (TDI = 0);}
	  #    Cycle 1598  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(989) (No expect value) before TCK Leading-Edge; Shift-in Bit(989) (TDI = 0);}
	  #    Cycle 1599  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(990) (No expect value) before TCK Leading-Edge; Shift-in Bit(990) (TDI = 0);}
	  #    Cycle 1600  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(991) (No expect value) before TCK Leading-Edge; Shift-in Bit(991) (TDI = 0);}
	  #    Cycle 1601  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(992) (No expect value) before TCK Leading-Edge; Shift-in Bit(992) (TDI = 0);}
	  #    Cycle 1602  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(993) (No expect value) before TCK Leading-Edge; Shift-in Bit(993) (TDI = 0);}
	  #    Cycle 1603  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(994) (No expect value) before TCK Leading-Edge; Shift-in Bit(994) (TDI = 0);}
	  #    Cycle 1604  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(995) (No expect value) before TCK Leading-Edge; Shift-in Bit(995) (TDI = 0);}
	  #    Cycle 1605  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(996) (No expect value) before TCK Leading-Edge; Shift-in Bit(996) (TDI = 0);}
	  #    Cycle 1606  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(997) (No expect value) before TCK Leading-Edge; Shift-in Bit(997) (TDI = 0);}
	  #    Cycle 1607  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(998) (No expect value) before TCK Leading-Edge; Shift-in Bit(998) (TDI = 0);}
	  #    Cycle 1608  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(999) (No expect value) before TCK Leading-Edge; Shift-in Bit(999) (TDI = 0);}
	  #    Cycle 1609  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1000) (No expect value) before TCK Leading-Edge; Shift-in Bit(1000) (TDI = 0);}
	  #    Cycle 1610  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1001) (No expect value) before TCK Leading-Edge; Shift-in Bit(1001) (TDI = 0);}
	  #    Cycle 1611  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1002) (No expect value) before TCK Leading-Edge; Shift-in Bit(1002) (TDI = 0);}
	  #    Cycle 1612  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1003) (No expect value) before TCK Leading-Edge; Shift-in Bit(1003) (TDI = 0);}
	  #    Cycle 1613  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1004) (No expect value) before TCK Leading-Edge; Shift-in Bit(1004) (TDI = 0);}
	  #    Cycle 1614  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1005) (No expect value) before TCK Leading-Edge; Shift-in Bit(1005) (TDI = 0);}
	  #    Cycle 1615  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1006) (No expect value) before TCK Leading-Edge; Shift-in Bit(1006) (TDI = 0);}
	  #    Cycle 1616  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1007) (No expect value) before TCK Leading-Edge; Shift-in Bit(1007) (TDI = 0);}
	  #    Cycle 1617  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1008) (No expect value) before TCK Leading-Edge; Shift-in Bit(1008) (TDI = 0);}
	  #    Cycle 1618  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1009) (No expect value) before TCK Leading-Edge; Shift-in Bit(1009) (TDI = 0);}
	  #    Cycle 1619  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1010) (No expect value) before TCK Leading-Edge; Shift-in Bit(1010) (TDI = 0);}
	  #    Cycle 1620  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1011) (No expect value) before TCK Leading-Edge; Shift-in Bit(1011) (TDI = 0);}
	  #    Cycle 1621  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1012) (No expect value) before TCK Leading-Edge; Shift-in Bit(1012) (TDI = 0);}
	  #    Cycle 1622  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1013) (No expect value) before TCK Leading-Edge; Shift-in Bit(1013) (TDI = 0);}
	  #    Cycle 1623  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1014) (No expect value) before TCK Leading-Edge; Shift-in Bit(1014) (TDI = 0);}
	  #    Cycle 1624  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1015) (No expect value) before TCK Leading-Edge; Shift-in Bit(1015) (TDI = 0);}
	  #    Cycle 1625  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1016) (No expect value) before TCK Leading-Edge; Shift-in Bit(1016) (TDI = 0);}
	  #    Cycle 1626  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1017) (No expect value) before TCK Leading-Edge; Shift-in Bit(1017) (TDI = 0);}
	  #    Cycle 1627  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1018) (No expect value) before TCK Leading-Edge; Shift-in Bit(1018) (TDI = 0);}
	  #    Cycle 1628  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1019) (No expect value) before TCK Leading-Edge; Shift-in Bit(1019) (TDI = 0);}
	  #    Cycle 1629  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1020) (No expect value) before TCK Leading-Edge; Shift-in Bit(1020) (TDI = 0);}
	  #    Cycle 1630  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1021) (No expect value) before TCK Leading-Edge; Shift-in Bit(1021) (TDI = 0);}
	  #    Cycle 1631  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1022) (No expect value) before TCK Leading-Edge; Shift-in Bit(1022) (TDI = 0);}
	  #    Cycle 1632  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1023) (No expect value) before TCK Leading-Edge; Shift-in Bit(1023) (TDI = 0);}
	  #    Cycle 1633  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1024) (No expect value) before TCK Leading-Edge; Shift-in Bit(1024) (TDI = 0);}
	  #    Cycle 1634  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1025) (No expect value) before TCK Leading-Edge; Shift-in Bit(1025) (TDI = 0);}
	  #    Cycle 1635  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1026) (No expect value) before TCK Leading-Edge; Shift-in Bit(1026) (TDI = 0);}
	  #    Cycle 1636  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1027) (No expect value) before TCK Leading-Edge; Shift-in Bit(1027) (TDI = 0);}
	  #    Cycle 1637  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1028) (No expect value) before TCK Leading-Edge; Shift-in Bit(1028) (TDI = 0);}
	  #    Cycle 1638  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1029) (No expect value) before TCK Leading-Edge; Shift-in Bit(1029) (TDI = 0);}
	  #    Cycle 1639  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1030) (No expect value) before TCK Leading-Edge; Shift-in Bit(1030) (TDI = 0);}
	  #    Cycle 1640  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1031) (No expect value) before TCK Leading-Edge; Shift-in Bit(1031) (TDI = 0);}
	  #    Cycle 1641  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1032) (No expect value) before TCK Leading-Edge; Shift-in Bit(1032) (TDI = 0);}
	  #    Cycle 1642  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1033) (No expect value) before TCK Leading-Edge; Shift-in Bit(1033) (TDI = 0);}
	  #    Cycle 1643  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1034) (No expect value) before TCK Leading-Edge; Shift-in Bit(1034) (TDI = 0);}
	  #    Cycle 1644  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1035) (No expect value) before TCK Leading-Edge; Shift-in Bit(1035) (TDI = 0);}
	  #    Cycle 1645  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1036) (No expect value) before TCK Leading-Edge; Shift-in Bit(1036) (TDI = 0);}
	  #    Cycle 1646  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1037) (No expect value) before TCK Leading-Edge; Shift-in Bit(1037) (TDI = 0);}
	  #    Cycle 1647  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1038) (No expect value) before TCK Leading-Edge; Shift-in Bit(1038) (TDI = 0);}
	  #    Cycle 1648  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1039) (No expect value) before TCK Leading-Edge; Shift-in Bit(1039) (TDI = 0);}
	  #    Cycle 1649  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1040) (No expect value) before TCK Leading-Edge; Shift-in Bit(1040) (TDI = 0);}
	  #    Cycle 1650  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1041) (No expect value) before TCK Leading-Edge; Shift-in Bit(1041) (TDI = 0);}
	  #    Cycle 1651  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1042) (No expect value) before TCK Leading-Edge; Shift-in Bit(1042) (TDI = 0);}
	  #    Cycle 1652  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1043) (No expect value) before TCK Leading-Edge; Shift-in Bit(1043) (TDI = 0);}
	  #    Cycle 1653  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1044) (No expect value) before TCK Leading-Edge; Shift-in Bit(1044) (TDI = 0);}
	  #    Cycle 1654  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1045) (No expect value) before TCK Leading-Edge; Shift-in Bit(1045) (TDI = 0);}
	  #    Cycle 1655  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1046) (No expect value) before TCK Leading-Edge; Shift-in Bit(1046) (TDI = 0);}
	  #    Cycle 1656  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1047) (No expect value) before TCK Leading-Edge; Shift-in Bit(1047) (TDI = 0);}
	  #    Cycle 1657  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1048) (No expect value) before TCK Leading-Edge; Shift-in Bit(1048) (TDI = 0);}
	  #    Cycle 1658  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1049) (No expect value) before TCK Leading-Edge; Shift-in Bit(1049) (TDI = 0);}
	  #    Cycle 1659  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1050) (No expect value) before TCK Leading-Edge; Shift-in Bit(1050) (TDI = 0);}
	  #    Cycle 1660  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1051) (No expect value) before TCK Leading-Edge; Shift-in Bit(1051) (TDI = 0);}
	  #    Cycle 1661  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1052) (No expect value) before TCK Leading-Edge; Shift-in Bit(1052) (TDI = 0);}
	  #    Cycle 1662  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1053) (No expect value) before TCK Leading-Edge; Shift-in Bit(1053) (TDI = 0);}
	  #    Cycle 1663  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1054) (No expect value) before TCK Leading-Edge; Shift-in Bit(1054) (TDI = 0);}
	  #    Cycle 1664  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1055) (No expect value) before TCK Leading-Edge; Shift-in Bit(1055) (TDI = 0);}
	  #    Cycle 1665  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1056) (No expect value) before TCK Leading-Edge; Shift-in Bit(1056) (TDI = 0);}
	  #    Cycle 1666  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1057) (No expect value) before TCK Leading-Edge; Shift-in Bit(1057) (TDI = 0);}
	  #    Cycle 1667  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1058) (No expect value) before TCK Leading-Edge; Shift-in Bit(1058) (TDI = 0);}
	  #    Cycle 1668  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1059) (No expect value) before TCK Leading-Edge; Shift-in Bit(1059) (TDI = 0);}
	  #    Cycle 1669  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1060) (No expect value) before TCK Leading-Edge; Shift-in Bit(1060) (TDI = 0);}
	  #    Cycle 1670  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1061) (No expect value) before TCK Leading-Edge; Shift-in Bit(1061) (TDI = 0);}
	  #    Cycle 1671  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1062) (No expect value) before TCK Leading-Edge; Shift-in Bit(1062) (TDI = 0);}
	  #    Cycle 1672  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1063) (No expect value) before TCK Leading-Edge; Shift-in Bit(1063) (TDI = 0);}
	  #    Cycle 1673  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1064) (No expect value) before TCK Leading-Edge; Shift-in Bit(1064) (TDI = 0);}
	  #    Cycle 1674  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1065) (No expect value) before TCK Leading-Edge; Shift-in Bit(1065) (TDI = 0);}
	  #    Cycle 1675  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1066) (No expect value) before TCK Leading-Edge; Shift-in Bit(1066) (TDI = 0);}
	  #    Cycle 1676  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1067) (No expect value) before TCK Leading-Edge; Shift-in Bit(1067) (TDI = 0);}
	  #    Cycle 1677  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1068) (No expect value) before TCK Leading-Edge; Shift-in Bit(1068) (TDI = 0);}
	  #    Cycle 1678  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1069) (No expect value) before TCK Leading-Edge; Shift-in Bit(1069) (TDI = 0);}
	  #    Cycle 1679  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1070) (No expect value) before TCK Leading-Edge; Shift-in Bit(1070) (TDI = 0);}
	  #    Cycle 1680  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1071) (No expect value) before TCK Leading-Edge; Shift-in Bit(1071) (TDI = 0);}
	  #    Cycle 1681  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1072) (No expect value) before TCK Leading-Edge; Shift-in Bit(1072) (TDI = 0);}
	  #    Cycle 1682  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1073) (No expect value) before TCK Leading-Edge; Shift-in Bit(1073) (TDI = 0);}
	  #    Cycle 1683  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1074) (No expect value) before TCK Leading-Edge; Shift-in Bit(1074) (TDI = 0);}
	  #    Cycle 1684  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1075) (No expect value) before TCK Leading-Edge; Shift-in Bit(1075) (TDI = 0);}
	  #    Cycle 1685  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1076) (No expect value) before TCK Leading-Edge; Shift-in Bit(1076) (TDI = 0);}
	  #    Cycle 1686  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1077) (No expect value) before TCK Leading-Edge; Shift-in Bit(1077) (TDI = 0);}
	  #    Cycle 1687  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1078) (No expect value) before TCK Leading-Edge; Shift-in Bit(1078) (TDI = 0);}
	  #    Cycle 1688  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1079) (No expect value) before TCK Leading-Edge; Shift-in Bit(1079) (TDI = 0);}
	  #    Cycle 1689  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1080) (No expect value) before TCK Leading-Edge; Shift-in Bit(1080) (TDI = 0);}
	  #    Cycle 1690  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1081) (No expect value) before TCK Leading-Edge; Shift-in Bit(1081) (TDI = 0);}
	  #    Cycle 1691  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1082) (No expect value) before TCK Leading-Edge; Shift-in Bit(1082) (TDI = 0);}
	  #    Cycle 1692  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1083) (No expect value) before TCK Leading-Edge; Shift-in Bit(1083) (TDI = 0);}
	  #    Cycle 1693  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1084) (No expect value) before TCK Leading-Edge; Shift-in Bit(1084) (TDI = 0);}
	  #    Cycle 1694  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1085) (No expect value) before TCK Leading-Edge; Shift-in Bit(1085) (TDI = 0);}
	  #    Cycle 1695  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1086) (No expect value) before TCK Leading-Edge; Shift-in Bit(1086) (TDI = 0);}
	  #    Cycle 1696  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1087) (No expect value) before TCK Leading-Edge; Shift-in Bit(1087) (TDI = 0);}
	  #    Cycle 1697  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1088) (No expect value) before TCK Leading-Edge; Shift-in Bit(1088) (TDI = 0);}
	  #    Cycle 1698  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1089) (No expect value) before TCK Leading-Edge; Shift-in Bit(1089) (TDI = 0);}
	  #    Cycle 1699  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1090) (No expect value) before TCK Leading-Edge; Shift-in Bit(1090) (TDI = 0);}
	  #    Cycle 1700  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1091) (No expect value) before TCK Leading-Edge; Shift-in Bit(1091) (TDI = 0);}
	  #    Cycle 1701  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1092) (No expect value) before TCK Leading-Edge; Shift-in Bit(1092) (TDI = 0);}
	  #    Cycle 1702  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1093) (No expect value) before TCK Leading-Edge; Shift-in Bit(1093) (TDI = 0);}
	  #    Cycle 1703  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1094) (No expect value) before TCK Leading-Edge; Shift-in Bit(1094) (TDI = 0);}
	  #    Cycle 1704  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1095) (No expect value) before TCK Leading-Edge; Shift-in Bit(1095) (TDI = 0);}
	  #    Cycle 1705  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1096) (No expect value) before TCK Leading-Edge; Shift-in Bit(1096) (TDI = 0);}
	  #    Cycle 1706  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1097) (No expect value) before TCK Leading-Edge; Shift-in Bit(1097) (TDI = 0);}
	  #    Cycle 1707  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1098) (No expect value) before TCK Leading-Edge; Shift-in Bit(1098) (TDI = 0);}
	  #    Cycle 1708  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1099) (No expect value) before TCK Leading-Edge; Shift-in Bit(1099) (TDI = 0);}
	  #    Cycle 1709  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1100) (No expect value) before TCK Leading-Edge; Shift-in Bit(1100) (TDI = 0);}
	  #    Cycle 1710  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1101) (No expect value) before TCK Leading-Edge; Shift-in Bit(1101) (TDI = 0);}
	  #    Cycle 1711  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1102) (No expect value) before TCK Leading-Edge; Shift-in Bit(1102) (TDI = 0);}
	  #    Cycle 1712  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1103) (No expect value) before TCK Leading-Edge; Shift-in Bit(1103) (TDI = 0);}
	  #    Cycle 1713  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1104) (No expect value) before TCK Leading-Edge; Shift-in Bit(1104) (TDI = 0);}
	  #    Cycle 1714  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1105) (No expect value) before TCK Leading-Edge; Shift-in Bit(1105) (TDI = 0);}
	  #    Cycle 1715  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1106) (No expect value) before TCK Leading-Edge; Shift-in Bit(1106) (TDI = 0);}
	  #    Cycle 1716  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1107) (No expect value) before TCK Leading-Edge; Shift-in Bit(1107) (TDI = 0);}
	  #    Cycle 1717  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1108) (No expect value) before TCK Leading-Edge; Shift-in Bit(1108) (TDI = 0);}
	  #    Cycle 1718  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1109) (No expect value) before TCK Leading-Edge; Shift-in Bit(1109) (TDI = 0);}
	  #    Cycle 1719  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1110) (No expect value) before TCK Leading-Edge; Shift-in Bit(1110) (TDI = 0);}
	  #    Cycle 1720  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1111) (No expect value) before TCK Leading-Edge; Shift-in Bit(1111) (TDI = 0);}
	  #    Cycle 1721  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1112) (No expect value) before TCK Leading-Edge; Shift-in Bit(1112) (TDI = 0);}
	  #    Cycle 1722  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1113) (No expect value) before TCK Leading-Edge; Shift-in Bit(1113) (TDI = 0);}
	  #    Cycle 1723  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1114) (No expect value) before TCK Leading-Edge; Shift-in Bit(1114) (TDI = 0);}
	  #    Cycle 1724  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1115) (No expect value) before TCK Leading-Edge; Shift-in Bit(1115) (TDI = 0);}
	  #    Cycle 1725  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1116) (No expect value) before TCK Leading-Edge; Shift-in Bit(1116) (TDI = 0);}
	  #    Cycle 1726  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1117) (No expect value) before TCK Leading-Edge; Shift-in Bit(1117) (TDI = 0);}
	  #    Cycle 1727  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1118) (No expect value) before TCK Leading-Edge; Shift-in Bit(1118) (TDI = 0);}
	  #    Cycle 1728  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1119) (No expect value) before TCK Leading-Edge; Shift-in Bit(1119) (TDI = 0);}
	  #    Cycle 1729  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1120) (No expect value) before TCK Leading-Edge; Shift-in Bit(1120) (TDI = 0);}
	  #    Cycle 1730  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1121) (No expect value) before TCK Leading-Edge; Shift-in Bit(1121) (TDI = 0);}
	  #    Cycle 1731  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1122) (No expect value) before TCK Leading-Edge; Shift-in Bit(1122) (TDI = 0);}
	  #    Cycle 1732  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1123) (No expect value) before TCK Leading-Edge; Shift-in Bit(1123) (TDI = 0);}
	  #    Cycle 1733  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1124) (No expect value) before TCK Leading-Edge; Shift-in Bit(1124) (TDI = 0);}
	  #    Cycle 1734  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1125) (No expect value) before TCK Leading-Edge; Shift-in Bit(1125) (TDI = 0);}
	  #    Cycle 1735  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1126) (No expect value) before TCK Leading-Edge; Shift-in Bit(1126) (TDI = 0);}
	  #    Cycle 1736  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1127) (No expect value) before TCK Leading-Edge; Shift-in Bit(1127) (TDI = 0);}
	  #    Cycle 1737  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1128) (No expect value) before TCK Leading-Edge; Shift-in Bit(1128) (TDI = 0);}
	  #    Cycle 1738  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1129) (No expect value) before TCK Leading-Edge; Shift-in Bit(1129) (TDI = 0);}
	  #    Cycle 1739  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1130) (No expect value) before TCK Leading-Edge; Shift-in Bit(1130) (TDI = 0);}
	  #    Cycle 1740  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1131) (No expect value) before TCK Leading-Edge; Shift-in Bit(1131) (TDI = 0);}
	  #    Cycle 1741  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1132) (No expect value) before TCK Leading-Edge; Shift-in Bit(1132) (TDI = 0);}
	  #    Cycle 1742  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1133) (No expect value) before TCK Leading-Edge; Shift-in Bit(1133) (TDI = 0);}
	  #    Cycle 1743  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1134) (No expect value) before TCK Leading-Edge; Shift-in Bit(1134) (TDI = 0);}
	  #    Cycle 1744  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1135) (No expect value) before TCK Leading-Edge; Shift-in Bit(1135) (TDI = 0);}
	  #    Cycle 1745  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1136) (No expect value) before TCK Leading-Edge; Shift-in Bit(1136) (TDI = 0);}
	  #    Cycle 1746  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1137) (No expect value) before TCK Leading-Edge; Shift-in Bit(1137) (TDI = 0);}
	  #    Cycle 1747  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1138) (No expect value) before TCK Leading-Edge; Shift-in Bit(1138) (TDI = 0);}
	  #    Cycle 1748  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1139) (No expect value) before TCK Leading-Edge; Shift-in Bit(1139) (TDI = 0);}
	  #    Cycle 1749  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1140) (No expect value) before TCK Leading-Edge; Shift-in Bit(1140) (TDI = 0);}
	  #    Cycle 1750  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1141) (No expect value) before TCK Leading-Edge; Shift-in Bit(1141) (TDI = 0);}
	  #    Cycle 1751  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1142) (No expect value) before TCK Leading-Edge; Shift-in Bit(1142) (TDI = 0);}
	  #    Cycle 1752  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1143) (No expect value) before TCK Leading-Edge; Shift-in Bit(1143) (TDI = 0);}
	  #    Cycle 1753  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1144) (No expect value) before TCK Leading-Edge; Shift-in Bit(1144) (TDI = 0);}
	  #    Cycle 1754  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1145) (No expect value) before TCK Leading-Edge; Shift-in Bit(1145) (TDI = 0);}
	  #    Cycle 1755  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1146) (No expect value) before TCK Leading-Edge; Shift-in Bit(1146) (TDI = 0);}
	  #    Cycle 1756  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1147) (No expect value) before TCK Leading-Edge; Shift-in Bit(1147) (TDI = 0);}
	  #    Cycle 1757  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1148) (No expect value) before TCK Leading-Edge; Shift-in Bit(1148) (TDI = 0);}
	  #    Cycle 1758  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1149) (No expect value) before TCK Leading-Edge; Shift-in Bit(1149) (TDI = 0);}
	  #    Cycle 1759  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1150) (No expect value) before TCK Leading-Edge; Shift-in Bit(1150) (TDI = 0);}
	  #    Cycle 1760  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1151) (No expect value) before TCK Leading-Edge; Shift-in Bit(1151) (TDI = 0);}
	  #    Cycle 1761  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1152) (No expect value) before TCK Leading-Edge; Shift-in Bit(1152) (TDI = 0);}
	  #    Cycle 1762  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1153) (No expect value) before TCK Leading-Edge; Shift-in Bit(1153) (TDI = 0);}
	  #    Cycle 1763  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1154) (No expect value) before TCK Leading-Edge; Shift-in Bit(1154) (TDI = 0);}
	  #    Cycle 1764  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1155) (No expect value) before TCK Leading-Edge; Shift-in Bit(1155) (TDI = 0);}
	  #    Cycle 1765  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1156) (No expect value) before TCK Leading-Edge; Shift-in Bit(1156) (TDI = 0);}
	  #    Cycle 1766  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1157) (No expect value) before TCK Leading-Edge; Shift-in Bit(1157) (TDI = 0);}
	  #    Cycle 1767  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1158) (No expect value) before TCK Leading-Edge; Shift-in Bit(1158) (TDI = 0);}
	  #    Cycle 1768  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1159) (No expect value) before TCK Leading-Edge; Shift-in Bit(1159) (TDI = 0);}
	  #    Cycle 1769  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1160) (No expect value) before TCK Leading-Edge; Shift-in Bit(1160) (TDI = 0);}
	  #    Cycle 1770  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1161) (No expect value) before TCK Leading-Edge; Shift-in Bit(1161) (TDI = 0);}
	  #    Cycle 1771  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1162) (No expect value) before TCK Leading-Edge; Shift-in Bit(1162) (TDI = 0);}
	  #    Cycle 1772  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1163) (No expect value) before TCK Leading-Edge; Shift-in Bit(1163) (TDI = 0);}
	  #    Cycle 1773  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1164) (No expect value) before TCK Leading-Edge; Shift-in Bit(1164) (TDI = 0);}
	  #    Cycle 1774  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1165) (No expect value) before TCK Leading-Edge; Shift-in Bit(1165) (TDI = 0);}
	  #    Cycle 1775  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1166) (No expect value) before TCK Leading-Edge; Shift-in Bit(1166) (TDI = 0);}
	  #    Cycle 1776  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1167) (No expect value) before TCK Leading-Edge; Shift-in Bit(1167) (TDI = 0);}
	  #    Cycle 1777  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1168) (No expect value) before TCK Leading-Edge; Shift-in Bit(1168) (TDI = 0);}
	  #    Cycle 1778  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1169) (No expect value) before TCK Leading-Edge; Shift-in Bit(1169) (TDI = 0);}
	  #    Cycle 1779  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1170) (No expect value) before TCK Leading-Edge; Shift-in Bit(1170) (TDI = 0);}
	  #    Cycle 1780  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1171) (No expect value) before TCK Leading-Edge; Shift-in Bit(1171) (TDI = 0);}
	  #    Cycle 1781  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1172) (No expect value) before TCK Leading-Edge; Shift-in Bit(1172) (TDI = 0);}
	  #    Cycle 1782  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1173) (No expect value) before TCK Leading-Edge; Shift-in Bit(1173) (TDI = 0);}
	  #    Cycle 1783  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1174) (No expect value) before TCK Leading-Edge; Shift-in Bit(1174) (TDI = 0);}
	  #    Cycle 1784  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1175) (No expect value) before TCK Leading-Edge; Shift-in Bit(1175) (TDI = 0);}
	  #    Cycle 1785  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1176) (No expect value) before TCK Leading-Edge; Shift-in Bit(1176) (TDI = 0);}
	  #    Cycle 1786  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1177) (No expect value) before TCK Leading-Edge; Shift-in Bit(1177) (TDI = 0);}
	  #    Cycle 1787  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1178) (No expect value) before TCK Leading-Edge; Shift-in Bit(1178) (TDI = 0);}
	  #    Cycle 1788  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1179) (No expect value) before TCK Leading-Edge; Shift-in Bit(1179) (TDI = 0);}
	  #    Cycle 1789  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1180) (No expect value) before TCK Leading-Edge; Shift-in Bit(1180) (TDI = 0);}
	  #    Cycle 1790  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1181) (No expect value) before TCK Leading-Edge; Shift-in Bit(1181) (TDI = 0);}
	  #    Cycle 1791  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1182) (No expect value) before TCK Leading-Edge; Shift-in Bit(1182) (TDI = 0);}
	  #    Cycle 1792  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1183) (No expect value) before TCK Leading-Edge; Shift-in Bit(1183) (TDI = 0);}
	  #    Cycle 1793  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1184) (No expect value) before TCK Leading-Edge; Shift-in Bit(1184) (TDI = 0);}
	  #    Cycle 1794  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1185) (No expect value) before TCK Leading-Edge; Shift-in Bit(1185) (TDI = 0);}
	  #    Cycle 1795  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1186) (No expect value) before TCK Leading-Edge; Shift-in Bit(1186) (TDI = 0);}
	  #    Cycle 1796  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1187) (No expect value) before TCK Leading-Edge; Shift-in Bit(1187) (TDI = 0);}
	  #    Cycle 1797  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1188) (No expect value) before TCK Leading-Edge; Shift-in Bit(1188) (TDI = 0);}
	  #    Cycle 1798  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1189) (No expect value) before TCK Leading-Edge; Shift-in Bit(1189) (TDI = 0);}
	  #    Cycle 1799  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1190) (No expect value) before TCK Leading-Edge; Shift-in Bit(1190) (TDI = 0);}
	  #    Cycle 1800  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1191) (No expect value) before TCK Leading-Edge; Shift-in Bit(1191) (TDI = 0);}
	  #    Cycle 1801  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1192) (No expect value) before TCK Leading-Edge; Shift-in Bit(1192) (TDI = 0);}
	  #    Cycle 1802  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1193) (No expect value) before TCK Leading-Edge; Shift-in Bit(1193) (TDI = 0);}
	  #    Cycle 1803  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1194) (No expect value) before TCK Leading-Edge; Shift-in Bit(1194) (TDI = 0);}
	  #    Cycle 1804  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1195) (No expect value) before TCK Leading-Edge; Shift-in Bit(1195) (TDI = 0);}
	  #    Cycle 1805  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1196) (No expect value) before TCK Leading-Edge; Shift-in Bit(1196) (TDI = 0);}
	  #    Cycle 1806  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1197) (No expect value) before TCK Leading-Edge; Shift-in Bit(1197) (TDI = 0);}
	  #    Cycle 1807  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1198) (No expect value) before TCK Leading-Edge; Shift-in Bit(1198) (TDI = 0);}
	  #    Cycle 1808  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1199) (No expect value) before TCK Leading-Edge; Shift-in Bit(1199) (TDI = 0);}
	  #    Cycle 1809  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1200) (No expect value) before TCK Leading-Edge; Shift-in Bit(1200) (TDI = 0);}
	  #    Cycle 1810  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1201) (No expect value) before TCK Leading-Edge; Shift-in Bit(1201) (TDI = 0);}
	  #    Cycle 1811  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1202) (No expect value) before TCK Leading-Edge; Shift-in Bit(1202) (TDI = 0);}
	  #    Cycle 1812  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1203) (No expect value) before TCK Leading-Edge; Shift-in Bit(1203) (TDI = 0);}
	  #    Cycle 1813  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1204) (No expect value) before TCK Leading-Edge; Shift-in Bit(1204) (TDI = 0);}
	  #    Cycle 1814  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1205) (No expect value) before TCK Leading-Edge; Shift-in Bit(1205) (TDI = 0);}
	  #    Cycle 1815  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1206) (No expect value) before TCK Leading-Edge; Shift-in Bit(1206) (TDI = 0);}
	  #    Cycle 1816  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1207) (No expect value) before TCK Leading-Edge; Shift-in Bit(1207) (TDI = 0);}
	  #    Cycle 1817  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1208) (No expect value) before TCK Leading-Edge; Shift-in Bit(1208) (TDI = 0);}
	  #    Cycle 1818  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1209) (No expect value) before TCK Leading-Edge; Shift-in Bit(1209) (TDI = 0);}
	  #    Cycle 1819  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1210) (No expect value) before TCK Leading-Edge; Shift-in Bit(1210) (TDI = 0);}
	  #    Cycle 1820  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1211) (No expect value) before TCK Leading-Edge; Shift-in Bit(1211) (TDI = 0);}
	  #    Cycle 1821  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1212) (No expect value) before TCK Leading-Edge; Shift-in Bit(1212) (TDI = 0);}
	  #    Cycle 1822  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1213) (No expect value) before TCK Leading-Edge; Shift-in Bit(1213) (TDI = 0);}
	  #    Cycle 1823  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1214) (No expect value) before TCK Leading-Edge; Shift-in Bit(1214) (TDI = 0);}
	  #    Cycle 1824  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1215) (No expect value) before TCK Leading-Edge; Shift-in Bit(1215) (TDI = 0);}
	  #    Cycle 1825  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1216) (No expect value) before TCK Leading-Edge; Shift-in Bit(1216) (TDI = 0);}
	  #    Cycle 1826  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1217) (No expect value) before TCK Leading-Edge; Shift-in Bit(1217) (TDI = 0);}
	  #    Cycle 1827  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1218) (No expect value) before TCK Leading-Edge; Shift-in Bit(1218) (TDI = 0);}
	  #    Cycle 1828  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1219) (No expect value) before TCK Leading-Edge; Shift-in Bit(1219) (TDI = 0);}
	  #    Cycle 1829  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1220) (No expect value) before TCK Leading-Edge; Shift-in Bit(1220) (TDI = 0);}
	  #    Cycle 1830  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1221) (No expect value) before TCK Leading-Edge; Shift-in Bit(1221) (TDI = 0);}
	  #    Cycle 1831  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1222) (No expect value) before TCK Leading-Edge; Shift-in Bit(1222) (TDI = 0);}
	  #    Cycle 1832  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1223) (No expect value) before TCK Leading-Edge; Shift-in Bit(1223) (TDI = 0);}
	  #    Cycle 1833  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1224) (No expect value) before TCK Leading-Edge; Shift-in Bit(1224) (TDI = 0);}
	  #    Cycle 1834  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1225) (No expect value) before TCK Leading-Edge; Shift-in Bit(1225) (TDI = 0);}
	  #    Cycle 1835  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1226) (No expect value) before TCK Leading-Edge; Shift-in Bit(1226) (TDI = 0);}
	  #    Cycle 1836  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1227) (No expect value) before TCK Leading-Edge; Shift-in Bit(1227) (TDI = 0);}
	  #    Cycle 1837  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1228) (No expect value) before TCK Leading-Edge; Shift-in Bit(1228) (TDI = 0);}
	  #    Cycle 1838  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1229) (No expect value) before TCK Leading-Edge; Shift-in Bit(1229) (TDI = 0);}
	  #    Cycle 1839  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1230) (No expect value) before TCK Leading-Edge; Shift-in Bit(1230) (TDI = 0);}
	  #    Cycle 1840  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1231) (No expect value) before TCK Leading-Edge; Shift-in Bit(1231) (TDI = 0);}
	  #    Cycle 1841  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1232) (No expect value) before TCK Leading-Edge; Shift-in Bit(1232) (TDI = 0);}
	  #    Cycle 1842  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1233) (No expect value) before TCK Leading-Edge; Shift-in Bit(1233) (TDI = 0);}
	  #    Cycle 1843  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1234) (No expect value) before TCK Leading-Edge; Shift-in Bit(1234) (TDI = 0);}
	  #    Cycle 1844  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1235) (No expect value) before TCK Leading-Edge; Shift-in Bit(1235) (TDI = 0);}
	  #    Cycle 1845  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1236) (No expect value) before TCK Leading-Edge; Shift-in Bit(1236) (TDI = 0);}
	  #    Cycle 1846  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1237) (No expect value) before TCK Leading-Edge; Shift-in Bit(1237) (TDI = 0);}
	  #    Cycle 1847  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1238) (No expect value) before TCK Leading-Edge; Shift-in Bit(1238) (TDI = 0);}
	  #    Cycle 1848  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1239) (No expect value) before TCK Leading-Edge; Shift-in Bit(1239) (TDI = 0);}
	  #    Cycle 1849  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1240) (No expect value) before TCK Leading-Edge; Shift-in Bit(1240) (TDI = 0);}
	  #    Cycle 1850  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1241) (No expect value) before TCK Leading-Edge; Shift-in Bit(1241) (TDI = 0);}
	  #    Cycle 1851  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1242) (No expect value) before TCK Leading-Edge; Shift-in Bit(1242) (TDI = 0);}
	  #    Cycle 1852  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1243) (No expect value) before TCK Leading-Edge; Shift-in Bit(1243) (TDI = 0);}
	  #    Cycle 1853  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1244) (No expect value) before TCK Leading-Edge; Shift-in Bit(1244) (TDI = 0);}
	  #    Cycle 1854  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1245) (No expect value) before TCK Leading-Edge; Shift-in Bit(1245) (TDI = 0);}
	  #    Cycle 1855  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1246) (No expect value) before TCK Leading-Edge; Shift-in Bit(1246) (TDI = 0);}
	  #    Cycle 1856  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1247) (No expect value) before TCK Leading-Edge; Shift-in Bit(1247) (TDI = 0);}
	  #    Cycle 1857  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1248) (No expect value) before TCK Leading-Edge; Shift-in Bit(1248) (TDI = 0);}
	  #    Cycle 1858  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1249) (No expect value) before TCK Leading-Edge; Shift-in Bit(1249) (TDI = 0);}
	  #    Cycle 1859  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1250) (No expect value) before TCK Leading-Edge; Shift-in Bit(1250) (TDI = 0);}
	  #    Cycle 1860  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1251) (No expect value) before TCK Leading-Edge; Shift-in Bit(1251) (TDI = 0);}
	  #    Cycle 1861  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1252) (No expect value) before TCK Leading-Edge; Shift-in Bit(1252) (TDI = 0);}
	  #    Cycle 1862  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1253) (No expect value) before TCK Leading-Edge; Shift-in Bit(1253) (TDI = 0);}
	  #    Cycle 1863  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1254) (No expect value) before TCK Leading-Edge; Shift-in Bit(1254) (TDI = 0);}
	  #    Cycle 1864  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1255) (No expect value) before TCK Leading-Edge; Shift-in Bit(1255) (TDI = 0);}
	  #    Cycle 1865  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1256) (No expect value) before TCK Leading-Edge; Shift-in Bit(1256) (TDI = 0);}
	  #    Cycle 1866  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1257) (No expect value) before TCK Leading-Edge; Shift-in Bit(1257) (TDI = 0);}
	  #    Cycle 1867  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1258) (No expect value) before TCK Leading-Edge; Shift-in Bit(1258) (TDI = 0);}
	  #    Cycle 1868  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1259) (No expect value) before TCK Leading-Edge; Shift-in Bit(1259) (TDI = 0);}
	  #    Cycle 1869  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1260) (No expect value) before TCK Leading-Edge; Shift-in Bit(1260) (TDI = 0);}
	  #    Cycle 1870  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1261) (No expect value) before TCK Leading-Edge; Shift-in Bit(1261) (TDI = 0);}
	  #    Cycle 1871  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1262) (No expect value) before TCK Leading-Edge; Shift-in Bit(1262) (TDI = 0);}
	  #    Cycle 1872  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1263) (No expect value) before TCK Leading-Edge; Shift-in Bit(1263) (TDI = 0);}
	  #    Cycle 1873  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1264) (No expect value) before TCK Leading-Edge; Shift-in Bit(1264) (TDI = 0);}
	  #    Cycle 1874  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1265) (No expect value) before TCK Leading-Edge; Shift-in Bit(1265) (TDI = 0);}
	  #    Cycle 1875  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1266) (No expect value) before TCK Leading-Edge; Shift-in Bit(1266) (TDI = 0);}
	  #    Cycle 1876  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1267) (No expect value) before TCK Leading-Edge; Shift-in Bit(1267) (TDI = 0);}
	  #    Cycle 1877  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1268) (No expect value) before TCK Leading-Edge; Shift-in Bit(1268) (TDI = 0);}
	  #    Cycle 1878  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1269) (No expect value) before TCK Leading-Edge; Shift-in Bit(1269) (TDI = 0);}
	  #    Cycle 1879  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1270) (No expect value) before TCK Leading-Edge; Shift-in Bit(1270) (TDI = 0);}
	  #    Cycle 1880  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1271) (No expect value) before TCK Leading-Edge; Shift-in Bit(1271) (TDI = 0);}
	  #    Cycle 1881  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1272) (No expect value) before TCK Leading-Edge; Shift-in Bit(1272) (TDI = 0);}
	  #    Cycle 1882  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1273) (No expect value) before TCK Leading-Edge; Shift-in Bit(1273) (TDI = 0);}
	  #    Cycle 1883  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1274) (No expect value) before TCK Leading-Edge; Shift-in Bit(1274) (TDI = 0);}
	  #    Cycle 1884  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1275) (No expect value) before TCK Leading-Edge; Shift-in Bit(1275) (TDI = 0);}
	  #    Cycle 1885  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1276) (No expect value) before TCK Leading-Edge; Shift-in Bit(1276) (TDI = 0);}
	  #    Cycle 1886  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1277) (No expect value) before TCK Leading-Edge; Shift-in Bit(1277) (TDI = 0);}
	  #    Cycle 1887  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1278) (No expect value) before TCK Leading-Edge; Shift-in Bit(1278) (TDI = 0);}
	  #    Cycle 1888  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1279) (No expect value) before TCK Leading-Edge; Shift-in Bit(1279) (TDI = 0);}
	  #    Cycle 1889  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1280) (No expect value) before TCK Leading-Edge; Shift-in Bit(1280) (TDI = 0);}
	  #    Cycle 1890  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1281) (No expect value) before TCK Leading-Edge; Shift-in Bit(1281) (TDI = 0);}
	  #    Cycle 1891  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1282) (No expect value) before TCK Leading-Edge; Shift-in Bit(1282) (TDI = 0);}
	  #    Cycle 1892  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1283) (No expect value) before TCK Leading-Edge; Shift-in Bit(1283) (TDI = 0);}
	  #    Cycle 1893  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1284) (No expect value) before TCK Leading-Edge; Shift-in Bit(1284) (TDI = 0);}
	  #    Cycle 1894  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1285) (No expect value) before TCK Leading-Edge; Shift-in Bit(1285) (TDI = 0);}
	  #    Cycle 1895  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1286) (No expect value) before TCK Leading-Edge; Shift-in Bit(1286) (TDI = 0);}
	  #    Cycle 1896  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1287) (No expect value) before TCK Leading-Edge; Shift-in Bit(1287) (TDI = 0);}
	  #    Cycle 1897  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1288) (No expect value) before TCK Leading-Edge; Shift-in Bit(1288) (TDI = 0);}
	  #    Cycle 1898  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1289) (No expect value) before TCK Leading-Edge; Shift-in Bit(1289) (TDI = 0);}
	  #    Cycle 1899  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1290) (No expect value) before TCK Leading-Edge; Shift-in Bit(1290) (TDI = 0);}
	  #    Cycle 1900  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1291) (No expect value) before TCK Leading-Edge; Shift-in Bit(1291) (TDI = 0);}
	  #    Cycle 1901  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1292) (No expect value) before TCK Leading-Edge; Shift-in Bit(1292) (TDI = 0);}
	  #    Cycle 1902  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1293) (No expect value) before TCK Leading-Edge; Shift-in Bit(1293) (TDI = 0);}
	  #    Cycle 1903  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1294) (No expect value) before TCK Leading-Edge; Shift-in Bit(1294) (TDI = 0);}
	  #    Cycle 1904  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1295) (No expect value) before TCK Leading-Edge; Shift-in Bit(1295) (TDI = 0);}
	  #    Cycle 1905  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1296) (No expect value) before TCK Leading-Edge; Shift-in Bit(1296) (TDI = 0);}
	  #    Cycle 1906  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1297) (No expect value) before TCK Leading-Edge; Shift-in Bit(1297) (TDI = 0);}
	  #    Cycle 1907  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1298) (No expect value) before TCK Leading-Edge; Shift-in Bit(1298) (TDI = 0);}
	  #    Cycle 1908  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1299) (No expect value) before TCK Leading-Edge; Shift-in Bit(1299) (TDI = 0);}
	  #    Cycle 1909  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1300) (No expect value) before TCK Leading-Edge; Shift-in Bit(1300) (TDI = 0);}
	  #    Cycle 1910  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1301) (No expect value) before TCK Leading-Edge; Shift-in Bit(1301) (TDI = 0);}
	  #    Cycle 1911  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1302) (No expect value) before TCK Leading-Edge; Shift-in Bit(1302) (TDI = 0);}
	  #    Cycle 1912  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1303) (No expect value) before TCK Leading-Edge; Shift-in Bit(1303) (TDI = 0);}
	  #    Cycle 1913  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1304) (No expect value) before TCK Leading-Edge; Shift-in Bit(1304) (TDI = 0);}
	  #    Cycle 1914  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1305) (No expect value) before TCK Leading-Edge; Shift-in Bit(1305) (TDI = 0);}
	  #    Cycle 1915  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1306) (No expect value) before TCK Leading-Edge; Shift-in Bit(1306) (TDI = 0);}
	  #    Cycle 1916  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1307) (No expect value) before TCK Leading-Edge; Shift-in Bit(1307) (TDI = 0);}
	  #    Cycle 1917  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1308) (No expect value) before TCK Leading-Edge; Shift-in Bit(1308) (TDI = 0);}
	  #    Cycle 1918  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1309) (No expect value) before TCK Leading-Edge; Shift-in Bit(1309) (TDI = 0);}
	  #    Cycle 1919  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1310) (No expect value) before TCK Leading-Edge; Shift-in Bit(1310) (TDI = 0);}
	  #    Cycle 1920  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1311) (No expect value) before TCK Leading-Edge; Shift-in Bit(1311) (TDI = 0);}
	  #    Cycle 1921  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1312) (No expect value) before TCK Leading-Edge; Shift-in Bit(1312) (TDI = 0);}
	  #    Cycle 1922  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1313) (No expect value) before TCK Leading-Edge; Shift-in Bit(1313) (TDI = 0);}
	  #    Cycle 1923  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1314) (No expect value) before TCK Leading-Edge; Shift-in Bit(1314) (TDI = 0);}
	  #    Cycle 1924  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1315) (No expect value) before TCK Leading-Edge; Shift-in Bit(1315) (TDI = 0);}
	  #    Cycle 1925  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1316) (No expect value) before TCK Leading-Edge; Shift-in Bit(1316) (TDI = 0);}
	  #    Cycle 1926  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1317) (No expect value) before TCK Leading-Edge; Shift-in Bit(1317) (TDI = 0);}
	  #    Cycle 1927  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1318) (No expect value) before TCK Leading-Edge; Shift-in Bit(1318) (TDI = 0);}
	  #    Cycle 1928  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1319) (No expect value) before TCK Leading-Edge; Shift-in Bit(1319) (TDI = 0);}
	  #    Cycle 1929  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1320) (No expect value) before TCK Leading-Edge; Shift-in Bit(1320) (TDI = 0);}
	  #    Cycle 1930  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1321) (No expect value) before TCK Leading-Edge; Shift-in Bit(1321) (TDI = 0);}
	  #    Cycle 1931  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1322) (No expect value) before TCK Leading-Edge; Shift-in Bit(1322) (TDI = 0);}
	  #    Cycle 1932  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1323) (No expect value) before TCK Leading-Edge; Shift-in Bit(1323) (TDI = 0);}
	  #    Cycle 1933  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1324) (No expect value) before TCK Leading-Edge; Shift-in Bit(1324) (TDI = 0);}
	  #    Cycle 1934  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1325) (No expect value) before TCK Leading-Edge; Shift-in Bit(1325) (TDI = 0);}
	  #    Cycle 1935  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1326) (No expect value) before TCK Leading-Edge; Shift-in Bit(1326) (TDI = 0);}
	  #    Cycle 1936  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1327) (No expect value) before TCK Leading-Edge; Shift-in Bit(1327) (TDI = 0);}
	  #    Cycle 1937  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1328) (No expect value) before TCK Leading-Edge; Shift-in Bit(1328) (TDI = 0);}
	  #    Cycle 1938  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1329) (No expect value) before TCK Leading-Edge; Shift-in Bit(1329) (TDI = 0);}
	  #    Cycle 1939  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1330) (No expect value) before TCK Leading-Edge; Shift-in Bit(1330) (TDI = 0);}
	  #    Cycle 1940  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1331) (No expect value) before TCK Leading-Edge; Shift-in Bit(1331) (TDI = 0);}
	  #    Cycle 1941  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1332) (No expect value) before TCK Leading-Edge; Shift-in Bit(1332) (TDI = 0);}
	  #    Cycle 1942  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1333) (No expect value) before TCK Leading-Edge; Shift-in Bit(1333) (TDI = 0);}
	  #    Cycle 1943  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1334) (No expect value) before TCK Leading-Edge; Shift-in Bit(1334) (TDI = 0);}
	  #    Cycle 1944  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1335) (No expect value) before TCK Leading-Edge; Shift-in Bit(1335) (TDI = 0);}
	  #    Cycle 1945  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1336) (No expect value) before TCK Leading-Edge; Shift-in Bit(1336) (TDI = 0);}
	  #    Cycle 1946  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1337) (No expect value) before TCK Leading-Edge; Shift-in Bit(1337) (TDI = 0);}
	  #    Cycle 1947  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1338) (No expect value) before TCK Leading-Edge; Shift-in Bit(1338) (TDI = 0);}
	  #    Cycle 1948  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1339) (No expect value) before TCK Leading-Edge; Shift-in Bit(1339) (TDI = 0);}
	  #    Cycle 1949  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1340) (No expect value) before TCK Leading-Edge; Shift-in Bit(1340) (TDI = 0);}
	  #    Cycle 1950  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1341) (No expect value) before TCK Leading-Edge; Shift-in Bit(1341) (TDI = 0);}
	  #    Cycle 1951  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1342) (No expect value) before TCK Leading-Edge; Shift-in Bit(1342) (TDI = 0);}
	  #    Cycle 1952  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1343) (No expect value) before TCK Leading-Edge; Shift-in Bit(1343) (TDI = 0);}
	  #    Cycle 1953  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1344) (No expect value) before TCK Leading-Edge; Shift-in Bit(1344) (TDI = 0);}
	  #    Cycle 1954  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1345) (No expect value) before TCK Leading-Edge; Shift-in Bit(1345) (TDI = 0);}
	  #    Cycle 1955  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1346) (No expect value) before TCK Leading-Edge; Shift-in Bit(1346) (TDI = 0);}
	  #    Cycle 1956  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1347) (No expect value) before TCK Leading-Edge; Shift-in Bit(1347) (TDI = 0);}
	  #    Cycle 1957  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1348) (No expect value) before TCK Leading-Edge; Shift-in Bit(1348) (TDI = 0);}
	  #    Cycle 1958  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1349) (No expect value) before TCK Leading-Edge; Shift-in Bit(1349) (TDI = 0);}
	  #    Cycle 1959  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1350) (No expect value) before TCK Leading-Edge; Shift-in Bit(1350) (TDI = 0);}
	  #    Cycle 1960  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1351) (No expect value) before TCK Leading-Edge; Shift-in Bit(1351) (TDI = 0);}
	  #    Cycle 1961  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1352) (No expect value) before TCK Leading-Edge; Shift-in Bit(1352) (TDI = 0);}
	  #    Cycle 1962  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1353) (No expect value) before TCK Leading-Edge; Shift-in Bit(1353) (TDI = 0);}
	  #    Cycle 1963  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1354) (No expect value) before TCK Leading-Edge; Shift-in Bit(1354) (TDI = 0);}
	  #    Cycle 1964  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1355) (No expect value) before TCK Leading-Edge; Shift-in Bit(1355) (TDI = 0);}
	  #    Cycle 1965  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1356) (No expect value) before TCK Leading-Edge; Shift-in Bit(1356) (TDI = 0);}
	  #    Cycle 1966  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1357) (No expect value) before TCK Leading-Edge; Shift-in Bit(1357) (TDI = 0);}
	  #    Cycle 1967  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1358) (No expect value) before TCK Leading-Edge; Shift-in Bit(1358) (TDI = 0);}
	  #    Cycle 1968  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1359) (No expect value) before TCK Leading-Edge; Shift-in Bit(1359) (TDI = 0);}
	  #    Cycle 1969  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1360) (No expect value) before TCK Leading-Edge; Shift-in Bit(1360) (TDI = 0);}
	  #    Cycle 1970  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1361) (No expect value) before TCK Leading-Edge; Shift-in Bit(1361) (TDI = 0);}
	  #    Cycle 1971  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1362) (No expect value) before TCK Leading-Edge; Shift-in Bit(1362) (TDI = 0);}
	  #    Cycle 1972  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1363) (No expect value) before TCK Leading-Edge; Shift-in Bit(1363) (TDI = 0);}
	  #    Cycle 1973  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1364) (No expect value) before TCK Leading-Edge; Shift-in Bit(1364) (TDI = 0);}
	  #    Cycle 1974  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1365) (No expect value) before TCK Leading-Edge; Shift-in Bit(1365) (TDI = 0);}
	  #    Cycle 1975  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1366) (No expect value) before TCK Leading-Edge; Shift-in Bit(1366) (TDI = 0);}
	  #    Cycle 1976  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1367) (No expect value) before TCK Leading-Edge; Shift-in Bit(1367) (TDI = 0);}
	  #    Cycle 1977  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1368) (No expect value) before TCK Leading-Edge; Shift-in Bit(1368) (TDI = 0);}
	  #    Cycle 1978  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1369) (No expect value) before TCK Leading-Edge; Shift-in Bit(1369) (TDI = 0);}
	  #    Cycle 1979  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1370) (No expect value) before TCK Leading-Edge; Shift-in Bit(1370) (TDI = 0);}
	  #    Cycle 1980  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1371) (No expect value) before TCK Leading-Edge; Shift-in Bit(1371) (TDI = 0);}
	  #    Cycle 1981  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1372) (No expect value) before TCK Leading-Edge; Shift-in Bit(1372) (TDI = 0);}
	  #    Cycle 1982  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1373) (No expect value) before TCK Leading-Edge; Shift-in Bit(1373) (TDI = 0);}
	  #    Cycle 1983  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1374) (No expect value) before TCK Leading-Edge; Shift-in Bit(1374) (TDI = 0);}
	  #    Cycle 1984  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1375) (No expect value) before TCK Leading-Edge; Shift-in Bit(1375) (TDI = 0);}
	  #    Cycle 1985  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1376) (No expect value) before TCK Leading-Edge; Shift-in Bit(1376) (TDI = 0);}
	  #    Cycle 1986  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1377) (No expect value) before TCK Leading-Edge; Shift-in Bit(1377) (TDI = 0);}
	  #    Cycle 1987  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1378) (No expect value) before TCK Leading-Edge; Shift-in Bit(1378) (TDI = 0);}
	  #    Cycle 1988  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1379) (No expect value) before TCK Leading-Edge; Shift-in Bit(1379) (TDI = 0);}
	  #    Cycle 1989  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1380) (No expect value) before TCK Leading-Edge; Shift-in Bit(1380) (TDI = 0);}
	  #    Cycle 1990  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1381) (No expect value) before TCK Leading-Edge; Shift-in Bit(1381) (TDI = 0);}
	  #    Cycle 1991  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1382) (No expect value) before TCK Leading-Edge; Shift-in Bit(1382) (TDI = 0);}
	  #    Cycle 1992  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1383) (No expect value) before TCK Leading-Edge; Shift-in Bit(1383) (TDI = 0);}
	  #    Cycle 1993  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1384) (No expect value) before TCK Leading-Edge; Shift-in Bit(1384) (TDI = 0);}
	  #    Cycle 1994  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1385) (No expect value) before TCK Leading-Edge; Shift-in Bit(1385) (TDI = 0);}
	  #    Cycle 1995  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1386) (No expect value) before TCK Leading-Edge; Shift-in Bit(1386) (TDI = 0);}
	  #    Cycle 1996  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1387) (No expect value) before TCK Leading-Edge; Shift-in Bit(1387) (TDI = 0);}
	  #    Cycle 1997  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1388) (No expect value) before TCK Leading-Edge; Shift-in Bit(1388) (TDI = 0);}
	  #    Cycle 1998  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1389) (No expect value) before TCK Leading-Edge; Shift-in Bit(1389) (TDI = 0);}
	  #    Cycle 1999  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1390) (No expect value) before TCK Leading-Edge; Shift-in Bit(1390) (TDI = 0);}
	  #    Cycle 2000  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1391) (No expect value) before TCK Leading-Edge; Shift-in Bit(1391) (TDI = 0);}
	  #    Cycle 2001  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1392) (No expect value) before TCK Leading-Edge; Shift-in Bit(1392) (TDI = 0);}
	  #    Cycle 2002  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1393) (No expect value) before TCK Leading-Edge; Shift-in Bit(1393) (TDI = 0);}
	  #    Cycle 2003  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1394) (No expect value) before TCK Leading-Edge; Shift-in Bit(1394) (TDI = 0);}
	  #    Cycle 2004  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1395) (No expect value) before TCK Leading-Edge; Shift-in Bit(1395) (TDI = 0);}
	  #    Cycle 2005  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1396) (No expect value) before TCK Leading-Edge; Shift-in Bit(1396) (TDI = 0);}
	  #    Cycle 2006  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1397) (No expect value) before TCK Leading-Edge; Shift-in Bit(1397) (TDI = 0);}
	  #    Cycle 2007  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1398) (No expect value) before TCK Leading-Edge; Shift-in Bit(1398) (TDI = 0);}
	  #    Cycle 2008  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1399) (No expect value) before TCK Leading-Edge; Shift-in Bit(1399) (TDI = 0);}
	  #    Cycle 2009  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1400) (No expect value) before TCK Leading-Edge; Shift-in Bit(1400) (TDI = 0);}
	  #    Cycle 2010  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1401) (No expect value) before TCK Leading-Edge; Shift-in Bit(1401) (TDI = 0);}
	  #    Cycle 2011  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1402) (No expect value) before TCK Leading-Edge; Shift-in Bit(1402) (TDI = 0);}
	  #    Cycle 2012  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1403) (No expect value) before TCK Leading-Edge; Shift-in Bit(1403) (TDI = 0);}
	  #    Cycle 2013  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1404) (No expect value) before TCK Leading-Edge; Shift-in Bit(1404) (TDI = 0);}
	  #    Cycle 2014  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1405) (No expect value) before TCK Leading-Edge; Shift-in Bit(1405) (TDI = 0);}
	  #    Cycle 2015  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1406) (No expect value) before TCK Leading-Edge; Shift-in Bit(1406) (TDI = 0);}
	  #    Cycle 2016  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1407) (No expect value) before TCK Leading-Edge; Shift-in Bit(1407) (TDI = 0);}
	  #    Cycle 2017  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1408) (No expect value) before TCK Leading-Edge; Shift-in Bit(1408) (TDI = 0);}
	  #    Cycle 2018  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1409) (No expect value) before TCK Leading-Edge; Shift-in Bit(1409) (TDI = 0);}
	  #    Cycle 2019  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1410) (No expect value) before TCK Leading-Edge; Shift-in Bit(1410) (TDI = 0);}
	  #    Cycle 2020  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1411) (No expect value) before TCK Leading-Edge; Shift-in Bit(1411) (TDI = 0);}
	  #    Cycle 2021  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1412) (No expect value) before TCK Leading-Edge; Shift-in Bit(1412) (TDI = 0);}
	  #    Cycle 2022  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1413) (No expect value) before TCK Leading-Edge; Shift-in Bit(1413) (TDI = 0);}
	  #    Cycle 2023  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1414) (No expect value) before TCK Leading-Edge; Shift-in Bit(1414) (TDI = 0);}
	  #    Cycle 2024  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1415) (No expect value) before TCK Leading-Edge; Shift-in Bit(1415) (TDI = 0);}
	  #    Cycle 2025  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1416) (No expect value) before TCK Leading-Edge; Shift-in Bit(1416) (TDI = 0);}
	  #    Cycle 2026  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1417) (No expect value) before TCK Leading-Edge; Shift-in Bit(1417) (TDI = 0);}
	  #    Cycle 2027  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1418) (No expect value) before TCK Leading-Edge; Shift-in Bit(1418) (TDI = 0);}
	  #    Cycle 2028  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1419) (No expect value) before TCK Leading-Edge; Shift-in Bit(1419) (TDI = 0);}
	  #    Cycle 2029  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1420) (No expect value) before TCK Leading-Edge; Shift-in Bit(1420) (TDI = 0);}
	  #    Cycle 2030  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1421) (No expect value) before TCK Leading-Edge; Shift-in Bit(1421) (TDI = 0);}
	  #    Cycle 2031  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1422) (No expect value) before TCK Leading-Edge; Shift-in Bit(1422) (TDI = 0);}
	  #    Cycle 2032  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1423) (No expect value) before TCK Leading-Edge; Shift-in Bit(1423) (TDI = 0);}
	  #    Cycle 2033  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1424) (No expect value) before TCK Leading-Edge; Shift-in Bit(1424) (TDI = 0);}
	  #    Cycle 2034  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1425) (No expect value) before TCK Leading-Edge; Shift-in Bit(1425) (TDI = 0);}
	  #    Cycle 2035  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1426) (No expect value) before TCK Leading-Edge; Shift-in Bit(1426) (TDI = 0);}
	  #    Cycle 2036  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1427) (No expect value) before TCK Leading-Edge; Shift-in Bit(1427) (TDI = 0);}
	  #    Cycle 2037  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1428) (No expect value) before TCK Leading-Edge; Shift-in Bit(1428) (TDI = 0);}
	  #    Cycle 2038  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1429) (No expect value) before TCK Leading-Edge; Shift-in Bit(1429) (TDI = 0);}
	  #    Cycle 2039  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1430) (No expect value) before TCK Leading-Edge; Shift-in Bit(1430) (TDI = 0);}
	  #    Cycle 2040  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1431) (No expect value) before TCK Leading-Edge; Shift-in Bit(1431) (TDI = 0);}
	  #    Cycle 2041  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1432) (No expect value) before TCK Leading-Edge; Shift-in Bit(1432) (TDI = 0);}
	  #    Cycle 2042  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1433) (No expect value) before TCK Leading-Edge; Shift-in Bit(1433) (TDI = 0);}
	  #    Cycle 2043  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1434) (No expect value) before TCK Leading-Edge; Shift-in Bit(1434) (TDI = 0);}
	  #    Cycle 2044  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1435) (No expect value) before TCK Leading-Edge; Shift-in Bit(1435) (TDI = 0);}
	  #    Cycle 2045  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1436) (No expect value) before TCK Leading-Edge; Shift-in Bit(1436) (TDI = 0);}
	  #    Cycle 2046  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1437) (No expect value) before TCK Leading-Edge; Shift-in Bit(1437) (TDI = 0);}
	  #    Cycle 2047  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1438) (No expect value) before TCK Leading-Edge; Shift-in Bit(1438) (TDI = 0);}
	  #    Cycle 2048  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1439) (No expect value) before TCK Leading-Edge; Shift-in Bit(1439) (TDI = 0);}
	  #    Cycle 2049  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1440) (No expect value) before TCK Leading-Edge; Shift-in Bit(1440) (TDI = 0);}
	  #    Cycle 2050  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1441) (No expect value) before TCK Leading-Edge; Shift-in Bit(1441) (TDI = 0);}
	  #    Cycle 2051  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1442) (No expect value) before TCK Leading-Edge; Shift-in Bit(1442) (TDI = 0);}
	  #    Cycle 2052  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1443) (No expect value) before TCK Leading-Edge; Shift-in Bit(1443) (TDI = 0);}
	  #    Cycle 2053  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1444) (No expect value) before TCK Leading-Edge; Shift-in Bit(1444) (TDI = 0);}
	  #    Cycle 2054  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1445) (No expect value) before TCK Leading-Edge; Shift-in Bit(1445) (TDI = 0);}
	  #    Cycle 2055  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1446) (No expect value) before TCK Leading-Edge; Shift-in Bit(1446) (TDI = 0);}
	  #    Cycle 2056  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1447) (No expect value) before TCK Leading-Edge; Shift-in Bit(1447) (TDI = 0);}
	  #    Cycle 2057  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1448) (No expect value) before TCK Leading-Edge; Shift-in Bit(1448) (TDI = 0);}
	  #    Cycle 2058  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1449) (No expect value) before TCK Leading-Edge; Shift-in Bit(1449) (TDI = 0);}
	  #    Cycle 2059  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1450) (No expect value) before TCK Leading-Edge; Shift-in Bit(1450) (TDI = 0);}
	  #    Cycle 2060  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1451) (No expect value) before TCK Leading-Edge; Shift-in Bit(1451) (TDI = 0);}
	  #    Cycle 2061  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1452) (No expect value) before TCK Leading-Edge; Shift-in Bit(1452) (TDI = 0);}
	  #    Cycle 2062  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1453) (No expect value) before TCK Leading-Edge; Shift-in Bit(1453) (TDI = 0);}
	  #    Cycle 2063  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1454) (No expect value) before TCK Leading-Edge; Shift-in Bit(1454) (TDI = 0);}
	  #    Cycle 2064  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1455) (No expect value) before TCK Leading-Edge; Shift-in Bit(1455) (TDI = 0);}
	  #    Cycle 2065  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1456) (No expect value) before TCK Leading-Edge; Shift-in Bit(1456) (TDI = 0);}
	  #    Cycle 2066  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1457) (No expect value) before TCK Leading-Edge; Shift-in Bit(1457) (TDI = 0);}
	  #    Cycle 2067  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1458) (No expect value) before TCK Leading-Edge; Shift-in Bit(1458) (TDI = 0);}
	  #    Cycle 2068  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1459) (No expect value) before TCK Leading-Edge; Shift-in Bit(1459) (TDI = 0);}
	  #    Cycle 2069  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1460) (No expect value) before TCK Leading-Edge; Shift-in Bit(1460) (TDI = 0);}
	  #    Cycle 2070  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1461) (No expect value) before TCK Leading-Edge; Shift-in Bit(1461) (TDI = 0);}
	  #    Cycle 2071  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1462) (No expect value) before TCK Leading-Edge; Shift-in Bit(1462) (TDI = 0);}
	  #    Cycle 2072  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1463) (No expect value) before TCK Leading-Edge; Shift-in Bit(1463) (TDI = 0);}
	  #    Cycle 2073  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1464) (No expect value) before TCK Leading-Edge; Shift-in Bit(1464) (TDI = 0);}
	  #    Cycle 2074  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1465) (No expect value) before TCK Leading-Edge; Shift-in Bit(1465) (TDI = 0);}
	  #    Cycle 2075  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1466) (No expect value) before TCK Leading-Edge; Shift-in Bit(1466) (TDI = 0);}
	  #    Cycle 2076  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1467) (No expect value) before TCK Leading-Edge; Shift-in Bit(1467) (TDI = 0);}
	  #    Cycle 2077  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1468) (No expect value) before TCK Leading-Edge; Shift-in Bit(1468) (TDI = 0);}
	  #    Cycle 2078  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1469) (No expect value) before TCK Leading-Edge; Shift-in Bit(1469) (TDI = 0);}
	  #    Cycle 2079  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1470) (No expect value) before TCK Leading-Edge; Shift-in Bit(1470) (TDI = 0);}
	  #    Cycle 2080  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1471) (No expect value) before TCK Leading-Edge; Shift-in Bit(1471) (TDI = 0);}
	  #    Cycle 2081  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1472) (No expect value) before TCK Leading-Edge; Shift-in Bit(1472) (TDI = 0);}
	  #    Cycle 2082  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1473) (No expect value) before TCK Leading-Edge; Shift-in Bit(1473) (TDI = 0);}
	  #    Cycle 2083  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1474) (No expect value) before TCK Leading-Edge; Shift-in Bit(1474) (TDI = 0);}
	  #    Cycle 2084  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1475) (No expect value) before TCK Leading-Edge; Shift-in Bit(1475) (TDI = 0);}
	  #    Cycle 2085  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1476) (No expect value) before TCK Leading-Edge; Shift-in Bit(1476) (TDI = 0);}
	  #    Cycle 2086  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1477) (No expect value) before TCK Leading-Edge; Shift-in Bit(1477) (TDI = 0);}
	  #    Cycle 2087  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1478) (No expect value) before TCK Leading-Edge; Shift-in Bit(1478) (TDI = 0);}
	  #    Cycle 2088  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1479) (No expect value) before TCK Leading-Edge; Shift-in Bit(1479) (TDI = 0);}
	  #    Cycle 2089  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1480) (No expect value) before TCK Leading-Edge; Shift-in Bit(1480) (TDI = 0);}
	  #    Cycle 2090  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1481) (No expect value) before TCK Leading-Edge; Shift-in Bit(1481) (TDI = 0);}
	  #    Cycle 2091  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1482) (No expect value) before TCK Leading-Edge; Shift-in Bit(1482) (TDI = 0);}
	  #    Cycle 2092  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1483) (No expect value) before TCK Leading-Edge; Shift-in Bit(1483) (TDI = 0);}
	  #    Cycle 2093  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1484) (No expect value) before TCK Leading-Edge; Shift-in Bit(1484) (TDI = 0);}
	  #    Cycle 2094  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1485) (No expect value) before TCK Leading-Edge; Shift-in Bit(1485) (TDI = 0);}
	  #    Cycle 2095  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1486) (No expect value) before TCK Leading-Edge; Shift-in Bit(1486) (TDI = 0);}
	  #    Cycle 2096  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1487) (No expect value) before TCK Leading-Edge; Shift-in Bit(1487) (TDI = 0);}
	  #    Cycle 2097  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1488) (No expect value) before TCK Leading-Edge; Shift-in Bit(1488) (TDI = 0);}
	  #    Cycle 2098  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1489) (No expect value) before TCK Leading-Edge; Shift-in Bit(1489) (TDI = 0);}
	  #    Cycle 2099  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1490) (No expect value) before TCK Leading-Edge; Shift-in Bit(1490) (TDI = 0);}
	  #    Cycle 2100  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1491) (No expect value) before TCK Leading-Edge; Shift-in Bit(1491) (TDI = 0);}
	  #    Cycle 2101  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1492) (No expect value) before TCK Leading-Edge; Shift-in Bit(1492) (TDI = 0);}
	  #    Cycle 2102  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1493) (No expect value) before TCK Leading-Edge; Shift-in Bit(1493) (TDI = 0);}
	  #    Cycle 2103  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1494) (No expect value) before TCK Leading-Edge; Shift-in Bit(1494) (TDI = 0);}
	  #    Cycle 2104  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1495) (No expect value) before TCK Leading-Edge; Shift-in Bit(1495) (TDI = 0);}
	  #    Cycle 2105  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1496) (No expect value) before TCK Leading-Edge; Shift-in Bit(1496) (TDI = 0);}
	  #    Cycle 2106  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1497) (No expect value) before TCK Leading-Edge; Shift-in Bit(1497) (TDI = 0);}
	  #    Cycle 2107  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1498) (No expect value) before TCK Leading-Edge; Shift-in Bit(1498) (TDI = 0);}
	  #    Cycle 2108  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1499) (No expect value) before TCK Leading-Edge; Shift-in Bit(1499) (TDI = 0);}
	  #    Cycle 2109  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1500) (No expect value) before TCK Leading-Edge; Shift-in Bit(1500) (TDI = 0);}
	  #    Cycle 2110  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1501) (No expect value) before TCK Leading-Edge; Shift-in Bit(1501) (TDI = 0);}
	  #    Cycle 2111  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1502) (No expect value) before TCK Leading-Edge; Shift-in Bit(1502) (TDI = 0);}
	  #    Cycle 2112  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1503) (No expect value) before TCK Leading-Edge; Shift-in Bit(1503) (TDI = 0);}
	  #    Cycle 2113  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1504) (No expect value) before TCK Leading-Edge; Shift-in Bit(1504) (TDI = 0);}
	  #    Cycle 2114  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1505) (No expect value) before TCK Leading-Edge; Shift-in Bit(1505) (TDI = 0);}
	  #    Cycle 2115  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1506) (No expect value) before TCK Leading-Edge; Shift-in Bit(1506) (TDI = 0);}
	  #    Cycle 2116  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1507) (No expect value) before TCK Leading-Edge; Shift-in Bit(1507) (TDI = 0);}
	  #    Cycle 2117  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1508) (No expect value) before TCK Leading-Edge; Shift-in Bit(1508) (TDI = 0);}
	  #    Cycle 2118  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1509) (No expect value) before TCK Leading-Edge; Shift-in Bit(1509) (TDI = 0);}
	  #    Cycle 2119  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1510) (No expect value) before TCK Leading-Edge; Shift-in Bit(1510) (TDI = 0);}
	  #    Cycle 2120  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1511) (No expect value) before TCK Leading-Edge; Shift-in Bit(1511) (TDI = 0);}
	  #    Cycle 2121  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1512) (No expect value) before TCK Leading-Edge; Shift-in Bit(1512) (TDI = 0);}
	  #    Cycle 2122  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1513) (No expect value) before TCK Leading-Edge; Shift-in Bit(1513) (TDI = 0);}
	  #    Cycle 2123  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1514) (No expect value) before TCK Leading-Edge; Shift-in Bit(1514) (TDI = 0);}
	  #    Cycle 2124  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1515) (No expect value) before TCK Leading-Edge; Shift-in Bit(1515) (TDI = 0);}
	  #    Cycle 2125  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1516) (No expect value) before TCK Leading-Edge; Shift-in Bit(1516) (TDI = 0);}
	  #    Cycle 2126  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1517) (No expect value) before TCK Leading-Edge; Shift-in Bit(1517) (TDI = 0);}
	  #    Cycle 2127  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1518) (No expect value) before TCK Leading-Edge; Shift-in Bit(1518) (TDI = 0);}
	  #    Cycle 2128  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1519) (No expect value) before TCK Leading-Edge; Shift-in Bit(1519) (TDI = 0);}
	  #    Cycle 2129  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1520) (No expect value) before TCK Leading-Edge; Shift-in Bit(1520) (TDI = 0);}
	  #    Cycle 2130  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1521) (No expect value) before TCK Leading-Edge; Shift-in Bit(1521) (TDI = 0);}
	  #    Cycle 2131  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1522) (No expect value) before TCK Leading-Edge; Shift-in Bit(1522) (TDI = 0);}
	  #    Cycle 2132  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1523) (No expect value) before TCK Leading-Edge; Shift-in Bit(1523) (TDI = 0);}
	  #    Cycle 2133  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1524) (No expect value) before TCK Leading-Edge; Shift-in Bit(1524) (TDI = 0);}
	  #    Cycle 2134  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1525) (No expect value) before TCK Leading-Edge; Shift-in Bit(1525) (TDI = 0);}
	  #    Cycle 2135  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1526) (No expect value) before TCK Leading-Edge; Shift-in Bit(1526) (TDI = 0);}
	  #    Cycle 2136  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1527) (No expect value) before TCK Leading-Edge; Shift-in Bit(1527) (TDI = 0);}
	  #    Cycle 2137  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1528) (No expect value) before TCK Leading-Edge; Shift-in Bit(1528) (TDI = 0);}
	  #    Cycle 2138  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1529) (No expect value) before TCK Leading-Edge; Shift-in Bit(1529) (TDI = 0);}
	  #    Cycle 2139  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1530) (No expect value) before TCK Leading-Edge; Shift-in Bit(1530) (TDI = 0);}
	  #    Cycle 2140  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1531) (No expect value) before TCK Leading-Edge; Shift-in Bit(1531) (TDI = 0);}
	  #    Cycle 2141  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1532) (No expect value) before TCK Leading-Edge; Shift-in Bit(1532) (TDI = 0);}
	  #    Cycle 2142  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1533) (No expect value) before TCK Leading-Edge; Shift-in Bit(1533) (TDI = 0);}
	  #    Cycle 2143  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1534) (No expect value) before TCK Leading-Edge; Shift-in Bit(1534) (TDI = 0);}
	  #    Cycle 2144  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1535) (No expect value) before TCK Leading-Edge; Shift-in Bit(1535) (TDI = 0);}
	  #    Cycle 2145  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1536) (No expect value) before TCK Leading-Edge; Shift-in Bit(1536) (TDI = 0);}
	  #    Cycle 2146  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1537) (No expect value) before TCK Leading-Edge; Shift-in Bit(1537) (TDI = 0);}
	  #    Cycle 2147  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1538) (No expect value) before TCK Leading-Edge; Shift-in Bit(1538) (TDI = 0);}
	  #    Cycle 2148  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1539) (No expect value) before TCK Leading-Edge; Shift-in Bit(1539) (TDI = 0);}
	  #    Cycle 2149  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1540) (No expect value) before TCK Leading-Edge; Shift-in Bit(1540) (TDI = 0);}
	  #    Cycle 2150  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1541) (No expect value) before TCK Leading-Edge; Shift-in Bit(1541) (TDI = 0);}
	  #    Cycle 2151  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1542) (No expect value) before TCK Leading-Edge; Shift-in Bit(1542) (TDI = 0);}
	  #    Cycle 2152  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1543) (No expect value) before TCK Leading-Edge; Shift-in Bit(1543) (TDI = 0);}
	  #    Cycle 2153  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1544) (No expect value) before TCK Leading-Edge; Shift-in Bit(1544) (TDI = 0);}
	  #    Cycle 2154  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1545) (No expect value) before TCK Leading-Edge; Shift-in Bit(1545) (TDI = 0);}
	  #    Cycle 2155  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1546) (No expect value) before TCK Leading-Edge; Shift-in Bit(1546) (TDI = 0);}
	  #    Cycle 2156  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1547) (No expect value) before TCK Leading-Edge; Shift-in Bit(1547) (TDI = 0);}
	  #    Cycle 2157  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1548) (No expect value) before TCK Leading-Edge; Shift-in Bit(1548) (TDI = 0);}
	  #    Cycle 2158  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1549) (No expect value) before TCK Leading-Edge; Shift-in Bit(1549) (TDI = 0);}
	  #    Cycle 2159  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1550) (No expect value) before TCK Leading-Edge; Shift-in Bit(1550) (TDI = 0);}
	  #    Cycle 2160  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1551) (No expect value) before TCK Leading-Edge; Shift-in Bit(1551) (TDI = 0);}
	  #    Cycle 2161  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1552) (No expect value) before TCK Leading-Edge; Shift-in Bit(1552) (TDI = 0);}
	  #    Cycle 2162  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1553) (No expect value) before TCK Leading-Edge; Shift-in Bit(1553) (TDI = 0);}
	  #    Cycle 2163  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1554) (No expect value) before TCK Leading-Edge; Shift-in Bit(1554) (TDI = 0);}
	  #    Cycle 2164  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1555) (No expect value) before TCK Leading-Edge; Shift-in Bit(1555) (TDI = 0);}
	  #    Cycle 2165  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1556) (No expect value) before TCK Leading-Edge; Shift-in Bit(1556) (TDI = 0);}
	  #    Cycle 2166  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1557) (No expect value) before TCK Leading-Edge; Shift-in Bit(1557) (TDI = 0);}
	  #    Cycle 2167  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1558) (No expect value) before TCK Leading-Edge; Shift-in Bit(1558) (TDI = 0);}
	  #    Cycle 2168  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1559) (No expect value) before TCK Leading-Edge; Shift-in Bit(1559) (TDI = 0);}
	  #    Cycle 2169  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1560) (No expect value) before TCK Leading-Edge; Shift-in Bit(1560) (TDI = 0);}
	  #    Cycle 2170  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1561) (No expect value) before TCK Leading-Edge; Shift-in Bit(1561) (TDI = 0);}
	  #    Cycle 2171  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1562) (No expect value) before TCK Leading-Edge; Shift-in Bit(1562) (TDI = 0);}
	  #    Cycle 2172  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1563) (No expect value) before TCK Leading-Edge; Shift-in Bit(1563) (TDI = 0);}
	  #    Cycle 2173  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1564) (No expect value) before TCK Leading-Edge; Shift-in Bit(1564) (TDI = 0);}
	  #    Cycle 2174  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1565) (No expect value) before TCK Leading-Edge; Shift-in Bit(1565) (TDI = 0);}
	  #    Cycle 2175  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1566) (No expect value) before TCK Leading-Edge; Shift-in Bit(1566) (TDI = 0);}
	  #    Cycle 2176  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1567) (No expect value) before TCK Leading-Edge; Shift-in Bit(1567) (TDI = 0);}
	  #    Cycle 2177  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1568) (No expect value) before TCK Leading-Edge; Shift-in Bit(1568) (TDI = 0);}
	  #    Cycle 2178  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1569) (No expect value) before TCK Leading-Edge; Shift-in Bit(1569) (TDI = 0);}
	  #    Cycle 2179  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1570) (No expect value) before TCK Leading-Edge; Shift-in Bit(1570) (TDI = 0);}
	  #    Cycle 2180  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1571) (No expect value) before TCK Leading-Edge; Shift-in Bit(1571) (TDI = 0);}
	  #    Cycle 2181  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1572) (No expect value) before TCK Leading-Edge; Shift-in Bit(1572) (TDI = 0);}
	  #    Cycle 2182  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1573) (No expect value) before TCK Leading-Edge; Shift-in Bit(1573) (TDI = 0);}
	  #    Cycle 2183  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1574) (No expect value) before TCK Leading-Edge; Shift-in Bit(1574) (TDI = 0);}
	  #    Cycle 2184  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1575) (No expect value) before TCK Leading-Edge; Shift-in Bit(1575) (TDI = 0);}
	  #    Cycle 2185  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1576) (No expect value) before TCK Leading-Edge; Shift-in Bit(1576) (TDI = 0);}
	  #    Cycle 2186  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1577) (No expect value) before TCK Leading-Edge; Shift-in Bit(1577) (TDI = 0);}
	  #    Cycle 2187  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1578) (No expect value) before TCK Leading-Edge; Shift-in Bit(1578) (TDI = 0);}
	  #    Cycle 2188  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1579) (No expect value) before TCK Leading-Edge; Shift-in Bit(1579) (TDI = 0);}
	  #    Cycle 2189  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1580) (No expect value) before TCK Leading-Edge; Shift-in Bit(1580) (TDI = 0);}
	  #    Cycle 2190  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1581) (No expect value) before TCK Leading-Edge; Shift-in Bit(1581) (TDI = 0);}
	  #    Cycle 2191  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1582) (No expect value) before TCK Leading-Edge; Shift-in Bit(1582) (TDI = 0);}
	  #    Cycle 2192  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1583) (No expect value) before TCK Leading-Edge; Shift-in Bit(1583) (TDI = 0);}
	  #    Cycle 2193  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1584) (No expect value) before TCK Leading-Edge; Shift-in Bit(1584) (TDI = 0);}
	  #    Cycle 2194  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1585) (No expect value) before TCK Leading-Edge; Shift-in Bit(1585) (TDI = 0);}
	  #    Cycle 2195  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1586) (No expect value) before TCK Leading-Edge; Shift-in Bit(1586) (TDI = 0);}
	  #    Cycle 2196  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1587) (No expect value) before TCK Leading-Edge; Shift-in Bit(1587) (TDI = 0);}
	  #    Cycle 2197  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1588) (No expect value) before TCK Leading-Edge; Shift-in Bit(1588) (TDI = 0);}
	  #    Cycle 2198  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1589) (No expect value) before TCK Leading-Edge; Shift-in Bit(1589) (TDI = 0);}
	  #    Cycle 2199  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1590) (No expect value) before TCK Leading-Edge; Shift-in Bit(1590) (TDI = 0);}
	  #    Cycle 2200  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1591) (No expect value) before TCK Leading-Edge; Shift-in Bit(1591) (TDI = 0);}
	  #    Cycle 2201  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1592) (No expect value) before TCK Leading-Edge; Shift-in Bit(1592) (TDI = 0);}
	  #    Cycle 2202  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1593) (No expect value) before TCK Leading-Edge; Shift-in Bit(1593) (TDI = 0);}
	  #    Cycle 2203  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1594) (No expect value) before TCK Leading-Edge; Shift-in Bit(1594) (TDI = 0);}
	  #    Cycle 2204  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1595) (No expect value) before TCK Leading-Edge; Shift-in Bit(1595) (TDI = 0);}
	  #    Cycle 2205  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1596) (No expect value) before TCK Leading-Edge; Shift-in Bit(1596) (TDI = 0);}
	  #    Cycle 2206  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1597) (No expect value) before TCK Leading-Edge; Shift-in Bit(1597) (TDI = 0);}
	  #    Cycle 2207  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1598) (No expect value) before TCK Leading-Edge; Shift-in Bit(1598) (TDI = 0);}
	  #    Cycle 2208  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1599) (No expect value) before TCK Leading-Edge; Shift-in Bit(1599) (TDI = 0);}
	  #    Cycle 2209  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1600) (No expect value) before TCK Leading-Edge; Shift-in Bit(1600) (TDI = 0);}
	  #    Cycle 2210  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1601) (No expect value) before TCK Leading-Edge; Shift-in Bit(1601) (TDI = 0);}
	  #    Cycle 2211  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1602) (No expect value) before TCK Leading-Edge; Shift-in Bit(1602) (TDI = 0);}
	  #    Cycle 2212  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1603) (No expect value) before TCK Leading-Edge; Shift-in Bit(1603) (TDI = 0);}
	  #    Cycle 2213  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1604) (No expect value) before TCK Leading-Edge; Shift-in Bit(1604) (TDI = 0);}
	  #    Cycle 2214  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1605) (No expect value) before TCK Leading-Edge; Shift-in Bit(1605) (TDI = 0);}
	  #    Cycle 2215  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1606) (No expect value) before TCK Leading-Edge; Shift-in Bit(1606) (TDI = 0);}
	  #    Cycle 2216  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1607) (No expect value) before TCK Leading-Edge; Shift-in Bit(1607) (TDI = 0);}
	  #    Cycle 2217  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1608) (No expect value) before TCK Leading-Edge; Shift-in Bit(1608) (TDI = 0);}
	  #    Cycle 2218  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1609) (No expect value) before TCK Leading-Edge; Shift-in Bit(1609) (TDI = 0);}
	  #    Cycle 2219  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1610) (No expect value) before TCK Leading-Edge; Shift-in Bit(1610) (TDI = 0);}
	  #    Cycle 2220  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1611) (No expect value) before TCK Leading-Edge; Shift-in Bit(1611) (TDI = 0);}
	  #    Cycle 2221  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1612) (No expect value) before TCK Leading-Edge; Shift-in Bit(1612) (TDI = 0);}
	  #    Cycle 2222  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1613) (No expect value) before TCK Leading-Edge; Shift-in Bit(1613) (TDI = 0);}
	  #    Cycle 2223  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1614) (No expect value) before TCK Leading-Edge; Shift-in Bit(1614) (TDI = 0);}
	  #    Cycle 2224  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1615) (No expect value) before TCK Leading-Edge; Shift-in Bit(1615) (TDI = 0);}
	  #    Cycle 2225  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1616) (No expect value) before TCK Leading-Edge; Shift-in Bit(1616) (TDI = 0);}
	  #    Cycle 2226  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1617) (No expect value) before TCK Leading-Edge; Shift-in Bit(1617) (TDI = 0);}
	  #    Cycle 2227  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1618) (No expect value) before TCK Leading-Edge; Shift-in Bit(1618) (TDI = 0);}
	  #    Cycle 2228  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1619) (No expect value) before TCK Leading-Edge; Shift-in Bit(1619) (TDI = 0);}
	  #    Cycle 2229  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1620) (No expect value) before TCK Leading-Edge; Shift-in Bit(1620) (TDI = 0);}
	  #    Cycle 2230  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1621) (No expect value) before TCK Leading-Edge; Shift-in Bit(1621) (TDI = 0);}
	  #    Cycle 2231  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1622) (No expect value) before TCK Leading-Edge; Shift-in Bit(1622) (TDI = 0);}
	  #    Cycle 2232  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1623) (No expect value) before TCK Leading-Edge; Shift-in Bit(1623) (TDI = 0);}
	  #    Cycle 2233  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1624) (No expect value) before TCK Leading-Edge; Shift-in Bit(1624) (TDI = 0);}
	  #    Cycle 2234  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1625) (No expect value) before TCK Leading-Edge; Shift-in Bit(1625) (TDI = 0);}
	  #    Cycle 2235  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1626) (No expect value) before TCK Leading-Edge; Shift-in Bit(1626) (TDI = 0);}
	  #    Cycle 2236  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1627) (No expect value) before TCK Leading-Edge; Shift-in Bit(1627) (TDI = 0);}
	  #    Cycle 2237  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1628) (No expect value) before TCK Leading-Edge; Shift-in Bit(1628) (TDI = 0);}
	  #    Cycle 2238  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1629) (No expect value) before TCK Leading-Edge; Shift-in Bit(1629) (TDI = 0);}
	  #    Cycle 2239  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1630) (No expect value) before TCK Leading-Edge; Shift-in Bit(1630) (TDI = 0);}
	  #    Cycle 2240  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1631) (No expect value) before TCK Leading-Edge; Shift-in Bit(1631) (TDI = 0);}
	  #    Cycle 2241  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1632) (No expect value) before TCK Leading-Edge; Shift-in Bit(1632) (TDI = 0);}
	  #    Cycle 2242  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1633) (No expect value) before TCK Leading-Edge; Shift-in Bit(1633) (TDI = 0);}
	  #    Cycle 2243  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1634) (No expect value) before TCK Leading-Edge; Shift-in Bit(1634) (TDI = 0);}
	  #    Cycle 2244  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1635) (No expect value) before TCK Leading-Edge; Shift-in Bit(1635) (TDI = 0);}
	  #    Cycle 2245  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1636) (No expect value) before TCK Leading-Edge; Shift-in Bit(1636) (TDI = 0);}
	  #    Cycle 2246  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1637) (No expect value) before TCK Leading-Edge; Shift-in Bit(1637) (TDI = 0);}
	  #    Cycle 2247  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1638) (No expect value) before TCK Leading-Edge; Shift-in Bit(1638) (TDI = 0);}
	  #    Cycle 2248  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1639) (No expect value) before TCK Leading-Edge; Shift-in Bit(1639) (TDI = 0);}
	  #    Cycle 2249  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1640) (No expect value) before TCK Leading-Edge; Shift-in Bit(1640) (TDI = 0);}
	  #    Cycle 2250  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1641) (No expect value) before TCK Leading-Edge; Shift-in Bit(1641) (TDI = 0);}
	  #    Cycle 2251  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1642) (No expect value) before TCK Leading-Edge; Shift-in Bit(1642) (TDI = 0);}
	  #    Cycle 2252  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1643) (No expect value) before TCK Leading-Edge; Shift-in Bit(1643) (TDI = 0);}
	  #    Cycle 2253  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1644) (No expect value) before TCK Leading-Edge; Shift-in Bit(1644) (TDI = 0);}
	  #    Cycle 2254  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1645) (No expect value) before TCK Leading-Edge; Shift-in Bit(1645) (TDI = 0);}
	  #    Cycle 2255  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1646) (No expect value) before TCK Leading-Edge; Shift-in Bit(1646) (TDI = 0);}
	  #    Cycle 2256  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1647) (No expect value) before TCK Leading-Edge; Shift-in Bit(1647) (TDI = 0);}
	  #    Cycle 2257  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1648) (No expect value) before TCK Leading-Edge; Shift-in Bit(1648) (TDI = 0);}
	  #    Cycle 2258  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Last-Tdo-Bit(1649) (No expect value) before TCK Leading-Edge; Shift-in Last Dr Bit (TDI = 0) & Enter Exit 1-Dr}
	  #    Cycle 2259  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Update Dr}
	  #    Cycle 2260  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Idle}
	  #    Cycle 2261  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{"select dcc main_tap IR 23'h135702"}
{Next Cycle Enter Select-Dr}
	  #    Cycle 2262  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Select-Ir}
	  #    Cycle 2263  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Capture-Ir}
	  #    Cycle 2264  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Shift-Ir}
	  #    Cycle 2265  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out First-Tdo-Bit(0) (No expect value) before TCK Leading-Edge ,total is <X X X X X X X X X X X X X X X X X X X X X X X>; Shift-in First Bit (TDI = 0) of Ir <0 0 1 0 0 1 1 0 1 0 1 0 1 1 1 0 0 0 0 0 0 1 0>;}
	  #    Cycle 2266  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1) (No expect value) before TCK Leading-Edge; Shift-in Bit(1) (TDI = 1);}
	  #    Cycle 2267  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(2) (No expect value) before TCK Leading-Edge; Shift-in Bit(2) (TDI = 0);}
	  #    Cycle 2268  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(3) (No expect value) before TCK Leading-Edge; Shift-in Bit(3) (TDI = 0);}
	  #    Cycle 2269  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(4) (No expect value) before TCK Leading-Edge; Shift-in Bit(4) (TDI = 0);}
	  #    Cycle 2270  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(5) (No expect value) before TCK Leading-Edge; Shift-in Bit(5) (TDI = 0);}
	  #    Cycle 2271  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(6) (No expect value) before TCK Leading-Edge; Shift-in Bit(6) (TDI = 0);}
	  #    Cycle 2272  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(7) (No expect value) before TCK Leading-Edge; Shift-in Bit(7) (TDI = 0);}
	  #    Cycle 2273  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(8) (No expect value) before TCK Leading-Edge; Shift-in Bit(8) (TDI = 1);}
	  #    Cycle 2274  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(9) (No expect value) before TCK Leading-Edge; Shift-in Bit(9) (TDI = 1);}
	  #    Cycle 2275  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(10) (No expect value) before TCK Leading-Edge; Shift-in Bit(10) (TDI = 1);}
	  #    Cycle 2276  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(11) (No expect value) before TCK Leading-Edge; Shift-in Bit(11) (TDI = 0);}
	  #    Cycle 2277  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(12) (No expect value) before TCK Leading-Edge; Shift-in Bit(12) (TDI = 1);}
	  #    Cycle 2278  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(13) (No expect value) before TCK Leading-Edge; Shift-in Bit(13) (TDI = 0);}
	  #    Cycle 2279  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(14) (No expect value) before TCK Leading-Edge; Shift-in Bit(14) (TDI = 1);}
	  #    Cycle 2280  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(15) (No expect value) before TCK Leading-Edge; Shift-in Bit(15) (TDI = 0);}
	  #    Cycle 2281  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(16) (No expect value) before TCK Leading-Edge; Shift-in Bit(16) (TDI = 1);}
	  #    Cycle 2282  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(17) (No expect value) before TCK Leading-Edge; Shift-in Bit(17) (TDI = 1);}
	  #    Cycle 2283  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(18) (No expect value) before TCK Leading-Edge; Shift-in Bit(18) (TDI = 0);}
	  #    Cycle 2284  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(19) (No expect value) before TCK Leading-Edge; Shift-in Bit(19) (TDI = 0);}
	  #    Cycle 2285  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(20) (No expect value) before TCK Leading-Edge; Shift-in Bit(20) (TDI = 1);}
	  #    Cycle 2286  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(21) (No expect value) before TCK Leading-Edge; Shift-in Bit(21) (TDI = 0);}
	  #    Cycle 2287  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Last-Tdo-Bit(22) (No expect value) before TCK Leading-Edge; Shift-in Last Ir Bit (TDI = 0) & Enter Exit 1-Ir}
	  #    Cycle 2288  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Update Ir}
	  #    Cycle 2289  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Idle}
	  #    Cycle 2290  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{"enable mbist_tap_en,test_mode_control and test_mode_sel with 3bits of high level"}
{Next Cycle Enter Select-Dr}
	  #    Cycle 2291  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Capture-Dr}
	  #    Cycle 2292  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Shift-Dr}
	  #    Cycle 2293  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out First-Tdo-Bit(0) (No expect value) before TCK Leading-Edge ,total is <X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X>; Shift-in First Bit (TDI = 1) of Dr <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1>;}
	  #    Cycle 2294  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1) (No expect value) before TCK Leading-Edge; Shift-in Bit(1) (TDI = 0);}
	  #    Cycle 2295  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(2) (No expect value) before TCK Leading-Edge; Shift-in Bit(2) (TDI = 0);}
	  #    Cycle 2296  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(3) (No expect value) before TCK Leading-Edge; Shift-in Bit(3) (TDI = 0);}
	  #    Cycle 2297  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(4) (No expect value) before TCK Leading-Edge; Shift-in Bit(4) (TDI = 0);}
	  #    Cycle 2298  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(5) (No expect value) before TCK Leading-Edge; Shift-in Bit(5) (TDI = 0);}
	  #    Cycle 2299  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(6) (No expect value) before TCK Leading-Edge; Shift-in Bit(6) (TDI = 0);}
	  #    Cycle 2300  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(7) (No expect value) before TCK Leading-Edge; Shift-in Bit(7) (TDI = 0);}
	  #    Cycle 2301  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(8) (No expect value) before TCK Leading-Edge; Shift-in Bit(8) (TDI = 1);}
	  #    Cycle 2302  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(9) (No expect value) before TCK Leading-Edge; Shift-in Bit(9) (TDI = 0);}
	  #    Cycle 2303  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(10) (No expect value) before TCK Leading-Edge; Shift-in Bit(10) (TDI = 0);}
	  #    Cycle 2304  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(11) (No expect value) before TCK Leading-Edge; Shift-in Bit(11) (TDI = 0);}
	  #    Cycle 2305  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(12) (No expect value) before TCK Leading-Edge; Shift-in Bit(12) (TDI = 0);}
	  #    Cycle 2306  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(13) (No expect value) before TCK Leading-Edge; Shift-in Bit(13) (TDI = 0);}
	  #    Cycle 2307  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(14) (No expect value) before TCK Leading-Edge; Shift-in Bit(14) (TDI = 0);}
	  #    Cycle 2308  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(15) (No expect value) before TCK Leading-Edge; Shift-in Bit(15) (TDI = 0);}
	  #    Cycle 2309  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(16) (No expect value) before TCK Leading-Edge; Shift-in Bit(16) (TDI = 0);}
	  #    Cycle 2310  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(17) (No expect value) before TCK Leading-Edge; Shift-in Bit(17) (TDI = 0);}
	  #    Cycle 2311  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(18) (No expect value) before TCK Leading-Edge; Shift-in Bit(18) (TDI = 0);}
	  #    Cycle 2312  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(19) (No expect value) before TCK Leading-Edge; Shift-in Bit(19) (TDI = 0);}
	  #    Cycle 2313  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(20) (No expect value) before TCK Leading-Edge; Shift-in Bit(20) (TDI = 0);}
	  #    Cycle 2314  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(21) (No expect value) before TCK Leading-Edge; Shift-in Bit(21) (TDI = 0);}
	  #    Cycle 2315  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(22) (No expect value) before TCK Leading-Edge; Shift-in Bit(22) (TDI = 0);}
	  #    Cycle 2316  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(23) (No expect value) before TCK Leading-Edge; Shift-in Bit(23) (TDI = 0);}
	  #    Cycle 2317  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(24) (No expect value) before TCK Leading-Edge; Shift-in Bit(24) (TDI = 0);}
	  #    Cycle 2318  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(25) (No expect value) before TCK Leading-Edge; Shift-in Bit(25) (TDI = 0);}
	  #    Cycle 2319  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(26) (No expect value) before TCK Leading-Edge; Shift-in Bit(26) (TDI = 0);}
	  #    Cycle 2320  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(27) (No expect value) before TCK Leading-Edge; Shift-in Bit(27) (TDI = 0);}
	  #    Cycle 2321  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(28) (No expect value) before TCK Leading-Edge; Shift-in Bit(28) (TDI = 0);}
	  #    Cycle 2322  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(29) (No expect value) before TCK Leading-Edge; Shift-in Bit(29) (TDI = 0);}
	  #    Cycle 2323  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(30) (No expect value) before TCK Leading-Edge; Shift-in Bit(30) (TDI = 0);}
	  #    Cycle 2324  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(31) (No expect value) before TCK Leading-Edge; Shift-in Bit(31) (TDI = 0);}
	  #    Cycle 2325  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(32) (No expect value) before TCK Leading-Edge; Shift-in Bit(32) (TDI = 0);}
	  #    Cycle 2326  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(33) (No expect value) before TCK Leading-Edge; Shift-in Bit(33) (TDI = 0);}
	  #    Cycle 2327  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(34) (No expect value) before TCK Leading-Edge; Shift-in Bit(34) (TDI = 0);}
	  #    Cycle 2328  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(35) (No expect value) before TCK Leading-Edge; Shift-in Bit(35) (TDI = 0);}
	  #    Cycle 2329  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(36) (No expect value) before TCK Leading-Edge; Shift-in Bit(36) (TDI = 0);}
	  #    Cycle 2330  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(37) (No expect value) before TCK Leading-Edge; Shift-in Bit(37) (TDI = 0);}
	  #    Cycle 2331  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(38) (No expect value) before TCK Leading-Edge; Shift-in Bit(38) (TDI = 0);}
	  #    Cycle 2332  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(39) (No expect value) before TCK Leading-Edge; Shift-in Bit(39) (TDI = 0);}
	  #    Cycle 2333  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(40) (No expect value) before TCK Leading-Edge; Shift-in Bit(40) (TDI = 0);}
	  #    Cycle 2334  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(41) (No expect value) before TCK Leading-Edge; Shift-in Bit(41) (TDI = 0);}
	  #    Cycle 2335  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(42) (No expect value) before TCK Leading-Edge; Shift-in Bit(42) (TDI = 0);}
	  #    Cycle 2336  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(43) (No expect value) before TCK Leading-Edge; Shift-in Bit(43) (TDI = 1);}
	  #    Cycle 2337  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(44) (No expect value) before TCK Leading-Edge; Shift-in Bit(44) (TDI = 1);}
	  #    Cycle 2338  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(45) (No expect value) before TCK Leading-Edge; Shift-in Bit(45) (TDI = 0);}
	  #    Cycle 2339  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(46) (No expect value) before TCK Leading-Edge; Shift-in Bit(46) (TDI = 1);}
	  #    Cycle 2340  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(47) (No expect value) before TCK Leading-Edge; Shift-in Bit(47) (TDI = 1);}
	  #    Cycle 2341  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(48) (No expect value) before TCK Leading-Edge; Shift-in Bit(48) (TDI = 1);}
	  #    Cycle 2342  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(49) (No expect value) before TCK Leading-Edge; Shift-in Bit(49) (TDI = 1);}
	  #    Cycle 2343  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(50) (No expect value) before TCK Leading-Edge; Shift-in Bit(50) (TDI = 1);}
	  #    Cycle 2344  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(51) (No expect value) before TCK Leading-Edge; Shift-in Bit(51) (TDI = 1);}
	  #    Cycle 2345  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(52) (No expect value) before TCK Leading-Edge; Shift-in Bit(52) (TDI = 0);}
	  #    Cycle 2346  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(53) (No expect value) before TCK Leading-Edge; Shift-in Bit(53) (TDI = 0);}
	  #    Cycle 2347  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(54) (No expect value) before TCK Leading-Edge; Shift-in Bit(54) (TDI = 0);}
	  #    Cycle 2348  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(55) (No expect value) before TCK Leading-Edge; Shift-in Bit(55) (TDI = 0);}
	  #    Cycle 2349  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(56) (No expect value) before TCK Leading-Edge; Shift-in Bit(56) (TDI = 0);}
	  #    Cycle 2350  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(57) (No expect value) before TCK Leading-Edge; Shift-in Bit(57) (TDI = 0);}
	  #    Cycle 2351  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(58) (No expect value) before TCK Leading-Edge; Shift-in Bit(58) (TDI = 0);}
	  #    Cycle 2352  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(59) (No expect value) before TCK Leading-Edge; Shift-in Bit(59) (TDI = 0);}
	  #    Cycle 2353  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(60) (No expect value) before TCK Leading-Edge; Shift-in Bit(60) (TDI = 0);}
	  #    Cycle 2354  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(61) (No expect value) before TCK Leading-Edge; Shift-in Bit(61) (TDI = 0);}
	  #    Cycle 2355  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(62) (No expect value) before TCK Leading-Edge; Shift-in Bit(62) (TDI = 0);}
	  #    Cycle 2356  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(63) (No expect value) before TCK Leading-Edge; Shift-in Bit(63) (TDI = 0);}
	  #    Cycle 2357  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(64) (No expect value) before TCK Leading-Edge; Shift-in Bit(64) (TDI = 0);}
	  #    Cycle 2358  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(65) (No expect value) before TCK Leading-Edge; Shift-in Bit(65) (TDI = 0);}
	  #    Cycle 2359  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(66) (No expect value) before TCK Leading-Edge; Shift-in Bit(66) (TDI = 0);}
	  #    Cycle 2360  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(67) (No expect value) before TCK Leading-Edge; Shift-in Bit(67) (TDI = 0);}
	  #    Cycle 2361  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(68) (No expect value) before TCK Leading-Edge; Shift-in Bit(68) (TDI = 0);}
	  #    Cycle 2362  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(69) (No expect value) before TCK Leading-Edge; Shift-in Bit(69) (TDI = 0);}
	  #    Cycle 2363  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(70) (No expect value) before TCK Leading-Edge; Shift-in Bit(70) (TDI = 0);}
	  #    Cycle 2364  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(71) (No expect value) before TCK Leading-Edge; Shift-in Bit(71) (TDI = 0);}
	  #    Cycle 2365  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(72) (No expect value) before TCK Leading-Edge; Shift-in Bit(72) (TDI = 0);}
	  #    Cycle 2366  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(73) (No expect value) before TCK Leading-Edge; Shift-in Bit(73) (TDI = 0);}
	  #    Cycle 2367  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(74) (No expect value) before TCK Leading-Edge; Shift-in Bit(74) (TDI = 0);}
	  #    Cycle 2368  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(75) (No expect value) before TCK Leading-Edge; Shift-in Bit(75) (TDI = 0);}
	  #    Cycle 2369  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(76) (No expect value) before TCK Leading-Edge; Shift-in Bit(76) (TDI = 0);}
	  #    Cycle 2370  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(77) (No expect value) before TCK Leading-Edge; Shift-in Bit(77) (TDI = 0);}
	  #    Cycle 2371  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(78) (No expect value) before TCK Leading-Edge; Shift-in Bit(78) (TDI = 0);}
	  #    Cycle 2372  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(79) (No expect value) before TCK Leading-Edge; Shift-in Bit(79) (TDI = 0);}
	  #    Cycle 2373  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(80) (No expect value) before TCK Leading-Edge; Shift-in Bit(80) (TDI = 0);}
	  #    Cycle 2374  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(81) (No expect value) before TCK Leading-Edge; Shift-in Bit(81) (TDI = 0);}
	  #    Cycle 2375  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(82) (No expect value) before TCK Leading-Edge; Shift-in Bit(82) (TDI = 0);}
	  #    Cycle 2376  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(83) (No expect value) before TCK Leading-Edge; Shift-in Bit(83) (TDI = 0);}
	  #    Cycle 2377  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(84) (No expect value) before TCK Leading-Edge; Shift-in Bit(84) (TDI = 0);}
	  #    Cycle 2378  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(85) (No expect value) before TCK Leading-Edge; Shift-in Bit(85) (TDI = 0);}
	  #    Cycle 2379  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(86) (No expect value) before TCK Leading-Edge; Shift-in Bit(86) (TDI = 0);}
	  #    Cycle 2380  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(87) (No expect value) before TCK Leading-Edge; Shift-in Bit(87) (TDI = 0);}
	  #    Cycle 2381  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(88) (No expect value) before TCK Leading-Edge; Shift-in Bit(88) (TDI = 0);}
	  #    Cycle 2382  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(89) (No expect value) before TCK Leading-Edge; Shift-in Bit(89) (TDI = 0);}
	  #    Cycle 2383  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(90) (No expect value) before TCK Leading-Edge; Shift-in Bit(90) (TDI = 0);}
	  #    Cycle 2384  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(91) (No expect value) before TCK Leading-Edge; Shift-in Bit(91) (TDI = 0);}
	  #    Cycle 2385  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(92) (No expect value) before TCK Leading-Edge; Shift-in Bit(92) (TDI = 0);}
	  #    Cycle 2386  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(93) (No expect value) before TCK Leading-Edge; Shift-in Bit(93) (TDI = 0);}
	  #    Cycle 2387  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(94) (No expect value) before TCK Leading-Edge; Shift-in Bit(94) (TDI = 0);}
	  #    Cycle 2388  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(95) (No expect value) before TCK Leading-Edge; Shift-in Bit(95) (TDI = 0);}
	  #    Cycle 2389  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(96) (No expect value) before TCK Leading-Edge; Shift-in Bit(96) (TDI = 0);}
	  #    Cycle 2390  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(97) (No expect value) before TCK Leading-Edge; Shift-in Bit(97) (TDI = 0);}
	  #    Cycle 2391  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(98) (No expect value) before TCK Leading-Edge; Shift-in Bit(98) (TDI = 0);}
	  #    Cycle 2392  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(99) (No expect value) before TCK Leading-Edge; Shift-in Bit(99) (TDI = 0);}
	  #    Cycle 2393  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(100) (No expect value) before TCK Leading-Edge; Shift-in Bit(100) (TDI = 0);}
	  #    Cycle 2394  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(101) (No expect value) before TCK Leading-Edge; Shift-in Bit(101) (TDI = 0);}
	  #    Cycle 2395  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(102) (No expect value) before TCK Leading-Edge; Shift-in Bit(102) (TDI = 0);}
	  #    Cycle 2396  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(103) (No expect value) before TCK Leading-Edge; Shift-in Bit(103) (TDI = 0);}
	  #    Cycle 2397  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(104) (No expect value) before TCK Leading-Edge; Shift-in Bit(104) (TDI = 0);}
	  #    Cycle 2398  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(105) (No expect value) before TCK Leading-Edge; Shift-in Bit(105) (TDI = 0);}
	  #    Cycle 2399  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(106) (No expect value) before TCK Leading-Edge; Shift-in Bit(106) (TDI = 0);}
	  #    Cycle 2400  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(107) (No expect value) before TCK Leading-Edge; Shift-in Bit(107) (TDI = 0);}
	  #    Cycle 2401  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(108) (No expect value) before TCK Leading-Edge; Shift-in Bit(108) (TDI = 0);}
	  #    Cycle 2402  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(109) (No expect value) before TCK Leading-Edge; Shift-in Bit(109) (TDI = 0);}
	  #    Cycle 2403  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(110) (No expect value) before TCK Leading-Edge; Shift-in Bit(110) (TDI = 0);}
	  #    Cycle 2404  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(111) (No expect value) before TCK Leading-Edge; Shift-in Bit(111) (TDI = 0);}
	  #    Cycle 2405  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(112) (No expect value) before TCK Leading-Edge; Shift-in Bit(112) (TDI = 0);}
	  #    Cycle 2406  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(113) (No expect value) before TCK Leading-Edge; Shift-in Bit(113) (TDI = 0);}
	  #    Cycle 2407  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(114) (No expect value) before TCK Leading-Edge; Shift-in Bit(114) (TDI = 0);}
	  #    Cycle 2408  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(115) (No expect value) before TCK Leading-Edge; Shift-in Bit(115) (TDI = 0);}
	  #    Cycle 2409  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(116) (No expect value) before TCK Leading-Edge; Shift-in Bit(116) (TDI = 0);}
	  #    Cycle 2410  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(117) (No expect value) before TCK Leading-Edge; Shift-in Bit(117) (TDI = 0);}
	  #    Cycle 2411  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(118) (No expect value) before TCK Leading-Edge; Shift-in Bit(118) (TDI = 0);}
	  #    Cycle 2412  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(119) (No expect value) before TCK Leading-Edge; Shift-in Bit(119) (TDI = 0);}
	  #    Cycle 2413  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(120) (No expect value) before TCK Leading-Edge; Shift-in Bit(120) (TDI = 0);}
	  #    Cycle 2414  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(121) (No expect value) before TCK Leading-Edge; Shift-in Bit(121) (TDI = 0);}
	  #    Cycle 2415  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(122) (No expect value) before TCK Leading-Edge; Shift-in Bit(122) (TDI = 0);}
	  #    Cycle 2416  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(123) (No expect value) before TCK Leading-Edge; Shift-in Bit(123) (TDI = 0);}
	  #    Cycle 2417  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(124) (No expect value) before TCK Leading-Edge; Shift-in Bit(124) (TDI = 0);}
	  #    Cycle 2418  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(125) (No expect value) before TCK Leading-Edge; Shift-in Bit(125) (TDI = 0);}
	  #    Cycle 2419  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(126) (No expect value) before TCK Leading-Edge; Shift-in Bit(126) (TDI = 0);}
	  #    Cycle 2420  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(127) (No expect value) before TCK Leading-Edge; Shift-in Bit(127) (TDI = 0);}
	  #    Cycle 2421  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(128) (No expect value) before TCK Leading-Edge; Shift-in Bit(128) (TDI = 0);}
	  #    Cycle 2422  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(129) (No expect value) before TCK Leading-Edge; Shift-in Bit(129) (TDI = 0);}
	  #    Cycle 2423  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(130) (No expect value) before TCK Leading-Edge; Shift-in Bit(130) (TDI = 0);}
	  #    Cycle 2424  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(131) (No expect value) before TCK Leading-Edge; Shift-in Bit(131) (TDI = 0);}
	  #    Cycle 2425  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(132) (No expect value) before TCK Leading-Edge; Shift-in Bit(132) (TDI = 0);}
	  #    Cycle 2426  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(133) (No expect value) before TCK Leading-Edge; Shift-in Bit(133) (TDI = 0);}
	  #    Cycle 2427  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(134) (No expect value) before TCK Leading-Edge; Shift-in Bit(134) (TDI = 0);}
	  #    Cycle 2428  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(135) (No expect value) before TCK Leading-Edge; Shift-in Bit(135) (TDI = 0);}
	  #    Cycle 2429  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(136) (No expect value) before TCK Leading-Edge; Shift-in Bit(136) (TDI = 0);}
	  #    Cycle 2430  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(137) (No expect value) before TCK Leading-Edge; Shift-in Bit(137) (TDI = 0);}
	  #    Cycle 2431  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(138) (No expect value) before TCK Leading-Edge; Shift-in Bit(138) (TDI = 0);}
	  #    Cycle 2432  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(139) (No expect value) before TCK Leading-Edge; Shift-in Bit(139) (TDI = 0);}
	  #    Cycle 2433  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(140) (No expect value) before TCK Leading-Edge; Shift-in Bit(140) (TDI = 0);}
	  #    Cycle 2434  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(141) (No expect value) before TCK Leading-Edge; Shift-in Bit(141) (TDI = 0);}
	  #    Cycle 2435  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(142) (No expect value) before TCK Leading-Edge; Shift-in Bit(142) (TDI = 0);}
	  #    Cycle 2436  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(143) (No expect value) before TCK Leading-Edge; Shift-in Bit(143) (TDI = 0);}
	  #    Cycle 2437  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(144) (No expect value) before TCK Leading-Edge; Shift-in Bit(144) (TDI = 0);}
	  #    Cycle 2438  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(145) (No expect value) before TCK Leading-Edge; Shift-in Bit(145) (TDI = 0);}
	  #    Cycle 2439  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(146) (No expect value) before TCK Leading-Edge; Shift-in Bit(146) (TDI = 0);}
	  #    Cycle 2440  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(147) (No expect value) before TCK Leading-Edge; Shift-in Bit(147) (TDI = 0);}
	  #    Cycle 2441  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(148) (No expect value) before TCK Leading-Edge; Shift-in Bit(148) (TDI = 0);}
	  #    Cycle 2442  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(149) (No expect value) before TCK Leading-Edge; Shift-in Bit(149) (TDI = 0);}
	  #    Cycle 2443  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(150) (No expect value) before TCK Leading-Edge; Shift-in Bit(150) (TDI = 0);}
	  #    Cycle 2444  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(151) (No expect value) before TCK Leading-Edge; Shift-in Bit(151) (TDI = 0);}
	  #    Cycle 2445  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(152) (No expect value) before TCK Leading-Edge; Shift-in Bit(152) (TDI = 0);}
	  #    Cycle 2446  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(153) (No expect value) before TCK Leading-Edge; Shift-in Bit(153) (TDI = 0);}
	  #    Cycle 2447  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(154) (No expect value) before TCK Leading-Edge; Shift-in Bit(154) (TDI = 0);}
	  #    Cycle 2448  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(155) (No expect value) before TCK Leading-Edge; Shift-in Bit(155) (TDI = 0);}
	  #    Cycle 2449  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(156) (No expect value) before TCK Leading-Edge; Shift-in Bit(156) (TDI = 0);}
	  #    Cycle 2450  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(157) (No expect value) before TCK Leading-Edge; Shift-in Bit(157) (TDI = 0);}
	  #    Cycle 2451  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(158) (No expect value) before TCK Leading-Edge; Shift-in Bit(158) (TDI = 0);}
	  #    Cycle 2452  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(159) (No expect value) before TCK Leading-Edge; Shift-in Bit(159) (TDI = 0);}
	  #    Cycle 2453  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(160) (No expect value) before TCK Leading-Edge; Shift-in Bit(160) (TDI = 0);}
	  #    Cycle 2454  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(161) (No expect value) before TCK Leading-Edge; Shift-in Bit(161) (TDI = 0);}
	  #    Cycle 2455  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Last-Tdo-Bit(162) (No expect value) before TCK Leading-Edge; Shift-in Last Dr Bit (TDI = 0) & Enter Exit 1-Dr}
	  #    Cycle 2456  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Update Dr}
	  #    Cycle 2457  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Idle}
	  #    Cycle 2458  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{"select crg IR 8'h6"}
{Next Cycle Enter Select-Dr}
	  #    Cycle 2459  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Select-Ir}
	  #    Cycle 2460  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Capture-Ir}
	  #    Cycle 2461  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Shift-Ir}
	  #    Cycle 2462  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out First-Tdo-Bit(0) (No expect value) before TCK Leading-Edge ,total is <X X X X X X X X>; Shift-in First Bit (TDI = 0) of Ir <0 0 0 0 0 1 1 0>;}
	  #    Cycle 2463  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1) (No expect value) before TCK Leading-Edge; Shift-in Bit(1) (TDI = 1);}
	  #    Cycle 2464  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(2) (No expect value) before TCK Leading-Edge; Shift-in Bit(2) (TDI = 1);}
	  #    Cycle 2465  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(3) (No expect value) before TCK Leading-Edge; Shift-in Bit(3) (TDI = 0);}
	  #    Cycle 2466  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(4) (No expect value) before TCK Leading-Edge; Shift-in Bit(4) (TDI = 0);}
	  #    Cycle 2467  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(5) (No expect value) before TCK Leading-Edge; Shift-in Bit(5) (TDI = 0);}
	  #    Cycle 2468  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(6) (No expect value) before TCK Leading-Edge; Shift-in Bit(6) (TDI = 0);}
	  #    Cycle 2469  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Last-Tdo-Bit(7) (No expect value) before TCK Leading-Edge; Shift-in Last Ir Bit (TDI = 0) & Enter Exit 1-Ir}
	  #    Cycle 2470  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Update Ir}
	  #    Cycle 2471  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Idle}
	  #    Cycle 2472  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Select-Dr}
	  #    Cycle 2473  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Capture-Dr}
	  #    Cycle 2474  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Shift-Dr}
	  #    Cycle 2475  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out First-Tdo-Bit(0) (No expect value) before TCK Leading-Edge ,total is <X>; Shift-in First Bit (TDI = 1) of Dr <1>;}
{Next Cycle Begin Shift-out Last-Tdo-Bit(0) (No expect value) before TCK Leading-Edge; Shift-in Last Dr Bit (TDI = 1) & Enter Exit 1-Dr}
	  #    Cycle 2476  Begin:
	vector (+,chip_test) :=[1 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Update Dr}
	  #    Cycle 2477  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Idle}
	  #    Cycle 2478  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{"select crg IR 8'h2"}
{Next Cycle Enter Select-Dr}
	  #    Cycle 2479  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Select-Ir}
	  #    Cycle 2480  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Capture-Ir}
	  #    Cycle 2481  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Shift-Ir}
	  #    Cycle 2482  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out First-Tdo-Bit(0) (No expect value) before TCK Leading-Edge ,total is <X X X X X X X X>; Shift-in First Bit (TDI = 0) of Ir <0 0 0 0 0 0 1 0>;}
	  #    Cycle 2483  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1) (No expect value) before TCK Leading-Edge; Shift-in Bit(1) (TDI = 1);}
	  #    Cycle 2484  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(2) (No expect value) before TCK Leading-Edge; Shift-in Bit(2) (TDI = 0);}
	  #    Cycle 2485  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(3) (No expect value) before TCK Leading-Edge; Shift-in Bit(3) (TDI = 0);}
	  #    Cycle 2486  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(4) (No expect value) before TCK Leading-Edge; Shift-in Bit(4) (TDI = 0);}
	  #    Cycle 2487  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(5) (No expect value) before TCK Leading-Edge; Shift-in Bit(5) (TDI = 0);}
	  #    Cycle 2488  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(6) (No expect value) before TCK Leading-Edge; Shift-in Bit(6) (TDI = 0);}
	  #    Cycle 2489  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Last-Tdo-Bit(7) (No expect value) before TCK Leading-Edge; Shift-in Last Ir Bit (TDI = 0) & Enter Exit 1-Ir}
	  #    Cycle 2490  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Update Ir}
	  #    Cycle 2491  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Idle}
	  #    Cycle 2492  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{"pll configuration,set bypass high"}
{Next Cycle Enter Select-Dr}
	  #    Cycle 2493  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Capture-Dr}
	  #    Cycle 2494  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Shift-Dr}
	  #    Cycle 2495  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out First-Tdo-Bit(0) (No expect value) before TCK Leading-Edge ,total is <X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X>; Shift-in First Bit (TDI = 0) of Dr <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 0 0 0 0 1 0 0 1 0 0 0 0 0 0 1 1 0 1 1 0 0 0 0 0 1 1 0>;}
	  #    Cycle 2496  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(1) (No expect value) before TCK Leading-Edge; Shift-in Bit(1) (TDI = 1);}
	  #    Cycle 2497  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(2) (No expect value) before TCK Leading-Edge; Shift-in Bit(2) (TDI = 1);}
	  #    Cycle 2498  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(3) (No expect value) before TCK Leading-Edge; Shift-in Bit(3) (TDI = 0);}
	  #    Cycle 2499  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(4) (No expect value) before TCK Leading-Edge; Shift-in Bit(4) (TDI = 0);}
	  #    Cycle 2500  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(5) (No expect value) before TCK Leading-Edge; Shift-in Bit(5) (TDI = 0);}
	  #    Cycle 2501  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(6) (No expect value) before TCK Leading-Edge; Shift-in Bit(6) (TDI = 0);}
	  #    Cycle 2502  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(7) (No expect value) before TCK Leading-Edge; Shift-in Bit(7) (TDI = 0);}
	  #    Cycle 2503  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(8) (No expect value) before TCK Leading-Edge; Shift-in Bit(8) (TDI = 1);}
	  #    Cycle 2504  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(9) (No expect value) before TCK Leading-Edge; Shift-in Bit(9) (TDI = 1);}
	  #    Cycle 2505  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(10) (No expect value) before TCK Leading-Edge; Shift-in Bit(10) (TDI = 0);}
	  #    Cycle 2506  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(11) (No expect value) before TCK Leading-Edge; Shift-in Bit(11) (TDI = 1);}
	  #    Cycle 2507  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(12) (No expect value) before TCK Leading-Edge; Shift-in Bit(12) (TDI = 1);}
	  #    Cycle 2508  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(13) (No expect value) before TCK Leading-Edge; Shift-in Bit(13) (TDI = 0);}
	  #    Cycle 2509  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(14) (No expect value) before TCK Leading-Edge; Shift-in Bit(14) (TDI = 0);}
	  #    Cycle 2510  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(15) (No expect value) before TCK Leading-Edge; Shift-in Bit(15) (TDI = 0);}
	  #    Cycle 2511  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(16) (No expect value) before TCK Leading-Edge; Shift-in Bit(16) (TDI = 0);}
	  #    Cycle 2512  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(17) (No expect value) before TCK Leading-Edge; Shift-in Bit(17) (TDI = 0);}
	  #    Cycle 2513  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(18) (No expect value) before TCK Leading-Edge; Shift-in Bit(18) (TDI = 0);}
	  #    Cycle 2514  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(19) (No expect value) before TCK Leading-Edge; Shift-in Bit(19) (TDI = 1);}
	  #    Cycle 2515  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(20) (No expect value) before TCK Leading-Edge; Shift-in Bit(20) (TDI = 0);}
	  #    Cycle 2516  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(21) (No expect value) before TCK Leading-Edge; Shift-in Bit(21) (TDI = 0);}
	  #    Cycle 2517  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(22) (No expect value) before TCK Leading-Edge; Shift-in Bit(22) (TDI = 1);}
	  #    Cycle 2518  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(23) (No expect value) before TCK Leading-Edge; Shift-in Bit(23) (TDI = 0);}
	  #    Cycle 2519  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(24) (No expect value) before TCK Leading-Edge; Shift-in Bit(24) (TDI = 0);}
	  #    Cycle 2520  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(25) (No expect value) before TCK Leading-Edge; Shift-in Bit(25) (TDI = 0);}
	  #    Cycle 2521  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(26) (No expect value) before TCK Leading-Edge; Shift-in Bit(26) (TDI = 0);}
	  #    Cycle 2522  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(27) (No expect value) before TCK Leading-Edge; Shift-in Bit(27) (TDI = 1);}
	  #    Cycle 2523  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(28) (No expect value) before TCK Leading-Edge; Shift-in Bit(28) (TDI = 1);}
	  #    Cycle 2524  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(29) (No expect value) before TCK Leading-Edge; Shift-in Bit(29) (TDI = 1);}
	  #    Cycle 2525  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(30) (No expect value) before TCK Leading-Edge; Shift-in Bit(30) (TDI = 0);}
	  #    Cycle 2526  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(31) (No expect value) before TCK Leading-Edge; Shift-in Bit(31) (TDI = 0);}
	  #    Cycle 2527  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(32) (No expect value) before TCK Leading-Edge; Shift-in Bit(32) (TDI = 0);}
	  #    Cycle 2528  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(33) (No expect value) before TCK Leading-Edge; Shift-in Bit(33) (TDI = 0);}
	  #    Cycle 2529  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(34) (No expect value) before TCK Leading-Edge; Shift-in Bit(34) (TDI = 0);}
	  #    Cycle 2530  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(35) (No expect value) before TCK Leading-Edge; Shift-in Bit(35) (TDI = 0);}
	  #    Cycle 2531  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(36) (No expect value) before TCK Leading-Edge; Shift-in Bit(36) (TDI = 0);}
	  #    Cycle 2532  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(37) (No expect value) before TCK Leading-Edge; Shift-in Bit(37) (TDI = 0);}
	  #    Cycle 2533  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(38) (No expect value) before TCK Leading-Edge; Shift-in Bit(38) (TDI = 0);}
	  #    Cycle 2534  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(39) (No expect value) before TCK Leading-Edge; Shift-in Bit(39) (TDI = 0);}
	  #    Cycle 2535  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(40) (No expect value) before TCK Leading-Edge; Shift-in Bit(40) (TDI = 0);}
	  #    Cycle 2536  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(41) (No expect value) before TCK Leading-Edge; Shift-in Bit(41) (TDI = 0);}
	  #    Cycle 2537  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(42) (No expect value) before TCK Leading-Edge; Shift-in Bit(42) (TDI = 0);}
	  #    Cycle 2538  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(43) (No expect value) before TCK Leading-Edge; Shift-in Bit(43) (TDI = 0);}
	  #    Cycle 2539  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(44) (No expect value) before TCK Leading-Edge; Shift-in Bit(44) (TDI = 0);}
	  #    Cycle 2540  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(45) (No expect value) before TCK Leading-Edge; Shift-in Bit(45) (TDI = 0);}
	  #    Cycle 2541  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(46) (No expect value) before TCK Leading-Edge; Shift-in Bit(46) (TDI = 0);}
	  #    Cycle 2542  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(47) (No expect value) before TCK Leading-Edge; Shift-in Bit(47) (TDI = 0);}
	  #    Cycle 2543  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(48) (No expect value) before TCK Leading-Edge; Shift-in Bit(48) (TDI = 0);}
	  #    Cycle 2544  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(49) (No expect value) before TCK Leading-Edge; Shift-in Bit(49) (TDI = 0);}
	  #    Cycle 2545  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(50) (No expect value) before TCK Leading-Edge; Shift-in Bit(50) (TDI = 0);}
	  #    Cycle 2546  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(51) (No expect value) before TCK Leading-Edge; Shift-in Bit(51) (TDI = 0);}
	  #    Cycle 2547  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Tdo-Bit(52) (No expect value) before TCK Leading-Edge; Shift-in Bit(52) (TDI = 0);}
	  #    Cycle 2548  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Begin Shift-out Last-Tdo-Bit(53) (No expect value) before TCK Leading-Edge; Shift-in Last Dr Bit (TDI = 0) & Enter Exit 1-Dr}
	  #    Cycle 2549  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Update Dr}
	  #    Cycle 2550  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 0 1];
{Next Cycle Enter Idle}
	  #    Cycle 2551  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 0 1];
{"pll config done"}
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 2552 - 3551 Operate Loop Idle:
    repeat 1000 	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Exit Loop Idle.}
{"select dcc main_tap IR 23'h135702"}
{Next Cycle Enter Select-Dr}
	  #    Cycle 3552  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Select-Ir}
	  #    Cycle 3553  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Capture-Ir}
	  #    Cycle 3554  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Shift-Ir}
	  #    Cycle 3555  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out First-Tdo-Bit(0) (No expect value) before TCK Leading-Edge ,total is <X X X X X X X X X X X X X X X X X X X X X X X>; Shift-in First Bit (TDI = 0) of Ir <0 0 1 0 0 1 1 0 1 0 1 0 1 1 1 0 0 0 0 0 0 1 0>;}
	  #    Cycle 3556  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(1) (No expect value) before TCK Leading-Edge; Shift-in Bit(1) (TDI = 1);}
	  #    Cycle 3557  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(2) (No expect value) before TCK Leading-Edge; Shift-in Bit(2) (TDI = 0);}
	  #    Cycle 3558  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(3) (No expect value) before TCK Leading-Edge; Shift-in Bit(3) (TDI = 0);}
	  #    Cycle 3559  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(4) (No expect value) before TCK Leading-Edge; Shift-in Bit(4) (TDI = 0);}
	  #    Cycle 3560  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(5) (No expect value) before TCK Leading-Edge; Shift-in Bit(5) (TDI = 0);}
	  #    Cycle 3561  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(6) (No expect value) before TCK Leading-Edge; Shift-in Bit(6) (TDI = 0);}
	  #    Cycle 3562  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(7) (No expect value) before TCK Leading-Edge; Shift-in Bit(7) (TDI = 0);}
	  #    Cycle 3563  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(8) (No expect value) before TCK Leading-Edge; Shift-in Bit(8) (TDI = 1);}
	  #    Cycle 3564  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(9) (No expect value) before TCK Leading-Edge; Shift-in Bit(9) (TDI = 1);}
	  #    Cycle 3565  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(10) (No expect value) before TCK Leading-Edge; Shift-in Bit(10) (TDI = 1);}
	  #    Cycle 3566  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(11) (No expect value) before TCK Leading-Edge; Shift-in Bit(11) (TDI = 0);}
	  #    Cycle 3567  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(12) (No expect value) before TCK Leading-Edge; Shift-in Bit(12) (TDI = 1);}
	  #    Cycle 3568  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(13) (No expect value) before TCK Leading-Edge; Shift-in Bit(13) (TDI = 0);}
	  #    Cycle 3569  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(14) (No expect value) before TCK Leading-Edge; Shift-in Bit(14) (TDI = 1);}
	  #    Cycle 3570  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(15) (No expect value) before TCK Leading-Edge; Shift-in Bit(15) (TDI = 0);}
	  #    Cycle 3571  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(16) (No expect value) before TCK Leading-Edge; Shift-in Bit(16) (TDI = 1);}
	  #    Cycle 3572  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(17) (No expect value) before TCK Leading-Edge; Shift-in Bit(17) (TDI = 1);}
	  #    Cycle 3573  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(18) (No expect value) before TCK Leading-Edge; Shift-in Bit(18) (TDI = 0);}
	  #    Cycle 3574  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(19) (No expect value) before TCK Leading-Edge; Shift-in Bit(19) (TDI = 0);}
	  #    Cycle 3575  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(20) (No expect value) before TCK Leading-Edge; Shift-in Bit(20) (TDI = 1);}
	  #    Cycle 3576  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(21) (No expect value) before TCK Leading-Edge; Shift-in Bit(21) (TDI = 0);}
	  #    Cycle 3577  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Last-Tdo-Bit(22) (No expect value) before TCK Leading-Edge; Shift-in Last Ir Bit (TDI = 0) & Enter Exit 1-Ir}
	  #    Cycle 3578  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Update Ir}
	  #    Cycle 3579  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Idle}
	  #    Cycle 3580  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{"enable mbist_tap_en,test_mode_control and test_mode_sel with 3bits of high level"}
{Next Cycle Enter Select-Dr}
	  #    Cycle 3581  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Capture-Dr}
	  #    Cycle 3582  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Shift-Dr}
	  #    Cycle 3583  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out First-Tdo-Bit(0) (No expect value) before TCK Leading-Edge ,total is <X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X>; Shift-in First Bit (TDI = 1) of Dr <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1>;}
	  #    Cycle 3584  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(1) (No expect value) before TCK Leading-Edge; Shift-in Bit(1) (TDI = 0);}
	  #    Cycle 3585  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(2) (No expect value) before TCK Leading-Edge; Shift-in Bit(2) (TDI = 0);}
	  #    Cycle 3586  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(3) (No expect value) before TCK Leading-Edge; Shift-in Bit(3) (TDI = 0);}
	  #    Cycle 3587  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(4) (No expect value) before TCK Leading-Edge; Shift-in Bit(4) (TDI = 0);}
	  #    Cycle 3588  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(5) (No expect value) before TCK Leading-Edge; Shift-in Bit(5) (TDI = 0);}
	  #    Cycle 3589  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(6) (No expect value) before TCK Leading-Edge; Shift-in Bit(6) (TDI = 0);}
	  #    Cycle 3590  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(7) (No expect value) before TCK Leading-Edge; Shift-in Bit(7) (TDI = 0);}
	  #    Cycle 3591  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(8) (No expect value) before TCK Leading-Edge; Shift-in Bit(8) (TDI = 1);}
	  #    Cycle 3592  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(9) (No expect value) before TCK Leading-Edge; Shift-in Bit(9) (TDI = 0);}
	  #    Cycle 3593  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(10) (No expect value) before TCK Leading-Edge; Shift-in Bit(10) (TDI = 0);}
	  #    Cycle 3594  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(11) (No expect value) before TCK Leading-Edge; Shift-in Bit(11) (TDI = 0);}
	  #    Cycle 3595  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(12) (No expect value) before TCK Leading-Edge; Shift-in Bit(12) (TDI = 0);}
	  #    Cycle 3596  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(13) (No expect value) before TCK Leading-Edge; Shift-in Bit(13) (TDI = 0);}
	  #    Cycle 3597  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(14) (No expect value) before TCK Leading-Edge; Shift-in Bit(14) (TDI = 0);}
	  #    Cycle 3598  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(15) (No expect value) before TCK Leading-Edge; Shift-in Bit(15) (TDI = 0);}
	  #    Cycle 3599  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(16) (No expect value) before TCK Leading-Edge; Shift-in Bit(16) (TDI = 0);}
	  #    Cycle 3600  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(17) (No expect value) before TCK Leading-Edge; Shift-in Bit(17) (TDI = 0);}
	  #    Cycle 3601  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(18) (No expect value) before TCK Leading-Edge; Shift-in Bit(18) (TDI = 0);}
	  #    Cycle 3602  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(19) (No expect value) before TCK Leading-Edge; Shift-in Bit(19) (TDI = 0);}
	  #    Cycle 3603  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(20) (No expect value) before TCK Leading-Edge; Shift-in Bit(20) (TDI = 0);}
	  #    Cycle 3604  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(21) (No expect value) before TCK Leading-Edge; Shift-in Bit(21) (TDI = 0);}
	  #    Cycle 3605  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(22) (No expect value) before TCK Leading-Edge; Shift-in Bit(22) (TDI = 0);}
	  #    Cycle 3606  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(23) (No expect value) before TCK Leading-Edge; Shift-in Bit(23) (TDI = 0);}
	  #    Cycle 3607  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(24) (No expect value) before TCK Leading-Edge; Shift-in Bit(24) (TDI = 0);}
	  #    Cycle 3608  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(25) (No expect value) before TCK Leading-Edge; Shift-in Bit(25) (TDI = 0);}
	  #    Cycle 3609  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(26) (No expect value) before TCK Leading-Edge; Shift-in Bit(26) (TDI = 0);}
	  #    Cycle 3610  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(27) (No expect value) before TCK Leading-Edge; Shift-in Bit(27) (TDI = 0);}
	  #    Cycle 3611  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(28) (No expect value) before TCK Leading-Edge; Shift-in Bit(28) (TDI = 0);}
	  #    Cycle 3612  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(29) (No expect value) before TCK Leading-Edge; Shift-in Bit(29) (TDI = 0);}
	  #    Cycle 3613  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(30) (No expect value) before TCK Leading-Edge; Shift-in Bit(30) (TDI = 0);}
	  #    Cycle 3614  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(31) (No expect value) before TCK Leading-Edge; Shift-in Bit(31) (TDI = 0);}
	  #    Cycle 3615  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(32) (No expect value) before TCK Leading-Edge; Shift-in Bit(32) (TDI = 0);}
	  #    Cycle 3616  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(33) (No expect value) before TCK Leading-Edge; Shift-in Bit(33) (TDI = 0);}
	  #    Cycle 3617  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(34) (No expect value) before TCK Leading-Edge; Shift-in Bit(34) (TDI = 0);}
	  #    Cycle 3618  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(35) (No expect value) before TCK Leading-Edge; Shift-in Bit(35) (TDI = 0);}
	  #    Cycle 3619  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(36) (No expect value) before TCK Leading-Edge; Shift-in Bit(36) (TDI = 0);}
	  #    Cycle 3620  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(37) (No expect value) before TCK Leading-Edge; Shift-in Bit(37) (TDI = 0);}
	  #    Cycle 3621  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(38) (No expect value) before TCK Leading-Edge; Shift-in Bit(38) (TDI = 0);}
	  #    Cycle 3622  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(39) (No expect value) before TCK Leading-Edge; Shift-in Bit(39) (TDI = 0);}
	  #    Cycle 3623  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(40) (No expect value) before TCK Leading-Edge; Shift-in Bit(40) (TDI = 0);}
	  #    Cycle 3624  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(41) (No expect value) before TCK Leading-Edge; Shift-in Bit(41) (TDI = 0);}
	  #    Cycle 3625  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(42) (No expect value) before TCK Leading-Edge; Shift-in Bit(42) (TDI = 0);}
	  #    Cycle 3626  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(43) (No expect value) before TCK Leading-Edge; Shift-in Bit(43) (TDI = 0);}
	  #    Cycle 3627  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(44) (No expect value) before TCK Leading-Edge; Shift-in Bit(44) (TDI = 0);}
	  #    Cycle 3628  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(45) (No expect value) before TCK Leading-Edge; Shift-in Bit(45) (TDI = 0);}
	  #    Cycle 3629  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(46) (No expect value) before TCK Leading-Edge; Shift-in Bit(46) (TDI = 0);}
	  #    Cycle 3630  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(47) (No expect value) before TCK Leading-Edge; Shift-in Bit(47) (TDI = 0);}
	  #    Cycle 3631  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(48) (No expect value) before TCK Leading-Edge; Shift-in Bit(48) (TDI = 0);}
	  #    Cycle 3632  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(49) (No expect value) before TCK Leading-Edge; Shift-in Bit(49) (TDI = 0);}
	  #    Cycle 3633  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(50) (No expect value) before TCK Leading-Edge; Shift-in Bit(50) (TDI = 0);}
	  #    Cycle 3634  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(51) (No expect value) before TCK Leading-Edge; Shift-in Bit(51) (TDI = 0);}
	  #    Cycle 3635  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(52) (No expect value) before TCK Leading-Edge; Shift-in Bit(52) (TDI = 0);}
	  #    Cycle 3636  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(53) (No expect value) before TCK Leading-Edge; Shift-in Bit(53) (TDI = 0);}
	  #    Cycle 3637  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(54) (No expect value) before TCK Leading-Edge; Shift-in Bit(54) (TDI = 0);}
	  #    Cycle 3638  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(55) (No expect value) before TCK Leading-Edge; Shift-in Bit(55) (TDI = 0);}
	  #    Cycle 3639  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(56) (No expect value) before TCK Leading-Edge; Shift-in Bit(56) (TDI = 0);}
	  #    Cycle 3640  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(57) (No expect value) before TCK Leading-Edge; Shift-in Bit(57) (TDI = 0);}
	  #    Cycle 3641  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(58) (No expect value) before TCK Leading-Edge; Shift-in Bit(58) (TDI = 0);}
	  #    Cycle 3642  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(59) (No expect value) before TCK Leading-Edge; Shift-in Bit(59) (TDI = 0);}
	  #    Cycle 3643  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(60) (No expect value) before TCK Leading-Edge; Shift-in Bit(60) (TDI = 0);}
	  #    Cycle 3644  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(61) (No expect value) before TCK Leading-Edge; Shift-in Bit(61) (TDI = 0);}
	  #    Cycle 3645  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(62) (No expect value) before TCK Leading-Edge; Shift-in Bit(62) (TDI = 0);}
	  #    Cycle 3646  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(63) (No expect value) before TCK Leading-Edge; Shift-in Bit(63) (TDI = 0);}
	  #    Cycle 3647  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(64) (No expect value) before TCK Leading-Edge; Shift-in Bit(64) (TDI = 0);}
	  #    Cycle 3648  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(65) (No expect value) before TCK Leading-Edge; Shift-in Bit(65) (TDI = 0);}
	  #    Cycle 3649  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(66) (No expect value) before TCK Leading-Edge; Shift-in Bit(66) (TDI = 0);}
	  #    Cycle 3650  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(67) (No expect value) before TCK Leading-Edge; Shift-in Bit(67) (TDI = 0);}
	  #    Cycle 3651  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(68) (No expect value) before TCK Leading-Edge; Shift-in Bit(68) (TDI = 0);}
	  #    Cycle 3652  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(69) (No expect value) before TCK Leading-Edge; Shift-in Bit(69) (TDI = 0);}
	  #    Cycle 3653  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(70) (No expect value) before TCK Leading-Edge; Shift-in Bit(70) (TDI = 0);}
	  #    Cycle 3654  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(71) (No expect value) before TCK Leading-Edge; Shift-in Bit(71) (TDI = 0);}
	  #    Cycle 3655  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(72) (No expect value) before TCK Leading-Edge; Shift-in Bit(72) (TDI = 0);}
	  #    Cycle 3656  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(73) (No expect value) before TCK Leading-Edge; Shift-in Bit(73) (TDI = 0);}
	  #    Cycle 3657  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(74) (No expect value) before TCK Leading-Edge; Shift-in Bit(74) (TDI = 0);}
	  #    Cycle 3658  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(75) (No expect value) before TCK Leading-Edge; Shift-in Bit(75) (TDI = 0);}
	  #    Cycle 3659  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(76) (No expect value) before TCK Leading-Edge; Shift-in Bit(76) (TDI = 0);}
	  #    Cycle 3660  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(77) (No expect value) before TCK Leading-Edge; Shift-in Bit(77) (TDI = 0);}
	  #    Cycle 3661  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(78) (No expect value) before TCK Leading-Edge; Shift-in Bit(78) (TDI = 0);}
	  #    Cycle 3662  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(79) (No expect value) before TCK Leading-Edge; Shift-in Bit(79) (TDI = 0);}
	  #    Cycle 3663  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(80) (No expect value) before TCK Leading-Edge; Shift-in Bit(80) (TDI = 0);}
	  #    Cycle 3664  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(81) (No expect value) before TCK Leading-Edge; Shift-in Bit(81) (TDI = 0);}
	  #    Cycle 3665  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(82) (No expect value) before TCK Leading-Edge; Shift-in Bit(82) (TDI = 0);}
	  #    Cycle 3666  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(83) (No expect value) before TCK Leading-Edge; Shift-in Bit(83) (TDI = 0);}
	  #    Cycle 3667  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(84) (No expect value) before TCK Leading-Edge; Shift-in Bit(84) (TDI = 0);}
	  #    Cycle 3668  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(85) (No expect value) before TCK Leading-Edge; Shift-in Bit(85) (TDI = 0);}
	  #    Cycle 3669  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(86) (No expect value) before TCK Leading-Edge; Shift-in Bit(86) (TDI = 0);}
	  #    Cycle 3670  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(87) (No expect value) before TCK Leading-Edge; Shift-in Bit(87) (TDI = 0);}
	  #    Cycle 3671  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(88) (No expect value) before TCK Leading-Edge; Shift-in Bit(88) (TDI = 0);}
	  #    Cycle 3672  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(89) (No expect value) before TCK Leading-Edge; Shift-in Bit(89) (TDI = 0);}
	  #    Cycle 3673  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(90) (No expect value) before TCK Leading-Edge; Shift-in Bit(90) (TDI = 0);}
	  #    Cycle 3674  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(91) (No expect value) before TCK Leading-Edge; Shift-in Bit(91) (TDI = 0);}
	  #    Cycle 3675  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(92) (No expect value) before TCK Leading-Edge; Shift-in Bit(92) (TDI = 0);}
	  #    Cycle 3676  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(93) (No expect value) before TCK Leading-Edge; Shift-in Bit(93) (TDI = 0);}
	  #    Cycle 3677  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(94) (No expect value) before TCK Leading-Edge; Shift-in Bit(94) (TDI = 0);}
	  #    Cycle 3678  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(95) (No expect value) before TCK Leading-Edge; Shift-in Bit(95) (TDI = 0);}
	  #    Cycle 3679  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(96) (No expect value) before TCK Leading-Edge; Shift-in Bit(96) (TDI = 0);}
	  #    Cycle 3680  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(97) (No expect value) before TCK Leading-Edge; Shift-in Bit(97) (TDI = 0);}
	  #    Cycle 3681  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(98) (No expect value) before TCK Leading-Edge; Shift-in Bit(98) (TDI = 0);}
	  #    Cycle 3682  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(99) (No expect value) before TCK Leading-Edge; Shift-in Bit(99) (TDI = 0);}
	  #    Cycle 3683  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(100) (No expect value) before TCK Leading-Edge; Shift-in Bit(100) (TDI = 0);}
	  #    Cycle 3684  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(101) (No expect value) before TCK Leading-Edge; Shift-in Bit(101) (TDI = 0);}
	  #    Cycle 3685  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(102) (No expect value) before TCK Leading-Edge; Shift-in Bit(102) (TDI = 0);}
	  #    Cycle 3686  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(103) (No expect value) before TCK Leading-Edge; Shift-in Bit(103) (TDI = 0);}
	  #    Cycle 3687  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(104) (No expect value) before TCK Leading-Edge; Shift-in Bit(104) (TDI = 0);}
	  #    Cycle 3688  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(105) (No expect value) before TCK Leading-Edge; Shift-in Bit(105) (TDI = 0);}
	  #    Cycle 3689  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(106) (No expect value) before TCK Leading-Edge; Shift-in Bit(106) (TDI = 0);}
	  #    Cycle 3690  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(107) (No expect value) before TCK Leading-Edge; Shift-in Bit(107) (TDI = 0);}
	  #    Cycle 3691  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(108) (No expect value) before TCK Leading-Edge; Shift-in Bit(108) (TDI = 0);}
	  #    Cycle 3692  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(109) (No expect value) before TCK Leading-Edge; Shift-in Bit(109) (TDI = 0);}
	  #    Cycle 3693  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(110) (No expect value) before TCK Leading-Edge; Shift-in Bit(110) (TDI = 0);}
	  #    Cycle 3694  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(111) (No expect value) before TCK Leading-Edge; Shift-in Bit(111) (TDI = 0);}
	  #    Cycle 3695  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(112) (No expect value) before TCK Leading-Edge; Shift-in Bit(112) (TDI = 0);}
	  #    Cycle 3696  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(113) (No expect value) before TCK Leading-Edge; Shift-in Bit(113) (TDI = 0);}
	  #    Cycle 3697  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(114) (No expect value) before TCK Leading-Edge; Shift-in Bit(114) (TDI = 0);}
	  #    Cycle 3698  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(115) (No expect value) before TCK Leading-Edge; Shift-in Bit(115) (TDI = 0);}
	  #    Cycle 3699  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(116) (No expect value) before TCK Leading-Edge; Shift-in Bit(116) (TDI = 0);}
	  #    Cycle 3700  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(117) (No expect value) before TCK Leading-Edge; Shift-in Bit(117) (TDI = 0);}
	  #    Cycle 3701  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(118) (No expect value) before TCK Leading-Edge; Shift-in Bit(118) (TDI = 0);}
	  #    Cycle 3702  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(119) (No expect value) before TCK Leading-Edge; Shift-in Bit(119) (TDI = 0);}
	  #    Cycle 3703  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(120) (No expect value) before TCK Leading-Edge; Shift-in Bit(120) (TDI = 0);}
	  #    Cycle 3704  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(121) (No expect value) before TCK Leading-Edge; Shift-in Bit(121) (TDI = 0);}
	  #    Cycle 3705  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(122) (No expect value) before TCK Leading-Edge; Shift-in Bit(122) (TDI = 0);}
	  #    Cycle 3706  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(123) (No expect value) before TCK Leading-Edge; Shift-in Bit(123) (TDI = 0);}
	  #    Cycle 3707  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(124) (No expect value) before TCK Leading-Edge; Shift-in Bit(124) (TDI = 0);}
	  #    Cycle 3708  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(125) (No expect value) before TCK Leading-Edge; Shift-in Bit(125) (TDI = 0);}
	  #    Cycle 3709  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(126) (No expect value) before TCK Leading-Edge; Shift-in Bit(126) (TDI = 0);}
	  #    Cycle 3710  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(127) (No expect value) before TCK Leading-Edge; Shift-in Bit(127) (TDI = 0);}
	  #    Cycle 3711  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(128) (No expect value) before TCK Leading-Edge; Shift-in Bit(128) (TDI = 0);}
	  #    Cycle 3712  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(129) (No expect value) before TCK Leading-Edge; Shift-in Bit(129) (TDI = 0);}
	  #    Cycle 3713  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(130) (No expect value) before TCK Leading-Edge; Shift-in Bit(130) (TDI = 0);}
	  #    Cycle 3714  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(131) (No expect value) before TCK Leading-Edge; Shift-in Bit(131) (TDI = 0);}
	  #    Cycle 3715  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(132) (No expect value) before TCK Leading-Edge; Shift-in Bit(132) (TDI = 0);}
	  #    Cycle 3716  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(133) (No expect value) before TCK Leading-Edge; Shift-in Bit(133) (TDI = 0);}
	  #    Cycle 3717  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(134) (No expect value) before TCK Leading-Edge; Shift-in Bit(134) (TDI = 0);}
	  #    Cycle 3718  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(135) (No expect value) before TCK Leading-Edge; Shift-in Bit(135) (TDI = 0);}
	  #    Cycle 3719  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(136) (No expect value) before TCK Leading-Edge; Shift-in Bit(136) (TDI = 0);}
	  #    Cycle 3720  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(137) (No expect value) before TCK Leading-Edge; Shift-in Bit(137) (TDI = 0);}
	  #    Cycle 3721  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(138) (No expect value) before TCK Leading-Edge; Shift-in Bit(138) (TDI = 0);}
	  #    Cycle 3722  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(139) (No expect value) before TCK Leading-Edge; Shift-in Bit(139) (TDI = 1);}
	  #    Cycle 3723  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(140) (No expect value) before TCK Leading-Edge; Shift-in Bit(140) (TDI = 0);}
	  #    Cycle 3724  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(141) (No expect value) before TCK Leading-Edge; Shift-in Bit(141) (TDI = 0);}
	  #    Cycle 3725  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(142) (No expect value) before TCK Leading-Edge; Shift-in Bit(142) (TDI = 0);}
	  #    Cycle 3726  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(143) (No expect value) before TCK Leading-Edge; Shift-in Bit(143) (TDI = 0);}
	  #    Cycle 3727  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(144) (No expect value) before TCK Leading-Edge; Shift-in Bit(144) (TDI = 0);}
	  #    Cycle 3728  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(145) (No expect value) before TCK Leading-Edge; Shift-in Bit(145) (TDI = 0);}
	  #    Cycle 3729  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(146) (No expect value) before TCK Leading-Edge; Shift-in Bit(146) (TDI = 0);}
	  #    Cycle 3730  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(147) (No expect value) before TCK Leading-Edge; Shift-in Bit(147) (TDI = 0);}
	  #    Cycle 3731  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(148) (No expect value) before TCK Leading-Edge; Shift-in Bit(148) (TDI = 0);}
	  #    Cycle 3732  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(149) (No expect value) before TCK Leading-Edge; Shift-in Bit(149) (TDI = 0);}
	  #    Cycle 3733  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(150) (No expect value) before TCK Leading-Edge; Shift-in Bit(150) (TDI = 0);}
	  #    Cycle 3734  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(151) (No expect value) before TCK Leading-Edge; Shift-in Bit(151) (TDI = 0);}
	  #    Cycle 3735  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(152) (No expect value) before TCK Leading-Edge; Shift-in Bit(152) (TDI = 0);}
	  #    Cycle 3736  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(153) (No expect value) before TCK Leading-Edge; Shift-in Bit(153) (TDI = 0);}
	  #    Cycle 3737  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(154) (No expect value) before TCK Leading-Edge; Shift-in Bit(154) (TDI = 0);}
	  #    Cycle 3738  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(155) (No expect value) before TCK Leading-Edge; Shift-in Bit(155) (TDI = 0);}
	  #    Cycle 3739  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(156) (No expect value) before TCK Leading-Edge; Shift-in Bit(156) (TDI = 0);}
	  #    Cycle 3740  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(157) (No expect value) before TCK Leading-Edge; Shift-in Bit(157) (TDI = 0);}
	  #    Cycle 3741  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(158) (No expect value) before TCK Leading-Edge; Shift-in Bit(158) (TDI = 0);}
	  #    Cycle 3742  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(159) (No expect value) before TCK Leading-Edge; Shift-in Bit(159) (TDI = 0);}
	  #    Cycle 3743  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(160) (No expect value) before TCK Leading-Edge; Shift-in Bit(160) (TDI = 0);}
	  #    Cycle 3744  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(161) (No expect value) before TCK Leading-Edge; Shift-in Bit(161) (TDI = 0);}
	  #    Cycle 3745  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Last-Tdo-Bit(162) (No expect value) before TCK Leading-Edge; Shift-in Last Dr Bit (TDI = 0) & Enter Exit 1-Dr}
	  #    Cycle 3746  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Update Dr}
	  #    Cycle 3747  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Idle}
	  #    Cycle 3748  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{"select crm chain IR 17'h15508"}
{Next Cycle Enter Select-Dr}
	  #    Cycle 3749  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Select-Ir}
	  #    Cycle 3750  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Capture-Ir}
	  #    Cycle 3751  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Shift-Ir}
	  #    Cycle 3752  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out First-Tdo-Bit(0) (No expect value) before TCK Leading-Edge ,total is <X X X X X X X X X X X X X X X X X>; Shift-in First Bit (TDI = 0) of Ir <1 0 1 0 1 0 1 0 1 0 0 0 0 1 0 0 0>;}
	  #    Cycle 3753  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(1) (No expect value) before TCK Leading-Edge; Shift-in Bit(1) (TDI = 0);}
	  #    Cycle 3754  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(2) (No expect value) before TCK Leading-Edge; Shift-in Bit(2) (TDI = 0);}
	  #    Cycle 3755  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(3) (No expect value) before TCK Leading-Edge; Shift-in Bit(3) (TDI = 1);}
	  #    Cycle 3756  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(4) (No expect value) before TCK Leading-Edge; Shift-in Bit(4) (TDI = 0);}
	  #    Cycle 3757  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(5) (No expect value) before TCK Leading-Edge; Shift-in Bit(5) (TDI = 0);}
	  #    Cycle 3758  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(6) (No expect value) before TCK Leading-Edge; Shift-in Bit(6) (TDI = 0);}
	  #    Cycle 3759  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(7) (No expect value) before TCK Leading-Edge; Shift-in Bit(7) (TDI = 0);}
	  #    Cycle 3760  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(8) (No expect value) before TCK Leading-Edge; Shift-in Bit(8) (TDI = 1);}
	  #    Cycle 3761  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(9) (No expect value) before TCK Leading-Edge; Shift-in Bit(9) (TDI = 0);}
	  #    Cycle 3762  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(10) (No expect value) before TCK Leading-Edge; Shift-in Bit(10) (TDI = 1);}
	  #    Cycle 3763  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(11) (No expect value) before TCK Leading-Edge; Shift-in Bit(11) (TDI = 0);}
	  #    Cycle 3764  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(12) (No expect value) before TCK Leading-Edge; Shift-in Bit(12) (TDI = 1);}
	  #    Cycle 3765  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(13) (No expect value) before TCK Leading-Edge; Shift-in Bit(13) (TDI = 0);}
	  #    Cycle 3766  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(14) (No expect value) before TCK Leading-Edge; Shift-in Bit(14) (TDI = 1);}
	  #    Cycle 3767  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(15) (No expect value) before TCK Leading-Edge; Shift-in Bit(15) (TDI = 0);}
	  #    Cycle 3768  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Last-Tdo-Bit(16) (No expect value) before TCK Leading-Edge; Shift-in Last Ir Bit (TDI = 1) & Enter Exit 1-Ir}
	  #    Cycle 3769  Begin:
	vector (+,chip_test) :=[1 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Update Ir}
	  #    Cycle 3770  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Idle}
	  #    Cycle 3771  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Select-Dr}
	  #    Cycle 3772  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Capture-Dr}
	  #    Cycle 3773  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Shift-Dr}
	  #    Cycle 3774  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out First-Tdo-Bit(0) (No expect value) before TCK Leading-Edge ,total is <X X X X X X X X X X X X X X X X X X X X X X X X X X X X X>; Shift-in First Bit (TDI = 1) of Dr <0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 1 1 1 1>;}
	  #    Cycle 3775  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(1) (No expect value) before TCK Leading-Edge; Shift-in Bit(1) (TDI = 1);}
	  #    Cycle 3776  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(2) (No expect value) before TCK Leading-Edge; Shift-in Bit(2) (TDI = 1);}
	  #    Cycle 3777  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(3) (No expect value) before TCK Leading-Edge; Shift-in Bit(3) (TDI = 1);}
	  #    Cycle 3778  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(4) (No expect value) before TCK Leading-Edge; Shift-in Bit(4) (TDI = 1);}
	  #    Cycle 3779  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(5) (No expect value) before TCK Leading-Edge; Shift-in Bit(5) (TDI = 1);}
	  #    Cycle 3780  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(6) (No expect value) before TCK Leading-Edge; Shift-in Bit(6) (TDI = 0);}
	  #    Cycle 3781  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(7) (No expect value) before TCK Leading-Edge; Shift-in Bit(7) (TDI = 0);}
	  #    Cycle 3782  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(8) (No expect value) before TCK Leading-Edge; Shift-in Bit(8) (TDI = 0);}
	  #    Cycle 3783  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(9) (No expect value) before TCK Leading-Edge; Shift-in Bit(9) (TDI = 1);}
	  #    Cycle 3784  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(10) (No expect value) before TCK Leading-Edge; Shift-in Bit(10) (TDI = 1);}
	  #    Cycle 3785  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(11) (No expect value) before TCK Leading-Edge; Shift-in Bit(11) (TDI = 0);}
	  #    Cycle 3786  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(12) (No expect value) before TCK Leading-Edge; Shift-in Bit(12) (TDI = 0);}
	  #    Cycle 3787  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(13) (No expect value) before TCK Leading-Edge; Shift-in Bit(13) (TDI = 0);}
	  #    Cycle 3788  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(14) (No expect value) before TCK Leading-Edge; Shift-in Bit(14) (TDI = 1);}
	  #    Cycle 3789  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(15) (No expect value) before TCK Leading-Edge; Shift-in Bit(15) (TDI = 1);}
	  #    Cycle 3790  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(16) (No expect value) before TCK Leading-Edge; Shift-in Bit(16) (TDI = 0);}
	  #    Cycle 3791  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(17) (No expect value) before TCK Leading-Edge; Shift-in Bit(17) (TDI = 0);}
	  #    Cycle 3792  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(18) (No expect value) before TCK Leading-Edge; Shift-in Bit(18) (TDI = 0);}
	  #    Cycle 3793  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(19) (No expect value) before TCK Leading-Edge; Shift-in Bit(19) (TDI = 1);}
	  #    Cycle 3794  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(20) (No expect value) before TCK Leading-Edge; Shift-in Bit(20) (TDI = 1);}
	  #    Cycle 3795  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(21) (No expect value) before TCK Leading-Edge; Shift-in Bit(21) (TDI = 0);}
	  #    Cycle 3796  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(22) (No expect value) before TCK Leading-Edge; Shift-in Bit(22) (TDI = 0);}
	  #    Cycle 3797  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(23) (No expect value) before TCK Leading-Edge; Shift-in Bit(23) (TDI = 0);}
	  #    Cycle 3798  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(24) (No expect value) before TCK Leading-Edge; Shift-in Bit(24) (TDI = 1);}
	  #    Cycle 3799  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(25) (No expect value) before TCK Leading-Edge; Shift-in Bit(25) (TDI = 1);}
	  #    Cycle 3800  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(26) (No expect value) before TCK Leading-Edge; Shift-in Bit(26) (TDI = 0);}
	  #    Cycle 3801  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(27) (No expect value) before TCK Leading-Edge; Shift-in Bit(27) (TDI = 0);}
	  #    Cycle 3802  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Last-Tdo-Bit(28) (No expect value) before TCK Leading-Edge; Shift-in Last Dr Bit (TDI = 0) & Enter Exit 1-Dr}
	  #    Cycle 3803  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Update Dr}
	  #    Cycle 3804  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Idle}
	  #    Cycle 3805  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 3806  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 3807  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 3808  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 3809  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 3810  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{"pll1 obs clk 1MHz begin"}
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 3811 - 4810 Operate Loop Idle:
    repeat 1000 	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Exit Loop Idle.}
{"pll1 obs clk 1MHz end"}
{"select crm chain IR 17'h15508"}
{Next Cycle Enter Select-Dr}
	  #    Cycle 4811  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Select-Ir}
	  #    Cycle 4812  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Capture-Ir}
	  #    Cycle 4813  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Shift-Ir}
	  #    Cycle 4814  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out First-Tdo-Bit(0) (No expect value) before TCK Leading-Edge ,total is <X X X X X X X X X X X X X X X X X>; Shift-in First Bit (TDI = 0) of Ir <1 0 1 0 1 0 1 0 1 0 0 0 0 1 0 0 0>;}
	  #    Cycle 4815  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(1) (No expect value) before TCK Leading-Edge; Shift-in Bit(1) (TDI = 0);}
	  #    Cycle 4816  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(2) (No expect value) before TCK Leading-Edge; Shift-in Bit(2) (TDI = 0);}
	  #    Cycle 4817  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(3) (No expect value) before TCK Leading-Edge; Shift-in Bit(3) (TDI = 1);}
	  #    Cycle 4818  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(4) (No expect value) before TCK Leading-Edge; Shift-in Bit(4) (TDI = 0);}
	  #    Cycle 4819  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(5) (No expect value) before TCK Leading-Edge; Shift-in Bit(5) (TDI = 0);}
	  #    Cycle 4820  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(6) (No expect value) before TCK Leading-Edge; Shift-in Bit(6) (TDI = 0);}
	  #    Cycle 4821  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(7) (No expect value) before TCK Leading-Edge; Shift-in Bit(7) (TDI = 0);}
	  #    Cycle 4822  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(8) (No expect value) before TCK Leading-Edge; Shift-in Bit(8) (TDI = 1);}
	  #    Cycle 4823  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(9) (No expect value) before TCK Leading-Edge; Shift-in Bit(9) (TDI = 0);}
	  #    Cycle 4824  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(10) (No expect value) before TCK Leading-Edge; Shift-in Bit(10) (TDI = 1);}
	  #    Cycle 4825  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(11) (No expect value) before TCK Leading-Edge; Shift-in Bit(11) (TDI = 0);}
	  #    Cycle 4826  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(12) (No expect value) before TCK Leading-Edge; Shift-in Bit(12) (TDI = 1);}
	  #    Cycle 4827  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(13) (No expect value) before TCK Leading-Edge; Shift-in Bit(13) (TDI = 0);}
	  #    Cycle 4828  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(14) (No expect value) before TCK Leading-Edge; Shift-in Bit(14) (TDI = 1);}
	  #    Cycle 4829  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(15) (No expect value) before TCK Leading-Edge; Shift-in Bit(15) (TDI = 0);}
	  #    Cycle 4830  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Last-Tdo-Bit(16) (No expect value) before TCK Leading-Edge; Shift-in Last Ir Bit (TDI = 1) & Enter Exit 1-Ir}
	  #    Cycle 4831  Begin:
	vector (+,chip_test) :=[1 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Update Ir}
	  #    Cycle 4832  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Idle}
	  #    Cycle 4833  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Select-Dr}
	  #    Cycle 4834  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Capture-Dr}
	  #    Cycle 4835  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Shift-Dr}
	  #    Cycle 4836  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out First-Tdo-Bit(0) (No expect value) before TCK Leading-Edge ,total is <X X X X X X X X X X X X X X X X X X X X X X X X X X X X X>; Shift-in First Bit (TDI = 1) of Dr <0 0 1 0 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 1 1 1 1>;}
	  #    Cycle 4837  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(1) (No expect value) before TCK Leading-Edge; Shift-in Bit(1) (TDI = 1);}
	  #    Cycle 4838  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(2) (No expect value) before TCK Leading-Edge; Shift-in Bit(2) (TDI = 1);}
	  #    Cycle 4839  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(3) (No expect value) before TCK Leading-Edge; Shift-in Bit(3) (TDI = 1);}
	  #    Cycle 4840  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(4) (No expect value) before TCK Leading-Edge; Shift-in Bit(4) (TDI = 1);}
	  #    Cycle 4841  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(5) (No expect value) before TCK Leading-Edge; Shift-in Bit(5) (TDI = 1);}
	  #    Cycle 4842  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(6) (No expect value) before TCK Leading-Edge; Shift-in Bit(6) (TDI = 0);}
	  #    Cycle 4843  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(7) (No expect value) before TCK Leading-Edge; Shift-in Bit(7) (TDI = 0);}
	  #    Cycle 4844  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(8) (No expect value) before TCK Leading-Edge; Shift-in Bit(8) (TDI = 0);}
	  #    Cycle 4845  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(9) (No expect value) before TCK Leading-Edge; Shift-in Bit(9) (TDI = 1);}
	  #    Cycle 4846  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(10) (No expect value) before TCK Leading-Edge; Shift-in Bit(10) (TDI = 1);}
	  #    Cycle 4847  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(11) (No expect value) before TCK Leading-Edge; Shift-in Bit(11) (TDI = 0);}
	  #    Cycle 4848  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(12) (No expect value) before TCK Leading-Edge; Shift-in Bit(12) (TDI = 0);}
	  #    Cycle 4849  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(13) (No expect value) before TCK Leading-Edge; Shift-in Bit(13) (TDI = 0);}
	  #    Cycle 4850  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(14) (No expect value) before TCK Leading-Edge; Shift-in Bit(14) (TDI = 1);}
	  #    Cycle 4851  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(15) (No expect value) before TCK Leading-Edge; Shift-in Bit(15) (TDI = 1);}
	  #    Cycle 4852  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(16) (No expect value) before TCK Leading-Edge; Shift-in Bit(16) (TDI = 0);}
	  #    Cycle 4853  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(17) (No expect value) before TCK Leading-Edge; Shift-in Bit(17) (TDI = 0);}
	  #    Cycle 4854  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(18) (No expect value) before TCK Leading-Edge; Shift-in Bit(18) (TDI = 0);}
	  #    Cycle 4855  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(19) (No expect value) before TCK Leading-Edge; Shift-in Bit(19) (TDI = 1);}
	  #    Cycle 4856  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(20) (No expect value) before TCK Leading-Edge; Shift-in Bit(20) (TDI = 1);}
	  #    Cycle 4857  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(21) (No expect value) before TCK Leading-Edge; Shift-in Bit(21) (TDI = 0);}
	  #    Cycle 4858  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(22) (No expect value) before TCK Leading-Edge; Shift-in Bit(22) (TDI = 0);}
	  #    Cycle 4859  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(23) (No expect value) before TCK Leading-Edge; Shift-in Bit(23) (TDI = 0);}
	  #    Cycle 4860  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(24) (No expect value) before TCK Leading-Edge; Shift-in Bit(24) (TDI = 1);}
	  #    Cycle 4861  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(25) (No expect value) before TCK Leading-Edge; Shift-in Bit(25) (TDI = 0);}
	  #    Cycle 4862  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(26) (No expect value) before TCK Leading-Edge; Shift-in Bit(26) (TDI = 1);}
	  #    Cycle 4863  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(27) (No expect value) before TCK Leading-Edge; Shift-in Bit(27) (TDI = 0);}
	  #    Cycle 4864  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Last-Tdo-Bit(28) (No expect value) before TCK Leading-Edge; Shift-in Last Dr Bit (TDI = 0) & Enter Exit 1-Dr}
	  #    Cycle 4865  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Update Dr}
	  #    Cycle 4866  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Idle}
	  #    Cycle 4867  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 4868  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 4869  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 4870  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 4871  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 4872  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{"pll2 obs clk 1MHz begin"}
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 4873 - 5872 Operate Loop Idle:
    repeat 1000 	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Exit Loop Idle.}
{"pll2 obs clk 1MHz end"}
{"select crm chain IR 17'h15508"}
{Next Cycle Enter Select-Dr}
	  #    Cycle 5873  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Select-Ir}
	  #    Cycle 5874  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Capture-Ir}
	  #    Cycle 5875  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Shift-Ir}
	  #    Cycle 5876  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out First-Tdo-Bit(0) (No expect value) before TCK Leading-Edge ,total is <X X X X X X X X X X X X X X X X X>; Shift-in First Bit (TDI = 0) of Ir <1 0 1 0 1 0 1 0 1 0 0 0 0 1 0 0 0>;}
	  #    Cycle 5877  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(1) (No expect value) before TCK Leading-Edge; Shift-in Bit(1) (TDI = 0);}
	  #    Cycle 5878  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(2) (No expect value) before TCK Leading-Edge; Shift-in Bit(2) (TDI = 0);}
	  #    Cycle 5879  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(3) (No expect value) before TCK Leading-Edge; Shift-in Bit(3) (TDI = 1);}
	  #    Cycle 5880  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(4) (No expect value) before TCK Leading-Edge; Shift-in Bit(4) (TDI = 0);}
	  #    Cycle 5881  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(5) (No expect value) before TCK Leading-Edge; Shift-in Bit(5) (TDI = 0);}
	  #    Cycle 5882  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(6) (No expect value) before TCK Leading-Edge; Shift-in Bit(6) (TDI = 0);}
	  #    Cycle 5883  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(7) (No expect value) before TCK Leading-Edge; Shift-in Bit(7) (TDI = 0);}
	  #    Cycle 5884  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(8) (No expect value) before TCK Leading-Edge; Shift-in Bit(8) (TDI = 1);}
	  #    Cycle 5885  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(9) (No expect value) before TCK Leading-Edge; Shift-in Bit(9) (TDI = 0);}
	  #    Cycle 5886  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(10) (No expect value) before TCK Leading-Edge; Shift-in Bit(10) (TDI = 1);}
	  #    Cycle 5887  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(11) (No expect value) before TCK Leading-Edge; Shift-in Bit(11) (TDI = 0);}
	  #    Cycle 5888  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(12) (No expect value) before TCK Leading-Edge; Shift-in Bit(12) (TDI = 1);}
	  #    Cycle 5889  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(13) (No expect value) before TCK Leading-Edge; Shift-in Bit(13) (TDI = 0);}
	  #    Cycle 5890  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(14) (No expect value) before TCK Leading-Edge; Shift-in Bit(14) (TDI = 1);}
	  #    Cycle 5891  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(15) (No expect value) before TCK Leading-Edge; Shift-in Bit(15) (TDI = 0);}
	  #    Cycle 5892  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Last-Tdo-Bit(16) (No expect value) before TCK Leading-Edge; Shift-in Last Ir Bit (TDI = 1) & Enter Exit 1-Ir}
	  #    Cycle 5893  Begin:
	vector (+,chip_test) :=[1 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Update Ir}
	  #    Cycle 5894  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Idle}
	  #    Cycle 5895  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Select-Dr}
	  #    Cycle 5896  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Capture-Dr}
	  #    Cycle 5897  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Shift-Dr}
	  #    Cycle 5898  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out First-Tdo-Bit(0) (No expect value) before TCK Leading-Edge ,total is <X X X X X X X X X X X X X X X X X X X X X X X X X X X X X>; Shift-in First Bit (TDI = 1) of Dr <0 0 1 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 1 1 1 1>;}
	  #    Cycle 5899  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(1) (No expect value) before TCK Leading-Edge; Shift-in Bit(1) (TDI = 1);}
	  #    Cycle 5900  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(2) (No expect value) before TCK Leading-Edge; Shift-in Bit(2) (TDI = 1);}
	  #    Cycle 5901  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(3) (No expect value) before TCK Leading-Edge; Shift-in Bit(3) (TDI = 1);}
	  #    Cycle 5902  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(4) (No expect value) before TCK Leading-Edge; Shift-in Bit(4) (TDI = 1);}
	  #    Cycle 5903  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(5) (No expect value) before TCK Leading-Edge; Shift-in Bit(5) (TDI = 1);}
	  #    Cycle 5904  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(6) (No expect value) before TCK Leading-Edge; Shift-in Bit(6) (TDI = 0);}
	  #    Cycle 5905  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(7) (No expect value) before TCK Leading-Edge; Shift-in Bit(7) (TDI = 0);}
	  #    Cycle 5906  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(8) (No expect value) before TCK Leading-Edge; Shift-in Bit(8) (TDI = 0);}
	  #    Cycle 5907  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(9) (No expect value) before TCK Leading-Edge; Shift-in Bit(9) (TDI = 1);}
	  #    Cycle 5908  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(10) (No expect value) before TCK Leading-Edge; Shift-in Bit(10) (TDI = 1);}
	  #    Cycle 5909  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(11) (No expect value) before TCK Leading-Edge; Shift-in Bit(11) (TDI = 0);}
	  #    Cycle 5910  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(12) (No expect value) before TCK Leading-Edge; Shift-in Bit(12) (TDI = 0);}
	  #    Cycle 5911  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(13) (No expect value) before TCK Leading-Edge; Shift-in Bit(13) (TDI = 0);}
	  #    Cycle 5912  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(14) (No expect value) before TCK Leading-Edge; Shift-in Bit(14) (TDI = 1);}
	  #    Cycle 5913  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(15) (No expect value) before TCK Leading-Edge; Shift-in Bit(15) (TDI = 1);}
	  #    Cycle 5914  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(16) (No expect value) before TCK Leading-Edge; Shift-in Bit(16) (TDI = 0);}
	  #    Cycle 5915  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(17) (No expect value) before TCK Leading-Edge; Shift-in Bit(17) (TDI = 0);}
	  #    Cycle 5916  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(18) (No expect value) before TCK Leading-Edge; Shift-in Bit(18) (TDI = 0);}
	  #    Cycle 5917  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(19) (No expect value) before TCK Leading-Edge; Shift-in Bit(19) (TDI = 1);}
	  #    Cycle 5918  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(20) (No expect value) before TCK Leading-Edge; Shift-in Bit(20) (TDI = 1);}
	  #    Cycle 5919  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(21) (No expect value) before TCK Leading-Edge; Shift-in Bit(21) (TDI = 0);}
	  #    Cycle 5920  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(22) (No expect value) before TCK Leading-Edge; Shift-in Bit(22) (TDI = 0);}
	  #    Cycle 5921  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(23) (No expect value) before TCK Leading-Edge; Shift-in Bit(23) (TDI = 0);}
	  #    Cycle 5922  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(24) (No expect value) before TCK Leading-Edge; Shift-in Bit(24) (TDI = 1);}
	  #    Cycle 5923  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(25) (No expect value) before TCK Leading-Edge; Shift-in Bit(25) (TDI = 1);}
	  #    Cycle 5924  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(26) (No expect value) before TCK Leading-Edge; Shift-in Bit(26) (TDI = 1);}
	  #    Cycle 5925  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(27) (No expect value) before TCK Leading-Edge; Shift-in Bit(27) (TDI = 0);}
	  #    Cycle 5926  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Last-Tdo-Bit(28) (No expect value) before TCK Leading-Edge; Shift-in Last Dr Bit (TDI = 0) & Enter Exit 1-Dr}
	  #    Cycle 5927  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Update Dr}
	  #    Cycle 5928  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Idle}
	  #    Cycle 5929  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 5930  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 5931  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 5932  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 5933  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 5934  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{"pll3 obs clk 1MHz begin"}
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 5935 - 6934 Operate Loop Idle:
    repeat 1000 	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Exit Loop Idle.}
{"pll3 obs clk 1MHz end"}
{"select crm chain IR 17'h15508"}
{Next Cycle Enter Select-Dr}
	  #    Cycle 6935  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Select-Ir}
	  #    Cycle 6936  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Capture-Ir}
	  #    Cycle 6937  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Shift-Ir}
	  #    Cycle 6938  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out First-Tdo-Bit(0) (No expect value) before TCK Leading-Edge ,total is <X X X X X X X X X X X X X X X X X>; Shift-in First Bit (TDI = 0) of Ir <1 0 1 0 1 0 1 0 1 0 0 0 0 1 0 0 0>;}
	  #    Cycle 6939  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(1) (No expect value) before TCK Leading-Edge; Shift-in Bit(1) (TDI = 0);}
	  #    Cycle 6940  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(2) (No expect value) before TCK Leading-Edge; Shift-in Bit(2) (TDI = 0);}
	  #    Cycle 6941  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(3) (No expect value) before TCK Leading-Edge; Shift-in Bit(3) (TDI = 1);}
	  #    Cycle 6942  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(4) (No expect value) before TCK Leading-Edge; Shift-in Bit(4) (TDI = 0);}
	  #    Cycle 6943  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(5) (No expect value) before TCK Leading-Edge; Shift-in Bit(5) (TDI = 0);}
	  #    Cycle 6944  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(6) (No expect value) before TCK Leading-Edge; Shift-in Bit(6) (TDI = 0);}
	  #    Cycle 6945  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(7) (No expect value) before TCK Leading-Edge; Shift-in Bit(7) (TDI = 0);}
	  #    Cycle 6946  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(8) (No expect value) before TCK Leading-Edge; Shift-in Bit(8) (TDI = 1);}
	  #    Cycle 6947  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(9) (No expect value) before TCK Leading-Edge; Shift-in Bit(9) (TDI = 0);}
	  #    Cycle 6948  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(10) (No expect value) before TCK Leading-Edge; Shift-in Bit(10) (TDI = 1);}
	  #    Cycle 6949  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(11) (No expect value) before TCK Leading-Edge; Shift-in Bit(11) (TDI = 0);}
	  #    Cycle 6950  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(12) (No expect value) before TCK Leading-Edge; Shift-in Bit(12) (TDI = 1);}
	  #    Cycle 6951  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(13) (No expect value) before TCK Leading-Edge; Shift-in Bit(13) (TDI = 0);}
	  #    Cycle 6952  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(14) (No expect value) before TCK Leading-Edge; Shift-in Bit(14) (TDI = 1);}
	  #    Cycle 6953  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(15) (No expect value) before TCK Leading-Edge; Shift-in Bit(15) (TDI = 0);}
	  #    Cycle 6954  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Last-Tdo-Bit(16) (No expect value) before TCK Leading-Edge; Shift-in Last Ir Bit (TDI = 1) & Enter Exit 1-Ir}
	  #    Cycle 6955  Begin:
	vector (+,chip_test) :=[1 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Update Ir}
	  #    Cycle 6956  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Idle}
	  #    Cycle 6957  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Select-Dr}
	  #    Cycle 6958  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Capture-Dr}
	  #    Cycle 6959  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Shift-Dr}
	  #    Cycle 6960  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out First-Tdo-Bit(0) (No expect value) before TCK Leading-Edge ,total is <X X X X X X X X X X X X X X X X X X X X X X X X X X X X X>; Shift-in First Bit (TDI = 1) of Dr <0 1 0 0 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 1 1 1 1>;}
	  #    Cycle 6961  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(1) (No expect value) before TCK Leading-Edge; Shift-in Bit(1) (TDI = 1);}
	  #    Cycle 6962  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(2) (No expect value) before TCK Leading-Edge; Shift-in Bit(2) (TDI = 1);}
	  #    Cycle 6963  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(3) (No expect value) before TCK Leading-Edge; Shift-in Bit(3) (TDI = 1);}
	  #    Cycle 6964  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(4) (No expect value) before TCK Leading-Edge; Shift-in Bit(4) (TDI = 1);}
	  #    Cycle 6965  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(5) (No expect value) before TCK Leading-Edge; Shift-in Bit(5) (TDI = 1);}
	  #    Cycle 6966  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(6) (No expect value) before TCK Leading-Edge; Shift-in Bit(6) (TDI = 0);}
	  #    Cycle 6967  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(7) (No expect value) before TCK Leading-Edge; Shift-in Bit(7) (TDI = 0);}
	  #    Cycle 6968  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(8) (No expect value) before TCK Leading-Edge; Shift-in Bit(8) (TDI = 0);}
	  #    Cycle 6969  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(9) (No expect value) before TCK Leading-Edge; Shift-in Bit(9) (TDI = 1);}
	  #    Cycle 6970  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(10) (No expect value) before TCK Leading-Edge; Shift-in Bit(10) (TDI = 1);}
	  #    Cycle 6971  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(11) (No expect value) before TCK Leading-Edge; Shift-in Bit(11) (TDI = 0);}
	  #    Cycle 6972  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(12) (No expect value) before TCK Leading-Edge; Shift-in Bit(12) (TDI = 0);}
	  #    Cycle 6973  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(13) (No expect value) before TCK Leading-Edge; Shift-in Bit(13) (TDI = 0);}
	  #    Cycle 6974  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(14) (No expect value) before TCK Leading-Edge; Shift-in Bit(14) (TDI = 1);}
	  #    Cycle 6975  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(15) (No expect value) before TCK Leading-Edge; Shift-in Bit(15) (TDI = 1);}
	  #    Cycle 6976  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(16) (No expect value) before TCK Leading-Edge; Shift-in Bit(16) (TDI = 0);}
	  #    Cycle 6977  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(17) (No expect value) before TCK Leading-Edge; Shift-in Bit(17) (TDI = 0);}
	  #    Cycle 6978  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(18) (No expect value) before TCK Leading-Edge; Shift-in Bit(18) (TDI = 0);}
	  #    Cycle 6979  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(19) (No expect value) before TCK Leading-Edge; Shift-in Bit(19) (TDI = 1);}
	  #    Cycle 6980  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(20) (No expect value) before TCK Leading-Edge; Shift-in Bit(20) (TDI = 1);}
	  #    Cycle 6981  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(21) (No expect value) before TCK Leading-Edge; Shift-in Bit(21) (TDI = 0);}
	  #    Cycle 6982  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(22) (No expect value) before TCK Leading-Edge; Shift-in Bit(22) (TDI = 0);}
	  #    Cycle 6983  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(23) (No expect value) before TCK Leading-Edge; Shift-in Bit(23) (TDI = 0);}
	  #    Cycle 6984  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(24) (No expect value) before TCK Leading-Edge; Shift-in Bit(24) (TDI = 1);}
	  #    Cycle 6985  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(25) (No expect value) before TCK Leading-Edge; Shift-in Bit(25) (TDI = 0);}
	  #    Cycle 6986  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(26) (No expect value) before TCK Leading-Edge; Shift-in Bit(26) (TDI = 0);}
	  #    Cycle 6987  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(27) (No expect value) before TCK Leading-Edge; Shift-in Bit(27) (TDI = 1);}
	  #    Cycle 6988  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Last-Tdo-Bit(28) (No expect value) before TCK Leading-Edge; Shift-in Last Dr Bit (TDI = 0) & Enter Exit 1-Dr}
	  #    Cycle 6989  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Update Dr}
	  #    Cycle 6990  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Idle}
	  #    Cycle 6991  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 6992  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 6993  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 6994  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 6995  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 6996  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{"pll4 obs clk 1MHz begin"}
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 6997 - 7996 Operate Loop Idle:
    repeat 1000 	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Exit Loop Idle.}
{"pll4 obs clk 1MHz end"}
{"select crm chain IR 17'h15508"}
{Next Cycle Enter Select-Dr}
	  #    Cycle 7997  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Select-Ir}
	  #    Cycle 7998  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Capture-Ir}
	  #    Cycle 7999  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Shift-Ir}
	  #    Cycle 8000  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out First-Tdo-Bit(0) (No expect value) before TCK Leading-Edge ,total is <X X X X X X X X X X X X X X X X X>; Shift-in First Bit (TDI = 0) of Ir <1 0 1 0 1 0 1 0 1 0 0 0 0 1 0 0 0>;}
	  #    Cycle 8001  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(1) (No expect value) before TCK Leading-Edge; Shift-in Bit(1) (TDI = 0);}
	  #    Cycle 8002  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(2) (No expect value) before TCK Leading-Edge; Shift-in Bit(2) (TDI = 0);}
	  #    Cycle 8003  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(3) (No expect value) before TCK Leading-Edge; Shift-in Bit(3) (TDI = 1);}
	  #    Cycle 8004  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(4) (No expect value) before TCK Leading-Edge; Shift-in Bit(4) (TDI = 0);}
	  #    Cycle 8005  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(5) (No expect value) before TCK Leading-Edge; Shift-in Bit(5) (TDI = 0);}
	  #    Cycle 8006  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(6) (No expect value) before TCK Leading-Edge; Shift-in Bit(6) (TDI = 0);}
	  #    Cycle 8007  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(7) (No expect value) before TCK Leading-Edge; Shift-in Bit(7) (TDI = 0);}
	  #    Cycle 8008  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(8) (No expect value) before TCK Leading-Edge; Shift-in Bit(8) (TDI = 1);}
	  #    Cycle 8009  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(9) (No expect value) before TCK Leading-Edge; Shift-in Bit(9) (TDI = 0);}
	  #    Cycle 8010  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(10) (No expect value) before TCK Leading-Edge; Shift-in Bit(10) (TDI = 1);}
	  #    Cycle 8011  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(11) (No expect value) before TCK Leading-Edge; Shift-in Bit(11) (TDI = 0);}
	  #    Cycle 8012  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(12) (No expect value) before TCK Leading-Edge; Shift-in Bit(12) (TDI = 1);}
	  #    Cycle 8013  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(13) (No expect value) before TCK Leading-Edge; Shift-in Bit(13) (TDI = 0);}
	  #    Cycle 8014  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(14) (No expect value) before TCK Leading-Edge; Shift-in Bit(14) (TDI = 1);}
	  #    Cycle 8015  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(15) (No expect value) before TCK Leading-Edge; Shift-in Bit(15) (TDI = 0);}
	  #    Cycle 8016  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Last-Tdo-Bit(16) (No expect value) before TCK Leading-Edge; Shift-in Last Ir Bit (TDI = 1) & Enter Exit 1-Ir}
	  #    Cycle 8017  Begin:
	vector (+,chip_test) :=[1 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Update Ir}
	  #    Cycle 8018  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Idle}
	  #    Cycle 8019  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Select-Dr}
	  #    Cycle 8020  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Capture-Dr}
	  #    Cycle 8021  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Shift-Dr}
	  #    Cycle 8022  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out First-Tdo-Bit(0) (No expect value) before TCK Leading-Edge ,total is <X X X X X X X X X X X X X X X X X X X X X X X X X X X X X>; Shift-in First Bit (TDI = 1) of Dr <0 1 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 1 1 1 1>;}
	  #    Cycle 8023  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(1) (No expect value) before TCK Leading-Edge; Shift-in Bit(1) (TDI = 1);}
	  #    Cycle 8024  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(2) (No expect value) before TCK Leading-Edge; Shift-in Bit(2) (TDI = 1);}
	  #    Cycle 8025  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(3) (No expect value) before TCK Leading-Edge; Shift-in Bit(3) (TDI = 1);}
	  #    Cycle 8026  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(4) (No expect value) before TCK Leading-Edge; Shift-in Bit(4) (TDI = 1);}
	  #    Cycle 8027  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(5) (No expect value) before TCK Leading-Edge; Shift-in Bit(5) (TDI = 1);}
	  #    Cycle 8028  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(6) (No expect value) before TCK Leading-Edge; Shift-in Bit(6) (TDI = 0);}
	  #    Cycle 8029  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(7) (No expect value) before TCK Leading-Edge; Shift-in Bit(7) (TDI = 0);}
	  #    Cycle 8030  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(8) (No expect value) before TCK Leading-Edge; Shift-in Bit(8) (TDI = 0);}
	  #    Cycle 8031  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(9) (No expect value) before TCK Leading-Edge; Shift-in Bit(9) (TDI = 1);}
	  #    Cycle 8032  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(10) (No expect value) before TCK Leading-Edge; Shift-in Bit(10) (TDI = 1);}
	  #    Cycle 8033  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(11) (No expect value) before TCK Leading-Edge; Shift-in Bit(11) (TDI = 0);}
	  #    Cycle 8034  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(12) (No expect value) before TCK Leading-Edge; Shift-in Bit(12) (TDI = 0);}
	  #    Cycle 8035  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(13) (No expect value) before TCK Leading-Edge; Shift-in Bit(13) (TDI = 0);}
	  #    Cycle 8036  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(14) (No expect value) before TCK Leading-Edge; Shift-in Bit(14) (TDI = 1);}
	  #    Cycle 8037  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(15) (No expect value) before TCK Leading-Edge; Shift-in Bit(15) (TDI = 1);}
	  #    Cycle 8038  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(16) (No expect value) before TCK Leading-Edge; Shift-in Bit(16) (TDI = 0);}
	  #    Cycle 8039  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(17) (No expect value) before TCK Leading-Edge; Shift-in Bit(17) (TDI = 0);}
	  #    Cycle 8040  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(18) (No expect value) before TCK Leading-Edge; Shift-in Bit(18) (TDI = 0);}
	  #    Cycle 8041  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(19) (No expect value) before TCK Leading-Edge; Shift-in Bit(19) (TDI = 1);}
	  #    Cycle 8042  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(20) (No expect value) before TCK Leading-Edge; Shift-in Bit(20) (TDI = 1);}
	  #    Cycle 8043  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(21) (No expect value) before TCK Leading-Edge; Shift-in Bit(21) (TDI = 0);}
	  #    Cycle 8044  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(22) (No expect value) before TCK Leading-Edge; Shift-in Bit(22) (TDI = 0);}
	  #    Cycle 8045  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(23) (No expect value) before TCK Leading-Edge; Shift-in Bit(23) (TDI = 0);}
	  #    Cycle 8046  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(24) (No expect value) before TCK Leading-Edge; Shift-in Bit(24) (TDI = 1);}
	  #    Cycle 8047  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(25) (No expect value) before TCK Leading-Edge; Shift-in Bit(25) (TDI = 1);}
	  #    Cycle 8048  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(26) (No expect value) before TCK Leading-Edge; Shift-in Bit(26) (TDI = 0);}
	  #    Cycle 8049  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(27) (No expect value) before TCK Leading-Edge; Shift-in Bit(27) (TDI = 1);}
	  #    Cycle 8050  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Last-Tdo-Bit(28) (No expect value) before TCK Leading-Edge; Shift-in Last Dr Bit (TDI = 0) & Enter Exit 1-Dr}
	  #    Cycle 8051  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Update Dr}
	  #    Cycle 8052  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Idle}
	  #    Cycle 8053  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 8054  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 8055  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 8056  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 8057  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 8058  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{"pll5 obs clk 1MHz begin"}
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 8059 - 9058 Operate Loop Idle:
    repeat 1000 	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Exit Loop Idle.}
{"pll5 obs clk 1MHz end"}
{"select crm chain IR 17'h15508"}
{Next Cycle Enter Select-Dr}
	  #    Cycle 9059  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Select-Ir}
	  #    Cycle 9060  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Capture-Ir}
	  #    Cycle 9061  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Shift-Ir}
	  #    Cycle 9062  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out First-Tdo-Bit(0) (No expect value) before TCK Leading-Edge ,total is <X X X X X X X X X X X X X X X X X>; Shift-in First Bit (TDI = 0) of Ir <1 0 1 0 1 0 1 0 1 0 0 0 0 1 0 0 0>;}
	  #    Cycle 9063  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(1) (No expect value) before TCK Leading-Edge; Shift-in Bit(1) (TDI = 0);}
	  #    Cycle 9064  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(2) (No expect value) before TCK Leading-Edge; Shift-in Bit(2) (TDI = 0);}
	  #    Cycle 9065  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(3) (No expect value) before TCK Leading-Edge; Shift-in Bit(3) (TDI = 1);}
	  #    Cycle 9066  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(4) (No expect value) before TCK Leading-Edge; Shift-in Bit(4) (TDI = 0);}
	  #    Cycle 9067  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(5) (No expect value) before TCK Leading-Edge; Shift-in Bit(5) (TDI = 0);}
	  #    Cycle 9068  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(6) (No expect value) before TCK Leading-Edge; Shift-in Bit(6) (TDI = 0);}
	  #    Cycle 9069  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(7) (No expect value) before TCK Leading-Edge; Shift-in Bit(7) (TDI = 0);}
	  #    Cycle 9070  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(8) (No expect value) before TCK Leading-Edge; Shift-in Bit(8) (TDI = 1);}
	  #    Cycle 9071  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(9) (No expect value) before TCK Leading-Edge; Shift-in Bit(9) (TDI = 0);}
	  #    Cycle 9072  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(10) (No expect value) before TCK Leading-Edge; Shift-in Bit(10) (TDI = 1);}
	  #    Cycle 9073  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(11) (No expect value) before TCK Leading-Edge; Shift-in Bit(11) (TDI = 0);}
	  #    Cycle 9074  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(12) (No expect value) before TCK Leading-Edge; Shift-in Bit(12) (TDI = 1);}
	  #    Cycle 9075  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(13) (No expect value) before TCK Leading-Edge; Shift-in Bit(13) (TDI = 0);}
	  #    Cycle 9076  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(14) (No expect value) before TCK Leading-Edge; Shift-in Bit(14) (TDI = 1);}
	  #    Cycle 9077  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(15) (No expect value) before TCK Leading-Edge; Shift-in Bit(15) (TDI = 0);}
	  #    Cycle 9078  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Last-Tdo-Bit(16) (No expect value) before TCK Leading-Edge; Shift-in Last Ir Bit (TDI = 1) & Enter Exit 1-Ir}
	  #    Cycle 9079  Begin:
	vector (+,chip_test) :=[1 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Update Ir}
	  #    Cycle 9080  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Idle}
	  #    Cycle 9081  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Select-Dr}
	  #    Cycle 9082  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Capture-Dr}
	  #    Cycle 9083  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Shift-Dr}
	  #    Cycle 9084  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out First-Tdo-Bit(0) (No expect value) before TCK Leading-Edge ,total is <X X X X X X X X X X X X X X X X X X X X X X X X X X X X X>; Shift-in First Bit (TDI = 1) of Dr <0 1 1 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 1 1 1 1>;}
	  #    Cycle 9085  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(1) (No expect value) before TCK Leading-Edge; Shift-in Bit(1) (TDI = 1);}
	  #    Cycle 9086  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(2) (No expect value) before TCK Leading-Edge; Shift-in Bit(2) (TDI = 1);}
	  #    Cycle 9087  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(3) (No expect value) before TCK Leading-Edge; Shift-in Bit(3) (TDI = 1);}
	  #    Cycle 9088  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(4) (No expect value) before TCK Leading-Edge; Shift-in Bit(4) (TDI = 1);}
	  #    Cycle 9089  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(5) (No expect value) before TCK Leading-Edge; Shift-in Bit(5) (TDI = 1);}
	  #    Cycle 9090  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(6) (No expect value) before TCK Leading-Edge; Shift-in Bit(6) (TDI = 0);}
	  #    Cycle 9091  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(7) (No expect value) before TCK Leading-Edge; Shift-in Bit(7) (TDI = 0);}
	  #    Cycle 9092  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(8) (No expect value) before TCK Leading-Edge; Shift-in Bit(8) (TDI = 0);}
	  #    Cycle 9093  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(9) (No expect value) before TCK Leading-Edge; Shift-in Bit(9) (TDI = 1);}
	  #    Cycle 9094  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(10) (No expect value) before TCK Leading-Edge; Shift-in Bit(10) (TDI = 1);}
	  #    Cycle 9095  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(11) (No expect value) before TCK Leading-Edge; Shift-in Bit(11) (TDI = 0);}
	  #    Cycle 9096  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(12) (No expect value) before TCK Leading-Edge; Shift-in Bit(12) (TDI = 0);}
	  #    Cycle 9097  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(13) (No expect value) before TCK Leading-Edge; Shift-in Bit(13) (TDI = 0);}
	  #    Cycle 9098  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(14) (No expect value) before TCK Leading-Edge; Shift-in Bit(14) (TDI = 1);}
	  #    Cycle 9099  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(15) (No expect value) before TCK Leading-Edge; Shift-in Bit(15) (TDI = 1);}
	  #    Cycle 9100  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(16) (No expect value) before TCK Leading-Edge; Shift-in Bit(16) (TDI = 0);}
	  #    Cycle 9101  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(17) (No expect value) before TCK Leading-Edge; Shift-in Bit(17) (TDI = 0);}
	  #    Cycle 9102  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(18) (No expect value) before TCK Leading-Edge; Shift-in Bit(18) (TDI = 0);}
	  #    Cycle 9103  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(19) (No expect value) before TCK Leading-Edge; Shift-in Bit(19) (TDI = 1);}
	  #    Cycle 9104  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(20) (No expect value) before TCK Leading-Edge; Shift-in Bit(20) (TDI = 1);}
	  #    Cycle 9105  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(21) (No expect value) before TCK Leading-Edge; Shift-in Bit(21) (TDI = 0);}
	  #    Cycle 9106  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(22) (No expect value) before TCK Leading-Edge; Shift-in Bit(22) (TDI = 0);}
	  #    Cycle 9107  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(23) (No expect value) before TCK Leading-Edge; Shift-in Bit(23) (TDI = 0);}
	  #    Cycle 9108  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(24) (No expect value) before TCK Leading-Edge; Shift-in Bit(24) (TDI = 1);}
	  #    Cycle 9109  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(25) (No expect value) before TCK Leading-Edge; Shift-in Bit(25) (TDI = 1);}
	  #    Cycle 9110  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(26) (No expect value) before TCK Leading-Edge; Shift-in Bit(26) (TDI = 1);}
	  #    Cycle 9111  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(27) (No expect value) before TCK Leading-Edge; Shift-in Bit(27) (TDI = 1);}
	  #    Cycle 9112  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Last-Tdo-Bit(28) (No expect value) before TCK Leading-Edge; Shift-in Last Dr Bit (TDI = 0) & Enter Exit 1-Dr}
	  #    Cycle 9113  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Update Dr}
	  #    Cycle 9114  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Idle}
	  #    Cycle 9115  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 9116  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 9117  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 9118  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 9119  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 9120  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{"pll7 obs clk 1MHz begin"}
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 9121 - 10120 Operate Loop Idle:
    repeat 1000 	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Exit Loop Idle.}
{"pll7 obs clk 1MHz end"}
{"select crm chain IR 17'h15508"}
{Next Cycle Enter Select-Dr}
	  #    Cycle 10121  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Select-Ir}
	  #    Cycle 10122  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Capture-Ir}
	  #    Cycle 10123  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Shift-Ir}
	  #    Cycle 10124  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out First-Tdo-Bit(0) (No expect value) before TCK Leading-Edge ,total is <X X X X X X X X X X X X X X X X X>; Shift-in First Bit (TDI = 0) of Ir <1 0 1 0 1 0 1 0 1 0 0 0 0 1 0 0 0>;}
	  #    Cycle 10125  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(1) (No expect value) before TCK Leading-Edge; Shift-in Bit(1) (TDI = 0);}
	  #    Cycle 10126  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(2) (No expect value) before TCK Leading-Edge; Shift-in Bit(2) (TDI = 0);}
	  #    Cycle 10127  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(3) (No expect value) before TCK Leading-Edge; Shift-in Bit(3) (TDI = 1);}
	  #    Cycle 10128  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(4) (No expect value) before TCK Leading-Edge; Shift-in Bit(4) (TDI = 0);}
	  #    Cycle 10129  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(5) (No expect value) before TCK Leading-Edge; Shift-in Bit(5) (TDI = 0);}
	  #    Cycle 10130  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(6) (No expect value) before TCK Leading-Edge; Shift-in Bit(6) (TDI = 0);}
	  #    Cycle 10131  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(7) (No expect value) before TCK Leading-Edge; Shift-in Bit(7) (TDI = 0);}
	  #    Cycle 10132  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(8) (No expect value) before TCK Leading-Edge; Shift-in Bit(8) (TDI = 1);}
	  #    Cycle 10133  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(9) (No expect value) before TCK Leading-Edge; Shift-in Bit(9) (TDI = 0);}
	  #    Cycle 10134  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(10) (No expect value) before TCK Leading-Edge; Shift-in Bit(10) (TDI = 1);}
	  #    Cycle 10135  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(11) (No expect value) before TCK Leading-Edge; Shift-in Bit(11) (TDI = 0);}
	  #    Cycle 10136  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(12) (No expect value) before TCK Leading-Edge; Shift-in Bit(12) (TDI = 1);}
	  #    Cycle 10137  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(13) (No expect value) before TCK Leading-Edge; Shift-in Bit(13) (TDI = 0);}
	  #    Cycle 10138  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(14) (No expect value) before TCK Leading-Edge; Shift-in Bit(14) (TDI = 1);}
	  #    Cycle 10139  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(15) (No expect value) before TCK Leading-Edge; Shift-in Bit(15) (TDI = 0);}
	  #    Cycle 10140  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Last-Tdo-Bit(16) (No expect value) before TCK Leading-Edge; Shift-in Last Ir Bit (TDI = 1) & Enter Exit 1-Ir}
	  #    Cycle 10141  Begin:
	vector (+,chip_test) :=[1 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Update Ir}
	  #    Cycle 10142  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Idle}
	  #    Cycle 10143  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Select-Dr}
	  #    Cycle 10144  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Capture-Dr}
	  #    Cycle 10145  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Shift-Dr}
	  #    Cycle 10146  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out First-Tdo-Bit(0) (No expect value) before TCK Leading-Edge ,total is <X X X X X X X X X X X X X X X X X X X X X X X X X X X X X>; Shift-in First Bit (TDI = 1) of Dr <1 0 0 0 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 1 1 1 1>;}
	  #    Cycle 10147  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(1) (No expect value) before TCK Leading-Edge; Shift-in Bit(1) (TDI = 1);}
	  #    Cycle 10148  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(2) (No expect value) before TCK Leading-Edge; Shift-in Bit(2) (TDI = 1);}
	  #    Cycle 10149  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(3) (No expect value) before TCK Leading-Edge; Shift-in Bit(3) (TDI = 1);}
	  #    Cycle 10150  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(4) (No expect value) before TCK Leading-Edge; Shift-in Bit(4) (TDI = 1);}
	  #    Cycle 10151  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(5) (No expect value) before TCK Leading-Edge; Shift-in Bit(5) (TDI = 1);}
	  #    Cycle 10152  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(6) (No expect value) before TCK Leading-Edge; Shift-in Bit(6) (TDI = 0);}
	  #    Cycle 10153  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(7) (No expect value) before TCK Leading-Edge; Shift-in Bit(7) (TDI = 0);}
	  #    Cycle 10154  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(8) (No expect value) before TCK Leading-Edge; Shift-in Bit(8) (TDI = 0);}
	  #    Cycle 10155  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(9) (No expect value) before TCK Leading-Edge; Shift-in Bit(9) (TDI = 1);}
	  #    Cycle 10156  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(10) (No expect value) before TCK Leading-Edge; Shift-in Bit(10) (TDI = 1);}
	  #    Cycle 10157  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(11) (No expect value) before TCK Leading-Edge; Shift-in Bit(11) (TDI = 0);}
	  #    Cycle 10158  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(12) (No expect value) before TCK Leading-Edge; Shift-in Bit(12) (TDI = 0);}
	  #    Cycle 10159  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(13) (No expect value) before TCK Leading-Edge; Shift-in Bit(13) (TDI = 0);}
	  #    Cycle 10160  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(14) (No expect value) before TCK Leading-Edge; Shift-in Bit(14) (TDI = 1);}
	  #    Cycle 10161  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(15) (No expect value) before TCK Leading-Edge; Shift-in Bit(15) (TDI = 1);}
	  #    Cycle 10162  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(16) (No expect value) before TCK Leading-Edge; Shift-in Bit(16) (TDI = 0);}
	  #    Cycle 10163  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(17) (No expect value) before TCK Leading-Edge; Shift-in Bit(17) (TDI = 0);}
	  #    Cycle 10164  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(18) (No expect value) before TCK Leading-Edge; Shift-in Bit(18) (TDI = 0);}
	  #    Cycle 10165  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(19) (No expect value) before TCK Leading-Edge; Shift-in Bit(19) (TDI = 1);}
	  #    Cycle 10166  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(20) (No expect value) before TCK Leading-Edge; Shift-in Bit(20) (TDI = 1);}
	  #    Cycle 10167  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(21) (No expect value) before TCK Leading-Edge; Shift-in Bit(21) (TDI = 0);}
	  #    Cycle 10168  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(22) (No expect value) before TCK Leading-Edge; Shift-in Bit(22) (TDI = 0);}
	  #    Cycle 10169  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(23) (No expect value) before TCK Leading-Edge; Shift-in Bit(23) (TDI = 0);}
	  #    Cycle 10170  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(24) (No expect value) before TCK Leading-Edge; Shift-in Bit(24) (TDI = 1);}
	  #    Cycle 10171  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(25) (No expect value) before TCK Leading-Edge; Shift-in Bit(25) (TDI = 0);}
	  #    Cycle 10172  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(26) (No expect value) before TCK Leading-Edge; Shift-in Bit(26) (TDI = 0);}
	  #    Cycle 10173  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(27) (No expect value) before TCK Leading-Edge; Shift-in Bit(27) (TDI = 0);}
	  #    Cycle 10174  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Last-Tdo-Bit(28) (No expect value) before TCK Leading-Edge; Shift-in Last Dr Bit (TDI = 1) & Enter Exit 1-Dr}
	  #    Cycle 10175  Begin:
	vector (+,chip_test) :=[1 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Update Dr}
	  #    Cycle 10176  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Idle}
	  #    Cycle 10177  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 10178  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 10179  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 10180  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 10181  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 10182  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{"pll8 obs clk 1.5625MHz begin"}
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 10183 - 11182 Operate Loop Idle:
    repeat 1000 	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Exit Loop Idle.}
{"pll8 obs clk 1.5625MHz end"}
{"select crm chain IR 17'h15508"}
{Next Cycle Enter Select-Dr}
	  #    Cycle 11183  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Select-Ir}
	  #    Cycle 11184  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Capture-Ir}
	  #    Cycle 11185  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Shift-Ir}
	  #    Cycle 11186  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out First-Tdo-Bit(0) (No expect value) before TCK Leading-Edge ,total is <X X X X X X X X X X X X X X X X X>; Shift-in First Bit (TDI = 0) of Ir <1 0 1 0 1 0 1 0 1 0 0 0 0 1 0 0 0>;}
	  #    Cycle 11187  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(1) (No expect value) before TCK Leading-Edge; Shift-in Bit(1) (TDI = 0);}
	  #    Cycle 11188  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(2) (No expect value) before TCK Leading-Edge; Shift-in Bit(2) (TDI = 0);}
	  #    Cycle 11189  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(3) (No expect value) before TCK Leading-Edge; Shift-in Bit(3) (TDI = 1);}
	  #    Cycle 11190  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(4) (No expect value) before TCK Leading-Edge; Shift-in Bit(4) (TDI = 0);}
	  #    Cycle 11191  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(5) (No expect value) before TCK Leading-Edge; Shift-in Bit(5) (TDI = 0);}
	  #    Cycle 11192  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(6) (No expect value) before TCK Leading-Edge; Shift-in Bit(6) (TDI = 0);}
	  #    Cycle 11193  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(7) (No expect value) before TCK Leading-Edge; Shift-in Bit(7) (TDI = 0);}
	  #    Cycle 11194  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(8) (No expect value) before TCK Leading-Edge; Shift-in Bit(8) (TDI = 1);}
	  #    Cycle 11195  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(9) (No expect value) before TCK Leading-Edge; Shift-in Bit(9) (TDI = 0);}
	  #    Cycle 11196  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(10) (No expect value) before TCK Leading-Edge; Shift-in Bit(10) (TDI = 1);}
	  #    Cycle 11197  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(11) (No expect value) before TCK Leading-Edge; Shift-in Bit(11) (TDI = 0);}
	  #    Cycle 11198  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(12) (No expect value) before TCK Leading-Edge; Shift-in Bit(12) (TDI = 1);}
	  #    Cycle 11199  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(13) (No expect value) before TCK Leading-Edge; Shift-in Bit(13) (TDI = 0);}
	  #    Cycle 11200  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(14) (No expect value) before TCK Leading-Edge; Shift-in Bit(14) (TDI = 1);}
	  #    Cycle 11201  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(15) (No expect value) before TCK Leading-Edge; Shift-in Bit(15) (TDI = 0);}
	  #    Cycle 11202  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Last-Tdo-Bit(16) (No expect value) before TCK Leading-Edge; Shift-in Last Ir Bit (TDI = 1) & Enter Exit 1-Ir}
	  #    Cycle 11203  Begin:
	vector (+,chip_test) :=[1 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Update Ir}
	  #    Cycle 11204  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Idle}
	  #    Cycle 11205  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Select-Dr}
	  #    Cycle 11206  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Capture-Dr}
	  #    Cycle 11207  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Shift-Dr}
	  #    Cycle 11208  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out First-Tdo-Bit(0) (No expect value) before TCK Leading-Edge ,total is <X X X X X X X X X X X X X X X X X X X X X X X X X X X X X>; Shift-in First Bit (TDI = 1) of Dr <1 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 1 1 1 1>;}
	  #    Cycle 11209  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(1) (No expect value) before TCK Leading-Edge; Shift-in Bit(1) (TDI = 1);}
	  #    Cycle 11210  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(2) (No expect value) before TCK Leading-Edge; Shift-in Bit(2) (TDI = 1);}
	  #    Cycle 11211  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(3) (No expect value) before TCK Leading-Edge; Shift-in Bit(3) (TDI = 1);}
	  #    Cycle 11212  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(4) (No expect value) before TCK Leading-Edge; Shift-in Bit(4) (TDI = 1);}
	  #    Cycle 11213  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(5) (No expect value) before TCK Leading-Edge; Shift-in Bit(5) (TDI = 1);}
	  #    Cycle 11214  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(6) (No expect value) before TCK Leading-Edge; Shift-in Bit(6) (TDI = 0);}
	  #    Cycle 11215  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(7) (No expect value) before TCK Leading-Edge; Shift-in Bit(7) (TDI = 0);}
	  #    Cycle 11216  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(8) (No expect value) before TCK Leading-Edge; Shift-in Bit(8) (TDI = 0);}
	  #    Cycle 11217  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(9) (No expect value) before TCK Leading-Edge; Shift-in Bit(9) (TDI = 1);}
	  #    Cycle 11218  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(10) (No expect value) before TCK Leading-Edge; Shift-in Bit(10) (TDI = 1);}
	  #    Cycle 11219  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(11) (No expect value) before TCK Leading-Edge; Shift-in Bit(11) (TDI = 0);}
	  #    Cycle 11220  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(12) (No expect value) before TCK Leading-Edge; Shift-in Bit(12) (TDI = 0);}
	  #    Cycle 11221  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(13) (No expect value) before TCK Leading-Edge; Shift-in Bit(13) (TDI = 0);}
	  #    Cycle 11222  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(14) (No expect value) before TCK Leading-Edge; Shift-in Bit(14) (TDI = 1);}
	  #    Cycle 11223  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(15) (No expect value) before TCK Leading-Edge; Shift-in Bit(15) (TDI = 1);}
	  #    Cycle 11224  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(16) (No expect value) before TCK Leading-Edge; Shift-in Bit(16) (TDI = 0);}
	  #    Cycle 11225  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(17) (No expect value) before TCK Leading-Edge; Shift-in Bit(17) (TDI = 0);}
	  #    Cycle 11226  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(18) (No expect value) before TCK Leading-Edge; Shift-in Bit(18) (TDI = 0);}
	  #    Cycle 11227  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(19) (No expect value) before TCK Leading-Edge; Shift-in Bit(19) (TDI = 1);}
	  #    Cycle 11228  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(20) (No expect value) before TCK Leading-Edge; Shift-in Bit(20) (TDI = 1);}
	  #    Cycle 11229  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(21) (No expect value) before TCK Leading-Edge; Shift-in Bit(21) (TDI = 0);}
	  #    Cycle 11230  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(22) (No expect value) before TCK Leading-Edge; Shift-in Bit(22) (TDI = 0);}
	  #    Cycle 11231  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(23) (No expect value) before TCK Leading-Edge; Shift-in Bit(23) (TDI = 0);}
	  #    Cycle 11232  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(24) (No expect value) before TCK Leading-Edge; Shift-in Bit(24) (TDI = 1);}
	  #    Cycle 11233  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(25) (No expect value) before TCK Leading-Edge; Shift-in Bit(25) (TDI = 1);}
	  #    Cycle 11234  Begin:
	vector (+,chip_test) :=[0 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(26) (No expect value) before TCK Leading-Edge; Shift-in Bit(26) (TDI = 0);}
	  #    Cycle 11235  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Tdo-Bit(27) (No expect value) before TCK Leading-Edge; Shift-in Bit(27) (TDI = 0);}
	  #    Cycle 11236  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Shift-out Last-Tdo-Bit(28) (No expect value) before TCK Leading-Edge; Shift-in Last Dr Bit (TDI = 1) & Enter Exit 1-Dr}
	  #    Cycle 11237  Begin:
	vector (+,chip_test) :=[1 1 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Update Dr}
	  #    Cycle 11238  Begin:
	vector (+,chip_test) :=[1 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Enter Idle}
	  #    Cycle 11239  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 11240  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 11241  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 11242  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 11243  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 11244  Begin:
	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{"pll9 obs clk 0.1MHz begin"}
{Next Cycle Begin Enter IDLE.}
	  #    Cycle 11245 - 12244 Operate Loop Idle:
    repeat 1000 	vector (+,chip_test) :=[0 0 1 X 1 0 0 0 1 1 1 1 1];
{Exit Loop Idle.}
{"pll9 obs clk 0.1MHz end"}

        end
end

