ISim log file
Running: /home/ucas/cpu_lab/lab_0_20161010/run_ise/led1/godson_system_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/ucas/cpu_lab/lab_0_20161010/run_ise/led1/godson_system_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
This is a Full version of ISim.
WARNING: File "/home/ucas/cpu_lab/lab_0_20161010/rtl_led/TOP/archlab_sopc_top.v" Line 203.  For instance archlab_sopc_top/ls132r/, width 6 of formal port int_n_i is not equal to width 1 of actual signal int_n_i.
WARNING:  For instance archlab_sopc_top/AA_axi_slave_mux/, width 1 of formal port s0_awready is not equal to width 32 of actual constant.
WARNING:  For instance archlab_sopc_top/AA_axi_slave_mux/, width 1 of formal port s0_wready is not equal to width 32 of actual constant.
WARNING:  For instance archlab_sopc_top/AA_axi_slave_mux/, width 8 of formal port s0_bid is not equal to width 32 of actual constant.
WARNING:  For instance archlab_sopc_top/AA_axi_slave_mux/, width 2 of formal port s0_bresp is not equal to width 32 of actual constant.
WARNING:  For instance archlab_sopc_top/AA_axi_slave_mux/, width 1 of formal port s0_bvalid is not equal to width 32 of actual constant.
WARNING:  For instance archlab_sopc_top/AA_axi_slave_mux/, width 1 of formal port s0_arready is not equal to width 32 of actual constant.
WARNING:  For instance archlab_sopc_top/AA_axi_slave_mux/, width 8 of formal port s0_rid is not equal to width 32 of actual constant.
WARNING:  For instance archlab_sopc_top/AA_axi_slave_mux/, width 2 of formal port s0_rresp is not equal to width 32 of actual constant.
WARNING:  For instance archlab_sopc_top/AA_axi_slave_mux/, width 1 of formal port s0_rlast is not equal to width 32 of actual constant.
WARNING:  For instance archlab_sopc_top/AA_axi_slave_mux/, width 1 of formal port s0_rvalid is not equal to width 32 of actual constant.
WARNING:  For instance archlab_sopc_top/AA_axi_slave_mux/, width 1 of formal port s2_awready is not equal to width 32 of actual constant.
WARNING:  For instance archlab_sopc_top/AA_axi_slave_mux/, width 1 of formal port s2_wready is not equal to width 32 of actual constant.
WARNING:  For instance archlab_sopc_top/AA_axi_slave_mux/, width 8 of formal port s2_bid is not equal to width 32 of actual constant.
WARNING:  For instance archlab_sopc_top/AA_axi_slave_mux/, width 2 of formal port s2_bresp is not equal to width 32 of actual constant.
WARNING:  For instance archlab_sopc_top/AA_axi_slave_mux/, width 1 of formal port s2_bvalid is not equal to width 32 of actual constant.
WARNING:  For instance archlab_sopc_top/AA_axi_slave_mux/, width 1 of formal port s2_arready is not equal to width 32 of actual constant.
WARNING:  For instance archlab_sopc_top/AA_axi_slave_mux/, width 8 of formal port s2_rid is not equal to width 32 of actual constant.
WARNING:  For instance archlab_sopc_top/AA_axi_slave_mux/, width 2 of formal port s2_rresp is not equal to width 32 of actual constant.
WARNING:  For instance archlab_sopc_top/AA_axi_slave_mux/, width 1 of formal port s2_rlast is not equal to width 32 of actual constant.
WARNING:  For instance archlab_sopc_top/AA_axi_slave_mux/, width 1 of formal port s2_rvalid is not equal to width 32 of actual constant.
WARNING:  For instance archlab_sopc_top/AA_axi_slave_mux/, width 1 of formal port s4_awready is not equal to width 32 of actual constant.
WARNING:  For instance archlab_sopc_top/AA_axi_slave_mux/, width 1 of formal port s4_wready is not equal to width 32 of actual constant.
WARNING:  For instance archlab_sopc_top/AA_axi_slave_mux/, width 8 of formal port s4_bid is not equal to width 32 of actual constant.
WARNING:  For instance archlab_sopc_top/AA_axi_slave_mux/, width 2 of formal port s4_bresp is not equal to width 32 of actual constant.
WARNING:  For instance archlab_sopc_top/AA_axi_slave_mux/, width 1 of formal port s4_bvalid is not equal to width 32 of actual constant.
WARNING:  For instance archlab_sopc_top/AA_axi_slave_mux/, width 1 of formal port s4_arready is not equal to width 32 of actual constant.
WARNING:  For instance archlab_sopc_top/AA_axi_slave_mux/, width 8 of formal port s4_rid is not equal to width 32 of actual constant.
WARNING:  For instance archlab_sopc_top/AA_axi_slave_mux/, width 2 of formal port s4_rresp is not equal to width 32 of actual constant.
WARNING:  For instance archlab_sopc_top/AA_axi_slave_mux/, width 1 of formal port s4_rlast is not equal to width 32 of actual constant.
WARNING:  For instance archlab_sopc_top/AA_axi_slave_mux/, width 1 of formal port s4_rvalid is not equal to width 32 of actual constant.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module godson_system.archlab_sopc_top.inst_ram.inst.\native_mem_module.blk_mem_gen_v6_1_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module godson_system.archlab_sopc_top.data_ram.inst.\native_mem_module.blk_mem_gen_v6_1_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
load Init_File ../flash.vlog, array[0..3]=00 60 80 40
Finished circuit initialization process.
# run all
Stopped at time : 2677807950 ps : File "/home/ucas/cpu_lab/lab_0_20161010/rtl_led/CPU/ls132r_decode_stage.v" Line 1527
