<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: framing_tb</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_framing_tb'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_framing_tb')">framing_tb</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod20.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod20.html#Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod20.html#Assert" >100.00</a></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/framing_tb.sv')">/home/aparlane/fiuba_thesis/hdl/components/iso_iec_14443A/verification/vcs/../../verification/tb/iso14443_3a/framing_tb.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod20.html#inst_tag_25"  onclick="showContent('inst_tag_25')">framing_tb</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod20.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod20.html#Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod20.html#Assert" >100.00</a></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_framing_tb'>
<hr>
<a name="inst_tag_25"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_25" >framing_tb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod20.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod20.html#Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod20.html#Assert" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.14</td>
<td class="s9 cl rt"> 92.51</td>
<td class="s8 cl rt"> 86.21</td>
<td class="s9 cl rt"> 93.43</td>
<td class="s7 cl rt"> 71.43</td>
<td class="s9 cl rt"> 97.30</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<span class=inst>none</span>
<br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod26.html#inst_tag_31" id="tag_urg_inst_31">clock_source_inst</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod19.html#inst_tag_24" id="tag_urg_inst_24">dut</a></td>
<td class="s9 cl rt"> 91.16</td>
<td class="s9 cl rt"> 96.14</td>
<td class="s8 cl rt"> 86.21</td>
<td class="s9 cl rt"> 95.87</td>
<td class="s7 cl rt"> 71.43</td>
<td class="s9 cl rt"> 97.30</td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2.html#inst_tag_2" id="tag_urg_inst_2">in_rx_iface</a></td>
<td class="s7 cl rt"> 79.86</td>
<td class="s6 cl rt"> 69.57</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod4.html#inst_tag_7" id="tag_urg_inst_7">in_tx_iface</a></td>
<td class="s9 cl rt"> 96.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2.html#inst_tag_3" id="tag_urg_inst_3">out_rx_iface_bits</a></td>
<td class="s7 cl rt"> 79.86</td>
<td class="s6 cl rt"> 69.57</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2.html#inst_tag_4" id="tag_urg_inst_4">out_rx_iface_bytes</a></td>
<td class="s8 cl rt"> 89.86</td>
<td class="s6 cl rt"> 69.57</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod4.html#inst_tag_8" id="tag_urg_inst_8">out_tx_iface</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_framing_tb'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod20.html" >framing_tb</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>107</td><td>107</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>138</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>143</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>179</td><td>30</td><td>30</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>270</td><td>16</td><td>16</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>315</td><td>58</td><td>58</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
137                         longint lastPauseRise;
138        1/1              always_ff @(posedge pause_n_synchronised) lastPauseRise &lt;= $time;
139                     
140                         logic last_rx_bit;
141                         always_ff @(posedge out_tx_iface.data_valid) begin: triggerBlock
142                             // tx has started
143        1/1                  automatic longint diff = $time - lastPauseRise;
144        1/1                  automatic longint expected = CLOCK_PERIOD_PS * (last_rx_bit ? FDT_LAST_BIT_1 : FDT_LAST_BIT_0);
145                             //$display(&quot;Tx started at %d ps, lastPauseRise %d ps, diff %d ps (%d ticks), expected %d ps (%d ticks)&quot;,
146                             //         $time, lastPauseRise, diff, int'(diff / CLOCK_PERIOD_PS), expected, int'(expected / CLOCK_PERIOD_PS));
147                     
148                             fdtTime: assert (diff == expected)
149                                 else $error(&quot;Tx started at %d ps, lastPauseRise %d ps, diff %d, expected %d&quot;,
150                                             $time, lastPauseRise, diff, expected);
151                         end
152                     
153                         // --------------------------------------------------------------
154                         // Tasks and functions
155                         // --------------------------------------------------------------
156                     
157                         typedef enum
158                         {
159                             RxErrorType_NONE,
160                             RxErrorType_FLIPPED_PARITY,
161                             RxErrorType_MISSING_LAST_PARITY,
162                             RxErrorType_INPUT_ERROR,
163                             RxErrorType_CORRUPT_DATA
164                         } RxErrorType;
165                     
166                         logic check_rx_crc_ok;
167                         logic expect_rx_crc_ok;
168                     
169                         task send_rx_frame (int num_bits, RxErrorType err = RxErrorType_NONE);
170                             automatic RxByteTransType       byte_trans;
171                             automatic RxSendTransType       send_trans;
172                             automatic RxRecvByteTransType   expected_bytes;
173                             automatic RxRecvBitTransType    expected_bits;
174                             automatic int                   timeout;
175                             automatic logic                 expect_frame_error;
176                     
177                             // We expect a frame error if err is anything other than none or corrupt_data
178                             // in the corrupt_data case we expect the rx_crc_ok to be 1'b0
179        1/1                  expect_frame_error = !((err == RxErrorType_NONE) ||
180                                                    (err == RxErrorType_CORRUPT_DATA));
181                     
182                             // generate the transaction as an RxByteTransaction
183        1/1                  byte_trans = RxByteTransType::new_random_transaction_bits(num_bits);
184                     
185                             // only check rx_crc_ok if we add the CRC to the data
186        1/1                  check_rx_crc_ok = 1'b0;
187                     
188                             // add the CRC if sending a whole number of bytes
189        1/1                  if ((num_bits % 8) == 0) begin
190        1/1                      byte_trans.append_crc;
191        1/1                      num_bits            += 16;                      // so we can use num_bits later
192        1/1                      check_rx_crc_ok     = !expect_frame_error;      // don't check if there going to be a frame error
193        1/1                      expect_rx_crc_ok    = err == RxErrorType_NONE;
194                             end
                        MISSING_ELSE
195                     
196                             // corrupt the data?
197        1/1                  if (err == RxErrorType_CORRUPT_DATA) begin
198        1/1                      automatic int idx               = $urandom_range(num_bits-1);
199        1/1                      byte_trans.data[idx/8][idx%8]   = !byte_trans.data[idx/8][idx%8];
200                             end
                        MISSING_ELSE
201                     
202                             // the out_rx_iface_bytes should receive the byte_trans
203        1/1                  expected_bytes  = new(byte_trans.data,
204                                                   byte_trans.bits_in_last_byte,
205                                                   expect_frame_error);
206                     
207                             // get the bit transaction that we're going to send, we'll add parity bits to this later
208        1/1                  send_trans      = new(byte_trans.convert_to_bit_queue);
209                     
210                             // the out_rx_iface_bits should receive the send_trans without the parity bits
211        1/1                  expected_bits   = new(send_trans.data,
212                                                   expect_frame_error);
213                     
214                             // add the parity bits to our send transaction
215        1/1                  send_trans.add_parity;
216                     
217        1/1                  if (err == RxErrorType_MISSING_LAST_PARITY) begin: missingLastParity
218                                 // remove the final bit
219                                 lastBitIsParity: assert((num_bits % 8) == 0)
220                                     else $fatal(0, &quot;RxErrorType_MISSING_LAST_PARITY can only be used when the last bit is a parity bit&quot;);
221        1/1                      void'(send_trans.pop_back);
222                             end
                        MISSING_ELSE
223                     
224        1/1                  if (err == RxErrorType_FLIPPED_PARITY) begin
225                                 // randomly flip a parity bit
226                                 // there are num_bits / 8 (rounded down) full bytes, hence num_bits / 8 parity bits.
227                                 // every 9th bit is a parity bit
228        1/1                      automatic int corrupt_bit = ($urandom_range(1, (num_bits / 8)) * 9) - 1;
229        1/1                      send_trans.data[corrupt_bit] = !send_trans.data[corrupt_bit];
230                             end
                        MISSING_ELSE
231                     
232                             // send it
233        1/1                  last_rx_bit = send_trans.data[$];
234        1/1                  timeout     = rx_driver.calculate_send_time(send_trans);
235        1/1                  rx_driver.set_add_error(err == RxErrorType_INPUT_ERROR);
236        1/1                  rx_send_queue.push_back(send_trans);
237        1/1                  rx_bit_monitor.wait_for_idle(16, timeout+100);
238        1/1                  rx_byte_monitor.wait_for_idle(16, 32);
239                     
240                             // verify byte out iface
241                             receivedOneByteTransaction:
242                             assert (rx_recv_byte_queue.size() == 1) else $error(&quot;rx_recv_byte_queue.size() is %d, expecting 1&quot;, rx_recv_byte_queue.size());
243                     
244        1/1                  if (rx_recv_byte_queue.size() != 0) begin: recvByteQueueNotEmpty
245        1/1                      automatic RxRecvByteTransType recv = rx_recv_byte_queue.pop_front;
246                                 receivedExpected:
247                                 assert (recv.compare(expected_bytes))
248                                     else $error(&quot;Received %s, not as expected %p&quot;, recv.to_string, expected_bytes.to_string);
249                             end
                   <font color = "red">==>  MISSING_ELSE</font>
250                     
251                             // verify bit out iface
252                             receivedOneBitTransaction:
253                             assert (rx_recv_bit_queue.size() == 1) else $error(&quot;rx_recv_bit_queue.size() is %d, expecting 1&quot;, rx_recv_bit_queue.size());
254                     
255        1/1                  if (rx_recv_bit_queue.size() != 0) begin: recvBitQueueNotEmpty
256        1/1                      automatic RxRecvBitTransType recv = rx_recv_bit_queue.pop_front;
257                                 receivedExpected:
258                                 assert (recv.compare(expected_bits))
259                                     else $error(&quot;Received %s, not as expected %p&quot;, recv.to_string, expected_bits.to_string);
260                             end
                   <font color = "red">==>  MISSING_ELSE</font>
261                         endtask
262                     
263                         // note: we'll never add the crc if num_bits is not a whole byte
264                         task send_tx_frame (int num_bits, logic add_crc);
265                             automatic TxSendTransType send_trans;
266                             automatic TxSendTransType expected_bytes;
267                             automatic TxRecvTransType expected;
268                     
269                             // generate a random byte transaction of length num_bits
270        1/1                  send_trans = TxSendTransType::new_random_transaction_bits(num_bits);
271                     
272                             // generate expected transaction based on send_trans
273                             // start with a byte transaction, so we can append the CRC if required
274        1/1                  expected_bytes = new(send_trans.data, send_trans.bits_in_first_byte);
275                     
276                             // the crc only gets added if add_crc and bits_in_first_byte == 0
277        1/1                  tx_append_crc &lt;= 1'b0;
278        1/1                  if (((num_bits % 8) == 0) &amp;&amp; add_crc) begin
279        1/1                      tx_append_crc &lt;= 1'b1;
280        1/1                      expected_bytes.append_crc;
281                             end
                        MISSING_ELSE
282                     
283                             // now we get the actual expected data as a bit transaction, and add the parity bits
284        1/1                  expected = new(expected_bytes.convert_to_bit_queue);
285        1/1                  expected.add_parity(expected_bytes.bits_in_first_byte);
286                     
287                             // The frame_encoder will never send until it gets the FDT trigger
288                             // which means we have to set the FDT timer running by pulsing pause_n_synchronised
289        1/1                  pause_n_synchronised &lt;= 1'b0;
290        1/1                  @(posedge clk) begin end
291        1/1                  pause_n_synchronised &lt;= 1'b1;
292                     
293                             // send it
294        1/1                  tx_send_queue.push_back(send_trans);
295        1/1                  tx_source_driver.wait_for_idle();
296        1/1                  tx_monitor.wait_for_idle(32, 512);
297                     
298                             // verify
299                             receivedOneTransaction:
300                             assert (tx_recv_queue.size() == 1) else $error(&quot;tx_recv_queue.size() is %d, expecting 1&quot;, tx_recv_queue.size());
301                     
302        1/1                  if (tx_recv_queue.size() != 0) begin: recvQueueNotEmpty
303        1/1                      automatic TxRecvTransType recv = tx_recv_queue.pop_front;
304                                 receivedExpected:
305                                 assert (recv.compare(expected)) else $error(&quot;Received %s, not as expected %p&quot;, recv.to_string, expected.to_string);
306                             end
                   <font color = "red">==>  MISSING_ELSE</font>
307                         endtask
308                     
309                         // --------------------------------------------------------------
310                         // Test stimulus
311                         // --------------------------------------------------------------
312                     
313                         initial begin
314                     
315        1/1                  rx_driver           = new(in_rx_iface);
316        1/1                  rx_bit_monitor      = new(out_rx_iface_bits);
317        1/1                  rx_byte_monitor     = new(out_rx_iface_bytes);
318                             // timeout between reqs is 256, to allow for an entire byte + parity to be sent out as bits
319                             // timeout on first req is 512, to allow for the FDT
320        1/1                  tx_source_driver    = new(in_tx_iface, 32, 256, 512);
321        1/1                  tx_sink_driver      = new(out_tx_iface);
322        1/1                  tx_monitor          = new(out_tx_iface);
323                     
324        1/1                  rx_send_queue       = '{};
325        1/1                  rx_recv_bit_queue   = '{};
326        1/1                  rx_recv_byte_queue  = '{};
327        1/1                  tx_send_queue       = '{};
328        1/1                  tx_recv_queue       = '{};
329                     
330        1/1                  rx_driver.start         (rx_send_queue);
331        1/1                  rx_bit_monitor.start    (rx_recv_bit_queue);
332        1/1                  rx_byte_monitor.start   (rx_recv_byte_queue);
333        1/1                  tx_source_driver.start  (tx_send_queue);
334        1/1                  tx_sink_driver.start    ();
335        1/1                  tx_monitor.start        (tx_recv_queue);
336                     
337        1/1                  pause_n_synchronised    = 1'b1;
338        1/1                  tx_append_crc           = 1'b0;
339                     
340                             // reset for 5 ticks
341        1/1                  rst_n &lt;= 1'b0;
342        2/2                  repeat (5) @(posedge clk) begin end
                        REPEAT_FALSE
343        1/1                  rst_n &lt;= 1'b1;
344        2/2                  repeat (5) @(posedge clk) begin end
                        REPEAT_FALSE
345                     
346                             // 1) rx + CRC
347        1/1                  $display(&quot;Testing Rx + CRC&quot;);
348        2/2                  repeat (1000) send_rx_frame($urandom_range(1, 10) * 8);
                        REPEAT_FALSE
349                     
350                             // 2) rx ending in partial byte (no CRC)
351        1/1                  $display(&quot;Testing Rx ending with partial bytes&quot;);
352        2/2                  repeat (1000) send_rx_frame(($urandom_range(1, 10) * 8) + $urandom_range(1, 7));
                        REPEAT_FALSE
353                     
354                             // 3) rx + CRC corrupted (bits and bytes)
355        1/1                  $display(&quot;Testing Rx + CRC with corrupted data&quot;);
356        2/2                  repeat (1000) send_rx_frame($urandom_range(1, 10) * 8, RxErrorType_CORRUPT_DATA);
                        REPEAT_FALSE
357                     
358                             // 4) rx with a flipped parity bit
359        1/1                  $display(&quot;Testing Rx with a flipped parity bit&quot;);
360        2/2                  repeat (1000) send_rx_frame($urandom_range(8, 80), RxErrorType_FLIPPED_PARITY);
                        REPEAT_FALSE
361                     
362                             // 5) rx with missing last parity bit
363        1/1                  $display(&quot;Testing Rx with a missing last parity bit&quot;);
364        2/2                  repeat (1000) send_rx_frame($urandom_range(1, 10)*8, RxErrorType_MISSING_LAST_PARITY);
                        REPEAT_FALSE
365                     
366                             // 6) rx with input errors
367        1/1                  $display(&quot;Testing Rx with input errors&quot;);
368        2/2                  repeat (1000) send_rx_frame($urandom_range(1, 80), RxErrorType_INPUT_ERROR);
                        REPEAT_FALSE
369                     
370                             // prepare for Tx by sending a small valid Rx frame, so that last_rx_bit will be correct
371        1/1                  send_rx_frame(1);
372                     
373                             // 7) tx without CRC (partial bytes + whole bytes)
374        1/1                  $display(&quot;Testing Tx without CRC&quot;);
375        2/2                  repeat (1000) send_tx_frame($urandom_range(1, 80), 1'b0);
                        REPEAT_FALSE
376                     
377                             // 8) tx with CRC
378        1/1                  $display(&quot;Testing Tx + CRC&quot;);
379        2/2                  repeat (1000) send_tx_frame(($urandom_range(1, 10) * 8), 1'b1);
                        REPEAT_FALSE
380                     
381                             // 9) FDT time
382                             // note that we test the FDT time in all the above cases too
383                             // but since we do all the Rx and then all the Tx, rx_last_bit is constant (per sim)
384                             // so we don another 1000 runs here, where rx_last_bit should toggle randomly
385        1/1                  $display(&quot;Testing FDT time&quot;);
386        1/1                  repeat (1000) begin
387                                 // send a small rx frame so that rx_last_bit changes
388        1/1                      send_rx_frame($urandom_range(1,16));
389                                 // send a small tx frame
390        1/1                      send_tx_frame($urandom_range(1,16), 1'b0);
391                             end
                        REPEAT_FALSE
392                     
393                             // assert reset for toggle coverage
394        1/1                  rst_n &lt;= 1'b0;
395        2/2                  repeat (5) @(posedge clk) begin end
                        REPEAT_FALSE
396        1/1                  $stop;
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod20.html" >framing_tb</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>pause_n_synchronised</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rx_crc_ok</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>tx_append_crc</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>last_rx_bit</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>check_rx_crc_ok</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>expect_rx_crc_ok</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Assert"></a>
Assert Coverage for Module : <a href="mod20.html" >framing_tb</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Attempted</th><th nowrap width=80>Percent</th><th nowrap width=80>Succeeded/Matched</th><th nowrap width=80>Percent</th></tr><tr>
<td class="wht cl"><a href="#975160052" >Assertions</a></td>
<td class="wht cl rt">10</td>
<td class="s10 cl rt">10</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">10</td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl"><a href="#140551265" >Cover properties</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><a href="#1894825466" >Cover sequences</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><b>Total</b></td>
<td class="wht cl rt">10</td>
<td class="s10 cl rt">10</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">10</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<br clear=all>
<a name="975160052"></a>
<b>Assertion Details</b><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Real Successes</td><td>Failures</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="2084869903"></a>
rxCrcOkAsExpectedBits</td>
<td class="s9 cl rt">4954087</td>
<td class="s9 cl rt">2115</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1546905310"></a>
rxCrcOkAsExpectedBytes</td>
<td class="s9 cl rt">4954087</td>
<td class="s9 cl rt">2115</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1540433691"></a>
send_rx_frame.missingLastParity.lastBitIsParity</td>
<td class="s9 cl rt">1000</td>
<td class="s9 cl rt">1000</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="430429688"></a>
send_rx_frame.receivedOneBitTransaction</td>
<td class="s9 cl rt">7001</td>
<td class="s9 cl rt">7001</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1660994529"></a>
send_rx_frame.receivedOneByteTransaction</td>
<td class="s9 cl rt">7001</td>
<td class="s9 cl rt">7001</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1835775541"></a>
send_rx_frame.recvBitQueueNotEmpty.receivedExpected</td>
<td class="s9 cl rt">7001</td>
<td class="s9 cl rt">7001</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="810749624"></a>
send_rx_frame.recvByteQueueNotEmpty.receivedExpected</td>
<td class="s9 cl rt">7001</td>
<td class="s9 cl rt">7001</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1518151497"></a>
send_tx_frame.receivedOneTransaction</td>
<td class="s9 cl rt">3000</td>
<td class="s9 cl rt">3000</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="674077294"></a>
send_tx_frame.recvQueueNotEmpty.receivedExpected</td>
<td class="s9 cl rt">3000</td>
<td class="s9 cl rt">3000</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="145865877"></a>
triggerBlock.fdtTime</td>
<td class="s9 cl rt">3000</td>
<td class="s9 cl rt">3000</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_25">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Assert">Assert</a>    </li>
  </ul>
  <ul name="tag_framing_tb">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Assert">Assert</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
