{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1683107453973 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1683107453974 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 03 14:20:53 2023 " "Processing started: Wed May 03 14:20:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1683107453974 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1683107453974 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARM -c ARM " "Command: quartus_map --read_settings_files=on --write_settings_files=off ARM -c ARM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1683107453974 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1683107455364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "val2gen.v 1 1 " "Found 1 design units, including 1 entities, in source file val2gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Val2Gen " "Found entity 1: Val2Gen" {  } { { "Val2Gen.v" "" { Text "C:/University/CA Lab/ARM-main/Val2Gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683107455503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683107455503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 TB " "Found entity 1: TB" {  } { { "TB.v" "" { Text "C:/University/CA Lab/ARM-main/TB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683107455514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683107455514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statusregister.v 1 1 " "Found 1 design units, including 1 entities, in source file statusregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 StatusRegister " "Found entity 1: StatusRegister" {  } { { "StatusRegister.v" "" { Text "C:/University/CA Lab/ARM-main/StatusRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683107455518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683107455518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/University/CA Lab/ARM-main/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683107455523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683107455523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683107455527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683107455527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazarddetectionunit.v 1 1 " "Found 1 design units, including 1 entities, in source file hazarddetectionunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 HazardDetection " "Found entity 1: HazardDetection" {  } { { "HazardDetectionUnit.v" "" { Text "C:/University/CA Lab/ARM-main/HazardDetectionUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683107455532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683107455532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "C:/University/CA Lab/ARM-main/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683107455542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683107455542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condition_check.v 1 1 " "Found 1 design units, including 1 entities, in source file condition_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 Condition_Check " "Found entity 1: Condition_Check" {  } { { "Condition_Check.v" "" { Text "C:/University/CA Lab/ARM-main/Condition_Check.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683107455551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683107455551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/University/CA Lab/ARM-main/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683107455556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683107455556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera.v 1 1 " "Found 1 design units, including 1 entities, in source file altera.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera " "Found entity 1: Altera" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683107455561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683107455561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_Stage " "Found entity 1: WB_Stage" {  } { { "WB_Stage.v" "" { Text "C:/University/CA Lab/ARM-main/WB_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683107455566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683107455566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/University/CA Lab/ARM-main/testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683107455575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683107455575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/University/CA Lab/ARM-main/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683107455585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683107455585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2_1 " "Found entity 1: Mux_2_1" {  } { { "Mux_2_1.v" "" { Text "C:/University/CA Lab/ARM-main/Mux_2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683107455595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683107455595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_Stage " "Found entity 1: MEM_Stage" {  } { { "MEM_Stage.v" "" { Text "C:/University/CA Lab/ARM-main/MEM_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683107455600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683107455600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_Reg " "Found entity 1: MEM_Reg" {  } { { "MEM_Reg.v" "" { Text "C:/University/CA Lab/ARM-main/MEM_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683107455605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683107455605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instru_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file instru_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instru_mem " "Found entity 1: Instru_mem" {  } { { "Instru_mem.v" "" { Text "C:/University/CA Lab/ARM-main/Instru_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683107455619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683107455619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file if_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_Stage " "Found entity 1: IF_Stage" {  } { { "IF_Stage.v" "" { Text "C:/University/CA Lab/ARM-main/IF_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683107455624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683107455624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file if_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_Reg " "Found entity 1: IF_Reg" {  } { { "IF_Reg.v" "" { Text "C:/University/CA Lab/ARM-main/IF_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683107455630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683107455630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file id_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Stage " "Found entity 1: ID_Stage" {  } { { "ID_Stage.v" "" { Text "C:/University/CA Lab/ARM-main/ID_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683107455634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683107455634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file id_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Reg " "Found entity 1: ID_Reg" {  } { { "ID_Reg.v" "" { Text "C:/University/CA Lab/ARM-main/ID_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683107455641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683107455641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file exe_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_Stage " "Found entity 1: EXE_Stage" {  } { { "EXE_Stage.v" "" { Text "C:/University/CA Lab/ARM-main/EXE_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683107455646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683107455646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file exe_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_Reg " "Found entity 1: EXE_Reg" {  } { { "EXE_Reg.v" "" { Text "C:/University/CA Lab/ARM-main/EXE_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683107455651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683107455651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.v 1 1 " "Found 1 design units, including 1 entities, in source file arm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARM " "Found entity 1: ARM" {  } { { "ARM.v" "" { Text "C:/University/CA Lab/ARM-main/ARM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683107455655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683107455655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.v" "" { Text "C:/University/CA Lab/ARM-main/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683107455668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683107455668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3-1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_3-1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_3_1 " "Found entity 1: Mux_3_1" {  } { { "Mux_3-1.v" "" { Text "C:/University/CA Lab/ARM-main/Mux_3-1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683107455680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683107455680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.v 1 1 " "Found 1 design units, including 1 entities, in source file forwardingunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "ForwardingUnit.v" "" { Text "C:/University/CA Lab/ARM-main/ForwardingUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683107455691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683107455691 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Altera " "Elaborating entity \"Altera\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1683107455846 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 Altera.V(187) " "Output port \"HEX0\" at Altera.V(187) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 187 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455846 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 Altera.V(188) " "Output port \"HEX1\" at Altera.V(188) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 188 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455846 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 Altera.V(189) " "Output port \"HEX2\" at Altera.V(189) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 189 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455846 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 Altera.V(190) " "Output port \"HEX3\" at Altera.V(190) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 190 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455860 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 Altera.V(191) " "Output port \"HEX4\" at Altera.V(191) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455860 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 Altera.V(192) " "Output port \"HEX5\" at Altera.V(192) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455860 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 Altera.V(193) " "Output port \"HEX6\" at Altera.V(193) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 193 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455860 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 Altera.V(194) " "Output port \"HEX7\" at Altera.V(194) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 194 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455860 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR Altera.V(206) " "Output port \"DRAM_ADDR\" at Altera.V(206) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 206 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455860 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR Altera.V(219) " "Output port \"FL_ADDR\" at Altera.V(219) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 219 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455861 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR Altera.V(226) " "Output port \"SRAM_ADDR\" at Altera.V(226) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 226 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455861 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR Altera.V(234) " "Output port \"OTG_ADDR\" at Altera.V(234) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 234 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455861 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R Altera.V(276) " "Output port \"VGA_R\" at Altera.V(276) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 276 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455861 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G Altera.V(277) " "Output port \"VGA_G\" at Altera.V(277) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 277 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455861 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B Altera.V(278) " "Output port \"VGA_B\" at Altera.V(278) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 278 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455861 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM Altera.V(207) " "Output port \"DRAM_LDQM\" at Altera.V(207) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 207 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455861 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM Altera.V(208) " "Output port \"DRAM_UDQM\" at Altera.V(208) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455861 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N Altera.V(209) " "Output port \"DRAM_WE_N\" at Altera.V(209) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 209 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455861 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N Altera.V(210) " "Output port \"DRAM_CAS_N\" at Altera.V(210) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 210 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455861 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N Altera.V(211) " "Output port \"DRAM_RAS_N\" at Altera.V(211) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 211 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455862 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N Altera.V(212) " "Output port \"DRAM_CS_N\" at Altera.V(212) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 212 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455862 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_0 Altera.V(213) " "Output port \"DRAM_BA_0\" at Altera.V(213) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 213 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455862 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_1 Altera.V(214) " "Output port \"DRAM_BA_1\" at Altera.V(214) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 214 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455862 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK Altera.V(215) " "Output port \"DRAM_CLK\" at Altera.V(215) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 215 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455862 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE Altera.V(216) " "Output port \"DRAM_CKE\" at Altera.V(216) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 216 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455862 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N Altera.V(220) " "Output port \"FL_WE_N\" at Altera.V(220) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 220 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455862 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N Altera.V(221) " "Output port \"FL_RST_N\" at Altera.V(221) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 221 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455862 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N Altera.V(222) " "Output port \"FL_OE_N\" at Altera.V(222) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455862 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N Altera.V(223) " "Output port \"FL_CE_N\" at Altera.V(223) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 223 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455862 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N Altera.V(227) " "Output port \"SRAM_UB_N\" at Altera.V(227) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 227 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455863 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N Altera.V(228) " "Output port \"SRAM_LB_N\" at Altera.V(228) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 228 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455863 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N Altera.V(229) " "Output port \"SRAM_WE_N\" at Altera.V(229) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 229 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455863 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N Altera.V(230) " "Output port \"SRAM_CE_N\" at Altera.V(230) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 230 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455863 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N Altera.V(231) " "Output port \"SRAM_OE_N\" at Altera.V(231) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 231 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455863 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N Altera.V(235) " "Output port \"OTG_CS_N\" at Altera.V(235) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 235 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455863 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N Altera.V(236) " "Output port \"OTG_RD_N\" at Altera.V(236) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 236 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455863 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WR_N Altera.V(237) " "Output port \"OTG_WR_N\" at Altera.V(237) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 237 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455863 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N Altera.V(238) " "Output port \"OTG_RST_N\" at Altera.V(238) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 238 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455863 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_FSPEED Altera.V(239) " "Output port \"OTG_FSPEED\" at Altera.V(239) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 239 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455864 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_LSPEED Altera.V(240) " "Output port \"OTG_LSPEED\" at Altera.V(240) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 240 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455864 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK0_N Altera.V(245) " "Output port \"OTG_DACK0_N\" at Altera.V(245) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 245 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455864 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK1_N Altera.V(246) " "Output port \"OTG_DACK1_N\" at Altera.V(246) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 246 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455864 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON Altera.V(249) " "Output port \"LCD_ON\" at Altera.V(249) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 249 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455864 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON Altera.V(250) " "Output port \"LCD_BLON\" at Altera.V(250) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 250 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455864 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW Altera.V(251) " "Output port \"LCD_RW\" at Altera.V(251) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 251 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455864 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN Altera.V(252) " "Output port \"LCD_EN\" at Altera.V(252) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 252 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455864 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS Altera.V(253) " "Output port \"LCD_RS\" at Altera.V(253) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 253 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455864 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TDO Altera.V(269) " "Output port \"TDO\" at Altera.V(269) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 269 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455865 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK Altera.V(261) " "Output port \"I2C_SCLK\" at Altera.V(261) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 261 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455865 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK Altera.V(271) " "Output port \"VGA_CLK\" at Altera.V(271) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 271 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455865 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS Altera.V(272) " "Output port \"VGA_HS\" at Altera.V(272) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 272 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455865 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS Altera.V(273) " "Output port \"VGA_VS\" at Altera.V(273) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 273 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455865 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK Altera.V(274) " "Output port \"VGA_BLANK\" at Altera.V(274) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 274 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455865 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC Altera.V(275) " "Output port \"VGA_SYNC\" at Altera.V(275) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 275 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455865 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CMD Altera.V(281) " "Output port \"ENET_CMD\" at Altera.V(281) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 281 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455865 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CS_N Altera.V(282) " "Output port \"ENET_CS_N\" at Altera.V(282) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 282 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455866 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_WR_N Altera.V(283) " "Output port \"ENET_WR_N\" at Altera.V(283) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 283 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455866 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RD_N Altera.V(284) " "Output port \"ENET_RD_N\" at Altera.V(284) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 284 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455866 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RST_N Altera.V(285) " "Output port \"ENET_RST_N\" at Altera.V(285) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 285 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455866 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CLK Altera.V(287) " "Output port \"ENET_CLK\" at Altera.V(287) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 287 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455866 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT Altera.V(292) " "Output port \"AUD_DACDAT\" at Altera.V(292) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 292 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455866 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK Altera.V(294) " "Output port \"AUD_XCK\" at Altera.V(294) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 294 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455866 "|Altera"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET Altera.V(299) " "Output port \"TD_RESET\" at Altera.V(299) has no driver" {  } { { "Altera.V" "" { Text "C:/University/CA Lab/ARM-main/Altera.V" 299 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1683107455866 "|Altera"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ARM ARM:AR " "Elaborating entity \"ARM\" for hierarchy \"ARM:AR\"" {  } { { "Altera.V" "AR" { Text "C:/University/CA Lab/ARM-main/Altera.V" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683107455898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_Stage ARM:AR\|IF_Stage:if_st " "Elaborating entity \"IF_Stage\" for hierarchy \"ARM:AR\|IF_Stage:if_st\"" {  } { { "ARM.v" "if_st" { Text "C:/University/CA Lab/ARM-main/ARM.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683107455972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC ARM:AR\|IF_Stage:if_st\|PC:pc_inst " "Elaborating entity \"PC\" for hierarchy \"ARM:AR\|IF_Stage:if_st\|PC:pc_inst\"" {  } { { "IF_Stage.v" "pc_inst" { Text "C:/University/CA Lab/ARM-main/IF_Stage.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683107456004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder ARM:AR\|IF_Stage:if_st\|Adder:adder_pc_4 " "Elaborating entity \"Adder\" for hierarchy \"ARM:AR\|IF_Stage:if_st\|Adder:adder_pc_4\"" {  } { { "IF_Stage.v" "adder_pc_4" { Text "C:/University/CA Lab/ARM-main/IF_Stage.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683107456032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_1 ARM:AR\|IF_Stage:if_st\|Mux_2_1:mux_2_1_inst " "Elaborating entity \"Mux_2_1\" for hierarchy \"ARM:AR\|IF_Stage:if_st\|Mux_2_1:mux_2_1_inst\"" {  } { { "IF_Stage.v" "mux_2_1_inst" { Text "C:/University/CA Lab/ARM-main/IF_Stage.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683107456049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instru_mem ARM:AR\|IF_Stage:if_st\|Instru_mem:inst_mem " "Elaborating entity \"Instru_mem\" for hierarchy \"ARM:AR\|IF_Stage:if_st\|Instru_mem:inst_mem\"" {  } { { "IF_Stage.v" "inst_mem" { Text "C:/University/CA Lab/ARM-main/IF_Stage.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683107456075 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Instru_mem.v(10) " "Verilog HDL Case Statement warning at Instru_mem.v(10): can't check case statement for completeness because the case expression has too many possible states" {  } { { "Instru_mem.v" "" { Text "C:/University/CA Lab/ARM-main/Instru_mem.v" 10 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1683107456081 "|Altera|ARM:AR|IF_Stage:if_st|Instru_mem:inst_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_Reg ARM:AR\|IF_Reg:if_re " "Elaborating entity \"IF_Reg\" for hierarchy \"ARM:AR\|IF_Reg:if_re\"" {  } { { "ARM.v" "if_re" { Text "C:/University/CA Lab/ARM-main/ARM.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683107456127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardDetection ARM:AR\|HazardDetection:HDU " "Elaborating entity \"HazardDetection\" for hierarchy \"ARM:AR\|HazardDetection:HDU\"" {  } { { "ARM.v" "HDU" { Text "C:/University/CA Lab/ARM-main/ARM.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683107456150 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Forward_EN HazardDetectionUnit.v(17) " "Verilog HDL Always Construct warning at HazardDetectionUnit.v(17): variable \"Forward_EN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HazardDetectionUnit.v" "" { Text "C:/University/CA Lab/ARM-main/HazardDetectionUnit.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1683107456151 "|Altera|ARM:AR|HazardDetection:HDU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Stage ARM:AR\|ID_Stage:id_st " "Elaborating entity \"ID_Stage\" for hierarchy \"ARM:AR\|ID_Stage:id_st\"" {  } { { "ARM.v" "id_st" { Text "C:/University/CA Lab/ARM-main/ARM.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683107456164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ARM:AR\|ID_Stage:id_st\|ControlUnit:CU " "Elaborating entity \"ControlUnit\" for hierarchy \"ARM:AR\|ID_Stage:id_st\|ControlUnit:CU\"" {  } { { "ID_Stage.v" "CU" { Text "C:/University/CA Lab/ARM-main/ID_Stage.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683107456190 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(53) " "Verilog HDL Case Statement warning at ControlUnit.v(53): incomplete case statement has no default case item" {  } { { "ControlUnit.v" "" { Text "C:/University/CA Lab/ARM-main/ControlUnit.v" 53 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1683107456192 "|Altera|ARM:AR|ID_Stage:id_st|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(44) " "Verilog HDL Case Statement warning at ControlUnit.v(44): incomplete case statement has no default case item" {  } { { "ControlUnit.v" "" { Text "C:/University/CA Lab/ARM-main/ControlUnit.v" 44 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1683107456192 "|Altera|ARM:AR|ID_Stage:id_st|ControlUnit:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Condition_Check ARM:AR\|ID_Stage:id_st\|Condition_Check:CC " "Elaborating entity \"Condition_Check\" for hierarchy \"ARM:AR\|ID_Stage:id_st\|Condition_Check:CC\"" {  } { { "ID_Stage.v" "CC" { Text "C:/University/CA Lab/ARM-main/ID_Stage.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683107456205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_1 ARM:AR\|ID_Stage:id_st\|Mux_2_1:Mux_CU_out " "Elaborating entity \"Mux_2_1\" for hierarchy \"ARM:AR\|ID_Stage:id_st\|Mux_2_1:Mux_CU_out\"" {  } { { "ID_Stage.v" "Mux_CU_out" { Text "C:/University/CA Lab/ARM-main/ID_Stage.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683107456220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_1 ARM:AR\|ID_Stage:id_st\|Mux_2_1:Mux_src2 " "Elaborating entity \"Mux_2_1\" for hierarchy \"ARM:AR\|ID_Stage:id_st\|Mux_2_1:Mux_src2\"" {  } { { "ID_Stage.v" "Mux_src2" { Text "C:/University/CA Lab/ARM-main/ID_Stage.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683107456232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile ARM:AR\|ID_Stage:id_st\|RegisterFile:RF " "Elaborating entity \"RegisterFile\" for hierarchy \"ARM:AR\|ID_Stage:id_st\|RegisterFile:RF\"" {  } { { "ID_Stage.v" "RF" { Text "C:/University/CA Lab/ARM-main/ID_Stage.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683107456245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Reg ARM:AR\|ID_Reg:id_re " "Elaborating entity \"ID_Reg\" for hierarchy \"ARM:AR\|ID_Reg:id_re\"" {  } { { "ARM.v" "id_re" { Text "C:/University/CA Lab/ARM-main/ARM.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683107456329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_Stage ARM:AR\|EXE_Stage:exe_st " "Elaborating entity \"EXE_Stage\" for hierarchy \"ARM:AR\|EXE_Stage:exe_st\"" {  } { { "ARM.v" "exe_st" { Text "C:/University/CA Lab/ARM-main/ARM.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683107456367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_3_1 ARM:AR\|EXE_Stage:exe_st\|Mux_3_1:MX1 " "Elaborating entity \"Mux_3_1\" for hierarchy \"ARM:AR\|EXE_Stage:exe_st\|Mux_3_1:MX1\"" {  } { { "EXE_Stage.v" "MX1" { Text "C:/University/CA Lab/ARM-main/EXE_Stage.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683107456447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Val2Gen ARM:AR\|EXE_Stage:exe_st\|Val2Gen:V2G " "Elaborating entity \"Val2Gen\" for hierarchy \"ARM:AR\|EXE_Stage:exe_st\|Val2Gen:V2G\"" {  } { { "EXE_Stage.v" "V2G" { Text "C:/University/CA Lab/ARM-main/EXE_Stage.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683107456480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ARM:AR\|EXE_Stage:exe_st\|ALU:OALU " "Elaborating entity \"ALU\" for hierarchy \"ARM:AR\|EXE_Stage:exe_st\|ALU:OALU\"" {  } { { "EXE_Stage.v" "OALU" { Text "C:/University/CA Lab/ARM-main/EXE_Stage.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683107456564 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALU.v(56) " "Verilog HDL Case Statement warning at ALU.v(56): case item expression covers a value already covered by a previous case item" {  } { { "ALU.v" "" { Text "C:/University/CA Lab/ARM-main/ALU.v" 56 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1683107456567 "|Altera|ARM:AR|EXE_Stage:exe_st|ALU:OALU"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALU.v(63) " "Verilog HDL Case Statement warning at ALU.v(63): case item expression covers a value already covered by a previous case item" {  } { { "ALU.v" "" { Text "C:/University/CA Lab/ARM-main/ALU.v" 63 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1683107456567 "|Altera|ARM:AR|EXE_Stage:exe_st|ALU:OALU"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALU.v(64) " "Verilog HDL Case Statement warning at ALU.v(64): case item expression covers a value already covered by a previous case item" {  } { { "ALU.v" "" { Text "C:/University/CA Lab/ARM-main/ALU.v" 64 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1683107456569 "|Altera|ARM:AR|EXE_Stage:exe_st|ALU:OALU"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALU.v(71) " "Verilog HDL Case Statement warning at ALU.v(71): case item expression covers a value already covered by a previous case item" {  } { { "ALU.v" "" { Text "C:/University/CA Lab/ARM-main/ALU.v" 71 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1683107456569 "|Altera|ARM:AR|EXE_Stage:exe_st|ALU:OALU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(22) " "Verilog HDL Case Statement warning at ALU.v(22): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "C:/University/CA Lab/ARM-main/ALU.v" 22 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1683107456569 "|Altera|ARM:AR|EXE_Stage:exe_st|ALU:OALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_Reg ARM:AR\|EXE_Reg:exe_re " "Elaborating entity \"EXE_Reg\" for hierarchy \"ARM:AR\|EXE_Reg:exe_re\"" {  } { { "ARM.v" "exe_re" { Text "C:/University/CA Lab/ARM-main/ARM.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683107456590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StatusRegister ARM:AR\|StatusRegister:SR " "Elaborating entity \"StatusRegister\" for hierarchy \"ARM:AR\|StatusRegister:SR\"" {  } { { "ARM.v" "SR" { Text "C:/University/CA Lab/ARM-main/ARM.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683107456609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardingUnit ARM:AR\|ForwardingUnit:FU " "Elaborating entity \"ForwardingUnit\" for hierarchy \"ARM:AR\|ForwardingUnit:FU\"" {  } { { "ARM.v" "FU" { Text "C:/University/CA Lab/ARM-main/ARM.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683107456624 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Forward_EN ForwardingUnit.v(19) " "Verilog HDL Always Construct warning at ForwardingUnit.v(19): variable \"Forward_EN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ForwardingUnit.v" "" { Text "C:/University/CA Lab/ARM-main/ForwardingUnit.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1683107456626 "|Altera|ARM:AR|ForwardingUnit:FU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_Stage ARM:AR\|MEM_Stage:mem_st " "Elaborating entity \"MEM_Stage\" for hierarchy \"ARM:AR\|MEM_Stage:mem_st\"" {  } { { "ARM.v" "mem_st" { Text "C:/University/CA Lab/ARM-main/ARM.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683107456637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory ARM:AR\|MEM_Stage:mem_st\|memory:DM " "Elaborating entity \"memory\" for hierarchy \"ARM:AR\|MEM_Stage:mem_st\|memory:DM\"" {  } { { "MEM_Stage.v" "DM" { Text "C:/University/CA Lab/ARM-main/MEM_Stage.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683107456656 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "Memory.v(23) " "Verilog HDL Conditional Statement error at Memory.v(23): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 23 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Quartus II" 0 -1 1683107456664 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i Memory.v(17) " "Verilog HDL Always Construct warning at Memory.v(17): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1683107456677 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[63\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456730 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[63\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456730 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[63\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456730 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[63\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456732 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[63\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456732 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[63\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456732 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[63\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456732 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[63\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456732 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[63\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456732 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[63\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456732 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[63\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456733 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[63\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456733 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[63\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456733 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[63\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456733 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[63\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456733 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[63\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456733 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[63\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456733 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[63\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456733 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[63\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456733 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[63\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456734 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[63\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456735 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[63\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456735 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[63\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456735 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[63\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456735 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[63\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456735 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[63\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456735 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[63\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456735 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[63\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456735 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[63\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456736 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[63\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456736 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[63\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456736 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[63\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456736 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[62\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456736 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[62\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456736 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[62\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456736 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[62\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456736 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[62\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456736 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[62\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456737 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[62\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456737 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[62\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456737 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[62\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456737 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[62\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456737 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[62\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456737 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[62\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456738 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[62\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456738 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[62\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456738 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[62\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456738 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[62\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456738 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[62\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456738 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[62\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456738 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[62\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456738 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[62\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456738 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[62\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456739 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[62\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456739 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[62\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456739 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[62\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456739 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[62\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456739 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[62\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456739 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[62\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456739 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[62\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456739 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[62\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456739 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[62\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456739 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[62\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456740 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[62\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456740 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[61\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456740 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[61\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456740 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[61\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456740 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[61\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456740 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[61\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456740 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[61\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456741 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[61\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456741 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[61\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456741 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[61\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456741 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[61\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456741 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[61\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456741 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[61\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456741 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[61\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456742 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[61\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456742 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[61\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456743 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[61\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456743 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[61\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456743 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[61\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456743 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[61\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456743 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[61\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456743 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[61\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456743 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[61\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456743 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[61\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456744 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[61\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456744 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[61\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456744 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[61\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456744 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[61\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456744 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[61\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456744 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[61\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456745 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[61\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456745 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[61\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456745 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[61\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456745 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[60\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456745 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[60\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456745 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[60\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456745 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[60\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456745 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[60\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456746 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[60\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456746 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[60\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456746 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[60\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456746 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[60\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456746 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[60\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456746 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[60\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456746 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[60\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456747 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[60\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456747 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[60\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456747 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[60\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456747 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[60\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456748 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[60\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456748 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[60\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456748 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[60\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456748 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[60\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456748 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[60\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456748 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[60\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456748 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[60\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456748 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[60\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456749 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[60\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456749 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[60\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456749 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[60\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456749 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[60\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456749 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[60\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456749 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[60\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456749 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[60\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456750 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[60\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456750 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[59\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456750 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[59\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456750 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[59\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456750 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[59\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456750 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[59\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456750 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[59\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456750 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[59\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456751 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[59\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456751 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[59\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456751 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[59\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456751 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[59\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456751 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[59\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456751 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[59\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456751 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[59\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456752 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[59\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456752 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[59\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456752 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[59\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456752 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[59\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456752 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[59\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456752 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[59\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456752 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[59\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456752 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[59\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456753 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[59\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456753 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[59\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456753 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[59\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456753 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[59\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456753 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[59\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456753 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[59\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456753 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[59\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456753 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[59\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456753 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[59\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456754 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[59\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456754 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[58\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456754 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[58\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456754 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[58\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456754 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[58\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456754 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[58\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456754 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[58\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456755 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[58\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456755 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[58\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456755 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[58\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456755 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[58\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456755 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[58\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456755 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[58\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456755 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[58\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456755 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[58\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456755 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[58\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456757 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[58\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456757 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[58\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456757 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[58\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456757 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[58\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456757 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[58\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456757 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[58\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456757 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[58\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456757 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[58\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456758 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[58\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456758 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[58\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456758 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[58\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456758 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[58\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456758 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[58\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456758 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[58\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456758 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[58\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456758 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[58\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456759 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[58\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456759 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[57\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456759 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[57\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456759 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[57\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456759 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[57\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456759 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[57\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456759 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[57\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456760 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[57\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456760 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[57\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456760 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[57\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456760 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[57\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456760 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[57\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456760 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[57\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456760 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[57\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456760 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[57\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456761 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[57\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456761 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[57\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456761 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[57\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456761 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[57\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456761 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[57\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456761 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[57\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456761 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[57\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456762 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[57\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456762 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[57\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456762 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[57\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456763 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[57\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456763 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[57\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456763 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[57\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456763 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[57\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456763 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[57\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456763 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[57\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456764 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[57\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456764 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[57\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456764 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[56\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456764 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[56\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456764 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[56\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456764 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[56\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456764 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[56\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456765 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[56\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456765 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[56\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456765 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[56\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456765 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[56\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456765 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[56\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456766 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[56\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456766 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[56\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456766 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[56\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456767 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[56\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456767 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[56\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456767 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[56\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456767 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[56\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456767 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[56\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456767 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[56\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456767 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[56\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456768 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[56\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456768 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[56\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456768 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[56\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456768 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[56\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456768 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[56\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456768 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[56\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456768 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[56\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456768 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[56\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456769 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[56\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456769 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[56\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456769 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[56\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456769 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[56\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456769 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[55\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456769 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[55\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456770 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[55\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456770 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[55\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456770 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[55\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456770 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[55\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456770 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[55\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456770 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[55\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456770 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[55\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456770 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[55\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456770 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[55\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456771 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[55\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456771 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[55\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456772 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[55\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456772 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[55\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456772 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[55\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456772 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[55\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456772 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[55\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456772 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[55\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456772 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[55\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456773 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[55\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456773 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[55\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456773 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[55\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456773 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[55\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456773 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[55\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456773 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[55\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456773 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[55\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456773 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[55\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456774 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[55\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456774 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[55\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456774 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[55\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456774 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[55\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456774 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[54\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456774 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[54\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456774 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[54\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456775 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[54\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456775 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[54\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456775 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[54\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456775 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[54\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456775 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[54\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456775 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[54\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456775 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[54\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456775 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[54\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456775 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[54\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456776 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[54\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456776 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[54\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456776 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[54\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456776 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[54\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456777 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[54\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456777 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[54\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456777 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[54\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456777 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[54\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456777 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[54\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456777 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[54\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456777 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[54\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456778 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[54\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456778 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[54\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456778 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[54\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456778 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[54\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456778 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[54\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456778 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[54\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456778 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[54\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456779 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[54\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456779 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[54\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456779 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[53\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456779 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[53\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456779 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[53\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456779 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[53\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456779 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[53\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456779 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[53\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456780 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[53\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456780 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[53\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456781 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[53\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456781 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[53\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456781 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[53\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456781 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[53\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456781 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[53\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456781 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[53\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456781 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[53\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456782 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[53\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456782 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[53\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456782 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[53\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456782 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[53\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456782 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[53\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456782 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[53\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456782 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[53\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456783 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[53\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456783 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[53\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456783 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[53\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456783 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[53\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456783 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[53\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456783 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[53\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456783 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[53\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456783 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[53\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456784 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[53\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456784 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[53\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456784 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[52\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456784 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[52\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456784 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[52\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456784 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[52\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456784 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[52\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456784 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[52\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456784 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[52\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456785 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[52\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456785 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[52\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456785 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[52\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456785 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[52\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456785 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[52\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456785 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[52\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456785 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[52\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456786 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[52\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456786 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[52\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456787 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[52\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456787 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[52\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456787 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[52\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456787 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[52\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456787 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[52\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456787 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[52\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456788 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[52\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456788 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[52\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456788 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[52\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456788 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[52\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456788 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[52\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456788 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[52\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456788 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[52\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456788 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[52\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456789 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[52\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456789 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[52\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456789 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[51\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456789 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[51\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456789 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[51\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456789 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[51\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456789 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[51\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456789 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[51\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456790 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[51\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456790 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[51\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456790 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[51\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456790 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[51\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456790 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[51\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456790 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[51\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456790 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[51\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456790 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[51\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456790 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[51\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456791 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[51\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456792 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[51\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456792 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[51\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456792 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[51\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456792 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[51\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456792 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[51\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456792 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[51\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456793 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[51\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456793 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[51\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456793 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[51\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456793 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[51\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456793 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[51\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456793 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[51\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456793 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[51\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456793 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[51\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456793 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[51\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456794 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[51\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456794 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[50\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456794 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[50\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456794 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[50\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456794 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[50\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456794 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[50\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456794 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[50\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456794 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[50\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456795 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[50\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456795 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[50\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456796 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[50\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456796 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[50\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456796 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[50\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456796 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[50\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456796 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[50\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456797 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[50\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456797 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[50\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456797 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[50\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456797 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[50\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456797 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[50\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456798 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[50\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456798 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[50\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456798 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[50\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456798 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[50\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456798 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[50\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456798 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[50\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456798 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[50\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456799 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[50\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456799 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[50\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456800 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[50\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456800 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[50\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456800 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[50\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456800 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[50\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456800 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[49\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456801 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[49\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456801 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[49\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456801 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[49\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456801 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[49\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456801 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[49\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456801 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[49\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456801 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[49\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456802 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[49\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456802 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[49\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456802 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[49\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456802 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[49\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456802 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[49\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456802 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[49\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456802 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[49\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456803 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[49\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456803 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[49\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456803 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[49\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456803 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[49\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456803 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[49\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456803 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[49\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456803 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[49\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456804 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[49\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456804 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[49\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456804 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[49\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456804 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[49\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456804 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[49\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456804 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[49\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456804 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[49\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456805 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[49\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456806 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[49\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456806 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[49\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456806 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[48\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456806 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[48\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456807 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[48\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456807 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[48\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456807 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[48\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456807 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[48\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456807 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[48\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456807 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[48\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456807 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[48\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456807 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[48\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456808 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[48\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456808 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[48\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456808 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[48\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456808 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[48\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456808 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[48\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456809 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[48\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456809 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[48\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456809 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[48\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456809 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[48\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456809 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[48\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456809 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[48\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456809 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[48\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456810 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[48\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456810 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[48\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456810 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[48\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456810 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[48\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456810 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[48\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456810 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[48\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456810 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[48\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456812 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[48\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456812 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[48\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456812 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[48\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456812 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[47\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456812 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[47\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456813 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[47\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456813 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[47\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456813 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[47\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456813 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[47\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456813 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[47\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456813 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[47\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456813 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[47\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456813 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[47\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456814 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[47\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456814 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[47\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456814 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[47\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456814 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[47\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456814 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[47\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456814 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[47\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456815 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[47\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456815 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[47\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456815 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[47\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456815 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[47\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456815 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[47\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456815 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[47\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456816 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[47\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456816 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[47\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456816 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[47\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456816 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[47\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456816 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[47\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456816 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[47\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456816 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[47\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456818 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[47\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456818 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[47\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456818 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[47\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456818 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[46\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456818 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[46\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456818 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[46\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456819 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[46\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456819 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[46\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456819 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[46\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456819 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[46\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456819 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[46\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456819 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[46\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456819 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[46\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456820 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[46\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456820 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[46\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456820 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[46\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456820 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[46\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456820 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[46\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456820 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[46\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456820 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[46\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456821 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[46\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456821 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[46\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456821 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[46\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456821 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[46\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456821 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[46\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456821 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[46\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456821 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[46\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456822 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[46\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456822 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[46\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456823 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[46\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456823 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[46\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456823 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[46\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456823 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[46\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456823 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[46\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456824 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[46\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456824 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[45\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456824 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[45\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456824 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[45\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456824 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[45\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456824 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[45\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456824 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[45\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456824 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[45\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456825 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[45\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456825 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[45\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456825 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[45\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456825 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[45\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456825 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[45\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456825 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[45\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456826 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[45\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456826 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[45\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456826 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[45\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456826 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[45\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456826 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[45\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456826 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[45\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456826 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[45\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456827 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[45\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456827 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[45\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456827 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[45\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456827 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[45\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456827 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[45\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456827 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[45\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456828 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[45\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456828 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[45\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456828 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[45\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456828 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[45\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456828 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[45\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456828 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[45\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456829 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[44\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456830 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[44\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456830 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[44\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456830 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[44\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456830 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[44\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456830 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[44\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456830 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[44\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456831 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[44\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456831 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[44\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456831 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[44\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456831 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[44\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456831 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[44\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456831 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[44\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456832 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[44\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456832 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[44\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456832 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[44\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456832 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[44\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456832 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[44\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456832 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[44\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456833 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[44\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456833 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[44\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456833 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[44\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456833 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[44\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456833 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[44\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456833 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[44\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456833 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[44\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456834 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[44\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456834 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[44\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456834 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[44\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456834 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[44\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456834 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[44\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456834 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[44\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456836 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[43\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456836 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[43\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456836 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[43\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456836 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[43\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456836 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[43\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456836 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[43\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456837 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[43\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456837 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[43\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456837 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[43\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456837 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[43\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456837 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[43\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456837 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[43\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456837 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[43\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456837 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[43\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456838 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[43\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456838 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[43\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456838 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[43\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456838 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[43\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456838 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[43\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456838 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[43\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456839 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[43\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456840 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[43\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456841 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[43\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456841 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[43\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456841 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[43\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456841 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[43\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456841 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[43\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456841 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[43\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456842 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[43\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456842 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[43\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456842 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[43\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456842 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[43\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456842 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[42\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456842 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[42\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456843 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[42\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456843 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[42\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456843 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[42\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456843 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[42\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456843 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[42\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456843 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[42\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456844 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[42\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456844 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[42\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456844 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[42\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456844 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[42\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456844 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[42\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456844 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[42\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456844 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[42\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456845 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[42\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456845 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[42\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456845 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[42\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456845 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[42\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456845 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[42\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456845 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[42\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456845 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[42\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456846 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[42\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456846 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[42\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456846 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[42\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456846 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[42\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456846 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[42\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456846 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[42\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456847 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[42\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456847 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[42\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456847 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[42\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456847 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[42\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456847 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[41\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456847 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[41\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456849 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[41\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456849 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[41\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456849 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[41\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456849 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[41\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456849 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[41\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456849 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[41\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456850 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[41\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456850 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[41\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456850 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[41\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456850 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[41\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456850 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[41\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456850 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[41\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456851 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[41\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456851 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[41\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456851 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[41\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456851 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[41\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456851 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[41\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456851 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[41\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456851 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[41\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456852 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[41\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456852 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[41\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456852 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[41\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456852 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[41\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456852 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[41\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456852 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[41\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456852 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[41\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456853 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[41\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456853 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[41\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456853 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[41\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456853 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[41\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456853 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[40\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456853 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[40\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456854 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[40\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456854 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[40\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456854 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[40\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456854 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[40\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456854 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[40\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456854 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[40\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456855 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[40\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456855 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[40\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456855 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[40\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456855 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[40\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456855 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[40\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456855 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[40\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456856 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[40\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456857 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[40\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456857 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[40\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456857 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[40\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456857 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[40\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456857 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[40\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456857 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[40\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456858 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[40\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456858 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[40\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456858 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[40\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456858 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[40\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456858 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[40\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456858 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[40\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456859 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[40\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456859 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[40\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456859 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[40\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456859 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[40\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456859 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[40\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456860 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[39\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456860 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[39\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456860 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[39\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456860 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[39\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456860 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[39\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456860 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[39\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456860 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[39\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456861 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[39\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456861 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[39\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456861 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[39\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456861 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[39\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456861 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[39\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456861 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[39\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456862 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[39\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456863 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[39\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456863 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[39\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456863 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[39\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456863 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[39\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456863 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[39\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456863 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[39\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456864 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[39\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456864 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[39\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456864 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[39\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456864 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[39\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456864 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[39\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456864 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[39\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456865 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[39\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456865 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[39\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456865 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[39\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456865 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[39\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456865 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[39\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456865 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[39\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456865 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[38\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456866 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[38\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456866 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[38\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456866 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[38\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456866 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[38\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456866 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[38\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456866 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[38\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456867 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[38\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456868 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[38\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456868 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[38\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456868 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[38\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456868 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[38\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456868 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[38\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456868 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[38\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456869 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[38\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456869 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[38\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456869 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[38\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456869 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[38\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456869 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[38\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456869 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[38\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456870 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[38\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456870 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[38\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456870 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[38\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456870 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[38\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456870 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[38\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456870 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[38\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456871 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[38\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456871 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[38\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456871 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[38\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456871 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[38\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456871 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[38\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456871 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[38\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456872 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[37\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456872 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[37\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456872 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[37\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456872 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[37\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456872 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[37\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456872 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[37\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456873 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[37\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456873 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[37\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456873 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[37\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456873 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[37\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456873 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[37\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456873 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[37\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456874 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[37\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456874 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[37\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456874 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[37\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456874 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[37\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456874 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[37\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456874 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[37\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456875 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[37\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456875 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[37\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456875 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[37\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456875 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[37\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456875 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[37\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456875 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[37\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456876 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[37\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456877 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[37\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456877 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[37\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456877 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[37\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456877 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[37\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456877 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[37\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456877 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[37\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456878 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[37\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456878 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[36\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456878 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[36\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456878 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[36\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456878 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[36\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456878 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[36\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456879 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[36\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456879 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[36\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456879 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[36\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456879 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[36\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456879 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[36\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456879 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[36\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456880 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[36\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456880 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[36\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456880 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[36\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456880 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[36\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456880 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[36\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456880 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[36\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456881 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[36\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456881 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[36\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456881 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[36\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456881 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[36\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456881 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[36\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456881 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[36\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456882 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[36\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456882 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[36\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456882 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[36\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456882 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[36\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456882 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[36\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456882 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[36\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456884 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[36\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456884 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[36\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456884 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[36\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456884 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[35\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456884 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[35\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456884 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[35\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456885 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[35\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456885 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[35\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456885 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[35\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456885 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[35\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456885 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[35\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456885 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[35\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456886 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[35\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456886 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[35\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456886 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[35\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456886 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[35\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456886 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[35\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456886 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[35\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456887 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[35\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456887 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[35\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456887 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[35\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456887 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[35\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456887 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[35\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456887 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[35\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456888 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[35\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456888 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[35\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456888 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[35\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456888 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[35\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456888 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[35\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456888 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[35\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456889 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[35\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456889 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[35\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456889 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[35\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456889 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[35\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456889 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[35\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456889 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[34\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456889 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[34\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456889 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[34\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456890 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[34\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456890 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[34\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456890 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[34\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456890 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[34\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456890 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[34\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456890 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[34\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456890 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[34\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456891 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[34\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456892 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[34\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456892 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[34\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456892 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[34\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456892 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[34\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456892 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[34\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456892 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[34\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456892 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[34\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456893 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[34\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456893 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[34\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456893 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[34\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456893 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[34\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456893 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[34\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456893 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[34\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456893 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[34\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456894 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[34\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456894 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[34\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456894 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[34\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456894 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[34\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456894 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[34\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456894 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[34\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456894 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[34\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456895 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[33\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456895 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[33\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456895 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[33\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456895 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[33\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456895 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[33\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456895 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[33\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456896 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[33\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456896 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[33\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456896 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[33\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456896 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[33\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456896 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[33\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456896 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[33\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456896 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[33\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456896 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[33\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456897 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[33\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456897 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[33\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456897 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[33\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456897 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[33\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456897 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[33\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456897 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[33\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456898 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[33\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456898 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[33\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456898 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[33\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456898 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[33\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456898 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[33\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456898 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[33\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456898 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[33\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456899 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[33\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456899 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[33\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456899 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[33\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456899 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[33\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456900 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[33\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456900 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[32\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456900 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[32\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456900 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[32\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456900 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[32\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456900 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[32\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456901 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[32\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456902 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[32\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456902 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[32\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456902 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[32\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456902 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[32\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456902 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[32\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456902 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[32\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456903 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[32\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456903 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[32\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456903 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[32\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456903 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[32\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456903 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[32\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456903 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[32\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456903 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[32\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456904 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[32\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456904 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[32\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456904 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[32\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456904 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[32\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456904 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[32\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456904 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[32\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456904 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[32\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456904 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[32\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456905 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[32\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456905 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[32\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456905 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[32\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456905 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[32\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456905 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[32\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456905 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[31\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456906 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[31\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456906 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[31\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456906 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[31\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456906 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[31\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456906 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[31\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456906 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[31\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456906 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[31\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456906 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[31\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456907 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[31\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456907 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[31\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456907 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[31\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456907 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[31\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456907 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[31\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456907 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[31\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456908 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[31\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456909 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[31\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456909 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[31\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456909 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[31\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456909 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[31\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456909 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[31\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456910 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[31\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456910 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[31\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456910 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[31\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456910 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[31\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456910 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[31\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456910 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[31\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456911 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[31\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456911 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[31\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456911 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[31\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456911 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[31\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456911 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[31\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456912 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[30\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456912 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[30\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456912 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[30\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456912 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[30\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456912 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[30\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456912 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[30\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456913 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[30\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456913 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[30\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456913 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[30\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456913 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[30\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456913 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[30\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456913 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[30\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456913 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[30\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456913 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[30\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456914 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[30\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456914 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[30\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456914 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[30\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456914 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[30\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456914 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[30\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456914 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[30\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456914 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[30\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456915 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[30\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456915 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[30\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456915 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[30\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456915 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[30\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456915 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[30\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456915 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[30\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456916 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[30\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456916 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[30\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456916 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[30\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456916 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[30\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456916 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[30\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456916 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[29\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456916 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[29\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456918 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[29\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456918 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[29\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456918 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[29\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456918 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[29\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456918 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[29\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456918 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[29\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456918 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[29\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456919 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[29\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456919 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[29\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456919 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[29\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456919 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[29\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456919 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[29\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456919 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[29\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456920 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[29\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456920 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[29\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456920 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[29\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456920 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[29\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456920 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[29\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456920 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[29\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456921 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[29\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456921 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[29\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456921 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[29\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456921 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[29\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456921 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[29\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456921 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[29\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456921 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[29\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456921 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[29\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456922 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[29\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456922 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[29\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456922 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[29\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456922 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[28\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456922 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[28\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456922 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[28\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456922 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[28\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456922 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[28\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456923 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[28\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456923 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[28\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456923 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[28\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456923 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[28\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456923 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[28\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456923 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[28\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456923 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[28\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456925 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[28\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456925 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[28\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456925 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[28\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456925 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[28\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456925 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[28\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456925 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[28\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456925 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[28\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456926 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[28\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456926 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[28\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456926 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[28\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456926 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[28\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456926 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[28\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456926 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[28\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456927 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[28\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456927 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[28\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456927 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[28\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456927 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[28\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456927 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[28\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456927 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[28\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456927 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[28\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456927 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[27\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456928 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[27\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456928 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[27\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456928 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[27\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456928 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[27\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456928 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[27\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456928 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[27\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456929 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[27\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456929 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[27\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456929 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[27\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456929 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[27\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456929 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[27\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456929 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[27\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456929 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[27\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456930 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[27\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456930 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[27\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456931 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[27\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456931 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[27\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456931 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[27\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456931 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[27\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456931 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[27\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456931 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[27\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456931 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[27\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456931 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[27\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456932 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[27\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456932 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[27\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456932 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[27\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456932 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[27\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456933 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[27\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456933 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[27\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456933 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[27\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456933 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[27\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456933 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[26\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456933 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[26\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456933 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[26\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456934 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[26\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456934 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[26\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456934 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[26\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456934 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[26\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456934 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[26\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456934 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[26\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456934 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[26\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456935 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[26\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456935 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[26\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456935 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[26\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456935 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[26\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456935 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[26\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456935 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[26\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456936 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[26\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456936 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[26\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456936 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[26\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456936 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[26\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456937 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[26\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456937 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[26\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456937 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[26\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456937 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[26\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456937 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[26\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456938 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[26\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456938 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[26\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456938 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[26\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456938 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[26\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456938 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[26\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456938 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[26\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456939 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[26\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456939 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[25\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456939 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[25\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456939 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[25\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456939 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[25\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456939 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[25\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456939 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[25\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456940 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[25\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456940 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[25\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456940 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[25\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456940 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[25\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456940 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[25\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456940 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[25\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456940 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[25\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456940 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[25\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456941 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[25\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456941 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[25\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456941 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[25\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456941 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[25\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456941 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[25\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456941 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[25\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456942 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[25\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456942 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[25\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456942 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[25\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456942 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[25\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456942 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[25\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456942 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[25\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456942 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[25\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456943 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[25\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456944 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[25\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456944 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[25\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456944 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[25\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456944 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[25\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456944 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[24\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456944 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[24\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456945 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[24\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456945 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[24\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456945 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[24\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456945 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[24\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456945 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[24\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456945 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[24\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456945 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[24\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456945 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[24\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456946 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[24\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456946 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[24\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456946 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[24\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456946 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[24\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456946 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[24\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456947 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[24\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456947 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[24\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456947 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[24\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456948 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[24\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456948 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[24\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456948 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[24\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456948 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[24\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456948 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[24\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456949 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[24\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456949 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[24\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456949 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[24\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456949 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[24\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456949 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[24\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456949 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[24\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456950 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[24\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456950 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[24\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456950 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[24\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456950 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[23\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456950 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[23\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456951 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[23\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456951 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[23\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456951 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[23\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456951 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[23\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456951 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[23\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456951 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[23\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456952 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[23\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456952 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[23\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456952 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[23\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456952 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[23\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456952 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[23\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456953 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[23\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456953 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[23\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456953 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[23\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456953 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[23\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456953 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[23\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456953 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[23\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456954 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[23\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456954 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[23\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456954 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[23\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456954 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[23\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456954 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[23\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456954 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[23\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456954 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[23\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456955 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[23\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456955 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[23\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456956 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[23\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456956 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[23\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456956 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[23\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456956 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[23\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456956 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[22\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456956 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[22\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456956 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[22\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456957 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[22\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456957 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[22\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456957 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[22\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456957 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[22\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456957 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[22\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456957 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[22\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456958 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[22\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456958 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[22\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456958 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[22\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456958 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[22\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456958 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[22\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456958 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[22\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456958 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[22\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456959 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[22\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456959 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[22\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456959 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[22\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456959 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[22\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456959 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[22\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456959 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[22\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456959 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[22\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456960 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[22\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456960 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[22\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456960 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[22\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456960 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[22\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456960 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[22\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456960 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[22\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456960 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[22\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456961 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[22\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456961 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[22\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456961 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[21\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456961 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[21\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456961 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[21\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456962 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[21\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456962 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[21\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456962 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[21\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456963 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[21\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456963 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[21\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456963 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[21\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456963 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[21\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456963 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[21\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456964 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[21\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456964 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[21\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456964 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[21\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456964 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[21\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456964 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[21\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456964 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[21\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456965 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[21\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456965 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[21\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456965 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[21\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456965 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[21\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456966 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[21\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456966 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[21\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456966 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[21\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456966 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[21\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456966 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[21\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456966 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[21\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456966 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[21\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456967 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[21\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456967 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[21\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456967 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[21\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456967 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[21\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456967 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[20\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456967 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[20\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456968 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[20\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456968 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[20\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456968 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[20\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456968 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[20\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456968 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[20\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456968 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[20\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456969 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[20\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456969 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[20\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456969 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[20\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456969 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[20\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456969 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[20\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456969 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[20\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456969 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[20\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456970 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[20\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456970 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[20\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456970 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[20\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456970 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[20\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456970 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[20\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456970 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[20\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456971 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[20\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456972 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[20\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456972 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[20\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456972 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[20\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456972 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[20\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456972 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[20\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456972 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[20\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456973 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[20\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456973 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[20\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456973 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[20\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456973 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[20\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456973 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[19\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456973 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[19\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456974 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[19\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456974 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[19\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456974 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[19\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456974 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[19\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456974 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[19\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456974 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[19\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456974 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[19\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456975 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[19\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456975 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[19\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456975 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[19\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456975 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[19\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456975 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[19\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456975 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[19\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456975 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[19\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456976 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[19\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456976 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[19\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456976 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[19\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456976 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[19\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456976 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[19\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456976 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[19\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456977 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[19\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456977 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[19\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456977 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[19\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456977 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[19\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456977 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[19\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456978 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[19\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456978 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[19\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456978 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[19\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456978 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[19\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456979 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[19\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456979 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[18\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456979 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[18\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456979 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[18\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456979 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[18\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456979 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[18\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456980 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[18\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456980 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[18\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456980 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[18\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456980 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[18\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456980 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[18\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456980 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[18\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456980 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[18\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456981 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[18\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456981 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[18\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456981 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[18\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456981 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[18\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456981 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[18\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456981 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[18\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456982 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[18\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456982 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[18\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456982 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[18\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456982 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[18\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456982 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[18\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456982 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[18\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456983 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[18\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456984 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[18\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456984 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[18\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456984 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[18\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456984 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[18\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456984 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[18\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456984 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[18\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456985 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[18\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456985 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[17\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456985 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[17\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456985 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[17\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456985 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[17\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456985 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[17\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456986 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[17\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456986 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[17\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456986 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[17\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456986 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[17\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456986 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[17\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456986 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[17\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456986 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[17\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456987 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[17\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456987 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[17\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456987 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[17\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456987 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[17\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456987 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[17\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456987 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[17\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456988 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[17\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456988 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[17\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456988 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[17\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456988 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[17\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456988 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[17\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456988 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[17\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456988 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[17\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456989 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[17\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456989 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[17\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456989 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[17\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456989 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[17\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456989 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[17\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456989 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[17\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456990 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[17\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456991 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[16\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456991 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[16\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456991 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[16\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456991 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[16\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456991 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[16\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456991 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[16\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456992 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[16\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456992 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[16\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456992 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[16\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456992 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[16\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456992 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[16\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456992 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[16\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456993 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[16\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456993 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[16\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456993 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[16\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456993 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[16\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456993 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[16\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456994 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[16\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456994 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[16\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456994 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[16\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456994 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[16\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456994 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[16\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456994 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[16\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456994 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[16\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456995 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[16\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456995 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[16\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456995 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[16\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456995 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[16\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456995 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[16\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456995 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[16\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456996 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[16\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456996 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[16\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456996 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[15\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456996 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[15\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456996 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[15\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456997 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[15\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456998 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[15\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456998 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[15\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456998 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[15\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456998 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[15\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456998 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[15\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456998 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[15\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456999 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[15\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456999 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[15\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456999 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[15\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456999 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[15\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456999 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[15\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456999 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[15\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107456999 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[15\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457000 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[15\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457000 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[15\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457000 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[15\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457000 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[15\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457000 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[15\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457000 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[15\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457001 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[15\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457001 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[15\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457001 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[15\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457001 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[15\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457001 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[15\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457001 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[15\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457001 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[15\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457002 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[15\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457002 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[15\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457002 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[14\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457002 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[14\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457002 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[14\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457002 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[14\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457003 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[14\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457003 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[14\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457003 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[14\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457003 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[14\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457003 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[14\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457003 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[14\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457005 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[14\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457005 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[14\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457005 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[14\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457005 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[14\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457005 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[14\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457005 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[14\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457006 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[14\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457006 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[14\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457006 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[14\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457006 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[14\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457006 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[14\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457007 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[14\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457007 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[14\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457007 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[14\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457007 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[14\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457008 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[14\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457008 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[14\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457008 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[14\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457008 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[14\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457008 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[14\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457008 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[14\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457008 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[14\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457009 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[13\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457009 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[13\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457009 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[13\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457009 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[13\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457009 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[13\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457009 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[13\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457009 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[13\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457010 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[13\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457010 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[13\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457010 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[13\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457010 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[13\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457010 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[13\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457011 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[13\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457011 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[13\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457011 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[13\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457012 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[13\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457012 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[13\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457012 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[13\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457014 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[13\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457014 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[13\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457014 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[13\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457014 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[13\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457015 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[13\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457015 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[13\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457015 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[13\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457015 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[13\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457015 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[13\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457016 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[13\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457016 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[13\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457016 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[13\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457016 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[13\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457017 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[13\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457017 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[12\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457017 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[12\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457017 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[12\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457017 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[12\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457018 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[12\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457018 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[12\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457018 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[12\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457018 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[12\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457018 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[12\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457018 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[12\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457018 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[12\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457018 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[12\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457019 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[12\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457019 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[12\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457019 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[12\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457019 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[12\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457019 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[12\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457020 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[12\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457020 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[12\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457020 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[12\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457021 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[12\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457021 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[12\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457021 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[12\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457021 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[12\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457021 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[12\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457021 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[12\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457022 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[12\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457022 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[12\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457022 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[12\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457022 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[12\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457022 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[12\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457022 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[12\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457022 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[11\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457024 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[11\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457024 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[11\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457024 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[11\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457024 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[11\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457024 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[11\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457024 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[11\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457025 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[11\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457025 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[11\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457025 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[11\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457025 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[11\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457025 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[11\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457025 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[11\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457025 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[11\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457026 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[11\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457026 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[11\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457026 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[11\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457026 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[11\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457026 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[11\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457026 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[11\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457027 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[11\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457027 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[11\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457027 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[11\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457027 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[11\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457027 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[11\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457028 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[11\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457028 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[11\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457028 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[11\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457028 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[11\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457028 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[11\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457028 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[11\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457029 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[11\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457029 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[10\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457029 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[10\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457030 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[10\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457030 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[10\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457030 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[10\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457030 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[10\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457030 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[10\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457031 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[10\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457031 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[10\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457031 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[10\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457031 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[10\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457031 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[10\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457032 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[10\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457032 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[10\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457032 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[10\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457032 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[10\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457032 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[10\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457032 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[10\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457032 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[10\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457033 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[10\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457033 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[10\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457033 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[10\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457033 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[10\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457033 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[10\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457034 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[10\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457035 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[10\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457035 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[10\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457035 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[10\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457035 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[10\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457035 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[10\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457035 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[10\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457036 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[10\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457036 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[9\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457036 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[9\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457036 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[9\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457036 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[9\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457036 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[9\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457037 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[9\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457037 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[9\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457037 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[9\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457037 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[9\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457037 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[9\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457037 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[9\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457038 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[9\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457038 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[9\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457038 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[9\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457038 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[9\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457038 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[9\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457039 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[9\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457039 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[9\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457039 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[9\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457039 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[9\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457040 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[9\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457040 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[9\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457040 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[9\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457040 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[9\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457040 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[9\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457041 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[9\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457041 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[9\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457041 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[9\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457041 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[9\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457041 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[9\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457041 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[9\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457041 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[9\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457042 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[8\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457042 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[8\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457042 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[8\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457042 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[8\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457042 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[8\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457043 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[8\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457044 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[8\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457044 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[8\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457044 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[8\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457044 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[8\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457044 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[8\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457044 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[8\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457045 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[8\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457045 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[8\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457045 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[8\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457045 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[8\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457045 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[8\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457046 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[8\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457046 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[8\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457046 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[8\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457046 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[8\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457046 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[8\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457046 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[8\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457046 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[8\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457047 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[8\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457047 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[8\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457047 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[8\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457047 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[8\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457047 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[8\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457048 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[8\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457048 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[8\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457048 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[8\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457048 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[7\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457048 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[7\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457048 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[7\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457048 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[7\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457049 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[7\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457049 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[7\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457049 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[7\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457049 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[7\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457049 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[7\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457050 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[7\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457050 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[7\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457050 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[7\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457050 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[7\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457050 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[7\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457050 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[7\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457050 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[7\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457051 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[7\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457051 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[7\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457051 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[7\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457051 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[7\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457051 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[7\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457051 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[7\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457053 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[7\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457053 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[7\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457053 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[7\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457053 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[7\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457053 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[7\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457053 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[7\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457054 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[7\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457054 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[7\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457054 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[7\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457054 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[7\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457054 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[6\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457055 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[6\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457055 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[6\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457055 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[6\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457055 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[6\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457055 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[6\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457055 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[6\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457055 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[6\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457056 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[6\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457056 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[6\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457056 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[6\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457056 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[6\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457056 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[6\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457057 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[6\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457057 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[6\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457057 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[6\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457057 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[6\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457057 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[6\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457057 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[6\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457057 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[6\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457058 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[6\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457058 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[6\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457058 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[6\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457058 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[6\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457058 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[6\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457059 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[6\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457059 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[6\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457059 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[6\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457059 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[6\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457059 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[6\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457059 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[6\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457059 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[6\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457060 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[5\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457060 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[5\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457060 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[5\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457060 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[5\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457060 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[5\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457062 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[5\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457062 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[5\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457062 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[5\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457062 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[5\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457062 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[5\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457062 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[5\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457063 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[5\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457063 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[5\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457063 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[5\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457063 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[5\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457063 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[5\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457064 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[5\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457064 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[5\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457064 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[5\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457064 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[5\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457064 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[5\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457064 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[5\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457064 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[5\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457065 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[5\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457065 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[5\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457065 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[5\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457065 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[5\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457065 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[5\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457065 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[5\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457066 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[5\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457066 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[5\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457066 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[5\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457066 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[4\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457066 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[4\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457066 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[4\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457067 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[4\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457067 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[4\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457067 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[4\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457067 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[4\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457067 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[4\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457068 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[4\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457068 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[4\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457068 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[4\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457068 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[4\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457069 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[4\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457069 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[4\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457069 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[4\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457070 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[4\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457070 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[4\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457070 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[4\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457071 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[4\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457072 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[4\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457072 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[4\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457072 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[4\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457072 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[4\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457072 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[4\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457072 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[4\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457073 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[4\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457073 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[4\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457073 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[4\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457073 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[4\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457073 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[4\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457073 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[4\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457074 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[4\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457074 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[3\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457074 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[3\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457074 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[3\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457074 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[3\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457074 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[3\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457074 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[3\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457075 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[3\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457075 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[3\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457075 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[3\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457075 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[3\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457075 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[3\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457075 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[3\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457076 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[3\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457076 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[3\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457076 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[3\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457076 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[3\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457076 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[3\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457077 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[3\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457077 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[3\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457077 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[3\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457077 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[3\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457077 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[3\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457077 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[3\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457077 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[3\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457079 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[3\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457079 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[3\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457079 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[3\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457079 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[3\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457079 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[3\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457079 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[3\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457080 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[3\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457080 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[3\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457080 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[2\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457080 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[2\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457080 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[2\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457081 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[2\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457081 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[2\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457081 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[2\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457081 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[2\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457081 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[2\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457081 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[2\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457082 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[2\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457082 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[2\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457082 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[2\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457082 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[2\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457082 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[2\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457082 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[2\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457083 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[2\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457083 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[2\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457083 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[2\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457083 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[2\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457083 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[2\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457083 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[2\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457083 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[2\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457084 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[2\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457084 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[2\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457084 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[2\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457084 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[2\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457084 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[2\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457085 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[2\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457085 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[2\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457085 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[2\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457085 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[2\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457085 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[2\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457085 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[1\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457086 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[1\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457087 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[1\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457087 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[1\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457087 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[1\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457087 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[1\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457087 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[1\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457088 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[1\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457088 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[1\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457088 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[1\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457088 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[1\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457088 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[1\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457088 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[1\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457088 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[1\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457089 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[1\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457089 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[1\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457089 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[1\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457089 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[1\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457089 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[1\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457090 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[1\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457090 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[1\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457090 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[1\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457090 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[1\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457090 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[1\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457090 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[1\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457091 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[1\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457091 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[1\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457091 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[1\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457091 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[1\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457091 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[1\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457091 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[1\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457092 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[1\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457092 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[0\] Memory.v(17) " "Inferred latch for \"memory\[0\]\[0\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457092 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[1\] Memory.v(17) " "Inferred latch for \"memory\[0\]\[1\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457092 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[2\] Memory.v(17) " "Inferred latch for \"memory\[0\]\[2\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457092 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[3\] Memory.v(17) " "Inferred latch for \"memory\[0\]\[3\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457092 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[4\] Memory.v(17) " "Inferred latch for \"memory\[0\]\[4\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457092 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[5\] Memory.v(17) " "Inferred latch for \"memory\[0\]\[5\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457093 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[6\] Memory.v(17) " "Inferred latch for \"memory\[0\]\[6\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457093 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[7\] Memory.v(17) " "Inferred latch for \"memory\[0\]\[7\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457093 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[8\] Memory.v(17) " "Inferred latch for \"memory\[0\]\[8\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457093 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[9\] Memory.v(17) " "Inferred latch for \"memory\[0\]\[9\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457093 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[10\] Memory.v(17) " "Inferred latch for \"memory\[0\]\[10\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457094 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[11\] Memory.v(17) " "Inferred latch for \"memory\[0\]\[11\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457095 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[12\] Memory.v(17) " "Inferred latch for \"memory\[0\]\[12\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457095 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[13\] Memory.v(17) " "Inferred latch for \"memory\[0\]\[13\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457095 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[14\] Memory.v(17) " "Inferred latch for \"memory\[0\]\[14\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457095 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[15\] Memory.v(17) " "Inferred latch for \"memory\[0\]\[15\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457095 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[16\] Memory.v(17) " "Inferred latch for \"memory\[0\]\[16\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457096 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[17\] Memory.v(17) " "Inferred latch for \"memory\[0\]\[17\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457096 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[18\] Memory.v(17) " "Inferred latch for \"memory\[0\]\[18\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457096 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[19\] Memory.v(17) " "Inferred latch for \"memory\[0\]\[19\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457096 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[20\] Memory.v(17) " "Inferred latch for \"memory\[0\]\[20\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457096 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[21\] Memory.v(17) " "Inferred latch for \"memory\[0\]\[21\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457096 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[22\] Memory.v(17) " "Inferred latch for \"memory\[0\]\[22\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457097 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[23\] Memory.v(17) " "Inferred latch for \"memory\[0\]\[23\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457097 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[24\] Memory.v(17) " "Inferred latch for \"memory\[0\]\[24\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457097 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[25\] Memory.v(17) " "Inferred latch for \"memory\[0\]\[25\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457097 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[26\] Memory.v(17) " "Inferred latch for \"memory\[0\]\[26\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457097 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[27\] Memory.v(17) " "Inferred latch for \"memory\[0\]\[27\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457097 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[28\] Memory.v(17) " "Inferred latch for \"memory\[0\]\[28\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457097 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[29\] Memory.v(17) " "Inferred latch for \"memory\[0\]\[29\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457098 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[30\] Memory.v(17) " "Inferred latch for \"memory\[0\]\[30\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457098 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[31\] Memory.v(17) " "Inferred latch for \"memory\[0\]\[31\]\" at Memory.v(17)" {  } { { "Memory.v" "" { Text "C:/University/CA Lab/ARM-main/Memory.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683107457098 "|Altera|ARM:AR|MEM_Stage:mem_st|memory:DM"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ARM:AR\|MEM_Stage:mem_st\|memory:DM " "Can't elaborate user hierarchy \"ARM:AR\|MEM_Stage:mem_st\|memory:DM\"" {  } { { "MEM_Stage.v" "DM" { Text "C:/University/CA Lab/ARM-main/MEM_Stage.v" 26 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683107457180 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 74 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 74 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4601 " "Peak virtual memory: 4601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1683107457731 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 03 14:20:57 2023 " "Processing ended: Wed May 03 14:20:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1683107457731 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1683107457731 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1683107457731 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1683107457731 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 74 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 74 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1683107458597 ""}
