
<html><head><title>Verilog-AMS Wreal Examples</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668827" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Digital-centric Mixed-signal Verification methodology that enables top-level verification at digital speed." />
<meta name="DocTitle" content="Real Number Modeling Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Verilog-AMS Wreal Examples" />
<meta name="Keywords" content="Verilog-AMS Wreal Examples" />
<meta name="topic_type" content="reference" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Digital Mixed Signal,Analog Mixed-Signal," />
<meta name="prod_subfeature" content="Wreal/Real Nets,RNM," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="wreal" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668827" />
<meta name="NextFile" content="Advanced_Wreal_Modeling_Features.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Real_Net_Declarations.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Real Number Modeling Guide -- Verilog-AMS Wreal Examples" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="wreal2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="wrealTOC.html">Contents</a></li><li><a class="prev" href="Real_Net_Declarations.html" title="Real_Net_Declarations">Real_Net_Declarations</a></li><li style="float: right;"><a class="viewPrint" href="wreal.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Advanced_Wreal_Modeling_Features.html" title="Advanced_Wreal_Modeling_Features">Advanced_Wreal_Modeling_Featur ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Real Number Modeling Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Verilog-AMS Wreal Examples</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p>In Verilog-AMS, the concept of a truly real-valued net/wire was introduced, called <code>wreal</code> &#8211; a real valued wire. These nets represent a real-valued physical connection between structural entities. The examples listed shows how a real-valued net can be used instead of a bit vector used in a traditional Verilog representation.</p>
<h3 id="VerilogAMSWrealExamples-Example1Example1"><span class="confluence-anchor-link" id="VerilogAMSWrealExamples-Example1"></span>Example 1</h3>

<p>The following is an example of using the&#160;bit vector representation (for example, 64-bit vector) in traditional Verilog.</p>

<p><code>
module top();</code><br /><code>&#160; &#160; wire [63:0] bitvector;</code><br /><code>&#160; &#160; source I1 (bitvector);</code><br /><code>&#160; &#160; sink I2 (bitvector);</code><br /><code>endmodule</code></p>

<p><code>module source(r);</code><br /><code>&#160; &#160; output r;</code><br /><code>&#160; &#160; wire [63:0] r;</code><br /><code>&#160; &#160; real        realnumber;</code><br /><code>&#160; &#160; reg [63:0]  bitvector;</code><br /><code>&#160; &#160; initial begin</code><br /><code>&#160; &#160; &#160; while (realnumber &lt; 10.0) begin</code><br /><code>&#160; &#160; &#160; &#160; #1 realnumber = realnumber + 0.1;</code><br /><code>&#160; &#160; &#160; &#160; bitvector =  $realtobits(realnumber);</code><br /><code>&#160; &#160; &#160; end</code><br /><code>&#160; &#160; &#160; $stop;</code><br /><code>&#160; &#160; end</code><br /><code>&#160; &#160; assign r = bitvector;</code><br /><code>endmodule // send</code></p>

<p><code>module sink(r);</code><br /><code>&#160; &#160; input r;</code><br /><code>&#160; &#160; real  realnumber;</code><br /><code>&#160; &#160; wire [63:0] r;</code><br /><code>&#160; &#160; &#160; always @(r) begin</code><br /><code>&#160; &#160; &#160; realnumber =  $bitstoreal(r) ;</code><br /><code>&#160; &#160; &#160; $display(&quot; real value = %f \n&quot;, realnumber);</code><br /><code>&#160; &#160; end</code><br /><code>endmodule</code></p>
<h3 id="VerilogAMSWrealExamples-Example2Example2"><span class="confluence-anchor-link" id="VerilogAMSWrealExamples-Example2"></span>Example 2</h3>

<p>The following example illustrates the same connection between the blocks <code>source</code> and <code>sink</code> as we saw in the previous one. However, there is no type conversion needed and the connecting wire is a scalar value.</p>

<p><code>
`include &quot;disciplines.h&quot;</code></p>

<p><code>module top();</code><br /><code>&#160; &#160; wreal real_wire;</code><br /><code>&#160; &#160; source I1  (real_wire);</code><br /><code>&#160; &#160; sink   I2  (real_wire);</code><br /><code>endmodule</code></p>

<p><code>
module source(r);</code><br /><code>&#160; &#160; output r;</code><br /><code>&#160; &#160; wreal  r;</code><br /><code>&#160; &#160; real  realnumber;</code><br /><code>&#160; &#160; initial begin</code><br /><code>&#160; &#160; &#160; while (realnumber &lt; 10.0) begin</code><br /><code>&#160; &#160; &#160; &#160; #1 realnumber = realnumber + 0.1;</code><br /><code>&#160; &#160; &#160; end</code><br /><code>&#160; &#160; &#160; $stop;</code><br /><code>&#160; &#160; end</code><br /><code>&#160; &#160; assign r = realnumber;</code><br /><code>endmodule // send</code></p>

<p><code>
module sink(r);</code><br /><code>&#160; &#160; input r;</code><br /><code>&#160; &#160; wreal r;</code><br /><code>&#160; &#160; always @(r) begin</code><br /><code>&#160; &#160; &#160; $display(&quot; real value = %f \n&quot;, r);</code><br /><code>&#160; &#160; end</code><br /><code>endmodule</code></p>
<h3 id="VerilogAMSWrealExamples-Example3">Example 3</h3>

<p>The following example illustrates the use of a <code>real</code> wire type as <code>in</code> input port of a voltage-controlled oscillator (VCO). The real value&#160;<code>vin</code>&#160;is used in an&#160;<code>always</code>&#160;block. This is possible due to the event-based nature of a wreal net&#8212;calculating the output frequency of the VCO.</p>

<p><code>
&#8216;include &quot;disciplines.vams&quot;</code></p>

<p><code>
&#8216;timescale 1s/1ps</code></p>

<p><code>
module top ();</code><br /><code>&#160; &#160; wreal w_in;</code><br /><code>&#160; &#160; real r_in;</code><br /><code>&#160; &#160; vco vco(w_in, clk);</code><br /><code>&#160; &#160; always begin</code><br /><code>&#160; &#160; &#160; r_in = 1.0;</code><br /><code>&#160; &#160; &#160; #10 r_in = 1.2;</code><br /><code>&#160; &#160; &#160; #10 r_in = 0.2;</code><br /><code>&#160; &#160; &#160; #10 r_in = -0.2;</code><br /><code>&#160; &#160; &#160; #10 r_in = 1.345;</code><br /><code>&#160; &#160; &#160; #10 $finish;</code><br /><code>end&#160; &#160;&#160;</code><br /><code>assign w_in = r_in;</code><br /><code>endmodule</code></p>

<p><code>module vco(vin, clk);</code><br /><code>&#160; &#160; input vin;</code><br /><code>&#160; &#160; wreal vin;</code><br /><code>&#160; &#160; output clk;</code><br /><code>&#160; &#160; parameter real center_freq=1.0e9; // freq in HZ</code><br /><code>&#160; &#160; parameter real vco_gain=1.0e9; // freq gain in </code><br /><code>&#160;&#160; &#160;real freq=center_freq;</code><br /><code>&#160; &#160; real clk_delay= 1.0/(2*center_freq) ;</code><br /><code>&#160; &#160; reg clk=1&#39;b0;</code><br /><code>&#160; &#160; always @(vin)begin</code><br /><code>&#160; &#160; &#160; freq = center_freq + vco_gain*vin;</code><br /><code>&#160; &#160; &#160; clk_delay = 1.0/(2*freq);</code><br /><code>&#160; &#160; end</code><br /><code>&#160; &#160; always #clk_delay clk = ~clk;</code><br /><code>endmodule</code></p>
<h4 id="VerilogAMSWrealExamples-RelatedTopics">Related Topics</h4>
<ul><li><a href="Verilog-AMS_Real_Number_Modeling.html">Verilog-AMS Real Number Modeling</a></li><li><a href="Advanced_Wreal_Modeling_Features.html">Advanced Wreal Modeling Features</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Real_Net_Declarations.html" id="prev" title="Real_Net_Declarations">Real_Net_Declarations</a></em></b><b><em><a href="Advanced_Wreal_Modeling_Features.html" id="nex" title="Advanced_Wreal_Modeling_Features">Advanced_Wreal_Modeling_Featur ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>