$date
	Fri Aug  4 04:17:30 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module test_MULTI $end
$var wire 1 ! S $end
$var wire 1 " C2 $end
$var wire 1 # C1 $end
$var reg 1 $ E0 $end
$var reg 1 % E1 $end
$var reg 1 & E10 $end
$var reg 1 ' E11 $end
$var reg 1 ( E12 $end
$var reg 1 ) E13 $end
$var reg 1 * E14 $end
$var reg 1 + E15 $end
$var reg 1 , E2 $end
$var reg 1 - E3 $end
$var reg 1 . E4 $end
$var reg 1 / E5 $end
$var reg 1 0 E6 $end
$var reg 1 1 E7 $end
$var reg 1 2 E8 $end
$var reg 1 3 E9 $end
$var reg 1 4 sel0 $end
$var reg 1 5 sel1 $end
$var reg 1 6 sel2 $end
$var reg 1 7 sel3 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#100
0!
0"
06
05
04
17
0$
#200
1!
1"
1$
#300
0!
0"
16
0%
#400
1!
1"
1%
#500
0!
0"
06
15
0,
#600
1!
1"
1,
#700
0!
0"
16
0-
#800
1!
1"
1-
#900
0!
0"
06
05
14
0.
#1000
1!
1"
1.
#1100
0!
0"
16
0/
#1200
1!
1"
1/
#1300
0!
0"
06
15
00
#1400
1!
1"
10
#1500
0!
0"
16
01
#1600
1!
1"
11
#1700
0!
0#
06
05
04
07
02
#1800
1!
1#
12
#1900
0!
0#
16
03
#2000
1!
1#
13
#2100
0!
0#
06
15
0&
#2200
1!
1#
1&
#2300
0!
0#
16
0'
#2400
1!
1#
1'
#2500
0!
0#
06
05
14
0(
#2600
1!
1#
1(
#2700
0!
0#
16
0)
#2800
1!
1#
1)
#2900
0!
0#
06
15
0*
#3000
1!
1#
1*
#3100
0!
0#
16
0+
