   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"ADC.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.NVIC_EnableIRQ,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	NVIC_EnableIRQ:
  26              	.LFB108:
  27              		.file 1 "/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h"
   1:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /**************************************************************************//**
   2:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  * @file     core_cm4.h
   3:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  * @version  V4.30
   5:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  * @date     20. October 2015
   6:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  ******************************************************************************/
   7:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
   9:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****    All rights reserved.
  10:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  11:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  12:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****    - Redistributions of source code must retain the above copyright
  13:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  14:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  15:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  16:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****      documentation and/or other materials provided with the distribution.
  17:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****      to endorse or promote products derived from this software without
  19:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****      specific prior written permission.
  20:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****    *
  21:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****    ---------------------------------------------------------------------------*/
  33:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
  34:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
  35:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #if   defined ( __ICCARM__ )
  36:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  39:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #endif
  40:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
  41:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  42:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  43:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
  44:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #include <stdint.h>
  45:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
  46:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #ifdef __cplusplus
  47:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  extern "C" {
  48:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #endif
  49:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
  50:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /**
  51:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
  54:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  56:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
  57:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****      Unions are used for effective representation of core registers.
  59:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
  60:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  62:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  */
  63:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
  64:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
  65:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /*******************************************************************************
  66:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  *                 CMSIS definitions
  67:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  ******************************************************************************/
  68:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /**
  69:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \ingroup Cortex_M4
  70:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   @{
  71:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  */
  72:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
  73:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /*  CMSIS CM4 definitions */
  74:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  77:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
  79:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define __CORTEX_M                (0x04U)                                      /*!< Cortex-M Core *
  80:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
  81:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
  82:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #if   defined ( __CC_ARM )
  83:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  86:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
  87:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  89:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  91:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
  92:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #elif defined ( __GNUC__ )
  93:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static inline
  96:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
  97:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #elif defined ( __ICCARM__ )
  98:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static inline
 101:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 102:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #elif defined ( __TMS470__ )
 103:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static inline
 105:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 106:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #elif defined ( __TASKING__ )
 107:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static inline
 110:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 111:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #elif defined ( __CSMC__ )
 112:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #define __packed
 113:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #define __STATIC_INLINE  static inline
 116:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 117:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #else
 118:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #error Unknown compiler
 119:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #endif
 120:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 121:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
 123:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** */
 124:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #if defined ( __CC_ARM )
 125:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #if defined __TARGET_FPU_VFP
 126:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 127:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 128:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     #else
 129:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 131:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     #endif
 132:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #else
 133:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 134:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #endif
 135:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 136:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 137:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #if defined __ARM_PCS_VFP
 138:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 139:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 140:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     #else
 141:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 142:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 143:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     #endif
 144:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #else
 145:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 146:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #endif
 147:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 148:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #elif defined ( __GNUC__ )
 149:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 150:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 151:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 152:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     #else
 153:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 155:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     #endif
 156:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #else
 157:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 158:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #endif
 159:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 160:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #elif defined ( __ICCARM__ )
 161:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #if defined __ARMVFP__
 162:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 163:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 164:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     #else
 165:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 166:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 167:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     #endif
 168:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #else
 169:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 170:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #endif
 171:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 172:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #elif defined ( __TMS470__ )
 173:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 174:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 175:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 176:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     #else
 177:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 178:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 179:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     #endif
 180:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #else
 181:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 182:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #endif
 183:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 184:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #elif defined ( __TASKING__ )
 185:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #if defined __FPU_VFP__
 186:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 187:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 188:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     #else
 189:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 190:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 191:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     #endif
 192:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #else
 193:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 194:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #endif
 195:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 196:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #elif defined ( __CSMC__ )
 197:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 198:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 199:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****       #define __FPU_USED       1U
 200:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     #else
 201:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 202:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****       #define __FPU_USED       0U
 203:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     #endif
 204:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #else
 205:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     #define __FPU_USED         0U
 206:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #endif
 207:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 208:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #endif
 209:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 210:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 211:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 212:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #include "core_cmSimd.h"                 /* Compiler specific SIMD Intrinsics */
 213:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 214:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #ifdef __cplusplus
 215:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** }
 216:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #endif
 217:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 218:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 219:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 220:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #ifndef __CMSIS_GENERIC
 221:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 222:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 223:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 224:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 225:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #ifdef __cplusplus
 226:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  extern "C" {
 227:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #endif
 228:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 229:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* check device defines and use defaults */
 230:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 231:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #ifndef __CM4_REV
 232:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     #define __CM4_REV               0x0000U
 233:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 234:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #endif
 235:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 236:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #ifndef __FPU_PRESENT
 237:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     #define __FPU_PRESENT             0U
 238:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 239:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #endif
 240:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 241:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #ifndef __MPU_PRESENT
 242:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     #define __MPU_PRESENT             0U
 243:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 244:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #endif
 245:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 246:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 247:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     #define __NVIC_PRIO_BITS          4U
 248:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 249:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #endif
 250:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 251:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 252:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 253:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 254:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #endif
 255:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #endif
 256:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 257:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 258:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /**
 259:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 260:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 261:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 262:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     \li to specify the access to peripheral variables.
 263:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 264:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** */
 265:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #ifdef __cplusplus
 266:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 267:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #else
 268:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 269:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #endif
 270:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 271:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 272:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 273:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* following defines should be used for structure members */
 274:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 275:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 276:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 277:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 278:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /*@} end of group Cortex_M4 */
 279:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 280:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 281:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 282:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /*******************************************************************************
 283:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  *                 Register Abstraction
 284:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   Core Register contain:
 285:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   - Core Register
 286:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   - Core NVIC Register
 287:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   - Core SCB Register
 288:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   - Core SysTick Register
 289:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   - Core Debug Register
 290:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   - Core MPU Register
 291:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   - Core FPU Register
 292:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  ******************************************************************************/
 293:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /**
 294:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 295:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 296:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** */
 297:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 298:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /**
 299:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \ingroup    CMSIS_core_register
 300:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 301:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \brief      Core Register type definitions.
 302:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   @{
 303:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  */
 304:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 305:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /**
 306:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 307:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  */
 308:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** typedef union
 309:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** {
 310:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   struct
 311:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   {
 312:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 313:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 314:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 315:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 316:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 317:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 318:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 319:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 320:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 321:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 322:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** } APSR_Type;
 323:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 324:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* APSR Register Definitions */
 325:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 326:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 327:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 328:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 329:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 330:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 331:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 332:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 333:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 334:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 335:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 336:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 337:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 338:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 339:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 340:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 341:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 342:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 343:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 344:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /**
 345:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 346:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  */
 347:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** typedef union
 348:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** {
 349:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   struct
 350:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   {
 351:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 352:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 353:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 354:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 355:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** } IPSR_Type;
 356:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 357:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* IPSR Register Definitions */
 358:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 359:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 360:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 361:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 362:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /**
 363:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 364:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  */
 365:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** typedef union
 366:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** {
 367:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   struct
 368:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   {
 369:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 370:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 371:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 372:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 373:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 374:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 375:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 376:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 377:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 378:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 379:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 380:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 381:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 382:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** } xPSR_Type;
 383:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 384:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* xPSR Register Definitions */
 385:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 386:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 387:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 388:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 389:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 390:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 391:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 392:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 393:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 394:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 395:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 396:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 397:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 398:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 399:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 400:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 401:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 402:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 403:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 404:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 405:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 406:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 407:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 408:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 409:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 410:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 411:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 412:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 413:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /**
 414:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 415:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  */
 416:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** typedef union
 417:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** {
 418:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   struct
 419:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   {
 420:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 421:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 422:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 423:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 424:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 425:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 426:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** } CONTROL_Type;
 427:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 428:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* CONTROL Register Definitions */
 429:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 430:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 431:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 432:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 433:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 434:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 435:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 436:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 437:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 438:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /*@} end of group CMSIS_CORE */
 439:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 440:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 441:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /**
 442:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \ingroup    CMSIS_core_register
 443:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 444:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 445:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   @{
 446:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  */
 447:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 448:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /**
 449:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 450:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  */
 451:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** typedef struct
 452:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** {
 453:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 454:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****         uint32_t RESERVED0[24U];
 455:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 456:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****         uint32_t RSERVED1[24U];
 457:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 458:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****         uint32_t RESERVED2[24U];
 459:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 460:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****         uint32_t RESERVED3[24U];
 461:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 462:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****         uint32_t RESERVED4[56U];
 463:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 464:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****         uint32_t RESERVED5[644U];
 465:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 466:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** }  NVIC_Type;
 467:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 468:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 469:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 470:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 471:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 472:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 473:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 474:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 475:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /**
 476:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
 477:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 478:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 479:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   @{
 480:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  */
 481:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 482:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /**
 483:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 484:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  */
 485:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** typedef struct
 486:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** {
 487:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 488:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 489:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 490:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 491:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 492:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 493:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 494:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 495:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 496:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 497:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 498:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 499:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 500:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 501:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 502:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 503:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 504:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 505:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 506:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****         uint32_t RESERVED0[5U];
 507:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 508:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** } SCB_Type;
 509:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 510:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* SCB CPUID Register Definitions */
 511:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 512:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 513:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 514:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 515:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 516:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 517:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 518:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 519:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 520:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 521:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 522:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 523:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 524:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 525:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 526:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 527:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 528:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 529:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 530:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 531:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 532:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 533:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 534:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 535:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 536:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 537:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 538:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 539:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 540:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 541:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 542:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 543:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 544:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 545:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 546:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 547:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 548:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 549:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 550:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 551:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 552:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 553:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 554:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 555:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 556:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 557:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 558:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 559:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 560:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 561:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 562:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 563:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 564:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 565:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 566:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 567:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 568:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 569:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 570:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 571:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 572:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 573:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 574:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 575:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 576:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 577:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 578:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 579:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 580:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 581:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 582:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 583:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* SCB System Control Register Definitions */
 584:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 585:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 586:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 587:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 588:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 589:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 590:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 591:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 592:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 593:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 594:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 595:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 596:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 597:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 598:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 599:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 600:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 601:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 602:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 603:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 604:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 605:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 606:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 607:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 608:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 609:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 610:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 611:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 612:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 613:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 614:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 615:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 616:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 617:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 618:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 619:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 620:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 621:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 622:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 623:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 624:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 625:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 626:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 627:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 628:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 629:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 630:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 631:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 632:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 633:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 634:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 635:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 636:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 637:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 638:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 639:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 640:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 641:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 642:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 643:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 644:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 645:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 646:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 647:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 648:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 649:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 650:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 651:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 652:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 653:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 654:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 655:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 656:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 657:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 658:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 659:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 660:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 661:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 662:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 663:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 664:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 665:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 666:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 667:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 668:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 669:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 670:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 671:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 672:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 673:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 674:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 675:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 676:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 677:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 678:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 679:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 680:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 681:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 682:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 683:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 684:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 685:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 686:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 687:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 688:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 689:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 690:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 691:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /*@} end of group CMSIS_SCB */
 692:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 693:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 694:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /**
 695:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
 696:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 697:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 698:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   @{
 699:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  */
 700:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 701:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /**
 702:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 703:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  */
 704:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** typedef struct
 705:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** {
 706:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****         uint32_t RESERVED0[1U];
 707:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 708:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 709:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** } SCnSCB_Type;
 710:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 711:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 712:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 713:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 714:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 715:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* Auxiliary Control Register Definitions */
 716:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 717:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 718:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 719:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 720:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 721:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 722:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 723:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 724:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 725:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 726:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 727:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 728:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 729:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 730:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 731:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 732:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 733:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 734:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /**
 735:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
 736:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 737:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 738:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   @{
 739:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  */
 740:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 741:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /**
 742:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 743:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  */
 744:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** typedef struct
 745:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** {
 746:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 747:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 748:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 749:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 750:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** } SysTick_Type;
 751:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 752:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 753:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 754:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 755:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 756:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 757:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 758:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 759:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 760:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 761:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 762:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 763:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 764:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 765:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* SysTick Reload Register Definitions */
 766:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 767:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 768:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 769:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* SysTick Current Register Definitions */
 770:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 771:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 772:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 773:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* SysTick Calibration Register Definitions */
 774:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 775:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 776:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 777:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 778:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 779:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 780:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 781:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 782:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 783:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 784:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 785:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 786:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /**
 787:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
 788:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 789:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 790:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   @{
 791:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  */
 792:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 793:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /**
 794:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 795:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  */
 796:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** typedef struct
 797:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** {
 798:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __OM  union
 799:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   {
 800:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 801:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 802:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 803:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 804:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****         uint32_t RESERVED0[864U];
 805:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 806:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****         uint32_t RESERVED1[15U];
 807:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 808:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****         uint32_t RESERVED2[15U];
 809:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 810:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****         uint32_t RESERVED3[29U];
 811:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 812:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 813:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 814:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****         uint32_t RESERVED4[43U];
 815:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 816:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 817:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****         uint32_t RESERVED5[6U];
 818:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 819:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 820:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 821:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 822:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 823:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 824:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 825:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 826:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 827:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 828:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 829:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 830:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** } ITM_Type;
 831:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 832:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 833:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 834:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 835:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 836:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* ITM Trace Control Register Definitions */
 837:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 838:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 839:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 840:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 841:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 842:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 843:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 844:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 845:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 846:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 847:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 848:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 849:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 850:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 851:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 852:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 853:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 854:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 855:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 856:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 857:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 858:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 859:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 860:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 861:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 862:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 863:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 864:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* ITM Integration Write Register Definitions */
 865:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 866:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 867:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 868:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* ITM Integration Read Register Definitions */
 869:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 870:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 871:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 872:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 873:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 874:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 875:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 876:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* ITM Lock Status Register Definitions */
 877:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 878:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 879:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 880:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 881:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 882:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 883:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 884:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 885:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 886:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 887:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 888:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 889:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /**
 890:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
 891:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 892:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 893:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   @{
 894:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  */
 895:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 896:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /**
 897:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 898:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  */
 899:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** typedef struct
 900:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** {
 901:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 902:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 903:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 904:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 905:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 906:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 907:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 908:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 909:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 910:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 911:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 912:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****         uint32_t RESERVED0[1U];
 913:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 914:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 915:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 916:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****         uint32_t RESERVED1[1U];
 917:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 918:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 919:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 920:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****         uint32_t RESERVED2[1U];
 921:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 922:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 923:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 924:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** } DWT_Type;
 925:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 926:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* DWT Control Register Definitions */
 927:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 928:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 929:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 930:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 931:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 932:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 933:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 934:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 935:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 936:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 937:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 938:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 939:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 940:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 941:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 942:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 943:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 944:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 945:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 946:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 947:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 948:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 949:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 950:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 951:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 952:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 953:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 954:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 955:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 956:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 957:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 958:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 959:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 960:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 961:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 962:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 963:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 964:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 965:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 966:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 967:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 968:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 969:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 970:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 971:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 972:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 973:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 974:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 975:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 976:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 977:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 978:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 979:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 980:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 981:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* DWT CPI Count Register Definitions */
 982:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 983:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 984:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 985:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 986:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 987:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 988:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 989:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 990:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 991:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 992:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 993:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* DWT LSU Count Register Definitions */
 994:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 995:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 996:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
 997:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 998:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 999:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1000:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1001:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1002:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1003:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1004:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1005:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1006:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1007:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1008:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1009:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1010:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1011:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1012:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1013:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1014:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1015:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1016:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1017:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1018:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1019:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1020:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1021:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1022:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1023:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1024:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1025:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1026:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1027:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1028:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1029:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1030:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1031:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1032:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1033:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1034:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1035:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1036:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /**
1037:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
1038:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1039:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1040:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   @{
1041:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  */
1042:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1043:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /**
1044:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1045:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  */
1046:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** typedef struct
1047:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** {
1048:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1049:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1050:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****         uint32_t RESERVED0[2U];
1051:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1052:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****         uint32_t RESERVED1[55U];
1053:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1054:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****         uint32_t RESERVED2[131U];
1055:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1056:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1057:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1058:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****         uint32_t RESERVED3[759U];
1059:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1060:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1061:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1062:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****         uint32_t RESERVED4[1U];
1063:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1064:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1065:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1066:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****         uint32_t RESERVED5[39U];
1067:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1068:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1069:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****         uint32_t RESERVED7[8U];
1070:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1071:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1072:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** } TPI_Type;
1073:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1074:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1075:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1076:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1077:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1078:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1079:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1080:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1081:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1082:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1083:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1084:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1085:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1086:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1087:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1088:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1089:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1090:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1091:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1092:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1093:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1094:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1095:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1096:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1097:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1098:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1099:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1100:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1101:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1102:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1103:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1104:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1105:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1106:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1107:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1108:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1109:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1110:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1111:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1112:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1113:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1114:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1115:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1116:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1117:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1118:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1119:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1120:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1121:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1122:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1123:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1124:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1125:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1126:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1127:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1128:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1129:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1130:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1131:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1132:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1133:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1134:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1135:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1136:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1137:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1138:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1139:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1140:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1141:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1142:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1143:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1144:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1145:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1146:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1147:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1148:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1149:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1150:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1151:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1152:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1153:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1154:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1155:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1156:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1157:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1158:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1159:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1160:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1161:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1162:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* TPI DEVID Register Definitions */
1163:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1164:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1165:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1166:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1167:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1168:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1169:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1170:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1171:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1172:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1173:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1174:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1175:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1176:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1177:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1178:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1179:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1180:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1181:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1182:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1183:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1184:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1185:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1186:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1187:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1188:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1189:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1190:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1191:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #if (__MPU_PRESENT == 1U)
1192:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /**
1193:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
1194:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1195:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1196:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   @{
1197:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  */
1198:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1199:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /**
1200:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1201:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  */
1202:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** typedef struct
1203:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** {
1204:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1205:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1206:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1207:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1208:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1209:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1210:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1211:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1212:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1213:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1214:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1215:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** } MPU_Type;
1216:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1217:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* MPU Type Register Definitions */
1218:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1219:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1220:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1221:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1222:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1223:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1224:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1225:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1226:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1227:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* MPU Control Register Definitions */
1228:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1229:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1230:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1231:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1232:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1233:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1234:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1235:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1236:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1237:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* MPU Region Number Register Definitions */
1238:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1239:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1240:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1241:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1242:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1243:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1244:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1245:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1246:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1247:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1248:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1249:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1250:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1251:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1252:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1253:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1254:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1255:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1256:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1257:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1258:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1259:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1260:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1261:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1262:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1263:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1264:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1265:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1266:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1267:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1268:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1269:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1270:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1271:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1272:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1273:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1274:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1275:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1276:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1277:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1278:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1279:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1280:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1281:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1282:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /*@} end of group CMSIS_MPU */
1283:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #endif
1284:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1285:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1286:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #if (__FPU_PRESENT == 1U)
1287:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /**
1288:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
1289:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1290:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1291:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   @{
1292:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  */
1293:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1294:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /**
1295:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1296:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  */
1297:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** typedef struct
1298:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** {
1299:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****         uint32_t RESERVED0[1U];
1300:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1301:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1302:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1303:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1304:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1305:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** } FPU_Type;
1306:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1307:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1308:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1309:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1310:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1311:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1312:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1313:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1314:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1315:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1316:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1317:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1318:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1319:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1320:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1321:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1322:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1323:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1324:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1325:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1326:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1327:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1328:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1329:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1330:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1331:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1332:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1333:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1334:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1335:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1336:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1337:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1338:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1339:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1340:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1341:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1342:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1343:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1344:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1345:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1346:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1347:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1348:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1349:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1350:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1351:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1352:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1353:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1354:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1355:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1356:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1357:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1358:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1359:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1360:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1361:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1362:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1363:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1364:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1365:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1366:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1367:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1368:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1369:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1370:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1371:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1372:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1373:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1374:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1375:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1376:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1377:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1378:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1379:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1380:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1381:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1382:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1383:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1384:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1385:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1386:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1387:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1388:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1389:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1390:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /*@} end of group CMSIS_FPU */
1391:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #endif
1392:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1393:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1394:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /**
1395:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \ingroup  CMSIS_core_register
1396:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1397:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1398:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   @{
1399:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  */
1400:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1401:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /**
1402:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1403:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  */
1404:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** typedef struct
1405:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** {
1406:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1407:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1408:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1409:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1410:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** } CoreDebug_Type;
1411:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1412:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1413:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1414:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1415:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1416:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1417:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1418:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1419:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1420:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1421:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1422:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1423:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1424:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1425:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1426:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1427:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1428:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1429:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1430:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1431:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1432:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1433:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1434:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1435:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1436:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1437:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1438:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1439:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1440:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1441:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1442:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1443:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1444:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1445:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1446:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1447:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1448:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1449:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1450:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1451:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1452:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1453:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1454:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1455:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1456:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1457:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1458:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1459:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1460:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1461:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1462:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1463:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1464:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1465:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1466:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1467:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1468:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1469:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1470:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1471:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1472:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1473:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1474:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1475:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1476:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1477:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1478:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1479:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1480:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1481:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1482:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1483:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1484:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1485:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1486:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1487:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1488:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1489:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1490:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1491:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1492:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1493:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1494:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1495:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1496:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1497:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1498:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1499:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /**
1500:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \ingroup    CMSIS_core_register
1501:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1502:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1503:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   @{
1504:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  */
1505:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1506:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /**
1507:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1508:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \param[in] field  Name of the register bit field.
1509:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \param[in] value  Value of the bit field.
1510:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \return           Masked and shifted value.
1511:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** */
1512:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
1513:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1514:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /**
1515:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1516:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \param[in] field  Name of the register bit field.
1517:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \param[in] value  Value of register.
1518:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \return           Masked and shifted bit field value.
1519:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** */
1520:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
1521:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1522:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1523:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1524:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1525:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /**
1526:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \ingroup    CMSIS_core_register
1527:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1528:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1529:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   @{
1530:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  */
1531:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1532:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1533:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1534:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1535:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1536:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1537:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1538:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1539:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1540:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1541:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1542:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1543:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1544:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1545:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1546:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1547:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1548:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1549:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1550:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1551:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #if (__MPU_PRESENT == 1U)
1552:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1553:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1554:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #endif
1555:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1556:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #if (__FPU_PRESENT == 1U)
1557:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1558:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1559:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** #endif
1560:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1561:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /*@} */
1562:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1563:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1564:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1565:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /*******************************************************************************
1566:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  *                Hardware Abstraction Layer
1567:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   Core Function Interface contains:
1568:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   - Core NVIC Functions
1569:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   - Core SysTick Functions
1570:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   - Core Debug Functions
1571:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   - Core Register Access Functions
1572:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  ******************************************************************************/
1573:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /**
1574:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1575:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** */
1576:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1577:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1578:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1579:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1580:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /**
1581:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1582:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1583:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1584:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   @{
1585:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  */
1586:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1587:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /**
1588:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \brief   Set Priority Grouping
1589:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1590:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1591:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****            Only values from 0..7 are used.
1592:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****            In case of a conflict between priority grouping and available
1593:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1594:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1595:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  */
1596:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1597:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** {
1598:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   uint32_t reg_value;
1599:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1600:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1601:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1602:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1603:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   reg_value  =  (reg_value                                   |
1604:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1605:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1606:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   SCB->AIRCR =  reg_value;
1607:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** }
1608:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1609:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1610:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /**
1611:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \brief   Get Priority Grouping
1612:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1613:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1614:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  */
1615:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1616:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** {
1617:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1618:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** }
1619:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1620:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** 
1621:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** /**
1622:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \brief   Enable External Interrupt
1623:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
1624:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1625:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****  */
1626:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1627:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** {
  28              		.loc 1 1627 1
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 80B4     		push	{r7}
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 7, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              		.cfi_def_cfa_offset 16
  38 0004 00AF     		add	r7, sp, #0
  39              		.cfi_def_cfa_register 7
  40 0006 0346     		mov	r3, r0
  41 0008 FB71     		strb	r3, [r7, #7]
1628:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
  42              		.loc 1 1628 97
  43 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
  44 000c 03F01F02 		and	r2, r3, #31
  45              		.loc 1 1628 7
  46 0010 0749     		ldr	r1, .L2
  47              		.loc 1 1628 16
  48 0012 97F90730 		ldrsb	r3, [r7, #7]
  49              		.loc 1 1628 41
  50 0016 5B09     		lsrs	r3, r3, #5
  51              		.loc 1 1628 67
  52 0018 0120     		movs	r0, #1
  53 001a 00FA02F2 		lsl	r2, r0, r2
  54              		.loc 1 1628 50
  55 001e 41F82320 		str	r2, [r1, r3, lsl #2]
1629:/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/core_cm4.h **** }
  56              		.loc 1 1629 1
  57 0022 00BF     		nop
  58 0024 0C37     		adds	r7, r7, #12
  59              		.cfi_def_cfa_offset 4
  60 0026 BD46     		mov	sp, r7
  61              		.cfi_def_cfa_register 13
  62              		@ sp needed
  63 0028 5DF8047B 		ldr	r7, [sp], #4
  64              		.cfi_restore 7
  65              		.cfi_def_cfa_offset 0
  66 002c 7047     		bx	lr
  67              	.L3:
  68 002e 00BF     		.align	2
  69              	.L2:
  70 0030 00E100E0 		.word	-536813312
  71              		.cfi_endproc
  72              	.LFE108:
  74              		.global	ADC_interrupt
  75              		.section	.bss.ADC_interrupt,"aw",%nobits
  76              		.align	2
  79              	ADC_interrupt:
  80 0000 0000     		.space	2
  81              		.section	.text.ADC_Init,"ax",%progbits
  82              		.align	1
  83              		.global	ADC_Init
  84              		.syntax unified
  85              		.thumb
  86              		.thumb_func
  87              		.fpu fpv4-sp-d16
  89              	ADC_Init:
  90              	.LFB123:
  91              		.file 2 "../source/ADC.c"
   1:../source/ADC.c **** 
   2:../source/ADC.c **** #include "ADC.h"
   3:../source/ADC.c **** 
   4:../source/ADC.c **** #define TWO_POW_NUM_OF_CAL (1 << 4)
   5:../source/ADC.c **** 
   6:../source/ADC.c **** bool ADC_interrupt[2] = {false, false};
   7:../source/ADC.c **** 
   8:../source/ADC.c **** 
   9:../source/ADC.c **** void ADC_Init (void)
  10:../source/ADC.c **** {
  92              		.loc 2 10 1
  93              		.cfi_startproc
  94              		@ args = 0, pretend = 0, frame = 0
  95              		@ frame_needed = 1, uses_anonymous_args = 0
  96 0000 80B5     		push	{r7, lr}
  97              		.cfi_def_cfa_offset 8
  98              		.cfi_offset 7, -8
  99              		.cfi_offset 14, -4
 100 0002 00AF     		add	r7, sp, #0
 101              		.cfi_def_cfa_register 7
  11:../source/ADC.c **** 	SIM->SCGC6 |= SIM_SCGC6_ADC0_MASK;
 102              		.loc 2 11 13
 103 0004 184B     		ldr	r3, .L5
 104 0006 03F58153 		add	r3, r3, #4128
 105 000a 1C33     		adds	r3, r3, #28
 106 000c 1B68     		ldr	r3, [r3]
 107 000e 1649     		ldr	r1, .L5
 108 0010 43F00062 		orr	r2, r3, #134217728
 109 0014 01F58153 		add	r3, r1, #4128
 110 0018 1C33     		adds	r3, r3, #28
 111 001a 1A60     		str	r2, [r3]
  12:../source/ADC.c **** 	SIM->SCGC3 |= SIM_SCGC3_ADC1_MASK;
 112              		.loc 2 12 13
 113 001c 124B     		ldr	r3, .L5
 114 001e 03F58153 		add	r3, r3, #4128
 115 0022 1033     		adds	r3, r3, #16
 116 0024 1B68     		ldr	r3, [r3]
 117 0026 1049     		ldr	r1, .L5
 118 0028 43F00062 		orr	r2, r3, #134217728
 119 002c 01F58153 		add	r3, r1, #4128
 120 0030 1033     		adds	r3, r3, #16
 121 0032 1A60     		str	r2, [r3]
  13:../source/ADC.c **** 
  14:../source/ADC.c **** 	NVIC_EnableIRQ(ADC0_IRQn);
 122              		.loc 2 14 2
 123 0034 2720     		movs	r0, #39
 124 0036 FFF7FEFF 		bl	NVIC_EnableIRQ
  15:../source/ADC.c **** 	NVIC_EnableIRQ(ADC1_IRQn);
 125              		.loc 2 15 2
 126 003a 4920     		movs	r0, #73
 127 003c FFF7FEFF 		bl	NVIC_EnableIRQ
  16:../source/ADC.c **** 
  17:../source/ADC.c **** 	ADC0->CFG1 = ADC_CFG1_ADIV(0x00);
 128              		.loc 2 17 6
 129 0040 0A4B     		ldr	r3, .L5+4
 130              		.loc 2 17 13
 131 0042 0022     		movs	r2, #0
 132 0044 9A60     		str	r2, [r3, #8]
  18:../source/ADC.c **** 	ADC1->CFG1 = ADC_CFG1_ADIV(0x00);
 133              		.loc 2 18 6
 134 0046 0A4B     		ldr	r3, .L5+8
 135              		.loc 2 18 13
 136 0048 0022     		movs	r2, #0
 137 004a 9A60     		str	r2, [r3, #8]
  19:../source/ADC.c **** 
  20:../source/ADC.c **** 	ADC_SetResolution(ADC0, ADC_b12);
 138              		.loc 2 20 2
 139 004c 0121     		movs	r1, #1
 140 004e 0748     		ldr	r0, .L5+4
 141 0050 FFF7FEFF 		bl	ADC_SetResolution
  21:../source/ADC.c **** 	ADC_SetCycles(ADC0, ADC_c4);
 142              		.loc 2 21 2
 143 0054 0421     		movs	r1, #4
 144 0056 0548     		ldr	r0, .L5+4
 145 0058 FFF7FEFF 		bl	ADC_SetCycles
  22:../source/ADC.c **** 	ADC_Calibrate(ADC0);
 146              		.loc 2 22 2
 147 005c 0348     		ldr	r0, .L5+4
 148 005e FFF7FEFF 		bl	ADC_Calibrate
  23:../source/ADC.c **** 
  24:../source/ADC.c **** 
  25:../source/ADC.c **** }
 149              		.loc 2 25 1
 150 0062 00BF     		nop
 151 0064 80BD     		pop	{r7, pc}
 152              	.L6:
 153 0066 00BF     		.align	2
 154              	.L5:
 155 0068 00700440 		.word	1074032640
 156 006c 00B00340 		.word	1073983488
 157 0070 00B00B40 		.word	1074507776
 158              		.cfi_endproc
 159              	.LFE123:
 161              		.section	.text.ADC_SetResolution,"ax",%progbits
 162              		.align	1
 163              		.global	ADC_SetResolution
 164              		.syntax unified
 165              		.thumb
 166              		.thumb_func
 167              		.fpu fpv4-sp-d16
 169              	ADC_SetResolution:
 170              	.LFB124:
  26:../source/ADC.c **** 
  27:../source/ADC.c **** 
  28:../source/ADC.c **** void ADC_SetResolution (ADC_t adc, ADCBits_t bits)
  29:../source/ADC.c **** {
 171              		.loc 2 29 1
 172              		.cfi_startproc
 173              		@ args = 0, pretend = 0, frame = 8
 174              		@ frame_needed = 1, uses_anonymous_args = 0
 175              		@ link register save eliminated.
 176 0000 80B4     		push	{r7}
 177              		.cfi_def_cfa_offset 4
 178              		.cfi_offset 7, -4
 179 0002 83B0     		sub	sp, sp, #12
 180              		.cfi_def_cfa_offset 16
 181 0004 00AF     		add	r7, sp, #0
 182              		.cfi_def_cfa_register 7
 183 0006 7860     		str	r0, [r7, #4]
 184 0008 0B46     		mov	r3, r1
 185 000a FB70     		strb	r3, [r7, #3]
  30:../source/ADC.c **** 	adc->CFG1 = (adc->CFG1 & ~ADC_CFG1_MODE_MASK) | ADC_CFG1_MODE(bits);
 186              		.loc 2 30 18
 187 000c 7B68     		ldr	r3, [r7, #4]
 188 000e 9B68     		ldr	r3, [r3, #8]
 189              		.loc 2 30 25
 190 0010 23F00C02 		bic	r2, r3, #12
 191              		.loc 2 30 50
 192 0014 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 193 0016 9B00     		lsls	r3, r3, #2
 194 0018 03F00C03 		and	r3, r3, #12
 195              		.loc 2 30 48
 196 001c 1A43     		orrs	r2, r2, r3
 197              		.loc 2 30 12
 198 001e 7B68     		ldr	r3, [r7, #4]
 199 0020 9A60     		str	r2, [r3, #8]
  31:../source/ADC.c **** }
 200              		.loc 2 31 1
 201 0022 00BF     		nop
 202 0024 0C37     		adds	r7, r7, #12
 203              		.cfi_def_cfa_offset 4
 204 0026 BD46     		mov	sp, r7
 205              		.cfi_def_cfa_register 13
 206              		@ sp needed
 207 0028 5DF8047B 		ldr	r7, [sp], #4
 208              		.cfi_restore 7
 209              		.cfi_def_cfa_offset 0
 210 002c 7047     		bx	lr
 211              		.cfi_endproc
 212              	.LFE124:
 214              		.section	.text.ADC_SetCycles,"ax",%progbits
 215              		.align	1
 216              		.global	ADC_SetCycles
 217              		.syntax unified
 218              		.thumb
 219              		.thumb_func
 220              		.fpu fpv4-sp-d16
 222              	ADC_SetCycles:
 223              	.LFB125:
  32:../source/ADC.c **** 
  33:../source/ADC.c **** void ADC_SetCycles (ADC_t adc, ADCCycles_t cycles)
  34:../source/ADC.c **** {
 224              		.loc 2 34 1
 225              		.cfi_startproc
 226              		@ args = 0, pretend = 0, frame = 8
 227              		@ frame_needed = 1, uses_anonymous_args = 0
 228              		@ link register save eliminated.
 229 0000 80B4     		push	{r7}
 230              		.cfi_def_cfa_offset 4
 231              		.cfi_offset 7, -4
 232 0002 83B0     		sub	sp, sp, #12
 233              		.cfi_def_cfa_offset 16
 234 0004 00AF     		add	r7, sp, #0
 235              		.cfi_def_cfa_register 7
 236 0006 7860     		str	r0, [r7, #4]
 237 0008 0B46     		mov	r3, r1
 238 000a FB70     		strb	r3, [r7, #3]
  35:../source/ADC.c **** 	if (cycles & ~ADC_CFG2_ADLSTS_MASK)
 239              		.loc 2 35 13
 240 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 241 000e 23F00303 		bic	r3, r3, #3
 242              		.loc 2 35 5
 243 0012 002B     		cmp	r3, #0
 244 0014 06D0     		beq	.L9
  36:../source/ADC.c **** 	{
  37:../source/ADC.c **** 		adc->CFG1 &= ~ADC_CFG1_ADLSMP_MASK;
 245              		.loc 2 37 13
 246 0016 7B68     		ldr	r3, [r7, #4]
 247 0018 9B68     		ldr	r3, [r3, #8]
 248 001a 23F01002 		bic	r2, r3, #16
 249 001e 7B68     		ldr	r3, [r7, #4]
 250 0020 9A60     		str	r2, [r3, #8]
  38:../source/ADC.c **** 	}
  39:../source/ADC.c **** 	else
  40:../source/ADC.c **** 	{
  41:../source/ADC.c **** 		adc->CFG1 |= ADC_CFG1_ADLSMP_MASK;
  42:../source/ADC.c **** 		adc->CFG2 = (adc->CFG2 & ~ADC_CFG2_ADLSTS_MASK) | ADC_CFG2_ADLSTS(cycles);
  43:../source/ADC.c **** 	}
  44:../source/ADC.c **** }
 251              		.loc 2 44 1
 252 0022 0FE0     		b	.L11
 253              	.L9:
  41:../source/ADC.c **** 		adc->CFG2 = (adc->CFG2 & ~ADC_CFG2_ADLSTS_MASK) | ADC_CFG2_ADLSTS(cycles);
 254              		.loc 2 41 13
 255 0024 7B68     		ldr	r3, [r7, #4]
 256 0026 9B68     		ldr	r3, [r3, #8]
 257 0028 43F01002 		orr	r2, r3, #16
 258 002c 7B68     		ldr	r3, [r7, #4]
 259 002e 9A60     		str	r2, [r3, #8]
  42:../source/ADC.c **** 	}
 260              		.loc 2 42 19
 261 0030 7B68     		ldr	r3, [r7, #4]
 262 0032 DB68     		ldr	r3, [r3, #12]
  42:../source/ADC.c **** 	}
 263              		.loc 2 42 26
 264 0034 23F00302 		bic	r2, r3, #3
  42:../source/ADC.c **** 	}
 265              		.loc 2 42 53
 266 0038 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 267 003a 03F00303 		and	r3, r3, #3
  42:../source/ADC.c **** 	}
 268              		.loc 2 42 51
 269 003e 1A43     		orrs	r2, r2, r3
  42:../source/ADC.c **** 	}
 270              		.loc 2 42 13
 271 0040 7B68     		ldr	r3, [r7, #4]
 272 0042 DA60     		str	r2, [r3, #12]
 273              	.L11:
 274              		.loc 2 44 1
 275 0044 00BF     		nop
 276 0046 0C37     		adds	r7, r7, #12
 277              		.cfi_def_cfa_offset 4
 278 0048 BD46     		mov	sp, r7
 279              		.cfi_def_cfa_register 13
 280              		@ sp needed
 281 004a 5DF8047B 		ldr	r7, [sp], #4
 282              		.cfi_restore 7
 283              		.cfi_def_cfa_offset 0
 284 004e 7047     		bx	lr
 285              		.cfi_endproc
 286              	.LFE125:
 288              		.section	.text.ADC_SetInterruptMode,"ax",%progbits
 289              		.align	1
 290              		.global	ADC_SetInterruptMode
 291              		.syntax unified
 292              		.thumb
 293              		.thumb_func
 294              		.fpu fpv4-sp-d16
 296              	ADC_SetInterruptMode:
 297              	.LFB126:
  45:../source/ADC.c **** 
  46:../source/ADC.c **** 
  47:../source/ADC.c **** 
  48:../source/ADC.c **** void ADC_SetInterruptMode (ADC_t adc, bool mode)
  49:../source/ADC.c **** {
 298              		.loc 2 49 1
 299              		.cfi_startproc
 300              		@ args = 0, pretend = 0, frame = 8
 301              		@ frame_needed = 1, uses_anonymous_args = 0
 302              		@ link register save eliminated.
 303 0000 80B4     		push	{r7}
 304              		.cfi_def_cfa_offset 4
 305              		.cfi_offset 7, -4
 306 0002 83B0     		sub	sp, sp, #12
 307              		.cfi_def_cfa_offset 16
 308 0004 00AF     		add	r7, sp, #0
 309              		.cfi_def_cfa_register 7
 310 0006 7860     		str	r0, [r7, #4]
 311 0008 0B46     		mov	r3, r1
 312 000a FB70     		strb	r3, [r7, #3]
  50:../source/ADC.c **** 	if (adc == ADC0)
 313              		.loc 2 50 5
 314 000c 7B68     		ldr	r3, [r7, #4]
 315 000e 0A4A     		ldr	r2, .L16
 316 0010 9342     		cmp	r3, r2
 317 0012 03D1     		bne	.L13
  51:../source/ADC.c **** 		ADC_interrupt[0] = mode;
 318              		.loc 2 51 20
 319 0014 094A     		ldr	r2, .L16+4
 320 0016 FB78     		ldrb	r3, [r7, #3]
 321 0018 1370     		strb	r3, [r2]
  52:../source/ADC.c **** 	else if (adc == ADC1)
  53:../source/ADC.c **** 		ADC_interrupt[1] = mode;
  54:../source/ADC.c **** }
 322              		.loc 2 54 1
 323 001a 06E0     		b	.L15
 324              	.L13:
  52:../source/ADC.c **** 	else if (adc == ADC1)
 325              		.loc 2 52 10
 326 001c 7B68     		ldr	r3, [r7, #4]
 327 001e 084A     		ldr	r2, .L16+8
 328 0020 9342     		cmp	r3, r2
 329 0022 02D1     		bne	.L15
  53:../source/ADC.c **** }
 330              		.loc 2 53 20
 331 0024 054A     		ldr	r2, .L16+4
 332 0026 FB78     		ldrb	r3, [r7, #3]
 333 0028 5370     		strb	r3, [r2, #1]
 334              	.L15:
 335              		.loc 2 54 1
 336 002a 00BF     		nop
 337 002c 0C37     		adds	r7, r7, #12
 338              		.cfi_def_cfa_offset 4
 339 002e BD46     		mov	sp, r7
 340              		.cfi_def_cfa_register 13
 341              		@ sp needed
 342 0030 5DF8047B 		ldr	r7, [sp], #4
 343              		.cfi_restore 7
 344              		.cfi_def_cfa_offset 0
 345 0034 7047     		bx	lr
 346              	.L17:
 347 0036 00BF     		.align	2
 348              	.L16:
 349 0038 00B00340 		.word	1073983488
 350 003c 00000000 		.word	ADC_interrupt
 351 0040 00B00B40 		.word	1074507776
 352              		.cfi_endproc
 353              	.LFE126:
 355              		.section	.text.ADC_IsInterruptPending,"ax",%progbits
 356              		.align	1
 357              		.global	ADC_IsInterruptPending
 358              		.syntax unified
 359              		.thumb
 360              		.thumb_func
 361              		.fpu fpv4-sp-d16
 363              	ADC_IsInterruptPending:
 364              	.LFB127:
  55:../source/ADC.c **** 
  56:../source/ADC.c **** bool ADC_IsInterruptPending (ADC_t adc)
  57:../source/ADC.c **** {
 365              		.loc 2 57 1
 366              		.cfi_startproc
 367              		@ args = 0, pretend = 0, frame = 8
 368              		@ frame_needed = 1, uses_anonymous_args = 0
 369              		@ link register save eliminated.
 370 0000 80B4     		push	{r7}
 371              		.cfi_def_cfa_offset 4
 372              		.cfi_offset 7, -4
 373 0002 83B0     		sub	sp, sp, #12
 374              		.cfi_def_cfa_offset 16
 375 0004 00AF     		add	r7, sp, #0
 376              		.cfi_def_cfa_register 7
 377 0006 7860     		str	r0, [r7, #4]
  58:../source/ADC.c **** 	return adc->SC1[0] & ADC_SC1_COCO_MASK;
 378              		.loc 2 58 17
 379 0008 7B68     		ldr	r3, [r7, #4]
 380 000a 1B68     		ldr	r3, [r3]
 381              		.loc 2 58 21
 382 000c 03F08003 		and	r3, r3, #128
 383 0010 002B     		cmp	r3, #0
 384 0012 14BF     		ite	ne
 385 0014 0123     		movne	r3, #1
 386 0016 0023     		moveq	r3, #0
 387 0018 DBB2     		uxtb	r3, r3
  59:../source/ADC.c **** }
 388              		.loc 2 59 1
 389 001a 1846     		mov	r0, r3
 390 001c 0C37     		adds	r7, r7, #12
 391              		.cfi_def_cfa_offset 4
 392 001e BD46     		mov	sp, r7
 393              		.cfi_def_cfa_register 13
 394              		@ sp needed
 395 0020 5DF8047B 		ldr	r7, [sp], #4
 396              		.cfi_restore 7
 397              		.cfi_def_cfa_offset 0
 398 0024 7047     		bx	lr
 399              		.cfi_endproc
 400              	.LFE127:
 402              		.section	.text.ADC_ClearInterruptFlag,"ax",%progbits
 403              		.align	1
 404              		.global	ADC_ClearInterruptFlag
 405              		.syntax unified
 406              		.thumb
 407              		.thumb_func
 408              		.fpu fpv4-sp-d16
 410              	ADC_ClearInterruptFlag:
 411              	.LFB128:
  60:../source/ADC.c **** 
  61:../source/ADC.c **** void ADC_ClearInterruptFlag (ADC_t adc)
  62:../source/ADC.c **** {
 412              		.loc 2 62 1
 413              		.cfi_startproc
 414              		@ args = 0, pretend = 0, frame = 8
 415              		@ frame_needed = 1, uses_anonymous_args = 0
 416              		@ link register save eliminated.
 417 0000 80B4     		push	{r7}
 418              		.cfi_def_cfa_offset 4
 419              		.cfi_offset 7, -4
 420 0002 83B0     		sub	sp, sp, #12
 421              		.cfi_def_cfa_offset 16
 422 0004 00AF     		add	r7, sp, #0
 423              		.cfi_def_cfa_register 7
 424 0006 7860     		str	r0, [r7, #4]
  63:../source/ADC.c **** 	adc->SC1[0] = 0x00;
 425              		.loc 2 63 14
 426 0008 7B68     		ldr	r3, [r7, #4]
 427 000a 0022     		movs	r2, #0
 428 000c 1A60     		str	r2, [r3]
  64:../source/ADC.c **** }
 429              		.loc 2 64 1
 430 000e 00BF     		nop
 431 0010 0C37     		adds	r7, r7, #12
 432              		.cfi_def_cfa_offset 4
 433 0012 BD46     		mov	sp, r7
 434              		.cfi_def_cfa_register 13
 435              		@ sp needed
 436 0014 5DF8047B 		ldr	r7, [sp], #4
 437              		.cfi_restore 7
 438              		.cfi_def_cfa_offset 0
 439 0018 7047     		bx	lr
 440              		.cfi_endproc
 441              	.LFE128:
 443              		.section	.text.ADC_GetResolution,"ax",%progbits
 444              		.align	1
 445              		.global	ADC_GetResolution
 446              		.syntax unified
 447              		.thumb
 448              		.thumb_func
 449              		.fpu fpv4-sp-d16
 451              	ADC_GetResolution:
 452              	.LFB129:
  65:../source/ADC.c **** 
  66:../source/ADC.c **** 
  67:../source/ADC.c **** 
  68:../source/ADC.c **** ADCBits_t ADC_GetResolution (ADC_t adc)
  69:../source/ADC.c **** {
 453              		.loc 2 69 1
 454              		.cfi_startproc
 455              		@ args = 0, pretend = 0, frame = 8
 456              		@ frame_needed = 1, uses_anonymous_args = 0
 457              		@ link register save eliminated.
 458 0000 80B4     		push	{r7}
 459              		.cfi_def_cfa_offset 4
 460              		.cfi_offset 7, -4
 461 0002 83B0     		sub	sp, sp, #12
 462              		.cfi_def_cfa_offset 16
 463 0004 00AF     		add	r7, sp, #0
 464              		.cfi_def_cfa_register 7
 465 0006 7860     		str	r0, [r7, #4]
  70:../source/ADC.c **** 	return adc->CFG1 & ADC_CFG1_MODE_MASK;
 466              		.loc 2 70 12
 467 0008 7B68     		ldr	r3, [r7, #4]
 468 000a 9B68     		ldr	r3, [r3, #8]
 469              		.loc 2 70 19
 470 000c DBB2     		uxtb	r3, r3
 471 000e 03F00C03 		and	r3, r3, #12
 472 0012 DBB2     		uxtb	r3, r3
  71:../source/ADC.c **** }
 473              		.loc 2 71 1
 474 0014 1846     		mov	r0, r3
 475 0016 0C37     		adds	r7, r7, #12
 476              		.cfi_def_cfa_offset 4
 477 0018 BD46     		mov	sp, r7
 478              		.cfi_def_cfa_register 13
 479              		@ sp needed
 480 001a 5DF8047B 		ldr	r7, [sp], #4
 481              		.cfi_restore 7
 482              		.cfi_def_cfa_offset 0
 483 001e 7047     		bx	lr
 484              		.cfi_endproc
 485              	.LFE129:
 487              		.section	.text.ADC_GetSCycles,"ax",%progbits
 488              		.align	1
 489              		.global	ADC_GetSCycles
 490              		.syntax unified
 491              		.thumb
 492              		.thumb_func
 493              		.fpu fpv4-sp-d16
 495              	ADC_GetSCycles:
 496              	.LFB130:
  72:../source/ADC.c **** 
  73:../source/ADC.c **** 
  74:../source/ADC.c **** 
  75:../source/ADC.c **** ADCCycles_t ADC_GetSCycles (ADC_t adc)
  76:../source/ADC.c **** {
 497              		.loc 2 76 1
 498              		.cfi_startproc
 499              		@ args = 0, pretend = 0, frame = 8
 500              		@ frame_needed = 1, uses_anonymous_args = 0
 501              		@ link register save eliminated.
 502 0000 80B4     		push	{r7}
 503              		.cfi_def_cfa_offset 4
 504              		.cfi_offset 7, -4
 505 0002 83B0     		sub	sp, sp, #12
 506              		.cfi_def_cfa_offset 16
 507 0004 00AF     		add	r7, sp, #0
 508              		.cfi_def_cfa_register 7
 509 0006 7860     		str	r0, [r7, #4]
  77:../source/ADC.c **** 	if (adc->CFG1 & ADC_CFG1_ADLSMP_MASK)
 510              		.loc 2 77 9
 511 0008 7B68     		ldr	r3, [r7, #4]
 512 000a 9B68     		ldr	r3, [r3, #8]
 513              		.loc 2 77 16
 514 000c 03F01003 		and	r3, r3, #16
 515              		.loc 2 77 5
 516 0010 002B     		cmp	r3, #0
 517 0012 01D0     		beq	.L24
  78:../source/ADC.c **** 		return ADC_c4;
 518              		.loc 2 78 10
 519 0014 0423     		movs	r3, #4
 520 0016 05E0     		b	.L25
 521              	.L24:
  79:../source/ADC.c **** 	else
  80:../source/ADC.c **** 		return adc->CFG2 & ADC_CFG2_ADLSTS_MASK;
 522              		.loc 2 80 13
 523 0018 7B68     		ldr	r3, [r7, #4]
 524 001a DB68     		ldr	r3, [r3, #12]
 525              		.loc 2 80 20
 526 001c DBB2     		uxtb	r3, r3
 527 001e 03F00303 		and	r3, r3, #3
 528 0022 DBB2     		uxtb	r3, r3
 529              	.L25:
  81:../source/ADC.c **** }
 530              		.loc 2 81 1
 531 0024 1846     		mov	r0, r3
 532 0026 0C37     		adds	r7, r7, #12
 533              		.cfi_def_cfa_offset 4
 534 0028 BD46     		mov	sp, r7
 535              		.cfi_def_cfa_register 13
 536              		@ sp needed
 537 002a 5DF8047B 		ldr	r7, [sp], #4
 538              		.cfi_restore 7
 539              		.cfi_def_cfa_offset 0
 540 002e 7047     		bx	lr
 541              		.cfi_endproc
 542              	.LFE130:
 544              		.section	.text.ADC_SetHardwareAverage,"ax",%progbits
 545              		.align	1
 546              		.global	ADC_SetHardwareAverage
 547              		.syntax unified
 548              		.thumb
 549              		.thumb_func
 550              		.fpu fpv4-sp-d16
 552              	ADC_SetHardwareAverage:
 553              	.LFB131:
  82:../source/ADC.c **** 
  83:../source/ADC.c **** void ADC_SetHardwareAverage (ADC_t adc, ADCTaps_t taps)
  84:../source/ADC.c **** {
 554              		.loc 2 84 1
 555              		.cfi_startproc
 556              		@ args = 0, pretend = 0, frame = 8
 557              		@ frame_needed = 1, uses_anonymous_args = 0
 558              		@ link register save eliminated.
 559 0000 80B4     		push	{r7}
 560              		.cfi_def_cfa_offset 4
 561              		.cfi_offset 7, -4
 562 0002 83B0     		sub	sp, sp, #12
 563              		.cfi_def_cfa_offset 16
 564 0004 00AF     		add	r7, sp, #0
 565              		.cfi_def_cfa_register 7
 566 0006 7860     		str	r0, [r7, #4]
 567 0008 0B46     		mov	r3, r1
 568 000a FB70     		strb	r3, [r7, #3]
  85:../source/ADC.c **** 	if (taps & ~ADC_SC3_AVGS_MASK)
 569              		.loc 2 85 11
 570 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 571 000e 23F00303 		bic	r3, r3, #3
 572              		.loc 2 85 5
 573 0012 002B     		cmp	r3, #0
 574 0014 06D0     		beq	.L27
  86:../source/ADC.c **** 	{
  87:../source/ADC.c **** 		adc->SC3 &= ~ADC_SC3_AVGE_MASK;
 575              		.loc 2 87 12
 576 0016 7B68     		ldr	r3, [r7, #4]
 577 0018 5B6A     		ldr	r3, [r3, #36]
 578 001a 23F00402 		bic	r2, r3, #4
 579 001e 7B68     		ldr	r3, [r7, #4]
 580 0020 5A62     		str	r2, [r3, #36]
  88:../source/ADC.c **** 	}
  89:../source/ADC.c **** 	else
  90:../source/ADC.c **** 	{
  91:../source/ADC.c **** 		adc->SC3 |= ADC_SC3_AVGE_MASK;
  92:../source/ADC.c **** 		adc->SC3 = (adc->SC3 & ~ADC_SC3_AVGS_MASK) | ADC_SC3_AVGS(taps);
  93:../source/ADC.c **** 	}
  94:../source/ADC.c **** }
 581              		.loc 2 94 1
 582 0022 0FE0     		b	.L29
 583              	.L27:
  91:../source/ADC.c **** 		adc->SC3 = (adc->SC3 & ~ADC_SC3_AVGS_MASK) | ADC_SC3_AVGS(taps);
 584              		.loc 2 91 12
 585 0024 7B68     		ldr	r3, [r7, #4]
 586 0026 5B6A     		ldr	r3, [r3, #36]
 587 0028 43F00402 		orr	r2, r3, #4
 588 002c 7B68     		ldr	r3, [r7, #4]
 589 002e 5A62     		str	r2, [r3, #36]
  92:../source/ADC.c **** 	}
 590              		.loc 2 92 18
 591 0030 7B68     		ldr	r3, [r7, #4]
 592 0032 5B6A     		ldr	r3, [r3, #36]
  92:../source/ADC.c **** 	}
 593              		.loc 2 92 24
 594 0034 23F00302 		bic	r2, r3, #3
  92:../source/ADC.c **** 	}
 595              		.loc 2 92 48
 596 0038 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 597 003a 03F00303 		and	r3, r3, #3
  92:../source/ADC.c **** 	}
 598              		.loc 2 92 46
 599 003e 1A43     		orrs	r2, r2, r3
  92:../source/ADC.c **** 	}
 600              		.loc 2 92 12
 601 0040 7B68     		ldr	r3, [r7, #4]
 602 0042 5A62     		str	r2, [r3, #36]
 603              	.L29:
 604              		.loc 2 94 1
 605 0044 00BF     		nop
 606 0046 0C37     		adds	r7, r7, #12
 607              		.cfi_def_cfa_offset 4
 608 0048 BD46     		mov	sp, r7
 609              		.cfi_def_cfa_register 13
 610              		@ sp needed
 611 004a 5DF8047B 		ldr	r7, [sp], #4
 612              		.cfi_restore 7
 613              		.cfi_def_cfa_offset 0
 614 004e 7047     		bx	lr
 615              		.cfi_endproc
 616              	.LFE131:
 618              		.section	.text.ADC_GetHardwareAverage,"ax",%progbits
 619              		.align	1
 620              		.global	ADC_GetHardwareAverage
 621              		.syntax unified
 622              		.thumb
 623              		.thumb_func
 624              		.fpu fpv4-sp-d16
 626              	ADC_GetHardwareAverage:
 627              	.LFB132:
  95:../source/ADC.c **** ADCTaps_t ADC_GetHardwareAverage (ADC_t adc)
  96:../source/ADC.c **** {
 628              		.loc 2 96 1
 629              		.cfi_startproc
 630              		@ args = 0, pretend = 0, frame = 8
 631              		@ frame_needed = 1, uses_anonymous_args = 0
 632              		@ link register save eliminated.
 633 0000 80B4     		push	{r7}
 634              		.cfi_def_cfa_offset 4
 635              		.cfi_offset 7, -4
 636 0002 83B0     		sub	sp, sp, #12
 637              		.cfi_def_cfa_offset 16
 638 0004 00AF     		add	r7, sp, #0
 639              		.cfi_def_cfa_register 7
 640 0006 7860     		str	r0, [r7, #4]
  97:../source/ADC.c **** 	if (adc->SC3 & ADC_SC3_AVGE_MASK)
 641              		.loc 2 97 9
 642 0008 7B68     		ldr	r3, [r7, #4]
 643 000a 5B6A     		ldr	r3, [r3, #36]
 644              		.loc 2 97 15
 645 000c 03F00403 		and	r3, r3, #4
 646              		.loc 2 97 5
 647 0010 002B     		cmp	r3, #0
 648 0012 01D0     		beq	.L31
  98:../source/ADC.c **** 		return ADC_t1;
 649              		.loc 2 98 10
 650 0014 0423     		movs	r3, #4
 651 0016 05E0     		b	.L32
 652              	.L31:
  99:../source/ADC.c **** 	else
 100:../source/ADC.c **** 		return adc->SC3 & ADC_SC3_AVGS_MASK;
 653              		.loc 2 100 13
 654 0018 7B68     		ldr	r3, [r7, #4]
 655 001a 5B6A     		ldr	r3, [r3, #36]
 656              		.loc 2 100 19
 657 001c DBB2     		uxtb	r3, r3
 658 001e 03F00303 		and	r3, r3, #3
 659 0022 DBB2     		uxtb	r3, r3
 660              	.L32:
 101:../source/ADC.c **** }
 661              		.loc 2 101 1
 662 0024 1846     		mov	r0, r3
 663 0026 0C37     		adds	r7, r7, #12
 664              		.cfi_def_cfa_offset 4
 665 0028 BD46     		mov	sp, r7
 666              		.cfi_def_cfa_register 13
 667              		@ sp needed
 668 002a 5DF8047B 		ldr	r7, [sp], #4
 669              		.cfi_restore 7
 670              		.cfi_def_cfa_offset 0
 671 002e 7047     		bx	lr
 672              		.cfi_endproc
 673              	.LFE132:
 675              		.section	.text.ADC_Calibrate,"ax",%progbits
 676              		.align	1
 677              		.global	ADC_Calibrate
 678              		.syntax unified
 679              		.thumb
 680              		.thumb_func
 681              		.fpu fpv4-sp-d16
 683              	ADC_Calibrate:
 684              	.LFB133:
 102:../source/ADC.c **** 
 103:../source/ADC.c **** bool ADC_Calibrate (ADC_t adc)
 104:../source/ADC.c **** {
 685              		.loc 2 104 1
 686              		.cfi_startproc
 687              		@ args = 0, pretend = 0, frame = 80
 688              		@ frame_needed = 1, uses_anonymous_args = 0
 689              		@ link register save eliminated.
 690 0000 80B4     		push	{r7}
 691              		.cfi_def_cfa_offset 4
 692              		.cfi_offset 7, -4
 693 0002 95B0     		sub	sp, sp, #84
 694              		.cfi_def_cfa_offset 88
 695 0004 00AF     		add	r7, sp, #0
 696              		.cfi_def_cfa_register 7
 697 0006 7860     		str	r0, [r7, #4]
 105:../source/ADC.c **** 	int32_t  Offset		= 0;
 698              		.loc 2 105 11
 699 0008 0023     		movs	r3, #0
 700 000a FB64     		str	r3, [r7, #76]
 106:../source/ADC.c **** 	uint32_t Minus	[7] = {0,0,0,0,0,0,0};
 701              		.loc 2 106 11
 702 000c 07F12803 		add	r3, r7, #40
 703 0010 0022     		movs	r2, #0
 704 0012 1A60     		str	r2, [r3]
 705 0014 5A60     		str	r2, [r3, #4]
 706 0016 9A60     		str	r2, [r3, #8]
 707 0018 DA60     		str	r2, [r3, #12]
 708 001a 1A61     		str	r2, [r3, #16]
 709 001c 5A61     		str	r2, [r3, #20]
 710 001e 9A61     		str	r2, [r3, #24]
 107:../source/ADC.c **** 	uint32_t Plus	[7] = {0,0,0,0,0,0,0};
 711              		.loc 2 107 11
 712 0020 07F10C03 		add	r3, r7, #12
 713 0024 0022     		movs	r2, #0
 714 0026 1A60     		str	r2, [r3]
 715 0028 5A60     		str	r2, [r3, #4]
 716 002a 9A60     		str	r2, [r3, #8]
 717 002c DA60     		str	r2, [r3, #12]
 718 002e 1A61     		str	r2, [r3, #16]
 719 0030 5A61     		str	r2, [r3, #20]
 720 0032 9A61     		str	r2, [r3, #24]
 108:../source/ADC.c **** 	uint8_t  i;
 109:../source/ADC.c **** 	uint32_t scr3;
 110:../source/ADC.c **** 
 111:../source/ADC.c **** 	/// SETUP
 112:../source/ADC.c **** 	adc->SC1[0] = 0x1F;
 721              		.loc 2 112 14
 722 0034 7B68     		ldr	r3, [r7, #4]
 723 0036 1F22     		movs	r2, #31
 724 0038 1A60     		str	r2, [r3]
 113:../source/ADC.c **** 	scr3 = adc->SC3;
 725              		.loc 2 113 7
 726 003a 7B68     		ldr	r3, [r7, #4]
 727 003c 5B6A     		ldr	r3, [r3, #36]
 728 003e 7B64     		str	r3, [r7, #68]
 114:../source/ADC.c **** 	adc->SC3 &= (ADC_SC3_AVGS(0x03) | ADC_SC3_AVGE_MASK);
 729              		.loc 2 114 11
 730 0040 7B68     		ldr	r3, [r7, #4]
 731 0042 5B6A     		ldr	r3, [r3, #36]
 732 0044 03F00702 		and	r2, r3, #7
 733 0048 7B68     		ldr	r3, [r7, #4]
 734 004a 5A62     		str	r2, [r3, #36]
 115:../source/ADC.c **** 
 116:../source/ADC.c **** 	/// INITIAL CALIBRATION
 117:../source/ADC.c **** 	adc->SC3 &= ~ADC_SC3_CAL_MASK;
 735              		.loc 2 117 11
 736 004c 7B68     		ldr	r3, [r7, #4]
 737 004e 5B6A     		ldr	r3, [r3, #36]
 738 0050 23F08002 		bic	r2, r3, #128
 739 0054 7B68     		ldr	r3, [r7, #4]
 740 0056 5A62     		str	r2, [r3, #36]
 118:../source/ADC.c **** 	adc->SC3 |=  ADC_SC3_CAL_MASK;
 741              		.loc 2 118 11
 742 0058 7B68     		ldr	r3, [r7, #4]
 743 005a 5B6A     		ldr	r3, [r3, #36]
 744 005c 43F08002 		orr	r2, r3, #128
 745 0060 7B68     		ldr	r3, [r7, #4]
 746 0062 5A62     		str	r2, [r3, #36]
 119:../source/ADC.c **** 	while (!(adc->SC1[0] & ADC_SC1_COCO_MASK));
 747              		.loc 2 119 8
 748 0064 00BF     		nop
 749              	.L34:
 750              		.loc 2 119 19 discriminator 1
 751 0066 7B68     		ldr	r3, [r7, #4]
 752 0068 1B68     		ldr	r3, [r3]
 753              		.loc 2 119 23 discriminator 1
 754 006a 03F08003 		and	r3, r3, #128
 755              		.loc 2 119 8 discriminator 1
 756 006e 002B     		cmp	r3, #0
 757 0070 F9D0     		beq	.L34
 120:../source/ADC.c **** 	if (adc->SC3 & ADC_SC3_CALF_MASK)
 758              		.loc 2 120 9
 759 0072 7B68     		ldr	r3, [r7, #4]
 760 0074 5B6A     		ldr	r3, [r3, #36]
 761              		.loc 2 120 15
 762 0076 03F04003 		and	r3, r3, #64
 763              		.loc 2 120 5
 764 007a 002B     		cmp	r3, #0
 765 007c 07D0     		beq	.L35
 121:../source/ADC.c **** 	{
 122:../source/ADC.c **** 		adc->SC3 |= ADC_SC3_CALF_MASK;
 766              		.loc 2 122 12
 767 007e 7B68     		ldr	r3, [r7, #4]
 768 0080 5B6A     		ldr	r3, [r3, #36]
 769 0082 43F04002 		orr	r2, r3, #64
 770 0086 7B68     		ldr	r3, [r7, #4]
 771 0088 5A62     		str	r2, [r3, #36]
 123:../source/ADC.c **** 		return false;
 772              		.loc 2 123 10
 773 008a 0023     		movs	r3, #0
 774 008c 07E1     		b	.L41
 775              	.L35:
 124:../source/ADC.c **** 	}
 125:../source/ADC.c **** 	adc->PG  = (0x8000 | ((adc->CLP0+adc->CLP1+adc->CLP2+adc->CLP3+adc->CLP4+adc->CLPS) >> (1 + TWO_PO
 776              		.loc 2 125 28
 777 008e 7B68     		ldr	r3, [r7, #4]
 778 0090 DA6C     		ldr	r2, [r3, #76]
 779              		.loc 2 125 38
 780 0092 7B68     		ldr	r3, [r7, #4]
 781 0094 9B6C     		ldr	r3, [r3, #72]
 782              		.loc 2 125 34
 783 0096 1A44     		add	r2, r2, r3
 784              		.loc 2 125 48
 785 0098 7B68     		ldr	r3, [r7, #4]
 786 009a 5B6C     		ldr	r3, [r3, #68]
 787              		.loc 2 125 44
 788 009c 1A44     		add	r2, r2, r3
 789              		.loc 2 125 58
 790 009e 7B68     		ldr	r3, [r7, #4]
 791 00a0 1B6C     		ldr	r3, [r3, #64]
 792              		.loc 2 125 54
 793 00a2 1A44     		add	r2, r2, r3
 794              		.loc 2 125 68
 795 00a4 7B68     		ldr	r3, [r7, #4]
 796 00a6 DB6B     		ldr	r3, [r3, #60]
 797              		.loc 2 125 64
 798 00a8 1A44     		add	r2, r2, r3
 799              		.loc 2 125 78
 800 00aa 7B68     		ldr	r3, [r7, #4]
 801 00ac 9B6B     		ldr	r3, [r3, #56]
 802              		.loc 2 125 74
 803 00ae 1344     		add	r3, r3, r2
 804              		.loc 2 125 86
 805 00b0 5B0C     		lsrs	r3, r3, #17
 806              		.loc 2 125 21
 807 00b2 43F40042 		orr	r2, r3, #32768
 808              		.loc 2 125 11
 809 00b6 7B68     		ldr	r3, [r7, #4]
 810 00b8 DA62     		str	r2, [r3, #44]
 126:../source/ADC.c **** 	adc->MG  = (0x8000 | ((adc->CLM0+adc->CLM1+adc->CLM2+adc->CLM3+adc->CLM4+adc->CLMS) >> (1 + TWO_PO
 811              		.loc 2 126 28
 812 00ba 7B68     		ldr	r3, [r7, #4]
 813 00bc DA6E     		ldr	r2, [r3, #108]
 814              		.loc 2 126 38
 815 00be 7B68     		ldr	r3, [r7, #4]
 816 00c0 9B6E     		ldr	r3, [r3, #104]
 817              		.loc 2 126 34
 818 00c2 1A44     		add	r2, r2, r3
 819              		.loc 2 126 48
 820 00c4 7B68     		ldr	r3, [r7, #4]
 821 00c6 5B6E     		ldr	r3, [r3, #100]
 822              		.loc 2 126 44
 823 00c8 1A44     		add	r2, r2, r3
 824              		.loc 2 126 58
 825 00ca 7B68     		ldr	r3, [r7, #4]
 826 00cc 1B6E     		ldr	r3, [r3, #96]
 827              		.loc 2 126 54
 828 00ce 1A44     		add	r2, r2, r3
 829              		.loc 2 126 68
 830 00d0 7B68     		ldr	r3, [r7, #4]
 831 00d2 DB6D     		ldr	r3, [r3, #92]
 832              		.loc 2 126 64
 833 00d4 1A44     		add	r2, r2, r3
 834              		.loc 2 126 78
 835 00d6 7B68     		ldr	r3, [r7, #4]
 836 00d8 9B6D     		ldr	r3, [r3, #88]
 837              		.loc 2 126 74
 838 00da 1344     		add	r3, r3, r2
 839              		.loc 2 126 86
 840 00dc 5B0C     		lsrs	r3, r3, #17
 841              		.loc 2 126 21
 842 00de 43F40042 		orr	r2, r3, #32768
 843              		.loc 2 126 11
 844 00e2 7B68     		ldr	r3, [r7, #4]
 845 00e4 1A63     		str	r2, [r3, #48]
 127:../source/ADC.c **** 
 128:../source/ADC.c **** 	// FURTHER CALIBRATIONS
 129:../source/ADC.c **** 	for (i = 0; i < TWO_POW_NUM_OF_CAL; i++)
 846              		.loc 2 129 9
 847 00e6 0023     		movs	r3, #0
 848 00e8 87F84B30 		strb	r3, [r7, #75]
 849              		.loc 2 129 2
 850 00ec 72E0     		b	.L37
 851              	.L40:
 130:../source/ADC.c **** 	{
 131:../source/ADC.c **** 		adc->SC3 &= ~ADC_SC3_CAL_MASK;
 852              		.loc 2 131 12
 853 00ee 7B68     		ldr	r3, [r7, #4]
 854 00f0 5B6A     		ldr	r3, [r3, #36]
 855 00f2 23F08002 		bic	r2, r3, #128
 856 00f6 7B68     		ldr	r3, [r7, #4]
 857 00f8 5A62     		str	r2, [r3, #36]
 132:../source/ADC.c **** 		adc->SC3 |=  ADC_SC3_CAL_MASK;
 858              		.loc 2 132 12
 859 00fa 7B68     		ldr	r3, [r7, #4]
 860 00fc 5B6A     		ldr	r3, [r3, #36]
 861 00fe 43F08002 		orr	r2, r3, #128
 862 0102 7B68     		ldr	r3, [r7, #4]
 863 0104 5A62     		str	r2, [r3, #36]
 133:../source/ADC.c **** 		while (!(adc->SC1[0] & ADC_SC1_COCO_MASK));
 864              		.loc 2 133 9
 865 0106 00BF     		nop
 866              	.L38:
 867              		.loc 2 133 20 discriminator 1
 868 0108 7B68     		ldr	r3, [r7, #4]
 869 010a 1B68     		ldr	r3, [r3]
 870              		.loc 2 133 24 discriminator 1
 871 010c 03F08003 		and	r3, r3, #128
 872              		.loc 2 133 9 discriminator 1
 873 0110 002B     		cmp	r3, #0
 874 0112 F9D0     		beq	.L38
 134:../source/ADC.c **** 		if (adc->SC3 & ADC_SC3_CALF_MASK)
 875              		.loc 2 134 10
 876 0114 7B68     		ldr	r3, [r7, #4]
 877 0116 5B6A     		ldr	r3, [r3, #36]
 878              		.loc 2 134 16
 879 0118 03F04003 		and	r3, r3, #64
 880              		.loc 2 134 6
 881 011c 002B     		cmp	r3, #0
 882 011e 07D0     		beq	.L39
 135:../source/ADC.c **** 		{
 136:../source/ADC.c **** 			adc->SC3 |= ADC_SC3_CALF_MASK;
 883              		.loc 2 136 13
 884 0120 7B68     		ldr	r3, [r7, #4]
 885 0122 5B6A     		ldr	r3, [r3, #36]
 886 0124 43F04002 		orr	r2, r3, #64
 887 0128 7B68     		ldr	r3, [r7, #4]
 888 012a 5A62     		str	r2, [r3, #36]
 137:../source/ADC.c **** 			return 1;
 889              		.loc 2 137 11
 890 012c 0123     		movs	r3, #1
 891 012e B6E0     		b	.L41
 892              	.L39:
 138:../source/ADC.c **** 		}
 139:../source/ADC.c **** 		Offset += (short)adc->OFS;
 893              		.loc 2 139 23 discriminator 2
 894 0130 7B68     		ldr	r3, [r7, #4]
 895 0132 9B6A     		ldr	r3, [r3, #40]
 896              		.loc 2 139 13 discriminator 2
 897 0134 1BB2     		sxth	r3, r3
 898 0136 1A46     		mov	r2, r3
 899              		.loc 2 139 10 discriminator 2
 900 0138 FB6C     		ldr	r3, [r7, #76]
 901 013a 1344     		add	r3, r3, r2
 902 013c FB64     		str	r3, [r7, #76]
 140:../source/ADC.c **** 		Plus[0] += (unsigned long)adc->CLP0;
 903              		.loc 2 140 32 discriminator 2
 904 013e 7B68     		ldr	r3, [r7, #4]
 905 0140 DA6C     		ldr	r2, [r3, #76]
 906              		.loc 2 140 11 discriminator 2
 907 0142 FB68     		ldr	r3, [r7, #12]
 908 0144 1344     		add	r3, r3, r2
 909 0146 FB60     		str	r3, [r7, #12]
 141:../source/ADC.c **** 		Plus[1] += (unsigned long)adc->CLP1;
 910              		.loc 2 141 32 discriminator 2
 911 0148 7B68     		ldr	r3, [r7, #4]
 912 014a 9A6C     		ldr	r2, [r3, #72]
 913              		.loc 2 141 11 discriminator 2
 914 014c 3B69     		ldr	r3, [r7, #16]
 915 014e 1344     		add	r3, r3, r2
 916 0150 3B61     		str	r3, [r7, #16]
 142:../source/ADC.c **** 		Plus[2] += (unsigned long)adc->CLP2;
 917              		.loc 2 142 32 discriminator 2
 918 0152 7B68     		ldr	r3, [r7, #4]
 919 0154 5A6C     		ldr	r2, [r3, #68]
 920              		.loc 2 142 11 discriminator 2
 921 0156 7B69     		ldr	r3, [r7, #20]
 922 0158 1344     		add	r3, r3, r2
 923 015a 7B61     		str	r3, [r7, #20]
 143:../source/ADC.c **** 		Plus[3] += (unsigned long)adc->CLP3;
 924              		.loc 2 143 32 discriminator 2
 925 015c 7B68     		ldr	r3, [r7, #4]
 926 015e 1A6C     		ldr	r2, [r3, #64]
 927              		.loc 2 143 11 discriminator 2
 928 0160 BB69     		ldr	r3, [r7, #24]
 929 0162 1344     		add	r3, r3, r2
 930 0164 BB61     		str	r3, [r7, #24]
 144:../source/ADC.c **** 		Plus[4] += (unsigned long)adc->CLP4;
 931              		.loc 2 144 32 discriminator 2
 932 0166 7B68     		ldr	r3, [r7, #4]
 933 0168 DA6B     		ldr	r2, [r3, #60]
 934              		.loc 2 144 11 discriminator 2
 935 016a FB69     		ldr	r3, [r7, #28]
 936 016c 1344     		add	r3, r3, r2
 937 016e FB61     		str	r3, [r7, #28]
 145:../source/ADC.c **** 		Plus[5] += (unsigned long)adc->CLPS;
 938              		.loc 2 145 32 discriminator 2
 939 0170 7B68     		ldr	r3, [r7, #4]
 940 0172 9A6B     		ldr	r2, [r3, #56]
 941              		.loc 2 145 11 discriminator 2
 942 0174 3B6A     		ldr	r3, [r7, #32]
 943 0176 1344     		add	r3, r3, r2
 944 0178 3B62     		str	r3, [r7, #32]
 146:../source/ADC.c **** 		Plus[6] += (unsigned long)adc->CLPD;
 945              		.loc 2 146 32 discriminator 2
 946 017a 7B68     		ldr	r3, [r7, #4]
 947 017c 5A6B     		ldr	r2, [r3, #52]
 948              		.loc 2 146 11 discriminator 2
 949 017e 7B6A     		ldr	r3, [r7, #36]
 950 0180 1344     		add	r3, r3, r2
 951 0182 7B62     		str	r3, [r7, #36]
 147:../source/ADC.c **** 		Minus[0] += (unsigned long)adc->CLM0;
 952              		.loc 2 147 33 discriminator 2
 953 0184 7B68     		ldr	r3, [r7, #4]
 954 0186 DA6E     		ldr	r2, [r3, #108]
 955              		.loc 2 147 12 discriminator 2
 956 0188 BB6A     		ldr	r3, [r7, #40]
 957 018a 1344     		add	r3, r3, r2
 958 018c BB62     		str	r3, [r7, #40]
 148:../source/ADC.c **** 		Minus[1] += (unsigned long)adc->CLM1;
 959              		.loc 2 148 33 discriminator 2
 960 018e 7B68     		ldr	r3, [r7, #4]
 961 0190 9A6E     		ldr	r2, [r3, #104]
 962              		.loc 2 148 12 discriminator 2
 963 0192 FB6A     		ldr	r3, [r7, #44]
 964 0194 1344     		add	r3, r3, r2
 965 0196 FB62     		str	r3, [r7, #44]
 149:../source/ADC.c **** 		Minus[2] += (unsigned long)adc->CLM2;
 966              		.loc 2 149 33 discriminator 2
 967 0198 7B68     		ldr	r3, [r7, #4]
 968 019a 5A6E     		ldr	r2, [r3, #100]
 969              		.loc 2 149 12 discriminator 2
 970 019c 3B6B     		ldr	r3, [r7, #48]
 971 019e 1344     		add	r3, r3, r2
 972 01a0 3B63     		str	r3, [r7, #48]
 150:../source/ADC.c **** 		Minus[3] += (unsigned long)adc->CLM3;
 973              		.loc 2 150 33 discriminator 2
 974 01a2 7B68     		ldr	r3, [r7, #4]
 975 01a4 1A6E     		ldr	r2, [r3, #96]
 976              		.loc 2 150 12 discriminator 2
 977 01a6 7B6B     		ldr	r3, [r7, #52]
 978 01a8 1344     		add	r3, r3, r2
 979 01aa 7B63     		str	r3, [r7, #52]
 151:../source/ADC.c **** 		Minus[4] += (unsigned long)adc->CLM4;
 980              		.loc 2 151 33 discriminator 2
 981 01ac 7B68     		ldr	r3, [r7, #4]
 982 01ae DA6D     		ldr	r2, [r3, #92]
 983              		.loc 2 151 12 discriminator 2
 984 01b0 BB6B     		ldr	r3, [r7, #56]
 985 01b2 1344     		add	r3, r3, r2
 986 01b4 BB63     		str	r3, [r7, #56]
 152:../source/ADC.c **** 		Minus[5] += (unsigned long)adc->CLMS;
 987              		.loc 2 152 33 discriminator 2
 988 01b6 7B68     		ldr	r3, [r7, #4]
 989 01b8 9A6D     		ldr	r2, [r3, #88]
 990              		.loc 2 152 12 discriminator 2
 991 01ba FB6B     		ldr	r3, [r7, #60]
 992 01bc 1344     		add	r3, r3, r2
 993 01be FB63     		str	r3, [r7, #60]
 153:../source/ADC.c **** 		Minus[6] += (unsigned long)adc->CLMD;
 994              		.loc 2 153 33 discriminator 2
 995 01c0 7B68     		ldr	r3, [r7, #4]
 996 01c2 5A6D     		ldr	r2, [r3, #84]
 997              		.loc 2 153 12 discriminator 2
 998 01c4 3B6C     		ldr	r3, [r7, #64]
 999 01c6 1344     		add	r3, r3, r2
 1000 01c8 3B64     		str	r3, [r7, #64]
 129:../source/ADC.c **** 	{
 1001              		.loc 2 129 39 discriminator 2
 1002 01ca 97F84B30 		ldrb	r3, [r7, #75]	@ zero_extendqisi2
 1003 01ce 0133     		adds	r3, r3, #1
 1004 01d0 87F84B30 		strb	r3, [r7, #75]
 1005              	.L37:
 129:../source/ADC.c **** 	{
 1006              		.loc 2 129 2 discriminator 1
 1007 01d4 97F84B30 		ldrb	r3, [r7, #75]	@ zero_extendqisi2
 1008 01d8 0F2B     		cmp	r3, #15
 1009 01da 88D9     		bls	.L40
 154:../source/ADC.c **** 	}
 155:../source/ADC.c **** 	adc->OFS = (Offset >> TWO_POW_NUM_OF_CAL);
 1010              		.loc 2 155 21
 1011 01dc FB6C     		ldr	r3, [r7, #76]
 1012 01de 1B14     		asrs	r3, r3, #16
 1013 01e0 1A46     		mov	r2, r3
 1014              		.loc 2 155 11
 1015 01e2 7B68     		ldr	r3, [r7, #4]
 1016 01e4 9A62     		str	r2, [r3, #40]
 156:../source/ADC.c **** 	adc->PG  = (0x8000 | ((Plus[0] +Plus[1] +Plus[2] +Plus[3] +Plus[4] +Plus[5] ) >> (1 + TWO_POW_NUM_
 1017              		.loc 2 156 29
 1018 01e6 FA68     		ldr	r2, [r7, #12]
 1019              		.loc 2 156 38
 1020 01e8 3B69     		ldr	r3, [r7, #16]
 1021              		.loc 2 156 33
 1022 01ea 1A44     		add	r2, r2, r3
 1023              		.loc 2 156 47
 1024 01ec 7B69     		ldr	r3, [r7, #20]
 1025              		.loc 2 156 42
 1026 01ee 1A44     		add	r2, r2, r3
 1027              		.loc 2 156 56
 1028 01f0 BB69     		ldr	r3, [r7, #24]
 1029              		.loc 2 156 51
 1030 01f2 1A44     		add	r2, r2, r3
 1031              		.loc 2 156 65
 1032 01f4 FB69     		ldr	r3, [r7, #28]
 1033              		.loc 2 156 60
 1034 01f6 1A44     		add	r2, r2, r3
 1035              		.loc 2 156 74
 1036 01f8 3B6A     		ldr	r3, [r7, #32]
 1037              		.loc 2 156 69
 1038 01fa 1344     		add	r3, r3, r2
 1039              		.loc 2 156 80
 1040 01fc 5B0C     		lsrs	r3, r3, #17
 1041              		.loc 2 156 21
 1042 01fe 43F40042 		orr	r2, r3, #32768
 1043              		.loc 2 156 11
 1044 0202 7B68     		ldr	r3, [r7, #4]
 1045 0204 DA62     		str	r2, [r3, #44]
 157:../source/ADC.c **** 	adc->MG  = (0x8000 | ((Minus[0]+Minus[1]+Minus[2]+Minus[3]+Minus[4]+Minus[5]) >> (1 + TWO_POW_NUM_
 1046              		.loc 2 157 30
 1047 0206 BA6A     		ldr	r2, [r7, #40]
 1048              		.loc 2 157 39
 1049 0208 FB6A     		ldr	r3, [r7, #44]
 1050              		.loc 2 157 33
 1051 020a 1A44     		add	r2, r2, r3
 1052              		.loc 2 157 48
 1053 020c 3B6B     		ldr	r3, [r7, #48]
 1054              		.loc 2 157 42
 1055 020e 1A44     		add	r2, r2, r3
 1056              		.loc 2 157 57
 1057 0210 7B6B     		ldr	r3, [r7, #52]
 1058              		.loc 2 157 51
 1059 0212 1A44     		add	r2, r2, r3
 1060              		.loc 2 157 66
 1061 0214 BB6B     		ldr	r3, [r7, #56]
 1062              		.loc 2 157 60
 1063 0216 1A44     		add	r2, r2, r3
 1064              		.loc 2 157 75
 1065 0218 FB6B     		ldr	r3, [r7, #60]
 1066              		.loc 2 157 69
 1067 021a 1344     		add	r3, r3, r2
 1068              		.loc 2 157 80
 1069 021c 5B0C     		lsrs	r3, r3, #17
 1070              		.loc 2 157 21
 1071 021e 43F40042 		orr	r2, r3, #32768
 1072              		.loc 2 157 11
 1073 0222 7B68     		ldr	r3, [r7, #4]
 1074 0224 1A63     		str	r2, [r3, #48]
 158:../source/ADC.c **** 	adc->CLP0 = (Plus[0] >> TWO_POW_NUM_OF_CAL);
 1075              		.loc 2 158 19
 1076 0226 FB68     		ldr	r3, [r7, #12]
 1077              		.loc 2 158 23
 1078 0228 1A0C     		lsrs	r2, r3, #16
 1079              		.loc 2 158 12
 1080 022a 7B68     		ldr	r3, [r7, #4]
 1081 022c DA64     		str	r2, [r3, #76]
 159:../source/ADC.c **** 	adc->CLP1 = (Plus[1] >> TWO_POW_NUM_OF_CAL);
 1082              		.loc 2 159 19
 1083 022e 3B69     		ldr	r3, [r7, #16]
 1084              		.loc 2 159 23
 1085 0230 1A0C     		lsrs	r2, r3, #16
 1086              		.loc 2 159 12
 1087 0232 7B68     		ldr	r3, [r7, #4]
 1088 0234 9A64     		str	r2, [r3, #72]
 160:../source/ADC.c **** 	adc->CLP2 = (Plus[2] >> TWO_POW_NUM_OF_CAL);
 1089              		.loc 2 160 19
 1090 0236 7B69     		ldr	r3, [r7, #20]
 1091              		.loc 2 160 23
 1092 0238 1A0C     		lsrs	r2, r3, #16
 1093              		.loc 2 160 12
 1094 023a 7B68     		ldr	r3, [r7, #4]
 1095 023c 5A64     		str	r2, [r3, #68]
 161:../source/ADC.c **** 	adc->CLP3 = (Plus[3] >> TWO_POW_NUM_OF_CAL);
 1096              		.loc 2 161 19
 1097 023e BB69     		ldr	r3, [r7, #24]
 1098              		.loc 2 161 23
 1099 0240 1A0C     		lsrs	r2, r3, #16
 1100              		.loc 2 161 12
 1101 0242 7B68     		ldr	r3, [r7, #4]
 1102 0244 1A64     		str	r2, [r3, #64]
 162:../source/ADC.c **** 	adc->CLP4 = (Plus[4] >> TWO_POW_NUM_OF_CAL);
 1103              		.loc 2 162 19
 1104 0246 FB69     		ldr	r3, [r7, #28]
 1105              		.loc 2 162 23
 1106 0248 1A0C     		lsrs	r2, r3, #16
 1107              		.loc 2 162 12
 1108 024a 7B68     		ldr	r3, [r7, #4]
 1109 024c DA63     		str	r2, [r3, #60]
 163:../source/ADC.c **** 	adc->CLPS = (Plus[5] >> TWO_POW_NUM_OF_CAL);
 1110              		.loc 2 163 19
 1111 024e 3B6A     		ldr	r3, [r7, #32]
 1112              		.loc 2 163 23
 1113 0250 1A0C     		lsrs	r2, r3, #16
 1114              		.loc 2 163 12
 1115 0252 7B68     		ldr	r3, [r7, #4]
 1116 0254 9A63     		str	r2, [r3, #56]
 164:../source/ADC.c **** 	adc->CLPD = (Plus[6] >> TWO_POW_NUM_OF_CAL);
 1117              		.loc 2 164 19
 1118 0256 7B6A     		ldr	r3, [r7, #36]
 1119              		.loc 2 164 23
 1120 0258 1A0C     		lsrs	r2, r3, #16
 1121              		.loc 2 164 12
 1122 025a 7B68     		ldr	r3, [r7, #4]
 1123 025c 5A63     		str	r2, [r3, #52]
 165:../source/ADC.c **** 	adc->CLM0 = (Minus[0] >> TWO_POW_NUM_OF_CAL);
 1124              		.loc 2 165 20
 1125 025e BB6A     		ldr	r3, [r7, #40]
 1126              		.loc 2 165 24
 1127 0260 1A0C     		lsrs	r2, r3, #16
 1128              		.loc 2 165 12
 1129 0262 7B68     		ldr	r3, [r7, #4]
 1130 0264 DA66     		str	r2, [r3, #108]
 166:../source/ADC.c **** 	adc->CLM1 = (Minus[1] >> TWO_POW_NUM_OF_CAL);
 1131              		.loc 2 166 20
 1132 0266 FB6A     		ldr	r3, [r7, #44]
 1133              		.loc 2 166 24
 1134 0268 1A0C     		lsrs	r2, r3, #16
 1135              		.loc 2 166 12
 1136 026a 7B68     		ldr	r3, [r7, #4]
 1137 026c 9A66     		str	r2, [r3, #104]
 167:../source/ADC.c **** 	adc->CLM2 = (Minus[2] >> TWO_POW_NUM_OF_CAL);
 1138              		.loc 2 167 20
 1139 026e 3B6B     		ldr	r3, [r7, #48]
 1140              		.loc 2 167 24
 1141 0270 1A0C     		lsrs	r2, r3, #16
 1142              		.loc 2 167 12
 1143 0272 7B68     		ldr	r3, [r7, #4]
 1144 0274 5A66     		str	r2, [r3, #100]
 168:../source/ADC.c **** 	adc->CLM3 = (Minus[3] >> TWO_POW_NUM_OF_CAL);
 1145              		.loc 2 168 20
 1146 0276 7B6B     		ldr	r3, [r7, #52]
 1147              		.loc 2 168 24
 1148 0278 1A0C     		lsrs	r2, r3, #16
 1149              		.loc 2 168 12
 1150 027a 7B68     		ldr	r3, [r7, #4]
 1151 027c 1A66     		str	r2, [r3, #96]
 169:../source/ADC.c **** 	adc->CLM4 = (Minus[4] >> TWO_POW_NUM_OF_CAL);
 1152              		.loc 2 169 20
 1153 027e BB6B     		ldr	r3, [r7, #56]
 1154              		.loc 2 169 24
 1155 0280 1A0C     		lsrs	r2, r3, #16
 1156              		.loc 2 169 12
 1157 0282 7B68     		ldr	r3, [r7, #4]
 1158 0284 DA65     		str	r2, [r3, #92]
 170:../source/ADC.c **** 	adc->CLMS = (Minus[5] >> TWO_POW_NUM_OF_CAL);
 1159              		.loc 2 170 20
 1160 0286 FB6B     		ldr	r3, [r7, #60]
 1161              		.loc 2 170 24
 1162 0288 1A0C     		lsrs	r2, r3, #16
 1163              		.loc 2 170 12
 1164 028a 7B68     		ldr	r3, [r7, #4]
 1165 028c 9A65     		str	r2, [r3, #88]
 171:../source/ADC.c **** 	adc->CLMD = (Minus[6] >> TWO_POW_NUM_OF_CAL);
 1166              		.loc 2 171 20
 1167 028e 3B6C     		ldr	r3, [r7, #64]
 1168              		.loc 2 171 24
 1169 0290 1A0C     		lsrs	r2, r3, #16
 1170              		.loc 2 171 12
 1171 0292 7B68     		ldr	r3, [r7, #4]
 1172 0294 5A65     		str	r2, [r3, #84]
 172:../source/ADC.c **** 
 173:../source/ADC.c **** 	/// UN-SETUP
 174:../source/ADC.c **** 	adc->SC3 = scr3;
 1173              		.loc 2 174 11
 1174 0296 7B68     		ldr	r3, [r7, #4]
 1175 0298 7A6C     		ldr	r2, [r7, #68]
 1176 029a 5A62     		str	r2, [r3, #36]
 175:../source/ADC.c **** 
 176:../source/ADC.c **** 	return true;
 1177              		.loc 2 176 9
 1178 029c 0123     		movs	r3, #1
 1179              	.L41:
 177:../source/ADC.c **** }
 1180              		.loc 2 177 1 discriminator 1
 1181 029e 1846     		mov	r0, r3
 1182 02a0 5437     		adds	r7, r7, #84
 1183              		.cfi_def_cfa_offset 4
 1184 02a2 BD46     		mov	sp, r7
 1185              		.cfi_def_cfa_register 13
 1186              		@ sp needed
 1187 02a4 5DF8047B 		ldr	r7, [sp], #4
 1188              		.cfi_restore 7
 1189              		.cfi_def_cfa_offset 0
 1190 02a8 7047     		bx	lr
 1191              		.cfi_endproc
 1192              	.LFE133:
 1194              		.section	.text.ADC_Start,"ax",%progbits
 1195              		.align	1
 1196              		.global	ADC_Start
 1197              		.syntax unified
 1198              		.thumb
 1199              		.thumb_func
 1200              		.fpu fpv4-sp-d16
 1202              	ADC_Start:
 1203              	.LFB134:
 178:../source/ADC.c **** 
 179:../source/ADC.c **** void ADC_Start (ADC_t adc, ADCChannel_t channel, ADCMux_t mux)
 180:../source/ADC.c **** {
 1204              		.loc 2 180 1
 1205              		.cfi_startproc
 1206              		@ args = 0, pretend = 0, frame = 8
 1207              		@ frame_needed = 1, uses_anonymous_args = 0
 1208              		@ link register save eliminated.
 1209 0000 80B4     		push	{r7}
 1210              		.cfi_def_cfa_offset 4
 1211              		.cfi_offset 7, -4
 1212 0002 83B0     		sub	sp, sp, #12
 1213              		.cfi_def_cfa_offset 16
 1214 0004 00AF     		add	r7, sp, #0
 1215              		.cfi_def_cfa_register 7
 1216 0006 7860     		str	r0, [r7, #4]
 1217 0008 0B46     		mov	r3, r1
 1218 000a FB70     		strb	r3, [r7, #3]
 1219 000c 1346     		mov	r3, r2
 1220 000e BB70     		strb	r3, [r7, #2]
 181:../source/ADC.c **** 	adc->CFG2 = (adc->CFG2 & ~ADC_CFG2_MUXSEL_MASK) | ADC_CFG2_MUXSEL(mux);
 1221              		.loc 2 181 18
 1222 0010 7B68     		ldr	r3, [r7, #4]
 1223 0012 DB68     		ldr	r3, [r3, #12]
 1224              		.loc 2 181 25
 1225 0014 23F01002 		bic	r2, r3, #16
 1226              		.loc 2 181 52
 1227 0018 BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 1228 001a 1B01     		lsls	r3, r3, #4
 1229 001c 03F01003 		and	r3, r3, #16
 1230              		.loc 2 181 50
 1231 0020 1A43     		orrs	r2, r2, r3
 1232              		.loc 2 181 12
 1233 0022 7B68     		ldr	r3, [r7, #4]
 1234 0024 DA60     		str	r2, [r3, #12]
 182:../source/ADC.c **** 
 183:../source/ADC.c **** 	if (adc == ADC0)
 1235              		.loc 2 183 5
 1236 0026 7B68     		ldr	r3, [r7, #4]
 1237 0028 114A     		ldr	r2, .L46
 1238 002a 9342     		cmp	r3, r2
 1239 002c 0BD1     		bne	.L43
 184:../source/ADC.c **** 		adc->SC1[0] = ADC_SC1_AIEN(ADC_interrupt[0]) | ADC_SC1_ADCH(channel);
 1240              		.loc 2 184 17
 1241 002e 114B     		ldr	r3, .L46+4
 1242 0030 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1243 0032 9B01     		lsls	r3, r3, #6
 1244 0034 03F04002 		and	r2, r3, #64
 1245              		.loc 2 184 50
 1246 0038 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1247 003a 03F01F03 		and	r3, r3, #31
 1248              		.loc 2 184 48
 1249 003e 1A43     		orrs	r2, r2, r3
 1250              		.loc 2 184 15
 1251 0040 7B68     		ldr	r3, [r7, #4]
 1252 0042 1A60     		str	r2, [r3]
 185:../source/ADC.c **** 	else if (adc == ADC1)
 186:../source/ADC.c **** 		adc->SC1[0] = ADC_SC1_AIEN(ADC_interrupt[1]) | ADC_SC1_ADCH(channel);
 187:../source/ADC.c **** }
 1253              		.loc 2 187 1
 1254 0044 0EE0     		b	.L45
 1255              	.L43:
 185:../source/ADC.c **** 	else if (adc == ADC1)
 1256              		.loc 2 185 10
 1257 0046 7B68     		ldr	r3, [r7, #4]
 1258 0048 0B4A     		ldr	r2, .L46+8
 1259 004a 9342     		cmp	r3, r2
 1260 004c 0AD1     		bne	.L45
 186:../source/ADC.c **** }
 1261              		.loc 2 186 17
 1262 004e 094B     		ldr	r3, .L46+4
 1263 0050 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 1264 0052 9B01     		lsls	r3, r3, #6
 1265 0054 03F04002 		and	r2, r3, #64
 186:../source/ADC.c **** }
 1266              		.loc 2 186 50
 1267 0058 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1268 005a 03F01F03 		and	r3, r3, #31
 186:../source/ADC.c **** }
 1269              		.loc 2 186 48
 1270 005e 1A43     		orrs	r2, r2, r3
 186:../source/ADC.c **** }
 1271              		.loc 2 186 15
 1272 0060 7B68     		ldr	r3, [r7, #4]
 1273 0062 1A60     		str	r2, [r3]
 1274              	.L45:
 1275              		.loc 2 187 1
 1276 0064 00BF     		nop
 1277 0066 0C37     		adds	r7, r7, #12
 1278              		.cfi_def_cfa_offset 4
 1279 0068 BD46     		mov	sp, r7
 1280              		.cfi_def_cfa_register 13
 1281              		@ sp needed
 1282 006a 5DF8047B 		ldr	r7, [sp], #4
 1283              		.cfi_restore 7
 1284              		.cfi_def_cfa_offset 0
 1285 006e 7047     		bx	lr
 1286              	.L47:
 1287              		.align	2
 1288              	.L46:
 1289 0070 00B00340 		.word	1073983488
 1290 0074 00000000 		.word	ADC_interrupt
 1291 0078 00B00B40 		.word	1074507776
 1292              		.cfi_endproc
 1293              	.LFE134:
 1295              		.section	.text.ADC_IsReady,"ax",%progbits
 1296              		.align	1
 1297              		.global	ADC_IsReady
 1298              		.syntax unified
 1299              		.thumb
 1300              		.thumb_func
 1301              		.fpu fpv4-sp-d16
 1303              	ADC_IsReady:
 1304              	.LFB135:
 188:../source/ADC.c **** 
 189:../source/ADC.c **** bool ADC_IsReady (ADC_t adc)
 190:../source/ADC.c **** {
 1305              		.loc 2 190 1
 1306              		.cfi_startproc
 1307              		@ args = 0, pretend = 0, frame = 8
 1308              		@ frame_needed = 1, uses_anonymous_args = 0
 1309              		@ link register save eliminated.
 1310 0000 80B4     		push	{r7}
 1311              		.cfi_def_cfa_offset 4
 1312              		.cfi_offset 7, -4
 1313 0002 83B0     		sub	sp, sp, #12
 1314              		.cfi_def_cfa_offset 16
 1315 0004 00AF     		add	r7, sp, #0
 1316              		.cfi_def_cfa_register 7
 1317 0006 7860     		str	r0, [r7, #4]
 191:../source/ADC.c **** 	return adc->SC1[0] & ADC_SC1_COCO_MASK;
 1318              		.loc 2 191 17
 1319 0008 7B68     		ldr	r3, [r7, #4]
 1320 000a 1B68     		ldr	r3, [r3]
 1321              		.loc 2 191 21
 1322 000c 03F08003 		and	r3, r3, #128
 1323 0010 002B     		cmp	r3, #0
 1324 0012 14BF     		ite	ne
 1325 0014 0123     		movne	r3, #1
 1326 0016 0023     		moveq	r3, #0
 1327 0018 DBB2     		uxtb	r3, r3
 192:../source/ADC.c **** }
 1328              		.loc 2 192 1
 1329 001a 1846     		mov	r0, r3
 1330 001c 0C37     		adds	r7, r7, #12
 1331              		.cfi_def_cfa_offset 4
 1332 001e BD46     		mov	sp, r7
 1333              		.cfi_def_cfa_register 13
 1334              		@ sp needed
 1335 0020 5DF8047B 		ldr	r7, [sp], #4
 1336              		.cfi_restore 7
 1337              		.cfi_def_cfa_offset 0
 1338 0024 7047     		bx	lr
 1339              		.cfi_endproc
 1340              	.LFE135:
 1342              		.section	.text.ADC_getData,"ax",%progbits
 1343              		.align	1
 1344              		.global	ADC_getData
 1345              		.syntax unified
 1346              		.thumb
 1347              		.thumb_func
 1348              		.fpu fpv4-sp-d16
 1350              	ADC_getData:
 1351              	.LFB136:
 193:../source/ADC.c **** 
 194:../source/ADC.c **** ADCData_t ADC_getData (ADC_t adc)
 195:../source/ADC.c **** {
 1352              		.loc 2 195 1
 1353              		.cfi_startproc
 1354              		@ args = 0, pretend = 0, frame = 8
 1355              		@ frame_needed = 1, uses_anonymous_args = 0
 1356              		@ link register save eliminated.
 1357 0000 80B4     		push	{r7}
 1358              		.cfi_def_cfa_offset 4
 1359              		.cfi_offset 7, -4
 1360 0002 83B0     		sub	sp, sp, #12
 1361              		.cfi_def_cfa_offset 16
 1362 0004 00AF     		add	r7, sp, #0
 1363              		.cfi_def_cfa_register 7
 1364 0006 7860     		str	r0, [r7, #4]
 196:../source/ADC.c **** 	return adc->R[0];
 1365              		.loc 2 196 15
 1366 0008 7B68     		ldr	r3, [r7, #4]
 1367 000a 1B69     		ldr	r3, [r3, #16]
 1368 000c 9BB2     		uxth	r3, r3
 197:../source/ADC.c **** }
 1369              		.loc 2 197 1
 1370 000e 1846     		mov	r0, r3
 1371 0010 0C37     		adds	r7, r7, #12
 1372              		.cfi_def_cfa_offset 4
 1373 0012 BD46     		mov	sp, r7
 1374              		.cfi_def_cfa_register 13
 1375              		@ sp needed
 1376 0014 5DF8047B 		ldr	r7, [sp], #4
 1377              		.cfi_restore 7
 1378              		.cfi_def_cfa_offset 0
 1379 0018 7047     		bx	lr
 1380              		.cfi_endproc
 1381              	.LFE136:
 1383              		.text
 1384              	.Letext0:
 1385              		.file 3 "/usr/local/mcuxpressoide-11.0.0_2516/ide/plugins/com.nxp.mcuxpresso.tools.linux_11.0.0.20
 1386              		.file 4 "/usr/local/mcuxpressoide-11.0.0_2516/ide/plugins/com.nxp.mcuxpresso.tools.linux_11.0.0.20
 1387              		.file 5 "/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/MK64F12.h"
 1388              		.file 6 "/home/jacoby/Documents/MCUXpresso_11.0.0_2516/workspace/ADC/CMSIS/system_MK64F12.h"
 1389              		.file 7 "../source/ADC.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 ADC.c
     /tmp/cc3kO0To.s:18     .text.NVIC_EnableIRQ:0000000000000000 $t
     /tmp/cc3kO0To.s:25     .text.NVIC_EnableIRQ:0000000000000000 NVIC_EnableIRQ
     /tmp/cc3kO0To.s:70     .text.NVIC_EnableIRQ:0000000000000030 $d
     /tmp/cc3kO0To.s:79     .bss.ADC_interrupt:0000000000000000 ADC_interrupt
     /tmp/cc3kO0To.s:76     .bss.ADC_interrupt:0000000000000000 $d
     /tmp/cc3kO0To.s:82     .text.ADC_Init:0000000000000000 $t
     /tmp/cc3kO0To.s:89     .text.ADC_Init:0000000000000000 ADC_Init
     /tmp/cc3kO0To.s:169    .text.ADC_SetResolution:0000000000000000 ADC_SetResolution
     /tmp/cc3kO0To.s:222    .text.ADC_SetCycles:0000000000000000 ADC_SetCycles
     /tmp/cc3kO0To.s:683    .text.ADC_Calibrate:0000000000000000 ADC_Calibrate
     /tmp/cc3kO0To.s:155    .text.ADC_Init:0000000000000068 $d
     /tmp/cc3kO0To.s:162    .text.ADC_SetResolution:0000000000000000 $t
     /tmp/cc3kO0To.s:215    .text.ADC_SetCycles:0000000000000000 $t
     /tmp/cc3kO0To.s:289    .text.ADC_SetInterruptMode:0000000000000000 $t
     /tmp/cc3kO0To.s:296    .text.ADC_SetInterruptMode:0000000000000000 ADC_SetInterruptMode
     /tmp/cc3kO0To.s:349    .text.ADC_SetInterruptMode:0000000000000038 $d
     /tmp/cc3kO0To.s:356    .text.ADC_IsInterruptPending:0000000000000000 $t
     /tmp/cc3kO0To.s:363    .text.ADC_IsInterruptPending:0000000000000000 ADC_IsInterruptPending
     /tmp/cc3kO0To.s:403    .text.ADC_ClearInterruptFlag:0000000000000000 $t
     /tmp/cc3kO0To.s:410    .text.ADC_ClearInterruptFlag:0000000000000000 ADC_ClearInterruptFlag
     /tmp/cc3kO0To.s:444    .text.ADC_GetResolution:0000000000000000 $t
     /tmp/cc3kO0To.s:451    .text.ADC_GetResolution:0000000000000000 ADC_GetResolution
     /tmp/cc3kO0To.s:488    .text.ADC_GetSCycles:0000000000000000 $t
     /tmp/cc3kO0To.s:495    .text.ADC_GetSCycles:0000000000000000 ADC_GetSCycles
     /tmp/cc3kO0To.s:545    .text.ADC_SetHardwareAverage:0000000000000000 $t
     /tmp/cc3kO0To.s:552    .text.ADC_SetHardwareAverage:0000000000000000 ADC_SetHardwareAverage
     /tmp/cc3kO0To.s:619    .text.ADC_GetHardwareAverage:0000000000000000 $t
     /tmp/cc3kO0To.s:626    .text.ADC_GetHardwareAverage:0000000000000000 ADC_GetHardwareAverage
     /tmp/cc3kO0To.s:676    .text.ADC_Calibrate:0000000000000000 $t
     /tmp/cc3kO0To.s:1195   .text.ADC_Start:0000000000000000 $t
     /tmp/cc3kO0To.s:1202   .text.ADC_Start:0000000000000000 ADC_Start
     /tmp/cc3kO0To.s:1289   .text.ADC_Start:0000000000000070 $d
     /tmp/cc3kO0To.s:1296   .text.ADC_IsReady:0000000000000000 $t
     /tmp/cc3kO0To.s:1303   .text.ADC_IsReady:0000000000000000 ADC_IsReady
     /tmp/cc3kO0To.s:1343   .text.ADC_getData:0000000000000000 $t
     /tmp/cc3kO0To.s:1350   .text.ADC_getData:0000000000000000 ADC_getData
                           .group:0000000000000000 wm4.0.e9a4c502d1288a7f4530c6554342258b
                           .group:0000000000000000 wm4.redlib_version.h.16.f905717e4b3a91dcbdbb631865150df4
                           .group:0000000000000000 wm4.libconfigarm.h.19.34723c94cbd19598192aa6b1e87fca41
                           .group:0000000000000000 wm4.stdint.h.31.58198de4ea930fb897655479091e17c7
                           .group:0000000000000000 wm4.stdbool.h.15.fddf1cb2402fd739d8e2516677869231
                           .group:0000000000000000 wm4.fsl_device_registers.h.32.f10b25a7fd7ad45b9a40904c33f28816
                           .group:0000000000000000 wm4.MK64F12.h.105.e884e5c80776532d2ec0f5c21e2ea7cb
                           .group:0000000000000000 wm4.core_cm4.h.42.42f38327ee0970d80f60117e6a3ba2b0
                           .group:0000000000000000 wm4.cmsis_gcc.h.36.39970cb43ce4b53c82644a1f9bc2eab9
                           .group:0000000000000000 wm4.core_cm4.h.223.7b48c9958ef5573320c4765074c8b0ce
                           .group:0000000000000000 wm4.system_MK64F12.h.109.c6d21568e03be21b21c922eb7345d6e3
                           .group:0000000000000000 wm4.MK64F12.h.475.cafa8e1e521f96f0b72de286863a6df7
                           .group:0000000000000000 wm4.MK64F12_features.h.92.512cea46d882153168efeec0bc3a9da7
                           .group:0000000000000000 wm4.hardware.h.27.0531344360c1b4ef1fba1263e2a4c488

NO UNDEFINED SYMBOLS
