# Diplomov치 pr치ce

## Pracuji na

- research ohledn캩 FPGA (programov치n칤 v HLS (C/Matlab/Simlink) nevo HDL/Verilog [research.md](/research.md)

## M칠 denn칤 pozn치mky

[13.10.2022](notes/20221013.md)

[14.10.2022](notes/20221014.md)

# Progress

_Coming soon..._

游릳 拘럺잺 拘럺잺 拘럺잺 拘럺잺 拘럺잺 拘럺잺 拘럺잺 拘럺잺 拘럺잺 拘럺잺 拘럺잺 拘럺잺 餃勇 餃勇 餃勇 郊勇 郊勇 郊勇

0. N치pad
1. Research
