	component nios_systyem is
		port (
			clk_clk           : in  std_logic                    := 'X';             -- clk
			leds_export       : out std_logic_vector(7 downto 0);                    -- export
			reset_reset_n     : in  std_logic                    := 'X';             -- reset_n
			switches_in_port  : in  std_logic_vector(7 downto 0) := (others => 'X'); -- in_port
			switches_out_port : out std_logic_vector(7 downto 0)                     -- out_port
		);
	end component nios_systyem;

