/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Tue Mar 10 09:35:28 2015
 *                 Full Compile MD5 Checksum  283335a9f9b39f3b588b04c7b60c5ff3
 *                     (minus title and desc)
 *                 MD5 Checksum               241d7af91b1c4184b3f0cfa9382cdd95
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15839
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_RAAGA_AX_ME_H__
#define BCHP_RAAGA_AX_ME_H__

/***************************************************************************
 *RAAGA_AX_ME
 ***************************************************************************/
#define BCHP_RAAGA_AX_ME_REVISION                0x00c43000 /* [RO] Revision ID register */
#define BCHP_RAAGA_AX_ME_FRAME_SIZE              0x00c43004 /* [RW] Frame Size register */
#define BCHP_RAAGA_AX_ME_CLUSTER_CFG             0x00c43008 /* [RW] Cluster Configuration register */
#define BCHP_RAAGA_AX_ME_DMEM_CLUSTER_INFO_PTR   0x00c4300c /* [RW] Cluster Info Pointer register */
#define BCHP_RAAGA_AX_ME_CTRL                    0x00c43010 /* [RW] Control register */
#define BCHP_RAAGA_AX_ME_STATUS                  0x00c43014 /* [RO] Status register */
#define BCHP_RAAGA_AX_ME_EXEC_CFG                0x00c43020 /* [RW] execution configuration register */
#define BCHP_RAAGA_AX_ME_SEARCH_CTRL             0x00c43024 /* [RW] search control register */
#define BCHP_RAAGA_AX_ME_SEARCH_CTRL_EXT         0x00c43028 /* [RW] search control extension register */
#define BCHP_RAAGA_AX_ME_MV_LIST_SIZE            0x00c4302c /* [RW] Motion vector search list size */
#define BCHP_RAAGA_AX_ME_COST_THRESHOLD          0x00c43030 /* [RW] Threshold value for full pixel search */
#define BCHP_RAAGA_AX_ME_MV_LIST_BASE_ADDR       0x00c43034 /* [RW] Base address for MV buffer for MV list based search */
#define BCHP_RAAGA_AX_ME_SPATIAL_PMV_BASE_ADDR   0x00c43038 /* [RW] Base address for Spatial PMV buffer */
#define BCHP_RAAGA_AX_ME_TEMPORAL_PMV_BASE_ADDR  0x00c4303c /* [RW] Base address for Temporal PMV buffer */
#define BCHP_RAAGA_AX_ME_PMV_MB_ADDR_INCR        0x00c43040 /* [RW] MB increment address for Spatial and Temporal PMV buffers */
#define BCHP_RAAGA_AX_ME_CURR_INPUT_BASE_ADDR    0x00c43044 /* [RW] Base address for current input buffer */
#define BCHP_RAAGA_AX_ME_CURR_INPUT_MB_ADDR_INCR 0x00c43048 /* [RW] MB increment address for current input buffer */
#define BCHP_RAAGA_AX_ME_CURR_INPUT_CR_BASE_ADDR 0x00c4304c /* [RW] Base address for chroma input buffer */
#define BCHP_RAAGA_AX_ME_CURR_INPUT_CR_MB_ADDR_INCR 0x00c43050 /* [RW] MB increment address for current chroma input buffer */
#define BCHP_RAAGA_AX_ME_CURR_LINE_INCR          0x00c43054 /* [RW] Line increment value for current input buffer */
#define BCHP_RAAGA_AX_ME_REF1_BASE_ADDR          0x00c43058 /* [RW] Base address for reference1 buffer */
#define BCHP_RAAGA_AX_ME_REF2_BASE_ADDR          0x00c4305c /* [RW] Base address for reference2 buffer */
#define BCHP_RAAGA_AX_ME_CURR_OP_BASE_ADDR       0x00c43060 /* [RW] Base address for current output buffer */
#define BCHP_RAAGA_AX_ME_CURR_OP_MB_ADDR_INCR    0x00c43064 /* [RW] MB increment address for current output buffer */
#define BCHP_RAAGA_AX_ME_PRED_LUMA_BASE_ADDR     0x00c43068 /* [RW] Base address for interpolated luma buffer */
#define BCHP_RAAGA_AX_ME_PRED_LUMA_MB_ADDR_INCR  0x00c4306c /* [RW] MB increment address for interpolated lumba buffer */
#define BCHP_RAAGA_AX_ME_CMDQ_SIZE               0x00c43070 /* [RW] Provides number of instructions present in command queue buffer in DMEM */
#define BCHP_RAAGA_AX_ME_CMDQ_PTR                0x00c43074 /* [RW] Pointer to ME instruction buffer in DMEM */
#define BCHP_RAAGA_AX_ME_CMDQ_LOAD               0x00c43078 /* [RW] Command queue load register */
#define BCHP_RAAGA_AX_ME_SAD_THRESHOLD           0x00c4307c /* [RW] SAD Threshold value */
#define BCHP_RAAGA_AX_ME_SAD_THRESHOLD_CNT       0x00c43080 /* [RW] SAD Threshold count */
#define BCHP_RAAGA_AX_ME_INTRA_LUMA_BASE_ADDR    0x00c43084 /* [RW] Base address for Reconstructed Luma buffer for Intra mode prediction */
#define BCHP_RAAGA_AX_ME_INTRA_LUMA_MB_ADDR_INCR 0x00c43088 /* [RW] Increment address for Reconstructed Luma buffer */
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL         0x00c4308c /* [RW] PMV search control register */
#define BCHP_RAAGA_AX_ME_SAD_SCALE_FACTOR        0x00c43090 /* [RW] SAD scale factor */
#define BCHP_RAAGA_AX_ME_INTER_SAD_OFFSET        0x00c43094 /* [RW] Inter SAD offset */
#define BCHP_RAAGA_AX_ME_PSKIP_SAD_OFFSET        0x00c43098 /* [RW] Inter PSKIP SAD offset */
#define BCHP_RAAGA_AX_ME_INTRA_4x4_SAD_OFFSET    0x00c4309c /* [RW] Intra 4x4 SAD offset */
#define BCHP_RAAGA_AX_ME_INTRA_8x8_SAD_OFFSET    0x00c430a0 /* [RW] Intra 8x8 SAD offset */
#define BCHP_RAAGA_AX_ME_INTRA_16x16_SAD_OFFSET  0x00c430a4 /* [RW] Intra 16x16 SAD offset */
#define BCHP_RAAGA_AX_ME_IPCM_THRESHOLD          0x00c430a8 /* [RW] IPCM threshold register */
#define BCHP_RAAGA_AX_ME_PSKIP_FORCE_THRESHOLD   0x00c430ac /* [RW] PSKIP force threshold register */
#define BCHP_RAAGA_AX_ME_MVP_FORCE_THRESHOLD     0x00c430b0 /* [RW] MVP force threshold register */
#define BCHP_RAAGA_AX_ME_BREAK_POINT_CTRL        0x00c430b4 /* [RW] Break point control register */
#define BCHP_RAAGA_AX_ME_DEBUG_CTRL              0x00c430b8 /* [RW] Debug control register */
#define BCHP_RAAGA_AX_ME_DMEM_CLUSTER_INFO_PTR_STATUS 0x00c43200 /* [RO] DMEM cluster package address status register */
#define BCHP_RAAGA_AX_ME_BREAK_POINT_STATUS      0x00c43204 /* [RO] Break point status register */
#define BCHP_RAAGA_AX_ME_CURRENT_SM_STATUS       0x00c43208 /* [RO] Control state machine current status */
#define BCHP_RAAGA_AX_ME_PREVIOUS_SM_STATUS      0x00c4320c /* [RO] Control state machine previous status */
#define BCHP_RAAGA_AX_ME_SUB_BLOCK_STATUS        0x00c43210 /* [RO] Sub block status */
#define BCHP_RAAGA_AX_ME_CCE_SAD_0               0x00c43214 /* [RO] CCE SAD0 */
#define BCHP_RAAGA_AX_ME_CCE_SAD_1               0x00c43218 /* [RO] CCE SAD1 */
#define BCHP_RAAGA_AX_ME_CCE_SAD_2               0x00c4321c /* [RO] CCE SAD2 */
#define BCHP_RAAGA_AX_ME_CCE_COST_0              0x00c43220 /* [RO] CCE COST0 */
#define BCHP_RAAGA_AX_ME_CCE_COST_1              0x00c43224 /* [RO] CCE COST1 */
#define BCHP_RAAGA_AX_ME_CCE_COST_2              0x00c43228 /* [RO] CCE COST2 */
#define BCHP_RAAGA_AX_ME_PUBLIC_MB_LEFT_BASE_ADDR 0x00c4322c /* [RO] public mb left base address as given in cluster package */
#define BCHP_RAAGA_AX_ME_PUBLIC_MB_UP_LEFT_BASE_ADDR 0x00c43230 /* [RO] public mb up left base address as given in cluster package */
#define BCHP_RAAGA_AX_ME_PRIVATE_MB_BASE_ADDR    0x00c43234 /* [RO] private mb base address as given in cluster package */
#define BCHP_RAAGA_AX_ME_422_REF_OFFSET_ADDR     0x00c43238 /* [RO] motion vector offset address for 422 and reference buffer given in cluster package */
#define BCHP_RAAGA_AX_ME_420CR_MV_SP_TOP_OFFSET_ADDR 0x00c4323c /* [RO] motion vector offset address for 420 chroma and spatial top as given in cluster package */
#define BCHP_RAAGA_AX_ME_MV_SP_MV_TEMP_TOP_OFFSET_ADDR 0x00c43240 /* [RO] motion vector offset address for spatial and temporal top as given in cluster package */
#define BCHP_RAAGA_AX_ME_MV_TEMP_MV_TEMP_DOWN_OFFSET_ADDR 0x00c43244 /* [RO] motion vector offset address for temp and temp down as given in cluster package */
#define BCHP_RAAGA_AX_ME_420_OP_PRED_OP_OFFSET_ADDR 0x00c43248 /* [RO] offset address for 420 and interpolated buffer output */

/***************************************************************************
 *REVISION - Revision ID register
 ***************************************************************************/
/* RAAGA_AX_ME :: REVISION :: reserved0 [31:16] */
#define BCHP_RAAGA_AX_ME_REVISION_reserved0_MASK                   0xffff0000
#define BCHP_RAAGA_AX_ME_REVISION_reserved0_SHIFT                  16

/* RAAGA_AX_ME :: REVISION :: MAJOR [15:08] */
#define BCHP_RAAGA_AX_ME_REVISION_MAJOR_MASK                       0x0000ff00
#define BCHP_RAAGA_AX_ME_REVISION_MAJOR_SHIFT                      8
#define BCHP_RAAGA_AX_ME_REVISION_MAJOR_DEFAULT                    0x00000001

/* RAAGA_AX_ME :: REVISION :: MINOR [07:00] */
#define BCHP_RAAGA_AX_ME_REVISION_MINOR_MASK                       0x000000ff
#define BCHP_RAAGA_AX_ME_REVISION_MINOR_SHIFT                      0
#define BCHP_RAAGA_AX_ME_REVISION_MINOR_DEFAULT                    0x00000010

/***************************************************************************
 *FRAME_SIZE - Frame Size register
 ***************************************************************************/
/* RAAGA_AX_ME :: FRAME_SIZE :: reserved0 [31:19] */
#define BCHP_RAAGA_AX_ME_FRAME_SIZE_reserved0_MASK                 0xfff80000
#define BCHP_RAAGA_AX_ME_FRAME_SIZE_reserved0_SHIFT                19

/* RAAGA_AX_ME :: FRAME_SIZE :: FRAME_TYPE [18:18] */
#define BCHP_RAAGA_AX_ME_FRAME_SIZE_FRAME_TYPE_MASK                0x00040000
#define BCHP_RAAGA_AX_ME_FRAME_SIZE_FRAME_TYPE_SHIFT               18
#define BCHP_RAAGA_AX_ME_FRAME_SIZE_FRAME_TYPE_DEFAULT             0x00000000
#define BCHP_RAAGA_AX_ME_FRAME_SIZE_FRAME_TYPE_I                   0
#define BCHP_RAAGA_AX_ME_FRAME_SIZE_FRAME_TYPE_P                   1

/* RAAGA_AX_ME :: FRAME_SIZE :: MB_ROW_COUNT [17:09] */
#define BCHP_RAAGA_AX_ME_FRAME_SIZE_MB_ROW_COUNT_MASK              0x0003fe00
#define BCHP_RAAGA_AX_ME_FRAME_SIZE_MB_ROW_COUNT_SHIFT             9
#define BCHP_RAAGA_AX_ME_FRAME_SIZE_MB_ROW_COUNT_DEFAULT           0x0000002d

/* RAAGA_AX_ME :: FRAME_SIZE :: MB_COL_COUNT [08:00] */
#define BCHP_RAAGA_AX_ME_FRAME_SIZE_MB_COL_COUNT_MASK              0x000001ff
#define BCHP_RAAGA_AX_ME_FRAME_SIZE_MB_COL_COUNT_SHIFT             0
#define BCHP_RAAGA_AX_ME_FRAME_SIZE_MB_COL_COUNT_DEFAULT           0x00000050

/***************************************************************************
 *CLUSTER_CFG - Cluster Configuration register
 ***************************************************************************/
/* RAAGA_AX_ME :: CLUSTER_CFG :: reserved0 [31:20] */
#define BCHP_RAAGA_AX_ME_CLUSTER_CFG_reserved0_MASK                0xfff00000
#define BCHP_RAAGA_AX_ME_CLUSTER_CFG_reserved0_SHIFT               20

/* RAAGA_AX_ME :: CLUSTER_CFG :: PUBLIC_MB_INFO_INCR [19:12] */
#define BCHP_RAAGA_AX_ME_CLUSTER_CFG_PUBLIC_MB_INFO_INCR_MASK      0x000ff000
#define BCHP_RAAGA_AX_ME_CLUSTER_CFG_PUBLIC_MB_INFO_INCR_SHIFT     12
#define BCHP_RAAGA_AX_ME_CLUSTER_CFG_PUBLIC_MB_INFO_INCR_DEFAULT   0x00000030

/* RAAGA_AX_ME :: CLUSTER_CFG :: PRIVATE_MB_INFO_INCR [11:04] */
#define BCHP_RAAGA_AX_ME_CLUSTER_CFG_PRIVATE_MB_INFO_INCR_MASK     0x00000ff0
#define BCHP_RAAGA_AX_ME_CLUSTER_CFG_PRIVATE_MB_INFO_INCR_SHIFT    4
#define BCHP_RAAGA_AX_ME_CLUSTER_CFG_PRIVATE_MB_INFO_INCR_DEFAULT  0x00000040

/* RAAGA_AX_ME :: CLUSTER_CFG :: NUMB_MBLKS_PER_CLUSTER [03:00] */
#define BCHP_RAAGA_AX_ME_CLUSTER_CFG_NUMB_MBLKS_PER_CLUSTER_MASK   0x0000000f
#define BCHP_RAAGA_AX_ME_CLUSTER_CFG_NUMB_MBLKS_PER_CLUSTER_SHIFT  0
#define BCHP_RAAGA_AX_ME_CLUSTER_CFG_NUMB_MBLKS_PER_CLUSTER_DEFAULT 0x00000004

/***************************************************************************
 *DMEM_CLUSTER_INFO_PTR - Cluster Info Pointer register
 ***************************************************************************/
/* RAAGA_AX_ME :: DMEM_CLUSTER_INFO_PTR :: VAL [31:00] */
#define BCHP_RAAGA_AX_ME_DMEM_CLUSTER_INFO_PTR_VAL_MASK            0xffffffff
#define BCHP_RAAGA_AX_ME_DMEM_CLUSTER_INFO_PTR_VAL_SHIFT           0
#define BCHP_RAAGA_AX_ME_DMEM_CLUSTER_INFO_PTR_VAL_DEFAULT         0x00000000

/***************************************************************************
 *CTRL - Control register
 ***************************************************************************/
/* RAAGA_AX_ME :: CTRL :: reserved0 [31:02] */
#define BCHP_RAAGA_AX_ME_CTRL_reserved0_MASK                       0xfffffffc
#define BCHP_RAAGA_AX_ME_CTRL_reserved0_SHIFT                      2

/* RAAGA_AX_ME :: CTRL :: CMD [01:00] */
#define BCHP_RAAGA_AX_ME_CTRL_CMD_MASK                             0x00000003
#define BCHP_RAAGA_AX_ME_CTRL_CMD_SHIFT                            0
#define BCHP_RAAGA_AX_ME_CTRL_CMD_DEFAULT                          0x00000002
#define BCHP_RAAGA_AX_ME_CTRL_CMD_GO                               0
#define BCHP_RAAGA_AX_ME_CTRL_CMD_PAUSE                            1
#define BCHP_RAAGA_AX_ME_CTRL_CMD_HALT                             2
#define BCHP_RAAGA_AX_ME_CTRL_CMD_CONTINUE                         3

/***************************************************************************
 *STATUS - Status register
 ***************************************************************************/
/* RAAGA_AX_ME :: STATUS :: reserved0 [31:01] */
#define BCHP_RAAGA_AX_ME_STATUS_reserved0_MASK                     0xfffffffe
#define BCHP_RAAGA_AX_ME_STATUS_reserved0_SHIFT                    1

/* RAAGA_AX_ME :: STATUS :: DONE [00:00] */
#define BCHP_RAAGA_AX_ME_STATUS_DONE_MASK                          0x00000001
#define BCHP_RAAGA_AX_ME_STATUS_DONE_SHIFT                         0
#define BCHP_RAAGA_AX_ME_STATUS_DONE_DEFAULT                       0x00000000

/***************************************************************************
 *EXEC_CFG - execution configuration register
 ***************************************************************************/
/* RAAGA_AX_ME :: EXEC_CFG :: COST_EN [31:31] */
#define BCHP_RAAGA_AX_ME_EXEC_CFG_COST_EN_MASK                     0x80000000
#define BCHP_RAAGA_AX_ME_EXEC_CFG_COST_EN_SHIFT                    31
#define BCHP_RAAGA_AX_ME_EXEC_CFG_COST_EN_DEFAULT                  0x00000000

/* RAAGA_AX_ME :: EXEC_CFG :: INTR_ENA [30:30] */
#define BCHP_RAAGA_AX_ME_EXEC_CFG_INTR_ENA_MASK                    0x40000000
#define BCHP_RAAGA_AX_ME_EXEC_CFG_INTR_ENA_SHIFT                   30
#define BCHP_RAAGA_AX_ME_EXEC_CFG_INTR_ENA_DEFAULT                 0x00000001
#define BCHP_RAAGA_AX_ME_EXEC_CFG_INTR_ENA_DISABLE                 0
#define BCHP_RAAGA_AX_ME_EXEC_CFG_INTR_ENA_ENABLE                  1

/* RAAGA_AX_ME :: EXEC_CFG :: reserved0 [29:17] */
#define BCHP_RAAGA_AX_ME_EXEC_CFG_reserved0_MASK                   0x3ffe0000
#define BCHP_RAAGA_AX_ME_EXEC_CFG_reserved0_SHIFT                  17

/* RAAGA_AX_ME :: EXEC_CFG :: EXEC_MODE [16:16] */
#define BCHP_RAAGA_AX_ME_EXEC_CFG_EXEC_MODE_MASK                   0x00010000
#define BCHP_RAAGA_AX_ME_EXEC_CFG_EXEC_MODE_SHIFT                  16
#define BCHP_RAAGA_AX_ME_EXEC_CFG_EXEC_MODE_DEFAULT                0x00000000
#define BCHP_RAAGA_AX_ME_EXEC_CFG_EXEC_MODE_FUNCTIONAL_MODE        0
#define BCHP_RAAGA_AX_ME_EXEC_CFG_EXEC_MODE_SINGLE_STEP_MODE       1

/* RAAGA_AX_ME :: EXEC_CFG :: reserved1 [15:07] */
#define BCHP_RAAGA_AX_ME_EXEC_CFG_reserved1_MASK                   0x0000ff80
#define BCHP_RAAGA_AX_ME_EXEC_CFG_reserved1_SHIFT                  7

/* RAAGA_AX_ME :: EXEC_CFG :: CMDQ_MEM_START_ADDR [06:00] */
#define BCHP_RAAGA_AX_ME_EXEC_CFG_CMDQ_MEM_START_ADDR_MASK         0x0000007f
#define BCHP_RAAGA_AX_ME_EXEC_CFG_CMDQ_MEM_START_ADDR_SHIFT        0
#define BCHP_RAAGA_AX_ME_EXEC_CFG_CMDQ_MEM_START_ADDR_DEFAULT      0x00000000

/***************************************************************************
 *SEARCH_CTRL - search control register
 ***************************************************************************/
/* RAAGA_AX_ME :: SEARCH_CTRL :: CURR_BUFFER_INPUT [31:31] */
#define BCHP_RAAGA_AX_ME_SEARCH_CTRL_CURR_BUFFER_INPUT_MASK        0x80000000
#define BCHP_RAAGA_AX_ME_SEARCH_CTRL_CURR_BUFFER_INPUT_SHIFT       31
#define BCHP_RAAGA_AX_ME_SEARCH_CTRL_CURR_BUFFER_INPUT_DEFAULT     0x00000000
#define BCHP_RAAGA_AX_ME_SEARCH_CTRL_CURR_BUFFER_INPUT_input_420   0
#define BCHP_RAAGA_AX_ME_SEARCH_CTRL_CURR_BUFFER_INPUT_input_422   1

/* RAAGA_AX_ME :: SEARCH_CTRL :: NUM_REF_FRAME [30:30] */
#define BCHP_RAAGA_AX_ME_SEARCH_CTRL_NUM_REF_FRAME_MASK            0x40000000
#define BCHP_RAAGA_AX_ME_SEARCH_CTRL_NUM_REF_FRAME_SHIFT           30
#define BCHP_RAAGA_AX_ME_SEARCH_CTRL_NUM_REF_FRAME_DEFAULT         0x00000000

/* RAAGA_AX_ME :: SEARCH_CTRL :: reserved0 [29:24] */
#define BCHP_RAAGA_AX_ME_SEARCH_CTRL_reserved0_MASK                0x3f000000
#define BCHP_RAAGA_AX_ME_SEARCH_CTRL_reserved0_SHIFT               24

/* RAAGA_AX_ME :: SEARCH_CTRL :: MAX_FULL_PEL_SEARCH_COUNT [23:16] */
#define BCHP_RAAGA_AX_ME_SEARCH_CTRL_MAX_FULL_PEL_SEARCH_COUNT_MASK 0x00ff0000
#define BCHP_RAAGA_AX_ME_SEARCH_CTRL_MAX_FULL_PEL_SEARCH_COUNT_SHIFT 16
#define BCHP_RAAGA_AX_ME_SEARCH_CTRL_MAX_FULL_PEL_SEARCH_COUNT_DEFAULT 0x00000000

/* RAAGA_AX_ME :: SEARCH_CTRL :: reserved1 [15:00] */
#define BCHP_RAAGA_AX_ME_SEARCH_CTRL_reserved1_MASK                0x0000ffff
#define BCHP_RAAGA_AX_ME_SEARCH_CTRL_reserved1_SHIFT               0

/***************************************************************************
 *SEARCH_CTRL_EXT - search control extension register
 ***************************************************************************/
/* RAAGA_AX_ME :: SEARCH_CTRL_EXT :: MV_MAX_RANGE_V [31:20] */
#define BCHP_RAAGA_AX_ME_SEARCH_CTRL_EXT_MV_MAX_RANGE_V_MASK       0xfff00000
#define BCHP_RAAGA_AX_ME_SEARCH_CTRL_EXT_MV_MAX_RANGE_V_SHIFT      20
#define BCHP_RAAGA_AX_ME_SEARCH_CTRL_EXT_MV_MAX_RANGE_V_DEFAULT    0x0000001d

/* RAAGA_AX_ME :: SEARCH_CTRL_EXT :: SEARCH_RANGE_V [19:16] */
#define BCHP_RAAGA_AX_ME_SEARCH_CTRL_EXT_SEARCH_RANGE_V_MASK       0x000f0000
#define BCHP_RAAGA_AX_ME_SEARCH_CTRL_EXT_SEARCH_RANGE_V_SHIFT      16
#define BCHP_RAAGA_AX_ME_SEARCH_CTRL_EXT_SEARCH_RANGE_V_DEFAULT    0x00000002

/* RAAGA_AX_ME :: SEARCH_CTRL_EXT :: MV_MAX_RANGE_H [15:04] */
#define BCHP_RAAGA_AX_ME_SEARCH_CTRL_EXT_MV_MAX_RANGE_H_MASK       0x0000fff0
#define BCHP_RAAGA_AX_ME_SEARCH_CTRL_EXT_MV_MAX_RANGE_H_SHIFT      4
#define BCHP_RAAGA_AX_ME_SEARCH_CTRL_EXT_MV_MAX_RANGE_H_DEFAULT    0x0000001d

/* RAAGA_AX_ME :: SEARCH_CTRL_EXT :: SEARCH_RANGE_H [03:00] */
#define BCHP_RAAGA_AX_ME_SEARCH_CTRL_EXT_SEARCH_RANGE_H_MASK       0x0000000f
#define BCHP_RAAGA_AX_ME_SEARCH_CTRL_EXT_SEARCH_RANGE_H_SHIFT      0
#define BCHP_RAAGA_AX_ME_SEARCH_CTRL_EXT_SEARCH_RANGE_H_DEFAULT    0x00000002

/***************************************************************************
 *MV_LIST_SIZE - Motion vector search list size
 ***************************************************************************/
/* RAAGA_AX_ME :: MV_LIST_SIZE :: reserved0 [31:08] */
#define BCHP_RAAGA_AX_ME_MV_LIST_SIZE_reserved0_MASK               0xffffff00
#define BCHP_RAAGA_AX_ME_MV_LIST_SIZE_reserved0_SHIFT              8

/* RAAGA_AX_ME :: MV_LIST_SIZE :: MV_LIST_SIZE [07:00] */
#define BCHP_RAAGA_AX_ME_MV_LIST_SIZE_MV_LIST_SIZE_MASK            0x000000ff
#define BCHP_RAAGA_AX_ME_MV_LIST_SIZE_MV_LIST_SIZE_SHIFT           0
#define BCHP_RAAGA_AX_ME_MV_LIST_SIZE_MV_LIST_SIZE_DEFAULT         0x00000000

/***************************************************************************
 *COST_THRESHOLD - Threshold value for full pixel search
 ***************************************************************************/
/* RAAGA_AX_ME :: COST_THRESHOLD :: THRESHOLD [31:00] */
#define BCHP_RAAGA_AX_ME_COST_THRESHOLD_THRESHOLD_MASK             0xffffffff
#define BCHP_RAAGA_AX_ME_COST_THRESHOLD_THRESHOLD_SHIFT            0
#define BCHP_RAAGA_AX_ME_COST_THRESHOLD_THRESHOLD_DEFAULT          0x00000000

/***************************************************************************
 *MV_LIST_BASE_ADDR - Base address for MV buffer for MV list based search
 ***************************************************************************/
/* RAAGA_AX_ME :: MV_LIST_BASE_ADDR :: MV_LIST_BASE_ADDR [31:00] */
#define BCHP_RAAGA_AX_ME_MV_LIST_BASE_ADDR_MV_LIST_BASE_ADDR_MASK  0xffffffff
#define BCHP_RAAGA_AX_ME_MV_LIST_BASE_ADDR_MV_LIST_BASE_ADDR_SHIFT 0
#define BCHP_RAAGA_AX_ME_MV_LIST_BASE_ADDR_MV_LIST_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *SPATIAL_PMV_BASE_ADDR - Base address for Spatial PMV buffer
 ***************************************************************************/
/* RAAGA_AX_ME :: SPATIAL_PMV_BASE_ADDR :: SPATIAL_PMV_BASE_ADDR [31:00] */
#define BCHP_RAAGA_AX_ME_SPATIAL_PMV_BASE_ADDR_SPATIAL_PMV_BASE_ADDR_MASK 0xffffffff
#define BCHP_RAAGA_AX_ME_SPATIAL_PMV_BASE_ADDR_SPATIAL_PMV_BASE_ADDR_SHIFT 0
#define BCHP_RAAGA_AX_ME_SPATIAL_PMV_BASE_ADDR_SPATIAL_PMV_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *TEMPORAL_PMV_BASE_ADDR - Base address for Temporal PMV buffer
 ***************************************************************************/
/* RAAGA_AX_ME :: TEMPORAL_PMV_BASE_ADDR :: TEMPORAL_PMV_BASE_ADDR [31:00] */
#define BCHP_RAAGA_AX_ME_TEMPORAL_PMV_BASE_ADDR_TEMPORAL_PMV_BASE_ADDR_MASK 0xffffffff
#define BCHP_RAAGA_AX_ME_TEMPORAL_PMV_BASE_ADDR_TEMPORAL_PMV_BASE_ADDR_SHIFT 0
#define BCHP_RAAGA_AX_ME_TEMPORAL_PMV_BASE_ADDR_TEMPORAL_PMV_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *PMV_MB_ADDR_INCR - MB increment address for Spatial and Temporal PMV buffers
 ***************************************************************************/
/* RAAGA_AX_ME :: PMV_MB_ADDR_INCR :: TEMPORAL_PMV_MB_ADDR_INCR [31:16] */
#define BCHP_RAAGA_AX_ME_PMV_MB_ADDR_INCR_TEMPORAL_PMV_MB_ADDR_INCR_MASK 0xffff0000
#define BCHP_RAAGA_AX_ME_PMV_MB_ADDR_INCR_TEMPORAL_PMV_MB_ADDR_INCR_SHIFT 16
#define BCHP_RAAGA_AX_ME_PMV_MB_ADDR_INCR_TEMPORAL_PMV_MB_ADDR_INCR_DEFAULT 0x00000004

/* RAAGA_AX_ME :: PMV_MB_ADDR_INCR :: SPATIAL_PMV_MB_ADDR_INCR [15:00] */
#define BCHP_RAAGA_AX_ME_PMV_MB_ADDR_INCR_SPATIAL_PMV_MB_ADDR_INCR_MASK 0x0000ffff
#define BCHP_RAAGA_AX_ME_PMV_MB_ADDR_INCR_SPATIAL_PMV_MB_ADDR_INCR_SHIFT 0
#define BCHP_RAAGA_AX_ME_PMV_MB_ADDR_INCR_SPATIAL_PMV_MB_ADDR_INCR_DEFAULT 0x00000004

/***************************************************************************
 *CURR_INPUT_BASE_ADDR - Base address for current input buffer
 ***************************************************************************/
/* RAAGA_AX_ME :: CURR_INPUT_BASE_ADDR :: CURR_INPUT_BASE_ADDR [31:00] */
#define BCHP_RAAGA_AX_ME_CURR_INPUT_BASE_ADDR_CURR_INPUT_BASE_ADDR_MASK 0xffffffff
#define BCHP_RAAGA_AX_ME_CURR_INPUT_BASE_ADDR_CURR_INPUT_BASE_ADDR_SHIFT 0
#define BCHP_RAAGA_AX_ME_CURR_INPUT_BASE_ADDR_CURR_INPUT_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *CURR_INPUT_MB_ADDR_INCR - MB increment address for current input buffer
 ***************************************************************************/
/* RAAGA_AX_ME :: CURR_INPUT_MB_ADDR_INCR :: reserved0 [31:16] */
#define BCHP_RAAGA_AX_ME_CURR_INPUT_MB_ADDR_INCR_reserved0_MASK    0xffff0000
#define BCHP_RAAGA_AX_ME_CURR_INPUT_MB_ADDR_INCR_reserved0_SHIFT   16

/* RAAGA_AX_ME :: CURR_INPUT_MB_ADDR_INCR :: CURR_INPUT_MB_ADDR_INCR [15:00] */
#define BCHP_RAAGA_AX_ME_CURR_INPUT_MB_ADDR_INCR_CURR_INPUT_MB_ADDR_INCR_MASK 0x0000ffff
#define BCHP_RAAGA_AX_ME_CURR_INPUT_MB_ADDR_INCR_CURR_INPUT_MB_ADDR_INCR_SHIFT 0
#define BCHP_RAAGA_AX_ME_CURR_INPUT_MB_ADDR_INCR_CURR_INPUT_MB_ADDR_INCR_DEFAULT 0x00000200

/***************************************************************************
 *CURR_INPUT_CR_BASE_ADDR - Base address for chroma input buffer
 ***************************************************************************/
/* RAAGA_AX_ME :: CURR_INPUT_CR_BASE_ADDR :: CURR_INPUT_CR_BASE_ADDR [31:00] */
#define BCHP_RAAGA_AX_ME_CURR_INPUT_CR_BASE_ADDR_CURR_INPUT_CR_BASE_ADDR_MASK 0xffffffff
#define BCHP_RAAGA_AX_ME_CURR_INPUT_CR_BASE_ADDR_CURR_INPUT_CR_BASE_ADDR_SHIFT 0
#define BCHP_RAAGA_AX_ME_CURR_INPUT_CR_BASE_ADDR_CURR_INPUT_CR_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *CURR_INPUT_CR_MB_ADDR_INCR - MB increment address for current chroma input buffer
 ***************************************************************************/
/* RAAGA_AX_ME :: CURR_INPUT_CR_MB_ADDR_INCR :: reserved0 [31:16] */
#define BCHP_RAAGA_AX_ME_CURR_INPUT_CR_MB_ADDR_INCR_reserved0_MASK 0xffff0000
#define BCHP_RAAGA_AX_ME_CURR_INPUT_CR_MB_ADDR_INCR_reserved0_SHIFT 16

/* RAAGA_AX_ME :: CURR_INPUT_CR_MB_ADDR_INCR :: CURR_INPUT_CR_MB_ADDR_INCR [15:00] */
#define BCHP_RAAGA_AX_ME_CURR_INPUT_CR_MB_ADDR_INCR_CURR_INPUT_CR_MB_ADDR_INCR_MASK 0x0000ffff
#define BCHP_RAAGA_AX_ME_CURR_INPUT_CR_MB_ADDR_INCR_CURR_INPUT_CR_MB_ADDR_INCR_SHIFT 0
#define BCHP_RAAGA_AX_ME_CURR_INPUT_CR_MB_ADDR_INCR_CURR_INPUT_CR_MB_ADDR_INCR_DEFAULT 0x00000080

/***************************************************************************
 *CURR_LINE_INCR - Line increment value for current input buffer
 ***************************************************************************/
/* RAAGA_AX_ME :: CURR_LINE_INCR :: CURR_CROMA_OFFSET_SEL [31:31] */
#define BCHP_RAAGA_AX_ME_CURR_LINE_INCR_CURR_CROMA_OFFSET_SEL_MASK 0x80000000
#define BCHP_RAAGA_AX_ME_CURR_LINE_INCR_CURR_CROMA_OFFSET_SEL_SHIFT 31
#define BCHP_RAAGA_AX_ME_CURR_LINE_INCR_CURR_CROMA_OFFSET_SEL_DEFAULT 0x00000000

/* RAAGA_AX_ME :: CURR_LINE_INCR :: reserved0 [30:24] */
#define BCHP_RAAGA_AX_ME_CURR_LINE_INCR_reserved0_MASK             0x7f000000
#define BCHP_RAAGA_AX_ME_CURR_LINE_INCR_reserved0_SHIFT            24

/* RAAGA_AX_ME :: CURR_LINE_INCR :: CURR_CROMA_LINE_INCR [23:16] */
#define BCHP_RAAGA_AX_ME_CURR_LINE_INCR_CURR_CROMA_LINE_INCR_MASK  0x00ff0000
#define BCHP_RAAGA_AX_ME_CURR_LINE_INCR_CURR_CROMA_LINE_INCR_SHIFT 16
#define BCHP_RAAGA_AX_ME_CURR_LINE_INCR_CURR_CROMA_LINE_INCR_DEFAULT 0x00000000

/* RAAGA_AX_ME :: CURR_LINE_INCR :: reserved1 [15:08] */
#define BCHP_RAAGA_AX_ME_CURR_LINE_INCR_reserved1_MASK             0x0000ff00
#define BCHP_RAAGA_AX_ME_CURR_LINE_INCR_reserved1_SHIFT            8

/* RAAGA_AX_ME :: CURR_LINE_INCR :: CURR_LUMA_LINE_INCR [07:00] */
#define BCHP_RAAGA_AX_ME_CURR_LINE_INCR_CURR_LUMA_LINE_INCR_MASK   0x000000ff
#define BCHP_RAAGA_AX_ME_CURR_LINE_INCR_CURR_LUMA_LINE_INCR_SHIFT  0
#define BCHP_RAAGA_AX_ME_CURR_LINE_INCR_CURR_LUMA_LINE_INCR_DEFAULT 0x00000000

/***************************************************************************
 *REF1_BASE_ADDR - Base address for reference1 buffer
 ***************************************************************************/
/* RAAGA_AX_ME :: REF1_BASE_ADDR :: REF1_BASE_ADDR [31:00] */
#define BCHP_RAAGA_AX_ME_REF1_BASE_ADDR_REF1_BASE_ADDR_MASK        0xffffffff
#define BCHP_RAAGA_AX_ME_REF1_BASE_ADDR_REF1_BASE_ADDR_SHIFT       0
#define BCHP_RAAGA_AX_ME_REF1_BASE_ADDR_REF1_BASE_ADDR_DEFAULT     0x00000000

/***************************************************************************
 *REF2_BASE_ADDR - Base address for reference2 buffer
 ***************************************************************************/
/* RAAGA_AX_ME :: REF2_BASE_ADDR :: REF2_BASE_ADDR [31:00] */
#define BCHP_RAAGA_AX_ME_REF2_BASE_ADDR_REF2_BASE_ADDR_MASK        0xffffffff
#define BCHP_RAAGA_AX_ME_REF2_BASE_ADDR_REF2_BASE_ADDR_SHIFT       0
#define BCHP_RAAGA_AX_ME_REF2_BASE_ADDR_REF2_BASE_ADDR_DEFAULT     0x00000000

/***************************************************************************
 *CURR_OP_BASE_ADDR - Base address for current output buffer
 ***************************************************************************/
/* RAAGA_AX_ME :: CURR_OP_BASE_ADDR :: CURR_OP_BASE_ADDR [31:00] */
#define BCHP_RAAGA_AX_ME_CURR_OP_BASE_ADDR_CURR_OP_BASE_ADDR_MASK  0xffffffff
#define BCHP_RAAGA_AX_ME_CURR_OP_BASE_ADDR_CURR_OP_BASE_ADDR_SHIFT 0
#define BCHP_RAAGA_AX_ME_CURR_OP_BASE_ADDR_CURR_OP_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *CURR_OP_MB_ADDR_INCR - MB increment address for current output buffer
 ***************************************************************************/
/* RAAGA_AX_ME :: CURR_OP_MB_ADDR_INCR :: reserved0 [31:16] */
#define BCHP_RAAGA_AX_ME_CURR_OP_MB_ADDR_INCR_reserved0_MASK       0xffff0000
#define BCHP_RAAGA_AX_ME_CURR_OP_MB_ADDR_INCR_reserved0_SHIFT      16

/* RAAGA_AX_ME :: CURR_OP_MB_ADDR_INCR :: CURR_OP_MB_ADDR_INCR [15:00] */
#define BCHP_RAAGA_AX_ME_CURR_OP_MB_ADDR_INCR_CURR_OP_MB_ADDR_INCR_MASK 0x0000ffff
#define BCHP_RAAGA_AX_ME_CURR_OP_MB_ADDR_INCR_CURR_OP_MB_ADDR_INCR_SHIFT 0
#define BCHP_RAAGA_AX_ME_CURR_OP_MB_ADDR_INCR_CURR_OP_MB_ADDR_INCR_DEFAULT 0x00000200

/***************************************************************************
 *PRED_LUMA_BASE_ADDR - Base address for interpolated luma buffer
 ***************************************************************************/
/* RAAGA_AX_ME :: PRED_LUMA_BASE_ADDR :: PRED_LUMA_BASE_ADDR [31:00] */
#define BCHP_RAAGA_AX_ME_PRED_LUMA_BASE_ADDR_PRED_LUMA_BASE_ADDR_MASK 0xffffffff
#define BCHP_RAAGA_AX_ME_PRED_LUMA_BASE_ADDR_PRED_LUMA_BASE_ADDR_SHIFT 0
#define BCHP_RAAGA_AX_ME_PRED_LUMA_BASE_ADDR_PRED_LUMA_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *PRED_LUMA_MB_ADDR_INCR - MB increment address for interpolated lumba buffer
 ***************************************************************************/
/* RAAGA_AX_ME :: PRED_LUMA_MB_ADDR_INCR :: reserved0 [31:16] */
#define BCHP_RAAGA_AX_ME_PRED_LUMA_MB_ADDR_INCR_reserved0_MASK     0xffff0000
#define BCHP_RAAGA_AX_ME_PRED_LUMA_MB_ADDR_INCR_reserved0_SHIFT    16

/* RAAGA_AX_ME :: PRED_LUMA_MB_ADDR_INCR :: PRED_LUMA_MB_ADDR_INCR [15:00] */
#define BCHP_RAAGA_AX_ME_PRED_LUMA_MB_ADDR_INCR_PRED_LUMA_MB_ADDR_INCR_MASK 0x0000ffff
#define BCHP_RAAGA_AX_ME_PRED_LUMA_MB_ADDR_INCR_PRED_LUMA_MB_ADDR_INCR_SHIFT 0
#define BCHP_RAAGA_AX_ME_PRED_LUMA_MB_ADDR_INCR_PRED_LUMA_MB_ADDR_INCR_DEFAULT 0x00000100

/***************************************************************************
 *CMDQ_SIZE - Provides number of instructions present in command queue buffer in DMEM
 ***************************************************************************/
/* RAAGA_AX_ME :: CMDQ_SIZE :: reserved0 [31:08] */
#define BCHP_RAAGA_AX_ME_CMDQ_SIZE_reserved0_MASK                  0xffffff00
#define BCHP_RAAGA_AX_ME_CMDQ_SIZE_reserved0_SHIFT                 8

/* RAAGA_AX_ME :: CMDQ_SIZE :: CMDQ_SIZE [07:00] */
#define BCHP_RAAGA_AX_ME_CMDQ_SIZE_CMDQ_SIZE_MASK                  0x000000ff
#define BCHP_RAAGA_AX_ME_CMDQ_SIZE_CMDQ_SIZE_SHIFT                 0
#define BCHP_RAAGA_AX_ME_CMDQ_SIZE_CMDQ_SIZE_DEFAULT               0x00000080

/***************************************************************************
 *CMDQ_PTR - Pointer to ME instruction buffer in DMEM
 ***************************************************************************/
/* RAAGA_AX_ME :: CMDQ_PTR :: CMDQ_PTR [31:00] */
#define BCHP_RAAGA_AX_ME_CMDQ_PTR_CMDQ_PTR_MASK                    0xffffffff
#define BCHP_RAAGA_AX_ME_CMDQ_PTR_CMDQ_PTR_SHIFT                   0
#define BCHP_RAAGA_AX_ME_CMDQ_PTR_CMDQ_PTR_DEFAULT                 0x00000000

/***************************************************************************
 *CMDQ_LOAD - Command queue load register
 ***************************************************************************/
/* RAAGA_AX_ME :: CMDQ_LOAD :: reserved0 [31:01] */
#define BCHP_RAAGA_AX_ME_CMDQ_LOAD_reserved0_MASK                  0xfffffffe
#define BCHP_RAAGA_AX_ME_CMDQ_LOAD_reserved0_SHIFT                 1

/* RAAGA_AX_ME :: CMDQ_LOAD :: CMDQ_LOAD [00:00] */
#define BCHP_RAAGA_AX_ME_CMDQ_LOAD_CMDQ_LOAD_MASK                  0x00000001
#define BCHP_RAAGA_AX_ME_CMDQ_LOAD_CMDQ_LOAD_SHIFT                 0
#define BCHP_RAAGA_AX_ME_CMDQ_LOAD_CMDQ_LOAD_DEFAULT               0x00000000

/***************************************************************************
 *SAD_THRESHOLD - SAD Threshold value
 ***************************************************************************/
/* RAAGA_AX_ME :: SAD_THRESHOLD :: reserved0 [31:16] */
#define BCHP_RAAGA_AX_ME_SAD_THRESHOLD_reserved0_MASK              0xffff0000
#define BCHP_RAAGA_AX_ME_SAD_THRESHOLD_reserved0_SHIFT             16

/* RAAGA_AX_ME :: SAD_THRESHOLD :: SAD_THRESHOLD [15:00] */
#define BCHP_RAAGA_AX_ME_SAD_THRESHOLD_SAD_THRESHOLD_MASK          0x0000ffff
#define BCHP_RAAGA_AX_ME_SAD_THRESHOLD_SAD_THRESHOLD_SHIFT         0
#define BCHP_RAAGA_AX_ME_SAD_THRESHOLD_SAD_THRESHOLD_DEFAULT       0x00000000

/***************************************************************************
 *SAD_THRESHOLD_CNT - SAD Threshold count
 ***************************************************************************/
/* RAAGA_AX_ME :: SAD_THRESHOLD_CNT :: SAD_TH_CNT [31:00] */
#define BCHP_RAAGA_AX_ME_SAD_THRESHOLD_CNT_SAD_TH_CNT_MASK         0xffffffff
#define BCHP_RAAGA_AX_ME_SAD_THRESHOLD_CNT_SAD_TH_CNT_SHIFT        0
#define BCHP_RAAGA_AX_ME_SAD_THRESHOLD_CNT_SAD_TH_CNT_DEFAULT      0x00000000

/***************************************************************************
 *INTRA_LUMA_BASE_ADDR - Base address for Reconstructed Luma buffer for Intra mode prediction
 ***************************************************************************/
/* RAAGA_AX_ME :: INTRA_LUMA_BASE_ADDR :: INTRA_LUMA_BASE_ADDR [31:00] */
#define BCHP_RAAGA_AX_ME_INTRA_LUMA_BASE_ADDR_INTRA_LUMA_BASE_ADDR_MASK 0xffffffff
#define BCHP_RAAGA_AX_ME_INTRA_LUMA_BASE_ADDR_INTRA_LUMA_BASE_ADDR_SHIFT 0
#define BCHP_RAAGA_AX_ME_INTRA_LUMA_BASE_ADDR_INTRA_LUMA_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *INTRA_LUMA_MB_ADDR_INCR - Increment address for Reconstructed Luma buffer
 ***************************************************************************/
/* RAAGA_AX_ME :: INTRA_LUMA_MB_ADDR_INCR :: reserved0 [31:16] */
#define BCHP_RAAGA_AX_ME_INTRA_LUMA_MB_ADDR_INCR_reserved0_MASK    0xffff0000
#define BCHP_RAAGA_AX_ME_INTRA_LUMA_MB_ADDR_INCR_reserved0_SHIFT   16

/* RAAGA_AX_ME :: INTRA_LUMA_MB_ADDR_INCR :: INTRA_LUMA_MB_ADDR_INCR [15:00] */
#define BCHP_RAAGA_AX_ME_INTRA_LUMA_MB_ADDR_INCR_INTRA_LUMA_MB_ADDR_INCR_MASK 0x0000ffff
#define BCHP_RAAGA_AX_ME_INTRA_LUMA_MB_ADDR_INCR_INTRA_LUMA_MB_ADDR_INCR_SHIFT 0
#define BCHP_RAAGA_AX_ME_INTRA_LUMA_MB_ADDR_INCR_INTRA_LUMA_MB_ADDR_INCR_DEFAULT 0x00000010

/***************************************************************************
 *PMV_SEARCH_CTRL - PMV search control register
 ***************************************************************************/
/* RAAGA_AX_ME :: PMV_SEARCH_CTRL :: reserved0 [31:30] */
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_reserved0_MASK            0xc0000000
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_reserved0_SHIFT           30

/* RAAGA_AX_ME :: PMV_SEARCH_CTRL :: MV_DISCARD_ZONE [29:28] */
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_MV_DISCARD_ZONE_MASK      0x30000000
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_MV_DISCARD_ZONE_SHIFT     28
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_MV_DISCARD_ZONE_DEFAULT   0x00000000

/* RAAGA_AX_ME :: PMV_SEARCH_CTRL :: reserved1 [27:15] */
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_reserved1_MASK            0x0fff8000
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_reserved1_SHIFT           15

/* RAAGA_AX_ME :: PMV_SEARCH_CTRL :: PMV_TP_BOTTOM_EN [14:14] */
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_PMV_TP_BOTTOM_EN_MASK     0x00004000
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_PMV_TP_BOTTOM_EN_SHIFT    14
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_PMV_TP_BOTTOM_EN_DEFAULT  0x00000001

/* RAAGA_AX_ME :: PMV_SEARCH_CTRL :: PMV_TP_BOTTOM_RIGHT_EN [13:13] */
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_PMV_TP_BOTTOM_RIGHT_EN_MASK 0x00002000
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_PMV_TP_BOTTOM_RIGHT_EN_SHIFT 13
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_PMV_TP_BOTTOM_RIGHT_EN_DEFAULT 0x00000001

/* RAAGA_AX_ME :: PMV_SEARCH_CTRL :: PMV_TP_TOP_RIGHT_EN [12:12] */
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_PMV_TP_TOP_RIGHT_EN_MASK  0x00001000
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_PMV_TP_TOP_RIGHT_EN_SHIFT 12
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_PMV_TP_TOP_RIGHT_EN_DEFAULT 0x00000001

/* RAAGA_AX_ME :: PMV_SEARCH_CTRL :: PMV_TP_RIGHT_EN [11:11] */
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_PMV_TP_RIGHT_EN_MASK      0x00000800
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_PMV_TP_RIGHT_EN_SHIFT     11
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_PMV_TP_RIGHT_EN_DEFAULT   0x00000001

/* RAAGA_AX_ME :: PMV_SEARCH_CTRL :: PMV_TP_TOP_EN [10:10] */
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_PMV_TP_TOP_EN_MASK        0x00000400
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_PMV_TP_TOP_EN_SHIFT       10
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_PMV_TP_TOP_EN_DEFAULT     0x00000001

/* RAAGA_AX_ME :: PMV_SEARCH_CTRL :: PMV_TP_BOTTOM_LEFT_EN [09:09] */
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_PMV_TP_BOTTOM_LEFT_EN_MASK 0x00000200
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_PMV_TP_BOTTOM_LEFT_EN_SHIFT 9
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_PMV_TP_BOTTOM_LEFT_EN_DEFAULT 0x00000001

/* RAAGA_AX_ME :: PMV_SEARCH_CTRL :: PMV_TP_TOP_LEFT_EN [08:08] */
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_PMV_TP_TOP_LEFT_EN_MASK   0x00000100
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_PMV_TP_TOP_LEFT_EN_SHIFT  8
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_PMV_TP_TOP_LEFT_EN_DEFAULT 0x00000001

/* RAAGA_AX_ME :: PMV_SEARCH_CTRL :: PMV_TP_LEFT_EN [07:07] */
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_PMV_TP_LEFT_EN_MASK       0x00000080
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_PMV_TP_LEFT_EN_SHIFT      7
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_PMV_TP_LEFT_EN_DEFAULT    0x00000001

/* RAAGA_AX_ME :: PMV_SEARCH_CTRL :: PMV_TP_CURRENT_EN [06:06] */
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_PMV_TP_CURRENT_EN_MASK    0x00000040
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_PMV_TP_CURRENT_EN_SHIFT   6
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_PMV_TP_CURRENT_EN_DEFAULT 0x00000001

/* RAAGA_AX_ME :: PMV_SEARCH_CTRL :: PMV_SP_TOP_LEFT_EN [05:05] */
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_PMV_SP_TOP_LEFT_EN_MASK   0x00000020
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_PMV_SP_TOP_LEFT_EN_SHIFT  5
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_PMV_SP_TOP_LEFT_EN_DEFAULT 0x00000001

/* RAAGA_AX_ME :: PMV_SEARCH_CTRL :: PMV_SP_TOP_RIGHT_EN [04:04] */
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_PMV_SP_TOP_RIGHT_EN_MASK  0x00000010
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_PMV_SP_TOP_RIGHT_EN_SHIFT 4
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_PMV_SP_TOP_RIGHT_EN_DEFAULT 0x00000001

/* RAAGA_AX_ME :: PMV_SEARCH_CTRL :: PMV_SP_TOP_EN [03:03] */
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_PMV_SP_TOP_EN_MASK        0x00000008
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_PMV_SP_TOP_EN_SHIFT       3
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_PMV_SP_TOP_EN_DEFAULT     0x00000001

/* RAAGA_AX_ME :: PMV_SEARCH_CTRL :: PMV_SP_LEFT_EN [02:02] */
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_PMV_SP_LEFT_EN_MASK       0x00000004
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_PMV_SP_LEFT_EN_SHIFT      2
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_PMV_SP_LEFT_EN_DEFAULT    0x00000001

/* RAAGA_AX_ME :: PMV_SEARCH_CTRL :: PMV_ZERO_EN [01:01] */
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_PMV_ZERO_EN_MASK          0x00000002
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_PMV_ZERO_EN_SHIFT         1
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_PMV_ZERO_EN_DEFAULT       0x00000001

/* RAAGA_AX_ME :: PMV_SEARCH_CTRL :: PMV_MVP_EN [00:00] */
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_PMV_MVP_EN_MASK           0x00000001
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_PMV_MVP_EN_SHIFT          0
#define BCHP_RAAGA_AX_ME_PMV_SEARCH_CTRL_PMV_MVP_EN_DEFAULT        0x00000001

/***************************************************************************
 *SAD_SCALE_FACTOR - SAD scale factor
 ***************************************************************************/
/* RAAGA_AX_ME :: SAD_SCALE_FACTOR :: INTRA_16x16 [31:24] */
#define BCHP_RAAGA_AX_ME_SAD_SCALE_FACTOR_INTRA_16x16_MASK         0xff000000
#define BCHP_RAAGA_AX_ME_SAD_SCALE_FACTOR_INTRA_16x16_SHIFT        24
#define BCHP_RAAGA_AX_ME_SAD_SCALE_FACTOR_INTRA_16x16_DEFAULT      0x00000020

/* RAAGA_AX_ME :: SAD_SCALE_FACTOR :: INTRA_8x8 [23:16] */
#define BCHP_RAAGA_AX_ME_SAD_SCALE_FACTOR_INTRA_8x8_MASK           0x00ff0000
#define BCHP_RAAGA_AX_ME_SAD_SCALE_FACTOR_INTRA_8x8_SHIFT          16
#define BCHP_RAAGA_AX_ME_SAD_SCALE_FACTOR_INTRA_8x8_DEFAULT        0x00000020

/* RAAGA_AX_ME :: SAD_SCALE_FACTOR :: INTRA_4x4 [15:08] */
#define BCHP_RAAGA_AX_ME_SAD_SCALE_FACTOR_INTRA_4x4_MASK           0x0000ff00
#define BCHP_RAAGA_AX_ME_SAD_SCALE_FACTOR_INTRA_4x4_SHIFT          8
#define BCHP_RAAGA_AX_ME_SAD_SCALE_FACTOR_INTRA_4x4_DEFAULT        0x00000020

/* RAAGA_AX_ME :: SAD_SCALE_FACTOR :: INTER [07:00] */
#define BCHP_RAAGA_AX_ME_SAD_SCALE_FACTOR_INTER_MASK               0x000000ff
#define BCHP_RAAGA_AX_ME_SAD_SCALE_FACTOR_INTER_SHIFT              0
#define BCHP_RAAGA_AX_ME_SAD_SCALE_FACTOR_INTER_DEFAULT            0x00000020

/***************************************************************************
 *INTER_SAD_OFFSET - Inter SAD offset
 ***************************************************************************/
/* RAAGA_AX_ME :: INTER_SAD_OFFSET :: INTER [31:00] */
#define BCHP_RAAGA_AX_ME_INTER_SAD_OFFSET_INTER_MASK               0xffffffff
#define BCHP_RAAGA_AX_ME_INTER_SAD_OFFSET_INTER_SHIFT              0
#define BCHP_RAAGA_AX_ME_INTER_SAD_OFFSET_INTER_DEFAULT            0x00000000

/***************************************************************************
 *PSKIP_SAD_OFFSET - Inter PSKIP SAD offset
 ***************************************************************************/
/* RAAGA_AX_ME :: PSKIP_SAD_OFFSET :: INTER_PSKIP [31:00] */
#define BCHP_RAAGA_AX_ME_PSKIP_SAD_OFFSET_INTER_PSKIP_MASK         0xffffffff
#define BCHP_RAAGA_AX_ME_PSKIP_SAD_OFFSET_INTER_PSKIP_SHIFT        0
#define BCHP_RAAGA_AX_ME_PSKIP_SAD_OFFSET_INTER_PSKIP_DEFAULT      0x00000000

/***************************************************************************
 *INTRA_4x4_SAD_OFFSET - Intra 4x4 SAD offset
 ***************************************************************************/
/* RAAGA_AX_ME :: INTRA_4x4_SAD_OFFSET :: INTRA_4x4 [31:00] */
#define BCHP_RAAGA_AX_ME_INTRA_4x4_SAD_OFFSET_INTRA_4x4_MASK       0xffffffff
#define BCHP_RAAGA_AX_ME_INTRA_4x4_SAD_OFFSET_INTRA_4x4_SHIFT      0
#define BCHP_RAAGA_AX_ME_INTRA_4x4_SAD_OFFSET_INTRA_4x4_DEFAULT    0x00000000

/***************************************************************************
 *INTRA_8x8_SAD_OFFSET - Intra 8x8 SAD offset
 ***************************************************************************/
/* RAAGA_AX_ME :: INTRA_8x8_SAD_OFFSET :: INTRA_8x8 [31:00] */
#define BCHP_RAAGA_AX_ME_INTRA_8x8_SAD_OFFSET_INTRA_8x8_MASK       0xffffffff
#define BCHP_RAAGA_AX_ME_INTRA_8x8_SAD_OFFSET_INTRA_8x8_SHIFT      0
#define BCHP_RAAGA_AX_ME_INTRA_8x8_SAD_OFFSET_INTRA_8x8_DEFAULT    0x00000000

/***************************************************************************
 *INTRA_16x16_SAD_OFFSET - Intra 16x16 SAD offset
 ***************************************************************************/
/* RAAGA_AX_ME :: INTRA_16x16_SAD_OFFSET :: INTRA_16x16 [31:00] */
#define BCHP_RAAGA_AX_ME_INTRA_16x16_SAD_OFFSET_INTRA_16x16_MASK   0xffffffff
#define BCHP_RAAGA_AX_ME_INTRA_16x16_SAD_OFFSET_INTRA_16x16_SHIFT  0
#define BCHP_RAAGA_AX_ME_INTRA_16x16_SAD_OFFSET_INTRA_16x16_DEFAULT 0x00000000

/***************************************************************************
 *IPCM_THRESHOLD - IPCM threshold register
 ***************************************************************************/
/* RAAGA_AX_ME :: IPCM_THRESHOLD :: IPCM_THRESHOLD [31:00] */
#define BCHP_RAAGA_AX_ME_IPCM_THRESHOLD_IPCM_THRESHOLD_MASK        0xffffffff
#define BCHP_RAAGA_AX_ME_IPCM_THRESHOLD_IPCM_THRESHOLD_SHIFT       0
#define BCHP_RAAGA_AX_ME_IPCM_THRESHOLD_IPCM_THRESHOLD_DEFAULT     0x7fffffff

/***************************************************************************
 *PSKIP_FORCE_THRESHOLD - PSKIP force threshold register
 ***************************************************************************/
/* RAAGA_AX_ME :: PSKIP_FORCE_THRESHOLD :: PSKIP_FORCE_THRESHOLD [31:00] */
#define BCHP_RAAGA_AX_ME_PSKIP_FORCE_THRESHOLD_PSKIP_FORCE_THRESHOLD_MASK 0xffffffff
#define BCHP_RAAGA_AX_ME_PSKIP_FORCE_THRESHOLD_PSKIP_FORCE_THRESHOLD_SHIFT 0
#define BCHP_RAAGA_AX_ME_PSKIP_FORCE_THRESHOLD_PSKIP_FORCE_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *MVP_FORCE_THRESHOLD - MVP force threshold register
 ***************************************************************************/
/* RAAGA_AX_ME :: MVP_FORCE_THRESHOLD :: MVP_FORCE_THRESHOLD [31:00] */
#define BCHP_RAAGA_AX_ME_MVP_FORCE_THRESHOLD_MVP_FORCE_THRESHOLD_MASK 0xffffffff
#define BCHP_RAAGA_AX_ME_MVP_FORCE_THRESHOLD_MVP_FORCE_THRESHOLD_SHIFT 0
#define BCHP_RAAGA_AX_ME_MVP_FORCE_THRESHOLD_MVP_FORCE_THRESHOLD_DEFAULT 0x00000000

/***************************************************************************
 *BREAK_POINT_CTRL - Break point control register
 ***************************************************************************/
/* RAAGA_AX_ME :: BREAK_POINT_CTRL :: ENABLE [31:31] */
#define BCHP_RAAGA_AX_ME_BREAK_POINT_CTRL_ENABLE_MASK              0x80000000
#define BCHP_RAAGA_AX_ME_BREAK_POINT_CTRL_ENABLE_SHIFT             31
#define BCHP_RAAGA_AX_ME_BREAK_POINT_CTRL_ENABLE_DEFAULT           0x00000000
#define BCHP_RAAGA_AX_ME_BREAK_POINT_CTRL_ENABLE_DISABLE           0
#define BCHP_RAAGA_AX_ME_BREAK_POINT_CTRL_ENABLE_ENABLE            1

/* RAAGA_AX_ME :: BREAK_POINT_CTRL :: reserved0 [30:15] */
#define BCHP_RAAGA_AX_ME_BREAK_POINT_CTRL_reserved0_MASK           0x7fff8000
#define BCHP_RAAGA_AX_ME_BREAK_POINT_CTRL_reserved0_SHIFT          15

/* RAAGA_AX_ME :: BREAK_POINT_CTRL :: CMDQ_ADDR [14:08] */
#define BCHP_RAAGA_AX_ME_BREAK_POINT_CTRL_CMDQ_ADDR_MASK           0x00007f00
#define BCHP_RAAGA_AX_ME_BREAK_POINT_CTRL_CMDQ_ADDR_SHIFT          8
#define BCHP_RAAGA_AX_ME_BREAK_POINT_CTRL_CMDQ_ADDR_DEFAULT        0x00000000

/* RAAGA_AX_ME :: BREAK_POINT_CTRL :: reserved1 [07:04] */
#define BCHP_RAAGA_AX_ME_BREAK_POINT_CTRL_reserved1_MASK           0x000000f0
#define BCHP_RAAGA_AX_ME_BREAK_POINT_CTRL_reserved1_SHIFT          4

/* RAAGA_AX_ME :: BREAK_POINT_CTRL :: MB_NUM [03:00] */
#define BCHP_RAAGA_AX_ME_BREAK_POINT_CTRL_MB_NUM_MASK              0x0000000f
#define BCHP_RAAGA_AX_ME_BREAK_POINT_CTRL_MB_NUM_SHIFT             0
#define BCHP_RAAGA_AX_ME_BREAK_POINT_CTRL_MB_NUM_DEFAULT           0x00000000

/***************************************************************************
 *DEBUG_CTRL - Debug control register
 ***************************************************************************/
/* RAAGA_AX_ME :: DEBUG_CTRL :: reserved0 [31:03] */
#define BCHP_RAAGA_AX_ME_DEBUG_CTRL_reserved0_MASK                 0xfffffff8
#define BCHP_RAAGA_AX_ME_DEBUG_CTRL_reserved0_SHIFT                3

/* RAAGA_AX_ME :: DEBUG_CTRL :: MEM_SEL [02:00] */
#define BCHP_RAAGA_AX_ME_DEBUG_CTRL_MEM_SEL_MASK                   0x00000007
#define BCHP_RAAGA_AX_ME_DEBUG_CTRL_MEM_SEL_SHIFT                  0

/***************************************************************************
 *DMEM_CLUSTER_INFO_PTR_STATUS - DMEM cluster package address status register
 ***************************************************************************/
/* RAAGA_AX_ME :: DMEM_CLUSTER_INFO_PTR_STATUS :: CLUSTER_INFO_PTR_ADDR [31:00] */
#define BCHP_RAAGA_AX_ME_DMEM_CLUSTER_INFO_PTR_STATUS_CLUSTER_INFO_PTR_ADDR_MASK 0xffffffff
#define BCHP_RAAGA_AX_ME_DMEM_CLUSTER_INFO_PTR_STATUS_CLUSTER_INFO_PTR_ADDR_SHIFT 0
#define BCHP_RAAGA_AX_ME_DMEM_CLUSTER_INFO_PTR_STATUS_CLUSTER_INFO_PTR_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *BREAK_POINT_STATUS - Break point status register
 ***************************************************************************/
/* RAAGA_AX_ME :: BREAK_POINT_STATUS :: reserved0 [31:01] */
#define BCHP_RAAGA_AX_ME_BREAK_POINT_STATUS_reserved0_MASK         0xfffffffe
#define BCHP_RAAGA_AX_ME_BREAK_POINT_STATUS_reserved0_SHIFT        1

/* RAAGA_AX_ME :: BREAK_POINT_STATUS :: STATUS [00:00] */
#define BCHP_RAAGA_AX_ME_BREAK_POINT_STATUS_STATUS_MASK            0x00000001
#define BCHP_RAAGA_AX_ME_BREAK_POINT_STATUS_STATUS_SHIFT           0
#define BCHP_RAAGA_AX_ME_BREAK_POINT_STATUS_STATUS_DEFAULT         0x00000000

/***************************************************************************
 *CURRENT_SM_STATUS - Control state machine current status
 ***************************************************************************/
/* RAAGA_AX_ME :: CURRENT_SM_STATUS :: reserved0 [31:24] */
#define BCHP_RAAGA_AX_ME_CURRENT_SM_STATUS_reserved0_MASK          0xff000000
#define BCHP_RAAGA_AX_ME_CURRENT_SM_STATUS_reserved0_SHIFT         24

/* RAAGA_AX_ME :: CURRENT_SM_STATUS :: TASK_CNT [23:20] */
#define BCHP_RAAGA_AX_ME_CURRENT_SM_STATUS_TASK_CNT_MASK           0x00f00000
#define BCHP_RAAGA_AX_ME_CURRENT_SM_STATUS_TASK_CNT_SHIFT          20
#define BCHP_RAAGA_AX_ME_CURRENT_SM_STATUS_TASK_CNT_DEFAULT        0x00000000

/* RAAGA_AX_ME :: CURRENT_SM_STATUS :: INSTRUCTION [19:04] */
#define BCHP_RAAGA_AX_ME_CURRENT_SM_STATUS_INSTRUCTION_MASK        0x000ffff0
#define BCHP_RAAGA_AX_ME_CURRENT_SM_STATUS_INSTRUCTION_SHIFT       4
#define BCHP_RAAGA_AX_ME_CURRENT_SM_STATUS_INSTRUCTION_DEFAULT     0x00000000

/* RAAGA_AX_ME :: CURRENT_SM_STATUS :: reserved1 [03:03] */
#define BCHP_RAAGA_AX_ME_CURRENT_SM_STATUS_reserved1_MASK          0x00000008
#define BCHP_RAAGA_AX_ME_CURRENT_SM_STATUS_reserved1_SHIFT         3

/* RAAGA_AX_ME :: CURRENT_SM_STATUS :: STATE [02:00] */
#define BCHP_RAAGA_AX_ME_CURRENT_SM_STATUS_STATE_MASK              0x00000007
#define BCHP_RAAGA_AX_ME_CURRENT_SM_STATUS_STATE_SHIFT             0
#define BCHP_RAAGA_AX_ME_CURRENT_SM_STATUS_STATE_DEFAULT           0x00000000
#define BCHP_RAAGA_AX_ME_CURRENT_SM_STATUS_STATE_IDLE              0
#define BCHP_RAAGA_AX_ME_CURRENT_SM_STATUS_STATE_DECODE            1
#define BCHP_RAAGA_AX_ME_CURRENT_SM_STATUS_STATE_PAUSE             2
#define BCHP_RAAGA_AX_ME_CURRENT_SM_STATUS_STATE_WAIT              3
#define BCHP_RAAGA_AX_ME_CURRENT_SM_STATUS_STATE_FSEND             4
#define BCHP_RAAGA_AX_ME_CURRENT_SM_STATUS_STATE_ERROR             5

/***************************************************************************
 *PREVIOUS_SM_STATUS - Control state machine previous status
 ***************************************************************************/
/* RAAGA_AX_ME :: PREVIOUS_SM_STATUS :: reserved0 [31:24] */
#define BCHP_RAAGA_AX_ME_PREVIOUS_SM_STATUS_reserved0_MASK         0xff000000
#define BCHP_RAAGA_AX_ME_PREVIOUS_SM_STATUS_reserved0_SHIFT        24

/* RAAGA_AX_ME :: PREVIOUS_SM_STATUS :: TASK_CNT [23:20] */
#define BCHP_RAAGA_AX_ME_PREVIOUS_SM_STATUS_TASK_CNT_MASK          0x00f00000
#define BCHP_RAAGA_AX_ME_PREVIOUS_SM_STATUS_TASK_CNT_SHIFT         20
#define BCHP_RAAGA_AX_ME_PREVIOUS_SM_STATUS_TASK_CNT_DEFAULT       0x00000000

/* RAAGA_AX_ME :: PREVIOUS_SM_STATUS :: INSTRUCTION [19:04] */
#define BCHP_RAAGA_AX_ME_PREVIOUS_SM_STATUS_INSTRUCTION_MASK       0x000ffff0
#define BCHP_RAAGA_AX_ME_PREVIOUS_SM_STATUS_INSTRUCTION_SHIFT      4
#define BCHP_RAAGA_AX_ME_PREVIOUS_SM_STATUS_INSTRUCTION_DEFAULT    0x00000000

/* RAAGA_AX_ME :: PREVIOUS_SM_STATUS :: reserved1 [03:03] */
#define BCHP_RAAGA_AX_ME_PREVIOUS_SM_STATUS_reserved1_MASK         0x00000008
#define BCHP_RAAGA_AX_ME_PREVIOUS_SM_STATUS_reserved1_SHIFT        3

/* RAAGA_AX_ME :: PREVIOUS_SM_STATUS :: STATE [02:00] */
#define BCHP_RAAGA_AX_ME_PREVIOUS_SM_STATUS_STATE_MASK             0x00000007
#define BCHP_RAAGA_AX_ME_PREVIOUS_SM_STATUS_STATE_SHIFT            0
#define BCHP_RAAGA_AX_ME_PREVIOUS_SM_STATUS_STATE_DEFAULT          0x00000000
#define BCHP_RAAGA_AX_ME_PREVIOUS_SM_STATUS_STATE_IDLE             0
#define BCHP_RAAGA_AX_ME_PREVIOUS_SM_STATUS_STATE_DECODE           1
#define BCHP_RAAGA_AX_ME_PREVIOUS_SM_STATUS_STATE_PAUSE            2
#define BCHP_RAAGA_AX_ME_PREVIOUS_SM_STATUS_STATE_WAIT             3
#define BCHP_RAAGA_AX_ME_PREVIOUS_SM_STATUS_STATE_FSEND            4
#define BCHP_RAAGA_AX_ME_PREVIOUS_SM_STATUS_STATE_ERROR            5

/***************************************************************************
 *SUB_BLOCK_STATUS - Sub block status
 ***************************************************************************/
/* RAAGA_AX_ME :: SUB_BLOCK_STATUS :: reserved0 [31:06] */
#define BCHP_RAAGA_AX_ME_SUB_BLOCK_STATUS_reserved0_MASK           0xffffffc0
#define BCHP_RAAGA_AX_ME_SUB_BLOCK_STATUS_reserved0_SHIFT          6

/* RAAGA_AX_ME :: SUB_BLOCK_STATUS :: SRG [05:05] */
#define BCHP_RAAGA_AX_ME_SUB_BLOCK_STATUS_SRG_MASK                 0x00000020
#define BCHP_RAAGA_AX_ME_SUB_BLOCK_STATUS_SRG_SHIFT                5
#define BCHP_RAAGA_AX_ME_SUB_BLOCK_STATUS_SRG_DEFAULT              0x00000001
#define BCHP_RAAGA_AX_ME_SUB_BLOCK_STATUS_SRG_BUSY                 0
#define BCHP_RAAGA_AX_ME_SUB_BLOCK_STATUS_SRG_READY                1

/* RAAGA_AX_ME :: SUB_BLOCK_STATUS :: rxi_memif [04:04] */
#define BCHP_RAAGA_AX_ME_SUB_BLOCK_STATUS_rxi_memif_MASK           0x00000010
#define BCHP_RAAGA_AX_ME_SUB_BLOCK_STATUS_rxi_memif_SHIFT          4
#define BCHP_RAAGA_AX_ME_SUB_BLOCK_STATUS_rxi_memif_DEFAULT        0x00000001
#define BCHP_RAAGA_AX_ME_SUB_BLOCK_STATUS_rxi_memif_BUSY           0
#define BCHP_RAAGA_AX_ME_SUB_BLOCK_STATUS_rxi_memif_READY          1

/* RAAGA_AX_ME :: SUB_BLOCK_STATUS :: CCE [03:03] */
#define BCHP_RAAGA_AX_ME_SUB_BLOCK_STATUS_CCE_MASK                 0x00000008
#define BCHP_RAAGA_AX_ME_SUB_BLOCK_STATUS_CCE_SHIFT                3
#define BCHP_RAAGA_AX_ME_SUB_BLOCK_STATUS_CCE_DEFAULT              0x00000001
#define BCHP_RAAGA_AX_ME_SUB_BLOCK_STATUS_CCE_BUSY                 0
#define BCHP_RAAGA_AX_ME_SUB_BLOCK_STATUS_CCE_READY                1

/* RAAGA_AX_ME :: SUB_BLOCK_STATUS :: CMDQ_READY [02:02] */
#define BCHP_RAAGA_AX_ME_SUB_BLOCK_STATUS_CMDQ_READY_MASK          0x00000004
#define BCHP_RAAGA_AX_ME_SUB_BLOCK_STATUS_CMDQ_READY_SHIFT         2
#define BCHP_RAAGA_AX_ME_SUB_BLOCK_STATUS_CMDQ_READY_DEFAULT       0x00000000

/* RAAGA_AX_ME :: SUB_BLOCK_STATUS :: CMDQ_STATE [01:00] */
#define BCHP_RAAGA_AX_ME_SUB_BLOCK_STATUS_CMDQ_STATE_MASK          0x00000003
#define BCHP_RAAGA_AX_ME_SUB_BLOCK_STATUS_CMDQ_STATE_SHIFT         0
#define BCHP_RAAGA_AX_ME_SUB_BLOCK_STATUS_CMDQ_STATE_DEFAULT       0x00000000
#define BCHP_RAAGA_AX_ME_SUB_BLOCK_STATUS_CMDQ_STATE_IDLE          0
#define BCHP_RAAGA_AX_ME_SUB_BLOCK_STATUS_CMDQ_STATE_FILL_CMDQ     1
#define BCHP_RAAGA_AX_ME_SUB_BLOCK_STATUS_CMDQ_STATE_WAIT          2

/***************************************************************************
 *CCE_SAD_0 - CCE SAD0
 ***************************************************************************/
/* RAAGA_AX_ME :: CCE_SAD_0 :: reserved0 [31:16] */
#define BCHP_RAAGA_AX_ME_CCE_SAD_0_reserved0_MASK                  0xffff0000
#define BCHP_RAAGA_AX_ME_CCE_SAD_0_reserved0_SHIFT                 16

/* RAAGA_AX_ME :: CCE_SAD_0 :: SAD [15:00] */
#define BCHP_RAAGA_AX_ME_CCE_SAD_0_SAD_MASK                        0x0000ffff
#define BCHP_RAAGA_AX_ME_CCE_SAD_0_SAD_SHIFT                       0

/***************************************************************************
 *CCE_SAD_1 - CCE SAD1
 ***************************************************************************/
/* RAAGA_AX_ME :: CCE_SAD_1 :: reserved0 [31:16] */
#define BCHP_RAAGA_AX_ME_CCE_SAD_1_reserved0_MASK                  0xffff0000
#define BCHP_RAAGA_AX_ME_CCE_SAD_1_reserved0_SHIFT                 16

/* RAAGA_AX_ME :: CCE_SAD_1 :: SAD [15:00] */
#define BCHP_RAAGA_AX_ME_CCE_SAD_1_SAD_MASK                        0x0000ffff
#define BCHP_RAAGA_AX_ME_CCE_SAD_1_SAD_SHIFT                       0

/***************************************************************************
 *CCE_SAD_2 - CCE SAD2
 ***************************************************************************/
/* RAAGA_AX_ME :: CCE_SAD_2 :: reserved0 [31:16] */
#define BCHP_RAAGA_AX_ME_CCE_SAD_2_reserved0_MASK                  0xffff0000
#define BCHP_RAAGA_AX_ME_CCE_SAD_2_reserved0_SHIFT                 16

/* RAAGA_AX_ME :: CCE_SAD_2 :: SAD [15:00] */
#define BCHP_RAAGA_AX_ME_CCE_SAD_2_SAD_MASK                        0x0000ffff
#define BCHP_RAAGA_AX_ME_CCE_SAD_2_SAD_SHIFT                       0

/***************************************************************************
 *CCE_COST_0 - CCE COST0
 ***************************************************************************/
/* RAAGA_AX_ME :: CCE_COST_0 :: COST [31:00] */
#define BCHP_RAAGA_AX_ME_CCE_COST_0_COST_MASK                      0xffffffff
#define BCHP_RAAGA_AX_ME_CCE_COST_0_COST_SHIFT                     0

/***************************************************************************
 *CCE_COST_1 - CCE COST1
 ***************************************************************************/
/* RAAGA_AX_ME :: CCE_COST_1 :: COST [31:00] */
#define BCHP_RAAGA_AX_ME_CCE_COST_1_COST_MASK                      0xffffffff
#define BCHP_RAAGA_AX_ME_CCE_COST_1_COST_SHIFT                     0

/***************************************************************************
 *CCE_COST_2 - CCE COST2
 ***************************************************************************/
/* RAAGA_AX_ME :: CCE_COST_2 :: COST [31:00] */
#define BCHP_RAAGA_AX_ME_CCE_COST_2_COST_MASK                      0xffffffff
#define BCHP_RAAGA_AX_ME_CCE_COST_2_COST_SHIFT                     0

/***************************************************************************
 *PUBLIC_MB_LEFT_BASE_ADDR - public mb left base address as given in cluster package
 ***************************************************************************/
/* RAAGA_AX_ME :: PUBLIC_MB_LEFT_BASE_ADDR :: PUBLIC_MB_LEFT_BASE_ADDR [31:00] */
#define BCHP_RAAGA_AX_ME_PUBLIC_MB_LEFT_BASE_ADDR_PUBLIC_MB_LEFT_BASE_ADDR_MASK 0xffffffff
#define BCHP_RAAGA_AX_ME_PUBLIC_MB_LEFT_BASE_ADDR_PUBLIC_MB_LEFT_BASE_ADDR_SHIFT 0
#define BCHP_RAAGA_AX_ME_PUBLIC_MB_LEFT_BASE_ADDR_PUBLIC_MB_LEFT_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *PUBLIC_MB_UP_LEFT_BASE_ADDR - public mb up left base address as given in cluster package
 ***************************************************************************/
/* RAAGA_AX_ME :: PUBLIC_MB_UP_LEFT_BASE_ADDR :: PUBLIC_MB_UP_LEFT_BASE_ADDR [31:00] */
#define BCHP_RAAGA_AX_ME_PUBLIC_MB_UP_LEFT_BASE_ADDR_PUBLIC_MB_UP_LEFT_BASE_ADDR_MASK 0xffffffff
#define BCHP_RAAGA_AX_ME_PUBLIC_MB_UP_LEFT_BASE_ADDR_PUBLIC_MB_UP_LEFT_BASE_ADDR_SHIFT 0
#define BCHP_RAAGA_AX_ME_PUBLIC_MB_UP_LEFT_BASE_ADDR_PUBLIC_MB_UP_LEFT_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *PRIVATE_MB_BASE_ADDR - private mb base address as given in cluster package
 ***************************************************************************/
/* RAAGA_AX_ME :: PRIVATE_MB_BASE_ADDR :: PRIVATE_MB_BASE_ADDR [31:00] */
#define BCHP_RAAGA_AX_ME_PRIVATE_MB_BASE_ADDR_PRIVATE_MB_BASE_ADDR_MASK 0xffffffff
#define BCHP_RAAGA_AX_ME_PRIVATE_MB_BASE_ADDR_PRIVATE_MB_BASE_ADDR_SHIFT 0
#define BCHP_RAAGA_AX_ME_PRIVATE_MB_BASE_ADDR_PRIVATE_MB_BASE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *422_REF_OFFSET_ADDR - motion vector offset address for 422 and reference buffer given in cluster package
 ***************************************************************************/
/* RAAGA_AX_ME :: 422_REF_OFFSET_ADDR :: REF_OFFSET_ADDR [31:16] */
#define BCHP_RAAGA_AX_ME_422_REF_OFFSET_ADDR_REF_OFFSET_ADDR_MASK  0xffff0000
#define BCHP_RAAGA_AX_ME_422_REF_OFFSET_ADDR_REF_OFFSET_ADDR_SHIFT 16
#define BCHP_RAAGA_AX_ME_422_REF_OFFSET_ADDR_REF_OFFSET_ADDR_DEFAULT 0x00000000

/* RAAGA_AX_ME :: 422_REF_OFFSET_ADDR :: 422_OFFSET_ADDR [15:00] */
#define BCHP_RAAGA_AX_ME_422_REF_OFFSET_ADDR_422_OFFSET_ADDR_MASK  0x0000ffff
#define BCHP_RAAGA_AX_ME_422_REF_OFFSET_ADDR_422_OFFSET_ADDR_SHIFT 0
#define BCHP_RAAGA_AX_ME_422_REF_OFFSET_ADDR_422_OFFSET_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *420CR_MV_SP_TOP_OFFSET_ADDR - motion vector offset address for 420 chroma and spatial top as given in cluster package
 ***************************************************************************/
/* RAAGA_AX_ME :: 420CR_MV_SP_TOP_OFFSET_ADDR :: MV_SP_TOP_OFFSET_ADDR [31:16] */
#define BCHP_RAAGA_AX_ME_420CR_MV_SP_TOP_OFFSET_ADDR_MV_SP_TOP_OFFSET_ADDR_MASK 0xffff0000
#define BCHP_RAAGA_AX_ME_420CR_MV_SP_TOP_OFFSET_ADDR_MV_SP_TOP_OFFSET_ADDR_SHIFT 16
#define BCHP_RAAGA_AX_ME_420CR_MV_SP_TOP_OFFSET_ADDR_MV_SP_TOP_OFFSET_ADDR_DEFAULT 0x00000000

/* RAAGA_AX_ME :: 420CR_MV_SP_TOP_OFFSET_ADDR :: 420_CROMA_OFFSET_ADDR [15:00] */
#define BCHP_RAAGA_AX_ME_420CR_MV_SP_TOP_OFFSET_ADDR_420_CROMA_OFFSET_ADDR_MASK 0x0000ffff
#define BCHP_RAAGA_AX_ME_420CR_MV_SP_TOP_OFFSET_ADDR_420_CROMA_OFFSET_ADDR_SHIFT 0
#define BCHP_RAAGA_AX_ME_420CR_MV_SP_TOP_OFFSET_ADDR_420_CROMA_OFFSET_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *MV_SP_MV_TEMP_TOP_OFFSET_ADDR - motion vector offset address for spatial and temporal top as given in cluster package
 ***************************************************************************/
/* RAAGA_AX_ME :: MV_SP_MV_TEMP_TOP_OFFSET_ADDR :: MV_TEMP_TOP_OFFSET_ADDR [31:16] */
#define BCHP_RAAGA_AX_ME_MV_SP_MV_TEMP_TOP_OFFSET_ADDR_MV_TEMP_TOP_OFFSET_ADDR_MASK 0xffff0000
#define BCHP_RAAGA_AX_ME_MV_SP_MV_TEMP_TOP_OFFSET_ADDR_MV_TEMP_TOP_OFFSET_ADDR_SHIFT 16
#define BCHP_RAAGA_AX_ME_MV_SP_MV_TEMP_TOP_OFFSET_ADDR_MV_TEMP_TOP_OFFSET_ADDR_DEFAULT 0x00000000

/* RAAGA_AX_ME :: MV_SP_MV_TEMP_TOP_OFFSET_ADDR :: MV_SP_OFFSET_ADDR [15:00] */
#define BCHP_RAAGA_AX_ME_MV_SP_MV_TEMP_TOP_OFFSET_ADDR_MV_SP_OFFSET_ADDR_MASK 0x0000ffff
#define BCHP_RAAGA_AX_ME_MV_SP_MV_TEMP_TOP_OFFSET_ADDR_MV_SP_OFFSET_ADDR_SHIFT 0
#define BCHP_RAAGA_AX_ME_MV_SP_MV_TEMP_TOP_OFFSET_ADDR_MV_SP_OFFSET_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *MV_TEMP_MV_TEMP_DOWN_OFFSET_ADDR - motion vector offset address for temp and temp down as given in cluster package
 ***************************************************************************/
/* RAAGA_AX_ME :: MV_TEMP_MV_TEMP_DOWN_OFFSET_ADDR :: MV_TEMP_DOWN_OFFSET_ADDR [31:16] */
#define BCHP_RAAGA_AX_ME_MV_TEMP_MV_TEMP_DOWN_OFFSET_ADDR_MV_TEMP_DOWN_OFFSET_ADDR_MASK 0xffff0000
#define BCHP_RAAGA_AX_ME_MV_TEMP_MV_TEMP_DOWN_OFFSET_ADDR_MV_TEMP_DOWN_OFFSET_ADDR_SHIFT 16
#define BCHP_RAAGA_AX_ME_MV_TEMP_MV_TEMP_DOWN_OFFSET_ADDR_MV_TEMP_DOWN_OFFSET_ADDR_DEFAULT 0x00000000

/* RAAGA_AX_ME :: MV_TEMP_MV_TEMP_DOWN_OFFSET_ADDR :: MV_TEMP_OFFSET_ADDR [15:00] */
#define BCHP_RAAGA_AX_ME_MV_TEMP_MV_TEMP_DOWN_OFFSET_ADDR_MV_TEMP_OFFSET_ADDR_MASK 0x0000ffff
#define BCHP_RAAGA_AX_ME_MV_TEMP_MV_TEMP_DOWN_OFFSET_ADDR_MV_TEMP_OFFSET_ADDR_SHIFT 0
#define BCHP_RAAGA_AX_ME_MV_TEMP_MV_TEMP_DOWN_OFFSET_ADDR_MV_TEMP_OFFSET_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *420_OP_PRED_OP_OFFSET_ADDR - offset address for 420 and interpolated buffer output
 ***************************************************************************/
/* RAAGA_AX_ME :: 420_OP_PRED_OP_OFFSET_ADDR :: PRED_OP_OFFSET_ADDR [31:16] */
#define BCHP_RAAGA_AX_ME_420_OP_PRED_OP_OFFSET_ADDR_PRED_OP_OFFSET_ADDR_MASK 0xffff0000
#define BCHP_RAAGA_AX_ME_420_OP_PRED_OP_OFFSET_ADDR_PRED_OP_OFFSET_ADDR_SHIFT 16
#define BCHP_RAAGA_AX_ME_420_OP_PRED_OP_OFFSET_ADDR_PRED_OP_OFFSET_ADDR_DEFAULT 0x00000000

/* RAAGA_AX_ME :: 420_OP_PRED_OP_OFFSET_ADDR :: 420_OP_OFFSET_ADDR [15:00] */
#define BCHP_RAAGA_AX_ME_420_OP_PRED_OP_OFFSET_ADDR_420_OP_OFFSET_ADDR_MASK 0x0000ffff
#define BCHP_RAAGA_AX_ME_420_OP_PRED_OP_OFFSET_ADDR_420_OP_OFFSET_ADDR_SHIFT 0
#define BCHP_RAAGA_AX_ME_420_OP_PRED_OP_OFFSET_ADDR_420_OP_OFFSET_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *BUFFER%i - Internal buffer
 ***************************************************************************/
#define BCHP_RAAGA_AX_ME_BUFFERi_ARRAY_BASE                        0x00c4324c
#define BCHP_RAAGA_AX_ME_BUFFERi_ARRAY_START                       0
#define BCHP_RAAGA_AX_ME_BUFFERi_ARRAY_END                         63
#define BCHP_RAAGA_AX_ME_BUFFERi_ARRAY_ELEMENT_SIZE                32

/***************************************************************************
 *BUFFER%i - Internal buffer
 ***************************************************************************/
/* RAAGA_AX_ME :: BUFFERi :: BUFFER_DOUT [31:00] */
#define BCHP_RAAGA_AX_ME_BUFFERi_BUFFER_DOUT_MASK                  0xffffffff
#define BCHP_RAAGA_AX_ME_BUFFERi_BUFFER_DOUT_SHIFT                 0


#endif /* #ifndef BCHP_RAAGA_AX_ME_H__ */

/* End of File */
