{"$message_type":"diagnostic","message":"formatting may not be suitable for sub-register argument","code":{"code":"asm_sub_register","explanation":null},"level":"warning","spans":[{"file_name":"src/config.rs","byte_start":3648,"byte_end":3652,"line_start":94,"line_end":94,"column_start":50,"column_end":54,"is_primary":false,"text":[{"text":"                    asm!(\"cpucfg {},{}\",out(reg) bits,in(reg) bits);","highlight_start":50,"highlight_end":54}],"label":"for this argument","suggested_replacement":null,"suggestion_applicability":null,"expansion":{"span":{"file_name":"src/config.rs","byte_start":4040,"byte_end":4064,"line_start":107,"line_end":107,"column_start":1,"column_end":25,"is_primary":false,"text":[{"text":"def_cpu_cfg!(CPUCfg0, 0);","highlight_start":1,"highlight_end":25}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null},"macro_decl_name":"def_cpu_cfg!","def_site_span":{"file_name":"src/config.rs","byte_start":3287,"byte_end":3311,"line_start":82,"line_end":82,"column_start":1,"column_end":25,"is_primary":false,"text":[{"text":"macro_rules! def_cpu_cfg {","highlight_start":1,"highlight_end":25}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}}},{"file_name":"src/config.rs","byte_start":3632,"byte_end":3634,"line_start":94,"line_end":94,"column_start":34,"column_end":36,"is_primary":true,"text":[{"text":"                    asm!(\"cpucfg {},{}\",out(reg) bits,in(reg) bits);","highlight_start":34,"highlight_end":36}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":{"span":{"file_name":"src/config.rs","byte_start":4040,"byte_end":4064,"line_start":107,"line_end":107,"column_start":1,"column_end":25,"is_primary":false,"text":[{"text":"def_cpu_cfg!(CPUCfg0, 0);","highlight_start":1,"highlight_end":25}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null},"macro_decl_name":"def_cpu_cfg!","def_site_span":{"file_name":"src/config.rs","byte_start":3287,"byte_end":3311,"line_start":82,"line_end":82,"column_start":1,"column_end":25,"is_primary":false,"text":[{"text":"macro_rules! def_cpu_cfg {","highlight_start":1,"highlight_end":25}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}}}],"children":[{"message":"use `{0:e}` to have the register formatted as `eax` (for 32-bit values)","code":null,"level":"help","spans":[],"children":[],"rendered":null},{"message":"or use `{0:r}` to keep the default formatting of `rax` (for 64-bit values)","code":null,"level":"help","spans":[],"children":[],"rendered":null},{"message":"`#[warn(asm_sub_register)]` on by default","code":null,"level":"note","spans":[],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: formatting may not be suitable for sub-register argument\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/config.rs:94:34\u001b[0m\n\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m94\u001b[0m\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0m                    asm!(\"cpucfg {},{}\",out(reg) bits,in(reg) bits);\u001b[0m\n\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m                                 \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^\u001b[0m\u001b[0m              \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m----\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12mfor this argument\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m...\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m107\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0mdef_cpu_cfg!(CPUCfg0, 0);\u001b[0m\n\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m------------------------\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12min this macro invocation\u001b[0m\n\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: use `{0:e}` to have the register formatted as `eax` (for 32-bit values)\u001b[0m\n\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: or use `{0:r}` to keep the default formatting of `rax` (for 64-bit values)\u001b[0m\n\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mnote\u001b[0m\u001b[0m: `#[warn(asm_sub_register)]` on by default\u001b[0m\n\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mnote\u001b[0m\u001b[0m: this warning originates in the macro `def_cpu_cfg` (in Nightly builds, run with -Z macro-backtrace for more info)\u001b[0m\n\n"}
{"$message_type":"diagnostic","message":"formatting may not be suitable for sub-register argument","code":{"code":"asm_sub_register","explanation":null},"level":"warning","spans":[{"file_name":"src/config.rs","byte_start":3661,"byte_end":3665,"line_start":94,"line_end":94,"column_start":63,"column_end":67,"is_primary":false,"text":[{"text":"                    asm!(\"cpucfg {},{}\",out(reg) bits,in(reg) bits);","highlight_start":63,"highlight_end":67}],"label":"for this argument","suggested_replacement":null,"suggestion_applicability":null,"expansion":{"span":{"file_name":"src/config.rs","byte_start":4040,"byte_end":4064,"line_start":107,"line_end":107,"column_start":1,"column_end":25,"is_primary":false,"text":[{"text":"def_cpu_cfg!(CPUCfg0, 0);","highlight_start":1,"highlight_end":25}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null},"macro_decl_name":"def_cpu_cfg!","def_site_span":{"file_name":"src/config.rs","byte_start":3287,"byte_end":3311,"line_start":82,"line_end":82,"column_start":1,"column_end":25,"is_primary":false,"text":[{"text":"macro_rules! def_cpu_cfg {","highlight_start":1,"highlight_end":25}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}}},{"file_name":"src/config.rs","byte_start":3635,"byte_end":3637,"line_start":94,"line_end":94,"column_start":37,"column_end":39,"is_primary":true,"text":[{"text":"                    asm!(\"cpucfg {},{}\",out(reg) bits,in(reg) bits);","highlight_start":37,"highlight_end":39}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":{"span":{"file_name":"src/config.rs","byte_start":4040,"byte_end":4064,"line_start":107,"line_end":107,"column_start":1,"column_end":25,"is_primary":false,"text":[{"text":"def_cpu_cfg!(CPUCfg0, 0);","highlight_start":1,"highlight_end":25}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null},"macro_decl_name":"def_cpu_cfg!","def_site_span":{"file_name":"src/config.rs","byte_start":3287,"byte_end":3311,"line_start":82,"line_end":82,"column_start":1,"column_end":25,"is_primary":false,"text":[{"text":"macro_rules! def_cpu_cfg {","highlight_start":1,"highlight_end":25}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}}}],"children":[{"message":"use `{1:e}` to have the register formatted as `eax` (for 32-bit values)","code":null,"level":"help","spans":[],"children":[],"rendered":null},{"message":"or use `{1:r}` to keep the default formatting of `rax` (for 64-bit values)","code":null,"level":"help","spans":[],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: formatting may not be suitable for sub-register argument\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/config.rs:94:37\u001b[0m\n\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m94\u001b[0m\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0m                    asm!(\"cpucfg {},{}\",out(reg) bits,in(reg) bits);\u001b[0m\n\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m                                    \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^\u001b[0m\u001b[0m                        \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m----\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12mfor this argument\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m...\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m107\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0mdef_cpu_cfg!(CPUCfg0, 0);\u001b[0m\n\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m------------------------\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12min this macro invocation\u001b[0m\n\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: use `{1:e}` to have the register formatted as `eax` (for 32-bit values)\u001b[0m\n\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: or use `{1:r}` to keep the default formatting of `rax` (for 64-bit values)\u001b[0m\n\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mnote\u001b[0m\u001b[0m: this warning originates in the macro `def_cpu_cfg` (in Nightly builds, run with -Z macro-backtrace for more info)\u001b[0m\n\n"}
{"$message_type":"diagnostic","message":"formatting may not be suitable for sub-register argument","code":{"code":"asm_sub_register","explanation":null},"level":"warning","spans":[{"file_name":"src/config.rs","byte_start":3648,"byte_end":3652,"line_start":94,"line_end":94,"column_start":50,"column_end":54,"is_primary":false,"text":[{"text":"                    asm!(\"cpucfg {},{}\",out(reg) bits,in(reg) bits);","highlight_start":50,"highlight_end":54}],"label":"for this argument","suggested_replacement":null,"suggestion_applicability":null,"expansion":{"span":{"file_name":"src/config.rs","byte_start":4066,"byte_end":4090,"line_start":108,"line_end":108,"column_start":1,"column_end":25,"is_primary":false,"text":[{"text":"def_cpu_cfg!(CPUCfg4, 4);","highlight_start":1,"highlight_end":25}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null},"macro_decl_name":"def_cpu_cfg!","def_site_span":{"file_name":"src/config.rs","byte_start":3287,"byte_end":3311,"line_start":82,"line_end":82,"column_start":1,"column_end":25,"is_primary":false,"text":[{"text":"macro_rules! def_cpu_cfg {","highlight_start":1,"highlight_end":25}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}}},{"file_name":"src/config.rs","byte_start":3632,"byte_end":3634,"line_start":94,"line_end":94,"column_start":34,"column_end":36,"is_primary":true,"text":[{"text":"                    asm!(\"cpucfg {},{}\",out(reg) bits,in(reg) bits);","highlight_start":34,"highlight_end":36}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":{"span":{"file_name":"src/config.rs","byte_start":4066,"byte_end":4090,"line_start":108,"line_end":108,"column_start":1,"column_end":25,"is_primary":false,"text":[{"text":"def_cpu_cfg!(CPUCfg4, 4);","highlight_start":1,"highlight_end":25}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null},"macro_decl_name":"def_cpu_cfg!","def_site_span":{"file_name":"src/config.rs","byte_start":3287,"byte_end":3311,"line_start":82,"line_end":82,"column_start":1,"column_end":25,"is_primary":false,"text":[{"text":"macro_rules! def_cpu_cfg {","highlight_start":1,"highlight_end":25}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}}}],"children":[{"message":"use `{0:e}` to have the register formatted as `eax` (for 32-bit values)","code":null,"level":"help","spans":[],"children":[],"rendered":null},{"message":"or use `{0:r}` to keep the default formatting of `rax` (for 64-bit values)","code":null,"level":"help","spans":[],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: formatting may not be suitable for sub-register argument\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/config.rs:94:34\u001b[0m\n\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m94\u001b[0m\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0m                    asm!(\"cpucfg {},{}\",out(reg) bits,in(reg) bits);\u001b[0m\n\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m                                 \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^\u001b[0m\u001b[0m              \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m----\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12mfor this argument\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m...\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m108\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0mdef_cpu_cfg!(CPUCfg4, 4);\u001b[0m\n\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m------------------------\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12min this macro invocation\u001b[0m\n\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: use `{0:e}` to have the register formatted as `eax` (for 32-bit values)\u001b[0m\n\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: or use `{0:r}` to keep the default formatting of `rax` (for 64-bit values)\u001b[0m\n\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mnote\u001b[0m\u001b[0m: this warning originates in the macro `def_cpu_cfg` (in Nightly builds, run with -Z macro-backtrace for more info)\u001b[0m\n\n"}
{"$message_type":"diagnostic","message":"formatting may not be suitable for sub-register argument","code":{"code":"asm_sub_register","explanation":null},"level":"warning","spans":[{"file_name":"src/config.rs","byte_start":3661,"byte_end":3665,"line_start":94,"line_end":94,"column_start":63,"column_end":67,"is_primary":false,"text":[{"text":"                    asm!(\"cpucfg {},{}\",out(reg) bits,in(reg) bits);","highlight_start":63,"highlight_end":67}],"label":"for this argument","suggested_replacement":null,"suggestion_applicability":null,"expansion":{"span":{"file_name":"src/config.rs","byte_start":4066,"byte_end":4090,"line_start":108,"line_end":108,"column_start":1,"column_end":25,"is_primary":false,"text":[{"text":"def_cpu_cfg!(CPUCfg4, 4);","highlight_start":1,"highlight_end":25}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null},"macro_decl_name":"def_cpu_cfg!","def_site_span":{"file_name":"src/config.rs","byte_start":3287,"byte_end":3311,"line_start":82,"line_end":82,"column_start":1,"column_end":25,"is_primary":false,"text":[{"text":"macro_rules! def_cpu_cfg {","highlight_start":1,"highlight_end":25}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}}},{"file_name":"src/config.rs","byte_start":3635,"byte_end":3637,"line_start":94,"line_end":94,"column_start":37,"column_end":39,"is_primary":true,"text":[{"text":"                    asm!(\"cpucfg {},{}\",out(reg) bits,in(reg) bits);","highlight_start":37,"highlight_end":39}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":{"span":{"file_name":"src/config.rs","byte_start":4066,"byte_end":4090,"line_start":108,"line_end":108,"column_start":1,"column_end":25,"is_primary":false,"text":[{"text":"def_cpu_cfg!(CPUCfg4, 4);","highlight_start":1,"highlight_end":25}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null},"macro_decl_name":"def_cpu_cfg!","def_site_span":{"file_name":"src/config.rs","byte_start":3287,"byte_end":3311,"line_start":82,"line_end":82,"column_start":1,"column_end":25,"is_primary":false,"text":[{"text":"macro_rules! def_cpu_cfg {","highlight_start":1,"highlight_end":25}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}}}],"children":[{"message":"use `{1:e}` to have the register formatted as `eax` (for 32-bit values)","code":null,"level":"help","spans":[],"children":[],"rendered":null},{"message":"or use `{1:r}` to keep the default formatting of `rax` (for 64-bit values)","code":null,"level":"help","spans":[],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: formatting may not be suitable for sub-register argument\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/config.rs:94:37\u001b[0m\n\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m94\u001b[0m\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0m                    asm!(\"cpucfg {},{}\",out(reg) bits,in(reg) bits);\u001b[0m\n\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m                                    \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^\u001b[0m\u001b[0m                        \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m----\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12mfor this argument\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m...\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m108\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0mdef_cpu_cfg!(CPUCfg4, 4);\u001b[0m\n\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m------------------------\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12min this macro invocation\u001b[0m\n\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: use `{1:e}` to have the register formatted as `eax` (for 32-bit values)\u001b[0m\n\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: or use `{1:r}` to keep the default formatting of `rax` (for 64-bit values)\u001b[0m\n\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mnote\u001b[0m\u001b[0m: this warning originates in the macro `def_cpu_cfg` (in Nightly builds, run with -Z macro-backtrace for more info)\u001b[0m\n\n"}
{"$message_type":"diagnostic","message":"formatting may not be suitable for sub-register argument","code":{"code":"asm_sub_register","explanation":null},"level":"warning","spans":[{"file_name":"src/config.rs","byte_start":3648,"byte_end":3652,"line_start":94,"line_end":94,"column_start":50,"column_end":54,"is_primary":false,"text":[{"text":"                    asm!(\"cpucfg {},{}\",out(reg) bits,in(reg) bits);","highlight_start":50,"highlight_end":54}],"label":"for this argument","suggested_replacement":null,"suggestion_applicability":null,"expansion":{"span":{"file_name":"src/config.rs","byte_start":4092,"byte_end":4116,"line_start":109,"line_end":109,"column_start":1,"column_end":25,"is_primary":false,"text":[{"text":"def_cpu_cfg!(CPUCfg5, 5);","highlight_start":1,"highlight_end":25}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null},"macro_decl_name":"def_cpu_cfg!","def_site_span":{"file_name":"src/config.rs","byte_start":3287,"byte_end":3311,"line_start":82,"line_end":82,"column_start":1,"column_end":25,"is_primary":false,"text":[{"text":"macro_rules! def_cpu_cfg {","highlight_start":1,"highlight_end":25}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}}},{"file_name":"src/config.rs","byte_start":3632,"byte_end":3634,"line_start":94,"line_end":94,"column_start":34,"column_end":36,"is_primary":true,"text":[{"text":"                    asm!(\"cpucfg {},{}\",out(reg) bits,in(reg) bits);","highlight_start":34,"highlight_end":36}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":{"span":{"file_name":"src/config.rs","byte_start":4092,"byte_end":4116,"line_start":109,"line_end":109,"column_start":1,"column_end":25,"is_primary":false,"text":[{"text":"def_cpu_cfg!(CPUCfg5, 5);","highlight_start":1,"highlight_end":25}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null},"macro_decl_name":"def_cpu_cfg!","def_site_span":{"file_name":"src/config.rs","byte_start":3287,"byte_end":3311,"line_start":82,"line_end":82,"column_start":1,"column_end":25,"is_primary":false,"text":[{"text":"macro_rules! def_cpu_cfg {","highlight_start":1,"highlight_end":25}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}}}],"children":[{"message":"use `{0:e}` to have the register formatted as `eax` (for 32-bit values)","code":null,"level":"help","spans":[],"children":[],"rendered":null},{"message":"or use `{0:r}` to keep the default formatting of `rax` (for 64-bit values)","code":null,"level":"help","spans":[],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: formatting may not be suitable for sub-register argument\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/config.rs:94:34\u001b[0m\n\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m94\u001b[0m\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0m                    asm!(\"cpucfg {},{}\",out(reg) bits,in(reg) bits);\u001b[0m\n\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m                                 \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^\u001b[0m\u001b[0m              \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m----\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12mfor this argument\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m...\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m109\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0mdef_cpu_cfg!(CPUCfg5, 5);\u001b[0m\n\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m------------------------\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12min this macro invocation\u001b[0m\n\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: use `{0:e}` to have the register formatted as `eax` (for 32-bit values)\u001b[0m\n\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: or use `{0:r}` to keep the default formatting of `rax` (for 64-bit values)\u001b[0m\n\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mnote\u001b[0m\u001b[0m: this warning originates in the macro `def_cpu_cfg` (in Nightly builds, run with -Z macro-backtrace for more info)\u001b[0m\n\n"}
{"$message_type":"diagnostic","message":"formatting may not be suitable for sub-register argument","code":{"code":"asm_sub_register","explanation":null},"level":"warning","spans":[{"file_name":"src/config.rs","byte_start":3661,"byte_end":3665,"line_start":94,"line_end":94,"column_start":63,"column_end":67,"is_primary":false,"text":[{"text":"                    asm!(\"cpucfg {},{}\",out(reg) bits,in(reg) bits);","highlight_start":63,"highlight_end":67}],"label":"for this argument","suggested_replacement":null,"suggestion_applicability":null,"expansion":{"span":{"file_name":"src/config.rs","byte_start":4092,"byte_end":4116,"line_start":109,"line_end":109,"column_start":1,"column_end":25,"is_primary":false,"text":[{"text":"def_cpu_cfg!(CPUCfg5, 5);","highlight_start":1,"highlight_end":25}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null},"macro_decl_name":"def_cpu_cfg!","def_site_span":{"file_name":"src/config.rs","byte_start":3287,"byte_end":3311,"line_start":82,"line_end":82,"column_start":1,"column_end":25,"is_primary":false,"text":[{"text":"macro_rules! def_cpu_cfg {","highlight_start":1,"highlight_end":25}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}}},{"file_name":"src/config.rs","byte_start":3635,"byte_end":3637,"line_start":94,"line_end":94,"column_start":37,"column_end":39,"is_primary":true,"text":[{"text":"                    asm!(\"cpucfg {},{}\",out(reg) bits,in(reg) bits);","highlight_start":37,"highlight_end":39}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":{"span":{"file_name":"src/config.rs","byte_start":4092,"byte_end":4116,"line_start":109,"line_end":109,"column_start":1,"column_end":25,"is_primary":false,"text":[{"text":"def_cpu_cfg!(CPUCfg5, 5);","highlight_start":1,"highlight_end":25}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null},"macro_decl_name":"def_cpu_cfg!","def_site_span":{"file_name":"src/config.rs","byte_start":3287,"byte_end":3311,"line_start":82,"line_end":82,"column_start":1,"column_end":25,"is_primary":false,"text":[{"text":"macro_rules! def_cpu_cfg {","highlight_start":1,"highlight_end":25}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}}}],"children":[{"message":"use `{1:e}` to have the register formatted as `eax` (for 32-bit values)","code":null,"level":"help","spans":[],"children":[],"rendered":null},{"message":"or use `{1:r}` to keep the default formatting of `rax` (for 64-bit values)","code":null,"level":"help","spans":[],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[33mwarning\u001b[0m\u001b[0m\u001b[1m: formatting may not be suitable for sub-register argument\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/config.rs:94:37\u001b[0m\n\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m94\u001b[0m\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0m                    asm!(\"cpucfg {},{}\",out(reg) bits,in(reg) bits);\u001b[0m\n\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m                                    \u001b[0m\u001b[0m\u001b[1m\u001b[33m^^\u001b[0m\u001b[0m                        \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m----\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12mfor this argument\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m...\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m109\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0mdef_cpu_cfg!(CPUCfg5, 5);\u001b[0m\n\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m------------------------\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12min this macro invocation\u001b[0m\n\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: use `{1:e}` to have the register formatted as `eax` (for 32-bit values)\u001b[0m\n\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mhelp\u001b[0m\u001b[0m: or use `{1:r}` to keep the default formatting of `rax` (for 64-bit values)\u001b[0m\n\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m= \u001b[0m\u001b[0m\u001b[1mnote\u001b[0m\u001b[0m: this warning originates in the macro `def_cpu_cfg` (in Nightly builds, run with -Z macro-backtrace for more info)\u001b[0m\n\n"}
{"$message_type":"diagnostic","message":"invalid instruction mnemonic 'cpucfg'","code":null,"level":"error","spans":[{"file_name":"src/config.rs","byte_start":3625,"byte_end":3625,"line_start":94,"line_end":94,"column_start":27,"column_end":27,"is_primary":true,"text":[{"text":"                    asm!(\"cpucfg {},{}\",out(reg) bits,in(reg) bits);","highlight_start":27,"highlight_end":27}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[{"message":"instantiated into assembly here","code":null,"level":"note","spans":[{"file_name":"<inline asm>","byte_start":16,"byte_end":16,"line_start":2,"line_end":2,"column_start":2,"column_end":2,"is_primary":true,"text":[{"text":"\tcpucfg rax,rcx","highlight_start":2,"highlight_end":2}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null},{"file_name":"<inline asm>","byte_start":16,"byte_end":22,"line_start":2,"line_end":2,"column_start":2,"column_end":8,"is_primary":true,"text":[{"text":"\tcpucfg rax,rcx","highlight_start":2,"highlight_end":8}],"label":null,"suggested_replacement":null,"suggestion_applicability":null,"expansion":null}],"children":[],"rendered":null}],"rendered":"\u001b[0m\u001b[1m\u001b[38;5;9merror\u001b[0m\u001b[0m\u001b[1m: invalid instruction mnemonic 'cpucfg'\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0msrc/config.rs:94:27\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m94\u001b[0m\u001b[0m \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0m                    asm!(\"cpucfg {},{}\",out(reg) bits,in(reg) bits);\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m                          \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;9m^\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;10mnote\u001b[0m\u001b[0m: instantiated into assembly here\u001b[0m\n\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m--> \u001b[0m\u001b[0m<inline asm>:2:2\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\n\u001b[0m\u001b[1m\u001b[38;5;12m2\u001b[0m\u001b[0m  \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m|\u001b[0m\u001b[0m \u001b[0m\u001b[0m    cpucfg rax,rcx\u001b[0m\n\u001b[0m   \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;12m| \u001b[0m\u001b[0m    \u001b[0m\u001b[0m\u001b[1m\u001b[38;5;10m^^^^^^\u001b[0m\n\n"}
{"$message_type":"diagnostic","message":"aborting due to 1 previous error; 6 warnings emitted","code":null,"level":"error","spans":[],"children":[],"rendered":"\u001b[0m\u001b[1m\u001b[38;5;9merror\u001b[0m\u001b[0m\u001b[1m: aborting due to 1 previous error; 6 warnings emitted\u001b[0m\n\n"}
