// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_module_OP_AL_32I (
        ap_ready,
        opcode,
        func7,
        func3,
        op1,
        op2,
        ap_return_0,
        ap_return_1
);


output   ap_ready;
input  [6:0] opcode;
input  [6:0] func7;
input  [2:0] func3;
input  [31:0] op1;
input  [31:0] op2;
output  [31:0] ap_return_0;
output  [0:0] ap_return_1;

wire   [31:0] r_V_15_fu_400_p2;
reg   [31:0] ap_phi_mux_tmp56_0_phi_fu_87_p4;
wire   [6:0] opcode_read_read_fu_78_p2;
wire   [2:0] func3_read_read_fu_66_p2;
wire   [6:0] func7_read_read_fu_72_p2;
wire   [0:0] p_Result_s_fu_294_p3;
wire   [0:0] grp_fu_258_p3;
wire   [31:0] r_V_16_fu_393_p2;
reg   [31:0] ap_phi_mux_rd_val_V_14_phi_fu_96_p60;
wire   [31:0] r_V_13_fu_380_p2;
wire   [31:0] r_V_14_fu_373_p2;
wire   [31:0] grp_fu_281_p2;
wire   [31:0] grp_fu_266_p2;
wire   [31:0] ret_V_9_fu_319_p2;
wire   [31:0] ret_V_8_fu_326_p2;
wire   [31:0] ret_V_7_fu_333_p2;
wire   [31:0] zext_ln53_fu_346_p1;
wire   [31:0] zext_ln52_fu_357_p1;
wire   [31:0] rd_val_V_fu_362_p2;
wire   [31:0] r_V_19_fu_312_p2;
wire   [0:0] icmp_ln1019_fu_302_p2;
wire   [31:0] ret_V_6_fu_478_p2;
wire   [31:0] rd_val_V_12_fu_414_p2;
wire   [31:0] ret_V_5_fu_421_p2;
wire   [31:0] ret_V_fu_428_p2;
wire   [31:0] zext_ln24_fu_441_p1;
wire   [31:0] zext_ln23_fu_452_p1;
wire   [31:0] rd_val_V_7_fu_471_p2;
wire   [31:0] r_V_fu_464_p2;
wire   [31:0] r_V_6_fu_457_p2;
wire   [31:0] r_V_18_fu_407_p2;
reg   [0:0] ap_phi_mux_status_V_phi_fu_166_p60;
wire   [31:0] grp_fu_275_p2;
wire   [5:0] shamt_fu_290_p1;
wire   [31:0] zext_ln553_fu_308_p1;
wire   [0:0] rd_val_V_2_fu_340_p2;
wire   [0:0] rd_val_V_1_fu_351_p2;
wire   [31:0] zext_ln553_1_fu_369_p1;
wire   [31:0] r_V_9_fu_387_p2;
wire   [0:0] rd_val_V_9_fu_435_p2;
wire   [0:0] rd_val_V_8_fu_446_p2;
reg    ap_condition_144;
wire    ap_ce_reg;

always @ (*) begin
    if (((grp_fu_258_p3 == 1'd1) & (func7_read_read_fu_72_p2 == 7'd32) & (func3_read_read_fu_66_p2 == 3'd5) & (opcode_read_read_fu_78_p2 == 7'd51))) begin
        ap_phi_mux_rd_val_V_14_phi_fu_96_p60 = r_V_18_fu_407_p2;
    end else if (((p_Result_s_fu_294_p3 == 1'd0) & (func7_read_read_fu_72_p2 == 7'd0) & (func3_read_read_fu_66_p2 == 3'd1) & (opcode_read_read_fu_78_p2 == 7'd51))) begin
        ap_phi_mux_rd_val_V_14_phi_fu_96_p60 = r_V_6_fu_457_p2;
    end else if (((p_Result_s_fu_294_p3 == 1'd1) & (func7_read_read_fu_72_p2 == 7'd0) & (func3_read_read_fu_66_p2 == 3'd1) & (opcode_read_read_fu_78_p2 == 7'd51))) begin
        ap_phi_mux_rd_val_V_14_phi_fu_96_p60 = r_V_fu_464_p2;
    end else if (((func7_read_read_fu_72_p2 == 7'd0) & (func3_read_read_fu_66_p2 == 3'd0) & (opcode_read_read_fu_78_p2 == 7'd51))) begin
        ap_phi_mux_rd_val_V_14_phi_fu_96_p60 = rd_val_V_7_fu_471_p2;
    end else if (((func7_read_read_fu_72_p2 == 7'd0) & (func3_read_read_fu_66_p2 == 3'd2) & (opcode_read_read_fu_78_p2 == 7'd51))) begin
        ap_phi_mux_rd_val_V_14_phi_fu_96_p60 = zext_ln23_fu_452_p1;
    end else if (((func7_read_read_fu_72_p2 == 7'd0) & (func3_read_read_fu_66_p2 == 3'd3) & (opcode_read_read_fu_78_p2 == 7'd51))) begin
        ap_phi_mux_rd_val_V_14_phi_fu_96_p60 = zext_ln24_fu_441_p1;
    end else if (((func7_read_read_fu_72_p2 == 7'd0) & (func3_read_read_fu_66_p2 == 3'd4) & (opcode_read_read_fu_78_p2 == 7'd51))) begin
        ap_phi_mux_rd_val_V_14_phi_fu_96_p60 = ret_V_fu_428_p2;
    end else if (((func7_read_read_fu_72_p2 == 7'd0) & (func3_read_read_fu_66_p2 == 3'd6) & (opcode_read_read_fu_78_p2 == 7'd51))) begin
        ap_phi_mux_rd_val_V_14_phi_fu_96_p60 = ret_V_5_fu_421_p2;
    end else if (((func7_read_read_fu_72_p2 == 7'd32) & (func3_read_read_fu_66_p2 == 3'd0) & (opcode_read_read_fu_78_p2 == 7'd51))) begin
        ap_phi_mux_rd_val_V_14_phi_fu_96_p60 = rd_val_V_12_fu_414_p2;
    end else if (((func7_read_read_fu_72_p2 == 7'd0) & (func3_read_read_fu_66_p2 == 3'd7) & (opcode_read_read_fu_78_p2 == 7'd51))) begin
        ap_phi_mux_rd_val_V_14_phi_fu_96_p60 = ret_V_6_fu_478_p2;
    end else if (((icmp_ln1019_fu_302_p2 == 1'd1) & (func3_read_read_fu_66_p2 == 3'd1) & (opcode_read_read_fu_78_p2 == 7'd19))) begin
        ap_phi_mux_rd_val_V_14_phi_fu_96_p60 = r_V_19_fu_312_p2;
    end else if (((func3_read_read_fu_66_p2 == 3'd0) & (opcode_read_read_fu_78_p2 == 7'd19))) begin
        ap_phi_mux_rd_val_V_14_phi_fu_96_p60 = rd_val_V_fu_362_p2;
    end else if (((func3_read_read_fu_66_p2 == 3'd2) & (opcode_read_read_fu_78_p2 == 7'd19))) begin
        ap_phi_mux_rd_val_V_14_phi_fu_96_p60 = zext_ln52_fu_357_p1;
    end else if (((func3_read_read_fu_66_p2 == 3'd3) & (opcode_read_read_fu_78_p2 == 7'd19))) begin
        ap_phi_mux_rd_val_V_14_phi_fu_96_p60 = zext_ln53_fu_346_p1;
    end else if (((func3_read_read_fu_66_p2 == 3'd4) & (opcode_read_read_fu_78_p2 == 7'd19))) begin
        ap_phi_mux_rd_val_V_14_phi_fu_96_p60 = ret_V_7_fu_333_p2;
    end else if (((func3_read_read_fu_66_p2 == 3'd6) & (opcode_read_read_fu_78_p2 == 7'd19))) begin
        ap_phi_mux_rd_val_V_14_phi_fu_96_p60 = ret_V_8_fu_326_p2;
    end else if (((func3_read_read_fu_66_p2 == 3'd7) & (opcode_read_read_fu_78_p2 == 7'd19))) begin
        ap_phi_mux_rd_val_V_14_phi_fu_96_p60 = ret_V_9_fu_319_p2;
    end else if ((((grp_fu_258_p3 == 1'd0) & (p_Result_s_fu_294_p3 == 1'd0) & (func7_read_read_fu_72_p2 == 7'd32) & (func3_read_read_fu_66_p2 == 3'd5) & (opcode_read_read_fu_78_p2 == 7'd51)) | ((p_Result_s_fu_294_p3 == 1'd0) & (func7_read_read_fu_72_p2 == 7'd0) & (func3_read_read_fu_66_p2 == 3'd5) & (opcode_read_read_fu_78_p2 == 7'd19)) | ((p_Result_s_fu_294_p3 == 1'd0) & (func7_read_read_fu_72_p2 == 7'd0) & (func3_read_read_fu_66_p2 == 3'd5) & (opcode_read_read_fu_78_p2 == 7'd51)))) begin
        ap_phi_mux_rd_val_V_14_phi_fu_96_p60 = grp_fu_266_p2;
    end else if ((((grp_fu_258_p3 == 1'd0) & (p_Result_s_fu_294_p3 == 1'd1) & (func7_read_read_fu_72_p2 == 7'd32) & (func3_read_read_fu_66_p2 == 3'd5) & (opcode_read_read_fu_78_p2 == 7'd51)) | ((p_Result_s_fu_294_p3 == 1'd1) & (func7_read_read_fu_72_p2 == 7'd0) & (func3_read_read_fu_66_p2 == 3'd5) & (opcode_read_read_fu_78_p2 == 7'd19)) | ((p_Result_s_fu_294_p3 == 1'd1) & (func7_read_read_fu_72_p2 == 7'd0) & (func3_read_read_fu_66_p2 == 3'd5) & (opcode_read_read_fu_78_p2 == 7'd51)))) begin
        ap_phi_mux_rd_val_V_14_phi_fu_96_p60 = grp_fu_281_p2;
    end else if (((grp_fu_258_p3 == 1'd0) & (func7_read_read_fu_72_p2 == 7'd32) & (func3_read_read_fu_66_p2 == 3'd5) & (opcode_read_read_fu_78_p2 == 7'd19))) begin
        ap_phi_mux_rd_val_V_14_phi_fu_96_p60 = r_V_14_fu_373_p2;
    end else if (((grp_fu_258_p3 == 1'd1) & (func7_read_read_fu_72_p2 == 7'd32) & (func3_read_read_fu_66_p2 == 3'd5) & (opcode_read_read_fu_78_p2 == 7'd19))) begin
        ap_phi_mux_rd_val_V_14_phi_fu_96_p60 = r_V_13_fu_380_p2;
    end else if (((~(func7_read_read_fu_72_p2 == 7'd0) & ~(func7_read_read_fu_72_p2 == 7'd32) & (func3_read_read_fu_66_p2 == 3'd5) & (opcode_read_read_fu_78_p2 == 7'd19)) | (~(func7_read_read_fu_72_p2 == 7'd0) & ~(func7_read_read_fu_72_p2 == 7'd32) & (opcode_read_read_fu_78_p2 == 7'd51)) | (~(opcode_read_read_fu_78_p2 == 7'd19) & ~(opcode_read_read_fu_78_p2 == 7'd51)) | ((icmp_ln1019_fu_302_p2 == 1'd0) & (func3_read_read_fu_66_p2 == 3'd1) & (opcode_read_read_fu_78_p2 == 7'd19)) | (~(func3_read_read_fu_66_p2 == 3'd0) & ~(func3_read_read_fu_66_p2 == 3'd5) & (func7_read_read_fu_72_p2 == 7'd32) & (opcode_read_read_fu_78_p2 == 7'd51)))) begin
        ap_phi_mux_rd_val_V_14_phi_fu_96_p60 = 32'd0;
    end else begin
        ap_phi_mux_rd_val_V_14_phi_fu_96_p60 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln1019_fu_302_p2 == 1'd1) & (func3_read_read_fu_66_p2 == 3'd1) & (opcode_read_read_fu_78_p2 == 7'd19)) | ((func3_read_read_fu_66_p2 == 3'd0) & (opcode_read_read_fu_78_p2 == 7'd19)) | ((func3_read_read_fu_66_p2 == 3'd2) & (opcode_read_read_fu_78_p2 == 7'd19)) | ((func3_read_read_fu_66_p2 == 3'd3) & (opcode_read_read_fu_78_p2 == 7'd19)) | ((func3_read_read_fu_66_p2 == 3'd4) & (opcode_read_read_fu_78_p2 == 7'd19)) | ((func3_read_read_fu_66_p2 == 3'd6) & (opcode_read_read_fu_78_p2 == 7'd19)) | ((func3_read_read_fu_66_p2 == 3'd7) & (opcode_read_read_fu_78_p2 == 7'd19)) | ((grp_fu_258_p3 == 1'd0) & (p_Result_s_fu_294_p3 == 1'd0) & (func7_read_read_fu_72_p2 == 7'd32) & (func3_read_read_fu_66_p2 == 3'd5) & (opcode_read_read_fu_78_p2 == 7'd51)) | ((grp_fu_258_p3 == 1'd0) & (p_Result_s_fu_294_p3 == 1'd1) & (func7_read_read_fu_72_p2 == 7'd32) & (func3_read_read_fu_66_p2 == 3'd5) & (opcode_read_read_fu_78_p2 == 7'd51)) | ((grp_fu_258_p3 == 1'd0) & (func7_read_read_fu_72_p2 == 7'd32) & (func3_read_read_fu_66_p2 == 3'd5) & (opcode_read_read_fu_78_p2 == 7'd19)) | ((func7_read_read_fu_72_p2 == 7'd0) & (func3_read_read_fu_66_p2 == 3'd0) & (opcode_read_read_fu_78_p2 == 7'd51)) | ((func7_read_read_fu_72_p2 == 7'd0) & (func3_read_read_fu_66_p2 == 3'd2) & (opcode_read_read_fu_78_p2 == 7'd51)) | ((func7_read_read_fu_72_p2 == 7'd0) & (func3_read_read_fu_66_p2 == 3'd3) & (opcode_read_read_fu_78_p2 == 7'd51)) | ((func7_read_read_fu_72_p2 == 7'd0) & (func3_read_read_fu_66_p2 == 3'd4) & (opcode_read_read_fu_78_p2 == 7'd51)) | ((func7_read_read_fu_72_p2 == 7'd0) & (func3_read_read_fu_66_p2 == 3'd6) & (opcode_read_read_fu_78_p2 == 7'd51)) | ((func7_read_read_fu_72_p2 == 7'd0) & (func3_read_read_fu_66_p2 == 3'd7) & (opcode_read_read_fu_78_p2 == 7'd51)) | ((p_Result_s_fu_294_p3 == 1'd0) & (func7_read_read_fu_72_p2 == 7'd0) & (func3_read_read_fu_66_p2 == 3'd1) & (opcode_read_read_fu_78_p2 == 7'd51)) | ((p_Result_s_fu_294_p3 == 1'd0) & (func7_read_read_fu_72_p2 == 7'd0) & (func3_read_read_fu_66_p2 == 3'd5) & (opcode_read_read_fu_78_p2 == 7'd19)) | ((p_Result_s_fu_294_p3 == 1'd0) & (func7_read_read_fu_72_p2 == 7'd0) & (func3_read_read_fu_66_p2 == 3'd5) & (opcode_read_read_fu_78_p2 == 7'd51)) | ((grp_fu_258_p3 == 1'd1) & (func7_read_read_fu_72_p2 == 7'd32) & (func3_read_read_fu_66_p2 == 3'd5) & (opcode_read_read_fu_78_p2 == 7'd19)) | ((grp_fu_258_p3 == 1'd1) & (func7_read_read_fu_72_p2 == 7'd32) & (func3_read_read_fu_66_p2 == 3'd5) & (opcode_read_read_fu_78_p2 == 7'd51)) | ((p_Result_s_fu_294_p3 == 1'd1) & (func7_read_read_fu_72_p2 == 7'd0) & (func3_read_read_fu_66_p2 == 3'd1) & (opcode_read_read_fu_78_p2 == 7'd51)) | ((p_Result_s_fu_294_p3 == 1'd1) & (func7_read_read_fu_72_p2 == 7'd0) & (func3_read_read_fu_66_p2 == 3'd5) & (opcode_read_read_fu_78_p2 == 7'd19)) | ((p_Result_s_fu_294_p3 == 1'd1) & (func7_read_read_fu_72_p2 == 7'd0) & (func3_read_read_fu_66_p2 == 3'd5) & (opcode_read_read_fu_78_p2 == 7'd51)) | ((func7_read_read_fu_72_p2 == 7'd32) & (func3_read_read_fu_66_p2 == 3'd0) & (opcode_read_read_fu_78_p2 == 7'd51)))) begin
        ap_phi_mux_status_V_phi_fu_166_p60 = 1'd0;
    end else if (((~(func7_read_read_fu_72_p2 == 7'd0) & ~(func7_read_read_fu_72_p2 == 7'd32) & (func3_read_read_fu_66_p2 == 3'd5) & (opcode_read_read_fu_78_p2 == 7'd19)) | (~(func7_read_read_fu_72_p2 == 7'd0) & ~(func7_read_read_fu_72_p2 == 7'd32) & (opcode_read_read_fu_78_p2 == 7'd51)) | (~(opcode_read_read_fu_78_p2 == 7'd19) & ~(opcode_read_read_fu_78_p2 == 7'd51)) | ((icmp_ln1019_fu_302_p2 == 1'd0) & (func3_read_read_fu_66_p2 == 3'd1) & (opcode_read_read_fu_78_p2 == 7'd19)) | (~(func3_read_read_fu_66_p2 == 3'd0) & ~(func3_read_read_fu_66_p2 == 3'd5) & (func7_read_read_fu_72_p2 == 7'd32) & (opcode_read_read_fu_78_p2 == 7'd51)))) begin
        ap_phi_mux_status_V_phi_fu_166_p60 = 1'd1;
    end else begin
        ap_phi_mux_status_V_phi_fu_166_p60 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_144)) begin
        if ((p_Result_s_fu_294_p3 == 1'd0)) begin
            ap_phi_mux_tmp56_0_phi_fu_87_p4 = r_V_16_fu_393_p2;
        end else if ((p_Result_s_fu_294_p3 == 1'd1)) begin
            ap_phi_mux_tmp56_0_phi_fu_87_p4 = r_V_15_fu_400_p2;
        end else begin
            ap_phi_mux_tmp56_0_phi_fu_87_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_tmp56_0_phi_fu_87_p4 = 'bx;
    end
end

always @ (*) begin
    ap_condition_144 = ((grp_fu_258_p3 == 1'd1) & (func7_read_read_fu_72_p2 == 7'd32) & (func3_read_read_fu_66_p2 == 3'd5) & (opcode_read_read_fu_78_p2 == 7'd51));
end

assign ap_ready = 1'b1;

assign grp_fu_258_p3 = op1[32'd31];

assign grp_fu_266_p2 = op1 >> op2;

assign grp_fu_275_p2 = (32'd0 - op2);

assign grp_fu_281_p2 = op1 << grp_fu_275_p2;

assign icmp_ln1019_fu_302_p2 = ((func7 == 7'd0) ? 1'b1 : 1'b0);

assign p_Result_s_fu_294_p3 = op2[32'd31];

assign r_V_13_fu_380_p2 = $signed(op1) >>> zext_ln553_1_fu_369_p1;

assign r_V_14_fu_373_p2 = op1 >> zext_ln553_1_fu_369_p1;

assign r_V_15_fu_400_p2 = r_V_9_fu_387_p2 << grp_fu_275_p2;

assign r_V_16_fu_393_p2 = $signed(r_V_9_fu_387_p2) >>> op2;

assign r_V_18_fu_407_p2 = (ap_phi_mux_tmp56_0_phi_fu_87_p4 ^ 32'd4294967295);

assign r_V_19_fu_312_p2 = op1 << zext_ln553_fu_308_p1;

assign r_V_6_fu_457_p2 = op1 << op2;

assign r_V_9_fu_387_p2 = (op1 ^ 32'd4294967295);

assign r_V_fu_464_p2 = $signed(op1) >>> grp_fu_275_p2;

assign rd_val_V_12_fu_414_p2 = (op1 - op2);

assign rd_val_V_1_fu_351_p2 = (($signed(op2) > $signed(op1)) ? 1'b1 : 1'b0);

assign rd_val_V_2_fu_340_p2 = ((op2 > op1) ? 1'b1 : 1'b0);

assign rd_val_V_7_fu_471_p2 = (op1 + op2);

assign rd_val_V_8_fu_446_p2 = (($signed(op1) < $signed(op2)) ? 1'b1 : 1'b0);

assign rd_val_V_9_fu_435_p2 = ((op1 < op2) ? 1'b1 : 1'b0);

assign rd_val_V_fu_362_p2 = (op2 + op1);

assign ret_V_5_fu_421_p2 = (op2 | op1);

assign ret_V_6_fu_478_p2 = (op2 & op1);

assign ret_V_7_fu_333_p2 = (op2 ^ op1);

assign ret_V_8_fu_326_p2 = (op2 | op1);

assign ret_V_9_fu_319_p2 = (op2 & op1);

assign ret_V_fu_428_p2 = (op2 ^ op1);

assign shamt_fu_290_p1 = op2[5:0];

assign zext_ln23_fu_452_p1 = rd_val_V_8_fu_446_p2;

assign zext_ln24_fu_441_p1 = rd_val_V_9_fu_435_p2;

assign zext_ln52_fu_357_p1 = rd_val_V_1_fu_351_p2;

assign zext_ln53_fu_346_p1 = rd_val_V_2_fu_340_p2;

assign zext_ln553_1_fu_369_p1 = shamt_fu_290_p1;

assign zext_ln553_fu_308_p1 = shamt_fu_290_p1;

assign ap_return_0 = ap_phi_mux_rd_val_V_14_phi_fu_96_p60;

assign ap_return_1 = ap_phi_mux_status_V_phi_fu_166_p60;

assign func3_read_read_fu_66_p2 = func3;

assign func7_read_read_fu_72_p2 = func7;

assign opcode_read_read_fu_78_p2 = opcode;

endmodule //top_module_OP_AL_32I
