Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Sep 23 14:15:54 2020
| Host         : David-NTU-Desktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file decrypt_top_timing_summary_routed.rpt -pb decrypt_top_timing_summary_routed.pb -rpx decrypt_top_timing_summary_routed.rpx -warn_on_violation
| Design       : decrypt_top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.059        0.000                      0                26616        0.031        0.000                      0                26616        1.527        0.000                       0                 15508  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.777}        5.555           180.018         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.059        0.000                      0                26616        0.031        0.000                      0                26616        1.527        0.000                       0                 15508  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.527ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 RSR/SA/result_col51_reg[107]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            RSR/CTRL/max_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.223ns  (logic 2.330ns (44.607%)  route 2.893ns (55.393%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 10.055 - 5.555 ) 
    Source Clock Delay      (SCD):    4.858ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       1.630     4.858    RSR/SA/clk_IBUF_BUFG
    SLICE_X80Y121        FDRE                                         r  RSR/SA/result_col51_reg[107]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y121        FDRE (Prop_fdre_C_Q)         0.478     5.336 f  RSR/SA/result_col51_reg[107]__0/Q
                         net (fo=2, routed)           1.157     6.493    RSR/SA/RSR_S1S2_di[106]
    SLICE_X75Y125        LUT3 (Prop_lut3_I2_O)        0.295     6.788 r  RSR/SA/i___13_i_24/O
                         net (fo=1, routed)           0.000     6.788    RSR/CTRL/result_col43_reg[115]__0[1]
    SLICE_X75Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.338 r  RSR/CTRL/i___13_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.338    RSR/CTRL/i___13_i_16_n_0
    SLICE_X75Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.452 r  RSR/CTRL/i___13_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.452    RSR/CTRL/i___13_i_11_n_0
    SLICE_X75Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.566 r  RSR/CTRL/i___13_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.566    RSR/CTRL/i___13_i_6_n_0
    SLICE_X75Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.680 r  RSR/CTRL/i___13_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.680    RSR/CTRL/i___13_i_2_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.908 r  RSR/CTRL/i___13_i_1/CO[2]
                         net (fo=13, routed)          0.791     8.699    RSR/CTRL/first_half
    SLICE_X77Y122        LUT5 (Prop_lut5_I4_O)        0.313     9.012 r  RSR/CTRL/i___12_i_1/O
                         net (fo=2, routed)           0.417     9.430    RSR/CTRL/i___12_i_1_n_0
    SLICE_X77Y124        LUT6 (Prop_lut6_I3_O)        0.124     9.554 r  RSR/CTRL/i___12/O
                         net (fo=8, routed)           0.528    10.081    RSR/CTRL/i___12_n_0
    SLICE_X77Y127        FDRE                                         r  RSR/CTRL/max_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       1.518    10.055    RSR/CTRL/clk_IBUF_BUFG
    SLICE_X77Y127        FDRE                                         r  RSR/CTRL/max_addr_reg[6]/C
                         clock pessimism              0.326    10.381    
                         clock uncertainty           -0.035    10.346    
    SLICE_X77Y127        FDRE (Setup_fdre_C_CE)      -0.205    10.141    RSR/CTRL/max_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         10.141    
                         arrival time                         -10.081    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 RSR/SA/result_col51_reg[107]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            RSR/CTRL/second_half_lock_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 2.330ns (44.646%)  route 2.889ns (55.354%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 10.054 - 5.555 ) 
    Source Clock Delay      (SCD):    4.858ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       1.630     4.858    RSR/SA/clk_IBUF_BUFG
    SLICE_X80Y121        FDRE                                         r  RSR/SA/result_col51_reg[107]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y121        FDRE (Prop_fdre_C_Q)         0.478     5.336 f  RSR/SA/result_col51_reg[107]__0/Q
                         net (fo=2, routed)           1.157     6.493    RSR/SA/RSR_S1S2_di[106]
    SLICE_X75Y125        LUT3 (Prop_lut3_I2_O)        0.295     6.788 r  RSR/SA/i___13_i_24/O
                         net (fo=1, routed)           0.000     6.788    RSR/CTRL/result_col43_reg[115]__0[1]
    SLICE_X75Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.338 r  RSR/CTRL/i___13_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.338    RSR/CTRL/i___13_i_16_n_0
    SLICE_X75Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.452 r  RSR/CTRL/i___13_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.452    RSR/CTRL/i___13_i_11_n_0
    SLICE_X75Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.566 r  RSR/CTRL/i___13_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.566    RSR/CTRL/i___13_i_6_n_0
    SLICE_X75Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.680 r  RSR/CTRL/i___13_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.680    RSR/CTRL/i___13_i_2_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.908 r  RSR/CTRL/i___13_i_1/CO[2]
                         net (fo=13, routed)          0.791     8.699    RSR/CTRL/first_half
    SLICE_X77Y122        LUT5 (Prop_lut5_I4_O)        0.313     9.012 r  RSR/CTRL/i___12_i_1/O
                         net (fo=2, routed)           0.417     9.430    RSR/CTRL/i___12_i_1_n_0
    SLICE_X77Y124        LUT6 (Prop_lut6_I3_O)        0.124     9.554 r  RSR/CTRL/i___12/O
                         net (fo=8, routed)           0.523    10.077    RSR/CTRL/i___12_n_0
    SLICE_X77Y126        FDRE                                         r  RSR/CTRL/second_half_lock_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       1.517    10.054    RSR/CTRL/clk_IBUF_BUFG
    SLICE_X77Y126        FDRE                                         r  RSR/CTRL/second_half_lock_reg/C
                         clock pessimism              0.326    10.380    
                         clock uncertainty           -0.035    10.345    
    SLICE_X77Y126        FDRE (Setup_fdre_C_CE)      -0.205    10.140    RSR/CTRL/second_half_lock_reg
  -------------------------------------------------------------------
                         required time                         10.140    
                         arrival time                         -10.077    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 gf2mz/ctrl/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            gf2mz/ctrl/C_do_reg[262]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.223ns  (logic 0.718ns (13.746%)  route 4.505ns (86.254%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 10.071 - 5.555 ) 
    Source Clock Delay      (SCD):    4.920ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       1.692     4.920    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X134Y147       FDRE                                         r  gf2mz/ctrl/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y147       FDRE (Prop_fdre_C_Q)         0.419     5.339 r  gf2mz/ctrl/FSM_sequential_state_reg[0]/Q
                         net (fo=445, routed)         4.505     9.844    gf2mz/ctrl/out[0]
    SLICE_X93Y160        LUT5 (Prop_lut5_I2_O)        0.299    10.143 r  gf2mz/ctrl/C_do[262]_i_1/O
                         net (fo=1, routed)           0.000    10.143    gf2mz/ctrl/C_do[262]_i_1_n_0
    SLICE_X93Y160        FDRE                                         r  gf2mz/ctrl/C_do_reg[262]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       1.535    10.071    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X93Y160        FDRE                                         r  gf2mz/ctrl/C_do_reg[262]/C
                         clock pessimism              0.246    10.317    
                         clock uncertainty           -0.035    10.282    
    SLICE_X93Y160        FDRE (Setup_fdre_C_D)        0.029    10.311    gf2mz/ctrl/C_do_reg[262]
  -------------------------------------------------------------------
                         required time                         10.311    
                         arrival time                         -10.143    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 RSR/SA/result_col51_reg[107]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            RSR/CTRL/min_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.101ns  (logic 2.330ns (45.675%)  route 2.771ns (54.325%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.495ns = ( 10.050 - 5.555 ) 
    Source Clock Delay      (SCD):    4.858ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       1.630     4.858    RSR/SA/clk_IBUF_BUFG
    SLICE_X80Y121        FDRE                                         r  RSR/SA/result_col51_reg[107]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y121        FDRE (Prop_fdre_C_Q)         0.478     5.336 f  RSR/SA/result_col51_reg[107]__0/Q
                         net (fo=2, routed)           1.157     6.493    RSR/SA/RSR_S1S2_di[106]
    SLICE_X75Y125        LUT3 (Prop_lut3_I2_O)        0.295     6.788 r  RSR/SA/i___13_i_24/O
                         net (fo=1, routed)           0.000     6.788    RSR/CTRL/result_col43_reg[115]__0[1]
    SLICE_X75Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.338 r  RSR/CTRL/i___13_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.338    RSR/CTRL/i___13_i_16_n_0
    SLICE_X75Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.452 r  RSR/CTRL/i___13_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.452    RSR/CTRL/i___13_i_11_n_0
    SLICE_X75Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.566 r  RSR/CTRL/i___13_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.566    RSR/CTRL/i___13_i_6_n_0
    SLICE_X75Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.680 r  RSR/CTRL/i___13_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.680    RSR/CTRL/i___13_i_2_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.908 r  RSR/CTRL/i___13_i_1/CO[2]
                         net (fo=13, routed)          0.789     8.697    RSR/CTRL/first_half
    SLICE_X78Y130        LUT6 (Prop_lut6_I2_O)        0.313     9.010 r  RSR/CTRL/i___11_i_1/O
                         net (fo=1, routed)           0.287     9.297    RSR/CTRL/i___11_i_1_n_0
    SLICE_X81Y130        LUT5 (Prop_lut5_I3_O)        0.124     9.421 r  RSR/CTRL/i___11/O
                         net (fo=8, routed)           0.538     9.959    RSR/CTRL/i___11_n_0
    SLICE_X78Y129        FDRE                                         r  RSR/CTRL/min_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       1.513    10.050    RSR/CTRL/clk_IBUF_BUFG
    SLICE_X78Y129        FDRE                                         r  RSR/CTRL/min_addr_reg[1]/C
                         clock pessimism              0.326    10.376    
                         clock uncertainty           -0.035    10.341    
    SLICE_X78Y129        FDRE (Setup_fdre_C_CE)      -0.205    10.136    RSR/CTRL/min_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         10.136    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 RSR/SA/result_col51_reg[107]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            RSR/CTRL/min_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.101ns  (logic 2.330ns (45.675%)  route 2.771ns (54.325%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.495ns = ( 10.050 - 5.555 ) 
    Source Clock Delay      (SCD):    4.858ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       1.630     4.858    RSR/SA/clk_IBUF_BUFG
    SLICE_X80Y121        FDRE                                         r  RSR/SA/result_col51_reg[107]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y121        FDRE (Prop_fdre_C_Q)         0.478     5.336 f  RSR/SA/result_col51_reg[107]__0/Q
                         net (fo=2, routed)           1.157     6.493    RSR/SA/RSR_S1S2_di[106]
    SLICE_X75Y125        LUT3 (Prop_lut3_I2_O)        0.295     6.788 r  RSR/SA/i___13_i_24/O
                         net (fo=1, routed)           0.000     6.788    RSR/CTRL/result_col43_reg[115]__0[1]
    SLICE_X75Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.338 r  RSR/CTRL/i___13_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.338    RSR/CTRL/i___13_i_16_n_0
    SLICE_X75Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.452 r  RSR/CTRL/i___13_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.452    RSR/CTRL/i___13_i_11_n_0
    SLICE_X75Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.566 r  RSR/CTRL/i___13_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.566    RSR/CTRL/i___13_i_6_n_0
    SLICE_X75Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.680 r  RSR/CTRL/i___13_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.680    RSR/CTRL/i___13_i_2_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.908 r  RSR/CTRL/i___13_i_1/CO[2]
                         net (fo=13, routed)          0.789     8.697    RSR/CTRL/first_half
    SLICE_X78Y130        LUT6 (Prop_lut6_I2_O)        0.313     9.010 r  RSR/CTRL/i___11_i_1/O
                         net (fo=1, routed)           0.287     9.297    RSR/CTRL/i___11_i_1_n_0
    SLICE_X81Y130        LUT5 (Prop_lut5_I3_O)        0.124     9.421 r  RSR/CTRL/i___11/O
                         net (fo=8, routed)           0.538     9.959    RSR/CTRL/i___11_n_0
    SLICE_X78Y129        FDRE                                         r  RSR/CTRL/min_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       1.513    10.050    RSR/CTRL/clk_IBUF_BUFG
    SLICE_X78Y129        FDRE                                         r  RSR/CTRL/min_addr_reg[2]/C
                         clock pessimism              0.326    10.376    
                         clock uncertainty           -0.035    10.341    
    SLICE_X78Y129        FDRE (Setup_fdre_C_CE)      -0.205    10.136    RSR/CTRL/min_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         10.136    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 RSR/SA/result_col51_reg[107]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            RSR/CTRL/min_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.101ns  (logic 2.330ns (45.675%)  route 2.771ns (54.325%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.495ns = ( 10.050 - 5.555 ) 
    Source Clock Delay      (SCD):    4.858ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       1.630     4.858    RSR/SA/clk_IBUF_BUFG
    SLICE_X80Y121        FDRE                                         r  RSR/SA/result_col51_reg[107]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y121        FDRE (Prop_fdre_C_Q)         0.478     5.336 f  RSR/SA/result_col51_reg[107]__0/Q
                         net (fo=2, routed)           1.157     6.493    RSR/SA/RSR_S1S2_di[106]
    SLICE_X75Y125        LUT3 (Prop_lut3_I2_O)        0.295     6.788 r  RSR/SA/i___13_i_24/O
                         net (fo=1, routed)           0.000     6.788    RSR/CTRL/result_col43_reg[115]__0[1]
    SLICE_X75Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.338 r  RSR/CTRL/i___13_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.338    RSR/CTRL/i___13_i_16_n_0
    SLICE_X75Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.452 r  RSR/CTRL/i___13_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.452    RSR/CTRL/i___13_i_11_n_0
    SLICE_X75Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.566 r  RSR/CTRL/i___13_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.566    RSR/CTRL/i___13_i_6_n_0
    SLICE_X75Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.680 r  RSR/CTRL/i___13_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.680    RSR/CTRL/i___13_i_2_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.908 r  RSR/CTRL/i___13_i_1/CO[2]
                         net (fo=13, routed)          0.789     8.697    RSR/CTRL/first_half
    SLICE_X78Y130        LUT6 (Prop_lut6_I2_O)        0.313     9.010 r  RSR/CTRL/i___11_i_1/O
                         net (fo=1, routed)           0.287     9.297    RSR/CTRL/i___11_i_1_n_0
    SLICE_X81Y130        LUT5 (Prop_lut5_I3_O)        0.124     9.421 r  RSR/CTRL/i___11/O
                         net (fo=8, routed)           0.538     9.959    RSR/CTRL/i___11_n_0
    SLICE_X78Y129        FDRE                                         r  RSR/CTRL/min_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       1.513    10.050    RSR/CTRL/clk_IBUF_BUFG
    SLICE_X78Y129        FDRE                                         r  RSR/CTRL/min_addr_reg[5]/C
                         clock pessimism              0.326    10.376    
                         clock uncertainty           -0.035    10.341    
    SLICE_X78Y129        FDRE (Setup_fdre_C_CE)      -0.205    10.136    RSR/CTRL/min_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         10.136    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 RSR/SA/result_col51_reg[107]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            RSR/CTRL/min_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.101ns  (logic 2.330ns (45.675%)  route 2.771ns (54.325%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.495ns = ( 10.050 - 5.555 ) 
    Source Clock Delay      (SCD):    4.858ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       1.630     4.858    RSR/SA/clk_IBUF_BUFG
    SLICE_X80Y121        FDRE                                         r  RSR/SA/result_col51_reg[107]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y121        FDRE (Prop_fdre_C_Q)         0.478     5.336 f  RSR/SA/result_col51_reg[107]__0/Q
                         net (fo=2, routed)           1.157     6.493    RSR/SA/RSR_S1S2_di[106]
    SLICE_X75Y125        LUT3 (Prop_lut3_I2_O)        0.295     6.788 r  RSR/SA/i___13_i_24/O
                         net (fo=1, routed)           0.000     6.788    RSR/CTRL/result_col43_reg[115]__0[1]
    SLICE_X75Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.338 r  RSR/CTRL/i___13_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.338    RSR/CTRL/i___13_i_16_n_0
    SLICE_X75Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.452 r  RSR/CTRL/i___13_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.452    RSR/CTRL/i___13_i_11_n_0
    SLICE_X75Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.566 r  RSR/CTRL/i___13_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.566    RSR/CTRL/i___13_i_6_n_0
    SLICE_X75Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.680 r  RSR/CTRL/i___13_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.680    RSR/CTRL/i___13_i_2_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.908 r  RSR/CTRL/i___13_i_1/CO[2]
                         net (fo=13, routed)          0.789     8.697    RSR/CTRL/first_half
    SLICE_X78Y130        LUT6 (Prop_lut6_I2_O)        0.313     9.010 r  RSR/CTRL/i___11_i_1/O
                         net (fo=1, routed)           0.287     9.297    RSR/CTRL/i___11_i_1_n_0
    SLICE_X81Y130        LUT5 (Prop_lut5_I3_O)        0.124     9.421 r  RSR/CTRL/i___11/O
                         net (fo=8, routed)           0.538     9.959    RSR/CTRL/i___11_n_0
    SLICE_X78Y129        FDRE                                         r  RSR/CTRL/min_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       1.513    10.050    RSR/CTRL/clk_IBUF_BUFG
    SLICE_X78Y129        FDRE                                         r  RSR/CTRL/min_addr_reg[6]/C
                         clock pessimism              0.326    10.376    
                         clock uncertainty           -0.035    10.341    
    SLICE_X78Y129        FDRE (Setup_fdre_C_CE)      -0.205    10.136    RSR/CTRL/min_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         10.136    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 RSR/SA/result_col51_reg[107]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            RSR/CTRL/first_half_lock_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.098ns  (logic 2.330ns (45.704%)  route 2.768ns (54.296%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.495ns = ( 10.050 - 5.555 ) 
    Source Clock Delay      (SCD):    4.858ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       1.630     4.858    RSR/SA/clk_IBUF_BUFG
    SLICE_X80Y121        FDRE                                         r  RSR/SA/result_col51_reg[107]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y121        FDRE (Prop_fdre_C_Q)         0.478     5.336 f  RSR/SA/result_col51_reg[107]__0/Q
                         net (fo=2, routed)           1.157     6.493    RSR/SA/RSR_S1S2_di[106]
    SLICE_X75Y125        LUT3 (Prop_lut3_I2_O)        0.295     6.788 r  RSR/SA/i___13_i_24/O
                         net (fo=1, routed)           0.000     6.788    RSR/CTRL/result_col43_reg[115]__0[1]
    SLICE_X75Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.338 r  RSR/CTRL/i___13_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.338    RSR/CTRL/i___13_i_16_n_0
    SLICE_X75Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.452 r  RSR/CTRL/i___13_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.452    RSR/CTRL/i___13_i_11_n_0
    SLICE_X75Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.566 r  RSR/CTRL/i___13_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.566    RSR/CTRL/i___13_i_6_n_0
    SLICE_X75Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.680 r  RSR/CTRL/i___13_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.680    RSR/CTRL/i___13_i_2_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.908 r  RSR/CTRL/i___13_i_1/CO[2]
                         net (fo=13, routed)          0.789     8.697    RSR/CTRL/first_half
    SLICE_X78Y130        LUT6 (Prop_lut6_I2_O)        0.313     9.010 r  RSR/CTRL/i___11_i_1/O
                         net (fo=1, routed)           0.287     9.297    RSR/CTRL/i___11_i_1_n_0
    SLICE_X81Y130        LUT5 (Prop_lut5_I3_O)        0.124     9.421 r  RSR/CTRL/i___11/O
                         net (fo=8, routed)           0.535     9.956    RSR/CTRL/i___11_n_0
    SLICE_X79Y130        FDRE                                         r  RSR/CTRL/first_half_lock_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       1.513    10.050    RSR/CTRL/clk_IBUF_BUFG
    SLICE_X79Y130        FDRE                                         r  RSR/CTRL/first_half_lock_reg/C
                         clock pessimism              0.326    10.376    
                         clock uncertainty           -0.035    10.341    
    SLICE_X79Y130        FDRE (Setup_fdre_C_CE)      -0.205    10.136    RSR/CTRL/first_half_lock_reg
  -------------------------------------------------------------------
                         required time                         10.136    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 RSR/SA/result_col51_reg[107]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            RSR/CTRL/min_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.098ns  (logic 2.330ns (45.704%)  route 2.768ns (54.296%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.495ns = ( 10.050 - 5.555 ) 
    Source Clock Delay      (SCD):    4.858ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       1.630     4.858    RSR/SA/clk_IBUF_BUFG
    SLICE_X80Y121        FDRE                                         r  RSR/SA/result_col51_reg[107]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y121        FDRE (Prop_fdre_C_Q)         0.478     5.336 f  RSR/SA/result_col51_reg[107]__0/Q
                         net (fo=2, routed)           1.157     6.493    RSR/SA/RSR_S1S2_di[106]
    SLICE_X75Y125        LUT3 (Prop_lut3_I2_O)        0.295     6.788 r  RSR/SA/i___13_i_24/O
                         net (fo=1, routed)           0.000     6.788    RSR/CTRL/result_col43_reg[115]__0[1]
    SLICE_X75Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.338 r  RSR/CTRL/i___13_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.338    RSR/CTRL/i___13_i_16_n_0
    SLICE_X75Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.452 r  RSR/CTRL/i___13_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.452    RSR/CTRL/i___13_i_11_n_0
    SLICE_X75Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.566 r  RSR/CTRL/i___13_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.566    RSR/CTRL/i___13_i_6_n_0
    SLICE_X75Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.680 r  RSR/CTRL/i___13_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.680    RSR/CTRL/i___13_i_2_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.908 r  RSR/CTRL/i___13_i_1/CO[2]
                         net (fo=13, routed)          0.789     8.697    RSR/CTRL/first_half
    SLICE_X78Y130        LUT6 (Prop_lut6_I2_O)        0.313     9.010 r  RSR/CTRL/i___11_i_1/O
                         net (fo=1, routed)           0.287     9.297    RSR/CTRL/i___11_i_1_n_0
    SLICE_X81Y130        LUT5 (Prop_lut5_I3_O)        0.124     9.421 r  RSR/CTRL/i___11/O
                         net (fo=8, routed)           0.535     9.956    RSR/CTRL/i___11_n_0
    SLICE_X79Y130        FDRE                                         r  RSR/CTRL/min_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       1.513    10.050    RSR/CTRL/clk_IBUF_BUFG
    SLICE_X79Y130        FDRE                                         r  RSR/CTRL/min_addr_reg[0]/C
                         clock pessimism              0.326    10.376    
                         clock uncertainty           -0.035    10.341    
    SLICE_X79Y130        FDRE (Setup_fdre_C_CE)      -0.205    10.136    RSR/CTRL/min_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         10.136    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 RSR/SA/result_col51_reg[107]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            RSR/CTRL/max_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.555ns  (clk rise@5.555ns - clk rise@0.000ns)
  Data Path Delay:        5.078ns  (logic 2.330ns (45.886%)  route 2.748ns (54.114%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 10.052 - 5.555 ) 
    Source Clock Delay      (SCD):    4.858ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       1.630     4.858    RSR/SA/clk_IBUF_BUFG
    SLICE_X80Y121        FDRE                                         r  RSR/SA/result_col51_reg[107]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y121        FDRE (Prop_fdre_C_Q)         0.478     5.336 f  RSR/SA/result_col51_reg[107]__0/Q
                         net (fo=2, routed)           1.157     6.493    RSR/SA/RSR_S1S2_di[106]
    SLICE_X75Y125        LUT3 (Prop_lut3_I2_O)        0.295     6.788 r  RSR/SA/i___13_i_24/O
                         net (fo=1, routed)           0.000     6.788    RSR/CTRL/result_col43_reg[115]__0[1]
    SLICE_X75Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.338 r  RSR/CTRL/i___13_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.338    RSR/CTRL/i___13_i_16_n_0
    SLICE_X75Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.452 r  RSR/CTRL/i___13_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.452    RSR/CTRL/i___13_i_11_n_0
    SLICE_X75Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.566 r  RSR/CTRL/i___13_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.566    RSR/CTRL/i___13_i_6_n_0
    SLICE_X75Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.680 r  RSR/CTRL/i___13_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.680    RSR/CTRL/i___13_i_2_n_0
    SLICE_X75Y129        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.908 r  RSR/CTRL/i___13_i_1/CO[2]
                         net (fo=13, routed)          0.791     8.699    RSR/CTRL/first_half
    SLICE_X77Y122        LUT5 (Prop_lut5_I4_O)        0.313     9.012 r  RSR/CTRL/i___12_i_1/O
                         net (fo=2, routed)           0.417     9.430    RSR/CTRL/i___12_i_1_n_0
    SLICE_X77Y124        LUT6 (Prop_lut6_I3_O)        0.124     9.554 r  RSR/CTRL/i___12/O
                         net (fo=8, routed)           0.382     9.936    RSR/CTRL/i___12_n_0
    SLICE_X77Y125        FDRE                                         r  RSR/CTRL/max_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.555     5.555 r  
    U20                                               0.000     5.555 r  clk (IN)
                         net (fo=0)                   0.000     5.555    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     6.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     8.445    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.536 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       1.515    10.052    RSR/CTRL/clk_IBUF_BUFG
    SLICE_X77Y125        FDRE                                         r  RSR/CTRL/max_addr_reg[0]/C
                         clock pessimism              0.326    10.378    
                         clock uncertainty           -0.035    10.343    
    SLICE_X77Y125        FDRE (Setup_fdre_C_CE)      -0.205    10.138    RSR/CTRL/max_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         10.138    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                  0.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 RSR/SA/swap_in_3_64_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            RSR/SA/pivot_in_3_65_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.033%)  route 0.201ns (51.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       0.567     1.494    RSR/SA/clk_IBUF_BUFG
    SLICE_X85Y102        FDRE                                         r  RSR/SA/swap_in_3_64_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y102        FDRE (Prop_fdre_C_Q)         0.141     1.635 f  RSR/SA/swap_in_3_64_reg/Q
                         net (fo=6, routed)           0.201     1.837    RSR/SA/AB_3_64/swap_in_3_64
    SLICE_X83Y100        LUT6 (Prop_lut6_I1_O)        0.045     1.882 r  RSR/SA/AB_3_64/pivot_in_3_65_i_1/O
                         net (fo=1, routed)           0.000     1.882    RSR/SA/pivot_out_3_64
    SLICE_X83Y100        FDRE                                         r  RSR/SA/pivot_in_3_65_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       0.836     2.015    RSR/SA/clk_IBUF_BUFG
    SLICE_X83Y100        FDRE                                         r  RSR/SA/pivot_in_3_65_reg/C
                         clock pessimism             -0.257     1.758    
    SLICE_X83Y100        FDRE (Hold_fdre_C_D)         0.092     1.850    RSR/SA/pivot_in_3_65_reg
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/B_doa_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            mem_x/mem_reg_2/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       0.614     1.541    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X141Y160       FDRE                                         r  gf2mz/ctrl/B_doa_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y160       FDRE (Prop_fdre_C_Q)         0.141     1.682 r  gf2mz/ctrl/B_doa_reg[97]/Q
                         net (fo=1, routed)           0.106     1.788    mem_x/dia[97]
    RAMB36_X7Y31         RAMB36E1                                     r  mem_x/mem_reg_2/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       0.929     2.108    mem_x/clk_IBUF_BUFG
    RAMB36_X7Y31         RAMB36E1                                     r  mem_x/mem_reg_2/CLKARDCLK
                         clock pessimism             -0.507     1.601    
    RAMB36_X7Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[25])
                                                      0.155     1.756    mem_x/mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/B_dob_reg[91]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            mem_x/mem_reg_2/DIBDI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       0.615     1.542    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X141Y158       FDRE                                         r  gf2mz/ctrl/B_dob_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y158       FDRE (Prop_fdre_C_Q)         0.141     1.683 r  gf2mz/ctrl/B_dob_reg[91]/Q
                         net (fo=1, routed)           0.107     1.790    mem_x/dib[91]
    RAMB36_X7Y31         RAMB36E1                                     r  mem_x/mem_reg_2/DIBDI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       0.930     2.109    mem_x/clk_IBUF_BUFG
    RAMB36_X7Y31         RAMB36E1                                     r  mem_x/mem_reg_2/CLKBWRCLK
                         clock pessimism             -0.507     1.602    
    RAMB36_X7Y31         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[19])
                                                      0.155     1.757    mem_x/mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/B_doa_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            mem_x/mem_reg_2/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       0.615     1.542    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X141Y159       FDRE                                         r  gf2mz/ctrl/B_doa_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y159       FDRE (Prop_fdre_C_Q)         0.141     1.683 r  gf2mz/ctrl/B_doa_reg[103]/Q
                         net (fo=1, routed)           0.106     1.789    mem_x/dia[103]
    RAMB36_X7Y31         RAMB36E1                                     r  mem_x/mem_reg_2/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       0.929     2.108    mem_x/clk_IBUF_BUFG
    RAMB36_X7Y31         RAMB36E1                                     r  mem_x/mem_reg_2/CLKARDCLK
                         clock pessimism             -0.507     1.601    
    RAMB36_X7Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[31])
                                                      0.155     1.756    mem_x/mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/B_doa_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            mem_x/mem_reg_2/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       0.615     1.542    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X141Y159       FDRE                                         r  gf2mz/ctrl/B_doa_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y159       FDRE (Prop_fdre_C_Q)         0.141     1.683 r  gf2mz/ctrl/B_doa_reg[83]/Q
                         net (fo=1, routed)           0.107     1.790    mem_x/dia[83]
    RAMB36_X7Y31         RAMB36E1                                     r  mem_x/mem_reg_2/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       0.929     2.108    mem_x/clk_IBUF_BUFG
    RAMB36_X7Y31         RAMB36E1                                     r  mem_x/mem_reg_2/CLKARDCLK
                         clock pessimism             -0.507     1.601    
    RAMB36_X7Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.155     1.756    mem_x/mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/B_dob_reg[151]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            mem_x/mem_reg_4/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       0.616     1.543    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X141Y153       FDRE                                         r  gf2mz/ctrl/B_dob_reg[151]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y153       FDRE (Prop_fdre_C_Q)         0.141     1.684 r  gf2mz/ctrl/B_dob_reg[151]/Q
                         net (fo=1, routed)           0.108     1.792    mem_x/dib[151]
    RAMB36_X7Y30         RAMB36E1                                     r  mem_x/mem_reg_4/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       0.931     2.110    mem_x/clk_IBUF_BUFG
    RAMB36_X7Y30         RAMB36E1                                     r  mem_x/mem_reg_4/CLKBWRCLK
                         clock pessimism             -0.507     1.603    
    RAMB36_X7Y30         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.155     1.758    mem_x/mem_reg_4
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/B_doa_reg[92]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            mem_x/mem_reg_2/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       0.616     1.543    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X141Y155       FDRE                                         r  gf2mz/ctrl/B_doa_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y155       FDRE (Prop_fdre_C_Q)         0.141     1.684 r  gf2mz/ctrl/B_doa_reg[92]/Q
                         net (fo=1, routed)           0.107     1.791    mem_x/dia[92]
    RAMB36_X7Y31         RAMB36E1                                     r  mem_x/mem_reg_2/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       0.929     2.108    mem_x/clk_IBUF_BUFG
    RAMB36_X7Y31         RAMB36E1                                     r  mem_x/mem_reg_2/CLKARDCLK
                         clock pessimism             -0.507     1.601    
    RAMB36_X7Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.155     1.756    mem_x/mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/B_doa_reg[87]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            mem_x/mem_reg_2/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       0.615     1.542    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X141Y159       FDRE                                         r  gf2mz/ctrl/B_doa_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y159       FDRE (Prop_fdre_C_Q)         0.141     1.683 r  gf2mz/ctrl/B_doa_reg[87]/Q
                         net (fo=1, routed)           0.108     1.791    mem_x/dia[87]
    RAMB36_X7Y31         RAMB36E1                                     r  mem_x/mem_reg_2/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       0.929     2.108    mem_x/clk_IBUF_BUFG
    RAMB36_X7Y31         RAMB36E1                                     r  mem_x/mem_reg_2/CLKARDCLK
                         clock pessimism             -0.507     1.601    
    RAMB36_X7Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.155     1.756    mem_x/mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/B_doa_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            mem_x/mem_reg_2/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       0.615     1.542    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X141Y157       FDRE                                         r  gf2mz/ctrl/B_doa_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y157       FDRE (Prop_fdre_C_Q)         0.141     1.683 r  gf2mz/ctrl/B_doa_reg[102]/Q
                         net (fo=1, routed)           0.108     1.791    mem_x/dia[102]
    RAMB36_X7Y31         RAMB36E1                                     r  mem_x/mem_reg_2/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       0.929     2.108    mem_x/clk_IBUF_BUFG
    RAMB36_X7Y31         RAMB36E1                                     r  mem_x/mem_reg_2/CLKARDCLK
                         clock pessimism             -0.507     1.601    
    RAMB36_X7Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[30])
                                                      0.155     1.756    mem_x/mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/B_dob_reg[162]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Destination:            mem_x/mem_reg_4/DIBDI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.777ns period=5.555ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       0.617     1.544    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X141Y150       FDRE                                         r  gf2mz/ctrl/B_dob_reg[162]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y150       FDRE (Prop_fdre_C_Q)         0.141     1.685 r  gf2mz/ctrl/B_dob_reg[162]/Q
                         net (fo=1, routed)           0.108     1.793    mem_x/dib[162]
    RAMB36_X7Y30         RAMB36E1                                     r  mem_x/mem_reg_4/DIBDI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=15507, routed)       0.931     2.110    mem_x/clk_IBUF_BUFG
    RAMB36_X7Y30         RAMB36E1                                     r  mem_x/mem_reg_4/CLKBWRCLK
                         clock pessimism             -0.507     1.603    
    RAMB36_X7Y30         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[18])
                                                      0.155     1.758    mem_x/mem_reg_4
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.777 }
Period(ns):         5.555
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.555       2.611      RAMB18_X8Y50   mem_c/mem_reg_10/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         5.555       2.611      RAMB18_X8Y50   mem_c/mem_reg_10/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.555       2.611      RAMB18_X6Y67   mem_c/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         5.555       2.611      RAMB18_X6Y67   mem_c/mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.555       2.611      RAMB36_X7Y32   mem_x/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.555       2.611      RAMB36_X7Y32   mem_x/mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.555       2.611      RAMB18_X7Y50   mem_c/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         5.555       2.611      RAMB18_X7Y50   mem_c/mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.555       2.611      RAMB36_X7Y30   mem_x/mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         5.555       2.611      RAMB36_X7Y30   mem_x/mem_reg_4/CLKBWRCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.778       1.528      SLICE_X90Y137  mem_finv/mem_reg_0_1_24_24/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.778       1.528      SLICE_X90Y137  mem_finv/mem_reg_0_1_25_25/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.778       1.528      SLICE_X90Y137  mem_finv/mem_reg_0_1_26_26/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.778       1.528      SLICE_X90Y137  mem_finv/mem_reg_0_1_27_27/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.778       1.528      SLICE_X84Y153  mem_finv/mem_reg_0_1_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.778       1.528      SLICE_X84Y153  mem_finv/mem_reg_0_1_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.778       1.528      SLICE_X84Y153  mem_finv/mem_reg_0_1_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.778       1.528      SLICE_X84Y153  mem_finv/mem_reg_0_1_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.778       1.528      SLICE_X80Y155  mem_finv/mem_reg_0_1_68_68/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         2.778       1.528      SLICE_X80Y155  mem_finv/mem_reg_0_1_69_69/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.777       1.527      SLICE_X94Y138  mem_finv/mem_reg_0_1_31_31/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.777       1.527      SLICE_X94Y138  mem_finv/mem_reg_0_1_32_32/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.777       1.527      SLICE_X94Y138  mem_finv/mem_reg_0_1_33_33/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         2.777       1.527      SLICE_X94Y138  mem_finv/mem_reg_0_1_34_34/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.777       1.527      SLICE_X84Y137  mem_finv/mem_reg_0_1_35_35/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.777       1.527      SLICE_X84Y137  mem_finv/mem_reg_0_1_36_36/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.777       1.527      SLICE_X84Y137  mem_finv/mem_reg_0_1_37_37/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.777       1.527      SLICE_X84Y137  mem_finv/mem_reg_0_1_38_38/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.777       1.527      SLICE_X80Y142  mem_finv/mem_reg_0_1_42_42/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         2.777       1.527      SLICE_X80Y142  mem_finv/mem_reg_0_1_43_43/SP/CLK



