Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Oct 28 14:17:11 2024
| Host         : XoiXoi running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/SMM_CIF_0_1_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/valIn_a_data_4_reg_749_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/KER_size_0_reg_789_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.614ns  (logic 4.777ns (49.688%)  route 4.837ns (50.312%))
  Logic Levels:           12  (CARRY4=8 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/valIn_a_data_4_reg_749_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/valIn_a_data_4_reg_749_reg[3]/Q
                         net (fo=62, unplaced)        1.053     2.544    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/Q[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.839 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789[8]_i_26/O
                         net (fo=2, unplaced)         0.650     3.489    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789[8]_i_26_n_3
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.009 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[8]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     4.009    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[8]_i_11_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.126 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[21]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     4.126    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[21]_i_32_n_3
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.382 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[25]_i_49/O[2]
                         net (fo=3, unplaced)         0.923     5.305    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[25]_i_49_n_8
                         LUT3 (Prop_lut3_I1_O)        0.301     5.606 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789[25]_i_25/O
                         net (fo=1, unplaced)         0.639     6.245    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789[25]_i_25_n_3
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.765 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[25]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     6.765    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[25]_i_11_n_3
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.096 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[29]_i_11/O[3]
                         net (fo=2, unplaced)         0.629     7.725    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[29]_i_11_n_7
                         LUT3 (Prop_lut3_I2_O)        0.307     8.032 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789[31]_i_18/O
                         net (fo=1, unplaced)         0.000     8.032    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789[31]_i_18_n_3
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.610 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[31]_i_6/O[2]
                         net (fo=3, unplaced)         0.470     9.080    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[31]_i_6_n_8
                         LUT3 (Prop_lut3_I1_O)        0.301     9.381 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789[29]_i_2/O
                         net (fo=1, unplaced)         0.473     9.854    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789[29]_i_2_n_3
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.250 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[29]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.250    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[29]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.587 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[31]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    10.587    bd_0_i/hls_inst/inst/KER_size_0_fu_540_p2[31]
                         FDRE                                         r  bd_0_i/hls_inst/inst/KER_size_0_reg_789_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/KER_size_0_reg_789_reg[31]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/KER_size_0_reg_789_reg[31]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.587    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/KER_size_1_reg_846_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/KER_bound_reg_851_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.612ns  (logic 4.777ns (49.698%)  route 4.835ns (50.302%))
  Logic Levels:           12  (CARRY4=8 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/KER_size_1_reg_846_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/KER_size_1_reg_846_reg[3]/Q
                         net (fo=57, unplaced)        1.051     2.542    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/Q[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.837 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851[8]_i_26/O
                         net (fo=2, unplaced)         0.650     3.487    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851[8]_i_26_n_3
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.007 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[8]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     4.007    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[8]_i_11_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.124 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[21]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     4.124    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[21]_i_32_n_3
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.380 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[25]_i_49/O[2]
                         net (fo=3, unplaced)         0.923     5.303    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[25]_i_49_n_8
                         LUT3 (Prop_lut3_I1_O)        0.301     5.604 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851[25]_i_25/O
                         net (fo=1, unplaced)         0.639     6.243    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851[25]_i_25_n_3
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.763 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[25]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     6.763    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[25]_i_11_n_3
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.094 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[29]_i_11/O[3]
                         net (fo=2, unplaced)         0.629     7.723    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[29]_i_11_n_7
                         LUT3 (Prop_lut3_I2_O)        0.307     8.030 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851[31]_i_18/O
                         net (fo=1, unplaced)         0.000     8.030    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851[31]_i_18_n_3
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.608 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[31]_i_6/O[2]
                         net (fo=3, unplaced)         0.470     9.078    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[31]_i_6_n_8
                         LUT3 (Prop_lut3_I1_O)        0.301     9.379 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851[29]_i_2/O
                         net (fo=1, unplaced)         0.473     9.852    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851[29]_i_2_n_3
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.248 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[29]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.248    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[29]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.585 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[31]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    10.585    bd_0_i/hls_inst/inst/KER_bound_fu_721_p2[31]
                         FDRE                                         r  bd_0_i/hls_inst/inst/KER_bound_reg_851_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/KER_bound_reg_851_reg[31]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/KER_bound_reg_851_reg[31]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.585    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/KER_size_0_reg_789_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/KER_size_1_reg_846_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.612ns  (logic 4.777ns (49.698%)  route 4.835ns (50.302%))
  Logic Levels:           12  (CARRY4=8 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/KER_size_0_reg_789_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/KER_size_0_reg_789_reg[3]/Q
                         net (fo=57, unplaced)        1.051     2.542    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/Q[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.837 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846[8]_i_26/O
                         net (fo=2, unplaced)         0.650     3.487    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846[8]_i_26_n_3
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.007 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[8]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     4.007    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[8]_i_11_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.124 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[21]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     4.124    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[21]_i_32_n_3
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.380 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[25]_i_49/O[2]
                         net (fo=3, unplaced)         0.923     5.303    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[25]_i_49_n_8
                         LUT3 (Prop_lut3_I1_O)        0.301     5.604 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846[25]_i_25/O
                         net (fo=1, unplaced)         0.639     6.243    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846[25]_i_25_n_3
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.763 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[25]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     6.763    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[25]_i_11_n_3
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.094 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[29]_i_11/O[3]
                         net (fo=2, unplaced)         0.629     7.723    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[29]_i_11_n_7
                         LUT3 (Prop_lut3_I2_O)        0.307     8.030 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846[31]_i_18/O
                         net (fo=1, unplaced)         0.000     8.030    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846[31]_i_18_n_3
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.608 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[31]_i_6/O[2]
                         net (fo=3, unplaced)         0.470     9.078    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[31]_i_6_n_8
                         LUT3 (Prop_lut3_I1_O)        0.301     9.379 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846[29]_i_2/O
                         net (fo=1, unplaced)         0.473     9.852    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846[29]_i_2_n_3
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.248 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[29]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.248    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[29]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.585 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[31]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    10.585    bd_0_i/hls_inst/inst/KER_size_1_fu_717_p2[31]
                         FDRE                                         r  bd_0_i/hls_inst/inst/KER_size_1_reg_846_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/KER_size_1_reg_846_reg[31]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/KER_size_1_reg_846_reg[31]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.585    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/valIn_a_data_4_reg_749_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/KER_size_0_reg_789_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.509ns  (logic 4.672ns (49.132%)  route 4.837ns (50.868%))
  Logic Levels:           12  (CARRY4=8 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/valIn_a_data_4_reg_749_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/valIn_a_data_4_reg_749_reg[3]/Q
                         net (fo=62, unplaced)        1.053     2.544    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/Q[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.839 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789[8]_i_26/O
                         net (fo=2, unplaced)         0.650     3.489    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789[8]_i_26_n_3
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.009 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[8]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     4.009    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[8]_i_11_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.126 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[21]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     4.126    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[21]_i_32_n_3
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.382 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[25]_i_49/O[2]
                         net (fo=3, unplaced)         0.923     5.305    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[25]_i_49_n_8
                         LUT3 (Prop_lut3_I1_O)        0.301     5.606 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789[25]_i_25/O
                         net (fo=1, unplaced)         0.639     6.245    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789[25]_i_25_n_3
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.765 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[25]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     6.765    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[25]_i_11_n_3
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.096 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[29]_i_11/O[3]
                         net (fo=2, unplaced)         0.629     7.725    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[29]_i_11_n_7
                         LUT3 (Prop_lut3_I2_O)        0.307     8.032 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789[31]_i_18/O
                         net (fo=1, unplaced)         0.000     8.032    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789[31]_i_18_n_3
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.610 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[31]_i_6/O[2]
                         net (fo=3, unplaced)         0.470     9.080    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[31]_i_6_n_8
                         LUT3 (Prop_lut3_I1_O)        0.301     9.381 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789[29]_i_2/O
                         net (fo=1, unplaced)         0.473     9.854    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789[29]_i_2_n_3
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.250 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[29]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.250    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[29]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.482 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[31]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    10.482    bd_0_i/hls_inst/inst/KER_size_0_fu_540_p2[30]
                         FDRE                                         r  bd_0_i/hls_inst/inst/KER_size_0_reg_789_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/KER_size_0_reg_789_reg[30]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/KER_size_0_reg_789_reg[30]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.482    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/KER_size_1_reg_846_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/KER_bound_reg_851_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.507ns  (logic 4.672ns (49.143%)  route 4.835ns (50.857%))
  Logic Levels:           12  (CARRY4=8 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/KER_size_1_reg_846_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/KER_size_1_reg_846_reg[3]/Q
                         net (fo=57, unplaced)        1.051     2.542    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/Q[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.837 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851[8]_i_26/O
                         net (fo=2, unplaced)         0.650     3.487    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851[8]_i_26_n_3
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.007 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[8]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     4.007    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[8]_i_11_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.124 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[21]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     4.124    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[21]_i_32_n_3
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.380 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[25]_i_49/O[2]
                         net (fo=3, unplaced)         0.923     5.303    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[25]_i_49_n_8
                         LUT3 (Prop_lut3_I1_O)        0.301     5.604 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851[25]_i_25/O
                         net (fo=1, unplaced)         0.639     6.243    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851[25]_i_25_n_3
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.763 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[25]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     6.763    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[25]_i_11_n_3
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.094 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[29]_i_11/O[3]
                         net (fo=2, unplaced)         0.629     7.723    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[29]_i_11_n_7
                         LUT3 (Prop_lut3_I2_O)        0.307     8.030 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851[31]_i_18/O
                         net (fo=1, unplaced)         0.000     8.030    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851[31]_i_18_n_3
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.608 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[31]_i_6/O[2]
                         net (fo=3, unplaced)         0.470     9.078    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[31]_i_6_n_8
                         LUT3 (Prop_lut3_I1_O)        0.301     9.379 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851[29]_i_2/O
                         net (fo=1, unplaced)         0.473     9.852    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851[29]_i_2_n_3
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.248 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[29]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.248    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[29]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.480 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[31]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    10.480    bd_0_i/hls_inst/inst/KER_bound_fu_721_p2[30]
                         FDRE                                         r  bd_0_i/hls_inst/inst/KER_bound_reg_851_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/KER_bound_reg_851_reg[30]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/KER_bound_reg_851_reg[30]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.480    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/KER_size_0_reg_789_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/KER_size_1_reg_846_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.507ns  (logic 4.672ns (49.143%)  route 4.835ns (50.857%))
  Logic Levels:           12  (CARRY4=8 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/KER_size_0_reg_789_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/KER_size_0_reg_789_reg[3]/Q
                         net (fo=57, unplaced)        1.051     2.542    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/Q[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.837 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846[8]_i_26/O
                         net (fo=2, unplaced)         0.650     3.487    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846[8]_i_26_n_3
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.007 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[8]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     4.007    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[8]_i_11_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.124 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[21]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     4.124    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[21]_i_32_n_3
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.380 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[25]_i_49/O[2]
                         net (fo=3, unplaced)         0.923     5.303    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[25]_i_49_n_8
                         LUT3 (Prop_lut3_I1_O)        0.301     5.604 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846[25]_i_25/O
                         net (fo=1, unplaced)         0.639     6.243    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846[25]_i_25_n_3
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.763 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[25]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     6.763    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[25]_i_11_n_3
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.094 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[29]_i_11/O[3]
                         net (fo=2, unplaced)         0.629     7.723    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[29]_i_11_n_7
                         LUT3 (Prop_lut3_I2_O)        0.307     8.030 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846[31]_i_18/O
                         net (fo=1, unplaced)         0.000     8.030    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846[31]_i_18_n_3
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.608 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[31]_i_6/O[2]
                         net (fo=3, unplaced)         0.470     9.078    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[31]_i_6_n_8
                         LUT3 (Prop_lut3_I1_O)        0.301     9.379 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846[29]_i_2/O
                         net (fo=1, unplaced)         0.473     9.852    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846[29]_i_2_n_3
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.248 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[29]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.248    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[29]_i_1_n_3
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.480 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[31]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    10.480    bd_0_i/hls_inst/inst/KER_size_1_fu_717_p2[30]
                         FDRE                                         r  bd_0_i/hls_inst/inst/KER_size_1_reg_846_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/KER_size_1_reg_846_reg[30]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/KER_size_1_reg_846_reg[30]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.480    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.864ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/valIn_a_data_4_reg_749_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/KER_size_0_reg_789_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.161ns  (logic 4.260ns (46.501%)  route 4.901ns (53.499%))
  Logic Levels:           10  (CARRY4=7 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/valIn_a_data_4_reg_749_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/valIn_a_data_4_reg_749_reg[3]/Q
                         net (fo=62, unplaced)        1.053     2.544    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/Q[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.839 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789[8]_i_26/O
                         net (fo=2, unplaced)         0.650     3.489    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789[8]_i_26_n_3
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.009 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[8]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     4.009    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[8]_i_11_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.126 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[21]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     4.126    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[21]_i_32_n_3
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.382 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[25]_i_49/O[2]
                         net (fo=3, unplaced)         0.923     5.305    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[25]_i_49_n_8
                         LUT3 (Prop_lut3_I1_O)        0.301     5.606 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789[25]_i_25/O
                         net (fo=1, unplaced)         0.639     6.245    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789[25]_i_25_n_3
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.765 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[25]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     6.765    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[25]_i_11_n_3
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.021 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[29]_i_11/O[2]
                         net (fo=1, unplaced)         0.668     7.689    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[29]_i_11_n_8
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     8.242 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[31]_i_6/O[0]
                         net (fo=3, unplaced)         0.329     8.571    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[31]_i_6_n_10
                         LUT3 (Prop_lut3_I1_O)        0.295     8.866 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789[29]_i_4/O
                         net (fo=1, unplaced)         0.639     9.505    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789[29]_i_4_n_3
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.629    10.134 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[29]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    10.134    bd_0_i/hls_inst/inst/KER_size_0_fu_540_p2[29]
                         FDRE                                         r  bd_0_i/hls_inst/inst/KER_size_0_reg_789_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/KER_size_0_reg_789_reg[29]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/KER_size_0_reg_789_reg[29]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/KER_size_1_reg_846_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/KER_bound_reg_851_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.159ns  (logic 4.260ns (46.512%)  route 4.899ns (53.488%))
  Logic Levels:           10  (CARRY4=7 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/KER_size_1_reg_846_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/KER_size_1_reg_846_reg[3]/Q
                         net (fo=57, unplaced)        1.051     2.542    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/Q[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.837 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851[8]_i_26/O
                         net (fo=2, unplaced)         0.650     3.487    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851[8]_i_26_n_3
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.007 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[8]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     4.007    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[8]_i_11_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.124 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[21]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     4.124    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[21]_i_32_n_3
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.380 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[25]_i_49/O[2]
                         net (fo=3, unplaced)         0.923     5.303    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[25]_i_49_n_8
                         LUT3 (Prop_lut3_I1_O)        0.301     5.604 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851[25]_i_25/O
                         net (fo=1, unplaced)         0.639     6.243    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851[25]_i_25_n_3
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.763 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[25]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     6.763    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[25]_i_11_n_3
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.019 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[29]_i_11/O[2]
                         net (fo=1, unplaced)         0.668     7.687    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[29]_i_11_n_8
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     8.240 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[31]_i_6/O[0]
                         net (fo=3, unplaced)         0.329     8.569    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[31]_i_6_n_10
                         LUT3 (Prop_lut3_I1_O)        0.295     8.864 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851[29]_i_4/O
                         net (fo=1, unplaced)         0.639     9.503    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851[29]_i_4_n_3
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.629    10.132 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U153/KER_bound_reg_851_reg[29]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    10.132    bd_0_i/hls_inst/inst/KER_bound_fu_721_p2[29]
                         FDRE                                         r  bd_0_i/hls_inst/inst/KER_bound_reg_851_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/KER_bound_reg_851_reg[29]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/KER_bound_reg_851_reg[29]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.132    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/KER_size_0_reg_789_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/KER_size_1_reg_846_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.159ns  (logic 4.260ns (46.512%)  route 4.899ns (53.488%))
  Logic Levels:           10  (CARRY4=7 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/KER_size_0_reg_789_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/KER_size_0_reg_789_reg[3]/Q
                         net (fo=57, unplaced)        1.051     2.542    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/Q[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.837 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846[8]_i_26/O
                         net (fo=2, unplaced)         0.650     3.487    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846[8]_i_26_n_3
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.007 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[8]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     4.007    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[8]_i_11_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.124 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[21]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     4.124    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[21]_i_32_n_3
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.380 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[25]_i_49/O[2]
                         net (fo=3, unplaced)         0.923     5.303    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[25]_i_49_n_8
                         LUT3 (Prop_lut3_I1_O)        0.301     5.604 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846[25]_i_25/O
                         net (fo=1, unplaced)         0.639     6.243    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846[25]_i_25_n_3
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.763 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[25]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     6.763    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[25]_i_11_n_3
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.019 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[29]_i_11/O[2]
                         net (fo=1, unplaced)         0.668     7.687    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[29]_i_11_n_8
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     8.240 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[31]_i_6/O[0]
                         net (fo=3, unplaced)         0.329     8.569    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[31]_i_6_n_10
                         LUT3 (Prop_lut3_I1_O)        0.295     8.864 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846[29]_i_4/O
                         net (fo=1, unplaced)         0.639     9.503    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846[29]_i_4_n_3
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.629    10.132 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U152/KER_size_1_reg_846_reg[29]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    10.132    bd_0_i/hls_inst/inst/KER_size_1_fu_717_p2[29]
                         FDRE                                         r  bd_0_i/hls_inst/inst/KER_size_1_reg_846_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/KER_size_1_reg_846_reg[29]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/KER_size_1_reg_846_reg[29]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.132    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.927ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/valIn_a_data_4_reg_749_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/KER_size_0_reg_789_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.098ns  (logic 4.197ns (46.131%)  route 4.901ns (53.869%))
  Logic Levels:           10  (CARRY4=7 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/valIn_a_data_4_reg_749_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/valIn_a_data_4_reg_749_reg[3]/Q
                         net (fo=62, unplaced)        1.053     2.544    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/Q[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.839 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789[8]_i_26/O
                         net (fo=2, unplaced)         0.650     3.489    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789[8]_i_26_n_3
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     4.009 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[8]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     4.009    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[8]_i_11_n_3
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.126 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[21]_i_32/CO[3]
                         net (fo=1, unplaced)         0.000     4.126    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[21]_i_32_n_3
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.382 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[25]_i_49/O[2]
                         net (fo=3, unplaced)         0.923     5.305    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[25]_i_49_n_8
                         LUT3 (Prop_lut3_I1_O)        0.301     5.606 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789[25]_i_25/O
                         net (fo=1, unplaced)         0.639     6.245    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789[25]_i_25_n_3
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.765 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[25]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     6.765    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[25]_i_11_n_3
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.021 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[29]_i_11/O[2]
                         net (fo=1, unplaced)         0.668     7.689    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[29]_i_11_n_8
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     8.242 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[31]_i_6/O[0]
                         net (fo=3, unplaced)         0.329     8.571    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[31]_i_6_n_10
                         LUT3 (Prop_lut3_I1_O)        0.295     8.866 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789[29]_i_4/O
                         net (fo=1, unplaced)         0.639     9.505    bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789[29]_i_4_n_3
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.566    10.071 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_1_1_U151/KER_size_0_reg_789_reg[29]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    10.071    bd_0_i/hls_inst/inst/KER_size_0_fu_540_p2[28]
                         FDRE                                         r  bd_0_i/hls_inst/inst/KER_size_0_reg_789_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2586, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/KER_size_0_reg_789_reg[28]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/KER_size_0_reg_789_reg[28]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  0.927    




