C:\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  "C:\Users\eidos\Desktop\verilog experiment\common\db\work\impl1"   -part LCMXO2_2000ZE  -package TG100C  -grade -1    -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile "C:\Users\eidos\Desktop\verilog experiment\common\db\work\impl1\synlog\report\common_impl1_premap.xml" -merge_inferred_clocks 0  -top_level_module  ci_stim_fpga_wrapper  -implementation  impl1  -oedif  "C:\Users\eidos\Desktop\verilog experiment\common\db\work\impl1\common_impl1.edi"  -conchk_prepass  "C:\Users\eidos\Desktop\verilog experiment\common\db\work\impl1\common_impl1_cck.rpt"   -freq 100.000   -tcl  "C:\Users\eidos\Desktop\verilog experiment\common\db\sdc\common.sdc"  "C:\Users\eidos\Desktop\verilog experiment\common\db\work\impl1\synwork\common_impl1_mult.srs"  -flow prepass  -gcc_prepass  -osrd  "C:\Users\eidos\Desktop\verilog experiment\common\db\work\impl1\synwork\common_impl1_prem.srd"  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo2.v  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v  -ologparam  "C:\Users\eidos\Desktop\verilog experiment\common\db\work\impl1\syntmp\common_impl1.plg"  -osyn  "C:\Users\eidos\Desktop\verilog experiment\common\db\work\impl1\synwork\common_impl1_prem.srd"  -prjdir  "C:\Users\eidos\Desktop\verilog experiment\common\db\work\impl1\"  -prjname  proj_1  -log  "C:\Users\eidos\Desktop\verilog experiment\common\db\work\impl1\synlog\common_impl1_premap.srr"  -sn  2021.03  -jobname  "premap" 
relcom:..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir "C:\Users\eidos\Desktop\verilog experiment\common\db\work\impl1" -part LCMXO2_2000ZE -package TG100C -grade -1 -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile "C:\Users\eidos\Desktop\verilog experiment\common\db\work\impl1\synlog\report\common_impl1_premap.xml" -merge_inferred_clocks 0 -top_level_module ci_stim_fpga_wrapper -implementation impl1 -oedif "C:\Users\eidos\Desktop\verilog experiment\common\db\work\impl1\common_impl1.edi" -conchk_prepass "C:\Users\eidos\Desktop\verilog experiment\common\db\work\impl1\common_impl1_cck.rpt" -freq 100.000 -tcl "C:\Users\eidos\Desktop\verilog experiment\common\db\sdc\common.sdc" "C:\Users\eidos\Desktop\verilog experiment\common\db\work\impl1\synwork\common_impl1_mult.srs" -flow prepass -gcc_prepass -osrd "C:\Users\eidos\Desktop\verilog experiment\common\db\work\impl1\synwork\common_impl1_prem.srd" -devicelib ..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\machxo2.v -devicelib ..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v -ologparam "C:\Users\eidos\Desktop\verilog experiment\common\db\work\impl1\syntmp\common_impl1.plg" -osyn "C:\Users\eidos\Desktop\verilog experiment\common\db\work\impl1\synwork\common_impl1_prem.srd" -prjdir "C:\Users\eidos\Desktop\verilog experiment\common\db\work\impl1\" -prjname proj_1 -log "C:\Users\eidos\Desktop\verilog experiment\common\db\work\impl1\synlog\common_impl1_premap.srr" -sn 2021.03 -jobname "premap"
rc:0 success:1 runtime:0
file:..\common_impl1.edi|io:o|time:1657777174|size:459028|exec:0|csum:
file:..\common_impl1_cck.rpt|io:o|time:1657777169|size:9228|exec:0|csum:
file:..\..\..\sdc\common.sdc|io:i|time:1654249683|size:2606|exec:0|csum:34AAA70FEC1B15520FF7BA6BB931D322
file:..\synwork\common_impl1_mult.srs|io:i|time:1657777167|size:11322|exec:0|csum:A77E516C5BDE827209E45BB4E3EFD7E4
file:..\synwork\common_impl1_prem.srd|io:o|time:1657777168|size:41717|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\machxo2.v|io:i|time:1628554268|size:54295|exec:0|csum:CFBBE5B6AB5A98F0C71C4E305509B0E3
file:..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v|io:i|time:1628554268|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:"C:\Users\eidos\Desktop\verilog experiment\common\db\work\impl1\syntmp\common_impl1.plg"|io:o|time:0|size:-1|exec:0|csum:
file:..\synwork\common_impl1_prem.srd|io:o|time:1657777168|size:41717|exec:0|csum:
file:..\synlog\common_impl1_premap.srr|io:o|time:1657777169|size:14005|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe|io:i|time:1633589268|size:42036736|exec:1|csum:184AE1D82114F8176EA5D4186DC7E4B1
