<pre>name: type_access_implements
description: access interface class type with scope resolution operator
should_fail: 0
tags: 8.26.3
incdirs: 
top_module: 
files: <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv.html" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv</a>

%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv.html#l-8" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv:8</a>: syntax error, unexpected interface
%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv.html#l-8" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv:8</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: class
%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv.html#l-10" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv:10</a>: syntax error, unexpected pure
%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv.html#l-10" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv:10</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: virtual
%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv.html#l-11" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv:11</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: endclass
%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv.html#l-13" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv:13</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: class
%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv.html#l-13" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv:13</a>: Unsupported: SystemVerilog 2012 reserved word not implemented: implements
%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv.html#l-14" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv:14</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: virtual
%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv.html#l-14" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv:14</a>: syntax error, unexpected ::, expecting ')'
%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv.html#l-14" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv:14</a>: Perhaps 'ihello' is a package which needs to be predeclared? (IEEE 2012 26.3)
%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv.html#l-17" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv:17</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: endclass
%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv.html#l-22" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv:22</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: new
%Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv.html#l-22" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv:22</a>: syntax error, unexpected ';', expecting TYPE-IDENTIFIER
%Error: Internal Error: <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv.html#l-7" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv:7</a>: ../V3ParseSym.h:112: Symbols suggest ending TASK 'hello' but parser thinks ending MODULE 'class_tb'
%Error: Command Failed /usr/bin/verilator_bin -Wno-fatal --cc <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv.html" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv</a>
</pre>