Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Nov 12 14:55:46 2023
| Host         : QAQ-20230210ZSW running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_number_display_timing_summary_routed.rpt -pb test_number_display_timing_summary_routed.pb -rpx test_number_display_timing_summary_routed.rpx -warn_on_violation
| Design       : test_number_display
| Device       : 7a35t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  35          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (35)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (75)
5. checking no_input_delay (0)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (35)
-------------------------
 There are 35 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (75)
-------------------------------------------------
 There are 75 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   83          inf        0.000                      0                   83           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            83 Endpoints
Min Delay            83 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.992ns  (logic 3.579ns (71.683%)  route 1.414ns (28.317%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDRE                         0.000     0.000 r  led_reg[6]/C
    SLICE_X64Y81         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  led_reg[6]/Q
                         net (fo=3, routed)           1.414     1.807    led_OBUF[6]
    B2                   OBUF (Prop_obuf_I_O)         3.186     4.992 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.992    led[6]
    B2                                                                r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.928ns  (logic 3.578ns (72.607%)  route 1.350ns (27.393%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE                         0.000     0.000 r  led_reg[0]/C
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  led_reg[0]/Q
                         net (fo=4, routed)           1.350     1.743    led_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.185     4.928 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.928    led[0]
    B4                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.874ns  (logic 3.524ns (72.304%)  route 1.350ns (27.696%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE                         0.000     0.000 r  led_reg[1]/C
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  led_reg[1]/Q
                         net (fo=3, routed)           1.350     1.691    led_OBUF[1]
    A4                   OBUF (Prop_obuf_I_O)         3.183     4.874 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.874    led[1]
    A4                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.788ns  (logic 3.580ns (74.781%)  route 1.207ns (25.219%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDRE                         0.000     0.000 r  led_reg[5]/C
    SLICE_X64Y81         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  led_reg[5]/Q
                         net (fo=3, routed)           1.207     1.600    led_OBUF[5]
    B3                   OBUF (Prop_obuf_I_O)         3.187     4.788 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.788    led[5]
    B3                                                                r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.780ns  (logic 3.575ns (74.786%)  route 1.205ns (25.214%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDRE                         0.000     0.000 r  led_reg[3]/C
    SLICE_X64Y81         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  led_reg[3]/Q
                         net (fo=3, routed)           1.205     1.598    led_OBUF[3]
    B1                   OBUF (Prop_obuf_I_O)         3.182     4.780 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.780    led[3]
    B1                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.760ns  (logic 3.561ns (74.814%)  route 1.199ns (25.186%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE                         0.000     0.000 r  led_reg[7]/C
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  led_reg[7]/Q
                         net (fo=1, routed)           1.199     1.592    led_OBUF[7]
    D5                   OBUF (Prop_obuf_I_O)         3.168     4.760 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.760    led[7]
    D5                                                                r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.748ns  (logic 3.530ns (74.347%)  route 1.218ns (25.653%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE                         0.000     0.000 r  led_reg[2]/C
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  led_reg[2]/Q
                         net (fo=3, routed)           1.218     1.559    led_OBUF[2]
    A3                   OBUF (Prop_obuf_I_O)         3.189     4.748 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.748    led[2]
    A3                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.686ns  (logic 3.576ns (76.303%)  route 1.110ns (23.697%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDRE                         0.000     0.000 r  led_reg[4]/C
    SLICE_X64Y81         FDRE (Prop_fdre_C_Q)         0.393     0.393 r  led_reg[4]/Q
                         net (fo=3, routed)           1.110     1.503    led_OBUF[4]
    A1                   OBUF (Prop_obuf_I_O)         3.183     4.686 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.686    led[4]
    A1                                                                r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.728ns  (logic 0.632ns (23.166%)  route 2.096ns (76.834%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE                         0.000     0.000 r  clk_cnt_reg[19]/C
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  clk_cnt_reg[19]/Q
                         net (fo=2, routed)           0.597     0.938    clk_cnt_reg[19]
    SLICE_X63Y81         LUT5 (Prop_lut5_I0_O)        0.097     1.035 r  led[7]_i_5/O
                         net (fo=2, routed)           0.592     1.627    led[7]_i_5_n_0
    SLICE_X63Y80         LUT6 (Prop_lut6_I5_O)        0.097     1.724 f  led[7]_i_3/O
                         net (fo=3, routed)           0.526     2.250    led[7]_i_3_n_0
    SLICE_X64Y81         LUT4 (Prop_lut4_I1_O)        0.097     2.347 r  led[7]_i_1/O
                         net (fo=7, routed)           0.381     2.728    led[7]_i_1_n_0
    SLICE_X65Y81         FDRE                                         r  led_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.728ns  (logic 0.632ns (23.166%)  route 2.096ns (76.834%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE                         0.000     0.000 r  clk_cnt_reg[19]/C
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  clk_cnt_reg[19]/Q
                         net (fo=2, routed)           0.597     0.938    clk_cnt_reg[19]
    SLICE_X63Y81         LUT5 (Prop_lut5_I0_O)        0.097     1.035 r  led[7]_i_5/O
                         net (fo=2, routed)           0.592     1.627    led[7]_i_5_n_0
    SLICE_X63Y80         LUT6 (Prop_lut6_I5_O)        0.097     1.724 f  led[7]_i_3/O
                         net (fo=3, routed)           0.526     2.250    led[7]_i_3_n_0
    SLICE_X64Y81         LUT4 (Prop_lut4_I1_O)        0.097     2.347 r  led[7]_i_1/O
                         net (fo=7, routed)           0.381     2.728    led[7]_i_1_n_0
    SLICE_X65Y81         FDRE                                         r  led_reg[2]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.164ns (54.324%)  route 0.138ns (45.676%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE                         0.000     0.000 r  led_reg[0]/C
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  led_reg[0]/Q
                         net (fo=4, routed)           0.138     0.302    led_OBUF[0]
    SLICE_X65Y81         FDRE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_cnt_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.313%)  route 0.156ns (45.687%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE                         0.000     0.000 r  clk_cnt_reg[25]/C
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clk_cnt_reg[25]/Q
                         net (fo=5, routed)           0.156     0.297    clk_cnt_reg[25]
    SLICE_X64Y82         LUT4 (Prop_lut4_I0_O)        0.045     0.342 r  led[0]_i_1/O
                         net (fo=1, routed)           0.000     0.342    led[0]_i_1_n_0
    SLICE_X64Y82         FDRE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.164ns (47.195%)  route 0.183ns (52.805%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDRE                         0.000     0.000 r  led_reg[6]/C
    SLICE_X64Y81         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  led_reg[6]/Q
                         net (fo=3, routed)           0.183     0.347    led_OBUF[6]
    SLICE_X64Y79         FDRE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.164ns (46.837%)  route 0.186ns (53.163%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDRE                         0.000     0.000 r  led_reg[4]/C
    SLICE_X64Y81         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  led_reg[4]/Q
                         net (fo=3, routed)           0.186     0.350    led_OBUF[4]
    SLICE_X64Y81         FDRE                                         r  led_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.141ns (39.509%)  route 0.216ns (60.491%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE                         0.000     0.000 r  led_reg[1]/C
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  led_reg[1]/Q
                         net (fo=3, routed)           0.216     0.357    led_OBUF[1]
    SLICE_X65Y81         FDRE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.252ns (68.676%)  route 0.115ns (31.324%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDRE                         0.000     0.000 r  clk_cnt_reg[2]/C
    SLICE_X62Y76         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_cnt_reg[2]/Q
                         net (fo=1, routed)           0.115     0.256    clk_cnt_reg_n_0_[2]
    SLICE_X62Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.367 r  clk_cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.367    clk_cnt_reg[0]_i_1_n_5
    SLICE_X62Y76         FDRE                                         r  clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.252ns (68.676%)  route 0.115ns (31.324%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE                         0.000     0.000 r  clk_cnt_reg[6]/C
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_cnt_reg[6]/Q
                         net (fo=1, routed)           0.115     0.256    clk_cnt_reg_n_0_[6]
    SLICE_X62Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.367 r  clk_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.367    clk_cnt_reg[4]_i_1_n_5
    SLICE_X62Y77         FDRE                                         r  clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_cnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.252ns (66.853%)  route 0.125ns (33.147%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE                         0.000     0.000 r  clk_cnt_reg[10]/C
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.125     0.266    clk_cnt_reg[10]
    SLICE_X62Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.377 r  clk_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.377    clk_cnt_reg[8]_i_1_n_5
    SLICE_X62Y78         FDRE                                         r  clk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_cnt_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.252ns (66.853%)  route 0.125ns (33.147%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE                         0.000     0.000 r  clk_cnt_reg[22]/C
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_cnt_reg[22]/Q
                         net (fo=2, routed)           0.125     0.266    clk_cnt_reg[22]
    SLICE_X62Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.377 r  clk_cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.377    clk_cnt_reg[20]_i_1_n_5
    SLICE_X62Y81         FDRE                                         r  clk_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_cnt_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.252ns (66.640%)  route 0.126ns (33.360%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE                         0.000     0.000 r  clk_cnt_reg[14]/C
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_cnt_reg[14]/Q
                         net (fo=3, routed)           0.126     0.267    clk_cnt_reg[14]
    SLICE_X62Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.378 r  clk_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.378    clk_cnt_reg[12]_i_1_n_5
    SLICE_X62Y79         FDRE                                         r  clk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------





