{"vcs1":{"timestamp_begin":1755502163.992568860, "rt":13.70, "ut":13.80, "st":0.54}}
{"vcselab":{"timestamp_begin":1755502177.770475276, "rt":0.23, "ut":0.16, "st":0.06}}
{"link":{"timestamp_begin":1755502178.053986260, "rt":0.51, "ut":0.31, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1755502163.276571999}
{"VCS_COMP_START_TIME": 1755502163.276571999}
{"VCS_COMP_END_TIME": 1755502178.703867652}
{"VCS_USER_OPTIONS": "-sverilog -full64 -l spi_comp.log -sverilog +v2k +vcs+lic+wait +vcs+flush+all -debug_access+all -kdb -debug_report -top spi_tb -o spi_simv -ntb_opts uvm-ieee-2020-2.0 +define+UVM_OBJECT_MUST_HAVE_CONSTRUCTOR -file /home/user08/training/ww04/SV/uvm_zw/spi/design/spi.f -timescale=1ns/1ps -cm line+tgl+cond+fsm+branch+assert -assert enable_diag"}
{"vcs1": {"peak_mem": 554916}}
{"vcselab": {"peak_mem": 178904}}
