
*** Running vivado
    with args -log design_1_tinyriscv_soc_top_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_tinyriscv_soc_top_0_1.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_tinyriscv_soc_top_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/vitis/projects/tinyriscv/rtl'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/imports'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/vitis/workspace/.tmp/vitis/vitis/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top design_1_tinyriscv_soc_top_0_1 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1336
WARNING: [Synth 8-6901] identifier 'div_ready' is used before its declaration [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/exu_muldiv.v:44]
WARNING: [Synth 8-6901] identifier 'req' is used before its declaration [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/utils/full_handshake_rx.v:60]
WARNING: [Synth 8-6901] identifier 'req' is used before its declaration [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/utils/full_handshake_rx.v:68]
WARNING: [Synth 8-6901] identifier 'ack' is used before its declaration [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/utils/full_handshake_tx.v:71]
WARNING: [Synth 8-6901] identifier 'ack' is used before its declaration [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/utils/full_handshake_tx.v:79]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_dm with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/debug/jtag_dm.v:60]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_dm with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/debug/jtag_dm.v:61]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_dm with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/debug/jtag_dm.v:62]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/debug/jtag_driver.v:42]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/debug/jtag_driver.v:43]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/debug/jtag_driver.v:44]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/debug/jtag_driver.v:46]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/debug/jtag_driver.v:47]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/debug/jtag_driver.v:49]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/debug/jtag_driver.v:50]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/debug/jtag_driver.v:51]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/debug/jtag_driver.v:67]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/debug/jtag_driver.v:68]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/debug/jtag_driver.v:69]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/debug/jtag_driver.v:70]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/debug/jtag_driver.v:71]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/debug/jtag_driver.v:72]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/debug/jtag_driver.v:73]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/debug/jtag_driver.v:74]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/debug/jtag_driver.v:75]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/debug/jtag_driver.v:76]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/debug/jtag_driver.v:77]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/debug/jtag_driver.v:78]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/debug/jtag_driver.v:79]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/debug/jtag_driver.v:80]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/debug/jtag_driver.v:81]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/debug/jtag_driver.v:82]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/debug/jtag_driver.v:85]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/debug/jtag_driver.v:86]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/debug/jtag_driver.v:87]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_driver with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/debug/jtag_driver.v:88]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_top with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/debug/jtag_top.v:54]
WARNING: [Synth 8-2507] parameter declaration becomes local in jtag_top with formal parameter declaration list [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/debug/jtag_top.v:55]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2156.770 ; gain = 0.000 ; free physical = 824 ; free virtual = 10165
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_tinyriscv_soc_top_0_1' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ip/design_1_tinyriscv_soc_top_0_1/synth/design_1_tinyriscv_soc_top_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'tinyriscv_soc_top' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/top/tinyriscv_soc_top.v:20]
INFO: [Synth 8-6157] synthesizing module 'rst_ctrl' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/rst_ctrl.v:18]
INFO: [Synth 8-6157] synthesizing module 'gen_ticks_sync' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/utils/gen_buf.v:18]
	Parameter DP bound to: 2 - type: integer 
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gen_rst_0_dff' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/utils/gen_dff.v:46]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_rst_0_dff' (1#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/utils/gen_dff.v:46]
INFO: [Synth 8-6155] done synthesizing module 'gen_ticks_sync' (2#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/utils/gen_buf.v:18]
INFO: [Synth 8-6155] done synthesizing module 'rst_ctrl' (3#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/rst_ctrl.v:18]
INFO: [Synth 8-6157] synthesizing module 'tinyriscv_core' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/tinyriscv_core.v:20]
INFO: [Synth 8-6157] synthesizing module 'ifu' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/ifu.v:20]
INFO: [Synth 8-6157] synthesizing module 'gen_en_dff' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/utils/gen_dff.v:125]
	Parameter DW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_en_dff' (4#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/utils/gen_dff.v:125]
INFO: [Synth 8-6155] done synthesizing module 'ifu' (5#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/ifu.v:20]
INFO: [Synth 8-6157] synthesizing module 'pipe_ctrl' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/pipe_ctrl.v:21]
INFO: [Synth 8-6155] done synthesizing module 'pipe_ctrl' (6#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/pipe_ctrl.v:21]
INFO: [Synth 8-6157] synthesizing module 'gpr_reg' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/gpr_reg.v:20]
INFO: [Synth 8-6157] synthesizing module 'gen_en_dffnr' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/utils/gen_dff.v:152]
	Parameter DW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_en_dffnr' (7#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/utils/gen_dff.v:152]
INFO: [Synth 8-6155] done synthesizing module 'gpr_reg' (8#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/gpr_reg.v:20]
INFO: [Synth 8-6157] synthesizing module 'csr_reg' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/csr_reg.v:20]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/csr_reg.v:79]
INFO: [Synth 8-6155] done synthesizing module 'csr_reg' (9#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/csr_reg.v:20]
INFO: [Synth 8-6157] synthesizing module 'ifu_idu' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/ifu_idu.v:20]
INFO: [Synth 8-6155] done synthesizing module 'ifu_idu' (10#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/ifu_idu.v:20]
INFO: [Synth 8-6157] synthesizing module 'idu' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/idu.v:21]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/idu.v:268]
INFO: [Synth 8-6155] done synthesizing module 'idu' (11#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/idu.v:21]
INFO: [Synth 8-6157] synthesizing module 'idu_exu' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/idu_exu.v:20]
INFO: [Synth 8-6157] synthesizing module 'gen_en_dff__parameterized0' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/utils/gen_dff.v:125]
	Parameter DW bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_en_dff__parameterized0' (11#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/utils/gen_dff.v:125]
INFO: [Synth 8-6157] synthesizing module 'gen_en_dff__parameterized1' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/utils/gen_dff.v:125]
	Parameter DW bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_en_dff__parameterized1' (11#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/utils/gen_dff.v:125]
INFO: [Synth 8-6157] synthesizing module 'gen_en_dff__parameterized2' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/utils/gen_dff.v:125]
	Parameter DW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_en_dff__parameterized2' (11#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/utils/gen_dff.v:125]
INFO: [Synth 8-6155] done synthesizing module 'idu_exu' (12#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/idu_exu.v:20]
INFO: [Synth 8-6157] synthesizing module 'exu' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/exu.v:21]
INFO: [Synth 8-6157] synthesizing module 'exu_dispatch' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/exu_dispatch.v:20]
INFO: [Synth 8-6155] done synthesizing module 'exu_dispatch' (13#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/exu_dispatch.v:20]
INFO: [Synth 8-6157] synthesizing module 'exu_alu_datapath' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/exu_alu_datapath.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/exu_alu_datapath.v:135]
INFO: [Synth 8-6155] done synthesizing module 'exu_alu_datapath' (14#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/exu_alu_datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'exu_mem' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/exu_mem.v:20]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/exu_mem.v:68]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/exu_mem.v:80]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/exu_mem.v:92]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/exu_mem.v:104]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/exu_mem.v:116]
INFO: [Synth 8-6155] done synthesizing module 'exu_mem' (15#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/exu_mem.v:20]
INFO: [Synth 8-6157] synthesizing module 'exu_muldiv' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/exu_muldiv.v:20]
INFO: [Synth 8-6157] synthesizing module 'divider' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/divider.v:22]
	Parameter STATE_IDLE bound to: 4'b0001 
	Parameter STATE_START bound to: 4'b0010 
	Parameter STATE_CALC bound to: 4'b0100 
	Parameter STATE_END bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/divider.v:80]
INFO: [Synth 8-6155] done synthesizing module 'divider' (16#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/divider.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/exu_muldiv.v:93]
INFO: [Synth 8-6155] done synthesizing module 'exu_muldiv' (17#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/exu_muldiv.v:20]
INFO: [Synth 8-6157] synthesizing module 'exu_commit' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/exu_commit.v:20]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/exu_commit.v:66]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/exu_commit.v:81]
INFO: [Synth 8-6155] done synthesizing module 'exu_commit' (18#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/exu_commit.v:20]
INFO: [Synth 8-6155] done synthesizing module 'exu' (19#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/exu.v:21]
INFO: [Synth 8-6157] synthesizing module 'clint' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/clint.v:21]
	Parameter S_INT_IDLE bound to: 4'b0001 
	Parameter S_INT_SYNC_ASSERT bound to: 4'b0010 
	Parameter S_INT_ASYNC_ASSERT bound to: 4'b0100 
	Parameter S_INT_MRET bound to: 4'b1000 
	Parameter S_CSR_IDLE bound to: 5'b00001 
	Parameter S_CSR_MSTATUS bound to: 5'b00010 
	Parameter S_CSR_MEPC bound to: 5'b00100 
	Parameter S_CSR_MSTATUS_MRET bound to: 5'b01000 
	Parameter S_CSR_MCAUSE bound to: 5'b10000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/clint.v:120]
INFO: [Synth 8-6155] done synthesizing module 'clint' (20#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/clint.v:21]
INFO: [Synth 8-6155] done synthesizing module 'tinyriscv_core' (21#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/core/tinyriscv_core.v:20]
INFO: [Synth 8-6157] synthesizing module 'rom' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/perips/rom.v:20]
	Parameter DP bound to: 8192 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gen_ram' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/utils/gen_ram.v:20]
	Parameter DP bound to: 8192 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter MW bound to: 4 - type: integer 
	Parameter AW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_ram' (22#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/utils/gen_ram.v:20]
INFO: [Synth 8-6157] synthesizing module 'vld_rdy' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/utils/vld_rdy.v:18]
	Parameter CUT_READY bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vld_rdy' (23#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/utils/vld_rdy.v:18]
INFO: [Synth 8-6155] done synthesizing module 'rom' (24#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/perips/rom.v:20]
INFO: [Synth 8-6157] synthesizing module 'ram' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/perips/ram.v:20]
	Parameter DP bound to: 4096 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gen_ram__parameterized0' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/utils/gen_ram.v:20]
	Parameter DP bound to: 4096 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter MW bound to: 4 - type: integer 
	Parameter AW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_ram__parameterized0' (24#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/utils/gen_ram.v:20]
INFO: [Synth 8-6155] done synthesizing module 'ram' (25#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/perips/ram.v:20]
INFO: [Synth 8-6157] synthesizing module 'timer' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/perips/timer.v:20]
	Parameter REG_CTRL bound to: 4'b0000 
	Parameter REG_COUNT bound to: 4'b0100 
	Parameter REG_VALUE bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'timer' (26#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/perips/timer.v:20]
INFO: [Synth 8-6157] synthesizing module 'uart' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/perips/uart.v:20]
	Parameter BAUD_115200 bound to: 434 - type: integer 
	Parameter S_IDLE bound to: 4'b0001 
	Parameter S_START bound to: 4'b0010 
	Parameter S_SEND_BYTE bound to: 4'b0100 
	Parameter S_STOP bound to: 4'b1000 
	Parameter UART_CTRL bound to: 8'b00000000 
	Parameter UART_STATUS bound to: 8'b00000100 
	Parameter UART_BAUD bound to: 8'b00001000 
	Parameter UART_TXDATA bound to: 8'b00001100 
	Parameter UART_RXDATA bound to: 8'b00010000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/perips/uart.v:271]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/perips/uart.v:289]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/perips/uart.v:400]
INFO: [Synth 8-6155] done synthesizing module 'uart' (27#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/perips/uart.v:20]
INFO: [Synth 8-6157] synthesizing module 'gpio' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/perips/gpio.v:18]
	Parameter GPIO_CTRL bound to: 4'b0000 
	Parameter GPIO_DATA bound to: 4'b0100 
INFO: [Synth 8-6155] done synthesizing module 'gpio' (28#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/perips/gpio.v:18]
INFO: [Synth 8-6157] synthesizing module 'jtag_top' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/debug/jtag_top.v:20]
	Parameter DMI_ADDR_BITS bound to: 6 - type: integer 
	Parameter DMI_DATA_BITS bound to: 32 - type: integer 
	Parameter DMI_OP_BITS bound to: 2 - type: integer 
	Parameter DM_RESP_BITS bound to: 40 - type: integer 
	Parameter DTM_REQ_BITS bound to: 40 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'jtag_driver' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/debug/jtag_driver.v:18]
	Parameter DMI_ADDR_BITS bound to: 6 - type: integer 
	Parameter DMI_DATA_BITS bound to: 32 - type: integer 
	Parameter DMI_OP_BITS bound to: 2 - type: integer 
	Parameter IDCODE_VERSION bound to: 4'b0001 
	Parameter IDCODE_PART_NUMBER bound to: 16'b1110001000000000 
	Parameter IDCODE_MANUFLD bound to: 11'b10100110111 
	Parameter DTM_VERSION bound to: 4'b0001 
	Parameter IR_BITS bound to: 5 - type: integer 
	Parameter DM_RESP_BITS bound to: 40 - type: integer 
	Parameter DTM_REQ_BITS bound to: 40 - type: integer 
	Parameter SHIFT_REG_BITS bound to: 40 - type: integer 
	Parameter TEST_LOGIC_RESET bound to: 4'b0000 
	Parameter RUN_TEST_IDLE bound to: 4'b0001 
	Parameter SELECT_DR bound to: 4'b0010 
	Parameter CAPTURE_DR bound to: 4'b0011 
	Parameter SHIFT_DR bound to: 4'b0100 
	Parameter EXIT1_DR bound to: 4'b0101 
	Parameter PAUSE_DR bound to: 4'b0110 
	Parameter EXIT2_DR bound to: 4'b0111 
	Parameter UPDATE_DR bound to: 4'b1000 
	Parameter SELECT_IR bound to: 4'b1001 
	Parameter CAPTURE_IR bound to: 4'b1010 
	Parameter SHIFT_IR bound to: 4'b1011 
	Parameter EXIT1_IR bound to: 4'b1100 
	Parameter PAUSE_IR bound to: 4'b1101 
	Parameter EXIT2_IR bound to: 4'b1110 
	Parameter UPDATE_IR bound to: 4'b1111 
	Parameter REG_BYPASS bound to: 5'b11111 
	Parameter REG_IDCODE bound to: 5'b00001 
	Parameter REG_DMI bound to: 5'b10001 
	Parameter REG_DTMCS bound to: 5'b10000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/debug/jtag_driver.v:157]
INFO: [Synth 8-6157] synthesizing module 'full_handshake_tx' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/utils/full_handshake_tx.v:23]
	Parameter DW bound to: 40 - type: integer 
	Parameter STATE_IDLE bound to: 3'b001 
	Parameter STATE_ASSERT bound to: 3'b010 
	Parameter STATE_DEASSERT bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/utils/full_handshake_tx.v:115]
INFO: [Synth 8-6155] done synthesizing module 'full_handshake_tx' (29#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/utils/full_handshake_tx.v:23]
INFO: [Synth 8-6157] synthesizing module 'full_handshake_rx' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/utils/full_handshake_rx.v:23]
	Parameter DW bound to: 40 - type: integer 
	Parameter STATE_IDLE bound to: 2'b01 
	Parameter STATE_DEASSERT bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/utils/full_handshake_rx.v:104]
INFO: [Synth 8-6155] done synthesizing module 'full_handshake_rx' (30#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/utils/full_handshake_rx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'jtag_driver' (31#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/debug/jtag_driver.v:18]
INFO: [Synth 8-6157] synthesizing module 'jtag_dm' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/debug/jtag_dm.v:22]
	Parameter DMI_ADDR_BITS bound to: 6 - type: integer 
	Parameter DMI_DATA_BITS bound to: 32 - type: integer 
	Parameter DMI_OP_BITS bound to: 2 - type: integer 
	Parameter DM_RESP_BITS bound to: 40 - type: integer 
	Parameter DTM_REQ_BITS bound to: 40 - type: integer 
	Parameter SHIFT_REG_BITS bound to: 40 - type: integer 
	Parameter DCSR bound to: 16'b0000011110110000 
	Parameter DMSTATUS bound to: 6'b010001 
	Parameter DMCONTROL bound to: 6'b010000 
	Parameter HARTINFO bound to: 6'b010010 
	Parameter ABSTRACTCS bound to: 6'b010110 
	Parameter DATA0 bound to: 6'b000100 
	Parameter SBCS bound to: 6'b111000 
	Parameter SBADDRESS0 bound to: 6'b111001 
	Parameter SBDATA0 bound to: 6'b111100 
	Parameter COMMAND bound to: 6'b010111 
	Parameter DPC bound to: 16'b0000011110110001 
	Parameter OP_SUCC bound to: 2'b00 
	Parameter STATE_IDLE bound to: 3'b001 
	Parameter STATE_EXE bound to: 3'b010 
	Parameter STATE_END bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/debug/jtag_dm.v:232]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/debug/jtag_dm.v:189]
INFO: [Synth 8-155] case statement is not full and has no default [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/debug/jtag_dm.v:178]
INFO: [Synth 8-6155] done synthesizing module 'jtag_dm' (32#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/debug/jtag_dm.v:22]
INFO: [Synth 8-6155] done synthesizing module 'jtag_top' (33#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/debug/jtag_top.v:20]
INFO: [Synth 8-6157] synthesizing module 'rib' [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/sys_bus/rib.v:19]
	Parameter MASTER_NUM bound to: 3 - type: integer 
	Parameter SLAVE_NUM bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rib' (34#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/sys_bus/rib.v:19]
INFO: [Synth 8-6155] done synthesizing module 'tinyriscv_soc_top' (35#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ipshared/c57b/top/tinyriscv_soc_top.v:20]
INFO: [Synth 8-6155] done synthesizing module 'design_1_tinyriscv_soc_top_0_1' (36#1) [/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.srcs/sources_1/bd/design_1/ip/design_1_tinyriscv_soc_top_0_1/synth/design_1_tinyriscv_soc_top_0_1.v:57]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2156.770 ; gain = 0.000 ; free physical = 870 ; free virtual = 10193
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2156.770 ; gain = 0.000 ; free physical = 882 ; free virtual = 10194
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2164.746 ; gain = 7.977 ; free physical = 882 ; free virtual = 10193
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'divider'
INFO: [Synth 8-802] inferred FSM for state register 'csr_state_reg' in module 'clint'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'full_handshake_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'full_handshake_rx'
INFO: [Synth 8-802] inferred FSM for state register 'jtag_state_reg' in module 'jtag_driver'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'jtag_dm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              STATE_IDLE |                             0001 |                             0001
             STATE_START |                             0010 |                             0010
              STATE_CALC |                             0100 |                             0100
               STATE_END |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'divider'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              S_CSR_IDLE |                            00001 |                            00001
              S_CSR_MEPC |                            00100 |                            00100
           S_CSR_MSTATUS |                            00010 |                            00010
            S_CSR_MCAUSE |                            10000 |                            10000
      S_CSR_MSTATUS_MRET |                            01000 |                            01000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'csr_state_reg' in module 'clint'
WARNING: [Synth 8-6841] Block RAM (sel_width[1].i_lt_8.ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  S_IDLE |                             0001 |                             0001
                 S_START |                             0010 |                             0010
             S_SEND_BYTE |                             0100 |                             0100
                  S_STOP |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'uart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              STATE_IDLE |                              001 |                              001
            STATE_ASSERT |                              010 |                              010
          STATE_DEASSERT |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'full_handshake_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              STATE_IDLE |                               01 |                               01
          STATE_DEASSERT |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'full_handshake_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        TEST_LOGIC_RESET |                 0000000000000001 |                             0000
           RUN_TEST_IDLE |                 0000000000000010 |                             0001
               SELECT_DR |                 0000000000000100 |                             0010
               SELECT_IR |                 0000000000001000 |                             1001
              CAPTURE_IR |                 0000000000010000 |                             1010
                SHIFT_IR |                 0000000000100000 |                             1011
                EXIT1_IR |                 0000000001000000 |                             1100
                PAUSE_IR |                 0000000010000000 |                             1101
                EXIT2_IR |                 0000000100000000 |                             1110
               UPDATE_IR |                 0000001000000000 |                             1111
              CAPTURE_DR |                 0000010000000000 |                             0011
                SHIFT_DR |                 0000100000000000 |                             0100
                EXIT1_DR |                 0001000000000000 |                             0101
                PAUSE_DR |                 0010000000000000 |                             0110
                EXIT2_DR |                 0100000000000000 |                             0111
               UPDATE_DR |                 1000000000000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'jtag_state_reg' using encoding 'one-hot' in module 'jtag_driver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              STATE_IDLE |                              001 |                              001
               STATE_EXE |                              010 |                              010
               STATE_END |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'jtag_dm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2164.746 ; gain = 7.977 ; free physical = 742 ; free virtual = 10093
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 9     
	   3 Input   32 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               40 Bit    Registers := 8     
	               32 Bit    Registers := 86    
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 53    
+---RAMs : 
	             256K Bit	(8192 X 32 bit)          RAMs := 1     
	             128K Bit	(4096 X 32 bit)          RAMs := 1     
+---Muxes : 
	   4 Input   40 Bit        Muxes := 4     
	   3 Input   40 Bit        Muxes := 3     
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 86    
	   9 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 4     
	   5 Input   32 Bit        Muxes := 8     
	   4 Input   32 Bit        Muxes := 6     
	   7 Input   32 Bit        Muxes := 2     
	   8 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 21    
	  16 Input   16 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 2     
	   3 Input   12 Bit        Muxes := 1     
	   5 Input   12 Bit        Muxes := 1     
	   5 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   5 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   6 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 9     
	   9 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 9     
	   4 Input    3 Bit        Muxes := 3     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 8     
	   3 Input    2 Bit        Muxes := 2     
	   5 Input    2 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 19    
	   2 Input    1 Bit        Muxes := 49    
	   5 Input    1 Bit        Muxes := 12    
	   4 Input    1 Bit        Muxes := 55    
	   6 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 11    
	   8 Input    1 Bit        Muxes := 2     
	  10 Input    1 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_res_tmp, operation Mode is: A*B.
DSP Report: operator mul_res_tmp is absorbed into DSP mul_res_tmp.
DSP Report: operator mul_res_tmp is absorbed into DSP mul_res_tmp.
DSP Report: Generating DSP mul_res_tmp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_res_tmp is absorbed into DSP mul_res_tmp.
DSP Report: operator mul_res_tmp is absorbed into DSP mul_res_tmp.
DSP Report: Generating DSP mul_res_tmp, operation Mode is: A*B.
DSP Report: operator mul_res_tmp is absorbed into DSP mul_res_tmp.
DSP Report: operator mul_res_tmp is absorbed into DSP mul_res_tmp.
DSP Report: Generating DSP mul_res_tmp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_res_tmp is absorbed into DSP mul_res_tmp.
DSP Report: operator mul_res_tmp is absorbed into DSP mul_res_tmp.
RAM Pipeline Warning: Read Address Register Found For RAM u_gen_ram/sel_width[1].i_lt_8.ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_gen_ram/sel_width[1].i_lt_8.ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6841] Block RAM (u_gen_ram/sel_width[1].i_lt_8.ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
RAM Pipeline Warning: Read Address Register Found For RAM u_gen_ram/sel_width[1].i_lt_8.ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_gen_ram/sel_width[1].i_lt_8.ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_gen_ram/sel_width[1].i_lt_8.ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM u_gen_ram/sel_width[1].i_lt_8.ram_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 2237.746 ; gain = 80.977 ; free physical = 566 ; free virtual = 9937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/u_rom  | u_gen_ram/sel_width[1].i_lt_8.ram_reg | 8 K x 32(READ_FIRST)   | W |   | 8 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|inst/u_ram  | u_gen_ram/sel_width[1].i_lt_8.ram_reg | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|exu_muldiv  | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exu_muldiv  | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exu_muldiv  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|exu_muldiv  | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 2237.746 ; gain = 80.977 ; free physical = 577 ; free virtual = 9934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/u_rom  | u_gen_ram/sel_width[1].i_lt_8.ram_reg | 8 K x 32(READ_FIRST)   | W |   | 8 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|inst/u_ram  | u_gen_ram/sel_width[1].i_lt_8.ram_reg | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 2255.762 ; gain = 98.992 ; free physical = 561 ; free virtual = 9939
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_4457' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_4458' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 2255.762 ; gain = 98.992 ; free physical = 594 ; free virtual = 9938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 2255.762 ; gain = 98.992 ; free physical = 594 ; free virtual = 9938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 2255.762 ; gain = 98.992 ; free physical = 593 ; free virtual = 9938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 2255.762 ; gain = 98.992 ; free physical = 593 ; free virtual = 9938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 2255.762 ; gain = 98.992 ; free physical = 593 ; free virtual = 9938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 2255.762 ; gain = 98.992 ; free physical = 593 ; free virtual = 9938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   160|
|2     |DSP48E1  |     4|
|3     |LUT1     |   289|
|4     |LUT2     |   658|
|5     |LUT3     |   303|
|6     |LUT4     |   746|
|7     |LUT5     |   825|
|8     |LUT6     |  1672|
|9     |MUXF7    |   256|
|10    |RAMB36E1 |    12|
|11    |FDCE     |  1787|
|12    |FDPE     |    22|
|13    |FDRE     |  1101|
|14    |FDSE     |     2|
+------+---------+------+

Report Instance Areas: 
+------+----------------------------------------------+------------------------------+------+
|      |Instance                                      |Module                        |Cells |
+------+----------------------------------------------+------------------------------+------+
|1     |top                                           |                              |  7837|
|2     |  inst                                        |tinyriscv_soc_top             |  7812|
|3     |    gpio_0                                    |gpio                          |    85|
|4     |      u_vld_rdy                               |vld_rdy_53                    |     1|
|5     |        vld_dff                               |gen_en_dff__parameterized2_54 |     1|
|6     |    timer_0                                   |timer                         |   190|
|7     |      u_vld_rdy                               |vld_rdy_51                    |     1|
|8     |        vld_dff                               |gen_en_dff__parameterized2_52 |     1|
|9     |    u_jtag_top                                |jtag_top                      |  1235|
|10    |      u_jtag_dm                               |jtag_dm                       |   837|
|11    |        rx                                    |full_handshake_rx_49          |    94|
|12    |        tx                                    |full_handshake_tx_50          |    87|
|13    |      u_jtag_driver                           |jtag_driver                   |   398|
|14    |        rx                                    |full_handshake_rx             |    88|
|15    |        tx                                    |full_handshake_tx             |    96|
|16    |    u_ram                                     |ram                           |     5|
|17    |      u_gen_ram                               |gen_ram__parameterized0       |     4|
|18    |      u_vld_rdy                               |vld_rdy_47                    |     1|
|19    |        vld_dff                               |gen_en_dff__parameterized2_48 |     1|
|20    |    u_rom                                     |rom                           |     9|
|21    |      u_gen_ram                               |gen_ram                       |     8|
|22    |      u_vld_rdy                               |vld_rdy_45                    |     1|
|23    |        vld_dff                               |gen_en_dff__parameterized2_46 |     1|
|24    |    u_rst_ctrl                                |rst_ctrl                      |     7|
|25    |      ext_rst_sync                            |gen_ticks_sync                |     6|
|26    |        \ticks_sync[0].dp_is_0.rst_0_dff      |gen_rst_0_dff_43              |     2|
|27    |        \ticks_sync[1].dp_is_not_0.rst_0_dff  |gen_rst_0_dff_44              |     4|
|28    |    u_tinyriscv_core                          |tinyriscv_core                |  6035|
|29    |      u_clint                                 |clint                         |   194|
|30    |        ex_state_dff                          |gen_rst_0_dff_39              |     1|
|31    |        id_state_dff                          |gen_rst_0_dff_40              |     1|
|32    |        if_state_dff                          |gen_rst_0_dff_41              |     2|
|33    |        pc_state_dff                          |gen_rst_0_dff_42              |     1|
|34    |      u_csr_reg                               |csr_reg                       |   369|
|35    |      u_exu                                   |exu                           |  1122|
|36    |        u_exu_mem                             |exu_mem                       |     1|
|37    |        u_exu_muldiv                          |exu_muldiv                    |  1121|
|38    |          mul_op1_ff                          |gen_en_dff_37                 |   102|
|39    |          mul_op2_ff                          |gen_en_dff_38                 |   102|
|40    |          mul_ready_ff                        |gen_rst_0_dff                 |    35|
|41    |          u_divider                           |divider                       |   744|
|42    |      u_gpr_reg                               |gpr_reg                       |  1828|
|43    |        \gpr_rw[10].not_x0.rf_dff             |gen_en_dffnr                  |    32|
|44    |        \gpr_rw[11].not_x0.rf_dff             |gen_en_dffnr_7                |   160|
|45    |        \gpr_rw[12].not_x0.rf_dff             |gen_en_dffnr_8                |    32|
|46    |        \gpr_rw[13].not_x0.rf_dff             |gen_en_dffnr_9                |    32|
|47    |        \gpr_rw[14].not_x0.rf_dff             |gen_en_dffnr_10               |    32|
|48    |        \gpr_rw[15].not_x0.rf_dff             |gen_en_dffnr_11               |    96|
|49    |        \gpr_rw[16].not_x0.rf_dff             |gen_en_dffnr_12               |    32|
|50    |        \gpr_rw[17].not_x0.rf_dff             |gen_en_dffnr_13               |    32|
|51    |        \gpr_rw[18].not_x0.rf_dff             |gen_en_dffnr_14               |    32|
|52    |        \gpr_rw[19].not_x0.rf_dff             |gen_en_dffnr_15               |   160|
|53    |        \gpr_rw[1].not_x0.rf_dff              |gen_en_dffnr_16               |    36|
|54    |        \gpr_rw[20].not_x0.rf_dff             |gen_en_dffnr_17               |    32|
|55    |        \gpr_rw[21].not_x0.rf_dff             |gen_en_dffnr_18               |    32|
|56    |        \gpr_rw[22].not_x0.rf_dff             |gen_en_dffnr_19               |    32|
|57    |        \gpr_rw[23].not_x0.rf_dff             |gen_en_dffnr_20               |    96|
|58    |        \gpr_rw[24].not_x0.rf_dff             |gen_en_dffnr_21               |    32|
|59    |        \gpr_rw[25].not_x0.rf_dff             |gen_en_dffnr_22               |    32|
|60    |        \gpr_rw[26].not_x0.rf_dff             |gen_en_dffnr_23               |    32|
|61    |        \gpr_rw[27].not_x0.rf_dff             |gen_en_dffnr_24               |   224|
|62    |        \gpr_rw[28].not_x0.rf_dff             |gen_en_dffnr_25               |    32|
|63    |        \gpr_rw[29].not_x0.rf_dff             |gen_en_dffnr_26               |    32|
|64    |        \gpr_rw[2].not_x0.rf_dff              |gen_en_dffnr_27               |    32|
|65    |        \gpr_rw[30].not_x0.rf_dff             |gen_en_dffnr_28               |    32|
|66    |        \gpr_rw[31].not_x0.rf_dff             |gen_en_dffnr_29               |    96|
|67    |        \gpr_rw[3].not_x0.rf_dff              |gen_en_dffnr_30               |   160|
|68    |        \gpr_rw[4].not_x0.rf_dff              |gen_en_dffnr_31               |    32|
|69    |        \gpr_rw[5].not_x0.rf_dff              |gen_en_dffnr_32               |    32|
|70    |        \gpr_rw[6].not_x0.rf_dff              |gen_en_dffnr_33               |    32|
|71    |        \gpr_rw[7].not_x0.rf_dff              |gen_en_dffnr_34               |    96|
|72    |        \gpr_rw[8].not_x0.rf_dff              |gen_en_dffnr_35               |    32|
|73    |        \gpr_rw[9].not_x0.rf_dff              |gen_en_dffnr_36               |    32|
|74    |      u_idu_exu                               |idu_exu                       |  2107|
|75    |        imm_ff                                |gen_en_dff_2                  |    32|
|76    |        info_bus_ff                           |gen_en_dff__parameterized0    |  1958|
|77    |        pc_ff                                 |gen_en_dff_3                  |    32|
|78    |        rd_waddr_ff                           |gen_en_dff__parameterized1    |    20|
|79    |        rd_we_ff                              |gen_en_dff__parameterized2_4  |     1|
|80    |        rs1_rdata_ff                          |gen_en_dff_5                  |    32|
|81    |        rs2_rdata_ff                          |gen_en_dff_6                  |    32|
|82    |      u_ifu                                   |ifu                           |   139|
|83    |        pc_dff                                |gen_en_dff_1                  |    64|
|84    |      u_ifu_idu                               |ifu_idu                       |   276|
|85    |        inst_addr_ff                          |gen_en_dff                    |    64|
|86    |        inst_ff                               |gen_en_dff_0                  |   212|
|87    |    uart_0                                    |uart                          |   246|
|88    |      u_vld_rdy                               |vld_rdy                       |     1|
|89    |        vld_dff                               |gen_en_dff__parameterized2    |     1|
+------+----------------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 2255.762 ; gain = 98.992 ; free physical = 593 ; free virtual = 9938
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 41 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 2255.762 ; gain = 98.992 ; free physical = 593 ; free virtual = 9938
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 2255.770 ; gain = 98.992 ; free physical = 593 ; free virtual = 9938
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2255.770 ; gain = 0.000 ; free physical = 663 ; free virtual = 10010
INFO: [Netlist 29-17] Analyzing 432 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2295.781 ; gain = 0.000 ; free physical = 583 ; free virtual = 9942
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
143 Infos, 41 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:04 . Memory (MB): peak = 2295.781 ; gain = 139.039 ; free physical = 721 ; free virtual = 10080
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.runs/design_1_tinyriscv_soc_top_0_1_synth_1/design_1_tinyriscv_soc_top_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2615.758 ; gain = 319.977 ; free physical = 338 ; free virtual = 9721
INFO: [Coretcl 2-1174] Renamed 88 cell refs.
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/vitis/projects/tinyriscv_zynq/tinyriscv_zynq.runs/design_1_tinyriscv_soc_top_0_1_synth_1/design_1_tinyriscv_soc_top_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_tinyriscv_soc_top_0_1_utilization_synth.rpt -pb design_1_tinyriscv_soc_top_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 16 12:45:37 2021...
