// SPDX-License-Identifier:     GPL-2.0
/*
 * Copyright (C) 2024 Pengutronix, Steffen Trumtrar <kernel@pengutronix.de>
 */

#include <arm64/intel/socfpga_agilex5.dtsi>
#include "socfpga_agilex5.dtsi"

/ {
	model = "SoCFPGA Agilex5 AXE5-Eagle";
	compatible = "arrow,axe5-eagle", "intel,socfpga-agilex","altr,socfpga";

	aliases {
		serial0 = &uart0;
		ethernet0 = &gmac2;
	};

	chosen {
		stdout-path = &uart0;
	};

	memory@80100000 {
		device_type = "memory";
		reg = <0 0x80100000 0 0x3ff00000>;
	};
};

&osc1 {
	clock-frequency = <25000000>;
};

&uart0 {
	status = "okay";
};

&qspi {
	status = "okay";

	flash0: flash@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "mt25qu02g";
		reg = <0>;
		spi-max-frequency = <100000000>;

		m25p,fast-read;
		cdns,page-size = <256>;
		cdns,block-size = <16>;
		cdns,read-delay = <1>;
		cdns,tshsl-ns = <50>;
		cdns,tsd2d-ns = <50>;
		cdns,tchsh-ns = <4>;
		cdns,tslch-ns = <4>;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			qspi_boot: partition@0 {
				label = "u-boot";
				reg = <0x0 0x04200000>;
			};

			root: partition@4200000 {
				label = "root";
				reg = <0x04200000 0x0BE00000>;
			};
		};
	};
};

&gmac2 {
	status = "okay";
	phy-mode = "rgmii-id";
	phy-handle = <&emac2_phy0>;

	max-frame-size = <9000>;

	mdio0 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "snps,dwmac-mdio";
		emac2_phy0: ethernet-phy@1 {
			snps,reset-gpio = <&portb 10 GPIO_ACTIVE_LOW>;
			snps,reset-delays-us = <0 10000 10000>;
			reg = <0x1>;
			adi,rx-internal-delay-ps = <2000>;
			adi,tx-internal-delay-ps = <2000>;
		};
	};
};
