#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f3ef40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f8a490 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x1f3d270 .functor NOT 1, L_0x1fb49f0, C4<0>, C4<0>, C4<0>;
L_0x1f56790 .functor XOR 8, L_0x1fb4580, L_0x1fb4740, C4<00000000>, C4<00000000>;
L_0x1f8b8b0 .functor XOR 8, L_0x1f56790, L_0x1fb4880, C4<00000000>, C4<00000000>;
v0x1fb2160_0 .net *"_ivl_10", 7 0, L_0x1fb4880;  1 drivers
v0x1fb2260_0 .net *"_ivl_12", 7 0, L_0x1f8b8b0;  1 drivers
v0x1fb2340_0 .net *"_ivl_2", 7 0, L_0x1fb44e0;  1 drivers
v0x1fb2400_0 .net *"_ivl_4", 7 0, L_0x1fb4580;  1 drivers
v0x1fb24e0_0 .net *"_ivl_6", 7 0, L_0x1fb4740;  1 drivers
v0x1fb2610_0 .net *"_ivl_8", 7 0, L_0x1f56790;  1 drivers
v0x1fb26f0_0 .net "areset", 0 0, L_0x1f3d680;  1 drivers
v0x1fb2790_0 .var "clk", 0 0;
v0x1fb2830_0 .net "predict_history_dut", 6 0, v0x1fb14f0_0;  1 drivers
v0x1fb2980_0 .net "predict_history_ref", 6 0, L_0x1fb4350;  1 drivers
v0x1fb2a20_0 .net "predict_pc", 6 0, L_0x1fb35e0;  1 drivers
v0x1fb2ac0_0 .net "predict_taken_dut", 0 0, v0x1fb1730_0;  1 drivers
v0x1fb2b60_0 .net "predict_taken_ref", 0 0, L_0x1fb4190;  1 drivers
v0x1fb2c00_0 .net "predict_valid", 0 0, v0x1fae8d0_0;  1 drivers
v0x1fb2ca0_0 .var/2u "stats1", 223 0;
v0x1fb2d40_0 .var/2u "strobe", 0 0;
v0x1fb2e00_0 .net "tb_match", 0 0, L_0x1fb49f0;  1 drivers
v0x1fb2fb0_0 .net "tb_mismatch", 0 0, L_0x1f3d270;  1 drivers
v0x1fb3050_0 .net "train_history", 6 0, L_0x1fb3b90;  1 drivers
v0x1fb3110_0 .net "train_mispredicted", 0 0, L_0x1fb3a30;  1 drivers
v0x1fb31b0_0 .net "train_pc", 6 0, L_0x1fb3d20;  1 drivers
v0x1fb3270_0 .net "train_taken", 0 0, L_0x1fb3810;  1 drivers
v0x1fb3310_0 .net "train_valid", 0 0, v0x1faf250_0;  1 drivers
v0x1fb33b0_0 .net "wavedrom_enable", 0 0, v0x1faf320_0;  1 drivers
v0x1fb3450_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x1faf3c0_0;  1 drivers
v0x1fb34f0_0 .net "wavedrom_title", 511 0, v0x1faf4a0_0;  1 drivers
L_0x1fb44e0 .concat [ 7 1 0 0], L_0x1fb4350, L_0x1fb4190;
L_0x1fb4580 .concat [ 7 1 0 0], L_0x1fb4350, L_0x1fb4190;
L_0x1fb4740 .concat [ 7 1 0 0], v0x1fb14f0_0, v0x1fb1730_0;
L_0x1fb4880 .concat [ 7 1 0 0], L_0x1fb4350, L_0x1fb4190;
L_0x1fb49f0 .cmp/eeq 8, L_0x1fb44e0, L_0x1f8b8b0;
S_0x1f3c5f0 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x1f8a490;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x1f88d80 .param/l "LNT" 0 3 22, C4<01>;
P_0x1f88dc0 .param/l "LT" 0 3 22, C4<10>;
P_0x1f88e00 .param/l "SNT" 0 3 22, C4<00>;
P_0x1f88e40 .param/l "ST" 0 3 22, C4<11>;
P_0x1f88e80 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x1f3db60 .functor XOR 7, v0x1faca70_0, L_0x1fb35e0, C4<0000000>, C4<0000000>;
L_0x1f67a20 .functor XOR 7, L_0x1fb3b90, L_0x1fb3d20, C4<0000000>, C4<0000000>;
v0x1f7a350_0 .net *"_ivl_11", 0 0, L_0x1fb40a0;  1 drivers
L_0x7f38f68c41c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1f7a620_0 .net *"_ivl_12", 0 0, L_0x7f38f68c41c8;  1 drivers
L_0x7f38f68c4210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1f3d2e0_0 .net *"_ivl_16", 6 0, L_0x7f38f68c4210;  1 drivers
v0x1f3d520_0 .net *"_ivl_4", 1 0, L_0x1fb3eb0;  1 drivers
v0x1f3d6f0_0 .net *"_ivl_6", 8 0, L_0x1fb3fb0;  1 drivers
L_0x7f38f68c4180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1f3dc50_0 .net *"_ivl_9", 1 0, L_0x7f38f68c4180;  1 drivers
v0x1fac750_0 .net "areset", 0 0, L_0x1f3d680;  alias, 1 drivers
v0x1fac810_0 .net "clk", 0 0, v0x1fb2790_0;  1 drivers
v0x1fac8d0 .array "pht", 0 127, 1 0;
v0x1fac990_0 .net "predict_history", 6 0, L_0x1fb4350;  alias, 1 drivers
v0x1faca70_0 .var "predict_history_r", 6 0;
v0x1facb50_0 .net "predict_index", 6 0, L_0x1f3db60;  1 drivers
v0x1facc30_0 .net "predict_pc", 6 0, L_0x1fb35e0;  alias, 1 drivers
v0x1facd10_0 .net "predict_taken", 0 0, L_0x1fb4190;  alias, 1 drivers
v0x1facdd0_0 .net "predict_valid", 0 0, v0x1fae8d0_0;  alias, 1 drivers
v0x1face90_0 .net "train_history", 6 0, L_0x1fb3b90;  alias, 1 drivers
v0x1facf70_0 .net "train_index", 6 0, L_0x1f67a20;  1 drivers
v0x1fad050_0 .net "train_mispredicted", 0 0, L_0x1fb3a30;  alias, 1 drivers
v0x1fad110_0 .net "train_pc", 6 0, L_0x1fb3d20;  alias, 1 drivers
v0x1fad1f0_0 .net "train_taken", 0 0, L_0x1fb3810;  alias, 1 drivers
v0x1fad2b0_0 .net "train_valid", 0 0, v0x1faf250_0;  alias, 1 drivers
E_0x1f4d410 .event posedge, v0x1fac750_0, v0x1fac810_0;
L_0x1fb3eb0 .array/port v0x1fac8d0, L_0x1fb3fb0;
L_0x1fb3fb0 .concat [ 7 2 0 0], L_0x1f3db60, L_0x7f38f68c4180;
L_0x1fb40a0 .part L_0x1fb3eb0, 1, 1;
L_0x1fb4190 .functor MUXZ 1, L_0x7f38f68c41c8, L_0x1fb40a0, v0x1fae8d0_0, C4<>;
L_0x1fb4350 .functor MUXZ 7, L_0x7f38f68c4210, v0x1faca70_0, v0x1fae8d0_0, C4<>;
S_0x1f429b0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0x1f3c5f0;
 .timescale -12 -12;
v0x1f79f30_0 .var/i "i", 31 0;
S_0x1fad4d0 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x1f8a490;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x1fad680 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x1f3d680 .functor BUFZ 1, v0x1fae9a0_0, C4<0>, C4<0>, C4<0>;
L_0x7f38f68c40a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1fae160_0 .net *"_ivl_10", 0 0, L_0x7f38f68c40a8;  1 drivers
L_0x7f38f68c40f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1fae240_0 .net *"_ivl_14", 6 0, L_0x7f38f68c40f0;  1 drivers
L_0x7f38f68c4138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1fae320_0 .net *"_ivl_18", 6 0, L_0x7f38f68c4138;  1 drivers
L_0x7f38f68c4018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1fae3e0_0 .net *"_ivl_2", 6 0, L_0x7f38f68c4018;  1 drivers
L_0x7f38f68c4060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1fae4c0_0 .net *"_ivl_6", 0 0, L_0x7f38f68c4060;  1 drivers
v0x1fae5f0_0 .net "areset", 0 0, L_0x1f3d680;  alias, 1 drivers
v0x1fae690_0 .net "clk", 0 0, v0x1fb2790_0;  alias, 1 drivers
v0x1fae760_0 .net "predict_pc", 6 0, L_0x1fb35e0;  alias, 1 drivers
v0x1fae830_0 .var "predict_pc_r", 6 0;
v0x1fae8d0_0 .var "predict_valid", 0 0;
v0x1fae9a0_0 .var "reset", 0 0;
v0x1faea40_0 .net "tb_match", 0 0, L_0x1fb49f0;  alias, 1 drivers
v0x1faeb00_0 .net "train_history", 6 0, L_0x1fb3b90;  alias, 1 drivers
v0x1faebf0_0 .var "train_history_r", 6 0;
v0x1faecb0_0 .net "train_mispredicted", 0 0, L_0x1fb3a30;  alias, 1 drivers
v0x1faed80_0 .var "train_mispredicted_r", 0 0;
v0x1faee20_0 .net "train_pc", 6 0, L_0x1fb3d20;  alias, 1 drivers
v0x1faf020_0 .var "train_pc_r", 6 0;
v0x1faf0e0_0 .net "train_taken", 0 0, L_0x1fb3810;  alias, 1 drivers
v0x1faf1b0_0 .var "train_taken_r", 0 0;
v0x1faf250_0 .var "train_valid", 0 0;
v0x1faf320_0 .var "wavedrom_enable", 0 0;
v0x1faf3c0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x1faf4a0_0 .var "wavedrom_title", 511 0;
E_0x1f4c8b0/0 .event negedge, v0x1fac810_0;
E_0x1f4c8b0/1 .event posedge, v0x1fac810_0;
E_0x1f4c8b0 .event/or E_0x1f4c8b0/0, E_0x1f4c8b0/1;
L_0x1fb35e0 .functor MUXZ 7, L_0x7f38f68c4018, v0x1fae830_0, v0x1fae8d0_0, C4<>;
L_0x1fb3810 .functor MUXZ 1, L_0x7f38f68c4060, v0x1faf1b0_0, v0x1faf250_0, C4<>;
L_0x1fb3a30 .functor MUXZ 1, L_0x7f38f68c40a8, v0x1faed80_0, v0x1faf250_0, C4<>;
L_0x1fb3b90 .functor MUXZ 7, L_0x7f38f68c40f0, v0x1faebf0_0, v0x1faf250_0, C4<>;
L_0x1fb3d20 .functor MUXZ 7, L_0x7f38f68c4138, v0x1faf020_0, v0x1faf250_0, C4<>;
S_0x1fad740 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x1fad4d0;
 .timescale -12 -12;
v0x1fad9a0_0 .var/2u "arfail", 0 0;
v0x1fada80_0 .var "async", 0 0;
v0x1fadb40_0 .var/2u "datafail", 0 0;
v0x1fadbe0_0 .var/2u "srfail", 0 0;
E_0x1f4c660 .event posedge, v0x1fac810_0;
E_0x1f2f9f0 .event negedge, v0x1fac810_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1f4c660;
    %wait E_0x1f4c660;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fae9a0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f4c660;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1f2f9f0;
    %load/vec4 v0x1faea40_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1fadb40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fae9a0_0, 0;
    %wait E_0x1f4c660;
    %load/vec4 v0x1faea40_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1fad9a0_0, 0, 1;
    %wait E_0x1f4c660;
    %load/vec4 v0x1faea40_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1fadbe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fae9a0_0, 0;
    %load/vec4 v0x1fadbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1fad9a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1fada80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1fadb40_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1fada80_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1fadca0 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x1fad4d0;
 .timescale -12 -12;
v0x1fadea0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1fadf80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x1fad4d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1faf720 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x1f8a490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0x1fb0170_0 .net "areset", 0 0, L_0x1f3d680;  alias, 1 drivers
v0x1fb0280_0 .net "clk", 0 0, v0x1fb2790_0;  alias, 1 drivers
v0x1fb0390_0 .var "global_history", 6 0;
v0x1fb0430 .array "pht", 0 127, 1 0;
v0x1fb14f0_0 .var "predict_history", 6 0;
v0x1fb1620_0 .net "predict_pc", 6 0, L_0x1fb35e0;  alias, 1 drivers
v0x1fb1730_0 .var "predict_taken", 0 0;
v0x1fb17f0_0 .net "predict_valid", 0 0, v0x1fae8d0_0;  alias, 1 drivers
v0x1fb18e0_0 .net "train_history", 6 0, L_0x1fb3b90;  alias, 1 drivers
v0x1fb19a0_0 .net "train_mispredicted", 0 0, L_0x1fb3a30;  alias, 1 drivers
v0x1fb1a90_0 .net "train_pc", 6 0, L_0x1fb3d20;  alias, 1 drivers
v0x1fb1ba0_0 .net "train_taken", 0 0, L_0x1fb3810;  alias, 1 drivers
v0x1fb1c90_0 .net "train_valid", 0 0, v0x1faf250_0;  alias, 1 drivers
v0x1fb0430_0 .array/port v0x1fb0430, 0;
E_0x1f92310/0 .event anyedge, v0x1facdd0_0, v0x1fb0390_0, v0x1facc30_0, v0x1fb0430_0;
v0x1fb0430_1 .array/port v0x1fb0430, 1;
v0x1fb0430_2 .array/port v0x1fb0430, 2;
v0x1fb0430_3 .array/port v0x1fb0430, 3;
v0x1fb0430_4 .array/port v0x1fb0430, 4;
E_0x1f92310/1 .event anyedge, v0x1fb0430_1, v0x1fb0430_2, v0x1fb0430_3, v0x1fb0430_4;
v0x1fb0430_5 .array/port v0x1fb0430, 5;
v0x1fb0430_6 .array/port v0x1fb0430, 6;
v0x1fb0430_7 .array/port v0x1fb0430, 7;
v0x1fb0430_8 .array/port v0x1fb0430, 8;
E_0x1f92310/2 .event anyedge, v0x1fb0430_5, v0x1fb0430_6, v0x1fb0430_7, v0x1fb0430_8;
v0x1fb0430_9 .array/port v0x1fb0430, 9;
v0x1fb0430_10 .array/port v0x1fb0430, 10;
v0x1fb0430_11 .array/port v0x1fb0430, 11;
v0x1fb0430_12 .array/port v0x1fb0430, 12;
E_0x1f92310/3 .event anyedge, v0x1fb0430_9, v0x1fb0430_10, v0x1fb0430_11, v0x1fb0430_12;
v0x1fb0430_13 .array/port v0x1fb0430, 13;
v0x1fb0430_14 .array/port v0x1fb0430, 14;
v0x1fb0430_15 .array/port v0x1fb0430, 15;
v0x1fb0430_16 .array/port v0x1fb0430, 16;
E_0x1f92310/4 .event anyedge, v0x1fb0430_13, v0x1fb0430_14, v0x1fb0430_15, v0x1fb0430_16;
v0x1fb0430_17 .array/port v0x1fb0430, 17;
v0x1fb0430_18 .array/port v0x1fb0430, 18;
v0x1fb0430_19 .array/port v0x1fb0430, 19;
v0x1fb0430_20 .array/port v0x1fb0430, 20;
E_0x1f92310/5 .event anyedge, v0x1fb0430_17, v0x1fb0430_18, v0x1fb0430_19, v0x1fb0430_20;
v0x1fb0430_21 .array/port v0x1fb0430, 21;
v0x1fb0430_22 .array/port v0x1fb0430, 22;
v0x1fb0430_23 .array/port v0x1fb0430, 23;
v0x1fb0430_24 .array/port v0x1fb0430, 24;
E_0x1f92310/6 .event anyedge, v0x1fb0430_21, v0x1fb0430_22, v0x1fb0430_23, v0x1fb0430_24;
v0x1fb0430_25 .array/port v0x1fb0430, 25;
v0x1fb0430_26 .array/port v0x1fb0430, 26;
v0x1fb0430_27 .array/port v0x1fb0430, 27;
v0x1fb0430_28 .array/port v0x1fb0430, 28;
E_0x1f92310/7 .event anyedge, v0x1fb0430_25, v0x1fb0430_26, v0x1fb0430_27, v0x1fb0430_28;
v0x1fb0430_29 .array/port v0x1fb0430, 29;
v0x1fb0430_30 .array/port v0x1fb0430, 30;
v0x1fb0430_31 .array/port v0x1fb0430, 31;
v0x1fb0430_32 .array/port v0x1fb0430, 32;
E_0x1f92310/8 .event anyedge, v0x1fb0430_29, v0x1fb0430_30, v0x1fb0430_31, v0x1fb0430_32;
v0x1fb0430_33 .array/port v0x1fb0430, 33;
v0x1fb0430_34 .array/port v0x1fb0430, 34;
v0x1fb0430_35 .array/port v0x1fb0430, 35;
v0x1fb0430_36 .array/port v0x1fb0430, 36;
E_0x1f92310/9 .event anyedge, v0x1fb0430_33, v0x1fb0430_34, v0x1fb0430_35, v0x1fb0430_36;
v0x1fb0430_37 .array/port v0x1fb0430, 37;
v0x1fb0430_38 .array/port v0x1fb0430, 38;
v0x1fb0430_39 .array/port v0x1fb0430, 39;
v0x1fb0430_40 .array/port v0x1fb0430, 40;
E_0x1f92310/10 .event anyedge, v0x1fb0430_37, v0x1fb0430_38, v0x1fb0430_39, v0x1fb0430_40;
v0x1fb0430_41 .array/port v0x1fb0430, 41;
v0x1fb0430_42 .array/port v0x1fb0430, 42;
v0x1fb0430_43 .array/port v0x1fb0430, 43;
v0x1fb0430_44 .array/port v0x1fb0430, 44;
E_0x1f92310/11 .event anyedge, v0x1fb0430_41, v0x1fb0430_42, v0x1fb0430_43, v0x1fb0430_44;
v0x1fb0430_45 .array/port v0x1fb0430, 45;
v0x1fb0430_46 .array/port v0x1fb0430, 46;
v0x1fb0430_47 .array/port v0x1fb0430, 47;
v0x1fb0430_48 .array/port v0x1fb0430, 48;
E_0x1f92310/12 .event anyedge, v0x1fb0430_45, v0x1fb0430_46, v0x1fb0430_47, v0x1fb0430_48;
v0x1fb0430_49 .array/port v0x1fb0430, 49;
v0x1fb0430_50 .array/port v0x1fb0430, 50;
v0x1fb0430_51 .array/port v0x1fb0430, 51;
v0x1fb0430_52 .array/port v0x1fb0430, 52;
E_0x1f92310/13 .event anyedge, v0x1fb0430_49, v0x1fb0430_50, v0x1fb0430_51, v0x1fb0430_52;
v0x1fb0430_53 .array/port v0x1fb0430, 53;
v0x1fb0430_54 .array/port v0x1fb0430, 54;
v0x1fb0430_55 .array/port v0x1fb0430, 55;
v0x1fb0430_56 .array/port v0x1fb0430, 56;
E_0x1f92310/14 .event anyedge, v0x1fb0430_53, v0x1fb0430_54, v0x1fb0430_55, v0x1fb0430_56;
v0x1fb0430_57 .array/port v0x1fb0430, 57;
v0x1fb0430_58 .array/port v0x1fb0430, 58;
v0x1fb0430_59 .array/port v0x1fb0430, 59;
v0x1fb0430_60 .array/port v0x1fb0430, 60;
E_0x1f92310/15 .event anyedge, v0x1fb0430_57, v0x1fb0430_58, v0x1fb0430_59, v0x1fb0430_60;
v0x1fb0430_61 .array/port v0x1fb0430, 61;
v0x1fb0430_62 .array/port v0x1fb0430, 62;
v0x1fb0430_63 .array/port v0x1fb0430, 63;
v0x1fb0430_64 .array/port v0x1fb0430, 64;
E_0x1f92310/16 .event anyedge, v0x1fb0430_61, v0x1fb0430_62, v0x1fb0430_63, v0x1fb0430_64;
v0x1fb0430_65 .array/port v0x1fb0430, 65;
v0x1fb0430_66 .array/port v0x1fb0430, 66;
v0x1fb0430_67 .array/port v0x1fb0430, 67;
v0x1fb0430_68 .array/port v0x1fb0430, 68;
E_0x1f92310/17 .event anyedge, v0x1fb0430_65, v0x1fb0430_66, v0x1fb0430_67, v0x1fb0430_68;
v0x1fb0430_69 .array/port v0x1fb0430, 69;
v0x1fb0430_70 .array/port v0x1fb0430, 70;
v0x1fb0430_71 .array/port v0x1fb0430, 71;
v0x1fb0430_72 .array/port v0x1fb0430, 72;
E_0x1f92310/18 .event anyedge, v0x1fb0430_69, v0x1fb0430_70, v0x1fb0430_71, v0x1fb0430_72;
v0x1fb0430_73 .array/port v0x1fb0430, 73;
v0x1fb0430_74 .array/port v0x1fb0430, 74;
v0x1fb0430_75 .array/port v0x1fb0430, 75;
v0x1fb0430_76 .array/port v0x1fb0430, 76;
E_0x1f92310/19 .event anyedge, v0x1fb0430_73, v0x1fb0430_74, v0x1fb0430_75, v0x1fb0430_76;
v0x1fb0430_77 .array/port v0x1fb0430, 77;
v0x1fb0430_78 .array/port v0x1fb0430, 78;
v0x1fb0430_79 .array/port v0x1fb0430, 79;
v0x1fb0430_80 .array/port v0x1fb0430, 80;
E_0x1f92310/20 .event anyedge, v0x1fb0430_77, v0x1fb0430_78, v0x1fb0430_79, v0x1fb0430_80;
v0x1fb0430_81 .array/port v0x1fb0430, 81;
v0x1fb0430_82 .array/port v0x1fb0430, 82;
v0x1fb0430_83 .array/port v0x1fb0430, 83;
v0x1fb0430_84 .array/port v0x1fb0430, 84;
E_0x1f92310/21 .event anyedge, v0x1fb0430_81, v0x1fb0430_82, v0x1fb0430_83, v0x1fb0430_84;
v0x1fb0430_85 .array/port v0x1fb0430, 85;
v0x1fb0430_86 .array/port v0x1fb0430, 86;
v0x1fb0430_87 .array/port v0x1fb0430, 87;
v0x1fb0430_88 .array/port v0x1fb0430, 88;
E_0x1f92310/22 .event anyedge, v0x1fb0430_85, v0x1fb0430_86, v0x1fb0430_87, v0x1fb0430_88;
v0x1fb0430_89 .array/port v0x1fb0430, 89;
v0x1fb0430_90 .array/port v0x1fb0430, 90;
v0x1fb0430_91 .array/port v0x1fb0430, 91;
v0x1fb0430_92 .array/port v0x1fb0430, 92;
E_0x1f92310/23 .event anyedge, v0x1fb0430_89, v0x1fb0430_90, v0x1fb0430_91, v0x1fb0430_92;
v0x1fb0430_93 .array/port v0x1fb0430, 93;
v0x1fb0430_94 .array/port v0x1fb0430, 94;
v0x1fb0430_95 .array/port v0x1fb0430, 95;
v0x1fb0430_96 .array/port v0x1fb0430, 96;
E_0x1f92310/24 .event anyedge, v0x1fb0430_93, v0x1fb0430_94, v0x1fb0430_95, v0x1fb0430_96;
v0x1fb0430_97 .array/port v0x1fb0430, 97;
v0x1fb0430_98 .array/port v0x1fb0430, 98;
v0x1fb0430_99 .array/port v0x1fb0430, 99;
v0x1fb0430_100 .array/port v0x1fb0430, 100;
E_0x1f92310/25 .event anyedge, v0x1fb0430_97, v0x1fb0430_98, v0x1fb0430_99, v0x1fb0430_100;
v0x1fb0430_101 .array/port v0x1fb0430, 101;
v0x1fb0430_102 .array/port v0x1fb0430, 102;
v0x1fb0430_103 .array/port v0x1fb0430, 103;
v0x1fb0430_104 .array/port v0x1fb0430, 104;
E_0x1f92310/26 .event anyedge, v0x1fb0430_101, v0x1fb0430_102, v0x1fb0430_103, v0x1fb0430_104;
v0x1fb0430_105 .array/port v0x1fb0430, 105;
v0x1fb0430_106 .array/port v0x1fb0430, 106;
v0x1fb0430_107 .array/port v0x1fb0430, 107;
v0x1fb0430_108 .array/port v0x1fb0430, 108;
E_0x1f92310/27 .event anyedge, v0x1fb0430_105, v0x1fb0430_106, v0x1fb0430_107, v0x1fb0430_108;
v0x1fb0430_109 .array/port v0x1fb0430, 109;
v0x1fb0430_110 .array/port v0x1fb0430, 110;
v0x1fb0430_111 .array/port v0x1fb0430, 111;
v0x1fb0430_112 .array/port v0x1fb0430, 112;
E_0x1f92310/28 .event anyedge, v0x1fb0430_109, v0x1fb0430_110, v0x1fb0430_111, v0x1fb0430_112;
v0x1fb0430_113 .array/port v0x1fb0430, 113;
v0x1fb0430_114 .array/port v0x1fb0430, 114;
v0x1fb0430_115 .array/port v0x1fb0430, 115;
v0x1fb0430_116 .array/port v0x1fb0430, 116;
E_0x1f92310/29 .event anyedge, v0x1fb0430_113, v0x1fb0430_114, v0x1fb0430_115, v0x1fb0430_116;
v0x1fb0430_117 .array/port v0x1fb0430, 117;
v0x1fb0430_118 .array/port v0x1fb0430, 118;
v0x1fb0430_119 .array/port v0x1fb0430, 119;
v0x1fb0430_120 .array/port v0x1fb0430, 120;
E_0x1f92310/30 .event anyedge, v0x1fb0430_117, v0x1fb0430_118, v0x1fb0430_119, v0x1fb0430_120;
v0x1fb0430_121 .array/port v0x1fb0430, 121;
v0x1fb0430_122 .array/port v0x1fb0430, 122;
v0x1fb0430_123 .array/port v0x1fb0430, 123;
v0x1fb0430_124 .array/port v0x1fb0430, 124;
E_0x1f92310/31 .event anyedge, v0x1fb0430_121, v0x1fb0430_122, v0x1fb0430_123, v0x1fb0430_124;
v0x1fb0430_125 .array/port v0x1fb0430, 125;
v0x1fb0430_126 .array/port v0x1fb0430, 126;
v0x1fb0430_127 .array/port v0x1fb0430, 127;
E_0x1f92310/32 .event anyedge, v0x1fb0430_125, v0x1fb0430_126, v0x1fb0430_127;
E_0x1f92310 .event/or E_0x1f92310/0, E_0x1f92310/1, E_0x1f92310/2, E_0x1f92310/3, E_0x1f92310/4, E_0x1f92310/5, E_0x1f92310/6, E_0x1f92310/7, E_0x1f92310/8, E_0x1f92310/9, E_0x1f92310/10, E_0x1f92310/11, E_0x1f92310/12, E_0x1f92310/13, E_0x1f92310/14, E_0x1f92310/15, E_0x1f92310/16, E_0x1f92310/17, E_0x1f92310/18, E_0x1f92310/19, E_0x1f92310/20, E_0x1f92310/21, E_0x1f92310/22, E_0x1f92310/23, E_0x1f92310/24, E_0x1f92310/25, E_0x1f92310/26, E_0x1f92310/27, E_0x1f92310/28, E_0x1f92310/29, E_0x1f92310/30, E_0x1f92310/31, E_0x1f92310/32;
S_0x1fafe70 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 34, 4 34 0, S_0x1faf720;
 .timescale 0 0;
v0x1fb0070_0 .var/2s "i", 31 0;
S_0x1fb1f40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x1f8a490;
 .timescale -12 -12;
E_0x1f92600 .event anyedge, v0x1fb2d40_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1fb2d40_0;
    %nor/r;
    %assign/vec4 v0x1fb2d40_0, 0;
    %wait E_0x1f92600;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1fad4d0;
T_4 ;
    %wait E_0x1f4c660;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fae9a0_0, 0;
    %wait E_0x1f4c660;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fae9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fae8d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1faed80_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x1faebf0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1faf020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1faf1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1faf250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fae8d0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1fae830_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1fada80_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1fad740;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1fadf80;
    %join;
    %wait E_0x1f4c660;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fae9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fae8d0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1fae830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fae8d0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1faebf0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1faf020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1faf1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1faf250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1faed80_0, 0;
    %wait E_0x1f2f9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fae9a0_0, 0;
    %wait E_0x1f4c660;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1faf250_0, 0;
    %wait E_0x1f4c660;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x1faebf0_0, 0;
    %wait E_0x1f4c660;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1faf250_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f4c660;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1faebf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1faf1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1faf250_0, 0;
    %wait E_0x1f4c660;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1faf250_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f4c660;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1fadf80;
    %join;
    %wait E_0x1f4c660;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fae9a0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1fae830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fae8d0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1faebf0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1faf020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1faf1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1faf250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1faed80_0, 0;
    %wait E_0x1f2f9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fae9a0_0, 0;
    %wait E_0x1f4c660;
    %wait E_0x1f4c660;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1faf250_0, 0;
    %wait E_0x1f4c660;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1faf250_0, 0;
    %wait E_0x1f4c660;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1faf250_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x1faebf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1faf1b0_0, 0;
    %wait E_0x1f4c660;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1faf250_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f4c660;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1faebf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1faf1b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1faf250_0, 0;
    %wait E_0x1f4c660;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1faf250_0, 0;
    %wait E_0x1f4c660;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1faf250_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x1faebf0_0, 0;
    %wait E_0x1f4c660;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1faf250_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f4c660;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1fadf80;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f4c8b0;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x1faf250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1faf1b0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1faf020_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1fae830_0, 0;
    %assign/vec4 v0x1fae8d0_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x1faebf0_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x1faed80_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1f3c5f0;
T_5 ;
    %wait E_0x1f4d410;
    %load/vec4 v0x1fac750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x1f429b0;
    %jmp t_0;
    .scope S_0x1f429b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f79f30_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x1f79f30_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x1f79f30_0;
    %store/vec4a v0x1fac8d0, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x1f79f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1f79f30_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x1f3c5f0;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1faca70_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1facdd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x1faca70_0;
    %load/vec4 v0x1facd10_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1faca70_0, 0;
T_5.5 ;
    %load/vec4 v0x1fad2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x1facf70_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1fac8d0, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x1fad1f0_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x1facf70_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1fac8d0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x1facf70_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1fac8d0, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x1facf70_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1fac8d0, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x1fad1f0_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x1facf70_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1fac8d0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x1facf70_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1fac8d0, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x1fad050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x1face90_0;
    %load/vec4 v0x1fad1f0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1faca70_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1faf720;
T_6 ;
    %wait E_0x1f92310;
    %load/vec4 v0x1fb17f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1fb0390_0;
    %store/vec4 v0x1fb14f0_0, 0, 7;
    %load/vec4 v0x1fb1620_0;
    %load/vec4 v0x1fb0390_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1fb0430, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0x1fb1730_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb1730_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1fb14f0_0, 0, 7;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1faf720;
T_7 ;
    %wait E_0x1f4d410;
    %load/vec4 v0x1fb0170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1fb0390_0, 0;
    %fork t_3, S_0x1fafe70;
    %jmp t_2;
    .scope S_0x1fafe70;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1fb0070_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0x1fb0070_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x1fb0070_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1fb0430, 0, 4;
T_7.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fb0070_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1fb0070_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %end;
    .scope S_0x1faf720;
t_2 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1fb1c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0x1fb1ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0x1fb1a90_0;
    %load/vec4 v0x1fb18e0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1fb0430, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x1fb1a90_0;
    %load/vec4 v0x1fb18e0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1fb0430, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x1fb1a90_0;
    %load/vec4 v0x1fb18e0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1fb0430, 0, 4;
T_7.9 ;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x1fb1a90_0;
    %load/vec4 v0x1fb18e0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1fb0430, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_7.11, 4;
    %load/vec4 v0x1fb1a90_0;
    %load/vec4 v0x1fb18e0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1fb0430, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x1fb1a90_0;
    %load/vec4 v0x1fb18e0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1fb0430, 0, 4;
T_7.11 ;
T_7.8 ;
    %load/vec4 v0x1fb19a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %load/vec4 v0x1fb18e0_0;
    %assign/vec4 v0x1fb0390_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0x1fb0390_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x1fb1ba0_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0x1fb0390_0, 0;
T_7.14 ;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1f8a490;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb2790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb2d40_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x1f8a490;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x1fb2790_0;
    %inv;
    %store/vec4 v0x1fb2790_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x1f8a490;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1fae690_0, v0x1fb2fb0_0, v0x1fb2790_0, v0x1fb26f0_0, v0x1fb2c00_0, v0x1fb2a20_0, v0x1fb3310_0, v0x1fb3270_0, v0x1fb3110_0, v0x1fb3050_0, v0x1fb31b0_0, v0x1fb2b60_0, v0x1fb2ac0_0, v0x1fb2980_0, v0x1fb2830_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x1f8a490;
T_11 ;
    %load/vec4 v0x1fb2ca0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x1fb2ca0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fb2ca0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x1fb2ca0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x1fb2ca0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1fb2ca0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x1fb2ca0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1fb2ca0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1fb2ca0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1fb2ca0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x1f8a490;
T_12 ;
    %wait E_0x1f4c8b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fb2ca0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb2ca0_0, 4, 32;
    %load/vec4 v0x1fb2e00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1fb2ca0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb2ca0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fb2ca0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb2ca0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x1fb2b60_0;
    %load/vec4 v0x1fb2b60_0;
    %load/vec4 v0x1fb2ac0_0;
    %xor;
    %load/vec4 v0x1fb2b60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x1fb2ca0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb2ca0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x1fb2ca0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb2ca0_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x1fb2980_0;
    %load/vec4 v0x1fb2980_0;
    %load/vec4 v0x1fb2830_0;
    %xor;
    %load/vec4 v0x1fb2980_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x1fb2ca0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb2ca0_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x1fb2ca0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb2ca0_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/gshare/iter0/response24/top_module.sv";
