<?xml version="1.0" encoding="UTF-8"?>
<device name="afdxES">
  <desc>afdx End System</desc>
  <documentation>afdx End System</documentation>
  <bank name="pciport">
    <documentation>Control and Status Register Mapping</documentation>
    <function>1</function>
    <register name="analyse_cfg_ram_addr">
      <desc>ram config address</desc>
      <offset>4116</offset>
      <size>4</size>
    </register>
    <register name="intr_state">
      <desc>intr_state</desc>
      <offset>8200</offset>
      <size>4</size>
      <field name="res">
        <msb>31</msb>
        <lsb>5</lsb>
      </field>
      <field name="ditr">
        <desc>PCI DMA interrupt</desc>
        <msb>0</msb>
        <lsb>0</lsb>
      </field>
      <field name="titr">
        <desc>PCI test mode interrupt</desc>
        <msb>1</msb>
        <lsb>1</lsb>
      </field>
      <field name="mitr">
        <desc>PCI monitor mode interrupt</desc>
        <msb>2</msb>
        <lsb>2</lsb>
      </field>
      <field name="rxitr">
        <desc>PCI receive interrupt</desc>
        <msb>4</msb>
        <lsb>4</lsb>
      </field>
      <field name="reitr">
        <desc>PCI interrupt register</desc>
        <msb>3</msb>
        <lsb>3</lsb>
      </field>
    </register>
    <register name="analyse_cfg_ram_data">
      <desc>ram config data</desc>
      <offset>4120</offset>
      <size>4</size>
      <field name="NETWORK_B_ENABLE">
        <desc>NETWORK B ENABLE</desc>
        <msb>3</msb>
        <lsb>3</lsb>
      </field>
      <field name="NETWORK_A_ENABLE">
        <desc>NETWORK A ENABLE</desc>
        <msb>2</msb>
        <lsb>2</lsb>
      </field>
      <field name="PORT_TYPE">
        <desc>Port type</desc>
        <msb>1</msb>
        <lsb>0</lsb>
      </field>
    </register>
    <register name="rec_frame_drop">
      <desc>Clear the current data frame</desc>
      <offset>12336</offset>
      <size>4</size>
    </register>
    <register name="tx_MIB_data">
      <offset>24620</offset>
      <size>4</size>
    </register>
    <register name="flash_wr_data">
      <desc>flash_wr_data</desc>
      <offset>28</offset>
      <size>4</size>
      <field name="fwrd">
        <desc>flash write data</desc>
        <msb>15</msb>
        <lsb>0</lsb>
      </field>
      <field name="res">
        <msb>31</msb>
        <lsb>16</lsb>
      </field>
    </register>
    <register name="flash_rd_addr">
      <desc>flash_rd_addr</desc>
      <offset>36</offset>
      <size>4</size>
      <field name="frda">
        <desc>flash read address</desc>
        <msb>23</msb>
        <lsb>0</lsb>
      </field>
      <field name="res">
        <msb>31</msb>
        <lsb>24</lsb>
      </field>
    </register>
    <register name="rx_check_valid">
      <desc>Determine whether there is a data frame receiving port</desc>
      <offset>12308</offset>
      <size>4</size>
    </register>
    <register name="scheduling_cfg_addr">
      <desc>ram config addr</desc>
      <offset>4140</offset>
      <size>4</size>
    </register>
    <register name="flash_rd_data">
      <desc>flash_rd_data</desc>
      <offset>44</offset>
      <size>4</size>
      <field name="res">
        <msb>31</msb>
        <lsb>16</lsb>
      </field>
      <field name="rdd">
        <desc>flash read data</desc>
        <msb>15</msb>
        <lsb>0</lsb>
      </field>
    </register>
    <register name="transmit_cfg_ram_data1">
      <desc>ram config data part1</desc>
      <offset>4128</offset>
      <size>4</size>
      <field name="DEST_UDP_PORT">
        <desc>Dest UDP Port</desc>
        <msb>17</msb>
        <lsb>2</lsb>
      </field>
      <field name="SUB_VL_ID">
        <desc>Sub VL ID</desc>
        <msb>1</msb>
        <lsb>0</lsb>
      </field>
      <field name="SOURCE_UDP_PORT_PART1">
        <desc>Source UDP Port Part1</desc>
        <msb>31</msb>
        <lsb>18</lsb>
      </field>
    </register>
    <register name="transmit_cfg_ram_data3">
      <desc>ram config data part3</desc>
      <offset>4136</offset>
      <size>4</size>
      <field name="IP_MULTICAST">
        <desc>IP Multicast</desc>
        <msb>26</msb>
        <lsb>26</lsb>
      </field>
      <field name="VL_ID">
        <desc>VL ID</desc>
        <msb>17</msb>
        <lsb>2</lsb>
      </field>
      <field name="VL_INDEX">
        <desc>VL Index</desc>
        <msb>25</msb>
        <lsb>18</lsb>
      </field>
      <field name="MIN_FRAME_LENGTH_PART1">
        <desc>Min Frame Length Part1</desc>
        <msb>31</msb>
        <lsb>27</lsb>
      </field>
      <field name="USER_DEFINED_ID_PART2">
        <desc>User Defined ID Part2</desc>
        <msb>1</msb>
        <lsb>0</lsb>
      </field>
    </register>
    <register name="transmit_cfg_ram_data2">
      <desc>ram config data part2</desc>
      <offset>4132</offset>
      <size>4</size>
      <field name="PARTITION_ID">
        <desc>Partition ID</desc>
        <msb>6</msb>
        <lsb>2</lsb>
      </field>
      <field name="PROTOCAL_ID">
        <desc>Protocal ID</desc>
        <msb>17</msb>
        <lsb>10</lsb>
      </field>
      <field name="USER_DEFINED_ID_PART1">
        <desc>User Defined ID Part1</desc>
        <msb>31</msb>
        <lsb>18</lsb>
      </field>
      <field name="INTERFACE_ID">
        <desc>Interface ID</desc>
        <msb>9</msb>
        <lsb>7</lsb>
      </field>
      <field name="SOURCE_UDP_PORT_PART2">
        <desc>Source UDP Port Part2</desc>
        <msb>1</msb>
        <lsb>0</lsb>
      </field>
    </register>
    <register name="transmit_cfg_ram_data5">
      <desc>ram config data part5</desc>
      <offset>4188</offset>
      <size>4</size>
      <field name="USER_DEFINED_ID_H">
        <desc>User Defined ID High</desc>
        <msb>1</msb>
        <lsb>0</lsb>
      </field>
      <field name="PRIVATE_IP">
        <msb>9</msb>
        <lsb>2</lsb>
      </field>
    </register>
    <register name="transmit_cfg_ram_data4">
      <desc>ram config data part4</desc>
      <offset>4184</offset>
      <size>4</size>
      <field name="USER_DEFINED_ID_L">
        <desc>User Defined ID Low</desc>
        <msb>26</msb>
        <lsb>13</lsb>
      </field>
      <field name="PARTITION_ID">
        <desc>Partition ID</desc>
        <msb>12</msb>
        <lsb>8</lsb>
      </field>
      <field name="MIN_FRAME_LENGTH_PART2">
        <desc>Min Frame Length Part2</desc>
        <msb>5</msb>
        <lsb>0</lsb>
      </field>
      <field name="PORT_TYPE">
        <desc>Port Type</desc>
        <msb>7</msb>
        <lsb>6</lsb>
      </field>
    </register>
    <register name="intr_clr">
      <desc>intr_clr</desc>
      <offset>8196</offset>
      <size>4</size>
      <field name="rintc">
        <desc>PCI receive interrupt clear</desc>
        <msb>4</msb>
        <lsb>4</lsb>
      </field>
      <field name="res">
        <msb>31</msb>
        <lsb>5</lsb>
      </field>
      <field name="res1">
        <msb>3</msb>
        <lsb>1</lsb>
      </field>
      <field name="dintc">
        <desc>PCI DMA interrupt clear</desc>
        <msb>0</msb>
        <lsb>0</lsb>
      </field>
    </register>
    <register name="phy_wr_addr">
      <desc>phy_wr_addr</desc>
      <offset>56</offset>
      <size>4</size>
      <field name="res">
        <msb>31</msb>
        <lsb>10</lsb>
      </field>
      <field name="pad">
        <desc>phy address</desc>
        <msb>4</msb>
        <lsb>0</lsb>
      </field>
      <field name="pwra">
        <desc>phy write address</desc>
        <msb>9</msb>
        <lsb>5</lsb>
      </field>
    </register>
    <register name="phy_rd_addr">
      <desc>phy_rd_addr</desc>
      <offset>60</offset>
      <size>4</size>
      <field name="res">
        <msb>31</msb>
        <lsb>10</lsb>
      </field>
      <field name="pad">
        <desc>phy address</desc>
        <msb>4</msb>
        <lsb>0</lsb>
      </field>
      <field name="prda">
        <desc>phy read address</desc>
        <msb>9</msb>
        <lsb>5</lsb>
      </field>
    </register>
    <register name="intr_en">
      <desc>intr_en</desc>
      <offset>8208</offset>
      <size>4</size>
      <field name="ints">
        <desc>enable PCI interrupt</desc>
        <msb>0</msb>
        <lsb>0</lsb>
      </field>
      <field name="res">
        <msb>31</msb>
        <lsb>1</lsb>
      </field>
    </register>
    <register name="MACB_MIB_addr">
      <offset>24600</offset>
      <size>4</size>
    </register>
    <register name="rx_sampling_port_freshness">
      <desc>Analyzing the sample port to receive data frames freshness</desc>
      <offset>12332</offset>
      <size>4</size>
    </register>
    <register name="phy_check">
      <desc>phy_check</desc>
      <offset>80</offset>
      <size>4</size>
      <field name="res">
        <msb>31</msb>
        <lsb>1</lsb>
      </field>
      <field name="pch">
        <desc>phy check</desc>
        <msb>0</msb>
        <lsb>0</lsb>
      </field>
    </register>
    <register name="MACB_MIB_data">
      <offset>24604</offset>
      <size>4</size>
    </register>
    <register name="cfg_done_host">
      <desc>cfg_done_host</desc>
      <offset>4100</offset>
      <size>4</size>
    </register>
    <register name="device_state">
      <desc>device_state</desc>
      <offset>8</offset>
      <size>4</size>
      <field name="res">
        <msb>31</msb>
        <lsb>2</lsb>
      </field>
      <field name="dsta">
        <desc>Device State</desc>
        <msb>1</msb>
        <lsb>0</lsb>
      </field>
    </register>
    <register name="mibs_clear">
      <offset>28672</offset>
      <size>4</size>
      <field name="maca_clear">
        <desc>maca clear bit</desc>
        <msb>3</msb>
        <lsb>3</lsb>
      </field>
      <field name="res">
        <msb>31</msb>
        <lsb>4</lsb>
      </field>
      <field name="recv_mibs_clear">
        <desc>recv mibs clear bit</desc>
        <msb>1</msb>
        <lsb>1</lsb>
      </field>
      <field name="send_mibs_clear">
        <desc>send mibs clear bit</desc>
        <msb>0</msb>
        <lsb>0</lsb>
      </field>
      <field name="macb_clear">
        <desc>macb clear bit</desc>
        <msb>2</msb>
        <lsb>2</lsb>
      </field>
    </register>
    <register name="secure_wr_addr">
      <desc>secure_wr_addr</desc>
      <offset>92</offset>
      <size>4</size>
      <field name="res">
        <msb>31</msb>
        <lsb>8</lsb>
      </field>
      <field name="swra">
        <desc>secure write address</desc>
        <msb>7</msb>
        <lsb>0</lsb>
      </field>
    </register>
    <register name="rx_rec_network">
      <desc>Determine the data to be received frome port A or B network</desc>
      <offset>12324</offset>
      <size>4</size>
      <field name="rxdn">
        <desc>receive data frame network</desc>
        <msb>1</msb>
        <lsb>0</lsb>
      </field>
      <field name="res">
        <msb>31</msb>
        <lsb>2</lsb>
      </field>
    </register>
    <register name="rx_src_udp_addr">
      <desc>Analyzing the data to be received source UDP address</desc>
      <offset>12372</offset>
      <size>4</size>
    </register>
    <register name="device_soft_reset">
      <desc>reset</desc>
      <offset>0</offset>
      <size>4</size>
      <field name="res">
        <msb>31</msb>
        <lsb>1</lsb>
      </field>
      <field name="swr">
        <desc>Device Software Reset</desc>
        <msb>0</msb>
        <lsb>0</lsb>
      </field>
    </register>
    <register name="mac_mode">
      <desc>mac_mode</desc>
      <offset>16</offset>
      <size>4</size>
      <field name="res">
        <msb>31</msb>
        <lsb>2</lsb>
      </field>
      <field name="bmmo">
        <desc>B Mac Mode</desc>
        <msb>0</msb>
        <lsb>0</lsb>
      </field>
      <field name="ammo">
        <desc>A Mac Mode</desc>
        <msb>1</msb>
        <lsb>1</lsb>
      </field>
    </register>
    <register name="tx_dst_udp_addr">
      <desc>Host send data frame dest udp address</desc>
      <offset>12356</offset>
      <size>4</size>
      <field name="dst_udp_addr">
        <desc>Dest UDP address</desc>
        <msb>15</msb>
        <lsb>0</lsb>
      </field>
    </register>
    <register name="rm_cfg_cam_addr">
      <desc>cam config addr</desc>
      <offset>4148</offset>
      <size>4</size>
    </register>
    <register name="icmp_serv_cfg_addr">
      <offset>4208</offset>
      <size>4</size>
    </register>
    <register name="intr_rx_port_id">
      <desc>intr_rx_port_id</desc>
      <offset>8204</offset>
      <size>4</size>
      <field name="res">
        <msb>31</msb>
        <lsb>7</lsb>
      </field>
      <field name="rxitr">
        <desc>receive data frame PCI interrupt</desc>
        <msb>6</msb>
        <lsb>0</lsb>
      </field>
    </register>
    <register name="rm_cfg_ram_data">
      <desc>ram config data</desc>
      <offset>4160</offset>
      <size>4</size>
      <field name="NETWORK_B_ENABLE">
        <desc>Network B Enable</desc>
        <msb>1</msb>
        <lsb>1</lsb>
      </field>
      <field name="NETWORK_A_ENABLE">
        <desc>Network A Enable</desc>
        <msb>0</msb>
        <lsb>0</lsb>
      </field>
      <field name="NETWORK_A_IC_ENABLE">
        <desc>Network A IC Enable</desc>
        <msb>2</msb>
        <lsb>2</lsb>
      </field>
      <field name="SKEW_MAX">
        <desc>Skew max</desc>
        <msb>25</msb>
        <lsb>5</lsb>
      </field>
      <field name="VL_ENABLE">
        <desc>VL Enable</desc>
        <msb>26</msb>
        <lsb>26</lsb>
      </field>
      <field name="RM_ENABLE">
        <desc>RM enable</desc>
        <msb>4</msb>
        <lsb>4</lsb>
      </field>
      <field name="NETWORK_B_IC_ENABLE">
        <desc>Network B IC Enable</desc>
        <msb>3</msb>
        <lsb>3</lsb>
      </field>
    </register>
    <register name="MACA_MIB_addr">
      <offset>24592</offset>
      <size>4</size>
    </register>
    <register name="rm_cfg_ram_addr">
      <desc>ram config addr</desc>
      <offset>4156</offset>
      <size>4</size>
    </register>
    <register name="rx_rec_time2">
      <desc>Analyzing received data frame time</desc>
      <offset>12340</offset>
      <size>4</size>
      <field name="res">
        <msb>31</msb>
        <lsb>14</lsb>
      </field>
      <field name="day">
        <desc>day</desc>
        <msb>13</msb>
        <lsb>5</lsb>
      </field>
      <field name="h">
        <desc>hour</desc>
        <msb>4</msb>
        <lsb>0</lsb>
      </field>
    </register>
    <register name="rx_buf_overflow_num">
      <offset>24588</offset>
      <size>4</size>
    </register>
    <register name="icmp_serv_cfg_data">
      <offset>4212</offset>
      <size>4</size>
    </register>
    <register name="device_version">
      <desc>version</desc>
      <offset>4</offset>
      <size>4</size>
      <field name="dver">
        <desc>Device Version</desc>
        <msb>31</msb>
        <lsb>0</lsb>
      </field>
    </register>
    <register name="fragment_cfg_addr">
      <desc>ram config addr</desc>
      <offset>4164</offset>
      <size>4</size>
    </register>
    <register name="tx_port_id">
      <desc>Host send data frame Port ID register</desc>
      <offset>12288</offset>
      <size>4</size>
      <field name="id">
        <desc>Port ID</desc>
        <msb>9</msb>
        <lsb>0</lsb>
      </field>
    </register>
    <register name="host_time1">
      <desc>host_time1</desc>
      <offset>20</offset>
      <size>4</size>
      <field name="us">
        <desc>us</desc>
        <msb>9</msb>
        <lsb>0</lsb>
      </field>
      <field name="min">
        <desc>min</desc>
        <msb>31</msb>
        <lsb>26</lsb>
      </field>
      <field name="s">
        <desc>s</desc>
        <msb>25</msb>
        <lsb>20</lsb>
      </field>
      <field name="ms">
        <desc>ms</desc>
        <msb>19</msb>
        <lsb>10</lsb>
      </field>
    </register>
    <register name="host_time2">
      <desc>host_time2</desc>
      <offset>24</offset>
      <size>4</size>
      <field name="res">
        <msb>31</msb>
        <lsb>14</lsb>
      </field>
      <field name="day">
        <desc>day</desc>
        <msb>13</msb>
        <lsb>5</lsb>
      </field>
      <field name="h">
        <desc>hour</desc>
        <msb>4</msb>
        <lsb>0</lsb>
      </field>
    </register>
    <register name="phy_rd_rdy">
      <desc>phy_rd_rdy</desc>
      <offset>64</offset>
      <size>4</size>
      <field name="res">
        <msb>31</msb>
        <lsb>1</lsb>
      </field>
      <field name="prdr">
        <desc>phy read ready</desc>
        <msb>0</msb>
        <lsb>0</lsb>
      </field>
    </register>
    <register name="rx_src_ip_addr">
      <desc>Analyzing the data to be received source IP address</desc>
      <offset>12368</offset>
      <size>4</size>
    </register>
    <register name="rx_rec_state">
      <desc>If one, the PCI bus can initiate DMA operation receiving current data frame</desc>
      <offset>12316</offset>
      <size>4</size>
    </register>
    <register name="secure_rd_addr">
      <desc>secure_rd_addr</desc>
      <offset>84</offset>
      <size>4</size>
      <field name="srda">
        <desc>secure read address</desc>
        <msb>7</msb>
        <lsb>0</lsb>
      </field>
      <field name="res">
        <msb>31</msb>
        <lsb>8</lsb>
      </field>
    </register>
    <register name="tx_buf_overflow">
      <desc>Host send data frame overflow flag register</desc>
      <offset>12296</offset>
      <size>4</size>
      <field name="del_frame_id_bit">
        <desc>Deleting data frame ID</desc>
        <msb>0</msb>
        <lsb>0</lsb>
      </field>
      <field name="del_frame_id_valid_bit">
        <desc>Deleting data frame identifier valid bit</desc>
        <msb>1</msb>
        <lsb>1</lsb>
      </field>
    </register>
    <register name="tx_buf_overflow_num">
      <offset>24580</offset>
      <size>4</size>
    </register>
    <register name="reset_ctrl">
      <desc>reset_ctrl</desc>
      <offset>128</offset>
      <size>4</size>
      <field name="rxrct">
        <desc>analyse receive reset control</desc>
        <msb>3</msb>
        <lsb>3</lsb>
      </field>
      <field name="pcrct">
        <desc>PCI reset control</desc>
        <msb>9</msb>
        <lsb>9</lsb>
      </field>
      <field name="txrct">
        <desc>transmit reset control</desc>
        <msb>6</msb>
        <lsb>6</lsb>
      </field>
      <field name="tirct">
        <desc>transmit IP fragmentation reset control</desc>
        <msb>5</msb>
        <lsb>5</lsb>
      </field>
      <field name="flrct">
        <desc>flash reset control</desc>
        <msb>11</msb>
        <lsb>11</lsb>
      </field>
      <field name="res">
        <msb>31</msb>
        <lsb>13</lsb>
      </field>
      <field name="tmrct">
        <desc>time management reset control</desc>
        <msb>10</msb>
        <lsb>10</lsb>
      </field>
      <field name="rirct">
        <desc>receive IP recombination reset control</desc>
        <msb>4</msb>
        <lsb>4</lsb>
      </field>
      <field name="burct">
        <desc>data buffer reset control</desc>
        <msb>8</msb>
        <lsb>8</lsb>
      </field>
      <field name="icrct">
        <desc>ICMP server reset control</desc>
        <msb>12</msb>
        <lsb>12</lsb>
      </field>
      <field name="rmrct">
        <desc>redundancy management reset control</desc>
        <msb>2</msb>
        <lsb>2</lsb>
      </field>
      <field name="amrct">
        <desc>a mac reset control</desc>
        <msb>0</msb>
        <lsb>0</lsb>
      </field>
      <field name="barct">
        <desc>BAG reset control</desc>
        <msb>7</msb>
        <lsb>7</lsb>
      </field>
      <field name="bmrct">
        <desc>b mac reset control</desc>
        <msb>1</msb>
        <lsb>1</lsb>
      </field>
    </register>
    <register name="secure_rd_data">
      <desc>secure_rd_data</desc>
      <offset>88</offset>
      <size>4</size>
      <field name="res">
        <msb>31</msb>
        <lsb>8</lsb>
      </field>
      <field name="srdd">
        <desc>secure read data</desc>
        <msb>7</msb>
        <lsb>0</lsb>
      </field>
    </register>
    <register name="analyse_cfg_cam_addr">
      <desc>cam config address</desc>
      <offset>4108</offset>
      <size>4</size>
    </register>
    <register name="intr_rx_frame_en">
      <desc>intr_rx_frame_en</desc>
      <offset>8212</offset>
      <size>4</size>
      <field name="res">
        <msb>31</msb>
        <lsb>1</lsb>
      </field>
      <field name="rxitr">
        <desc>enable PCI receive interrupt</desc>
        <msb>0</msb>
        <lsb>0</lsb>
      </field>
    </register>
    <register name="fragment_cfg_data">
      <desc>ram config data</desc>
      <offset>4168</offset>
      <size>4</size>
      <field name="MAX_FRAME_LENGTH">
        <desc>Max Frame Length</desc>
        <msb>10</msb>
        <lsb>0</lsb>
      </field>
    </register>
    <register name="rx_MIB_data">
      <offset>24612</offset>
      <size>4</size>
    </register>
    <register name="phy_loc_sel">
      <desc>phy_loc_sel</desc>
      <offset>48</offset>
      <size>4</size>
      <field name="res">
        <msb>31</msb>
        <lsb>1</lsb>
      </field>
      <field name="pls">
        <desc>phy location selected</desc>
        <msb>0</msb>
        <lsb>0</lsb>
      </field>
    </register>
    <register name="rx_buf_overflow_port_id">
      <offset>24584</offset>
      <size>4</size>
    </register>
    <register name="tx_frame_len">
      <desc>Host send data frame length register</desc>
      <offset>12292</offset>
      <size>4</size>
      <field name="frame_len">
        <desc>Send frame length</desc>
        <msb>17</msb>
        <lsb>0</lsb>
      </field>
    </register>
    <register name="rx_rec_frame">
      <desc>If write one, the device starts reading from the receive data frames Port cache</desc>
      <offset>12312</offset>
      <size>4</size>
    </register>
    <register name="work_mode">
      <desc>work_mode</desc>
      <offset>12</offset>
      <size>4</size>
      <field name="res">
        <msb>31</msb>
        <lsb>2</lsb>
      </field>
      <field name="wmo">
        <desc>Work Mode</desc>
        <msb>1</msb>
        <lsb>0</lsb>
      </field>
    </register>
    <register name="rx_port_id">
      <desc>To query the data frame port id</desc>
      <offset>12304</offset>
      <size>4</size>
    </register>
    <register name="phy_wr_data">
      <desc>phy_wr_data</desc>
      <offset>52</offset>
      <size>4</size>
      <field name="res">
        <msb>31</msb>
        <lsb>16</lsb>
      </field>
      <field name="pwrd">
        <desc>phy write data</desc>
        <msb>15</msb>
        <lsb>0</lsb>
      </field>
    </register>
    <register name="tx_MIB_addr">
      <offset>24616</offset>
      <size>4</size>
    </register>
    <register name="phy_rd_data">
      <desc>phy_rd_data</desc>
      <offset>68</offset>
      <size>4</size>
      <field name="res">
        <msb>31</msb>
        <lsb>16</lsb>
      </field>
      <field name="prdd">
        <desc>phy read data</desc>
        <msb>15</msb>
        <lsb>0</lsb>
      </field>
    </register>
    <register name="rx_rec_time1">
      <desc>Analyzing received data frame time</desc>
      <offset>12328</offset>
      <size>4</size>
      <field name="us">
        <desc>us</desc>
        <msb>9</msb>
        <lsb>0</lsb>
      </field>
      <field name="min">
        <desc>min</desc>
        <msb>31</msb>
        <lsb>26</lsb>
      </field>
      <field name="s">
        <desc>s</desc>
        <msb>25</msb>
        <lsb>20</lsb>
      </field>
      <field name="ms">
        <desc>ms</desc>
        <msb>19</msb>
        <lsb>10</lsb>
      </field>
    </register>
    <register name="analyse_cfg_cam_data1">
      <desc>cam config data part1</desc>
      <offset>4112</offset>
      <size>4</size>
    </register>
    <register name="analyse_cfg_cam_data2">
      <desc>cam config data part2</desc>
      <offset>4176</offset>
      <size>4</size>
    </register>
    <register name="analyse_cfg_cam_data3">
      <desc>cam config data part3</desc>
      <offset>4180</offset>
      <size>4</size>
      <field name="ICMP_TYPE_ID">
        <msb>1</msb>
        <lsb>1</lsb>
      </field>
      <field name="MULTICAST_ID">
        <msb>0</msb>
        <lsb>0</lsb>
      </field>
    </register>
    <register name="busy_reset_port">
      <desc>busy reset port</desc>
      <offset>4196</offset>
      <size>4</size>
      <field name="busy">
        <msb>0</msb>
        <lsb>0</lsb>
      </field>
    </register>
    <register name="loop_ctrl">
      <desc>loop_ctrl</desc>
      <offset>132</offset>
      <size>4</size>
      <field name="res">
        <msb>31</msb>
        <lsb>3</lsb>
      </field>
      <field name="rmlct">
        <desc>redundancy management loop control</desc>
        <msb>2</msb>
        <lsb>2</lsb>
      </field>
      <field name="bmlct">
        <desc>b mac loop control</desc>
        <msb>1</msb>
        <lsb>1</lsb>
      </field>
      <field name="amlct">
        <desc>a mac loop control</desc>
        <msb>0</msb>
        <lsb>0</lsb>
      </field>
    </register>
    <register name="IRIG_B_set">
      <desc>IRIG_B_set</desc>
      <offset>76</offset>
      <size>4</size>
      <field name="irbse">
        <desc>IRIG B set</desc>
        <msb>0</msb>
        <lsb>0</lsb>
      </field>
      <field name="res">
        <msb>31</msb>
        <lsb>1</lsb>
      </field>
    </register>
    <register name="rx_frame_len">
      <desc>Analyzing the received data frame</desc>
      <offset>12320</offset>
      <size>4</size>
    </register>
    <register name="IRIG_B_sat">
      <desc>IRIG_B_sat</desc>
      <offset>72</offset>
      <size>4</size>
      <field name="irbs">
        <desc>IRIG B sat</desc>
        <msb>0</msb>
        <lsb>0</lsb>
      </field>
      <field name="res">
        <msb>31</msb>
        <lsb>1</lsb>
      </field>
    </register>
    <register name="MACA_MIB_data">
      <offset>24596</offset>
      <size>4</size>
    </register>
    <register name="tx_dst_ip_addr">
      <desc>Host send data frame dest ip address</desc>
      <offset>12352</offset>
      <size>4</size>
    </register>
    <register name="intr_set">
      <desc>intr_set</desc>
      <offset>8192</offset>
      <size>4</size>
      <field name="ints">
        <desc>PCI interrupt set</desc>
        <msb>0</msb>
        <lsb>0</lsb>
      </field>
      <field name="res">
        <msb>31</msb>
        <lsb>1</lsb>
      </field>
    </register>
    <register name="cfg_table_src">
      <desc>cfg_table_src</desc>
      <offset>4096</offset>
      <size>4</size>
    </register>
    <register name="scheduling_cfg_data">
      <desc>ram config data</desc>
      <offset>4144</offset>
      <size>4</size>
      <field name="BAG">
        <desc>BAG</desc>
        <msb>16</msb>
        <lsb>0</lsb>
      </field>
    </register>
    <register name="cfg_done_615a">
      <desc>cfg_done_615a</desc>
      <offset>4104</offset>
      <size>4</size>
    </register>
    <register name="cfg_reset">
      <desc>cfg reset</desc>
      <offset>4192</offset>
      <size>4</size>
      <field name="port_id">
        <msb>6</msb>
        <lsb>0</lsb>
      </field>
      <field name="reset">
        <msb>7</msb>
        <lsb>7</lsb>
      </field>
    </register>
    <register name="transmit_cfg_ram_addr">
      <desc>ram config address</desc>
      <offset>4124</offset>
      <size>4</size>
    </register>
    <register name="flash_wr_addr">
      <desc>flash_wr_addr</desc>
      <offset>32</offset>
      <size>4</size>
      <field name="res">
        <msb>31</msb>
        <lsb>24</lsb>
      </field>
      <field name="fwra">
        <desc>flash write address</desc>
        <msb>23</msb>
        <lsb>0</lsb>
      </field>
    </register>
    <register name="rm_cfg_cam_data">
      <desc>cam config data</desc>
      <offset>4152</offset>
      <size>4</size>
      <field name="VL_ID">
        <desc>VL ID</desc>
        <msb>15</msb>
        <lsb>0</lsb>
      </field>
    </register>
    <register name="flash_rd_rdy">
      <desc>flash_rd_rdy</desc>
      <offset>40</offset>
      <size>4</size>
      <field name="res">
        <msb>31</msb>
        <lsb>1</lsb>
      </field>
      <field name="rdr">
        <desc>flash read ready</desc>
        <msb>0</msb>
        <lsb>0</lsb>
      </field>
    </register>
    <register name="secure_wr_data">
      <desc>secure_wr_data</desc>
      <offset>96</offset>
      <size>4</size>
      <field name="res">
        <msb>31</msb>
        <lsb>8</lsb>
      </field>
      <field name="swrd">
        <desc>secure write data</desc>
        <msb>7</msb>
        <lsb>0</lsb>
      </field>
    </register>
    <register name="tx_buf_overflow_port_id">
      <offset>24576</offset>
      <size>4</size>
    </register>
    <register name="rx_MIB_addr">
      <offset>24608</offset>
      <size>4</size>
    </register>
  </bank>
  <bank name="pci_config">
    <documentation>The PCI configuration space.</documentation>
    <function>255</function>
    <register name="subsystem_vendor_id">
      <offset>44</offset>
      <size>2</size>
    </register>
    <register name="vendor_id">
      <documentation>The Vendor ID of the PCI device</documentation>
      <offset>0</offset>
      <size>2</size>
    </register>
    <register name="max_lat">
      <offset>63</offset>
      <size>1</size>
    </register>
    <register name="revision_id">
      <offset>8</offset>
      <size>1</size>
    </register>
    <register name="base_address_5">
      <offset>36</offset>
      <size>4</size>
      <field name="ignore">
        <msb>31</msb>
        <lsb>0</lsb>
      </field>
    </register>
    <register name="subsystem_id">
      <offset>46</offset>
      <size>2</size>
    </register>
    <register name="bus_address">
      <size>4</size>
    </register>
    <register name="interrupt_line">
      <offset>60</offset>
      <size>1</size>
    </register>
    <register name="interrupt_pin">
      <offset>61</offset>
      <size>1</size>
    </register>
    <register name="capabilities_ptr">
      <offset>52</offset>
      <size>1</size>
    </register>
    <register name="min_gnt">
      <offset>62</offset>
      <size>1</size>
    </register>
    <register name="cache_line_size">
      <offset>12</offset>
      <size>1</size>
    </register>
    <register name="interrupts">
      <size>1</size>
    </register>
    <register name="class_code">
      <offset>9</offset>
      <size>3</size>
    </register>
    <register name="bist">
      <offset>15</offset>
      <size>1</size>
    </register>
    <register name="latency_timer">
      <offset>13</offset>
      <size>1</size>
    </register>
    <register name="reserved1">
      <offset>53</offset>
      <size>3</size>
    </register>
    <register name="reserved2">
      <offset>56</offset>
      <size>4</size>
    </register>
    <register name="status">
      <offset>6</offset>
      <size>2</size>
      <field name="rta">
        <desc>Received Target Abort</desc>
        <msb>12</msb>
        <lsb>12</lsb>
      </field>
      <field name="fbb">
        <desc>Fast Back-to-Back Capable</desc>
        <msb>7</msb>
        <lsb>7</lsb>
      </field>
      <field name="rma">
        <desc>Received Master Abort</desc>
        <msb>13</msb>
        <lsb>13</lsb>
      </field>
      <field name="ds">
        <desc>DEVSEL timing</desc>
        <msb>10</msb>
        <lsb>9</lsb>
      </field>
      <field name="ins">
        <desc>Interrupt Status</desc>
        <msb>3</msb>
        <lsb>3</lsb>
      </field>
      <field name="pe">
        <desc>Master Data Parity Error</desc>
        <msb>8</msb>
        <lsb>8</lsb>
      </field>
      <field name="ssa">
        <desc>Signaled System Abort</desc>
        <msb>14</msb>
        <lsb>14</lsb>
      </field>
      <field name="c">
        <desc>Capabilities List</desc>
        <msb>4</msb>
        <lsb>4</lsb>
      </field>
      <field name="dpe">
        <desc>Detected Parity Error</desc>
        <msb>15</msb>
        <lsb>15</lsb>
      </field>
      <field name="mhz">
        <desc>66 MHz Capable</desc>
        <msb>5</msb>
        <lsb>5</lsb>
      </field>
      <field name="sta">
        <desc>Signaled Target Abort</desc>
        <msb>11</msb>
        <lsb>11</lsb>
      </field>
    </register>
    <register name="base_address_4">
      <offset>32</offset>
      <size>4</size>
      <field name="ignore">
        <msb>31</msb>
        <lsb>0</lsb>
      </field>
    </register>
    <register name="base_address_1">
      <offset>20</offset>
      <size>4</size>
      <field name="ignore">
        <msb>31</msb>
        <lsb>0</lsb>
      </field>
    </register>
    <register name="base_address_0">
      <offset>16</offset>
      <size>4</size>
      <field name="base">
        <documentation>The base address</documentation>
        <msb>31</msb>
        <lsb>2</lsb>
      </field>
      <field name="p">
        <desc>Reserved</desc>
        <msb>1</msb>
        <lsb>1</lsb>
      </field>
      <field name="s">
        <documentation>Space type</documentation>
        <msb>0</msb>
        <lsb>0</lsb>
      </field>
    </register>
    <register name="base_address_3">
      <offset>28</offset>
      <size>4</size>
      <field name="ignore">
        <msb>31</msb>
        <lsb>0</lsb>
      </field>
    </register>
    <register name="base_address_2">
      <offset>24</offset>
      <size>4</size>
      <field name="type">
        <documentation>Type</documentation>
        <msb>2</msb>
        <lsb>1</lsb>
      </field>
      <field name="base">
        <documentation>The base address</documentation>
        <msb>31</msb>
        <lsb>4</lsb>
      </field>
      <field name="p">
        <documentation>Prefetchable</documentation>
        <msb>3</msb>
        <lsb>3</lsb>
      </field>
      <field name="s">
        <documentation>Space type</documentation>
        <msb>0</msb>
        <lsb>0</lsb>
      </field>
    </register>
    <register name="cardbus_cis_ptr">
      <offset>40</offset>
      <size>4</size>
    </register>
    <register name="device_id">
      <documentation>The Device ID of the PCI device</documentation>
      <offset>2</offset>
      <size>2</size>
    </register>
    <register name="expansion_rom_base">
      <desc>Expansion ROM base address</desc>
      <offset>48</offset>
      <size>4</size>
      <field name="base">
        <documentation>The base address</documentation>
        <msb>31</msb>
        <lsb>1</lsb>
      </field>
      <field name="e">
        <documentation>Address decode enable</documentation>
        <msb>0</msb>
        <lsb>0</lsb>
      </field>
    </register>
    <register name="header_type">
      <offset>14</offset>
      <size>1</size>
      <field name="type">
        <msb>6</msb>
        <lsb>0</lsb>
      </field>
      <field name="mf">
        <msb>7</msb>
        <lsb>7</lsb>
      </field>
    </register>
    <register name="command">
      <documentation>The PCI command register.</documentation>
      <offset>4</offset>
      <size>2</size>
      <field name="io">
        <desc>I/O Access Enable</desc>
        <msb>0</msb>
        <lsb>0</lsb>
      </field>
      <field name="id">
        <desc>Interrupt Disable</desc>
        <msb>10</msb>
        <lsb>10</lsb>
      </field>
      <field name="vga">
        <desc>VGA Palette Snoop Enable</desc>
        <limitations>Not implemented.</limitations>
        <msb>5</msb>
        <lsb>5</lsb>
      </field>
      <field name="mwi">
        <desc>Memory Write and Invalidate Enable</desc>
        <limitations>Not implemented.</limitations>
        <msb>4</msb>
        <lsb>4</lsb>
      </field>
      <field name="wc">
        <desc>Wait Cycle Enable</desc>
        <limitations>Not implemented.</limitations>
        <msb>7</msb>
        <lsb>7</lsb>
      </field>
      <field name="mem">
        <desc>Memory Access Enable</desc>
        <msb>1</msb>
        <lsb>1</lsb>
      </field>
      <field name="pe">
        <desc>Parity Error Response</desc>
        <limitations>Not implemented.</limitations>
        <msb>6</msb>
        <lsb>6</lsb>
      </field>
      <field name="sc">
        <desc>Special Cycle Recognition</desc>
        <limitations>Not implemented.</limitations>
        <msb>3</msb>
        <lsb>3</lsb>
      </field>
      <field name="fb">
        <desc>Fast Back-to-Back Enable</desc>
        <limitations>Not implemented.</limitations>
        <msb>9</msb>
        <lsb>9</lsb>
      </field>
      <field name="m">
        <desc>Master Enable</desc>
        <msb>2</msb>
        <lsb>2</lsb>
      </field>
      <field name="se">
        <desc>System Error Enable</desc>
        <limitations>Not implemented.</limitations>
        <msb>8</msb>
        <lsb>8</lsb>
      </field>
    </register>
  </bank>
  <bank name="pci9056">
    <documentation>Control and Status Register Mapping</documentation>
    <function>0</function>
    <register name="intcsr">
      <desc>Interrupt Control/Status</desc>
      <offset>104</offset>
      <size>4</size>
      <field name="liie">
        <desc>Local Interrupt Input Enable</desc>
        <msb>11</msb>
        <lsb>11</lsb>
      </field>
      <field name="lioe">
        <desc>Local Interrupt Output Enable</desc>
        <msb>16</msb>
        <lsb>16</lsb>
      </field>
      <field name="ie">
        <desc>PCI Interrupt Enable</desc>
        <msb>8</msb>
        <lsb>8</lsb>
      </field>
      <field name="dma1ie">
        <desc>DMA Channel 1 Interrupt Enable</desc>
        <msb>19</msb>
        <lsb>19</lsb>
      </field>
      <field name="dma0ie">
        <desc>DMA Channel 0 Interrupt Enable</desc>
        <msb>18</msb>
        <lsb>18</lsb>
      </field>
    </register>
    <register name="loopdmadone">
      <desc>DMA done</desc>
      <offset>172</offset>
      <size>4</size>
    </register>
    <register name="dmaladr1">
      <desc>DMA Channel 1 Local Address</desc>
      <offset>156</offset>
      <size>4</size>
      <field name="ladr1">
        <desc>DMA Channel 1 Local Address</desc>
        <msb>31</msb>
        <lsb>0</lsb>
      </field>
    </register>
    <register name="dmaladr0">
      <desc>DMA Channel 0 Local Address</desc>
      <offset>136</offset>
      <size>4</size>
      <field name="ladr0">
        <desc>DMA Channel 0 Local Address</desc>
        <msb>31</msb>
        <lsb>0</lsb>
      </field>
    </register>
    <register name="dmadpr1">
      <desc>DMA Channel 1 Descriptor Pointer</desc>
      <offset>164</offset>
      <size>4</size>
      <field name="dmad1">
        <desc>DMA Channel 0 Direction of Transfer</desc>
        <msb>3</msb>
        <lsb>3</lsb>
      </field>
    </register>
    <register name="dmasiz1">
      <desc>DMA Channel 1 Transfer Size</desc>
      <offset>160</offset>
      <size>4</size>
      <field name="siz1">
        <desc>DMA Channel 1 Transfer Size (Bytes)</desc>
        <msb>22</msb>
        <lsb>0</lsb>
      </field>
    </register>
    <register name="dmacsr1">
      <desc>DMA Channel 1 Command/Status</desc>
      <offset>169</offset>
      <size>1</size>
      <field name="res">
        <msb>7</msb>
        <lsb>5</lsb>
      </field>
      <field name="dma1d">
        <desc>DMA Channel 1 Done</desc>
        <msb>4</msb>
        <lsb>4</lsb>
      </field>
      <field name="dma1a">
        <desc>DMA Channel 1 Abort</desc>
        <msb>2</msb>
        <lsb>2</lsb>
      </field>
      <field name="dma1c">
        <desc>DMA Channel 1 Clear Interrupt</desc>
        <msb>3</msb>
        <lsb>3</lsb>
      </field>
      <field name="dma1s">
        <desc>DMA Channel 1 Start</desc>
        <msb>1</msb>
        <lsb>1</lsb>
      </field>
      <field name="dma1e">
        <desc>DMA Channel 1 Enable</desc>
        <msb>0</msb>
        <lsb>0</lsb>
      </field>
    </register>
    <register name="dmapadr1">
      <desc>DMA Channel 1 PCI Address</desc>
      <offset>152</offset>
      <size>4</size>
      <field name="padr1">
        <desc>DMA Channel 1 PCI Address</desc>
        <msb>31</msb>
        <lsb>0</lsb>
      </field>
    </register>
    <register name="dmadpr0">
      <desc>DMA Channel 0 Descriptor Pointer</desc>
      <offset>144</offset>
      <size>4</size>
      <field name="dmad0">
        <desc>DMA Channel 0 Direction of Transfer</desc>
        <msb>3</msb>
        <lsb>3</lsb>
      </field>
    </register>
    <register name="lmisc1">
      <desc>Local Miscellaneous Control</desc>
      <offset>13</offset>
      <size>4</size>
    </register>
    <register name="dmasiz0">
      <desc>DMA Channel 0 Transfer Size</desc>
      <offset>140</offset>
      <size>4</size>
      <field name="siz0">
        <desc>DMA Channel 0 Transfer Size (Bytes)</desc>
        <msb>22</msb>
        <lsb>0</lsb>
      </field>
    </register>
    <register name="dmacsr0">
      <desc>DMA Channel 0 Command/Status</desc>
      <offset>168</offset>
      <size>1</size>
      <field name="dma0c">
        <desc>DMA Channel 0 Clear Interrupt</desc>
        <msb>3</msb>
        <lsb>3</lsb>
      </field>
      <field name="dma0a">
        <desc>DMA Channel 0 Abort</desc>
        <msb>2</msb>
        <lsb>2</lsb>
      </field>
      <field name="res">
        <msb>7</msb>
        <lsb>5</lsb>
      </field>
      <field name="dma0s">
        <desc>DMA Channel 0 Start</desc>
        <msb>1</msb>
        <lsb>1</lsb>
      </field>
      <field name="dma0e">
        <desc>DMA Channel 0 Enable</desc>
        <msb>0</msb>
        <lsb>0</lsb>
      </field>
      <field name="dma0d">
        <desc>DMA Channel 0 Done</desc>
        <msb>4</msb>
        <lsb>4</lsb>
      </field>
    </register>
    <register name="dmapadr0">
      <desc>DMA Channel 0 PCI Address</desc>
      <offset>132</offset>
      <size>4</size>
      <field name="padr0">
        <desc>DMA Channel 0 PCI Address</desc>
        <msb>31</msb>
        <lsb>0</lsb>
      </field>
    </register>
    <register name="recvdmadone">
      <desc>receive DMA done</desc>
      <offset>176</offset>
      <size>4</size>
    </register>
    <register name="cntrl">
      <desc>Serial EEPROM Control, PCI Command Codes,User I/O Control, and Init Control</desc>
      <offset>108</offset>
      <size>4</size>
      <field name="uolp">
        <desc>USERo or LLOCKo# Pin Select</desc>
        <msb>19</msb>
        <lsb>19</lsb>
      </field>
      <field name="pwccd">
        <desc>PCI Write Command Code for DMA</desc>
        <msb>7</msb>
        <lsb>4</lsb>
      </field>
      <field name="gpi">
        <desc>General-Purpose Input</desc>
        <msb>17</msb>
        <lsb>17</lsb>
      </field>
      <field name="pmwcc">
        <desc>PCI Memory Write Command Code for Direct Master</desc>
        <msb>15</msb>
        <lsb>12</lsb>
      </field>
      <field name="prccd">
        <desc>PCI Read Command Code for DMA</desc>
        <msb>3</msb>
        <lsb>0</lsb>
      </field>
      <field name="gpo">
        <desc>General-Purpose Output</desc>
        <msb>16</msb>
        <lsb>16</lsb>
      </field>
      <field name="pmrcc">
        <desc>PCI Memory Read Command Code for Direct Master</desc>
        <msb>11</msb>
        <lsb>8</lsb>
      </field>
      <field name="uilp">
        <desc>USERi or LLOCKi# Pin Select</desc>
        <msb>18</msb>
        <lsb>18</lsb>
      </field>
    </register>
    <register name="dmamode1">
      <desc>DMA Channel 1 Mode</desc>
      <offset>148</offset>
      <size>4</size>
      <field name="lbw">
        <desc>DMA Channel 1 Local Bus Data Width</desc>
        <msb>1</msb>
        <lsb>0</lsb>
      </field>
      <field name="tarie">
        <desc>DMA Channel 1 TA#/READY# Input Enable</desc>
        <msb>6</msb>
        <lsb>6</lsb>
      </field>
      <field name="bie">
        <desc>DMA Channel 1 Continuous Burst Enable</desc>
        <msb>7</msb>
        <lsb>7</lsb>
      </field>
      <field name="die">
        <desc>DMA Channel 1 Done Interrupt Enable</desc>
        <msb>10</msb>
        <lsb>10</lsb>
      </field>
      <field name="lbe">
        <desc>DMA Channel 1 Local Burst Enable</desc>
        <msb>8</msb>
        <lsb>8</lsb>
      </field>
    </register>
    <register name="dmamode0">
      <desc>DMA Channel 0 Mode</desc>
      <offset>128</offset>
      <size>4</size>
      <field name="lbw">
        <desc>DMA Channel 0 Local Bus Data Width</desc>
        <msb>1</msb>
        <lsb>0</lsb>
      </field>
      <field name="tarie">
        <desc>DMA Channel 0 TA#/READY# Input Enable</desc>
        <msb>6</msb>
        <lsb>6</lsb>
      </field>
      <field name="bie">
        <desc>DMA Channel 0 Continuous Burst Enable</desc>
        <msb>7</msb>
        <lsb>7</lsb>
      </field>
      <field name="die">
        <desc>DMA Channel 0 Done Interrupt Enable</desc>
        <msb>10</msb>
        <lsb>10</lsb>
      </field>
      <field name="lbe">
        <desc>DMA Channel 0 Local Burst Enable</desc>
        <msb>8</msb>
        <lsb>8</lsb>
      </field>
    </register>
  </bank>
</device>
