Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Wed Jan 28 19:27:47 2015
| Host              : xsjrdevl13 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Design            : diffeq_f_systemC
| Device            : 7k70t-fbg676
| Speed File        : -2  PRODUCTION 1.12 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.825ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            temp/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        10.927ns  (logic 8.130ns (74.403%)  route 2.797ns (25.597%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 13.952 - 10.500 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y28          net (fo=99, estimated)       1.278     3.747    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.748    temp__0/PCOUT[47]
    DSP48_X0Y29          net (fo=1, estimated)        0.000     6.748    temp__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.825    temp__1/P[0]
    SLICE_X11Y75         net (fo=2, estimated)        0.567     8.392    temp__1_n_105
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.043     8.435    uport2_i_23/O
    SLICE_X11Y75         net (fo=1, routed)           0.012     8.447    uport2_i_23_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.702    uport2_i_4/CO[3]
    SLICE_X11Y76         net (fo=1, estimated)        0.000     8.702    uport2_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.755    uport2_i_3/CO[3]
    SLICE_X11Y77         net (fo=1, estimated)        0.000     8.755    uport2_i_3_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.808    uport2_i_2/CO[3]
    SLICE_X11Y78         net (fo=1, estimated)        0.000     8.808    uport2_i_2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.974    uport2_i_1/O[1]
    DSP48_X0Y33          net (fo=2, estimated)        0.576     9.550    temp__2[29]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[12]_P[3])
                                                      2.607    12.157    uport2/P[3]
    SLICE_X11Y81         net (fo=1, estimated)        0.383    12.540    uport2_n_102
    SLICE_X11Y81         LUT2 (Prop_lut2_I1_O)        0.043    12.583    temp_i_91/O
    SLICE_X11Y81         net (fo=1, routed)           0.011    12.594    temp_i_91_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248    12.842    temp_i_59/CO[3]
    SLICE_X11Y82         net (fo=1, estimated)        0.000    12.842    temp_i_59_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    13.008    temp_i_57/O[1]
    SLICE_X10Y82         net (fo=3, estimated)        0.448    13.456    temp_i_57_n_6
    SLICE_X10Y82         LUT3 (Prop_lut3_I0_O)        0.043    13.499    temp_i_23/O
    SLICE_X10Y78         net (fo=1, estimated)        0.369    13.868    temp_i_23_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202    14.070    temp_i_3/CO[3]
    SLICE_X10Y79         net (fo=1, estimated)        0.000    14.070    temp_i_3_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    14.243    temp_i_2/O[1]
    DSP48_X0Y30          net (fo=2, estimated)        0.431    14.674    uport0_dspDelayedAccum[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500    
    D23                                               0.000    10.500    clk
    D23                  net (fo=0)                   0.000    10.500    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    11.238    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.722    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.805    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=99, estimated)       1.147    13.952    clk_IBUF_BUFG
                         clock pessimism              0.249    14.201    
                         clock uncertainty           -0.035    14.165    
    DSP48_X0Y30          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.317    13.848    temp
  -------------------------------------------------------------------
                         required time                         13.848    
                         arrival time                         -14.674    
  -------------------------------------------------------------------
                         slack                                 -0.825    

Slack (VIOLATED) :        -0.818ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            temp/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        10.920ns  (logic 8.071ns (73.910%)  route 2.849ns (26.090%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 13.952 - 10.500 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y28          net (fo=99, estimated)       1.278     3.747    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.748    temp__0/PCOUT[47]
    DSP48_X0Y29          net (fo=1, estimated)        0.000     6.748    temp__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.825    temp__1/P[0]
    SLICE_X11Y75         net (fo=2, estimated)        0.567     8.392    temp__1_n_105
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.043     8.435    uport2_i_23/O
    SLICE_X11Y75         net (fo=1, routed)           0.012     8.447    uport2_i_23_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.702    uport2_i_4/CO[3]
    SLICE_X11Y76         net (fo=1, estimated)        0.000     8.702    uport2_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.755    uport2_i_3/CO[3]
    SLICE_X11Y77         net (fo=1, estimated)        0.000     8.755    uport2_i_3_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.808    uport2_i_2/CO[3]
    SLICE_X11Y78         net (fo=1, estimated)        0.000     8.808    uport2_i_2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.974    uport2_i_1/O[1]
    DSP48_X0Y33          net (fo=2, estimated)        0.576     9.550    temp__2[29]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[12]_P[3])
                                                      2.607    12.157    uport2/P[3]
    SLICE_X11Y81         net (fo=1, estimated)        0.383    12.540    uport2_n_102
    SLICE_X11Y81         LUT2 (Prop_lut2_I1_O)        0.043    12.583    temp_i_91/O
    SLICE_X11Y81         net (fo=1, routed)           0.011    12.594    temp_i_91_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248    12.842    temp_i_59/CO[3]
    SLICE_X11Y82         net (fo=1, estimated)        0.000    12.842    temp_i_59_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    13.008    temp_i_57/O[1]
    SLICE_X10Y82         net (fo=3, estimated)        0.448    13.456    temp_i_57_n_6
    SLICE_X10Y82         LUT3 (Prop_lut3_I0_O)        0.043    13.499    temp_i_23/O
    SLICE_X10Y78         net (fo=1, estimated)        0.369    13.868    temp_i_23_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202    14.070    temp_i_3/CO[3]
    SLICE_X10Y79         net (fo=1, estimated)        0.000    14.070    temp_i_3_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114    14.184    temp_i_2/O[0]
    DSP48_X0Y30          net (fo=2, estimated)        0.483    14.667    uport0_dspDelayedAccum[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500    
    D23                                               0.000    10.500    clk
    D23                  net (fo=0)                   0.000    10.500    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    11.238    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.722    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.805    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=99, estimated)       1.147    13.952    clk_IBUF_BUFG
                         clock pessimism              0.249    14.201    
                         clock uncertainty           -0.035    14.165    
    DSP48_X0Y30          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.317    13.848    temp
  -------------------------------------------------------------------
                         required time                         13.848    
                         arrival time                         -14.667    
  -------------------------------------------------------------------
                         slack                                 -0.818    

Slack (VIOLATED) :        -0.740ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            temp/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        10.842ns  (logic 8.077ns (74.497%)  route 2.765ns (25.503%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 13.952 - 10.500 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y28          net (fo=99, estimated)       1.278     3.747    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.748    temp__0/PCOUT[47]
    DSP48_X0Y29          net (fo=1, estimated)        0.000     6.748    temp__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.825    temp__1/P[0]
    SLICE_X11Y75         net (fo=2, estimated)        0.567     8.392    temp__1_n_105
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.043     8.435    uport2_i_23/O
    SLICE_X11Y75         net (fo=1, routed)           0.012     8.447    uport2_i_23_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.702    uport2_i_4/CO[3]
    SLICE_X11Y76         net (fo=1, estimated)        0.000     8.702    uport2_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.755    uport2_i_3/CO[3]
    SLICE_X11Y77         net (fo=1, estimated)        0.000     8.755    uport2_i_3_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.808    uport2_i_2/CO[3]
    SLICE_X11Y78         net (fo=1, estimated)        0.000     8.808    uport2_i_2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.974    uport2_i_1/O[1]
    DSP48_X0Y33          net (fo=2, estimated)        0.576     9.550    temp__2[29]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[12]_P[3])
                                                      2.607    12.157    uport2/P[3]
    SLICE_X11Y81         net (fo=1, estimated)        0.383    12.540    uport2_n_102
    SLICE_X11Y81         LUT2 (Prop_lut2_I1_O)        0.043    12.583    temp_i_91/O
    SLICE_X11Y81         net (fo=1, routed)           0.011    12.594    temp_i_91_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248    12.842    temp_i_59/CO[3]
    SLICE_X11Y82         net (fo=1, estimated)        0.000    12.842    temp_i_59_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    13.008    temp_i_57/O[1]
    SLICE_X10Y82         net (fo=3, estimated)        0.448    13.456    temp_i_57_n_6
    SLICE_X10Y82         LUT3 (Prop_lut3_I0_O)        0.043    13.499    temp_i_23/O
    SLICE_X10Y78         net (fo=1, estimated)        0.369    13.868    temp_i_23_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202    14.070    temp_i_3/CO[3]
    SLICE_X10Y79         net (fo=1, estimated)        0.000    14.070    temp_i_3_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.120    14.190    temp_i_2/O[2]
    DSP48_X0Y30          net (fo=2, estimated)        0.399    14.589    uport0_dspDelayedAccum[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500    
    D23                                               0.000    10.500    clk
    D23                  net (fo=0)                   0.000    10.500    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    11.238    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.722    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.805    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=99, estimated)       1.147    13.952    clk_IBUF_BUFG
                         clock pessimism              0.249    14.201    
                         clock uncertainty           -0.035    14.165    
    DSP48_X0Y30          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.317    13.848    temp
  -------------------------------------------------------------------
                         required time                         13.848    
                         arrival time                         -14.589    
  -------------------------------------------------------------------
                         slack                                 -0.740    

Slack (VIOLATED) :        -0.697ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            temp/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        10.799ns  (logic 8.114ns (75.137%)  route 2.685ns (24.863%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 13.952 - 10.500 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y28          net (fo=99, estimated)       1.278     3.747    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.748    temp__0/PCOUT[47]
    DSP48_X0Y29          net (fo=1, estimated)        0.000     6.748    temp__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.825    temp__1/P[0]
    SLICE_X11Y75         net (fo=2, estimated)        0.567     8.392    temp__1_n_105
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.043     8.435    uport2_i_23/O
    SLICE_X11Y75         net (fo=1, routed)           0.012     8.447    uport2_i_23_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.702    uport2_i_4/CO[3]
    SLICE_X11Y76         net (fo=1, estimated)        0.000     8.702    uport2_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.755    uport2_i_3/CO[3]
    SLICE_X11Y77         net (fo=1, estimated)        0.000     8.755    uport2_i_3_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.808    uport2_i_2/CO[3]
    SLICE_X11Y78         net (fo=1, estimated)        0.000     8.808    uport2_i_2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.974    uport2_i_1/O[1]
    DSP48_X0Y33          net (fo=2, estimated)        0.576     9.550    temp__2[29]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[12]_P[3])
                                                      2.607    12.157    uport2/P[3]
    SLICE_X11Y81         net (fo=1, estimated)        0.383    12.540    uport2_n_102
    SLICE_X11Y81         LUT2 (Prop_lut2_I1_O)        0.043    12.583    temp_i_91/O
    SLICE_X11Y81         net (fo=1, routed)           0.011    12.594    temp_i_91_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248    12.842    temp_i_59/CO[3]
    SLICE_X11Y82         net (fo=1, estimated)        0.000    12.842    temp_i_59_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    13.008    temp_i_57/O[1]
    SLICE_X10Y82         net (fo=3, estimated)        0.448    13.456    temp_i_57_n_6
    SLICE_X10Y82         LUT3 (Prop_lut3_I0_O)        0.043    13.499    temp_i_23/O
    SLICE_X10Y78         net (fo=1, estimated)        0.369    13.868    temp_i_23_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202    14.070    temp_i_3/CO[3]
    SLICE_X10Y79         net (fo=1, estimated)        0.000    14.070    temp_i_3_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157    14.227    temp_i_2/O[3]
    DSP48_X0Y30          net (fo=2, estimated)        0.319    14.546    uport0_dspDelayedAccum[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500    
    D23                                               0.000    10.500    clk
    D23                  net (fo=0)                   0.000    10.500    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    11.238    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.722    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.805    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=99, estimated)       1.147    13.952    clk_IBUF_BUFG
                         clock pessimism              0.249    14.201    
                         clock uncertainty           -0.035    14.165    
    DSP48_X0Y30          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.317    13.848    temp
  -------------------------------------------------------------------
                         required time                         13.848    
                         arrival time                         -14.546    
  -------------------------------------------------------------------
                         slack                                 -0.697    

Slack (VIOLATED) :        -0.642ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            temp/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        10.744ns  (logic 8.003ns (74.488%)  route 2.741ns (25.512%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 13.952 - 10.500 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y28          net (fo=99, estimated)       1.278     3.747    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.748    temp__0/PCOUT[47]
    DSP48_X0Y29          net (fo=1, estimated)        0.000     6.748    temp__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.825    temp__1/P[0]
    SLICE_X11Y75         net (fo=2, estimated)        0.567     8.392    temp__1_n_105
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.043     8.435    uport2_i_23/O
    SLICE_X11Y75         net (fo=1, routed)           0.012     8.447    uport2_i_23_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.702    uport2_i_4/CO[3]
    SLICE_X11Y76         net (fo=1, estimated)        0.000     8.702    uport2_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.755    uport2_i_3/CO[3]
    SLICE_X11Y77         net (fo=1, estimated)        0.000     8.755    uport2_i_3_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.808    uport2_i_2/CO[3]
    SLICE_X11Y78         net (fo=1, estimated)        0.000     8.808    uport2_i_2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.974    uport2_i_1/O[1]
    DSP48_X0Y33          net (fo=2, estimated)        0.576     9.550    temp__2[29]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[12]_P[1])
                                                      2.607    12.157    uport2/P[1]
    SLICE_X11Y80         net (fo=1, estimated)        0.378    12.535    uport2_n_104
    SLICE_X11Y80         LUT2 (Prop_lut2_I1_O)        0.043    12.578    temp_i_97/O
    SLICE_X11Y80         net (fo=1, routed)           0.011    12.589    temp_i_97_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.184    12.773    temp_i_61/CO[3]
    SLICE_X11Y81         net (fo=1, estimated)        0.000    12.773    temp_i_61_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    12.884    temp_i_59/O[0]
    SLICE_X10Y80         net (fo=3, estimated)        0.347    13.231    temp_i_59_n_7
    SLICE_X10Y80         LUT3 (Prop_lut3_I0_O)        0.043    13.274    temp_i_32/O
    SLICE_X10Y77         net (fo=1, estimated)        0.367    13.641    temp_i_32_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253    13.894    temp_i_4/CO[3]
    SLICE_X10Y78         net (fo=1, estimated)        0.000    13.894    temp_i_4_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114    14.008    temp_i_3/O[0]
    DSP48_X0Y30          net (fo=2, estimated)        0.483    14.491    uport0_dspDelayedAccum[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500    
    D23                                               0.000    10.500    clk
    D23                  net (fo=0)                   0.000    10.500    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    11.238    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.722    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.805    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=99, estimated)       1.147    13.952    clk_IBUF_BUFG
                         clock pessimism              0.249    14.201    
                         clock uncertainty           -0.035    14.165    
    DSP48_X0Y30          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.317    13.848    temp
  -------------------------------------------------------------------
                         required time                         13.848    
                         arrival time                         -14.491    
  -------------------------------------------------------------------
                         slack                                 -0.642    

Slack (VIOLATED) :        -0.641ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            temp/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        10.743ns  (logic 7.984ns (74.318%)  route 2.759ns (25.682%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 13.952 - 10.500 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y28          net (fo=99, estimated)       1.278     3.747    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.748    temp__0/PCOUT[47]
    DSP48_X0Y29          net (fo=1, estimated)        0.000     6.748    temp__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.825    temp__1/P[0]
    SLICE_X11Y75         net (fo=2, estimated)        0.567     8.392    temp__1_n_105
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.043     8.435    uport2_i_23/O
    SLICE_X11Y75         net (fo=1, routed)           0.012     8.447    uport2_i_23_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.702    uport2_i_4/CO[3]
    SLICE_X11Y76         net (fo=1, estimated)        0.000     8.702    uport2_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.755    uport2_i_3/CO[3]
    SLICE_X11Y77         net (fo=1, estimated)        0.000     8.755    uport2_i_3_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.808    uport2_i_2/CO[3]
    SLICE_X11Y78         net (fo=1, estimated)        0.000     8.808    uport2_i_2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.974    uport2_i_1/O[1]
    DSP48_X0Y33          net (fo=2, estimated)        0.576     9.550    temp__2[29]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[12]_P[3])
                                                      2.607    12.157    uport2/P[3]
    SLICE_X11Y81         net (fo=1, estimated)        0.383    12.540    uport2_n_102
    SLICE_X11Y81         LUT2 (Prop_lut2_I1_O)        0.043    12.583    temp_i_91/O
    SLICE_X11Y81         net (fo=1, routed)           0.011    12.594    temp_i_91_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248    12.842    temp_i_59/CO[3]
    SLICE_X11Y82         net (fo=1, estimated)        0.000    12.842    temp_i_59_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    13.008    temp_i_57/O[1]
    SLICE_X10Y82         net (fo=3, estimated)        0.448    13.456    temp_i_57_n_6
    SLICE_X10Y82         LUT3 (Prop_lut3_I0_O)        0.043    13.499    temp_i_23/O
    SLICE_X10Y78         net (fo=1, estimated)        0.369    13.868    temp_i_23_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.229    14.097    temp_i_3/O[3]
    DSP48_X0Y30          net (fo=2, estimated)        0.393    14.490    uport0_dspDelayedAccum[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500    
    D23                                               0.000    10.500    clk
    D23                  net (fo=0)                   0.000    10.500    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    11.238    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.722    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.805    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=99, estimated)       1.147    13.952    clk_IBUF_BUFG
                         clock pessimism              0.249    14.201    
                         clock uncertainty           -0.035    14.165    
    DSP48_X0Y30          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.317    13.848    temp
  -------------------------------------------------------------------
                         required time                         13.848    
                         arrival time                         -14.490    
  -------------------------------------------------------------------
                         slack                                 -0.641    

Slack (VIOLATED) :        -0.564ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            temp/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        10.666ns  (logic 8.009ns (75.089%)  route 2.657ns (24.911%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 13.952 - 10.500 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y28          net (fo=99, estimated)       1.278     3.747    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.748    temp__0/PCOUT[47]
    DSP48_X0Y29          net (fo=1, estimated)        0.000     6.748    temp__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.825    temp__1/P[0]
    SLICE_X11Y75         net (fo=2, estimated)        0.567     8.392    temp__1_n_105
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.043     8.435    uport2_i_23/O
    SLICE_X11Y75         net (fo=1, routed)           0.012     8.447    uport2_i_23_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.702    uport2_i_4/CO[3]
    SLICE_X11Y76         net (fo=1, estimated)        0.000     8.702    uport2_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.755    uport2_i_3/CO[3]
    SLICE_X11Y77         net (fo=1, estimated)        0.000     8.755    uport2_i_3_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.808    uport2_i_2/CO[3]
    SLICE_X11Y78         net (fo=1, estimated)        0.000     8.808    uport2_i_2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.974    uport2_i_1/O[1]
    DSP48_X0Y33          net (fo=2, estimated)        0.576     9.550    temp__2[29]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[12]_P[1])
                                                      2.607    12.157    uport2/P[1]
    SLICE_X11Y80         net (fo=1, estimated)        0.378    12.535    uport2_n_104
    SLICE_X11Y80         LUT2 (Prop_lut2_I1_O)        0.043    12.578    temp_i_97/O
    SLICE_X11Y80         net (fo=1, routed)           0.011    12.589    temp_i_97_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.184    12.773    temp_i_61/CO[3]
    SLICE_X11Y81         net (fo=1, estimated)        0.000    12.773    temp_i_61_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    12.884    temp_i_59/O[0]
    SLICE_X10Y80         net (fo=3, estimated)        0.347    13.231    temp_i_59_n_7
    SLICE_X10Y80         LUT3 (Prop_lut3_I0_O)        0.043    13.274    temp_i_32/O
    SLICE_X10Y77         net (fo=1, estimated)        0.367    13.641    temp_i_32_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253    13.894    temp_i_4/CO[3]
    SLICE_X10Y78         net (fo=1, estimated)        0.000    13.894    temp_i_4_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.120    14.014    temp_i_3/O[2]
    DSP48_X0Y30          net (fo=2, estimated)        0.399    14.413    uport0_dspDelayedAccum[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500    
    D23                                               0.000    10.500    clk
    D23                  net (fo=0)                   0.000    10.500    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    11.238    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.722    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.805    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=99, estimated)       1.147    13.952    clk_IBUF_BUFG
                         clock pessimism              0.249    14.201    
                         clock uncertainty           -0.035    14.165    
    DSP48_X0Y30          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.317    13.848    temp
  -------------------------------------------------------------------
                         required time                         13.848    
                         arrival time                         -14.413    
  -------------------------------------------------------------------
                         slack                                 -0.564    

Slack (VIOLATED) :        -0.539ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            temp/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        10.641ns  (logic 8.062ns (75.764%)  route 2.579ns (24.236%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 13.952 - 10.500 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y28          net (fo=99, estimated)       1.278     3.747    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.748    temp__0/PCOUT[47]
    DSP48_X0Y29          net (fo=1, estimated)        0.000     6.748    temp__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.825    temp__1/P[0]
    SLICE_X11Y75         net (fo=2, estimated)        0.567     8.392    temp__1_n_105
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.043     8.435    uport2_i_23/O
    SLICE_X11Y75         net (fo=1, routed)           0.012     8.447    uport2_i_23_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.702    uport2_i_4/CO[3]
    SLICE_X11Y76         net (fo=1, estimated)        0.000     8.702    uport2_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.755    uport2_i_3/CO[3]
    SLICE_X11Y77         net (fo=1, estimated)        0.000     8.755    uport2_i_3_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.808    uport2_i_2/CO[3]
    SLICE_X11Y78         net (fo=1, estimated)        0.000     8.808    uport2_i_2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.974    uport2_i_1/O[1]
    DSP48_X0Y33          net (fo=2, estimated)        0.576     9.550    temp__2[29]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[12]_P[1])
                                                      2.607    12.157    uport2/P[1]
    SLICE_X11Y80         net (fo=1, estimated)        0.378    12.535    uport2_n_104
    SLICE_X11Y80         LUT2 (Prop_lut2_I1_O)        0.043    12.578    temp_i_97/O
    SLICE_X11Y80         net (fo=1, routed)           0.011    12.589    temp_i_97_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.184    12.773    temp_i_61/CO[3]
    SLICE_X11Y81         net (fo=1, estimated)        0.000    12.773    temp_i_61_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    12.884    temp_i_59/O[0]
    SLICE_X10Y80         net (fo=3, estimated)        0.347    13.231    temp_i_59_n_7
    SLICE_X10Y80         LUT3 (Prop_lut3_I0_O)        0.043    13.274    temp_i_32/O
    SLICE_X10Y77         net (fo=1, estimated)        0.367    13.641    temp_i_32_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253    13.894    temp_i_4/CO[3]
    SLICE_X10Y78         net (fo=1, estimated)        0.000    13.894    temp_i_4_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    14.067    temp_i_3/O[1]
    DSP48_X0Y30          net (fo=2, estimated)        0.321    14.388    uport0_dspDelayedAccum[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500    
    D23                                               0.000    10.500    clk
    D23                  net (fo=0)                   0.000    10.500    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    11.238    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.722    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.805    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=99, estimated)       1.147    13.952    clk_IBUF_BUFG
                         clock pessimism              0.249    14.201    
                         clock uncertainty           -0.035    14.165    
    DSP48_X0Y30          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.317    13.848    temp
  -------------------------------------------------------------------
                         required time                         13.848    
                         arrival time                         -14.388    
  -------------------------------------------------------------------
                         slack                                 -0.539    

Slack (VIOLATED) :        -0.488ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            temp/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        10.590ns  (logic 7.939ns (74.967%)  route 2.651ns (25.033%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 13.952 - 10.500 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y28          net (fo=99, estimated)       1.278     3.747    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.748    temp__0/PCOUT[47]
    DSP48_X0Y29          net (fo=1, estimated)        0.000     6.748    temp__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.825    temp__1/P[0]
    SLICE_X11Y75         net (fo=2, estimated)        0.567     8.392    temp__1_n_105
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.043     8.435    uport2_i_23/O
    SLICE_X11Y75         net (fo=1, routed)           0.012     8.447    uport2_i_23_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.702    uport2_i_4/CO[3]
    SLICE_X11Y76         net (fo=1, estimated)        0.000     8.702    uport2_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.755    uport2_i_3/CO[3]
    SLICE_X11Y77         net (fo=1, estimated)        0.000     8.755    uport2_i_3_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.808    uport2_i_2/CO[3]
    SLICE_X11Y78         net (fo=1, estimated)        0.000     8.808    uport2_i_2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.974    uport2_i_1/O[1]
    DSP48_X0Y33          net (fo=2, estimated)        0.576     9.550    temp__2[29]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[12]_P[1])
                                                      2.607    12.157    uport2/P[1]
    SLICE_X11Y80         net (fo=1, estimated)        0.378    12.535    uport2_n_104
    SLICE_X11Y80         LUT2 (Prop_lut2_I1_O)        0.043    12.578    temp_i_97/O
    SLICE_X11Y80         net (fo=1, routed)           0.011    12.589    temp_i_97_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.184    12.773    temp_i_61/CO[3]
    SLICE_X11Y81         net (fo=1, estimated)        0.000    12.773    temp_i_61_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    12.884    temp_i_59/O[0]
    SLICE_X10Y80         net (fo=3, estimated)        0.347    13.231    temp_i_59_n_7
    SLICE_X10Y80         LUT3 (Prop_lut3_I0_O)        0.043    13.274    temp_i_32/O
    SLICE_X10Y77         net (fo=1, estimated)        0.367    13.641    temp_i_32_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.303    13.944    temp_i_4/O[3]
    DSP48_X0Y30          net (fo=2, estimated)        0.393    14.337    uport0_dspDelayedAccum[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500    
    D23                                               0.000    10.500    clk
    D23                  net (fo=0)                   0.000    10.500    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    11.238    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.722    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.805    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=99, estimated)       1.147    13.952    clk_IBUF_BUFG
                         clock pessimism              0.249    14.201    
                         clock uncertainty           -0.035    14.165    
    DSP48_X0Y30          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.317    13.848    temp
  -------------------------------------------------------------------
                         required time                         13.848    
                         arrival time                         -14.337    
  -------------------------------------------------------------------
                         slack                                 -0.488    

Slack (VIOLATED) :        -0.483ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            temp/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        10.585ns  (logic 7.918ns (74.804%)  route 2.667ns (25.196%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 13.952 - 10.500 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y28          net (fo=99, estimated)       1.278     3.747    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.748    temp__0/PCOUT[47]
    DSP48_X0Y29          net (fo=1, estimated)        0.000     6.748    temp__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.825    temp__1/P[0]
    SLICE_X11Y75         net (fo=2, estimated)        0.567     8.392    temp__1_n_105
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.043     8.435    uport2_i_23/O
    SLICE_X11Y75         net (fo=1, routed)           0.012     8.447    uport2_i_23_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.702    uport2_i_4/CO[3]
    SLICE_X11Y76         net (fo=1, estimated)        0.000     8.702    uport2_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.755    uport2_i_3/CO[3]
    SLICE_X11Y77         net (fo=1, estimated)        0.000     8.755    uport2_i_3_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.808    uport2_i_2/CO[3]
    SLICE_X11Y78         net (fo=1, estimated)        0.000     8.808    uport2_i_2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.974    uport2_i_1/O[1]
    DSP48_X0Y33          net (fo=2, estimated)        0.576     9.550    temp__2[29]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.157    uport2/P[0]
    SLICE_X11Y80         net (fo=1, estimated)        0.291    12.448    uport2_n_105
    SLICE_X11Y80         LUT2 (Prop_lut2_I1_O)        0.043    12.491    temp_i_98/O
    SLICE_X11Y80         net (fo=1, routed)           0.012    12.503    temp_i_98_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.270    12.773    temp_i_61/O[2]
    SLICE_X11Y79         net (fo=3, estimated)        0.441    13.214    temp_i_61_n_5
    SLICE_X11Y79         LUT3 (Prop_lut3_I0_O)        0.043    13.257    temp_i_38/O
    SLICE_X10Y76         net (fo=1, estimated)        0.285    13.542    temp_i_38_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193    13.735    temp_i_5/CO[3]
    SLICE_X10Y77         net (fo=1, estimated)        0.000    13.735    temp_i_5_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114    13.849    temp_i_4/O[0]
    DSP48_X0Y30          net (fo=2, estimated)        0.483    14.332    uport0_dspDelayedAccum[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500    
    D23                                               0.000    10.500    clk
    D23                  net (fo=0)                   0.000    10.500    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    11.238    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.722    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.805    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=99, estimated)       1.147    13.952    clk_IBUF_BUFG
                         clock pessimism              0.249    14.201    
                         clock uncertainty           -0.035    14.165    
    DSP48_X0Y30          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.317    13.848    temp
  -------------------------------------------------------------------
                         required time                         13.848    
                         arrival time                         -14.332    
  -------------------------------------------------------------------
                         slack                                 -0.483    

Slack (VIOLATED) :        -0.465ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            temp/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        10.567ns  (logic 7.910ns (74.856%)  route 2.657ns (25.144%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 13.952 - 10.500 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y28          net (fo=99, estimated)       1.278     3.747    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.748    temp__0/PCOUT[47]
    DSP48_X0Y29          net (fo=1, estimated)        0.000     6.748    temp__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.825    temp__1/P[0]
    SLICE_X11Y75         net (fo=2, estimated)        0.567     8.392    temp__1_n_105
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.043     8.435    uport2_i_23/O
    SLICE_X11Y75         net (fo=1, routed)           0.012     8.447    uport2_i_23_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.702    uport2_i_4/CO[3]
    SLICE_X11Y76         net (fo=1, estimated)        0.000     8.702    uport2_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.755    uport2_i_3/CO[3]
    SLICE_X11Y77         net (fo=1, estimated)        0.000     8.755    uport2_i_3_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.808    uport2_i_2/CO[3]
    SLICE_X11Y78         net (fo=1, estimated)        0.000     8.808    uport2_i_2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.974    uport2_i_1/O[1]
    DSP48_X0Y33          net (fo=2, estimated)        0.576     9.550    temp__2[29]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[12]_P[1])
                                                      2.607    12.157    uport2/P[1]
    SLICE_X11Y80         net (fo=1, estimated)        0.378    12.535    uport2_n_104
    SLICE_X11Y80         LUT2 (Prop_lut2_I1_O)        0.043    12.578    temp_i_97/O
    SLICE_X11Y80         net (fo=1, routed)           0.011    12.589    temp_i_97_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.184    12.773    temp_i_61/CO[3]
    SLICE_X11Y81         net (fo=1, estimated)        0.000    12.773    temp_i_61_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    12.884    temp_i_59/O[0]
    SLICE_X10Y80         net (fo=3, estimated)        0.347    13.231    temp_i_59_n_7
    SLICE_X10Y80         LUT3 (Prop_lut3_I0_O)        0.043    13.274    temp_i_32/O
    SLICE_X10Y77         net (fo=1, estimated)        0.367    13.641    temp_i_32_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.274    13.915    temp_i_4/O[2]
    DSP48_X0Y30          net (fo=2, estimated)        0.399    14.314    uport0_dspDelayedAccum[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500    
    D23                                               0.000    10.500    clk
    D23                  net (fo=0)                   0.000    10.500    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    11.238    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.722    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.805    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=99, estimated)       1.147    13.952    clk_IBUF_BUFG
                         clock pessimism              0.249    14.201    
                         clock uncertainty           -0.035    14.165    
    DSP48_X0Y30          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.317    13.848    temp
  -------------------------------------------------------------------
                         required time                         13.848    
                         arrival time                         -14.314    
  -------------------------------------------------------------------
                         slack                                 -0.465    

Slack (VIOLATED) :        -0.380ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            temp/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        10.482ns  (logic 7.977ns (76.102%)  route 2.505ns (23.898%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 13.952 - 10.500 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y28          net (fo=99, estimated)       1.278     3.747    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.748    temp__0/PCOUT[47]
    DSP48_X0Y29          net (fo=1, estimated)        0.000     6.748    temp__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.825    temp__1/P[0]
    SLICE_X11Y75         net (fo=2, estimated)        0.567     8.392    temp__1_n_105
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.043     8.435    uport2_i_23/O
    SLICE_X11Y75         net (fo=1, routed)           0.012     8.447    uport2_i_23_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.702    uport2_i_4/CO[3]
    SLICE_X11Y76         net (fo=1, estimated)        0.000     8.702    uport2_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.755    uport2_i_3/CO[3]
    SLICE_X11Y77         net (fo=1, estimated)        0.000     8.755    uport2_i_3_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.808    uport2_i_2/CO[3]
    SLICE_X11Y78         net (fo=1, estimated)        0.000     8.808    uport2_i_2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.974    uport2_i_1/O[1]
    DSP48_X0Y33          net (fo=2, estimated)        0.576     9.550    temp__2[29]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.157    uport2/P[0]
    SLICE_X11Y80         net (fo=1, estimated)        0.291    12.448    uport2_n_105
    SLICE_X11Y80         LUT2 (Prop_lut2_I1_O)        0.043    12.491    temp_i_98/O
    SLICE_X11Y80         net (fo=1, routed)           0.012    12.503    temp_i_98_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.270    12.773    temp_i_61/O[2]
    SLICE_X11Y79         net (fo=3, estimated)        0.441    13.214    temp_i_61_n_5
    SLICE_X11Y79         LUT3 (Prop_lut3_I0_O)        0.043    13.257    temp_i_38/O
    SLICE_X10Y76         net (fo=1, estimated)        0.285    13.542    temp_i_38_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193    13.735    temp_i_5/CO[3]
    SLICE_X10Y77         net (fo=1, estimated)        0.000    13.735    temp_i_5_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    13.908    temp_i_4/O[1]
    DSP48_X0Y30          net (fo=2, estimated)        0.321    14.229    uport0_dspDelayedAccum[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500    
    D23                                               0.000    10.500    clk
    D23                  net (fo=0)                   0.000    10.500    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    11.238    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.722    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.805    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=99, estimated)       1.147    13.952    clk_IBUF_BUFG
                         clock pessimism              0.249    14.201    
                         clock uncertainty           -0.035    14.165    
    DSP48_X0Y30          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.317    13.848    temp
  -------------------------------------------------------------------
                         required time                         13.848    
                         arrival time                         -14.229    
  -------------------------------------------------------------------
                         slack                                 -0.380    

Slack (VIOLATED) :        -0.167ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            temp/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        10.269ns  (logic 7.777ns (75.733%)  route 2.492ns (24.267%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 13.952 - 10.500 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y28          net (fo=99, estimated)       1.278     3.747    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.748    temp__0/PCOUT[47]
    DSP48_X0Y29          net (fo=1, estimated)        0.000     6.748    temp__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.825    temp__1/P[0]
    SLICE_X11Y75         net (fo=2, estimated)        0.567     8.392    temp__1_n_105
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.043     8.435    uport2_i_23/O
    SLICE_X11Y75         net (fo=1, routed)           0.012     8.447    uport2_i_23_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.702    uport2_i_4/CO[3]
    SLICE_X11Y76         net (fo=1, estimated)        0.000     8.702    uport2_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.755    uport2_i_3/CO[3]
    SLICE_X11Y77         net (fo=1, estimated)        0.000     8.755    uport2_i_3_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.808    uport2_i_2/CO[3]
    SLICE_X11Y78         net (fo=1, estimated)        0.000     8.808    uport2_i_2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.974    uport2_i_1/O[1]
    DSP48_X0Y33          net (fo=2, estimated)        0.576     9.550    temp__2[29]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.157    uport2/P[0]
    SLICE_X11Y80         net (fo=1, estimated)        0.291    12.448    uport2_n_105
    SLICE_X11Y80         LUT2 (Prop_lut2_I1_O)        0.043    12.491    temp_i_98/O
    SLICE_X11Y80         net (fo=1, routed)           0.012    12.503    temp_i_98_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.270    12.773    temp_i_61/O[2]
    SLICE_X10Y76         net (fo=3, estimated)        0.635    13.408    temp_i_61_n_5
    SLICE_X10Y76         LUT6 (Prop_lut6_I1_O)        0.043    13.451    temp_i_43/O
    SLICE_X10Y76         net (fo=1, routed)           0.006    13.457    temp_i_43_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.166    13.623    temp_i_5/O[3]
    DSP48_X0Y30          net (fo=2, estimated)        0.393    14.016    uport0_dspDelayedAccum[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500    
    D23                                               0.000    10.500    clk
    D23                  net (fo=0)                   0.000    10.500    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    11.238    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.722    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.805    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=99, estimated)       1.147    13.952    clk_IBUF_BUFG
                         clock pessimism              0.249    14.201    
                         clock uncertainty           -0.035    14.165    
    DSP48_X0Y30          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.317    13.848    temp
  -------------------------------------------------------------------
                         required time                         13.848    
                         arrival time                         -14.016    
  -------------------------------------------------------------------
                         slack                                 -0.167    

Slack (VIOLATED) :        -0.121ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            temp/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        10.223ns  (logic 7.709ns (75.408%)  route 2.514ns (24.592%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 13.952 - 10.500 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y28          net (fo=99, estimated)       1.278     3.747    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.748    temp__0/PCOUT[47]
    DSP48_X0Y29          net (fo=1, estimated)        0.000     6.748    temp__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.825    temp__1/P[0]
    SLICE_X11Y75         net (fo=2, estimated)        0.567     8.392    temp__1_n_105
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.043     8.435    uport2_i_23/O
    SLICE_X11Y75         net (fo=1, routed)           0.012     8.447    uport2_i_23_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.702    uport2_i_4/CO[3]
    SLICE_X11Y76         net (fo=1, estimated)        0.000     8.702    uport2_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.755    uport2_i_3/CO[3]
    SLICE_X11Y77         net (fo=1, estimated)        0.000     8.755    uport2_i_3_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.808    uport2_i_2/CO[3]
    SLICE_X11Y78         net (fo=1, estimated)        0.000     8.808    uport2_i_2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.974    uport2_i_1/O[1]
    DSP48_X0Y33          net (fo=2, estimated)        0.576     9.550    temp__2[29]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.157    uport2/P[0]
    SLICE_X11Y80         net (fo=1, estimated)        0.291    12.448    uport2_n_105
    SLICE_X11Y80         LUT2 (Prop_lut2_I1_O)        0.043    12.491    temp_i_98/O
    SLICE_X11Y80         net (fo=1, routed)           0.012    12.503    temp_i_98_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.097    12.600    temp_i_61/O[1]
    SLICE_X10Y76         net (fo=3, estimated)        0.650    13.250    temp_i_61_n_6
    SLICE_X10Y76         LUT4 (Prop_lut4_I0_O)        0.043    13.293    temp_i_44/O
    SLICE_X10Y76         net (fo=1, routed)           0.007    13.300    temp_i_44_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.271    13.571    temp_i_5/O[2]
    DSP48_X0Y30          net (fo=2, estimated)        0.399    13.970    uport0_dspDelayedAccum[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500    
    D23                                               0.000    10.500    clk
    D23                  net (fo=0)                   0.000    10.500    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    11.238    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.722    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.805    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=99, estimated)       1.147    13.952    clk_IBUF_BUFG
                         clock pessimism              0.249    14.201    
                         clock uncertainty           -0.035    14.165    
    DSP48_X0Y30          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.317    13.848    temp
  -------------------------------------------------------------------
                         required time                         13.848    
                         arrival time                         -13.970    
  -------------------------------------------------------------------
                         slack                                 -0.121    

Slack (VIOLATED) :        -0.058ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            uport_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        10.538ns  (logic 8.130ns (77.149%)  route 2.408ns (22.851%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.466ns = ( 13.966 - 10.500 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y28          net (fo=99, estimated)       1.278     3.747    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.748    temp__0/PCOUT[47]
    DSP48_X0Y29          net (fo=1, estimated)        0.000     6.748    temp__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.825    temp__1/P[0]
    SLICE_X11Y75         net (fo=2, estimated)        0.567     8.392    temp__1_n_105
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.043     8.435    uport2_i_23/O
    SLICE_X11Y75         net (fo=1, routed)           0.012     8.447    uport2_i_23_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.702    uport2_i_4/CO[3]
    SLICE_X11Y76         net (fo=1, estimated)        0.000     8.702    uport2_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.755    uport2_i_3/CO[3]
    SLICE_X11Y77         net (fo=1, estimated)        0.000     8.755    uport2_i_3_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.808    uport2_i_2/CO[3]
    SLICE_X11Y78         net (fo=1, estimated)        0.000     8.808    uport2_i_2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.974    uport2_i_1/O[1]
    DSP48_X0Y33          net (fo=2, estimated)        0.576     9.550    temp__2[29]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[12]_P[3])
                                                      2.607    12.157    uport2/P[3]
    SLICE_X11Y81         net (fo=1, estimated)        0.383    12.540    uport2_n_102
    SLICE_X11Y81         LUT2 (Prop_lut2_I1_O)        0.043    12.583    temp_i_91/O
    SLICE_X11Y81         net (fo=1, routed)           0.011    12.594    temp_i_91_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248    12.842    temp_i_59/CO[3]
    SLICE_X11Y82         net (fo=1, estimated)        0.000    12.842    temp_i_59_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    13.008    temp_i_57/O[1]
    SLICE_X10Y82         net (fo=3, estimated)        0.448    13.456    temp_i_57_n_6
    SLICE_X10Y82         LUT3 (Prop_lut3_I0_O)        0.043    13.499    temp_i_23/O
    SLICE_X10Y78         net (fo=1, estimated)        0.369    13.868    temp_i_23_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202    14.070    temp_i_3/CO[3]
    SLICE_X10Y79         net (fo=1, estimated)        0.000    14.070    temp_i_3_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    14.243    temp_i_2/O[1]
    SLICE_X10Y79         net (fo=2, routed)           0.042    14.285    uport0_dspDelayedAccum[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500    
    D23                                               0.000    10.500    clk
    D23                  net (fo=0)                   0.000    10.500    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    11.238    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.722    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.805    clk_IBUF_BUFG_inst/O
    SLICE_X10Y79         net (fo=99, estimated)       1.161    13.966    clk_IBUF_BUFG
                         clock pessimism              0.249    14.215    
                         clock uncertainty           -0.035    14.180    
    SLICE_X10Y79         FDRE (Setup_fdre_C_D)        0.047    14.227    uport_reg[29]
  -------------------------------------------------------------------
                         required time                         14.227    
                         arrival time                         -14.285    
  -------------------------------------------------------------------
                         slack                                 -0.058    

Slack (VIOLATED) :        -0.042ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            uport_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        10.522ns  (logic 8.114ns (77.115%)  route 2.408ns (22.885%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.466ns = ( 13.966 - 10.500 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y28          net (fo=99, estimated)       1.278     3.747    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.748    temp__0/PCOUT[47]
    DSP48_X0Y29          net (fo=1, estimated)        0.000     6.748    temp__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.825    temp__1/P[0]
    SLICE_X11Y75         net (fo=2, estimated)        0.567     8.392    temp__1_n_105
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.043     8.435    uport2_i_23/O
    SLICE_X11Y75         net (fo=1, routed)           0.012     8.447    uport2_i_23_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.702    uport2_i_4/CO[3]
    SLICE_X11Y76         net (fo=1, estimated)        0.000     8.702    uport2_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.755    uport2_i_3/CO[3]
    SLICE_X11Y77         net (fo=1, estimated)        0.000     8.755    uport2_i_3_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.808    uport2_i_2/CO[3]
    SLICE_X11Y78         net (fo=1, estimated)        0.000     8.808    uport2_i_2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.974    uport2_i_1/O[1]
    DSP48_X0Y33          net (fo=2, estimated)        0.576     9.550    temp__2[29]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[12]_P[3])
                                                      2.607    12.157    uport2/P[3]
    SLICE_X11Y81         net (fo=1, estimated)        0.383    12.540    uport2_n_102
    SLICE_X11Y81         LUT2 (Prop_lut2_I1_O)        0.043    12.583    temp_i_91/O
    SLICE_X11Y81         net (fo=1, routed)           0.011    12.594    temp_i_91_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248    12.842    temp_i_59/CO[3]
    SLICE_X11Y82         net (fo=1, estimated)        0.000    12.842    temp_i_59_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    13.008    temp_i_57/O[1]
    SLICE_X10Y82         net (fo=3, estimated)        0.448    13.456    temp_i_57_n_6
    SLICE_X10Y82         LUT3 (Prop_lut3_I0_O)        0.043    13.499    temp_i_23/O
    SLICE_X10Y78         net (fo=1, estimated)        0.369    13.868    temp_i_23_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202    14.070    temp_i_3/CO[3]
    SLICE_X10Y79         net (fo=1, estimated)        0.000    14.070    temp_i_3_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157    14.227    temp_i_2/O[3]
    SLICE_X10Y79         net (fo=2, routed)           0.042    14.269    uport0_dspDelayedAccum[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500    
    D23                                               0.000    10.500    clk
    D23                  net (fo=0)                   0.000    10.500    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    11.238    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.722    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.805    clk_IBUF_BUFG_inst/O
    SLICE_X10Y79         net (fo=99, estimated)       1.161    13.966    clk_IBUF_BUFG
                         clock pessimism              0.249    14.215    
                         clock uncertainty           -0.035    14.180    
    SLICE_X10Y79         FDRE (Setup_fdre_C_D)        0.047    14.227    uport_reg[31]
  -------------------------------------------------------------------
                         required time                         14.227    
                         arrival time                         -14.269    
  -------------------------------------------------------------------
                         slack                                 -0.042    

Slack (VIOLATED) :        -0.005ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            uport_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        10.485ns  (logic 8.077ns (77.034%)  route 2.408ns (22.966%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.466ns = ( 13.966 - 10.500 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y28          net (fo=99, estimated)       1.278     3.747    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.748    temp__0/PCOUT[47]
    DSP48_X0Y29          net (fo=1, estimated)        0.000     6.748    temp__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.825    temp__1/P[0]
    SLICE_X11Y75         net (fo=2, estimated)        0.567     8.392    temp__1_n_105
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.043     8.435    uport2_i_23/O
    SLICE_X11Y75         net (fo=1, routed)           0.012     8.447    uport2_i_23_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.702    uport2_i_4/CO[3]
    SLICE_X11Y76         net (fo=1, estimated)        0.000     8.702    uport2_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.755    uport2_i_3/CO[3]
    SLICE_X11Y77         net (fo=1, estimated)        0.000     8.755    uport2_i_3_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.808    uport2_i_2/CO[3]
    SLICE_X11Y78         net (fo=1, estimated)        0.000     8.808    uport2_i_2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.974    uport2_i_1/O[1]
    DSP48_X0Y33          net (fo=2, estimated)        0.576     9.550    temp__2[29]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[12]_P[3])
                                                      2.607    12.157    uport2/P[3]
    SLICE_X11Y81         net (fo=1, estimated)        0.383    12.540    uport2_n_102
    SLICE_X11Y81         LUT2 (Prop_lut2_I1_O)        0.043    12.583    temp_i_91/O
    SLICE_X11Y81         net (fo=1, routed)           0.011    12.594    temp_i_91_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248    12.842    temp_i_59/CO[3]
    SLICE_X11Y82         net (fo=1, estimated)        0.000    12.842    temp_i_59_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    13.008    temp_i_57/O[1]
    SLICE_X10Y82         net (fo=3, estimated)        0.448    13.456    temp_i_57_n_6
    SLICE_X10Y82         LUT3 (Prop_lut3_I0_O)        0.043    13.499    temp_i_23/O
    SLICE_X10Y78         net (fo=1, estimated)        0.369    13.868    temp_i_23_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202    14.070    temp_i_3/CO[3]
    SLICE_X10Y79         net (fo=1, estimated)        0.000    14.070    temp_i_3_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.120    14.190    temp_i_2/O[2]
    SLICE_X10Y79         net (fo=2, routed)           0.042    14.232    uport0_dspDelayedAccum[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500    
    D23                                               0.000    10.500    clk
    D23                  net (fo=0)                   0.000    10.500    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    11.238    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.722    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.805    clk_IBUF_BUFG_inst/O
    SLICE_X10Y79         net (fo=99, estimated)       1.161    13.966    clk_IBUF_BUFG
                         clock pessimism              0.249    14.215    
                         clock uncertainty           -0.035    14.180    
    SLICE_X10Y79         FDRE (Setup_fdre_C_D)        0.047    14.227    uport_reg[30]
  -------------------------------------------------------------------
                         required time                         14.227    
                         arrival time                         -14.232    
  -------------------------------------------------------------------
                         slack                                 -0.005    

Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            uport_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        10.479ns  (logic 8.071ns (77.021%)  route 2.408ns (22.979%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.466ns = ( 13.966 - 10.500 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y28          net (fo=99, estimated)       1.278     3.747    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.748    temp__0/PCOUT[47]
    DSP48_X0Y29          net (fo=1, estimated)        0.000     6.748    temp__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.825    temp__1/P[0]
    SLICE_X11Y75         net (fo=2, estimated)        0.567     8.392    temp__1_n_105
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.043     8.435    uport2_i_23/O
    SLICE_X11Y75         net (fo=1, routed)           0.012     8.447    uport2_i_23_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.702    uport2_i_4/CO[3]
    SLICE_X11Y76         net (fo=1, estimated)        0.000     8.702    uport2_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.755    uport2_i_3/CO[3]
    SLICE_X11Y77         net (fo=1, estimated)        0.000     8.755    uport2_i_3_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.808    uport2_i_2/CO[3]
    SLICE_X11Y78         net (fo=1, estimated)        0.000     8.808    uport2_i_2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.974    uport2_i_1/O[1]
    DSP48_X0Y33          net (fo=2, estimated)        0.576     9.550    temp__2[29]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[12]_P[3])
                                                      2.607    12.157    uport2/P[3]
    SLICE_X11Y81         net (fo=1, estimated)        0.383    12.540    uport2_n_102
    SLICE_X11Y81         LUT2 (Prop_lut2_I1_O)        0.043    12.583    temp_i_91/O
    SLICE_X11Y81         net (fo=1, routed)           0.011    12.594    temp_i_91_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248    12.842    temp_i_59/CO[3]
    SLICE_X11Y82         net (fo=1, estimated)        0.000    12.842    temp_i_59_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    13.008    temp_i_57/O[1]
    SLICE_X10Y82         net (fo=3, estimated)        0.448    13.456    temp_i_57_n_6
    SLICE_X10Y82         LUT3 (Prop_lut3_I0_O)        0.043    13.499    temp_i_23/O
    SLICE_X10Y78         net (fo=1, estimated)        0.369    13.868    temp_i_23_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202    14.070    temp_i_3/CO[3]
    SLICE_X10Y79         net (fo=1, estimated)        0.000    14.070    temp_i_3_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114    14.184    temp_i_2/O[0]
    SLICE_X10Y79         net (fo=2, routed)           0.042    14.226    uport0_dspDelayedAccum[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500    
    D23                                               0.000    10.500    clk
    D23                  net (fo=0)                   0.000    10.500    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    11.238    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.722    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.805    clk_IBUF_BUFG_inst/O
    SLICE_X10Y79         net (fo=99, estimated)       1.161    13.966    clk_IBUF_BUFG
                         clock pessimism              0.249    14.215    
                         clock uncertainty           -0.035    14.180    
    SLICE_X10Y79         FDRE (Setup_fdre_C_D)        0.047    14.227    uport_reg[28]
  -------------------------------------------------------------------
                         required time                         14.227    
                         arrival time                         -14.226    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            uport_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        10.392ns  (logic 7.984ns (76.828%)  route 2.408ns (23.172%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.464ns = ( 13.964 - 10.500 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y28          net (fo=99, estimated)       1.278     3.747    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.748    temp__0/PCOUT[47]
    DSP48_X0Y29          net (fo=1, estimated)        0.000     6.748    temp__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.825    temp__1/P[0]
    SLICE_X11Y75         net (fo=2, estimated)        0.567     8.392    temp__1_n_105
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.043     8.435    uport2_i_23/O
    SLICE_X11Y75         net (fo=1, routed)           0.012     8.447    uport2_i_23_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.702    uport2_i_4/CO[3]
    SLICE_X11Y76         net (fo=1, estimated)        0.000     8.702    uport2_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.755    uport2_i_3/CO[3]
    SLICE_X11Y77         net (fo=1, estimated)        0.000     8.755    uport2_i_3_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.808    uport2_i_2/CO[3]
    SLICE_X11Y78         net (fo=1, estimated)        0.000     8.808    uport2_i_2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.974    uport2_i_1/O[1]
    DSP48_X0Y33          net (fo=2, estimated)        0.576     9.550    temp__2[29]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[12]_P[3])
                                                      2.607    12.157    uport2/P[3]
    SLICE_X11Y81         net (fo=1, estimated)        0.383    12.540    uport2_n_102
    SLICE_X11Y81         LUT2 (Prop_lut2_I1_O)        0.043    12.583    temp_i_91/O
    SLICE_X11Y81         net (fo=1, routed)           0.011    12.594    temp_i_91_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.248    12.842    temp_i_59/CO[3]
    SLICE_X11Y82         net (fo=1, estimated)        0.000    12.842    temp_i_59_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    13.008    temp_i_57/O[1]
    SLICE_X10Y82         net (fo=3, estimated)        0.448    13.456    temp_i_57_n_6
    SLICE_X10Y82         LUT3 (Prop_lut3_I0_O)        0.043    13.499    temp_i_23/O
    SLICE_X10Y78         net (fo=1, estimated)        0.369    13.868    temp_i_23_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.229    14.097    temp_i_3/O[3]
    SLICE_X10Y78         net (fo=2, routed)           0.042    14.139    uport0_dspDelayedAccum[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500    
    D23                                               0.000    10.500    clk
    D23                  net (fo=0)                   0.000    10.500    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    11.238    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.722    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.805    clk_IBUF_BUFG_inst/O
    SLICE_X10Y78         net (fo=99, estimated)       1.159    13.964    clk_IBUF_BUFG
                         clock pessimism              0.249    14.213    
                         clock uncertainty           -0.035    14.178    
    SLICE_X10Y78         FDRE (Setup_fdre_C_D)        0.047    14.225    uport_reg[27]
  -------------------------------------------------------------------
                         required time                         14.225    
                         arrival time                         -14.139    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            uport_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        10.362ns  (logic 8.062ns (77.804%)  route 2.300ns (22.196%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.464ns = ( 13.964 - 10.500 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y28          net (fo=99, estimated)       1.278     3.747    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.748    temp__0/PCOUT[47]
    DSP48_X0Y29          net (fo=1, estimated)        0.000     6.748    temp__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.825    temp__1/P[0]
    SLICE_X11Y75         net (fo=2, estimated)        0.567     8.392    temp__1_n_105
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.043     8.435    uport2_i_23/O
    SLICE_X11Y75         net (fo=1, routed)           0.012     8.447    uport2_i_23_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.702    uport2_i_4/CO[3]
    SLICE_X11Y76         net (fo=1, estimated)        0.000     8.702    uport2_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.755    uport2_i_3/CO[3]
    SLICE_X11Y77         net (fo=1, estimated)        0.000     8.755    uport2_i_3_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.808    uport2_i_2/CO[3]
    SLICE_X11Y78         net (fo=1, estimated)        0.000     8.808    uport2_i_2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.974    uport2_i_1/O[1]
    DSP48_X0Y33          net (fo=2, estimated)        0.576     9.550    temp__2[29]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[12]_P[1])
                                                      2.607    12.157    uport2/P[1]
    SLICE_X11Y80         net (fo=1, estimated)        0.378    12.535    uport2_n_104
    SLICE_X11Y80         LUT2 (Prop_lut2_I1_O)        0.043    12.578    temp_i_97/O
    SLICE_X11Y80         net (fo=1, routed)           0.011    12.589    temp_i_97_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.184    12.773    temp_i_61/CO[3]
    SLICE_X11Y81         net (fo=1, estimated)        0.000    12.773    temp_i_61_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    12.884    temp_i_59/O[0]
    SLICE_X10Y80         net (fo=3, estimated)        0.347    13.231    temp_i_59_n_7
    SLICE_X10Y80         LUT3 (Prop_lut3_I0_O)        0.043    13.274    temp_i_32/O
    SLICE_X10Y77         net (fo=1, estimated)        0.367    13.641    temp_i_32_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253    13.894    temp_i_4/CO[3]
    SLICE_X10Y78         net (fo=1, estimated)        0.000    13.894    temp_i_4_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    14.067    temp_i_3/O[1]
    SLICE_X10Y78         net (fo=2, routed)           0.042    14.109    uport0_dspDelayedAccum[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500    
    D23                                               0.000    10.500    clk
    D23                  net (fo=0)                   0.000    10.500    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    11.238    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.722    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.805    clk_IBUF_BUFG_inst/O
    SLICE_X10Y78         net (fo=99, estimated)       1.159    13.964    clk_IBUF_BUFG
                         clock pessimism              0.249    14.213    
                         clock uncertainty           -0.035    14.178    
    SLICE_X10Y78         FDRE (Setup_fdre_C_D)        0.047    14.225    uport_reg[25]
  -------------------------------------------------------------------
                         required time                         14.225    
                         arrival time                         -14.109    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.125ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            temp/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        9.977ns  (logic 7.541ns (75.584%)  route 2.436ns (24.416%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 13.952 - 10.500 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y28          net (fo=99, estimated)       1.278     3.747    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.748    temp__0/PCOUT[47]
    DSP48_X0Y29          net (fo=1, estimated)        0.000     6.748    temp__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.825    temp__1/P[0]
    SLICE_X11Y75         net (fo=2, estimated)        0.567     8.392    temp__1_n_105
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.043     8.435    uport2_i_23/O
    SLICE_X11Y75         net (fo=1, routed)           0.012     8.447    uport2_i_23_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.702    uport2_i_4/CO[3]
    SLICE_X11Y76         net (fo=1, estimated)        0.000     8.702    uport2_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.755    uport2_i_3/CO[3]
    SLICE_X11Y77         net (fo=1, estimated)        0.000     8.755    uport2_i_3_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.808    uport2_i_2/CO[3]
    SLICE_X11Y78         net (fo=1, estimated)        0.000     8.808    uport2_i_2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.974    uport2_i_1/O[1]
    DSP48_X0Y33          net (fo=2, estimated)        0.576     9.550    temp__2[29]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.157    uport2/P[0]
    SLICE_X11Y80         net (fo=1, estimated)        0.291    12.448    uport2_n_105
    SLICE_X11Y80         LUT2 (Prop_lut2_I1_O)        0.043    12.491    temp_i_98/O
    SLICE_X11Y80         net (fo=1, routed)           0.012    12.503    temp_i_98_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.097    12.600    temp_i_61/O[1]
    SLICE_X10Y76         net (fo=3, estimated)        0.650    13.250    temp_i_61_n_6
    SLICE_X10Y76         LUT4 (Prop_lut4_I0_O)        0.043    13.293    temp_i_44/O
    SLICE_X10Y76         net (fo=1, routed)           0.007    13.300    temp_i_44_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.103    13.403    temp_i_5/O[1]
    DSP48_X0Y30          net (fo=2, estimated)        0.321    13.724    uport0_dspDelayedAccum[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500    
    D23                                               0.000    10.500    clk
    D23                  net (fo=0)                   0.000    10.500    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    11.238    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.722    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.805    clk_IBUF_BUFG_inst/O
    DSP48_X0Y30          net (fo=99, estimated)       1.147    13.952    clk_IBUF_BUFG
                         clock pessimism              0.249    14.201    
                         clock uncertainty           -0.035    14.165    
    DSP48_X0Y30          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.317    13.848    temp
  -------------------------------------------------------------------
                         required time                         13.848    
                         arrival time                         -13.724    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            uport_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        10.309ns  (logic 8.009ns (77.689%)  route 2.300ns (22.311%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.464ns = ( 13.964 - 10.500 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y28          net (fo=99, estimated)       1.278     3.747    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.748    temp__0/PCOUT[47]
    DSP48_X0Y29          net (fo=1, estimated)        0.000     6.748    temp__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.825    temp__1/P[0]
    SLICE_X11Y75         net (fo=2, estimated)        0.567     8.392    temp__1_n_105
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.043     8.435    uport2_i_23/O
    SLICE_X11Y75         net (fo=1, routed)           0.012     8.447    uport2_i_23_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.702    uport2_i_4/CO[3]
    SLICE_X11Y76         net (fo=1, estimated)        0.000     8.702    uport2_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.755    uport2_i_3/CO[3]
    SLICE_X11Y77         net (fo=1, estimated)        0.000     8.755    uport2_i_3_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.808    uport2_i_2/CO[3]
    SLICE_X11Y78         net (fo=1, estimated)        0.000     8.808    uport2_i_2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.974    uport2_i_1/O[1]
    DSP48_X0Y33          net (fo=2, estimated)        0.576     9.550    temp__2[29]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[12]_P[1])
                                                      2.607    12.157    uport2/P[1]
    SLICE_X11Y80         net (fo=1, estimated)        0.378    12.535    uport2_n_104
    SLICE_X11Y80         LUT2 (Prop_lut2_I1_O)        0.043    12.578    temp_i_97/O
    SLICE_X11Y80         net (fo=1, routed)           0.011    12.589    temp_i_97_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.184    12.773    temp_i_61/CO[3]
    SLICE_X11Y81         net (fo=1, estimated)        0.000    12.773    temp_i_61_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    12.884    temp_i_59/O[0]
    SLICE_X10Y80         net (fo=3, estimated)        0.347    13.231    temp_i_59_n_7
    SLICE_X10Y80         LUT3 (Prop_lut3_I0_O)        0.043    13.274    temp_i_32/O
    SLICE_X10Y77         net (fo=1, estimated)        0.367    13.641    temp_i_32_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253    13.894    temp_i_4/CO[3]
    SLICE_X10Y78         net (fo=1, estimated)        0.000    13.894    temp_i_4_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.120    14.014    temp_i_3/O[2]
    SLICE_X10Y78         net (fo=2, routed)           0.042    14.056    uport0_dspDelayedAccum[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500    
    D23                                               0.000    10.500    clk
    D23                  net (fo=0)                   0.000    10.500    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    11.238    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.722    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.805    clk_IBUF_BUFG_inst/O
    SLICE_X10Y78         net (fo=99, estimated)       1.159    13.964    clk_IBUF_BUFG
                         clock pessimism              0.249    14.213    
                         clock uncertainty           -0.035    14.178    
    SLICE_X10Y78         FDRE (Setup_fdre_C_D)        0.047    14.225    uport_reg[26]
  -------------------------------------------------------------------
                         required time                         14.225    
                         arrival time                         -14.056    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            uport_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        10.303ns  (logic 8.003ns (77.676%)  route 2.300ns (22.324%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.464ns = ( 13.964 - 10.500 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y28          net (fo=99, estimated)       1.278     3.747    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.748    temp__0/PCOUT[47]
    DSP48_X0Y29          net (fo=1, estimated)        0.000     6.748    temp__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.825    temp__1/P[0]
    SLICE_X11Y75         net (fo=2, estimated)        0.567     8.392    temp__1_n_105
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.043     8.435    uport2_i_23/O
    SLICE_X11Y75         net (fo=1, routed)           0.012     8.447    uport2_i_23_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.702    uport2_i_4/CO[3]
    SLICE_X11Y76         net (fo=1, estimated)        0.000     8.702    uport2_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.755    uport2_i_3/CO[3]
    SLICE_X11Y77         net (fo=1, estimated)        0.000     8.755    uport2_i_3_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.808    uport2_i_2/CO[3]
    SLICE_X11Y78         net (fo=1, estimated)        0.000     8.808    uport2_i_2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.974    uport2_i_1/O[1]
    DSP48_X0Y33          net (fo=2, estimated)        0.576     9.550    temp__2[29]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[12]_P[1])
                                                      2.607    12.157    uport2/P[1]
    SLICE_X11Y80         net (fo=1, estimated)        0.378    12.535    uport2_n_104
    SLICE_X11Y80         LUT2 (Prop_lut2_I1_O)        0.043    12.578    temp_i_97/O
    SLICE_X11Y80         net (fo=1, routed)           0.011    12.589    temp_i_97_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.184    12.773    temp_i_61/CO[3]
    SLICE_X11Y81         net (fo=1, estimated)        0.000    12.773    temp_i_61_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    12.884    temp_i_59/O[0]
    SLICE_X10Y80         net (fo=3, estimated)        0.347    13.231    temp_i_59_n_7
    SLICE_X10Y80         LUT3 (Prop_lut3_I0_O)        0.043    13.274    temp_i_32/O
    SLICE_X10Y77         net (fo=1, estimated)        0.367    13.641    temp_i_32_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253    13.894    temp_i_4/CO[3]
    SLICE_X10Y78         net (fo=1, estimated)        0.000    13.894    temp_i_4_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114    14.008    temp_i_3/O[0]
    SLICE_X10Y78         net (fo=2, routed)           0.042    14.050    uport0_dspDelayedAccum[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500    
    D23                                               0.000    10.500    clk
    D23                  net (fo=0)                   0.000    10.500    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    11.238    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.722    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.805    clk_IBUF_BUFG_inst/O
    SLICE_X10Y78         net (fo=99, estimated)       1.159    13.964    clk_IBUF_BUFG
                         clock pessimism              0.249    14.213    
                         clock uncertainty           -0.035    14.178    
    SLICE_X10Y78         FDRE (Setup_fdre_C_D)        0.047    14.225    uport_reg[24]
  -------------------------------------------------------------------
                         required time                         14.225    
                         arrival time                         -14.050    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            uport_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        10.239ns  (logic 7.939ns (77.537%)  route 2.300ns (22.463%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.463ns = ( 13.963 - 10.500 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y28          net (fo=99, estimated)       1.278     3.747    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.748    temp__0/PCOUT[47]
    DSP48_X0Y29          net (fo=1, estimated)        0.000     6.748    temp__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.825    temp__1/P[0]
    SLICE_X11Y75         net (fo=2, estimated)        0.567     8.392    temp__1_n_105
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.043     8.435    uport2_i_23/O
    SLICE_X11Y75         net (fo=1, routed)           0.012     8.447    uport2_i_23_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.702    uport2_i_4/CO[3]
    SLICE_X11Y76         net (fo=1, estimated)        0.000     8.702    uport2_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.755    uport2_i_3/CO[3]
    SLICE_X11Y77         net (fo=1, estimated)        0.000     8.755    uport2_i_3_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.808    uport2_i_2/CO[3]
    SLICE_X11Y78         net (fo=1, estimated)        0.000     8.808    uport2_i_2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.974    uport2_i_1/O[1]
    DSP48_X0Y33          net (fo=2, estimated)        0.576     9.550    temp__2[29]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[12]_P[1])
                                                      2.607    12.157    uport2/P[1]
    SLICE_X11Y80         net (fo=1, estimated)        0.378    12.535    uport2_n_104
    SLICE_X11Y80         LUT2 (Prop_lut2_I1_O)        0.043    12.578    temp_i_97/O
    SLICE_X11Y80         net (fo=1, routed)           0.011    12.589    temp_i_97_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.184    12.773    temp_i_61/CO[3]
    SLICE_X11Y81         net (fo=1, estimated)        0.000    12.773    temp_i_61_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    12.884    temp_i_59/O[0]
    SLICE_X10Y80         net (fo=3, estimated)        0.347    13.231    temp_i_59_n_7
    SLICE_X10Y80         LUT3 (Prop_lut3_I0_O)        0.043    13.274    temp_i_32/O
    SLICE_X10Y77         net (fo=1, estimated)        0.367    13.641    temp_i_32_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.303    13.944    temp_i_4/O[3]
    SLICE_X10Y77         net (fo=2, routed)           0.042    13.986    uport0_dspDelayedAccum[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500    
    D23                                               0.000    10.500    clk
    D23                  net (fo=0)                   0.000    10.500    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    11.238    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.722    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.805    clk_IBUF_BUFG_inst/O
    SLICE_X10Y77         net (fo=99, estimated)       1.158    13.963    clk_IBUF_BUFG
                         clock pessimism              0.249    14.212    
                         clock uncertainty           -0.035    14.177    
    SLICE_X10Y77         FDRE (Setup_fdre_C_D)        0.047    14.224    uport_reg[23]
  -------------------------------------------------------------------
                         required time                         14.224    
                         arrival time                         -13.986    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            uport_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        10.210ns  (logic 7.910ns (77.473%)  route 2.300ns (22.527%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.463ns = ( 13.963 - 10.500 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y28          net (fo=99, estimated)       1.278     3.747    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.748    temp__0/PCOUT[47]
    DSP48_X0Y29          net (fo=1, estimated)        0.000     6.748    temp__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.825    temp__1/P[0]
    SLICE_X11Y75         net (fo=2, estimated)        0.567     8.392    temp__1_n_105
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.043     8.435    uport2_i_23/O
    SLICE_X11Y75         net (fo=1, routed)           0.012     8.447    uport2_i_23_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.702    uport2_i_4/CO[3]
    SLICE_X11Y76         net (fo=1, estimated)        0.000     8.702    uport2_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.755    uport2_i_3/CO[3]
    SLICE_X11Y77         net (fo=1, estimated)        0.000     8.755    uport2_i_3_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.808    uport2_i_2/CO[3]
    SLICE_X11Y78         net (fo=1, estimated)        0.000     8.808    uport2_i_2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.974    uport2_i_1/O[1]
    DSP48_X0Y33          net (fo=2, estimated)        0.576     9.550    temp__2[29]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[12]_P[1])
                                                      2.607    12.157    uport2/P[1]
    SLICE_X11Y80         net (fo=1, estimated)        0.378    12.535    uport2_n_104
    SLICE_X11Y80         LUT2 (Prop_lut2_I1_O)        0.043    12.578    temp_i_97/O
    SLICE_X11Y80         net (fo=1, routed)           0.011    12.589    temp_i_97_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.184    12.773    temp_i_61/CO[3]
    SLICE_X11Y81         net (fo=1, estimated)        0.000    12.773    temp_i_61_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    12.884    temp_i_59/O[0]
    SLICE_X10Y80         net (fo=3, estimated)        0.347    13.231    temp_i_59_n_7
    SLICE_X10Y80         LUT3 (Prop_lut3_I0_O)        0.043    13.274    temp_i_32/O
    SLICE_X10Y77         net (fo=1, estimated)        0.367    13.641    temp_i_32_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.274    13.915    temp_i_4/O[2]
    SLICE_X10Y77         net (fo=2, routed)           0.042    13.957    uport0_dspDelayedAccum[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500    
    D23                                               0.000    10.500    clk
    D23                  net (fo=0)                   0.000    10.500    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    11.238    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.722    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.805    clk_IBUF_BUFG_inst/O
    SLICE_X10Y77         net (fo=99, estimated)       1.158    13.963    clk_IBUF_BUFG
                         clock pessimism              0.249    14.212    
                         clock uncertainty           -0.035    14.177    
    SLICE_X10Y77         FDRE (Setup_fdre_C_D)        0.047    14.224    uport_reg[22]
  -------------------------------------------------------------------
                         required time                         14.224    
                         arrival time                         -13.957    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            uport_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        10.203ns  (logic 7.977ns (78.183%)  route 2.226ns (21.817%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.463ns = ( 13.963 - 10.500 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y28          net (fo=99, estimated)       1.278     3.747    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.748    temp__0/PCOUT[47]
    DSP48_X0Y29          net (fo=1, estimated)        0.000     6.748    temp__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.825    temp__1/P[0]
    SLICE_X11Y75         net (fo=2, estimated)        0.567     8.392    temp__1_n_105
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.043     8.435    uport2_i_23/O
    SLICE_X11Y75         net (fo=1, routed)           0.012     8.447    uport2_i_23_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.702    uport2_i_4/CO[3]
    SLICE_X11Y76         net (fo=1, estimated)        0.000     8.702    uport2_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.755    uport2_i_3/CO[3]
    SLICE_X11Y77         net (fo=1, estimated)        0.000     8.755    uport2_i_3_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.808    uport2_i_2/CO[3]
    SLICE_X11Y78         net (fo=1, estimated)        0.000     8.808    uport2_i_2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.974    uport2_i_1/O[1]
    DSP48_X0Y33          net (fo=2, estimated)        0.576     9.550    temp__2[29]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.157    uport2/P[0]
    SLICE_X11Y80         net (fo=1, estimated)        0.291    12.448    uport2_n_105
    SLICE_X11Y80         LUT2 (Prop_lut2_I1_O)        0.043    12.491    temp_i_98/O
    SLICE_X11Y80         net (fo=1, routed)           0.012    12.503    temp_i_98_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.270    12.773    temp_i_61/O[2]
    SLICE_X11Y79         net (fo=3, estimated)        0.441    13.214    temp_i_61_n_5
    SLICE_X11Y79         LUT3 (Prop_lut3_I0_O)        0.043    13.257    temp_i_38/O
    SLICE_X10Y76         net (fo=1, estimated)        0.285    13.542    temp_i_38_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193    13.735    temp_i_5/CO[3]
    SLICE_X10Y77         net (fo=1, estimated)        0.000    13.735    temp_i_5_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    13.908    temp_i_4/O[1]
    SLICE_X10Y77         net (fo=2, routed)           0.042    13.950    uport0_dspDelayedAccum[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500    
    D23                                               0.000    10.500    clk
    D23                  net (fo=0)                   0.000    10.500    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    11.238    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.722    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.805    clk_IBUF_BUFG_inst/O
    SLICE_X10Y77         net (fo=99, estimated)       1.158    13.963    clk_IBUF_BUFG
                         clock pessimism              0.249    14.212    
                         clock uncertainty           -0.035    14.177    
    SLICE_X10Y77         FDRE (Setup_fdre_C_D)        0.047    14.224    uport_reg[21]
  -------------------------------------------------------------------
                         required time                         14.224    
                         arrival time                         -13.950    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            uport_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        10.144ns  (logic 7.918ns (78.056%)  route 2.226ns (21.944%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.463ns = ( 13.963 - 10.500 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y28          net (fo=99, estimated)       1.278     3.747    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.748    temp__0/PCOUT[47]
    DSP48_X0Y29          net (fo=1, estimated)        0.000     6.748    temp__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.825    temp__1/P[0]
    SLICE_X11Y75         net (fo=2, estimated)        0.567     8.392    temp__1_n_105
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.043     8.435    uport2_i_23/O
    SLICE_X11Y75         net (fo=1, routed)           0.012     8.447    uport2_i_23_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.702    uport2_i_4/CO[3]
    SLICE_X11Y76         net (fo=1, estimated)        0.000     8.702    uport2_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.755    uport2_i_3/CO[3]
    SLICE_X11Y77         net (fo=1, estimated)        0.000     8.755    uport2_i_3_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.808    uport2_i_2/CO[3]
    SLICE_X11Y78         net (fo=1, estimated)        0.000     8.808    uport2_i_2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.974    uport2_i_1/O[1]
    DSP48_X0Y33          net (fo=2, estimated)        0.576     9.550    temp__2[29]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.157    uport2/P[0]
    SLICE_X11Y80         net (fo=1, estimated)        0.291    12.448    uport2_n_105
    SLICE_X11Y80         LUT2 (Prop_lut2_I1_O)        0.043    12.491    temp_i_98/O
    SLICE_X11Y80         net (fo=1, routed)           0.012    12.503    temp_i_98_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.270    12.773    temp_i_61/O[2]
    SLICE_X11Y79         net (fo=3, estimated)        0.441    13.214    temp_i_61_n_5
    SLICE_X11Y79         LUT3 (Prop_lut3_I0_O)        0.043    13.257    temp_i_38/O
    SLICE_X10Y76         net (fo=1, estimated)        0.285    13.542    temp_i_38_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193    13.735    temp_i_5/CO[3]
    SLICE_X10Y77         net (fo=1, estimated)        0.000    13.735    temp_i_5_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114    13.849    temp_i_4/O[0]
    SLICE_X10Y77         net (fo=2, routed)           0.042    13.891    uport0_dspDelayedAccum[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500    
    D23                                               0.000    10.500    clk
    D23                  net (fo=0)                   0.000    10.500    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    11.238    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.722    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.805    clk_IBUF_BUFG_inst/O
    SLICE_X10Y77         net (fo=99, estimated)       1.158    13.963    clk_IBUF_BUFG
                         clock pessimism              0.249    14.212    
                         clock uncertainty           -0.035    14.177    
    SLICE_X10Y77         FDRE (Setup_fdre_C_D)        0.047    14.224    uport_reg[20]
  -------------------------------------------------------------------
                         required time                         14.224    
                         arrival time                         -13.891    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            uport_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        9.918ns  (logic 7.777ns (78.413%)  route 2.141ns (21.587%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.462ns = ( 13.962 - 10.500 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y28          net (fo=99, estimated)       1.278     3.747    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.748    temp__0/PCOUT[47]
    DSP48_X0Y29          net (fo=1, estimated)        0.000     6.748    temp__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.825    temp__1/P[0]
    SLICE_X11Y75         net (fo=2, estimated)        0.567     8.392    temp__1_n_105
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.043     8.435    uport2_i_23/O
    SLICE_X11Y75         net (fo=1, routed)           0.012     8.447    uport2_i_23_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.702    uport2_i_4/CO[3]
    SLICE_X11Y76         net (fo=1, estimated)        0.000     8.702    uport2_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.755    uport2_i_3/CO[3]
    SLICE_X11Y77         net (fo=1, estimated)        0.000     8.755    uport2_i_3_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.808    uport2_i_2/CO[3]
    SLICE_X11Y78         net (fo=1, estimated)        0.000     8.808    uport2_i_2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.974    uport2_i_1/O[1]
    DSP48_X0Y33          net (fo=2, estimated)        0.576     9.550    temp__2[29]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.157    uport2/P[0]
    SLICE_X11Y80         net (fo=1, estimated)        0.291    12.448    uport2_n_105
    SLICE_X11Y80         LUT2 (Prop_lut2_I1_O)        0.043    12.491    temp_i_98/O
    SLICE_X11Y80         net (fo=1, routed)           0.012    12.503    temp_i_98_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.270    12.773    temp_i_61/O[2]
    SLICE_X10Y76         net (fo=3, estimated)        0.635    13.408    temp_i_61_n_5
    SLICE_X10Y76         LUT6 (Prop_lut6_I1_O)        0.043    13.451    temp_i_43/O
    SLICE_X10Y76         net (fo=1, routed)           0.006    13.457    temp_i_43_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.166    13.623    temp_i_5/O[3]
    SLICE_X10Y76         net (fo=2, routed)           0.042    13.665    uport0_dspDelayedAccum[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500    
    D23                                               0.000    10.500    clk
    D23                  net (fo=0)                   0.000    10.500    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    11.238    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.722    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.805    clk_IBUF_BUFG_inst/O
    SLICE_X10Y76         net (fo=99, estimated)       1.157    13.962    clk_IBUF_BUFG
                         clock pessimism              0.249    14.211    
                         clock uncertainty           -0.035    14.176    
    SLICE_X10Y76         FDRE (Setup_fdre_C_D)        0.047    14.223    uport_reg[19]
  -------------------------------------------------------------------
                         required time                         14.223    
                         arrival time                         -13.665    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            uport_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        9.866ns  (logic 7.709ns (78.137%)  route 2.157ns (21.863%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.462ns = ( 13.962 - 10.500 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y28          net (fo=99, estimated)       1.278     3.747    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.748    temp__0/PCOUT[47]
    DSP48_X0Y29          net (fo=1, estimated)        0.000     6.748    temp__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.825    temp__1/P[0]
    SLICE_X11Y75         net (fo=2, estimated)        0.567     8.392    temp__1_n_105
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.043     8.435    uport2_i_23/O
    SLICE_X11Y75         net (fo=1, routed)           0.012     8.447    uport2_i_23_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.702    uport2_i_4/CO[3]
    SLICE_X11Y76         net (fo=1, estimated)        0.000     8.702    uport2_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.755    uport2_i_3/CO[3]
    SLICE_X11Y77         net (fo=1, estimated)        0.000     8.755    uport2_i_3_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.808    uport2_i_2/CO[3]
    SLICE_X11Y78         net (fo=1, estimated)        0.000     8.808    uport2_i_2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.974    uport2_i_1/O[1]
    DSP48_X0Y33          net (fo=2, estimated)        0.576     9.550    temp__2[29]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.157    uport2/P[0]
    SLICE_X11Y80         net (fo=1, estimated)        0.291    12.448    uport2_n_105
    SLICE_X11Y80         LUT2 (Prop_lut2_I1_O)        0.043    12.491    temp_i_98/O
    SLICE_X11Y80         net (fo=1, routed)           0.012    12.503    temp_i_98_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.097    12.600    temp_i_61/O[1]
    SLICE_X10Y76         net (fo=3, estimated)        0.650    13.250    temp_i_61_n_6
    SLICE_X10Y76         LUT4 (Prop_lut4_I0_O)        0.043    13.293    temp_i_44/O
    SLICE_X10Y76         net (fo=1, routed)           0.007    13.300    temp_i_44_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.271    13.571    temp_i_5/O[2]
    SLICE_X10Y76         net (fo=2, routed)           0.042    13.613    uport0_dspDelayedAccum[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500    
    D23                                               0.000    10.500    clk
    D23                  net (fo=0)                   0.000    10.500    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    11.238    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.722    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.805    clk_IBUF_BUFG_inst/O
    SLICE_X10Y76         net (fo=99, estimated)       1.157    13.962    clk_IBUF_BUFG
                         clock pessimism              0.249    14.211    
                         clock uncertainty           -0.035    14.176    
    SLICE_X10Y76         FDRE (Setup_fdre_C_D)        0.047    14.223    uport_reg[18]
  -------------------------------------------------------------------
                         required time                         14.223    
                         arrival time                         -13.613    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 temp__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Destination:            uport_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.250ns period=10.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.500ns  (clk rise@10.500ns - clk rise@0.000ns)
  Data Path Delay:        9.698ns  (logic 7.541ns (77.758%)  route 2.157ns (22.242%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.462ns = ( 13.962 - 10.500 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    D23                                               0.000     0.000    clk
    D23                  net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.814     0.814    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.562     2.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.469    clk_IBUF_BUFG_inst/O
    DSP48_X0Y28          net (fo=99, estimated)       1.278     3.747    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      3.001     6.748    temp__0/PCOUT[47]
    DSP48_X0Y29          net (fo=1, estimated)        0.000     6.748    temp__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     7.825    temp__1/P[0]
    SLICE_X11Y75         net (fo=2, estimated)        0.567     8.392    temp__1_n_105
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.043     8.435    uport2_i_23/O
    SLICE_X11Y75         net (fo=1, routed)           0.012     8.447    uport2_i_23_n_0
    SLICE_X11Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.255     8.702    uport2_i_4/CO[3]
    SLICE_X11Y76         net (fo=1, estimated)        0.000     8.702    uport2_i_4_n_0
    SLICE_X11Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.755    uport2_i_3/CO[3]
    SLICE_X11Y77         net (fo=1, estimated)        0.000     8.755    uport2_i_3_n_0
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.808    uport2_i_2/CO[3]
    SLICE_X11Y78         net (fo=1, estimated)        0.000     8.808    uport2_i_2_n_0
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.974    uport2_i_1/O[1]
    DSP48_X0Y33          net (fo=2, estimated)        0.576     9.550    temp__2[29]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_B[12]_P[0])
                                                      2.607    12.157    uport2/P[0]
    SLICE_X11Y80         net (fo=1, estimated)        0.291    12.448    uport2_n_105
    SLICE_X11Y80         LUT2 (Prop_lut2_I1_O)        0.043    12.491    temp_i_98/O
    SLICE_X11Y80         net (fo=1, routed)           0.012    12.503    temp_i_98_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.097    12.600    temp_i_61/O[1]
    SLICE_X10Y76         net (fo=3, estimated)        0.650    13.250    temp_i_61_n_6
    SLICE_X10Y76         LUT4 (Prop_lut4_I0_O)        0.043    13.293    temp_i_44/O
    SLICE_X10Y76         net (fo=1, routed)           0.007    13.300    temp_i_44_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.103    13.403    temp_i_5/O[1]
    SLICE_X10Y76         net (fo=2, routed)           0.042    13.445    uport0_dspDelayedAccum[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.500    10.500    
    D23                                               0.000    10.500    clk
    D23                  net (fo=0)                   0.000    10.500    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.738    11.238    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.484    12.722    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.805    clk_IBUF_BUFG_inst/O
    SLICE_X10Y76         net (fo=99, estimated)       1.157    13.962    clk_IBUF_BUFG
                         clock pessimism              0.249    14.211    
                         clock uncertainty           -0.035    14.176    
    SLICE_X10Y76         FDRE (Setup_fdre_C_D)        0.047    14.223    uport_reg[17]
  -------------------------------------------------------------------
                         required time                         14.223    
                         arrival time                         -13.445    
  -------------------------------------------------------------------
                         slack                                  0.778    




