IXGBE_CTRL = 0x00000
IXGBE_STATUS = 0x00008
IXGBE_CTRL_EXT = 0x00018
IXGBE_ESDP = 0x00020
IXGBE_EODSDP = 0x00028
IXGBE_I2CCTL_82599 = 0x00028

IXGBE_EEC = 0x10010

# Interrupt Registers
IXGBE_EICR = 0x00800
IXGBE_EICS = 0x00808
IXGBE_EIMS = 0x00880
IXGBE_EIMC = 0x00888
IXGBE_EIAC = 0x00810
IXGBE_EIAM = 0x00890

# MAC Registers
IXGBE_PCS1GCFIG = 0x04200
IXGBE_PCS1GLCTL = 0x04208
IXGBE_PCS1GLSTA = 0x0420C
IXGBE_PCS1GDBG0 = 0x04210
IXGBE_PCS1GDBG1 = 0x04214
IXGBE_PCS1GANA = 0x04218
IXGBE_PCS1GANLP = 0x0421C
IXGBE_PCS1GANNP = 0x04220
IXGBE_PCS1GANLPNP = 0x04224
IXGBE_HLREG0 = 0x04240
IXGBE_HLREG1 = 0x04244
IXGBE_PAP = 0x04248
IXGBE_MACA = 0x0424C
IXGBE_APAE = 0x04250
IXGBE_ARD = 0x04254
IXGBE_AIS = 0x04258
IXGBE_MSCA = 0x0425C
IXGBE_MSRWD = 0x04260
IXGBE_MLADD = 0x04264
IXGBE_MHADD = 0x04268
IXGBE_MAXFRS = 0x04268
IXGBE_TREG = 0x0426C
IXGBE_PCSS1 = 0x04288
IXGBE_PCSS2 = 0x0428C
IXGBE_XPCSS = 0x04290
IXGBE_MFLCN = 0x04294
IXGBE_SERDESC = 0x04298
IXGBE_MAC_SGMII_BUSY = 0x04298
IXGBE_MACS = 0x0429C
IXGBE_AUTOC = 0x042A0
IXGBE_LINKS = 0x042A4
IXGBE_LINKS2 = 0x04324
IXGBE_AUTOC2 = 0x042A8
IXGBE_AUTOC3 = 0x042AC
IXGBE_ANLP1 = 0x042B0
IXGBE_ANLP2 = 0x042B4
IXGBE_MACC = 0x04330
IXGBE_ATLASCTL = 0x04800
IXGBE_MMNGC = 0x042D0
IXGBE_ANLPNP1 = 0x042D4
IXGBE_ANLPNP2 = 0x042D8
IXGBE_KRPCSFC = 0x042E0
IXGBE_KRPCSS = 0x042E4
IXGBE_FECS1 = 0x042E8
IXGBE_FECS2 = 0x042EC
IXGBE_SMADARCTL = 0x14F10
IXGBE_MPVC = 0x04318
IXGBE_SGMIIC = 0x04314

# CTRL Bit Masks
# Global IO Master Disable bit
IXGBE_CTRL_GIO_DIS = 0x00000004
# Link Reset. Resets everything.
IXGBE_CTRL_LNK_RST = 0x00000008
# Reset (SW)
IXGBE_CTRL_RST = 0x04000000
IXGBE_CTRL_RST_MASK = IXGBE_CTRL_LNK_RST | IXGBE_CTRL_RST


# EEC Register
# EEPROM Clock
IXGBE_EEC_SK = 0x00000001
# EEPROM Chip Select
IXGBE_EEC_CS = 0x00000002
# EEPROM Data In
IXGBE_EEC_DI = 0x00000004
# EEPROM Data Out
IXGBE_EEC_DO = 0x00000008
# FLASH Write Enable
IXGBE_EEC_FWE_MASK = 0x00000030
# Disable FLASH writes
IXGBE_EEC_FWE_DIS = 0x00000010
# Enable FLASH writes
IXGBE_EEC_FWE_EN = 0x00000020
# EEPROM Access Request
IXGBE_EEC_FWE_SHIFT = 4
IXGBE_EEC_REQ = 0x00000040
# EEPROM Access Grant
IXGBE_EEC_GNT = 0x00000080
# EEPROM Present
IXGBE_EEC_PRES = 0x00000100
# EEPROM Auto Read Done
IXGBE_EEC_ARD = 0x00000200
# Flash update command
IXGBE_EEC_FLUP = 0x00800000
# Sector 1 Valid
IXGBE_EEC_SEC1VAL = 0x02000000
# Flash update done
IXGBE_EEC_FLUDONE = 0x04000000


IXGBE_RDRXCTL = 0x02F00
IXGBE_RXCTRL = 0x03000
IXGBE_DROPEN = 0x03D04
IXGBE_RXPBSIZE_SHIFT = 10
IXGBE_RXPBSIZE_MASK = 0x000FFC00

# Receive Registers
IXGBE_RXCSUM = 0x05000
IXGBE_RFCTL = 0x05008
IXGBE_DRECCCTL = 0x02F08
IXGBE_DRECCCTL_DISABLE = 0
IXGBE_DRECCCTL2 = 0x02F8C

# RDRXCTL Bit Masks
# Rx Desc Min THLD Size
IXGBE_RDRXCTL_RDMTS_1_2 = 0x00000000
# CRC Strip
IXGBE_RDRXCTL_CRCSTRIP = 0x00000002
# Pad Small Packet
IXGBE_RDRXCTL_PSP = 0x00000004
IXGBE_RDRXCTL_MVMEN = 0x00000020
IXGBE_RDRXCTL_RSC_PUSH_DIS = 0x00000020
# DMA init cycle done
IXGBE_RDRXCTL_DMAIDONE = 0x00000008
IXGBE_RDRXCTL_RSC_PUSH = 0x00000080
# Aggregation disable
IXGBE_RDRXCTL_AGGDIS = 0x00010000
# RSC First packet size
IXGBE_RDRXCTL_RSCFRSTSIZE = 0x003E0000
# Disable RSC compl on LLI
IXGBE_RDRXCTL_RSCLLIDIS = 0x00800000
# must set 1 when RSC ena
IXGBE_RDRXCTL_RSCACKC = 0x02000000
# must set 1 when RSC ena
IXGBE_RDRXCTL_FCOE_WRFIX = 0x04000000
IXGBE_RDRXCTL_MBINTEN = 0x10000000
IXGBE_RDRXCTL_MDP_EN = 0x20000000
