#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue May 19 22:03:19 2020
# Process ID: 12766
# Current directory: /home/malak/sites/addproject/caesar_cipher/caesar_cipher.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/malak/sites/addproject/caesar_cipher/caesar_cipher.runs/synth_1/top.vds
# Journal file: /home/malak/sites/addproject/caesar_cipher/caesar_cipher.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12805 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1990.535 ; gain = 201.715 ; free physical = 1516 ; free virtual = 5715
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/keyboard/top.v:2]
INFO: [Synth 8-6157] synthesizing module 'PS2Receiver' [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/keyboard/PS2Receiver.v:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/keyboard/debouncer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (1#1) [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/keyboard/debouncer.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/keyboard/PS2Receiver.v:54]
INFO: [Synth 8-6155] done synthesizing module 'PS2Receiver' (2#1) [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/keyboard/PS2Receiver.v:23]
INFO: [Synth 8-6157] synthesizing module 'caeserEncoder' [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/new/caeserEncoder.v:24]
INFO: [Synth 8-6155] done synthesizing module 'caeserEncoder' (3#1) [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/new/caeserEncoder.v:24]
WARNING: [Synth 8-689] width (9) of port connection 'newChar' does not match port width (8) of module 'caeserEncoder' [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/keyboard/top.v:52]
INFO: [Synth 8-6157] synthesizing module 'VGASYS' [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/new/VGASYS.v:23]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (4#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6157] synthesizing module 'AHBVGA' [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v:37]
	Parameter IMAGEADDR bound to: 4'b1010 
	Parameter CONSOLEADDR bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'VGAInterface' [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/vga_sync.v:37]
	Parameter VertTimeToPulseWidthEnd bound to: 10'b0000000010 
	Parameter VertTimeToBackPorchEnd bound to: 10'b0000011111 
	Parameter VertTimeToDisplayTimeEnd bound to: 10'b0111111111 
	Parameter VertTimeToFrontPorchEnd bound to: 10'b1000001001 
	Parameter HorzTimeToPulseWidthEnd bound to: 10'b0001100000 
	Parameter HorzTimeToBackPorchEnd bound to: 10'b0010010000 
	Parameter HorzTimeToDisplayTimeEnd bound to: 10'b1100010000 
	Parameter HorzTimeToFrontPorchEnd bound to: 10'b1100100000 
INFO: [Synth 8-6157] synthesizing module 'GenericCounter' [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/counter.v:38]
	Parameter COUNTER_WIDTH bound to: 1 - type: integer 
	Parameter COUNTER_MAX bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'GenericCounter' (5#1) [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/counter.v:38]
WARNING: [Synth 8-7023] instance 'FreqDivider' of module 'GenericCounter' has 5 connections declared, but only 4 given [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/vga_sync.v:66]
INFO: [Synth 8-6157] synthesizing module 'GenericCounter__parameterized0' [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/counter.v:38]
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter COUNTER_MAX bound to: 10'b1100100000 
INFO: [Synth 8-6155] done synthesizing module 'GenericCounter__parameterized0' (5#1) [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/counter.v:38]
INFO: [Synth 8-6157] synthesizing module 'GenericCounter__parameterized1' [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/counter.v:38]
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter COUNTER_MAX bound to: 10'b1000001001 
INFO: [Synth 8-6155] done synthesizing module 'GenericCounter__parameterized1' (5#1) [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/counter.v:38]
WARNING: [Synth 8-7023] instance 'VertAddrCounter' of module 'GenericCounter' has 5 connections declared, but only 4 given [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/vga_sync.v:87]
INFO: [Synth 8-6155] done synthesizing module 'VGAInterface' (6#1) [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/vga_sync.v:37]
INFO: [Synth 8-6157] synthesizing module 'vga_console' [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/vga_console.v:38]
	Parameter MAX_X bound to: 30 - type: integer 
	Parameter MAX_Y bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'font_rom' [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/font_rom.v:37]
INFO: [Synth 8-6155] done synthesizing module 'font_rom' (7#1) [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/font_rom.v:37]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram_sync' [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/dual_port_ram_sync.v:37]
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DATA_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'reset_n_buf_reg' and it is trimmed from '2' to '1' bits. [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/dual_port_ram_sync.v:64]
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram_sync' (8#1) [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/dual_port_ram_sync.v:37]
WARNING: [Synth 8-6014] Unused sequential element pixel_y1_reg was removed.  [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/vga_console.v:133]
WARNING: [Synth 8-6014] Unused sequential element pixel_y2_reg was removed.  [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/vga_console.v:134]
WARNING: [Synth 8-5788] Register pixel_x1_reg in module vga_console is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/vga_console.v:131]
WARNING: [Synth 8-5788] Register pixel_x2_reg in module vga_console is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/vga_console.v:132]
INFO: [Synth 8-6155] done synthesizing module 'vga_console' (9#1) [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/vga_console.v:38]
INFO: [Synth 8-6157] synthesizing module 'vga_image' [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/vga_image.v:38]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram_sync__parameterized0' [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/dual_port_ram_sync.v:37]
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'reset_n_buf_reg' and it is trimmed from '2' to '1' bits. [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/dual_port_ram_sync.v:64]
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram_sync__parameterized0' (9#1) [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/dual_port_ram_sync.v:37]
WARNING: [Synth 8-689] width (16) of port connection 'addr_b' does not match port width (15) of module 'dual_port_ram_sync__parameterized0' [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/vga_image.v:72]
WARNING: [Synth 8-3936] Found unconnected internal register 'address_reg_reg' and it is trimmed from '16' to '15' bits. [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/vga_image.v:62]
INFO: [Synth 8-6155] done synthesizing module 'vga_image' (10#1) [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/vga_image.v:38]
WARNING: [Synth 8-3848] Net HRDATA in module/entity AHBVGA does not have driver. [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v:47]
INFO: [Synth 8-6155] done synthesizing module 'AHBVGA' (11#1) [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v:37]
WARNING: [Synth 8-3848] Net LED in module/entity VGASYS does not have driver. [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/new/VGASYS.v:29]
WARNING: [Synth 8-3848] Net dbg_swdo in module/entity VGASYS does not have driver. [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/new/VGASYS.v:127]
WARNING: [Synth 8-3848] Net dbg_swdo_en in module/entity VGASYS does not have driver. [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/new/VGASYS.v:128]
WARNING: [Synth 8-3848] Net dbg_tdo in module/entity VGASYS does not have driver. [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/new/VGASYS.v:125]
WARNING: [Synth 8-3848] Net dbg_swo in module/entity VGASYS does not have driver. [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/new/VGASYS.v:130]
WARNING: [Synth 8-3848] Net dbg_jtag_nsw in module/entity VGASYS does not have driver. [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/new/VGASYS.v:129]
WARNING: [Synth 8-3848] Net dbg_tdo_nen in module/entity VGASYS does not have driver. [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/new/VGASYS.v:126]
WARNING: [Synth 8-3848] Net sys_reset_req in module/entity VGASYS does not have driver. [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/new/VGASYS.v:76]
INFO: [Synth 8-6155] done synthesizing module 'VGASYS' (12#1) [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/new/VGASYS.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'char' does not match port width (8) of module 'VGASYS' [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/keyboard/top.v:81]
WARNING: [Synth 8-3848] Net SEG in module/entity top does not have driver. [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/keyboard/top.v:8]
WARNING: [Synth 8-3848] Net AN in module/entity top does not have driver. [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/keyboard/top.v:9]
WARNING: [Synth 8-3848] Net DP in module/entity top does not have driver. [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/keyboard/top.v:10]
WARNING: [Synth 8-3848] Net UART_TXD in module/entity top does not have driver. [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/keyboard/top.v:12]
WARNING: [Synth 8-3848] Net RESET in module/entity top does not have driver. [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/keyboard/top.v:70]
INFO: [Synth 8-6155] done synthesizing module 'top' (13#1) [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/keyboard/top.v:2]
WARNING: [Synth 8-3331] design vga_image has unconnected port pixel_x[9]
WARNING: [Synth 8-3331] design vga_image has unconnected port pixel_y[9]
WARNING: [Synth 8-3331] design vga_image has unconnected port pixel_y[1]
WARNING: [Synth 8-3331] design vga_image has unconnected port pixel_y[0]
WARNING: [Synth 8-3331] design vga_image has unconnected port address[15]
WARNING: [Synth 8-3331] design vga_console has unconnected port pixel_y[9]
WARNING: [Synth 8-3331] design vga_console has unconnected port font_data[7]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[31]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[30]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[29]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[28]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[27]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[26]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[25]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[24]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[23]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[22]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[21]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[20]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[19]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[18]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[17]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[16]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[15]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[14]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[13]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[12]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[11]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[10]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[9]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[8]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[7]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[6]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[5]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[4]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[3]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[2]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[1]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HRDATA[0]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HWDATA[31]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HWDATA[30]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HWDATA[29]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HWDATA[28]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HWDATA[27]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HWDATA[26]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HWDATA[25]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HWDATA[24]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HWDATA[23]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HWDATA[22]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HWDATA[21]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HWDATA[20]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HWDATA[19]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HWDATA[18]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HWDATA[17]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HWDATA[16]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HWDATA[15]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HWDATA[14]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HWDATA[13]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HWDATA[12]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HWDATA[11]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HWDATA[10]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HWDATA[9]
WARNING: [Synth 8-3331] design AHBVGA has unconnected port HWDATA[8]
WARNING: [Synth 8-3331] design VGASYS has unconnected port LED[7]
WARNING: [Synth 8-3331] design VGASYS has unconnected port LED[6]
WARNING: [Synth 8-3331] design VGASYS has unconnected port LED[5]
WARNING: [Synth 8-3331] design VGASYS has unconnected port LED[4]
WARNING: [Synth 8-3331] design VGASYS has unconnected port LED[3]
WARNING: [Synth 8-3331] design VGASYS has unconnected port LED[2]
WARNING: [Synth 8-3331] design VGASYS has unconnected port LED[1]
WARNING: [Synth 8-3331] design VGASYS has unconnected port LED[0]
WARNING: [Synth 8-3331] design VGASYS has unconnected port TDI
WARNING: [Synth 8-3331] design VGASYS has unconnected port TCK
WARNING: [Synth 8-3331] design top has unconnected port SEG[6]
WARNING: [Synth 8-3331] design top has unconnected port SEG[5]
WARNING: [Synth 8-3331] design top has unconnected port SEG[4]
WARNING: [Synth 8-3331] design top has unconnected port SEG[3]
WARNING: [Synth 8-3331] design top has unconnected port SEG[2]
WARNING: [Synth 8-3331] design top has unconnected port SEG[1]
WARNING: [Synth 8-3331] design top has unconnected port SEG[0]
WARNING: [Synth 8-3331] design top has unconnected port AN[7]
WARNING: [Synth 8-3331] design top has unconnected port AN[6]
WARNING: [Synth 8-3331] design top has unconnected port AN[5]
WARNING: [Synth 8-3331] design top has unconnected port AN[4]
WARNING: [Synth 8-3331] design top has unconnected port AN[3]
WARNING: [Synth 8-3331] design top has unconnected port AN[2]
WARNING: [Synth 8-3331] design top has unconnected port AN[1]
WARNING: [Synth 8-3331] design top has unconnected port AN[0]
WARNING: [Synth 8-3331] design top has unconnected port DP
WARNING: [Synth 8-3331] design top has unconnected port UART_TXD
WARNING: [Synth 8-3331] design top has unconnected port BTNC
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2053.254 ; gain = 264.434 ; free physical = 1543 ; free virtual = 5745
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2056.223 ; gain = 267.402 ; free physical = 1540 ; free virtual = 5742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2056.223 ; gain = 267.402 ; free physical = 1540 ; free virtual = 5742
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2067.129 ; gain = 0.000 ; free physical = 1532 ; free virtual = 5734
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/constrs_1/imports/digilent-xdc-master/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2225.941 ; gain = 0.000 ; free physical = 1434 ; free virtual = 5653
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2225.941 ; gain = 0.000 ; free physical = 1434 ; free virtual = 5653
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2225.941 ; gain = 437.121 ; free physical = 1504 ; free virtual = 5724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2225.941 ; gain = 437.121 ; free physical = 1504 ; free virtual = 5724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2225.941 ; gain = 437.121 ; free physical = 1504 ; free virtual = 5724
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/vga_console.v:156]
WARNING: [Synth 8-3936] Found unconnected internal register 'last_HADDR_reg' and it is trimmed from '32' to '24' bits. [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v:85]
WARNING: [Synth 8-327] inferring latch for variable 'newChar_reg' [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/new/caeserEncoder.v:40]
INFO: [Synth 8-3971] The signal "dual_port_ram_sync:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "dual_port_ram_sync__parameterized0:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2225.941 ; gain = 437.121 ; free physical = 1498 ; free virtual = 5716
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               15 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 6     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---RAMs : 
	             256K Bit         RAMs := 1     
	              28K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module PS2Receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
Module caeserEncoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 2     
Module GenericCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module GenericCounter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module GenericCounter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module VGAInterface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module font_rom 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module dual_port_ram_sync 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              28K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module vga_console 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
Module dual_port_ram_sync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module vga_image 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
Module AHBVGA 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module VGASYS 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'vgasys1/uAHBVGA/uvga_image/uimage_ram/reset_n_buf_reg[0:0]' into 'vgasys1/uAHBVGA/uvga_console/uvideo_ram/reset_n_buf_reg[0:0]' [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/dual_port_ram_sync.v:64]
INFO: [Synth 8-4471] merging register 'vgasys1/uAHBVGA/last_HWRITE_reg' into 'vgasys1/uAHBVGA/last_HSEL_reg' [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/imports/AHB_VGA/AHBVGASYS.v:86]
WARNING: [Synth 8-3936] Found unconnected internal register 'keyboard/keycode_reg' and it is trimmed from '32' to '24' bits. [/home/malak/sites/addproject/caesar_cipher/caesar_cipher.srcs/sources_1/imports/keyboard/PS2Receiver.v:75]
WARNING: [Synth 8-3331] design top has unconnected port SEG[6]
WARNING: [Synth 8-3331] design top has unconnected port SEG[5]
WARNING: [Synth 8-3331] design top has unconnected port SEG[4]
WARNING: [Synth 8-3331] design top has unconnected port SEG[3]
WARNING: [Synth 8-3331] design top has unconnected port SEG[2]
WARNING: [Synth 8-3331] design top has unconnected port SEG[1]
WARNING: [Synth 8-3331] design top has unconnected port SEG[0]
WARNING: [Synth 8-3331] design top has unconnected port AN[7]
WARNING: [Synth 8-3331] design top has unconnected port AN[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM vgasys1/uAHBVGA/uvga_console/uvideo_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM vgasys1/uAHBVGA/uvga_console/uvideo_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "top/vgasys1/uAHBVGA/uvga_console/uvideo_ram/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM vgasys1/uAHBVGA/uvga_console/uvideo_ram/ram_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM vgasys1/uAHBVGA/uvga_image/uimage_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM vgasys1/uAHBVGA/uvga_image/uimage_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "top/vgasys1/uAHBVGA/uvga_image/uimage_ram/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM vgasys1/uAHBVGA/uvga_image/uimage_ram/ram_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM vgasys1/uAHBVGA/uvga_console/uvideo_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM vgasys1/uAHBVGA/uvga_image/uimage_ram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vgasys1/reset_sync_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vgasys1/reset_sync_reg_reg[1] )
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/last_HTRANS_reg[0]' (FDE) to 'vgasys1/uAHBVGA/last_HTRANS_reg[1]'
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/last_HTRANS_reg[1]' (FDE) to 'vgasys1/uAHBVGA/last_HSEL_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\vgasys1/uAHBVGA/last_HSEL_reg )
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/last_HADDR_reg[22]' (FDE) to 'vgasys1/uAHBVGA/last_HADDR_reg[0]'
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/last_HADDR_reg[23]' (FDE) to 'vgasys1/uAHBVGA/last_HADDR_reg[0]'
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/last_HADDR_reg[21]' (FDE) to 'vgasys1/uAHBVGA/last_HADDR_reg[0]'
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/last_HADDR_reg[20]' (FDE) to 'vgasys1/uAHBVGA/last_HADDR_reg[0]'
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/last_HADDR_reg[19]' (FDE) to 'vgasys1/uAHBVGA/last_HADDR_reg[0]'
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/last_HADDR_reg[18]' (FDE) to 'vgasys1/uAHBVGA/last_HADDR_reg[0]'
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/last_HADDR_reg[17]' (FDE) to 'vgasys1/uAHBVGA/last_HADDR_reg[0]'
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/last_HADDR_reg[16]' (FDE) to 'vgasys1/uAHBVGA/last_HADDR_reg[0]'
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/last_HADDR_reg[15]' (FDE) to 'vgasys1/uAHBVGA/last_HADDR_reg[0]'
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/last_HADDR_reg[14]' (FDE) to 'vgasys1/uAHBVGA/last_HADDR_reg[0]'
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/last_HADDR_reg[13]' (FDE) to 'vgasys1/uAHBVGA/last_HADDR_reg[0]'
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/last_HADDR_reg[12]' (FDE) to 'vgasys1/uAHBVGA/last_HADDR_reg[0]'
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/last_HADDR_reg[11]' (FDE) to 'vgasys1/uAHBVGA/last_HADDR_reg[0]'
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/last_HADDR_reg[10]' (FDE) to 'vgasys1/uAHBVGA/last_HADDR_reg[0]'
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/last_HADDR_reg[9]' (FDE) to 'vgasys1/uAHBVGA/last_HADDR_reg[0]'
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/last_HADDR_reg[8]' (FDE) to 'vgasys1/uAHBVGA/last_HADDR_reg[0]'
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/last_HADDR_reg[7]' (FDE) to 'vgasys1/uAHBVGA/last_HADDR_reg[0]'
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/last_HADDR_reg[6]' (FDE) to 'vgasys1/uAHBVGA/last_HADDR_reg[0]'
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/last_HADDR_reg[5]' (FDE) to 'vgasys1/uAHBVGA/last_HADDR_reg[0]'
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/last_HADDR_reg[4]' (FDE) to 'vgasys1/uAHBVGA/last_HADDR_reg[0]'
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/last_HADDR_reg[3]' (FDE) to 'vgasys1/uAHBVGA/last_HADDR_reg[0]'
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/last_HADDR_reg[2]' (FDE) to 'vgasys1/uAHBVGA/last_HADDR_reg[0]'
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/last_HADDR_reg[1]' (FDE) to 'vgasys1/uAHBVGA/last_HADDR_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vgasys1/uAHBVGA/last_HADDR_reg[0] )
INFO: [Synth 8-3886] merging instance 'vgasys1/reset_sync_reg_reg[2]' (FDC) to 'vgasys1/reset_sync_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vgasys1/reset_sync_reg_reg[4] )
INFO: [Synth 8-3886] merging instance 'keyboard/dataprev_reg[6]' (FDE) to 'keyboard/keycode_reg[6]'
INFO: [Synth 8-3886] merging instance 'keyboard/dataprev_reg[7]' (FDE) to 'keyboard/keycode_reg[7]'
INFO: [Synth 8-3886] merging instance 'keyboard/dataprev_reg[0]' (FDE) to 'keyboard/keycode_reg[0]'
INFO: [Synth 8-3886] merging instance 'keyboard/dataprev_reg[1]' (FDE) to 'keyboard/keycode_reg[1]'
INFO: [Synth 8-3886] merging instance 'keyboard/dataprev_reg[2]' (FDE) to 'keyboard/keycode_reg[2]'
INFO: [Synth 8-3886] merging instance 'keyboard/dataprev_reg[3]' (FDE) to 'keyboard/keycode_reg[3]'
INFO: [Synth 8-3886] merging instance 'keyboard/dataprev_reg[4]' (FDE) to 'keyboard/keycode_reg[4]'
INFO: [Synth 8-3886] merging instance 'keyboard/dataprev_reg[5]' (FDE) to 'keyboard/keycode_reg[5]'
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/uvga_console/uvideo_ram/reset_n_buf_reg[0]' (FD) to 'vgasys1/uAHBVGA/uVGAInterface/cout_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vgasys1/uAHBVGA/uvga_console/pixel_x1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vgasys1/uAHBVGA/uvga_console/pixel_x1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vgasys1/uAHBVGA/uvga_console/pixel_x1_reg[2] )
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/uvga_image/address_reg_reg[1]' (FD) to 'vgasys1/uAHBVGA/uvga_image/address_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/uvga_image/address_reg_reg[2]' (FD) to 'vgasys1/uAHBVGA/uvga_image/address_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/uvga_image/address_reg_reg[3]' (FD) to 'vgasys1/uAHBVGA/uvga_image/address_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/uvga_image/address_reg_reg[4]' (FD) to 'vgasys1/uAHBVGA/uvga_image/address_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/uvga_image/address_reg_reg[5]' (FD) to 'vgasys1/uAHBVGA/uvga_image/address_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/uvga_image/address_reg_reg[6]' (FD) to 'vgasys1/uAHBVGA/uvga_image/address_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/uvga_image/address_reg_reg[7]' (FD) to 'vgasys1/uAHBVGA/uvga_image/address_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/uvga_image/address_reg_reg[8]' (FD) to 'vgasys1/uAHBVGA/uvga_image/address_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/uvga_image/address_reg_reg[9]' (FD) to 'vgasys1/uAHBVGA/uvga_image/address_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/uvga_image/address_reg_reg[10]' (FD) to 'vgasys1/uAHBVGA/uvga_image/address_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/uvga_image/address_reg_reg[11]' (FD) to 'vgasys1/uAHBVGA/uvga_image/address_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/uvga_image/address_reg_reg[12]' (FD) to 'vgasys1/uAHBVGA/uvga_image/address_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/uvga_image/address_reg_reg[13]' (FD) to 'vgasys1/uAHBVGA/uvga_image/address_reg_reg[14]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\vgasys1/uAHBVGA/uvga_image/address_reg_reg[14] )
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/uvga_console/pixel_x2_reg[0]' (FDE) to 'vgasys1/uAHBVGA/uvga_console/pixel_x2_reg[2]'
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/uvga_console/pixel_x2_reg[1]' (FDE) to 'vgasys1/uAHBVGA/uvga_console/pixel_x2_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vgasys1/uAHBVGA/uvga_console/pixel_x2_reg[2] )
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/uVGAInterface/cout_reg[0]' (FD) to 'vgasys1/uAHBVGA/uVGAInterface/cout_reg[7]'
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/uVGAInterface/cout_reg[1]' (FD) to 'vgasys1/uAHBVGA/uVGAInterface/cout_reg[7]'
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/uVGAInterface/cout_reg[2]' (FD) to 'vgasys1/uAHBVGA/uVGAInterface/cout_reg[7]'
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/uVGAInterface/cout_reg[3]' (FD) to 'vgasys1/uAHBVGA/uVGAInterface/cout_reg[7]'
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/uVGAInterface/cout_reg[4]' (FD) to 'vgasys1/uAHBVGA/uVGAInterface/cout_reg[7]'
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/uVGAInterface/cout_reg[5]' (FD) to 'vgasys1/uAHBVGA/uVGAInterface/cout_reg[7]'
INFO: [Synth 8-3886] merging instance 'vgasys1/uAHBVGA/uVGAInterface/cout_reg[6]' (FD) to 'vgasys1/uAHBVGA/uVGAInterface/cout_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vgasys1/uAHBVGA/uVGAInterface/cout_reg[7] )
WARNING: [Synth 8-3332] Sequential element (ced/newChar_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ced/newChar_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ced/newChar_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ced/newChar_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ced/newChar_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ced/newChar_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ced/newChar_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (ced/newChar_reg[0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 2225.941 ; gain = 437.121 ; free physical = 1487 ; free virtual = 5705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-----------------------------------------------------+---------------+----------------+
|Module Name | RTL Object                                          | Depth x Width | Implemented As | 
+------------+-----------------------------------------------------+---------------+----------------+
|top         | vgasys1/uAHBVGA/uvga_console/ufont_rom/addr_reg_reg | 2048x8        | Block RAM      | 
+------------+-----------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 2225.941 ; gain = 437.121 ; free physical = 1361 ; free virtual = 5586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 2225.941 ; gain = 437.121 ; free physical = 1355 ; free virtual = 5580
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 2225.941 ; gain = 437.121 ; free physical = 1355 ; free virtual = 5580
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin i_2:a to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_2:en to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2225.941 ; gain = 437.121 ; free physical = 1355 ; free virtual = 5579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2225.941 ; gain = 437.121 ; free physical = 1355 ; free virtual = 5579
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2225.941 ; gain = 437.121 ; free physical = 1355 ; free virtual = 5579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2225.941 ; gain = 437.121 ; free physical = 1355 ; free virtual = 5579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2225.941 ; gain = 437.121 ; free physical = 1355 ; free virtual = 5579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2225.941 ; gain = 437.121 ; free physical = 1355 ; free virtual = 5579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     2|
|2     |LUT1  |     6|
|3     |LUT2  |     6|
|4     |LUT3  |     4|
|5     |LUT4  |    10|
|6     |LUT5  |    16|
|7     |LUT6  |    27|
|8     |FDRE  |    61|
|9     |FDSE  |     1|
|10    |IBUF  |     3|
|11    |OBUF  |    19|
|12    |OBUFT |    25|
+------+------+------+

Report Instance Areas: 
+------+------------------------+-------------------------------+------+
|      |Instance                |Module                         |Cells |
+------+------------------------+-------------------------------+------+
|1     |top                     |                               |   180|
|2     |  keyboard              |PS2Receiver                    |    68|
|3     |    debounce            |debouncer                      |    29|
|4     |  vgasys1               |VGASYS                         |    62|
|5     |    uAHBVGA             |AHBVGA                         |    59|
|6     |      uVGAInterface     |VGAInterface                   |    59|
|7     |        FreqDivider     |GenericCounter                 |     3|
|8     |        HorzAddrCounter |GenericCounter__parameterized0 |    28|
|9     |        VertAddrCounter |GenericCounter__parameterized1 |    26|
+------+------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2225.941 ; gain = 437.121 ; free physical = 1355 ; free virtual = 5579
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 41 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2225.941 ; gain = 267.402 ; free physical = 1408 ; free virtual = 5632
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2225.941 ; gain = 437.121 ; free physical = 1408 ; free virtual = 5632
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2225.941 ; gain = 0.000 ; free physical = 1401 ; free virtual = 5626
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2225.941 ; gain = 0.000 ; free physical = 1414 ; free virtual = 5643
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
121 Infos, 139 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 2225.941 ; gain = 704.039 ; free physical = 1545 ; free virtual = 5774
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2225.941 ; gain = 0.000 ; free physical = 1545 ; free virtual = 5774
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/malak/sites/addproject/caesar_cipher/caesar_cipher.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 19 22:04:13 2020...
