
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: madhatter.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys HDL compiler and linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49

Modified Files: 15
FID:  path (prevtimestamp, timestamp)
0        /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/synplify/rev_1/synwork//distcomp/distcomp0/distcomp0.xmr (N/A, 2024-03-01 15:55:10)
1        /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic.sv (N/A, 2024-02-24 21:02:21)
2        /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv (N/A, 2024-02-24 21:05:29)
3        /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_top.sv (N/A, 2024-02-23 21:13:21)
4        /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv (N/A, 2024-02-23 20:52:37)
5        /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v (N/A, 2018-11-27 23:10:11)
6        /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v (N/A, 2018-11-27 23:10:39)
7        /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v (N/A, 2018-11-27 23:10:39)
8        /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v (N/A, 2018-11-27 23:10:39)
9        /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v (N/A, 2018-11-27 23:10:40)
10       /vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v (N/A, 2018-11-27 23:12:11)
11       /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v (N/A, 2018-11-27 23:17:48)
12       /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v (N/A, 2018-11-27 23:17:48)
13       /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh (N/A, 2018-11-27 23:17:48)
14       /vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v (N/A, 2018-08-08 02:43:25)

*******************************************************************
Modules that may have changed as a result of file changes: 4
MID:  lib.cell.view
0        work.cordic_module.verilog may have changed because the following files changed:
                        /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic.sv (N/A, 2024-02-24 21:02:21) <-- (module definition)
                        /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_top.sv (N/A, 2024-02-23 21:13:21) <-- (may instantiate this module)
1        work.cordic_stage.verilog may have changed because the following files changed:
                        /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic.sv (N/A, 2024-02-24 21:02:21) <-- (may instantiate this module)
                        /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_stage.sv (N/A, 2024-02-24 21:05:29) <-- (module definition)
                        /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_top.sv (N/A, 2024-02-23 21:13:21) <-- (may instantiate this module)
2        work.cordic_top.verilog may have changed because the following files changed:
                        /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_top.sv (N/A, 2024-02-23 21:13:21) <-- (module definition)
3        work.fifo.verilog may have changed because the following files changed:
                        /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/cordic_top.sv (N/A, 2024-02-23 21:13:21) <-- (may instantiate this module)
                        /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW6/uvm/sv/fifo.sv (N/A, 2024-02-23 20:52:37) <-- (module definition)

*******************************************************************
Unmodified files: 0
FID:  path (timestamp)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
