
Motorsteuergeraet.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000089f4  080001f8  080001f8  000101f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b2c  08008bec  08008bec  00018bec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009718  08009718  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08009718  08009718  00019718  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009720  08009720  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009720  08009720  00019720  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009724  08009724  00019724  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08009728  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000238  2000000c  08009734  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000244  08009734  00020244  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a62d  00000000  00000000  0002003a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d44  00000000  00000000  0003a667  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001290  00000000  00000000  0003e3b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000010d8  00000000  00000000  0003f640  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c9e3  00000000  00000000  00040718  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b159  00000000  00000000  0006d0fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00108da3  00000000  00000000  00088254  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00190ff7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a84  00000000  00000000  00191048  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	; (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	; (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	; (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	2000000c 	.word	0x2000000c
 8000214:	00000000 	.word	0x00000000
 8000218:	08008bd4 	.word	0x08008bd4

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	; (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	; (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	; (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	20000010 	.word	0x20000010
 8000234:	08008bd4 	.word	0x08008bd4

08000238 <strlen>:
 8000238:	4603      	mov	r3, r0
 800023a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023e:	2a00      	cmp	r2, #0
 8000240:	d1fb      	bne.n	800023a <strlen+0x2>
 8000242:	1a18      	subs	r0, r3, r0
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr

08000248 <__aeabi_uldivmod>:
 8000248:	b953      	cbnz	r3, 8000260 <__aeabi_uldivmod+0x18>
 800024a:	b94a      	cbnz	r2, 8000260 <__aeabi_uldivmod+0x18>
 800024c:	2900      	cmp	r1, #0
 800024e:	bf08      	it	eq
 8000250:	2800      	cmpeq	r0, #0
 8000252:	bf1c      	itt	ne
 8000254:	f04f 31ff 	movne.w	r1, #4294967295
 8000258:	f04f 30ff 	movne.w	r0, #4294967295
 800025c:	f000 b974 	b.w	8000548 <__aeabi_idiv0>
 8000260:	f1ad 0c08 	sub.w	ip, sp, #8
 8000264:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000268:	f000 f806 	bl	8000278 <__udivmoddi4>
 800026c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000270:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000274:	b004      	add	sp, #16
 8000276:	4770      	bx	lr

08000278 <__udivmoddi4>:
 8000278:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800027c:	9d08      	ldr	r5, [sp, #32]
 800027e:	4604      	mov	r4, r0
 8000280:	468e      	mov	lr, r1
 8000282:	2b00      	cmp	r3, #0
 8000284:	d14d      	bne.n	8000322 <__udivmoddi4+0xaa>
 8000286:	428a      	cmp	r2, r1
 8000288:	4694      	mov	ip, r2
 800028a:	d969      	bls.n	8000360 <__udivmoddi4+0xe8>
 800028c:	fab2 f282 	clz	r2, r2
 8000290:	b152      	cbz	r2, 80002a8 <__udivmoddi4+0x30>
 8000292:	fa01 f302 	lsl.w	r3, r1, r2
 8000296:	f1c2 0120 	rsb	r1, r2, #32
 800029a:	fa20 f101 	lsr.w	r1, r0, r1
 800029e:	fa0c fc02 	lsl.w	ip, ip, r2
 80002a2:	ea41 0e03 	orr.w	lr, r1, r3
 80002a6:	4094      	lsls	r4, r2
 80002a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002ac:	0c21      	lsrs	r1, r4, #16
 80002ae:	fbbe f6f8 	udiv	r6, lr, r8
 80002b2:	fa1f f78c 	uxth.w	r7, ip
 80002b6:	fb08 e316 	mls	r3, r8, r6, lr
 80002ba:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002be:	fb06 f107 	mul.w	r1, r6, r7
 80002c2:	4299      	cmp	r1, r3
 80002c4:	d90a      	bls.n	80002dc <__udivmoddi4+0x64>
 80002c6:	eb1c 0303 	adds.w	r3, ip, r3
 80002ca:	f106 30ff 	add.w	r0, r6, #4294967295
 80002ce:	f080 811f 	bcs.w	8000510 <__udivmoddi4+0x298>
 80002d2:	4299      	cmp	r1, r3
 80002d4:	f240 811c 	bls.w	8000510 <__udivmoddi4+0x298>
 80002d8:	3e02      	subs	r6, #2
 80002da:	4463      	add	r3, ip
 80002dc:	1a5b      	subs	r3, r3, r1
 80002de:	b2a4      	uxth	r4, r4
 80002e0:	fbb3 f0f8 	udiv	r0, r3, r8
 80002e4:	fb08 3310 	mls	r3, r8, r0, r3
 80002e8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002ec:	fb00 f707 	mul.w	r7, r0, r7
 80002f0:	42a7      	cmp	r7, r4
 80002f2:	d90a      	bls.n	800030a <__udivmoddi4+0x92>
 80002f4:	eb1c 0404 	adds.w	r4, ip, r4
 80002f8:	f100 33ff 	add.w	r3, r0, #4294967295
 80002fc:	f080 810a 	bcs.w	8000514 <__udivmoddi4+0x29c>
 8000300:	42a7      	cmp	r7, r4
 8000302:	f240 8107 	bls.w	8000514 <__udivmoddi4+0x29c>
 8000306:	4464      	add	r4, ip
 8000308:	3802      	subs	r0, #2
 800030a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800030e:	1be4      	subs	r4, r4, r7
 8000310:	2600      	movs	r6, #0
 8000312:	b11d      	cbz	r5, 800031c <__udivmoddi4+0xa4>
 8000314:	40d4      	lsrs	r4, r2
 8000316:	2300      	movs	r3, #0
 8000318:	e9c5 4300 	strd	r4, r3, [r5]
 800031c:	4631      	mov	r1, r6
 800031e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000322:	428b      	cmp	r3, r1
 8000324:	d909      	bls.n	800033a <__udivmoddi4+0xc2>
 8000326:	2d00      	cmp	r5, #0
 8000328:	f000 80ef 	beq.w	800050a <__udivmoddi4+0x292>
 800032c:	2600      	movs	r6, #0
 800032e:	e9c5 0100 	strd	r0, r1, [r5]
 8000332:	4630      	mov	r0, r6
 8000334:	4631      	mov	r1, r6
 8000336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800033a:	fab3 f683 	clz	r6, r3
 800033e:	2e00      	cmp	r6, #0
 8000340:	d14a      	bne.n	80003d8 <__udivmoddi4+0x160>
 8000342:	428b      	cmp	r3, r1
 8000344:	d302      	bcc.n	800034c <__udivmoddi4+0xd4>
 8000346:	4282      	cmp	r2, r0
 8000348:	f200 80f9 	bhi.w	800053e <__udivmoddi4+0x2c6>
 800034c:	1a84      	subs	r4, r0, r2
 800034e:	eb61 0303 	sbc.w	r3, r1, r3
 8000352:	2001      	movs	r0, #1
 8000354:	469e      	mov	lr, r3
 8000356:	2d00      	cmp	r5, #0
 8000358:	d0e0      	beq.n	800031c <__udivmoddi4+0xa4>
 800035a:	e9c5 4e00 	strd	r4, lr, [r5]
 800035e:	e7dd      	b.n	800031c <__udivmoddi4+0xa4>
 8000360:	b902      	cbnz	r2, 8000364 <__udivmoddi4+0xec>
 8000362:	deff      	udf	#255	; 0xff
 8000364:	fab2 f282 	clz	r2, r2
 8000368:	2a00      	cmp	r2, #0
 800036a:	f040 8092 	bne.w	8000492 <__udivmoddi4+0x21a>
 800036e:	eba1 010c 	sub.w	r1, r1, ip
 8000372:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000376:	fa1f fe8c 	uxth.w	lr, ip
 800037a:	2601      	movs	r6, #1
 800037c:	0c20      	lsrs	r0, r4, #16
 800037e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000382:	fb07 1113 	mls	r1, r7, r3, r1
 8000386:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800038a:	fb0e f003 	mul.w	r0, lr, r3
 800038e:	4288      	cmp	r0, r1
 8000390:	d908      	bls.n	80003a4 <__udivmoddi4+0x12c>
 8000392:	eb1c 0101 	adds.w	r1, ip, r1
 8000396:	f103 38ff 	add.w	r8, r3, #4294967295
 800039a:	d202      	bcs.n	80003a2 <__udivmoddi4+0x12a>
 800039c:	4288      	cmp	r0, r1
 800039e:	f200 80cb 	bhi.w	8000538 <__udivmoddi4+0x2c0>
 80003a2:	4643      	mov	r3, r8
 80003a4:	1a09      	subs	r1, r1, r0
 80003a6:	b2a4      	uxth	r4, r4
 80003a8:	fbb1 f0f7 	udiv	r0, r1, r7
 80003ac:	fb07 1110 	mls	r1, r7, r0, r1
 80003b0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003b4:	fb0e fe00 	mul.w	lr, lr, r0
 80003b8:	45a6      	cmp	lr, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x156>
 80003bc:	eb1c 0404 	adds.w	r4, ip, r4
 80003c0:	f100 31ff 	add.w	r1, r0, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x154>
 80003c6:	45a6      	cmp	lr, r4
 80003c8:	f200 80bb 	bhi.w	8000542 <__udivmoddi4+0x2ca>
 80003cc:	4608      	mov	r0, r1
 80003ce:	eba4 040e 	sub.w	r4, r4, lr
 80003d2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003d6:	e79c      	b.n	8000312 <__udivmoddi4+0x9a>
 80003d8:	f1c6 0720 	rsb	r7, r6, #32
 80003dc:	40b3      	lsls	r3, r6
 80003de:	fa22 fc07 	lsr.w	ip, r2, r7
 80003e2:	ea4c 0c03 	orr.w	ip, ip, r3
 80003e6:	fa20 f407 	lsr.w	r4, r0, r7
 80003ea:	fa01 f306 	lsl.w	r3, r1, r6
 80003ee:	431c      	orrs	r4, r3
 80003f0:	40f9      	lsrs	r1, r7
 80003f2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003f6:	fa00 f306 	lsl.w	r3, r0, r6
 80003fa:	fbb1 f8f9 	udiv	r8, r1, r9
 80003fe:	0c20      	lsrs	r0, r4, #16
 8000400:	fa1f fe8c 	uxth.w	lr, ip
 8000404:	fb09 1118 	mls	r1, r9, r8, r1
 8000408:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800040c:	fb08 f00e 	mul.w	r0, r8, lr
 8000410:	4288      	cmp	r0, r1
 8000412:	fa02 f206 	lsl.w	r2, r2, r6
 8000416:	d90b      	bls.n	8000430 <__udivmoddi4+0x1b8>
 8000418:	eb1c 0101 	adds.w	r1, ip, r1
 800041c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000420:	f080 8088 	bcs.w	8000534 <__udivmoddi4+0x2bc>
 8000424:	4288      	cmp	r0, r1
 8000426:	f240 8085 	bls.w	8000534 <__udivmoddi4+0x2bc>
 800042a:	f1a8 0802 	sub.w	r8, r8, #2
 800042e:	4461      	add	r1, ip
 8000430:	1a09      	subs	r1, r1, r0
 8000432:	b2a4      	uxth	r4, r4
 8000434:	fbb1 f0f9 	udiv	r0, r1, r9
 8000438:	fb09 1110 	mls	r1, r9, r0, r1
 800043c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000440:	fb00 fe0e 	mul.w	lr, r0, lr
 8000444:	458e      	cmp	lr, r1
 8000446:	d908      	bls.n	800045a <__udivmoddi4+0x1e2>
 8000448:	eb1c 0101 	adds.w	r1, ip, r1
 800044c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000450:	d26c      	bcs.n	800052c <__udivmoddi4+0x2b4>
 8000452:	458e      	cmp	lr, r1
 8000454:	d96a      	bls.n	800052c <__udivmoddi4+0x2b4>
 8000456:	3802      	subs	r0, #2
 8000458:	4461      	add	r1, ip
 800045a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800045e:	fba0 9402 	umull	r9, r4, r0, r2
 8000462:	eba1 010e 	sub.w	r1, r1, lr
 8000466:	42a1      	cmp	r1, r4
 8000468:	46c8      	mov	r8, r9
 800046a:	46a6      	mov	lr, r4
 800046c:	d356      	bcc.n	800051c <__udivmoddi4+0x2a4>
 800046e:	d053      	beq.n	8000518 <__udivmoddi4+0x2a0>
 8000470:	b15d      	cbz	r5, 800048a <__udivmoddi4+0x212>
 8000472:	ebb3 0208 	subs.w	r2, r3, r8
 8000476:	eb61 010e 	sbc.w	r1, r1, lr
 800047a:	fa01 f707 	lsl.w	r7, r1, r7
 800047e:	fa22 f306 	lsr.w	r3, r2, r6
 8000482:	40f1      	lsrs	r1, r6
 8000484:	431f      	orrs	r7, r3
 8000486:	e9c5 7100 	strd	r7, r1, [r5]
 800048a:	2600      	movs	r6, #0
 800048c:	4631      	mov	r1, r6
 800048e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000492:	f1c2 0320 	rsb	r3, r2, #32
 8000496:	40d8      	lsrs	r0, r3
 8000498:	fa0c fc02 	lsl.w	ip, ip, r2
 800049c:	fa21 f303 	lsr.w	r3, r1, r3
 80004a0:	4091      	lsls	r1, r2
 80004a2:	4301      	orrs	r1, r0
 80004a4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004a8:	fa1f fe8c 	uxth.w	lr, ip
 80004ac:	fbb3 f0f7 	udiv	r0, r3, r7
 80004b0:	fb07 3610 	mls	r6, r7, r0, r3
 80004b4:	0c0b      	lsrs	r3, r1, #16
 80004b6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004ba:	fb00 f60e 	mul.w	r6, r0, lr
 80004be:	429e      	cmp	r6, r3
 80004c0:	fa04 f402 	lsl.w	r4, r4, r2
 80004c4:	d908      	bls.n	80004d8 <__udivmoddi4+0x260>
 80004c6:	eb1c 0303 	adds.w	r3, ip, r3
 80004ca:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ce:	d22f      	bcs.n	8000530 <__udivmoddi4+0x2b8>
 80004d0:	429e      	cmp	r6, r3
 80004d2:	d92d      	bls.n	8000530 <__udivmoddi4+0x2b8>
 80004d4:	3802      	subs	r0, #2
 80004d6:	4463      	add	r3, ip
 80004d8:	1b9b      	subs	r3, r3, r6
 80004da:	b289      	uxth	r1, r1
 80004dc:	fbb3 f6f7 	udiv	r6, r3, r7
 80004e0:	fb07 3316 	mls	r3, r7, r6, r3
 80004e4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004e8:	fb06 f30e 	mul.w	r3, r6, lr
 80004ec:	428b      	cmp	r3, r1
 80004ee:	d908      	bls.n	8000502 <__udivmoddi4+0x28a>
 80004f0:	eb1c 0101 	adds.w	r1, ip, r1
 80004f4:	f106 38ff 	add.w	r8, r6, #4294967295
 80004f8:	d216      	bcs.n	8000528 <__udivmoddi4+0x2b0>
 80004fa:	428b      	cmp	r3, r1
 80004fc:	d914      	bls.n	8000528 <__udivmoddi4+0x2b0>
 80004fe:	3e02      	subs	r6, #2
 8000500:	4461      	add	r1, ip
 8000502:	1ac9      	subs	r1, r1, r3
 8000504:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000508:	e738      	b.n	800037c <__udivmoddi4+0x104>
 800050a:	462e      	mov	r6, r5
 800050c:	4628      	mov	r0, r5
 800050e:	e705      	b.n	800031c <__udivmoddi4+0xa4>
 8000510:	4606      	mov	r6, r0
 8000512:	e6e3      	b.n	80002dc <__udivmoddi4+0x64>
 8000514:	4618      	mov	r0, r3
 8000516:	e6f8      	b.n	800030a <__udivmoddi4+0x92>
 8000518:	454b      	cmp	r3, r9
 800051a:	d2a9      	bcs.n	8000470 <__udivmoddi4+0x1f8>
 800051c:	ebb9 0802 	subs.w	r8, r9, r2
 8000520:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000524:	3801      	subs	r0, #1
 8000526:	e7a3      	b.n	8000470 <__udivmoddi4+0x1f8>
 8000528:	4646      	mov	r6, r8
 800052a:	e7ea      	b.n	8000502 <__udivmoddi4+0x28a>
 800052c:	4620      	mov	r0, r4
 800052e:	e794      	b.n	800045a <__udivmoddi4+0x1e2>
 8000530:	4640      	mov	r0, r8
 8000532:	e7d1      	b.n	80004d8 <__udivmoddi4+0x260>
 8000534:	46d0      	mov	r8, sl
 8000536:	e77b      	b.n	8000430 <__udivmoddi4+0x1b8>
 8000538:	3b02      	subs	r3, #2
 800053a:	4461      	add	r1, ip
 800053c:	e732      	b.n	80003a4 <__udivmoddi4+0x12c>
 800053e:	4630      	mov	r0, r6
 8000540:	e709      	b.n	8000356 <__udivmoddi4+0xde>
 8000542:	4464      	add	r4, ip
 8000544:	3802      	subs	r0, #2
 8000546:	e742      	b.n	80003ce <__udivmoddi4+0x156>

08000548 <__aeabi_idiv0>:
 8000548:	4770      	bx	lr
 800054a:	bf00      	nop

0800054c <BAMOCAN_ID>:
//----------------------------------------------------------------------

// Ermittle Register nach Empfang Bamocar CAN-ID
//----------------------------------------------------------------------
void BAMOCAN_ID(uint8_t* data, uint8_t dlc)
{
 800054c:	b580      	push	{r7, lr}
 800054e:	b084      	sub	sp, #16
 8000550:	af00      	add	r7, sp, #0
 8000552:	6078      	str	r0, [r7, #4]
 8000554:	460b      	mov	r3, r1
 8000556:	70fb      	strb	r3, [r7, #3]
	uint8_t Reg = data[0];
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	781b      	ldrb	r3, [r3, #0]
 800055c:	733b      	strb	r3, [r7, #12]
	uint16_t speed = 0, strom;
 800055e:	2300      	movs	r3, #0
 8000560:	817b      	strh	r3, [r7, #10]

	// Waehlen welches Register gesendet wurde
	switch (Reg)
 8000562:	7b3b      	ldrb	r3, [r7, #12]
 8000564:	2bd8      	cmp	r3, #216	; 0xd8
 8000566:	f000 80be 	beq.w	80006e6 <BAMOCAN_ID+0x19a>
 800056a:	2bd8      	cmp	r3, #216	; 0xd8
 800056c:	f300 8100 	bgt.w	8000770 <BAMOCAN_ID+0x224>
 8000570:	2ba8      	cmp	r3, #168	; 0xa8
 8000572:	d012      	beq.n	800059a <BAMOCAN_ID+0x4e>
 8000574:	2ba8      	cmp	r3, #168	; 0xa8
 8000576:	f300 80fb 	bgt.w	8000770 <BAMOCAN_ID+0x224>
 800057a:	2b8f      	cmp	r3, #143	; 0x8f
 800057c:	d077      	beq.n	800066e <BAMOCAN_ID+0x122>
 800057e:	2b8f      	cmp	r3, #143	; 0x8f
 8000580:	f300 80f6 	bgt.w	8000770 <BAMOCAN_ID+0x224>
 8000584:	2b5f      	cmp	r3, #95	; 0x5f
 8000586:	d025      	beq.n	80005d4 <BAMOCAN_ID+0x88>
 8000588:	2b5f      	cmp	r3, #95	; 0x5f
 800058a:	f300 80f1 	bgt.w	8000770 <BAMOCAN_ID+0x224>
 800058e:	2b1b      	cmp	r3, #27
 8000590:	f000 80d4 	beq.w	800073c <BAMOCAN_ID+0x1f0>
 8000594:	2b40      	cmp	r3, #64	; 0x40
 8000596:	d037      	beq.n	8000608 <BAMOCAN_ID+0xbc>
 8000598:	e0ea      	b.n	8000770 <BAMOCAN_ID+0x224>
	{
		// Drehzahl vom Bamocar bekommen
		case BAMOCAR_REG_N_ACT_FILTER:
			speed = ((data[2]<<8) + data[1]);
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	3302      	adds	r3, #2
 800059e:	781b      	ldrb	r3, [r3, #0]
 80005a0:	b29b      	uxth	r3, r3
 80005a2:	021b      	lsls	r3, r3, #8
 80005a4:	b29a      	uxth	r2, r3
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	3301      	adds	r3, #1
 80005aa:	781b      	ldrb	r3, [r3, #0]
 80005ac:	b29b      	uxth	r3, r3
 80005ae:	4413      	add	r3, r2
 80005b0:	817b      	strh	r3, [r7, #10]
			motor1.Drehzahl = speed;
 80005b2:	4a74      	ldr	r2, [pc, #464]	; (8000784 <BAMOCAN_ID+0x238>)
 80005b4:	897b      	ldrh	r3, [r7, #10]
 80005b6:	8053      	strh	r3, [r2, #2]
// Uart Ausgabe
#ifdef DEBUG_BAMOCAR
			uartTransmit("Motordrehzahl\n", 14);
 80005b8:	210e      	movs	r1, #14
 80005ba:	4873      	ldr	r0, [pc, #460]	; (8000788 <BAMOCAN_ID+0x23c>)
 80005bc:	f000 f900 	bl	80007c0 <uartTransmit>
			uartTransmitNumber(speed, 10);
 80005c0:	897b      	ldrh	r3, [r7, #10]
 80005c2:	210a      	movs	r1, #10
 80005c4:	4618      	mov	r0, r3
 80005c6:	f000 f90f 	bl	80007e8 <uartTransmitNumber>
			uartTransmit("\n", 1);
 80005ca:	2101      	movs	r1, #1
 80005cc:	486f      	ldr	r0, [pc, #444]	; (800078c <BAMOCAN_ID+0x240>)
 80005ce:	f000 f8f7 	bl	80007c0 <uartTransmit>
#endif
			break;
 80005d2:	e0d2      	b.n	800077a <BAMOCAN_ID+0x22e>

		// Stromwert von Bamocar bekommen
		case BAMOCAR_REG_I_ACT_FILTER:
			strom = ((data[2]<<8) + data[1]);
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	3302      	adds	r3, #2
 80005d8:	781b      	ldrb	r3, [r3, #0]
 80005da:	b29b      	uxth	r3, r3
 80005dc:	021b      	lsls	r3, r3, #8
 80005de:	b29a      	uxth	r2, r3
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	3301      	adds	r3, #1
 80005e4:	781b      	ldrb	r3, [r3, #0]
 80005e6:	b29b      	uxth	r3, r3
 80005e8:	4413      	add	r3, r2
 80005ea:	813b      	strh	r3, [r7, #8]

// Uart Ausgabe
#ifdef DEBUG
			uartTransmit("Motorstrom\n", 11);
 80005ec:	210b      	movs	r1, #11
 80005ee:	4868      	ldr	r0, [pc, #416]	; (8000790 <BAMOCAN_ID+0x244>)
 80005f0:	f000 f8e6 	bl	80007c0 <uartTransmit>
			uartTransmitNumber(strom, 10);
 80005f4:	893b      	ldrh	r3, [r7, #8]
 80005f6:	210a      	movs	r1, #10
 80005f8:	4618      	mov	r0, r3
 80005fa:	f000 f8f5 	bl	80007e8 <uartTransmitNumber>
			uartTransmit("\n", 1);
 80005fe:	2101      	movs	r1, #1
 8000600:	4862      	ldr	r0, [pc, #392]	; (800078c <BAMOCAN_ID+0x240>)
 8000602:	f000 f8dd 	bl	80007c0 <uartTransmit>
#endif

			break;
 8000606:	e0b8      	b.n	800077a <BAMOCAN_ID+0x22e>

		// Statusregister von Bamocar bekommen
		case BAMOCAR_REG_STATUS:
			bamocar_stat.status1 = ((data[4] << 24) + (data[3] << 16) + (data[2] << 8) + data[1]);
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	3304      	adds	r3, #4
 800060c:	781b      	ldrb	r3, [r3, #0]
 800060e:	061a      	lsls	r2, r3, #24
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	3303      	adds	r3, #3
 8000614:	781b      	ldrb	r3, [r3, #0]
 8000616:	041b      	lsls	r3, r3, #16
 8000618:	441a      	add	r2, r3
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	3302      	adds	r3, #2
 800061e:	781b      	ldrb	r3, [r3, #0]
 8000620:	021b      	lsls	r3, r3, #8
 8000622:	4413      	add	r3, r2
 8000624:	687a      	ldr	r2, [r7, #4]
 8000626:	3201      	adds	r2, #1
 8000628:	7812      	ldrb	r2, [r2, #0]
 800062a:	4413      	add	r3, r2
 800062c:	461a      	mov	r2, r3
 800062e:	4b59      	ldr	r3, [pc, #356]	; (8000794 <BAMOCAN_ID+0x248>)
 8000630:	601a      	str	r2, [r3, #0]

// Uart Ausgabe
#ifdef DEBUG
			uartTransmit("Bamocar Status\n", 15);
 8000632:	210f      	movs	r1, #15
 8000634:	4858      	ldr	r0, [pc, #352]	; (8000798 <BAMOCAN_ID+0x24c>)
 8000636:	f000 f8c3 	bl	80007c0 <uartTransmit>
			for (uint8_t i = 4; i > 0; i--)
 800063a:	2304      	movs	r3, #4
 800063c:	73fb      	strb	r3, [r7, #15]
 800063e:	e00e      	b.n	800065e <BAMOCAN_ID+0x112>
			{
				uartTransmitNumber(bamocar_stat.status[i-1], 16);
 8000640:	7bfb      	ldrb	r3, [r7, #15]
 8000642:	3b01      	subs	r3, #1
 8000644:	4a53      	ldr	r2, [pc, #332]	; (8000794 <BAMOCAN_ID+0x248>)
 8000646:	5cd3      	ldrb	r3, [r2, r3]
 8000648:	2110      	movs	r1, #16
 800064a:	4618      	mov	r0, r3
 800064c:	f000 f8cc 	bl	80007e8 <uartTransmitNumber>
				uartTransmit(" ", 1);
 8000650:	2101      	movs	r1, #1
 8000652:	4852      	ldr	r0, [pc, #328]	; (800079c <BAMOCAN_ID+0x250>)
 8000654:	f000 f8b4 	bl	80007c0 <uartTransmit>
			for (uint8_t i = 4; i > 0; i--)
 8000658:	7bfb      	ldrb	r3, [r7, #15]
 800065a:	3b01      	subs	r3, #1
 800065c:	73fb      	strb	r3, [r7, #15]
 800065e:	7bfb      	ldrb	r3, [r7, #15]
 8000660:	2b00      	cmp	r3, #0
 8000662:	d1ed      	bne.n	8000640 <BAMOCAN_ID+0xf4>
			}
			uartTransmit("\n", 1);
 8000664:	2101      	movs	r1, #1
 8000666:	4849      	ldr	r0, [pc, #292]	; (800078c <BAMOCAN_ID+0x240>)
 8000668:	f000 f8aa 	bl	80007c0 <uartTransmit>
#endif

			break;
 800066c:	e085      	b.n	800077a <BAMOCAN_ID+0x22e>

		// Errorregister von Bamocar bekommen
		case BAMOCAR_REG_ERROR:
			bamocar_error.error1 = ((data[2] << 8) + data[1]);
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	3302      	adds	r3, #2
 8000672:	781b      	ldrb	r3, [r3, #0]
 8000674:	b29b      	uxth	r3, r3
 8000676:	021b      	lsls	r3, r3, #8
 8000678:	b29a      	uxth	r2, r3
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	3301      	adds	r3, #1
 800067e:	781b      	ldrb	r3, [r3, #0]
 8000680:	b29b      	uxth	r3, r3
 8000682:	4413      	add	r3, r2
 8000684:	b29a      	uxth	r2, r3
 8000686:	4b46      	ldr	r3, [pc, #280]	; (80007a0 <BAMOCAN_ID+0x254>)
 8000688:	801a      	strh	r2, [r3, #0]
			bamocar_warnung.warnung1 = ((data[4] << 8) + data[3]);
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	3304      	adds	r3, #4
 800068e:	781b      	ldrb	r3, [r3, #0]
 8000690:	b29b      	uxth	r3, r3
 8000692:	021b      	lsls	r3, r3, #8
 8000694:	b29a      	uxth	r2, r3
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	3303      	adds	r3, #3
 800069a:	781b      	ldrb	r3, [r3, #0]
 800069c:	b29b      	uxth	r3, r3
 800069e:	4413      	add	r3, r2
 80006a0:	b29a      	uxth	r2, r3
 80006a2:	4b40      	ldr	r3, [pc, #256]	; (80007a4 <BAMOCAN_ID+0x258>)
 80006a4:	801a      	strh	r2, [r3, #0]

// Uart Ausgabe
#ifdef DEBUG
			uartTransmit("Bamocar Error\n", 14);
 80006a6:	210e      	movs	r1, #14
 80006a8:	483f      	ldr	r0, [pc, #252]	; (80007a8 <BAMOCAN_ID+0x25c>)
 80006aa:	f000 f889 	bl	80007c0 <uartTransmit>
			for (uint8_t i = 0; i < 4; i++)
 80006ae:	2300      	movs	r3, #0
 80006b0:	73bb      	strb	r3, [r7, #14]
 80006b2:	e010      	b.n	80006d6 <BAMOCAN_ID+0x18a>
			{
				uartTransmitNumber(data[1+i], 16);
 80006b4:	7bbb      	ldrb	r3, [r7, #14]
 80006b6:	3301      	adds	r3, #1
 80006b8:	461a      	mov	r2, r3
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	4413      	add	r3, r2
 80006be:	781b      	ldrb	r3, [r3, #0]
 80006c0:	2110      	movs	r1, #16
 80006c2:	4618      	mov	r0, r3
 80006c4:	f000 f890 	bl	80007e8 <uartTransmitNumber>
				uartTransmit(" ", 1);
 80006c8:	2101      	movs	r1, #1
 80006ca:	4834      	ldr	r0, [pc, #208]	; (800079c <BAMOCAN_ID+0x250>)
 80006cc:	f000 f878 	bl	80007c0 <uartTransmit>
			for (uint8_t i = 0; i < 4; i++)
 80006d0:	7bbb      	ldrb	r3, [r7, #14]
 80006d2:	3301      	adds	r3, #1
 80006d4:	73bb      	strb	r3, [r7, #14]
 80006d6:	7bbb      	ldrb	r3, [r7, #14]
 80006d8:	2b03      	cmp	r3, #3
 80006da:	d9eb      	bls.n	80006b4 <BAMOCAN_ID+0x168>
			}
			uartTransmit("\n", 1);
 80006dc:	2101      	movs	r1, #1
 80006de:	482b      	ldr	r0, [pc, #172]	; (800078c <BAMOCAN_ID+0x240>)
 80006e0:	f000 f86e 	bl	80007c0 <uartTransmit>
#endif

			break;
 80006e4:	e049      	b.n	800077a <BAMOCAN_ID+0x22e>

		// Status IO Register von Bamocar bekommen
		case BAMOCAR_REG_STATUS_IO:
			bamocar_IOstatus.status1 = ((data[2] << 8) + data[1]);
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	3302      	adds	r3, #2
 80006ea:	781b      	ldrb	r3, [r3, #0]
 80006ec:	b29b      	uxth	r3, r3
 80006ee:	021b      	lsls	r3, r3, #8
 80006f0:	b29a      	uxth	r2, r3
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	3301      	adds	r3, #1
 80006f6:	781b      	ldrb	r3, [r3, #0]
 80006f8:	b29b      	uxth	r3, r3
 80006fa:	4413      	add	r3, r2
 80006fc:	b29a      	uxth	r2, r3
 80006fe:	4b2b      	ldr	r3, [pc, #172]	; (80007ac <BAMOCAN_ID+0x260>)
 8000700:	801a      	strh	r2, [r3, #0]

// Uart Ausgabe
#ifdef DEBUG
			uartTransmit("Bamocar IO Status\n", 18);
 8000702:	2112      	movs	r1, #18
 8000704:	482a      	ldr	r0, [pc, #168]	; (80007b0 <BAMOCAN_ID+0x264>)
 8000706:	f000 f85b 	bl	80007c0 <uartTransmit>
			for (uint8_t i = 0; i < 2; i++)
 800070a:	2300      	movs	r3, #0
 800070c:	737b      	strb	r3, [r7, #13]
 800070e:	e00d      	b.n	800072c <BAMOCAN_ID+0x1e0>
			{
				uartTransmitNumber(bamocar_IOstatus.status[i], 16);
 8000710:	7b7b      	ldrb	r3, [r7, #13]
 8000712:	4a26      	ldr	r2, [pc, #152]	; (80007ac <BAMOCAN_ID+0x260>)
 8000714:	5cd3      	ldrb	r3, [r2, r3]
 8000716:	2110      	movs	r1, #16
 8000718:	4618      	mov	r0, r3
 800071a:	f000 f865 	bl	80007e8 <uartTransmitNumber>
				uartTransmit(" ", 1);
 800071e:	2101      	movs	r1, #1
 8000720:	481e      	ldr	r0, [pc, #120]	; (800079c <BAMOCAN_ID+0x250>)
 8000722:	f000 f84d 	bl	80007c0 <uartTransmit>
			for (uint8_t i = 0; i < 2; i++)
 8000726:	7b7b      	ldrb	r3, [r7, #13]
 8000728:	3301      	adds	r3, #1
 800072a:	737b      	strb	r3, [r7, #13]
 800072c:	7b7b      	ldrb	r3, [r7, #13]
 800072e:	2b01      	cmp	r3, #1
 8000730:	d9ee      	bls.n	8000710 <BAMOCAN_ID+0x1c4>
			}
			uartTransmit("\n", 1);
 8000732:	2101      	movs	r1, #1
 8000734:	4815      	ldr	r0, [pc, #84]	; (800078c <BAMOCAN_ID+0x240>)
 8000736:	f000 f843 	bl	80007c0 <uartTransmit>
#endif

			break;
 800073a:	e01e      	b.n	800077a <BAMOCAN_ID+0x22e>

		// Firmware von Bamocar ausgelesen
		case BAMOCAR_REG_FIRMWARE:
			bamocar_data.data = ((data[2]<<8) + data[1]);
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	3302      	adds	r3, #2
 8000740:	781b      	ldrb	r3, [r3, #0]
 8000742:	021b      	lsls	r3, r3, #8
 8000744:	687a      	ldr	r2, [r7, #4]
 8000746:	3201      	adds	r2, #1
 8000748:	7812      	ldrb	r2, [r2, #0]
 800074a:	4413      	add	r3, r2
 800074c:	461a      	mov	r2, r3
 800074e:	4b19      	ldr	r3, [pc, #100]	; (80007b4 <BAMOCAN_ID+0x268>)
 8000750:	601a      	str	r2, [r3, #0]

// Uart Ausgabe
#ifdef DEBUG
			uartTransmit("Firmware\n", 9);
 8000752:	2109      	movs	r1, #9
 8000754:	4818      	ldr	r0, [pc, #96]	; (80007b8 <BAMOCAN_ID+0x26c>)
 8000756:	f000 f833 	bl	80007c0 <uartTransmit>
			uartTransmitNumber(bamocar_data.data, 16);
 800075a:	4b16      	ldr	r3, [pc, #88]	; (80007b4 <BAMOCAN_ID+0x268>)
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	2110      	movs	r1, #16
 8000760:	4618      	mov	r0, r3
 8000762:	f000 f841 	bl	80007e8 <uartTransmitNumber>
			uartTransmit("\n", 1);
 8000766:	2101      	movs	r1, #1
 8000768:	4808      	ldr	r0, [pc, #32]	; (800078c <BAMOCAN_ID+0x240>)
 800076a:	f000 f829 	bl	80007c0 <uartTransmit>
#endif

			break;
 800076e:	e004      	b.n	800077a <BAMOCAN_ID+0x22e>

		// Register fuer Bamocar nicht definiert, Fehler
		default:
			uartTransmit("Bamocar Register nicht definiert\n", 33);
 8000770:	2121      	movs	r1, #33	; 0x21
 8000772:	4812      	ldr	r0, [pc, #72]	; (80007bc <BAMOCAN_ID+0x270>)
 8000774:	f000 f824 	bl	80007c0 <uartTransmit>
			break;
 8000778:	bf00      	nop
	}
}
 800077a:	bf00      	nop
 800077c:	3710      	adds	r7, #16
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	20000160 	.word	0x20000160
 8000788:	08008bec 	.word	0x08008bec
 800078c:	08008bfc 	.word	0x08008bfc
 8000790:	08008c00 	.word	0x08008c00
 8000794:	2000002c 	.word	0x2000002c
 8000798:	08008c0c 	.word	0x08008c0c
 800079c:	08008c1c 	.word	0x08008c1c
 80007a0:	20000030 	.word	0x20000030
 80007a4:	20000034 	.word	0x20000034
 80007a8:	08008c20 	.word	0x08008c20
 80007ac:	20000028 	.word	0x20000028
 80007b0:	08008c30 	.word	0x08008c30
 80007b4:	20000038 	.word	0x20000038
 80007b8:	08008c44 	.word	0x08008c44
 80007bc:	08008c50 	.word	0x08008c50

080007c0 <uartTransmit>:
//----------------------------------------------------------------------

// Uart2 Transmit Funktion
//----------------------------------------------------------------------
void uartTransmit(const char *str, const size_t size)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b082      	sub	sp, #8
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
 80007c8:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit(&huart2, (uint8_t *)str, size, 1000);
 80007ca:	683b      	ldr	r3, [r7, #0]
 80007cc:	b29a      	uxth	r2, r3
 80007ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007d2:	6879      	ldr	r1, [r7, #4]
 80007d4:	4803      	ldr	r0, [pc, #12]	; (80007e4 <uartTransmit+0x24>)
 80007d6:	f006 fec9 	bl	800756c <HAL_UART_Transmit>
}
 80007da:	bf00      	nop
 80007dc:	3708      	adds	r7, #8
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	200001b8 	.word	0x200001b8

080007e8 <uartTransmitNumber>:
//----------------------------------------------------------------------

// Uart2 Transmit Nummer Funktion
//----------------------------------------------------------------------
void uartTransmitNumber(const uint32_t number, const uint32_t base)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b086      	sub	sp, #24
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
 80007f0:	6039      	str	r1, [r7, #0]
	char str[11];

	utoa(number, str, base);
 80007f2:	683a      	ldr	r2, [r7, #0]
 80007f4:	f107 030c 	add.w	r3, r7, #12
 80007f8:	4619      	mov	r1, r3
 80007fa:	6878      	ldr	r0, [r7, #4]
 80007fc:	f008 f9e8 	bl	8008bd0 <utoa>
	HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen(str), 1000);
 8000800:	f107 030c 	add.w	r3, r7, #12
 8000804:	4618      	mov	r0, r3
 8000806:	f7ff fd17 	bl	8000238 <strlen>
 800080a:	4603      	mov	r3, r0
 800080c:	b29a      	uxth	r2, r3
 800080e:	f107 010c 	add.w	r1, r7, #12
 8000812:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000816:	4803      	ldr	r0, [pc, #12]	; (8000824 <uartTransmitNumber+0x3c>)
 8000818:	f006 fea8 	bl	800756c <HAL_UART_Transmit>
}
 800081c:	bf00      	nop
 800081e:	3718      	adds	r7, #24
 8000820:	46bd      	mov	sp, r7
 8000822:	bd80      	pop	{r7, pc}
 8000824:	200001b8 	.word	0x200001b8

08000828 <uartTransmitString>:
//----------------------------------------------------------------------

// Uart2 Transmit String Funktion
//----------------------------------------------------------------------
void uartTransmitString(const char *str)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	b082      	sub	sp, #8
 800082c:	af00      	add	r7, sp, #0
 800082e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)str, sizeof(str), 1000);
 8000830:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000834:	2204      	movs	r2, #4
 8000836:	6879      	ldr	r1, [r7, #4]
 8000838:	4803      	ldr	r0, [pc, #12]	; (8000848 <uartTransmitString+0x20>)
 800083a:	f006 fe97 	bl	800756c <HAL_UART_Transmit>
}
 800083e:	bf00      	nop
 8000840:	3708      	adds	r7, #8
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
 8000846:	bf00      	nop
 8000848:	200001b8 	.word	0x200001b8

0800084c <collectHardwareInfo>:


// Collects hardware information from microcontroller and prints it
//----------------------------------------------------------------------
void collectHardwareInfo(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b082      	sub	sp, #8
 8000850:	af00      	add	r7, sp, #0
	#define STRING_STM_DEVICE_ID			"\nSTM32 Device ID:\t\t"
	#define STRING_STM_REVISION				"\nSTM32 Revision ID:\t\t"
	#define STRING_STM_FREQ					"\nSTM32 CPU-Freq:\t\t\t"
	#define STRING_STM_UUID					"\nSTM32 UUID:\t\t\t"

	uartTransmit(STRING_STM_DEVICE_ID, sizeof(STRING_STM_DEVICE_ID));
 8000852:	2114      	movs	r1, #20
 8000854:	483d      	ldr	r0, [pc, #244]	; (800094c <collectHardwareInfo+0x100>)
 8000856:	f7ff ffb3 	bl	80007c0 <uartTransmit>
	uartTransmitNumber(HAL_GetDEVID(), 10);									// Mikrocontroller Typ
 800085a:	f003 fb69 	bl	8003f30 <HAL_GetDEVID>
 800085e:	4603      	mov	r3, r0
 8000860:	210a      	movs	r1, #10
 8000862:	4618      	mov	r0, r3
 8000864:	f7ff ffc0 	bl	80007e8 <uartTransmitNumber>

	uartTransmit(STRING_STM_REVISION, sizeof(STRING_STM_REVISION));
 8000868:	2116      	movs	r1, #22
 800086a:	4839      	ldr	r0, [pc, #228]	; (8000950 <collectHardwareInfo+0x104>)
 800086c:	f7ff ffa8 	bl	80007c0 <uartTransmit>

	switch(HAL_GetREVID())													// Mikrocontroller Revision
 8000870:	f003 fb52 	bl	8003f18 <HAL_GetREVID>
 8000874:	4603      	mov	r3, r0
 8000876:	f242 0201 	movw	r2, #8193	; 0x2001
 800087a:	4293      	cmp	r3, r2
 800087c:	d016      	beq.n	80008ac <collectHardwareInfo+0x60>
 800087e:	f242 0201 	movw	r2, #8193	; 0x2001
 8000882:	4293      	cmp	r3, r2
 8000884:	d817      	bhi.n	80008b6 <collectHardwareInfo+0x6a>
 8000886:	f241 0201 	movw	r2, #4097	; 0x1001
 800088a:	4293      	cmp	r3, r2
 800088c:	d004      	beq.n	8000898 <collectHardwareInfo+0x4c>
 800088e:	f241 0203 	movw	r2, #4099	; 0x1003
 8000892:	4293      	cmp	r3, r2
 8000894:	d005      	beq.n	80008a2 <collectHardwareInfo+0x56>
 8000896:	e00e      	b.n	80008b6 <collectHardwareInfo+0x6a>
	{
		case 0x1001:
			uartTransmit("Z", 1);
 8000898:	2101      	movs	r1, #1
 800089a:	482e      	ldr	r0, [pc, #184]	; (8000954 <collectHardwareInfo+0x108>)
 800089c:	f7ff ff90 	bl	80007c0 <uartTransmit>
			break;
 80008a0:	e011      	b.n	80008c6 <collectHardwareInfo+0x7a>
		case 0x1003:
			uartTransmit("Y", 1);
 80008a2:	2101      	movs	r1, #1
 80008a4:	482c      	ldr	r0, [pc, #176]	; (8000958 <collectHardwareInfo+0x10c>)
 80008a6:	f7ff ff8b 	bl	80007c0 <uartTransmit>
			break;
 80008aa:	e00c      	b.n	80008c6 <collectHardwareInfo+0x7a>
		case 0x2001:
			uartTransmit("X", 1);
 80008ac:	2101      	movs	r1, #1
 80008ae:	482b      	ldr	r0, [pc, #172]	; (800095c <collectHardwareInfo+0x110>)
 80008b0:	f7ff ff86 	bl	80007c0 <uartTransmit>
			break;
 80008b4:	e007      	b.n	80008c6 <collectHardwareInfo+0x7a>
		default:
			uartTransmitNumber(HAL_GetREVID(), 10);
 80008b6:	f003 fb2f 	bl	8003f18 <HAL_GetREVID>
 80008ba:	4603      	mov	r3, r0
 80008bc:	210a      	movs	r1, #10
 80008be:	4618      	mov	r0, r3
 80008c0:	f7ff ff92 	bl	80007e8 <uartTransmitNumber>
			break;
 80008c4:	bf00      	nop
	}


	uartTransmit(STRING_STM_FREQ, sizeof(STRING_STM_FREQ));
 80008c6:	2114      	movs	r1, #20
 80008c8:	4825      	ldr	r0, [pc, #148]	; (8000960 <collectHardwareInfo+0x114>)
 80008ca:	f7ff ff79 	bl	80007c0 <uartTransmit>
	{
		uint32_t frequency = HAL_RCC_GetSysClockFreq();						// Systemfrequenz ausgeben
 80008ce:	f005 fd79 	bl	80063c4 <HAL_RCC_GetSysClockFreq>
 80008d2:	6078      	str	r0, [r7, #4]
		frequency = frequency/1000000;
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	4a23      	ldr	r2, [pc, #140]	; (8000964 <collectHardwareInfo+0x118>)
 80008d8:	fba2 2303 	umull	r2, r3, r2, r3
 80008dc:	0c9b      	lsrs	r3, r3, #18
 80008de:	607b      	str	r3, [r7, #4]

		uartTransmitNumber(frequency, 10);
 80008e0:	210a      	movs	r1, #10
 80008e2:	6878      	ldr	r0, [r7, #4]
 80008e4:	f7ff ff80 	bl	80007e8 <uartTransmitNumber>
	}

	uartTransmit(" MHz", 4);
 80008e8:	2104      	movs	r1, #4
 80008ea:	481f      	ldr	r0, [pc, #124]	; (8000968 <collectHardwareInfo+0x11c>)
 80008ec:	f7ff ff68 	bl	80007c0 <uartTransmit>


	uartTransmit("\n", 1);
 80008f0:	2101      	movs	r1, #1
 80008f2:	481e      	ldr	r0, [pc, #120]	; (800096c <collectHardwareInfo+0x120>)
 80008f4:	f7ff ff64 	bl	80007c0 <uartTransmit>
	uartTransmit(STRING_STM_UUID, sizeof(STRING_STM_UUID));
 80008f8:	2110      	movs	r1, #16
 80008fa:	481d      	ldr	r0, [pc, #116]	; (8000970 <collectHardwareInfo+0x124>)
 80008fc:	f7ff ff60 	bl	80007c0 <uartTransmit>
	uartTransmitNumber(HAL_GetUIDw0(), 16);									// UID0 ausgeben
 8000900:	f003 fb24 	bl	8003f4c <HAL_GetUIDw0>
 8000904:	4603      	mov	r3, r0
 8000906:	2110      	movs	r1, #16
 8000908:	4618      	mov	r0, r3
 800090a:	f7ff ff6d 	bl	80007e8 <uartTransmitNumber>

	uartTransmit(" ", 1);
 800090e:	2101      	movs	r1, #1
 8000910:	4818      	ldr	r0, [pc, #96]	; (8000974 <collectHardwareInfo+0x128>)
 8000912:	f7ff ff55 	bl	80007c0 <uartTransmit>
	uartTransmitNumber(HAL_GetUIDw1(), 16);									// UID1 ausgeben
 8000916:	f003 fb25 	bl	8003f64 <HAL_GetUIDw1>
 800091a:	4603      	mov	r3, r0
 800091c:	2110      	movs	r1, #16
 800091e:	4618      	mov	r0, r3
 8000920:	f7ff ff62 	bl	80007e8 <uartTransmitNumber>

	uartTransmit(" ", 1);
 8000924:	2101      	movs	r1, #1
 8000926:	4813      	ldr	r0, [pc, #76]	; (8000974 <collectHardwareInfo+0x128>)
 8000928:	f7ff ff4a 	bl	80007c0 <uartTransmit>
	uartTransmitNumber(HAL_GetUIDw2(), 16);									// UID2 ausgeben
 800092c:	f003 fb26 	bl	8003f7c <HAL_GetUIDw2>
 8000930:	4603      	mov	r3, r0
 8000932:	2110      	movs	r1, #16
 8000934:	4618      	mov	r0, r3
 8000936:	f7ff ff57 	bl	80007e8 <uartTransmitNumber>

	uartTransmit("\n", 1);
 800093a:	2101      	movs	r1, #1
 800093c:	480b      	ldr	r0, [pc, #44]	; (800096c <collectHardwareInfo+0x120>)
 800093e:	f7ff ff3f 	bl	80007c0 <uartTransmit>
}
 8000942:	bf00      	nop
 8000944:	3708      	adds	r7, #8
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}
 800094a:	bf00      	nop
 800094c:	08008ccc 	.word	0x08008ccc
 8000950:	08008ce0 	.word	0x08008ce0
 8000954:	08008cf8 	.word	0x08008cf8
 8000958:	08008cfc 	.word	0x08008cfc
 800095c:	08008d00 	.word	0x08008d00
 8000960:	08008d04 	.word	0x08008d04
 8000964:	431bde83 	.word	0x431bde83
 8000968:	08008d18 	.word	0x08008d18
 800096c:	08008d20 	.word	0x08008d20
 8000970:	08008d24 	.word	0x08008d24
 8000974:	08008d34 	.word	0x08008d34

08000978 <collectSoftwareInfo>:
//----------------------------------------------------------------------

// Collects Software information and prints it
//----------------------------------------------------------------------
void collectSoftwareInfo(void)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	af00      	add	r7, sp, #0
	#define STRING_GIT_TAG_COMMIT			"\nGit Tags commit:\t\t"
	#define STRING_GIT_TAG_DIRTY			"\nGit Dirty commit:\t\t"
	#define STRING_BUILD_DATE				"\nBuild Date:\t\t\t"
	#define STRING_BUILD_TIME				"\nBuild Time:\t\t\t"

	uartTransmit(STRING_GIT_COMMIT, sizeof(STRING_GIT_COMMIT));
 800097c:	2110      	movs	r1, #16
 800097e:	4826      	ldr	r0, [pc, #152]	; (8000a18 <collectSoftwareInfo+0xa0>)
 8000980:	f7ff ff1e 	bl	80007c0 <uartTransmit>
	uartTransmit(GIT_COMMIT, sizeof(GIT_COMMIT));							// Git Commit anzeigen
 8000984:	2108      	movs	r1, #8
 8000986:	4825      	ldr	r0, [pc, #148]	; (8000a1c <collectSoftwareInfo+0xa4>)
 8000988:	f7ff ff1a 	bl	80007c0 <uartTransmit>

	uartTransmit(STRING_GIT_BRANCH, sizeof(STRING_GIT_BRANCH));
 800098c:	2110      	movs	r1, #16
 800098e:	4824      	ldr	r0, [pc, #144]	; (8000a20 <collectSoftwareInfo+0xa8>)
 8000990:	f7ff ff16 	bl	80007c0 <uartTransmit>
	uartTransmit(GIT_BRANCH, sizeof(GIT_BRANCH));							// Git Branch anzeigen
 8000994:	2106      	movs	r1, #6
 8000996:	4823      	ldr	r0, [pc, #140]	; (8000a24 <collectSoftwareInfo+0xac>)
 8000998:	f7ff ff12 	bl	80007c0 <uartTransmit>

	uartTransmit(STRING_GIT_HASH, sizeof(STRING_GIT_HASH));
 800099c:	210e      	movs	r1, #14
 800099e:	4822      	ldr	r0, [pc, #136]	; (8000a28 <collectSoftwareInfo+0xb0>)
 80009a0:	f7ff ff0e 	bl	80007c0 <uartTransmit>
	uartTransmit(GIT_HASH, sizeof(GIT_HASH));								// Git Hash anzeigen
 80009a4:	2129      	movs	r1, #41	; 0x29
 80009a6:	4821      	ldr	r0, [pc, #132]	; (8000a2c <collectSoftwareInfo+0xb4>)
 80009a8:	f7ff ff0a 	bl	80007c0 <uartTransmit>

	uartTransmit("\n", 1);													// Leerzeile einfuegen
 80009ac:	2101      	movs	r1, #1
 80009ae:	4820      	ldr	r0, [pc, #128]	; (8000a30 <collectSoftwareInfo+0xb8>)
 80009b0:	f7ff ff06 	bl	80007c0 <uartTransmit>

	uartTransmit(STRING_GIT_LAST_TAG, sizeof(STRING_GIT_LAST_TAG));
 80009b4:	2115      	movs	r1, #21
 80009b6:	481f      	ldr	r0, [pc, #124]	; (8000a34 <collectSoftwareInfo+0xbc>)
 80009b8:	f7ff ff02 	bl	80007c0 <uartTransmit>
	uartTransmit(GIT_LAST_TAG, sizeof(GIT_LAST_TAG));						// Git letzten Tags anzeigen
 80009bc:	210e      	movs	r1, #14
 80009be:	481e      	ldr	r0, [pc, #120]	; (8000a38 <collectSoftwareInfo+0xc0>)
 80009c0:	f7ff fefe 	bl	80007c0 <uartTransmit>

	uartTransmit(STRING_GIT_TAG_COMMIT, sizeof(STRING_GIT_TAG_COMMIT));
 80009c4:	2114      	movs	r1, #20
 80009c6:	481d      	ldr	r0, [pc, #116]	; (8000a3c <collectSoftwareInfo+0xc4>)
 80009c8:	f7ff fefa 	bl	80007c0 <uartTransmit>
	uartTransmit(GIT_TAG_COMMIT, sizeof(GIT_TAG_COMMIT));					// Git Tags Commit anzeigen
 80009cc:	2129      	movs	r1, #41	; 0x29
 80009ce:	481c      	ldr	r0, [pc, #112]	; (8000a40 <collectSoftwareInfo+0xc8>)
 80009d0:	f7ff fef6 	bl	80007c0 <uartTransmit>

	uartTransmit(STRING_GIT_TAG_DIRTY, sizeof(STRING_GIT_TAG_DIRTY));
 80009d4:	2115      	movs	r1, #21
 80009d6:	481b      	ldr	r0, [pc, #108]	; (8000a44 <collectSoftwareInfo+0xcc>)
 80009d8:	f7ff fef2 	bl	80007c0 <uartTransmit>
	uartTransmit(GIT_TAG_DIRTY, sizeof(GIT_TAG_DIRTY));						// Git Dirty Commit anzeigen
 80009dc:	2115      	movs	r1, #21
 80009de:	481a      	ldr	r0, [pc, #104]	; (8000a48 <collectSoftwareInfo+0xd0>)
 80009e0:	f7ff feee 	bl	80007c0 <uartTransmit>

	uartTransmit("\n", 1);													// Leerzeile einfuegen
 80009e4:	2101      	movs	r1, #1
 80009e6:	4812      	ldr	r0, [pc, #72]	; (8000a30 <collectSoftwareInfo+0xb8>)
 80009e8:	f7ff feea 	bl	80007c0 <uartTransmit>

	uartTransmit(STRING_BUILD_DATE, sizeof(STRING_BUILD_DATE));
 80009ec:	2110      	movs	r1, #16
 80009ee:	4817      	ldr	r0, [pc, #92]	; (8000a4c <collectSoftwareInfo+0xd4>)
 80009f0:	f7ff fee6 	bl	80007c0 <uartTransmit>
	uartTransmit(BUILD_DATE, sizeof(BUILD_DATE));							// Kompilierdatum anzeigen
 80009f4:	210b      	movs	r1, #11
 80009f6:	4816      	ldr	r0, [pc, #88]	; (8000a50 <collectSoftwareInfo+0xd8>)
 80009f8:	f7ff fee2 	bl	80007c0 <uartTransmit>

	uartTransmit(STRING_BUILD_TIME, sizeof(STRING_BUILD_TIME));
 80009fc:	2110      	movs	r1, #16
 80009fe:	4815      	ldr	r0, [pc, #84]	; (8000a54 <collectSoftwareInfo+0xdc>)
 8000a00:	f7ff fede 	bl	80007c0 <uartTransmit>
	uartTransmit(BUILD_TIME, sizeof(BUILD_TIME));							// Kompilierzeit anzeigen
 8000a04:	2109      	movs	r1, #9
 8000a06:	4814      	ldr	r0, [pc, #80]	; (8000a58 <collectSoftwareInfo+0xe0>)
 8000a08:	f7ff feda 	bl	80007c0 <uartTransmit>

	uartTransmit("\n", 1);													// Leerzeile einfuegen
 8000a0c:	2101      	movs	r1, #1
 8000a0e:	4808      	ldr	r0, [pc, #32]	; (8000a30 <collectSoftwareInfo+0xb8>)
 8000a10:	f7ff fed6 	bl	80007c0 <uartTransmit>
}
 8000a14:	bf00      	nop
 8000a16:	bd80      	pop	{r7, pc}
 8000a18:	08008d38 	.word	0x08008d38
 8000a1c:	08008d48 	.word	0x08008d48
 8000a20:	08008d50 	.word	0x08008d50
 8000a24:	08008d60 	.word	0x08008d60
 8000a28:	08008d68 	.word	0x08008d68
 8000a2c:	08008d78 	.word	0x08008d78
 8000a30:	08008d20 	.word	0x08008d20
 8000a34:	08008da4 	.word	0x08008da4
 8000a38:	08008dbc 	.word	0x08008dbc
 8000a3c:	08008dcc 	.word	0x08008dcc
 8000a40:	08008de0 	.word	0x08008de0
 8000a44:	08008e0c 	.word	0x08008e0c
 8000a48:	08008e24 	.word	0x08008e24
 8000a4c:	08008e3c 	.word	0x08008e3c
 8000a50:	08008e4c 	.word	0x08008e4c
 8000a54:	08008e58 	.word	0x08008e58
 8000a58:	08008e68 	.word	0x08008e68

08000a5c <collectMiddlewareInfo>:
//----------------------------------------------------------------------

// Collects Version information from Middleware and prints it
//----------------------------------------------------------------------
void collectMiddlewareInfo(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	af00      	add	r7, sp, #0
	#define STRING_CMSIS_VERSION			"\nCMSIS Version:\t\t\t"
	#define STRING_HAL_VERSION				"\nHAL Version:\t\t\t"
	#define STRING_RTOS_CMSIS_VERSION		"\nRTOS CMSIS Version:\t\t"
	#define STRING_RTOS_VERSION				"\nRTOS Version:\t\t\t"

	uartTransmit(STRING_CMSIS_VERSION, sizeof(STRING_CMSIS_VERSION));
 8000a60:	2113      	movs	r1, #19
 8000a62:	4824      	ldr	r0, [pc, #144]	; (8000af4 <collectMiddlewareInfo+0x98>)
 8000a64:	f7ff feac 	bl	80007c0 <uartTransmit>
	uartTransmitNumber(__CM7_CMSIS_VERSION_MAIN, 10);						// CMSIS Version anzeigen
 8000a68:	210a      	movs	r1, #10
 8000a6a:	2005      	movs	r0, #5
 8000a6c:	f7ff febc 	bl	80007e8 <uartTransmitNumber>
	uartTransmit(".", 1);
 8000a70:	2101      	movs	r1, #1
 8000a72:	4821      	ldr	r0, [pc, #132]	; (8000af8 <collectMiddlewareInfo+0x9c>)
 8000a74:	f7ff fea4 	bl	80007c0 <uartTransmit>
	uartTransmitNumber(__CM7_CMSIS_VERSION_SUB, 10);						// CMSIS Version anzeigen
 8000a78:	210a      	movs	r1, #10
 8000a7a:	2001      	movs	r0, #1
 8000a7c:	f7ff feb4 	bl	80007e8 <uartTransmitNumber>


	uartTransmit(STRING_HAL_VERSION, sizeof(STRING_HAL_VERSION));			// Hal Version anzeigen
 8000a80:	2111      	movs	r1, #17
 8000a82:	481e      	ldr	r0, [pc, #120]	; (8000afc <collectMiddlewareInfo+0xa0>)
 8000a84:	f7ff fe9c 	bl	80007c0 <uartTransmit>
	uartTransmitNumber((uint32_t)((HAL_GetHalVersion() >> 24) & 0xFF), 10);
 8000a88:	f003 fa3c 	bl	8003f04 <HAL_GetHalVersion>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	0e1b      	lsrs	r3, r3, #24
 8000a90:	b2db      	uxtb	r3, r3
 8000a92:	210a      	movs	r1, #10
 8000a94:	4618      	mov	r0, r3
 8000a96:	f7ff fea7 	bl	80007e8 <uartTransmitNumber>

	uartTransmit(".", 1);													// Hal Version anzeigen
 8000a9a:	2101      	movs	r1, #1
 8000a9c:	4816      	ldr	r0, [pc, #88]	; (8000af8 <collectMiddlewareInfo+0x9c>)
 8000a9e:	f7ff fe8f 	bl	80007c0 <uartTransmit>
	uartTransmitNumber((uint32_t)((HAL_GetHalVersion() >> 16) & 0xFF), 10);
 8000aa2:	f003 fa2f 	bl	8003f04 <HAL_GetHalVersion>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	0c1b      	lsrs	r3, r3, #16
 8000aaa:	b2db      	uxtb	r3, r3
 8000aac:	210a      	movs	r1, #10
 8000aae:	4618      	mov	r0, r3
 8000ab0:	f7ff fe9a 	bl	80007e8 <uartTransmitNumber>

	uartTransmit(".", 1);													// Hal Version anzeigen
 8000ab4:	2101      	movs	r1, #1
 8000ab6:	4810      	ldr	r0, [pc, #64]	; (8000af8 <collectMiddlewareInfo+0x9c>)
 8000ab8:	f7ff fe82 	bl	80007c0 <uartTransmit>
	uartTransmitNumber((uint32_t)((HAL_GetHalVersion() >> 8) & 0xFF), 10);
 8000abc:	f003 fa22 	bl	8003f04 <HAL_GetHalVersion>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	0a1b      	lsrs	r3, r3, #8
 8000ac4:	b2db      	uxtb	r3, r3
 8000ac6:	210a      	movs	r1, #10
 8000ac8:	4618      	mov	r0, r3
 8000aca:	f7ff fe8d 	bl	80007e8 <uartTransmitNumber>

	uartTransmit(".", 1);													// Hal Version anzeigen
 8000ace:	2101      	movs	r1, #1
 8000ad0:	4809      	ldr	r0, [pc, #36]	; (8000af8 <collectMiddlewareInfo+0x9c>)
 8000ad2:	f7ff fe75 	bl	80007c0 <uartTransmit>
	uartTransmitNumber((uint32_t)(HAL_GetHalVersion() & 0xFF), 10);
 8000ad6:	f003 fa15 	bl	8003f04 <HAL_GetHalVersion>
 8000ada:	4603      	mov	r3, r0
 8000adc:	b2db      	uxtb	r3, r3
 8000ade:	210a      	movs	r1, #10
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	f7ff fe81 	bl	80007e8 <uartTransmitNumber>

	uartTransmit(".", 1);
	uartTransmitNumber(tskKERNEL_VERSION_BUILD, 10);						// FreeRTOS Kernel Version anzeigen
#endif

	uartTransmit("\n", 1);
 8000ae6:	2101      	movs	r1, #1
 8000ae8:	4805      	ldr	r0, [pc, #20]	; (8000b00 <collectMiddlewareInfo+0xa4>)
 8000aea:	f7ff fe69 	bl	80007c0 <uartTransmit>
}
 8000aee:	bf00      	nop
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	bf00      	nop
 8000af4:	08008e74 	.word	0x08008e74
 8000af8:	08008e88 	.word	0x08008e88
 8000afc:	08008e8c 	.word	0x08008e8c
 8000b00:	08008d20 	.word	0x08008d20

08000b04 <collectGitcounts>:
//----------------------------------------------------------------------

// Collects Git count information and prints it
//----------------------------------------------------------------------
void collectGitcounts(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0
	#define STRING_GIT_OVERALL_COMMIT_COUNT	"\nGit Overall count:\t\t"
	#define STRING_GIT_BRANCH_COMMIT_COUNT	"\nGit Branch commit count:\t"
	#define STRING_GIT_ACTIVE_BRANCHES		"\nGit active Branches:\t\t"
	#define STRING_GIT_TAG_COUNT			"\nGit Tags count:\t\t"

	uartTransmit(STRING_GIT_TAG_DIRTY_COUNT, sizeof(STRING_GIT_TAG_DIRTY_COUNT));
 8000b08:	2114      	movs	r1, #20
 8000b0a:	4814      	ldr	r0, [pc, #80]	; (8000b5c <collectGitcounts+0x58>)
 8000b0c:	f7ff fe58 	bl	80007c0 <uartTransmit>
	uartTransmit(GIT_TAG_DIRTY_COUNT, sizeof(GIT_TAG_DIRTY_COUNT));			// Git zaehle Dirty commits nach letztem Tags und Anzahl anzeigen
 8000b10:	2103      	movs	r1, #3
 8000b12:	4813      	ldr	r0, [pc, #76]	; (8000b60 <collectGitcounts+0x5c>)
 8000b14:	f7ff fe54 	bl	80007c0 <uartTransmit>

	uartTransmit(STRING_GIT_OVERALL_COMMIT_COUNT, sizeof(STRING_GIT_OVERALL_COMMIT_COUNT));
 8000b18:	2116      	movs	r1, #22
 8000b1a:	4812      	ldr	r0, [pc, #72]	; (8000b64 <collectGitcounts+0x60>)
 8000b1c:	f7ff fe50 	bl	80007c0 <uartTransmit>
	uartTransmit(GIT_OVERALL_COMMIT_COUNT, sizeof(GIT_OVERALL_COMMIT_COUNT));// Git alle Commits zaehlen und Anzahl anzeigen
 8000b20:	2103      	movs	r1, #3
 8000b22:	4811      	ldr	r0, [pc, #68]	; (8000b68 <collectGitcounts+0x64>)
 8000b24:	f7ff fe4c 	bl	80007c0 <uartTransmit>

	uartTransmit(STRING_GIT_BRANCH_COMMIT_COUNT, sizeof(STRING_GIT_BRANCH_COMMIT_COUNT));
 8000b28:	211b      	movs	r1, #27
 8000b2a:	4810      	ldr	r0, [pc, #64]	; (8000b6c <collectGitcounts+0x68>)
 8000b2c:	f7ff fe48 	bl	80007c0 <uartTransmit>
	uartTransmit(GIT_BRANCH_COMMIT_COUNT, sizeof(GIT_BRANCH_COMMIT_COUNT));	// Git Branch Commits zaehken und Anzahl anzeigen
 8000b30:	2103      	movs	r1, #3
 8000b32:	480f      	ldr	r0, [pc, #60]	; (8000b70 <collectGitcounts+0x6c>)
 8000b34:	f7ff fe44 	bl	80007c0 <uartTransmit>

	uartTransmit(STRING_GIT_LAST_TAG, sizeof(STRING_GIT_LAST_TAG));
 8000b38:	2115      	movs	r1, #21
 8000b3a:	480e      	ldr	r0, [pc, #56]	; (8000b74 <collectGitcounts+0x70>)
 8000b3c:	f7ff fe40 	bl	80007c0 <uartTransmit>
	uartTransmit(GIT_ACTIVE_BRANCHES, sizeof(GIT_ACTIVE_BRANCHES));			// Git aktive Branches zaehlen und Anzahl anzeigen
 8000b40:	2102      	movs	r1, #2
 8000b42:	480d      	ldr	r0, [pc, #52]	; (8000b78 <collectGitcounts+0x74>)
 8000b44:	f7ff fe3c 	bl	80007c0 <uartTransmit>

	uartTransmit(STRING_GIT_TAG_COMMIT, sizeof(STRING_GIT_TAG_COMMIT));
 8000b48:	2114      	movs	r1, #20
 8000b4a:	480c      	ldr	r0, [pc, #48]	; (8000b7c <collectGitcounts+0x78>)
 8000b4c:	f7ff fe38 	bl	80007c0 <uartTransmit>
	uartTransmit(GIT_TAG_COUNT, sizeof(GIT_TAG_COUNT));						// Git Tags zaehlen und Anzahl anzeigen
 8000b50:	2103      	movs	r1, #3
 8000b52:	480b      	ldr	r0, [pc, #44]	; (8000b80 <collectGitcounts+0x7c>)
 8000b54:	f7ff fe34 	bl	80007c0 <uartTransmit>
}
 8000b58:	bf00      	nop
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	08008ea0 	.word	0x08008ea0
 8000b60:	08008eb4 	.word	0x08008eb4
 8000b64:	08008eb8 	.word	0x08008eb8
 8000b68:	08008ed0 	.word	0x08008ed0
 8000b6c:	08008ed4 	.word	0x08008ed4
 8000b70:	08008ef0 	.word	0x08008ef0
 8000b74:	08008da4 	.word	0x08008da4
 8000b78:	08008ef4 	.word	0x08008ef4
 8000b7c:	08008dcc 	.word	0x08008dcc
 8000b80:	08008ef8 	.word	0x08008ef8

08000b84 <collectSystemInfo>:
//----------------------------------------------------------------------

// Collects Information from microcontroller and send to UART
//----------------------------------------------------------------------
void collectSystemInfo(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	af00      	add	r7, sp, #0
	#define STRING_HARDWARE_TITEL			"\n\t --Hardware--\n"
	#define STRING_MIDDLEWARE_TITEL			"\n\t --Middleware--\n"
	#define STRING_SOFTWARE_TITEL			"\n\t --Software--\n"
	#define STRING_GIT_COUNTS				"\n\t --Git counts--\n"

	uartTransmit(STRING_HARDWARE_TITEL, sizeof(STRING_HARDWARE_TITEL));
 8000b88:	2111      	movs	r1, #17
 8000b8a:	480e      	ldr	r0, [pc, #56]	; (8000bc4 <collectSystemInfo+0x40>)
 8000b8c:	f7ff fe18 	bl	80007c0 <uartTransmit>
	collectHardwareInfo();													// Sammelt Hardware Informationen und gibt diese ueber Uart aus
 8000b90:	f7ff fe5c 	bl	800084c <collectHardwareInfo>

	uartTransmit(STRING_SOFTWARE_TITEL, sizeof(STRING_SOFTWARE_TITEL));
 8000b94:	2111      	movs	r1, #17
 8000b96:	480c      	ldr	r0, [pc, #48]	; (8000bc8 <collectSystemInfo+0x44>)
 8000b98:	f7ff fe12 	bl	80007c0 <uartTransmit>
	collectSoftwareInfo();													// Sammelt Software Informationen und gibt diese ueber Uart aus
 8000b9c:	f7ff feec 	bl	8000978 <collectSoftwareInfo>

	uartTransmit(STRING_MIDDLEWARE_TITEL, sizeof(STRING_MIDDLEWARE_TITEL));
 8000ba0:	2113      	movs	r1, #19
 8000ba2:	480a      	ldr	r0, [pc, #40]	; (8000bcc <collectSystemInfo+0x48>)
 8000ba4:	f7ff fe0c 	bl	80007c0 <uartTransmit>
	collectMiddlewareInfo();												// Sammelt Middleware Informationen und gibt diese ueber Uart aus
 8000ba8:	f7ff ff58 	bl	8000a5c <collectMiddlewareInfo>

	uartTransmit(STRING_GIT_COUNTS, sizeof(STRING_GIT_COUNTS));
 8000bac:	2113      	movs	r1, #19
 8000bae:	4808      	ldr	r0, [pc, #32]	; (8000bd0 <collectSystemInfo+0x4c>)
 8000bb0:	f7ff fe06 	bl	80007c0 <uartTransmit>
	collectGitcounts();														// Sammelt Git count Informationen und gibt diese ueber Uart aus
 8000bb4:	f7ff ffa6 	bl	8000b04 <collectGitcounts>

	uartTransmit("\n\n\n", 3);
 8000bb8:	2103      	movs	r1, #3
 8000bba:	4806      	ldr	r0, [pc, #24]	; (8000bd4 <collectSystemInfo+0x50>)
 8000bbc:	f7ff fe00 	bl	80007c0 <uartTransmit>
}
 8000bc0:	bf00      	nop
 8000bc2:	bd80      	pop	{r7, pc}
 8000bc4:	08008efc 	.word	0x08008efc
 8000bc8:	08008f10 	.word	0x08008f10
 8000bcc:	08008f24 	.word	0x08008f24
 8000bd0:	08008f38 	.word	0x08008f38
 8000bd4:	08008f4c 	.word	0x08008f4c

08000bd8 <readResetSource>:
//----------------------------------------------------------------------

// Collects Reset source Flag microcontroller
//----------------------------------------------------------------------
reset_reason readResetSource(void)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	b083      	sub	sp, #12
 8000bdc:	af00      	add	r7, sp, #0
	reset_reason reset_flags = STARTUP;
 8000bde:	2300      	movs	r3, #0
 8000be0:	71fb      	strb	r3, [r7, #7]

	// Pruefe Reset Flag Internen Watchdog
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_IWDGRST) == true)
 8000be2:	4b25      	ldr	r3, [pc, #148]	; (8000c78 <readResetSource+0xa0>)
 8000be4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000be6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d002      	beq.n	8000bf4 <readResetSource+0x1c>
	{
		reset_flags += IWDG1;
 8000bee:	79fb      	ldrb	r3, [r7, #7]
 8000bf0:	3301      	adds	r3, #1
 8000bf2:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Window Watchdog
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_WWDGRST) == true)
 8000bf4:	4b20      	ldr	r3, [pc, #128]	; (8000c78 <readResetSource+0xa0>)
 8000bf6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000bf8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d002      	beq.n	8000c06 <readResetSource+0x2e>
	{
		reset_flags += WWDG1;
 8000c00:	79fb      	ldrb	r3, [r7, #7]
 8000c02:	3302      	adds	r3, #2
 8000c04:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Low Power Reset
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_LPWRRST) == true)
 8000c06:	4b1c      	ldr	r3, [pc, #112]	; (8000c78 <readResetSource+0xa0>)
 8000c08:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	da02      	bge.n	8000c14 <readResetSource+0x3c>
	{
		reset_flags += CPURST1;
 8000c0e:	79fb      	ldrb	r3, [r7, #7]
 8000c10:	3304      	adds	r3, #4
 8000c12:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Brown Out Reset
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_BORRST) == true)
 8000c14:	4b18      	ldr	r3, [pc, #96]	; (8000c78 <readResetSource+0xa0>)
 8000c16:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000c18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d002      	beq.n	8000c26 <readResetSource+0x4e>
	{
		reset_flags += BORST1;
 8000c20:	79fb      	ldrb	r3, [r7, #7]
 8000c22:	3308      	adds	r3, #8
 8000c24:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Power On Reset
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_PORRST) == true)
 8000c26:	4b14      	ldr	r3, [pc, #80]	; (8000c78 <readResetSource+0xa0>)
 8000c28:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000c2a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d002      	beq.n	8000c38 <readResetSource+0x60>
	{
		reset_flags += PORST1;
 8000c32:	79fb      	ldrb	r3, [r7, #7]
 8000c34:	3310      	adds	r3, #16
 8000c36:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Software Reset
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_SFTRST) == true)
 8000c38:	4b0f      	ldr	r3, [pc, #60]	; (8000c78 <readResetSource+0xa0>)
 8000c3a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000c3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d002      	beq.n	8000c4a <readResetSource+0x72>
	{
		reset_flags += SFTRST1;
 8000c44:	79fb      	ldrb	r3, [r7, #7]
 8000c46:	3320      	adds	r3, #32
 8000c48:	71fb      	strb	r3, [r7, #7]
	}

	// Pruefe Reset Flag Pin-Reset
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_PINRST) == true)
 8000c4a:	4b0b      	ldr	r3, [pc, #44]	; (8000c78 <readResetSource+0xa0>)
 8000c4c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000c4e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d002      	beq.n	8000c5c <readResetSource+0x84>
	{
		reset_flags += PINRST1;
 8000c56:	79fb      	ldrb	r3, [r7, #7]
 8000c58:	3340      	adds	r3, #64	; 0x40
 8000c5a:	71fb      	strb	r3, [r7, #7]
	}

	// Loesche alle Reset Flags
	__HAL_RCC_CLEAR_RESET_FLAGS();
 8000c5c:	4b06      	ldr	r3, [pc, #24]	; (8000c78 <readResetSource+0xa0>)
 8000c5e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000c60:	4a05      	ldr	r2, [pc, #20]	; (8000c78 <readResetSource+0xa0>)
 8000c62:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000c66:	6753      	str	r3, [r2, #116]	; 0x74

	return reset_flags;
 8000c68:	79fb      	ldrb	r3, [r7, #7]
}
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	370c      	adds	r7, #12
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop
 8000c78:	40023800 	.word	0x40023800

08000c7c <printResetSource>:
//----------------------------------------------------------------------

// Print reset source from microcontroller
//----------------------------------------------------------------------
void printResetSource(reset_reason reset_flags)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b082      	sub	sp, #8
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	4603      	mov	r3, r0
 8000c84:	71fb      	strb	r3, [r7, #7]
	// Returns für Absatz nach Neustart.
	uartTransmit("\r\r\r\r\r\r", 6);
 8000c86:	2106      	movs	r1, #6
 8000c88:	482a      	ldr	r0, [pc, #168]	; (8000d34 <printResetSource+0xb8>)
 8000c8a:	f7ff fd99 	bl	80007c0 <uartTransmit>


	if (reset_flags == STARTUP)											// Regulärer Start
 8000c8e:	79fb      	ldrb	r3, [r7, #7]
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d104      	bne.n	8000c9e <printResetSource+0x22>
	{
		uartTransmit("Regular Start\r\n", 15);
 8000c94:	210f      	movs	r1, #15
 8000c96:	4828      	ldr	r0, [pc, #160]	; (8000d38 <printResetSource+0xbc>)
 8000c98:	f7ff fd92 	bl	80007c0 <uartTransmit>
		if (reset_flags & RMVF1)											//NRST pin
		{
			uartTransmit("RMVF\n", 5);
		}
	}
}
 8000c9c:	e046      	b.n	8000d2c <printResetSource+0xb0>
		if (reset_flags & IWDG1)											// Interner watchdog Reset
 8000c9e:	79fb      	ldrb	r3, [r7, #7]
 8000ca0:	f003 0301 	and.w	r3, r3, #1
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d003      	beq.n	8000cb0 <printResetSource+0x34>
			uartTransmit("Interner Watchdog Reset\n", 24);
 8000ca8:	2118      	movs	r1, #24
 8000caa:	4824      	ldr	r0, [pc, #144]	; (8000d3c <printResetSource+0xc0>)
 8000cac:	f7ff fd88 	bl	80007c0 <uartTransmit>
		if (reset_flags & WWDG1)											// Window watchdog Reset
 8000cb0:	79fb      	ldrb	r3, [r7, #7]
 8000cb2:	f003 0302 	and.w	r3, r3, #2
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d003      	beq.n	8000cc2 <printResetSource+0x46>
			uartTransmit("Window Watchdog Reset\n", 22);
 8000cba:	2116      	movs	r1, #22
 8000cbc:	4820      	ldr	r0, [pc, #128]	; (8000d40 <printResetSource+0xc4>)
 8000cbe:	f7ff fd7f 	bl	80007c0 <uartTransmit>
		if (reset_flags & CPURST1)											// CPU Reset
 8000cc2:	79fb      	ldrb	r3, [r7, #7]
 8000cc4:	f003 0304 	and.w	r3, r3, #4
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d003      	beq.n	8000cd4 <printResetSource+0x58>
			uartTransmit("CPU Reset\n", 10);
 8000ccc:	210a      	movs	r1, #10
 8000cce:	481d      	ldr	r0, [pc, #116]	; (8000d44 <printResetSource+0xc8>)
 8000cd0:	f7ff fd76 	bl	80007c0 <uartTransmit>
		if (reset_flags & BORST1)											// Brown out Reset
 8000cd4:	79fb      	ldrb	r3, [r7, #7]
 8000cd6:	f003 0308 	and.w	r3, r3, #8
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d003      	beq.n	8000ce6 <printResetSource+0x6a>
			uartTransmit("Brown Out Reset\n", 16);
 8000cde:	2110      	movs	r1, #16
 8000ce0:	4819      	ldr	r0, [pc, #100]	; (8000d48 <printResetSource+0xcc>)
 8000ce2:	f7ff fd6d 	bl	80007c0 <uartTransmit>
		if (reset_flags & PORST1)											//Power on Reset / Power down Reser
 8000ce6:	79fb      	ldrb	r3, [r7, #7]
 8000ce8:	f003 0310 	and.w	r3, r3, #16
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d003      	beq.n	8000cf8 <printResetSource+0x7c>
			uartTransmit("Power On Reset\n", 15);
 8000cf0:	210f      	movs	r1, #15
 8000cf2:	4816      	ldr	r0, [pc, #88]	; (8000d4c <printResetSource+0xd0>)
 8000cf4:	f7ff fd64 	bl	80007c0 <uartTransmit>
		if (reset_flags & SFTRST1)											// Software Reset
 8000cf8:	79fb      	ldrb	r3, [r7, #7]
 8000cfa:	f003 0320 	and.w	r3, r3, #32
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d003      	beq.n	8000d0a <printResetSource+0x8e>
			uartTransmit("Software Reset\n", 15);
 8000d02:	210f      	movs	r1, #15
 8000d04:	4812      	ldr	r0, [pc, #72]	; (8000d50 <printResetSource+0xd4>)
 8000d06:	f7ff fd5b 	bl	80007c0 <uartTransmit>
		if (reset_flags & PINRST1)											//NRST pin
 8000d0a:	79fb      	ldrb	r3, [r7, #7]
 8000d0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d003      	beq.n	8000d1c <printResetSource+0xa0>
			uartTransmit("PIN Reset\n", 10);
 8000d14:	210a      	movs	r1, #10
 8000d16:	480f      	ldr	r0, [pc, #60]	; (8000d54 <printResetSource+0xd8>)
 8000d18:	f7ff fd52 	bl	80007c0 <uartTransmit>
		if (reset_flags & RMVF1)											//NRST pin
 8000d1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	da03      	bge.n	8000d2c <printResetSource+0xb0>
			uartTransmit("RMVF\n", 5);
 8000d24:	2105      	movs	r1, #5
 8000d26:	480c      	ldr	r0, [pc, #48]	; (8000d58 <printResetSource+0xdc>)
 8000d28:	f7ff fd4a 	bl	80007c0 <uartTransmit>
}
 8000d2c:	bf00      	nop
 8000d2e:	3708      	adds	r7, #8
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}
 8000d34:	08008f50 	.word	0x08008f50
 8000d38:	08008f58 	.word	0x08008f58
 8000d3c:	08008f68 	.word	0x08008f68
 8000d40:	08008f84 	.word	0x08008f84
 8000d44:	08008f9c 	.word	0x08008f9c
 8000d48:	08008fa8 	.word	0x08008fa8
 8000d4c:	08008fbc 	.word	0x08008fbc
 8000d50:	08008fcc 	.word	0x08008fcc
 8000d54:	08008fdc 	.word	0x08008fdc
 8000d58:	08008fe8 	.word	0x08008fe8

08000d5c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	b083      	sub	sp, #12
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000d64:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000d68:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000d6c:	f003 0301 	and.w	r3, r3, #1
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d013      	beq.n	8000d9c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000d74:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000d78:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000d7c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d00b      	beq.n	8000d9c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000d84:	e000      	b.n	8000d88 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000d86:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000d88:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d0f9      	beq.n	8000d86 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000d92:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000d96:	687a      	ldr	r2, [r7, #4]
 8000d98:	b2d2      	uxtb	r2, r2
 8000d9a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000d9c:	687b      	ldr	r3, [r7, #4]
}
 8000d9e:	4618      	mov	r0, r3
 8000da0:	370c      	adds	r7, #12
 8000da2:	46bd      	mov	sp, r7
 8000da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da8:	4770      	bx	lr
	...

08000dac <ADC_Gaspedal>:
//----------------------------------------------------------------------

// Gaspedal einlesen
//----------------------------------------------------------------------
uint16_t ADC_Gaspedal(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b086      	sub	sp, #24
 8000db0:	af00      	add	r7, sp, #0
#ifdef DEBUG_ADC_INPUTS
	ITM_SendString("ADC von Gaspedal einlesen\n");
 8000db2:	4820      	ldr	r0, [pc, #128]	; (8000e34 <ADC_Gaspedal+0x88>)
 8000db4:	f000 faf2 	bl	800139c <ITM_SendString>
#endif

	// Temporaere Variable anlegen
	uint16_t ADC_Data = 0;
 8000db8:	2300      	movs	r3, #0
 8000dba:	82fb      	strh	r3, [r7, #22]

	// ADC1 konfigurieren
	ADC_ChannelConfTypeDef sConfig = {0};
 8000dbc:	1d3b      	adds	r3, r7, #4
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	601a      	str	r2, [r3, #0]
 8000dc2:	605a      	str	r2, [r3, #4]
 8000dc4:	609a      	str	r2, [r3, #8]
 8000dc6:	60da      	str	r2, [r3, #12]
	sConfig.Channel = ADC_CHANNEL_6;
 8000dc8:	2306      	movs	r3, #6
 8000dca:	607b      	str	r3, [r7, #4]
	sConfig.Rank = 1;
 8000dcc:	2301      	movs	r3, #1
 8000dce:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8000dd0:	2301      	movs	r3, #1
 8000dd2:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000dd4:	1d3b      	adds	r3, r7, #4
 8000dd6:	4619      	mov	r1, r3
 8000dd8:	4817      	ldr	r0, [pc, #92]	; (8000e38 <ADC_Gaspedal+0x8c>)
 8000dda:	f003 fab9 	bl	8004350 <HAL_ADC_ConfigChannel>
 8000dde:	4603      	mov	r3, r0
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d001      	beq.n	8000de8 <ADC_Gaspedal+0x3c>
	{
		Error_Handler();
 8000de4:	f002 fe42 	bl	8003a6c <Error_Handler>
	}

	// ADC Starten, Wert einlesen und ADC Stoppen
	HAL_ADC_Start(&hadc1);
 8000de8:	4813      	ldr	r0, [pc, #76]	; (8000e38 <ADC_Gaspedal+0x8c>)
 8000dea:	f003 f917 	bl	800401c <HAL_ADC_Start>
	if(HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK)					// Wenn ADC funktioniert
 8000dee:	2164      	movs	r1, #100	; 0x64
 8000df0:	4811      	ldr	r0, [pc, #68]	; (8000e38 <ADC_Gaspedal+0x8c>)
 8000df2:	f003 fa15 	bl	8004220 <HAL_ADC_PollForConversion>
 8000df6:	4603      	mov	r3, r0
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d105      	bne.n	8000e08 <ADC_Gaspedal+0x5c>
	{
		// ADC Wert holen
		ADC_Data = HAL_ADC_GetValue(&hadc1);
 8000dfc:	480e      	ldr	r0, [pc, #56]	; (8000e38 <ADC_Gaspedal+0x8c>)
 8000dfe:	f003 fa9a 	bl	8004336 <HAL_ADC_GetValue>
 8000e02:	4603      	mov	r3, r0
 8000e04:	82fb      	strh	r3, [r7, #22]
 8000e06:	e002      	b.n	8000e0e <ADC_Gaspedal+0x62>
	}
	else																	// Falls ADC nicht funktioniert
	{
		// Software Error ausgeben
		software_error(ERROR_ADC);
 8000e08:	2004      	movs	r0, #4
 8000e0a:	f000 fa25 	bl	8001258 <software_error>
	}
	HAL_ADC_Stop(&hadc1);													// ADC stoppen
 8000e0e:	480a      	ldr	r0, [pc, #40]	; (8000e38 <ADC_Gaspedal+0x8c>)
 8000e10:	f003 f9d2 	bl	80041b8 <HAL_ADC_Stop>

#ifdef DEBUG_ADC_INPUTS
	ITM_SendString("ADC-Wert Gaspedal:\t");
 8000e14:	4809      	ldr	r0, [pc, #36]	; (8000e3c <ADC_Gaspedal+0x90>)
 8000e16:	f000 fac1 	bl	800139c <ITM_SendString>
	ITM_SendNumber(ADC_Data);
 8000e1a:	8afb      	ldrh	r3, [r7, #22]
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	f000 fac7 	bl	80013b0 <ITM_SendNumber>
	ITM_SendChar('\n');
 8000e22:	200a      	movs	r0, #10
 8000e24:	f7ff ff9a 	bl	8000d5c <ITM_SendChar>
#endif

	//ADC Wert zurueck geben
	return ADC_Data;
 8000e28:	8afb      	ldrh	r3, [r7, #22]
}
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	3718      	adds	r7, #24
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}
 8000e32:	bf00      	nop
 8000e34:	08008ff0 	.word	0x08008ff0
 8000e38:	20000058 	.word	0x20000058
 8000e3c:	0800900c 	.word	0x0800900c

08000e40 <ADC_Bremsdruck>:
//----------------------------------------------------------------------

// Bremsdruck einlesen
//----------------------------------------------------------------------
uint16_t ADC_Bremsdruck(void)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b086      	sub	sp, #24
 8000e44:	af00      	add	r7, sp, #0
#ifdef DEBUG_ADC_INPUTS
	ITM_SendString("ADC von Bremsdruck einlesen\n");
 8000e46:	4820      	ldr	r0, [pc, #128]	; (8000ec8 <ADC_Bremsdruck+0x88>)
 8000e48:	f000 faa8 	bl	800139c <ITM_SendString>
#endif

	// Temporaere Variable anlegen
	uint16_t ADC_Data = 0;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	82fb      	strh	r3, [r7, #22]

	// ADC1 konfigurieren
	ADC_ChannelConfTypeDef sConfig = {0};
 8000e50:	1d3b      	adds	r3, r7, #4
 8000e52:	2200      	movs	r2, #0
 8000e54:	601a      	str	r2, [r3, #0]
 8000e56:	605a      	str	r2, [r3, #4]
 8000e58:	609a      	str	r2, [r3, #8]
 8000e5a:	60da      	str	r2, [r3, #12]
	sConfig.Channel = ADC_CHANNEL_14;
 8000e5c:	230e      	movs	r3, #14
 8000e5e:	607b      	str	r3, [r7, #4]
	sConfig.Rank = 1;
 8000e60:	2301      	movs	r3, #1
 8000e62:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8000e64:	2301      	movs	r3, #1
 8000e66:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e68:	1d3b      	adds	r3, r7, #4
 8000e6a:	4619      	mov	r1, r3
 8000e6c:	4817      	ldr	r0, [pc, #92]	; (8000ecc <ADC_Bremsdruck+0x8c>)
 8000e6e:	f003 fa6f 	bl	8004350 <HAL_ADC_ConfigChannel>
 8000e72:	4603      	mov	r3, r0
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d001      	beq.n	8000e7c <ADC_Bremsdruck+0x3c>
	{
		Error_Handler();
 8000e78:	f002 fdf8 	bl	8003a6c <Error_Handler>
	}
	
	// ADC Starten, Wert einlesen und ADC Stoppen
	HAL_ADC_Start(&hadc1);													// ADC starten
 8000e7c:	4813      	ldr	r0, [pc, #76]	; (8000ecc <ADC_Bremsdruck+0x8c>)
 8000e7e:	f003 f8cd 	bl	800401c <HAL_ADC_Start>
	if(HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK)					// Wenn ADC funktioniert
 8000e82:	2164      	movs	r1, #100	; 0x64
 8000e84:	4811      	ldr	r0, [pc, #68]	; (8000ecc <ADC_Bremsdruck+0x8c>)
 8000e86:	f003 f9cb 	bl	8004220 <HAL_ADC_PollForConversion>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d105      	bne.n	8000e9c <ADC_Bremsdruck+0x5c>
	{
		// ADC Wert holen
		ADC_Data = HAL_ADC_GetValue(&hadc1);
 8000e90:	480e      	ldr	r0, [pc, #56]	; (8000ecc <ADC_Bremsdruck+0x8c>)
 8000e92:	f003 fa50 	bl	8004336 <HAL_ADC_GetValue>
 8000e96:	4603      	mov	r3, r0
 8000e98:	82fb      	strh	r3, [r7, #22]
 8000e9a:	e002      	b.n	8000ea2 <ADC_Bremsdruck+0x62>
	}
	else																	// Falls ADC nicht funktioniert
	{
		// Software Error ausgeben
		software_error(ERROR_ADC);
 8000e9c:	2004      	movs	r0, #4
 8000e9e:	f000 f9db 	bl	8001258 <software_error>
	}
	HAL_ADC_Stop(&hadc1);													// ADC stoppen
 8000ea2:	480a      	ldr	r0, [pc, #40]	; (8000ecc <ADC_Bremsdruck+0x8c>)
 8000ea4:	f003 f988 	bl	80041b8 <HAL_ADC_Stop>

#ifdef DEBUG_ADC_INPUTS
	ITM_SendString("ADC-Wert Bremsdruck:\t");
 8000ea8:	4809      	ldr	r0, [pc, #36]	; (8000ed0 <ADC_Bremsdruck+0x90>)
 8000eaa:	f000 fa77 	bl	800139c <ITM_SendString>
	ITM_SendNumber(ADC_Data);
 8000eae:	8afb      	ldrh	r3, [r7, #22]
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	f000 fa7d 	bl	80013b0 <ITM_SendNumber>
	ITM_SendChar('\n');
 8000eb6:	200a      	movs	r0, #10
 8000eb8:	f7ff ff50 	bl	8000d5c <ITM_SendChar>
#endif

	//ADC Wert zurueck geben
	return ADC_Data;
 8000ebc:	8afb      	ldrh	r3, [r7, #22]
}
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	3718      	adds	r7, #24
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	08009020 	.word	0x08009020
 8000ecc:	20000058 	.word	0x20000058
 8000ed0:	08009040 	.word	0x08009040

08000ed4 <ADC_KL15>:
//----------------------------------------------------------------------

// Spannung KL15 einlesen
//----------------------------------------------------------------------
uint16_t ADC_KL15 (void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b086      	sub	sp, #24
 8000ed8:	af00      	add	r7, sp, #0
	// Temporaere Variable anlegen
	uint16_t ADC_Data = 0;
 8000eda:	2300      	movs	r3, #0
 8000edc:	82fb      	strh	r3, [r7, #22]

	// ADC1 konfigurieren
	ADC_ChannelConfTypeDef sConfig = {0};
 8000ede:	1d3b      	adds	r3, r7, #4
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	601a      	str	r2, [r3, #0]
 8000ee4:	605a      	str	r2, [r3, #4]
 8000ee6:	609a      	str	r2, [r3, #8]
 8000ee8:	60da      	str	r2, [r3, #12]
	sConfig.Channel = ADC_CHANNEL_3;										// ADC Kanal einstellen
 8000eea:	2303      	movs	r3, #3
 8000eec:	607b      	str	r3, [r7, #4]
	sConfig.Rank = 1;														// Rang einstellen
 8000eee:	2301      	movs	r3, #1
 8000ef0:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;							// ADC Sampletime einstellen
 8000ef2:	2301      	movs	r3, #1
 8000ef4:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)					// Wenn Config nicht Ok ist
 8000ef6:	1d3b      	adds	r3, r7, #4
 8000ef8:	4619      	mov	r1, r3
 8000efa:	4811      	ldr	r0, [pc, #68]	; (8000f40 <ADC_KL15+0x6c>)
 8000efc:	f003 fa28 	bl	8004350 <HAL_ADC_ConfigChannel>
 8000f00:	4603      	mov	r3, r0
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d001      	beq.n	8000f0a <ADC_KL15+0x36>
	{
		Error_Handler();													// Fehler HAL ausgeben
 8000f06:	f002 fdb1 	bl	8003a6c <Error_Handler>
	}

	// ADC Starten, Wert einlesen und ADC Stoppen
	HAL_ADC_Start(&hadc1);													// ADC starten
 8000f0a:	480d      	ldr	r0, [pc, #52]	; (8000f40 <ADC_KL15+0x6c>)
 8000f0c:	f003 f886 	bl	800401c <HAL_ADC_Start>
	if(HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK)					// Wenn ADC funktioniert
 8000f10:	2164      	movs	r1, #100	; 0x64
 8000f12:	480b      	ldr	r0, [pc, #44]	; (8000f40 <ADC_KL15+0x6c>)
 8000f14:	f003 f984 	bl	8004220 <HAL_ADC_PollForConversion>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d105      	bne.n	8000f2a <ADC_KL15+0x56>
	{
		// ADC Wert holen
		ADC_Data = HAL_ADC_GetValue(&hadc1);
 8000f1e:	4808      	ldr	r0, [pc, #32]	; (8000f40 <ADC_KL15+0x6c>)
 8000f20:	f003 fa09 	bl	8004336 <HAL_ADC_GetValue>
 8000f24:	4603      	mov	r3, r0
 8000f26:	82fb      	strh	r3, [r7, #22]
 8000f28:	e002      	b.n	8000f30 <ADC_KL15+0x5c>
	}
	else																	// Falls ADC nicht funktioniert
	{
		// Software Error ausgeben
		software_error(ERROR_ADC);
 8000f2a:	2004      	movs	r0, #4
 8000f2c:	f000 f994 	bl	8001258 <software_error>
	}
	HAL_ADC_Stop(&hadc1);													// ADC stoppen
 8000f30:	4803      	ldr	r0, [pc, #12]	; (8000f40 <ADC_KL15+0x6c>)
 8000f32:	f003 f941 	bl	80041b8 <HAL_ADC_Stop>

	//ADC Wert zurueck geben
	return ADC_Data;
 8000f36:	8afb      	ldrh	r3, [r7, #22]
}
 8000f38:	4618      	mov	r0, r3
 8000f3a:	3718      	adds	r7, #24
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bd80      	pop	{r7, pc}
 8000f40:	20000058 	.word	0x20000058

08000f44 <ADC_Kuhlwassertemperatur>:
//----------------------------------------------------------------------

// Kuehlwassertemperatur einlesen
//----------------------------------------------------------------------
uint16_t ADC_Kuhlwassertemperatur (void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b086      	sub	sp, #24
 8000f48:	af00      	add	r7, sp, #0
	// Temporaere Variable anlegen
	uint16_t ADC_Data = 0;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	82fb      	strh	r3, [r7, #22]

	// ADC1 konfigurieren
	ADC_ChannelConfTypeDef sConfig = {0};
 8000f4e:	1d3b      	adds	r3, r7, #4
 8000f50:	2200      	movs	r2, #0
 8000f52:	601a      	str	r2, [r3, #0]
 8000f54:	605a      	str	r2, [r3, #4]
 8000f56:	609a      	str	r2, [r3, #8]
 8000f58:	60da      	str	r2, [r3, #12]
	sConfig.Channel = ADC_CHANNEL_4;										// ADC Kanal einstellen
 8000f5a:	2304      	movs	r3, #4
 8000f5c:	607b      	str	r3, [r7, #4]
	sConfig.Rank = 1;														// Rang einstellen
 8000f5e:	2301      	movs	r3, #1
 8000f60:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;							// ADC Sampletime einstellen
 8000f62:	2301      	movs	r3, #1
 8000f64:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)					// Wenn Config nicht Ok ist
 8000f66:	1d3b      	adds	r3, r7, #4
 8000f68:	4619      	mov	r1, r3
 8000f6a:	4811      	ldr	r0, [pc, #68]	; (8000fb0 <ADC_Kuhlwassertemperatur+0x6c>)
 8000f6c:	f003 f9f0 	bl	8004350 <HAL_ADC_ConfigChannel>
 8000f70:	4603      	mov	r3, r0
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d001      	beq.n	8000f7a <ADC_Kuhlwassertemperatur+0x36>
	{
		Error_Handler();													// Fehler HAL ausgeben
 8000f76:	f002 fd79 	bl	8003a6c <Error_Handler>
	}

	// ADC Starten, Wert einlesen und ADC Stoppen
	HAL_ADC_Start(&hadc1);													// ADC starten
 8000f7a:	480d      	ldr	r0, [pc, #52]	; (8000fb0 <ADC_Kuhlwassertemperatur+0x6c>)
 8000f7c:	f003 f84e 	bl	800401c <HAL_ADC_Start>
	if(HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK)					// Wenn ADC funktioniert
 8000f80:	2164      	movs	r1, #100	; 0x64
 8000f82:	480b      	ldr	r0, [pc, #44]	; (8000fb0 <ADC_Kuhlwassertemperatur+0x6c>)
 8000f84:	f003 f94c 	bl	8004220 <HAL_ADC_PollForConversion>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d105      	bne.n	8000f9a <ADC_Kuhlwassertemperatur+0x56>
	{
		// ADC Wert holen
		ADC_Data = HAL_ADC_GetValue(&hadc1);
 8000f8e:	4808      	ldr	r0, [pc, #32]	; (8000fb0 <ADC_Kuhlwassertemperatur+0x6c>)
 8000f90:	f003 f9d1 	bl	8004336 <HAL_ADC_GetValue>
 8000f94:	4603      	mov	r3, r0
 8000f96:	82fb      	strh	r3, [r7, #22]
 8000f98:	e002      	b.n	8000fa0 <ADC_Kuhlwassertemperatur+0x5c>
	}
	else																	// Falls ADC nicht funktioniert
	{
		// Software Error ausgeben
		software_error(ERROR_ADC);
 8000f9a:	2004      	movs	r0, #4
 8000f9c:	f000 f95c 	bl	8001258 <software_error>
	}
	HAL_ADC_Stop(&hadc1);													// ADC stoppen
 8000fa0:	4803      	ldr	r0, [pc, #12]	; (8000fb0 <ADC_Kuhlwassertemperatur+0x6c>)
 8000fa2:	f003 f909 	bl	80041b8 <HAL_ADC_Stop>

	//ADC Wert zurueck geben
	return ADC_Data;
 8000fa6:	8afb      	ldrh	r3, [r7, #22]
}
 8000fa8:	4618      	mov	r0, r3
 8000faa:	3718      	adds	r7, #24
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	20000058 	.word	0x20000058

08000fb4 <ADC_Klimaflap>:
//----------------------------------------------------------------------

// Klimaflapstellung einlesen (Position ueber Poti)
//----------------------------------------------------------------------
uint16_t ADC_Klimaflap (void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b086      	sub	sp, #24
 8000fb8:	af00      	add	r7, sp, #0
	// Temporaere Variable anlegen
	uint16_t ADC_Data = 0;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	82fb      	strh	r3, [r7, #22]

	// ADC1 konfigurieren
	ADC_ChannelConfTypeDef sConfig = {0};
 8000fbe:	1d3b      	adds	r3, r7, #4
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	601a      	str	r2, [r3, #0]
 8000fc4:	605a      	str	r2, [r3, #4]
 8000fc6:	609a      	str	r2, [r3, #8]
 8000fc8:	60da      	str	r2, [r3, #12]
	sConfig.Channel = ADC_CHANNEL_5;										// ADC Kanal einstellen
 8000fca:	2305      	movs	r3, #5
 8000fcc:	607b      	str	r3, [r7, #4]
	sConfig.Rank = 1;														// Rang einstellen
 8000fce:	2301      	movs	r3, #1
 8000fd0:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;							// ADC Sampletime einstellen
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)					// Wenn Config nicht Ok ist
 8000fd6:	1d3b      	adds	r3, r7, #4
 8000fd8:	4619      	mov	r1, r3
 8000fda:	4811      	ldr	r0, [pc, #68]	; (8001020 <ADC_Klimaflap+0x6c>)
 8000fdc:	f003 f9b8 	bl	8004350 <HAL_ADC_ConfigChannel>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d001      	beq.n	8000fea <ADC_Klimaflap+0x36>
	{
		Error_Handler();													// Fehler HAL ausgeben
 8000fe6:	f002 fd41 	bl	8003a6c <Error_Handler>
	}

	// ADC Starten, Wert einlesen und ADC Stoppen
	HAL_ADC_Start(&hadc1);													// ADC starten
 8000fea:	480d      	ldr	r0, [pc, #52]	; (8001020 <ADC_Klimaflap+0x6c>)
 8000fec:	f003 f816 	bl	800401c <HAL_ADC_Start>
	if(HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK)					// Wenn ADC funktioniert
 8000ff0:	2164      	movs	r1, #100	; 0x64
 8000ff2:	480b      	ldr	r0, [pc, #44]	; (8001020 <ADC_Klimaflap+0x6c>)
 8000ff4:	f003 f914 	bl	8004220 <HAL_ADC_PollForConversion>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d105      	bne.n	800100a <ADC_Klimaflap+0x56>
	{
		// ADC Wert holen
		ADC_Data = HAL_ADC_GetValue(&hadc1);
 8000ffe:	4808      	ldr	r0, [pc, #32]	; (8001020 <ADC_Klimaflap+0x6c>)
 8001000:	f003 f999 	bl	8004336 <HAL_ADC_GetValue>
 8001004:	4603      	mov	r3, r0
 8001006:	82fb      	strh	r3, [r7, #22]
 8001008:	e002      	b.n	8001010 <ADC_Klimaflap+0x5c>
	}
	else																	// Falls ADC nicht funktioniert
	{
		// Software Error ausgeben
		software_error(ERROR_ADC);
 800100a:	2004      	movs	r0, #4
 800100c:	f000 f924 	bl	8001258 <software_error>
	}
	HAL_ADC_Stop(&hadc1);													// ADC stoppen
 8001010:	4803      	ldr	r0, [pc, #12]	; (8001020 <ADC_Klimaflap+0x6c>)
 8001012:	f003 f8d1 	bl	80041b8 <HAL_ADC_Stop>

	//ADC Wert zurueck geben
	return ADC_Data;
 8001016:	8afb      	ldrh	r3, [r7, #22]
}
 8001018:	4618      	mov	r0, r3
 800101a:	3718      	adds	r7, #24
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}
 8001020:	20000058 	.word	0x20000058

08001024 <ADC_PCBTemperatur>:
//----------------------------------------------------------------------

// PCB Temperatur einlesen
//----------------------------------------------------------------------
uint16_t ADC_PCBTemperatur (void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b086      	sub	sp, #24
 8001028:	af00      	add	r7, sp, #0
	// Temporaere Variable anlegen
	uint16_t ADC_Data = 0;
 800102a:	2300      	movs	r3, #0
 800102c:	82fb      	strh	r3, [r7, #22]

	// ADC1 konfigurieren
	ADC_ChannelConfTypeDef sConfig = {0};
 800102e:	1d3b      	adds	r3, r7, #4
 8001030:	2200      	movs	r2, #0
 8001032:	601a      	str	r2, [r3, #0]
 8001034:	605a      	str	r2, [r3, #4]
 8001036:	609a      	str	r2, [r3, #8]
 8001038:	60da      	str	r2, [r3, #12]
	sConfig.Channel = ADC_CHANNEL_7;										// ADC Kanal einstellen
 800103a:	2307      	movs	r3, #7
 800103c:	607b      	str	r3, [r7, #4]
	sConfig.Rank = 1;														// Rang einstellen
 800103e:	2301      	movs	r3, #1
 8001040:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;							// ADC Sampletime einstellen
 8001042:	2301      	movs	r3, #1
 8001044:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)					// Wenn Config nicht Ok ist
 8001046:	1d3b      	adds	r3, r7, #4
 8001048:	4619      	mov	r1, r3
 800104a:	4811      	ldr	r0, [pc, #68]	; (8001090 <ADC_PCBTemperatur+0x6c>)
 800104c:	f003 f980 	bl	8004350 <HAL_ADC_ConfigChannel>
 8001050:	4603      	mov	r3, r0
 8001052:	2b00      	cmp	r3, #0
 8001054:	d001      	beq.n	800105a <ADC_PCBTemperatur+0x36>
	{
		Error_Handler();													// Fehler HAL ausgeben
 8001056:	f002 fd09 	bl	8003a6c <Error_Handler>
	}

	// ADC Starten, Wert einlesen und ADC Stoppen
	HAL_ADC_Start(&hadc1);													// ADC starten
 800105a:	480d      	ldr	r0, [pc, #52]	; (8001090 <ADC_PCBTemperatur+0x6c>)
 800105c:	f002 ffde 	bl	800401c <HAL_ADC_Start>
	if(HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK)					// Wenn ADC funktioniert
 8001060:	2164      	movs	r1, #100	; 0x64
 8001062:	480b      	ldr	r0, [pc, #44]	; (8001090 <ADC_PCBTemperatur+0x6c>)
 8001064:	f003 f8dc 	bl	8004220 <HAL_ADC_PollForConversion>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d105      	bne.n	800107a <ADC_PCBTemperatur+0x56>
	{
		// ADC Wert holen
		ADC_Data = HAL_ADC_GetValue(&hadc1);
 800106e:	4808      	ldr	r0, [pc, #32]	; (8001090 <ADC_PCBTemperatur+0x6c>)
 8001070:	f003 f961 	bl	8004336 <HAL_ADC_GetValue>
 8001074:	4603      	mov	r3, r0
 8001076:	82fb      	strh	r3, [r7, #22]
 8001078:	e002      	b.n	8001080 <ADC_PCBTemperatur+0x5c>
	}
	else																	// Falls ADC nicht funktioniert
	{
		// Software Error ausgeben
		software_error(ERROR_ADC);
 800107a:	2004      	movs	r0, #4
 800107c:	f000 f8ec 	bl	8001258 <software_error>
	}
	HAL_ADC_Stop(&hadc1);													// ADC stoppen
 8001080:	4803      	ldr	r0, [pc, #12]	; (8001090 <ADC_PCBTemperatur+0x6c>)
 8001082:	f003 f899 	bl	80041b8 <HAL_ADC_Stop>

	//ADC Wert zurueck geben
	return ADC_Data;
 8001086:	8afb      	ldrh	r3, [r7, #22]
}
 8001088:	4618      	mov	r0, r3
 800108a:	3718      	adds	r7, #24
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	20000058 	.word	0x20000058

08001094 <ADC_Return>:
//----------------------------------------------------------------------

// Navibedienelement Return einlesen (2 Schalter mit unterschiedlichen Widerstaenden)
//----------------------------------------------------------------------
uint16_t ADC_Return (void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b086      	sub	sp, #24
 8001098:	af00      	add	r7, sp, #0
	// Temporaere Variable anlegen
	uint16_t ADC_Data = 0;
 800109a:	2300      	movs	r3, #0
 800109c:	82fb      	strh	r3, [r7, #22]

	// ADC1 konfigurieren
	ADC_ChannelConfTypeDef sConfig = {0};
 800109e:	1d3b      	adds	r3, r7, #4
 80010a0:	2200      	movs	r2, #0
 80010a2:	601a      	str	r2, [r3, #0]
 80010a4:	605a      	str	r2, [r3, #4]
 80010a6:	609a      	str	r2, [r3, #8]
 80010a8:	60da      	str	r2, [r3, #12]
	sConfig.Channel = ADC_CHANNEL_8;										// ADC Kanal einstellen
 80010aa:	2308      	movs	r3, #8
 80010ac:	607b      	str	r3, [r7, #4]
	sConfig.Rank = 1;														// Rang einstellen
 80010ae:	2301      	movs	r3, #1
 80010b0:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;							// ADC Sampletime einstellen
 80010b2:	2301      	movs	r3, #1
 80010b4:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)					// Wenn Config nicht Ok ist
 80010b6:	1d3b      	adds	r3, r7, #4
 80010b8:	4619      	mov	r1, r3
 80010ba:	4811      	ldr	r0, [pc, #68]	; (8001100 <ADC_Return+0x6c>)
 80010bc:	f003 f948 	bl	8004350 <HAL_ADC_ConfigChannel>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <ADC_Return+0x36>
	{
		Error_Handler();													// Fehler HAL ausgeben
 80010c6:	f002 fcd1 	bl	8003a6c <Error_Handler>
	}

	// ADC Starten, Wert einlesen und ADC Stoppen
	HAL_ADC_Start(&hadc1);													// ADC starten
 80010ca:	480d      	ldr	r0, [pc, #52]	; (8001100 <ADC_Return+0x6c>)
 80010cc:	f002 ffa6 	bl	800401c <HAL_ADC_Start>
	if(HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK)					// Wenn ADC funktioniert
 80010d0:	2164      	movs	r1, #100	; 0x64
 80010d2:	480b      	ldr	r0, [pc, #44]	; (8001100 <ADC_Return+0x6c>)
 80010d4:	f003 f8a4 	bl	8004220 <HAL_ADC_PollForConversion>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d105      	bne.n	80010ea <ADC_Return+0x56>
	{
		// ADC Wert holen
		ADC_Data = HAL_ADC_GetValue(&hadc1);
 80010de:	4808      	ldr	r0, [pc, #32]	; (8001100 <ADC_Return+0x6c>)
 80010e0:	f003 f929 	bl	8004336 <HAL_ADC_GetValue>
 80010e4:	4603      	mov	r3, r0
 80010e6:	82fb      	strh	r3, [r7, #22]
 80010e8:	e002      	b.n	80010f0 <ADC_Return+0x5c>
	}
	else																	// Falls ADC nicht funktioniert
	{
		// Software Error ausgeben
		software_error(ERROR_ADC);
 80010ea:	2004      	movs	r0, #4
 80010ec:	f000 f8b4 	bl	8001258 <software_error>
	}
	HAL_ADC_Stop(&hadc1);													// ADC stoppen
 80010f0:	4803      	ldr	r0, [pc, #12]	; (8001100 <ADC_Return+0x6c>)
 80010f2:	f003 f861 	bl	80041b8 <HAL_ADC_Stop>

	//ADC Wert zurueck geben
	return ADC_Data;
 80010f6:	8afb      	ldrh	r3, [r7, #22]
}
 80010f8:	4618      	mov	r0, r3
 80010fa:	3718      	adds	r7, #24
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}
 8001100:	20000058 	.word	0x20000058

08001104 <ADC_Info>:
//----------------------------------------------------------------------

// Navibedienelement Info einlesen (2 Schalter mit unterschiedlichen Widerstaenden)
//----------------------------------------------------------------------
uint16_t ADC_Info (void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b086      	sub	sp, #24
 8001108:	af00      	add	r7, sp, #0
	// Temporaere Variable anlegen
	uint16_t ADC_Data = 0;
 800110a:	2300      	movs	r3, #0
 800110c:	82fb      	strh	r3, [r7, #22]

	// ADC1 konfigurieren
	ADC_ChannelConfTypeDef sConfig = {0};
 800110e:	1d3b      	adds	r3, r7, #4
 8001110:	2200      	movs	r2, #0
 8001112:	601a      	str	r2, [r3, #0]
 8001114:	605a      	str	r2, [r3, #4]
 8001116:	609a      	str	r2, [r3, #8]
 8001118:	60da      	str	r2, [r3, #12]
	sConfig.Channel = ADC_CHANNEL_9;										// ADC Kanal einstellen
 800111a:	2309      	movs	r3, #9
 800111c:	607b      	str	r3, [r7, #4]
	sConfig.Rank = 1;														// Rang einstellen
 800111e:	2301      	movs	r3, #1
 8001120:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;							// ADC Sampletime einstellen
 8001122:	2301      	movs	r3, #1
 8001124:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)					// Wenn Config nicht Ok ist
 8001126:	1d3b      	adds	r3, r7, #4
 8001128:	4619      	mov	r1, r3
 800112a:	4811      	ldr	r0, [pc, #68]	; (8001170 <ADC_Info+0x6c>)
 800112c:	f003 f910 	bl	8004350 <HAL_ADC_ConfigChannel>
 8001130:	4603      	mov	r3, r0
 8001132:	2b00      	cmp	r3, #0
 8001134:	d001      	beq.n	800113a <ADC_Info+0x36>
	{
		Error_Handler();													// Fehler HAL ausgeben
 8001136:	f002 fc99 	bl	8003a6c <Error_Handler>
	}

	// ADC Starten, Wert einlesen und ADC Stoppen
	HAL_ADC_Start(&hadc1);													// ADC starten
 800113a:	480d      	ldr	r0, [pc, #52]	; (8001170 <ADC_Info+0x6c>)
 800113c:	f002 ff6e 	bl	800401c <HAL_ADC_Start>
	if(HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK)					// Wenn ADC funktioniert
 8001140:	2164      	movs	r1, #100	; 0x64
 8001142:	480b      	ldr	r0, [pc, #44]	; (8001170 <ADC_Info+0x6c>)
 8001144:	f003 f86c 	bl	8004220 <HAL_ADC_PollForConversion>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d105      	bne.n	800115a <ADC_Info+0x56>
	{
		// ADC Wert holen
		ADC_Data = HAL_ADC_GetValue(&hadc1);
 800114e:	4808      	ldr	r0, [pc, #32]	; (8001170 <ADC_Info+0x6c>)
 8001150:	f003 f8f1 	bl	8004336 <HAL_ADC_GetValue>
 8001154:	4603      	mov	r3, r0
 8001156:	82fb      	strh	r3, [r7, #22]
 8001158:	e002      	b.n	8001160 <ADC_Info+0x5c>
	}
	else																	// Falls ADC nicht funktioniert
	{
		// Software Error ausgeben
		software_error(ERROR_ADC);
 800115a:	2004      	movs	r0, #4
 800115c:	f000 f87c 	bl	8001258 <software_error>
	}
	HAL_ADC_Stop(&hadc1);													// ADC stoppen
 8001160:	4803      	ldr	r0, [pc, #12]	; (8001170 <ADC_Info+0x6c>)
 8001162:	f003 f829 	bl	80041b8 <HAL_ADC_Stop>

	//ADC Wert zurueck geben
	return ADC_Data;
 8001166:	8afb      	ldrh	r3, [r7, #22]
}
 8001168:	4618      	mov	r0, r3
 800116a:	3718      	adds	r7, #24
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}
 8001170:	20000058 	.word	0x20000058

08001174 <ADC_Bremsdrucktemperatur>:
//----------------------------------------------------------------------

// Bremsdrucktemperatur einlesen
//----------------------------------------------------------------------
uint16_t ADC_Bremsdrucktemperatur (void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b086      	sub	sp, #24
 8001178:	af00      	add	r7, sp, #0
	// Temporaere Variable anlegen
	uint16_t ADC_Data = 0;
 800117a:	2300      	movs	r3, #0
 800117c:	82fb      	strh	r3, [r7, #22]

	// ADC1 konfigurieren
	ADC_ChannelConfTypeDef sConfig = {0};
 800117e:	1d3b      	adds	r3, r7, #4
 8001180:	2200      	movs	r2, #0
 8001182:	601a      	str	r2, [r3, #0]
 8001184:	605a      	str	r2, [r3, #4]
 8001186:	609a      	str	r2, [r3, #8]
 8001188:	60da      	str	r2, [r3, #12]
	sConfig.Channel = ADC_CHANNEL_15;										// ADC Kanal einstellen
 800118a:	230f      	movs	r3, #15
 800118c:	607b      	str	r3, [r7, #4]
	sConfig.Rank = 1;														// Rang einstellen
 800118e:	2301      	movs	r3, #1
 8001190:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;							// ADC Sampletime einstellen
 8001192:	2301      	movs	r3, #1
 8001194:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)					// Wenn Config nicht Ok ist
 8001196:	1d3b      	adds	r3, r7, #4
 8001198:	4619      	mov	r1, r3
 800119a:	4811      	ldr	r0, [pc, #68]	; (80011e0 <ADC_Bremsdrucktemperatur+0x6c>)
 800119c:	f003 f8d8 	bl	8004350 <HAL_ADC_ConfigChannel>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d001      	beq.n	80011aa <ADC_Bremsdrucktemperatur+0x36>
	{
		Error_Handler();													// Fehler HAL ausgeben
 80011a6:	f002 fc61 	bl	8003a6c <Error_Handler>
	}

	// ADC Starten, Wert einlesen und ADC Stoppen
	HAL_ADC_Start(&hadc1);													// ADC starten
 80011aa:	480d      	ldr	r0, [pc, #52]	; (80011e0 <ADC_Bremsdrucktemperatur+0x6c>)
 80011ac:	f002 ff36 	bl	800401c <HAL_ADC_Start>
	if(HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK)					// Wenn ADC funktioniert
 80011b0:	2164      	movs	r1, #100	; 0x64
 80011b2:	480b      	ldr	r0, [pc, #44]	; (80011e0 <ADC_Bremsdrucktemperatur+0x6c>)
 80011b4:	f003 f834 	bl	8004220 <HAL_ADC_PollForConversion>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d105      	bne.n	80011ca <ADC_Bremsdrucktemperatur+0x56>
	{
		// ADC Wert holen
		ADC_Data = HAL_ADC_GetValue(&hadc1);
 80011be:	4808      	ldr	r0, [pc, #32]	; (80011e0 <ADC_Bremsdrucktemperatur+0x6c>)
 80011c0:	f003 f8b9 	bl	8004336 <HAL_ADC_GetValue>
 80011c4:	4603      	mov	r3, r0
 80011c6:	82fb      	strh	r3, [r7, #22]
 80011c8:	e002      	b.n	80011d0 <ADC_Bremsdrucktemperatur+0x5c>
	}
	else																	// Falls ADC nicht funktioniert
	{
		// Software Error ausgeben
		software_error(ERROR_ADC);
 80011ca:	2004      	movs	r0, #4
 80011cc:	f000 f844 	bl	8001258 <software_error>
	}
	HAL_ADC_Stop(&hadc1);													// ADC stoppen
 80011d0:	4803      	ldr	r0, [pc, #12]	; (80011e0 <ADC_Bremsdrucktemperatur+0x6c>)
 80011d2:	f002 fff1 	bl	80041b8 <HAL_ADC_Stop>

	//ADC Wert zurueck geben
	return ADC_Data;
 80011d6:	8afb      	ldrh	r3, [r7, #22]
}
 80011d8:	4618      	mov	r0, r3
 80011da:	3718      	adds	r7, #24
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	20000058 	.word	0x20000058

080011e4 <ADC_STMTemperatur>:
//----------------------------------------------------------------------

// STM32 Temperatur einlesen
//----------------------------------------------------------------------
uint16_t ADC_STMTemperatur (void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b086      	sub	sp, #24
 80011e8:	af00      	add	r7, sp, #0
	// Temporaere Variable anlegen
	uint16_t ADC_Data = 0;
 80011ea:	2300      	movs	r3, #0
 80011ec:	82fb      	strh	r3, [r7, #22]

	// ADC1 konfigurieren
	ADC_ChannelConfTypeDef sConfig = {0};
 80011ee:	1d3b      	adds	r3, r7, #4
 80011f0:	2200      	movs	r2, #0
 80011f2:	601a      	str	r2, [r3, #0]
 80011f4:	605a      	str	r2, [r3, #4]
 80011f6:	609a      	str	r2, [r3, #8]
 80011f8:	60da      	str	r2, [r3, #12]
	sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;								// ADC Kanal einstellen
 80011fa:	4b15      	ldr	r3, [pc, #84]	; (8001250 <ADC_STMTemperatur+0x6c>)
 80011fc:	607b      	str	r3, [r7, #4]
	sConfig.Rank = 1;														// Rang einstellen
 80011fe:	2301      	movs	r3, #1
 8001200:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;							// ADC Sampletime einstellen
 8001202:	2301      	movs	r3, #1
 8001204:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)					// Wenn Config nicht Ok ist
 8001206:	1d3b      	adds	r3, r7, #4
 8001208:	4619      	mov	r1, r3
 800120a:	4812      	ldr	r0, [pc, #72]	; (8001254 <ADC_STMTemperatur+0x70>)
 800120c:	f003 f8a0 	bl	8004350 <HAL_ADC_ConfigChannel>
 8001210:	4603      	mov	r3, r0
 8001212:	2b00      	cmp	r3, #0
 8001214:	d001      	beq.n	800121a <ADC_STMTemperatur+0x36>
	{
		Error_Handler();													// Fehler HAL ausgeben
 8001216:	f002 fc29 	bl	8003a6c <Error_Handler>
	}

	// ADC Starten, Wert einlesen und ADC Stoppen
	HAL_ADC_Start(&hadc1);													// ADC starten
 800121a:	480e      	ldr	r0, [pc, #56]	; (8001254 <ADC_STMTemperatur+0x70>)
 800121c:	f002 fefe 	bl	800401c <HAL_ADC_Start>
	if(HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK)					// Wenn ADC funktioniert
 8001220:	2164      	movs	r1, #100	; 0x64
 8001222:	480c      	ldr	r0, [pc, #48]	; (8001254 <ADC_STMTemperatur+0x70>)
 8001224:	f002 fffc 	bl	8004220 <HAL_ADC_PollForConversion>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	d105      	bne.n	800123a <ADC_STMTemperatur+0x56>
	{
		// ADC Wert holen
		ADC_Data = HAL_ADC_GetValue(&hadc1);
 800122e:	4809      	ldr	r0, [pc, #36]	; (8001254 <ADC_STMTemperatur+0x70>)
 8001230:	f003 f881 	bl	8004336 <HAL_ADC_GetValue>
 8001234:	4603      	mov	r3, r0
 8001236:	82fb      	strh	r3, [r7, #22]
 8001238:	e002      	b.n	8001240 <ADC_STMTemperatur+0x5c>
	}
	else																	// Falls ADC nicht funktioniert
	{
		// Software Error ausgeben
		software_error(ERROR_ADC);
 800123a:	2004      	movs	r0, #4
 800123c:	f000 f80c 	bl	8001258 <software_error>
	}
	HAL_ADC_Stop(&hadc1);													// ADC stoppen
 8001240:	4804      	ldr	r0, [pc, #16]	; (8001254 <ADC_STMTemperatur+0x70>)
 8001242:	f002 ffb9 	bl	80041b8 <HAL_ADC_Stop>

	//ADC Wert zurueck geben
	return ADC_Data;
 8001246:	8afb      	ldrh	r3, [r7, #22]
}
 8001248:	4618      	mov	r0, r3
 800124a:	3718      	adds	r7, #24
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}
 8001250:	10000012 	.word	0x10000012
 8001254:	20000058 	.word	0x20000058

08001258 <software_error>:
//----------------------------------------------------------------------

// Diagnose Funktion falls ein Fehler auftritt
//----------------------------------------------------------------------
void software_error(uint8_t errorcode)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b082      	sub	sp, #8
 800125c:	af00      	add	r7, sp, #0
 800125e:	4603      	mov	r3, r0
 8001260:	71fb      	strb	r3, [r7, #7]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001262:	b672      	cpsid	i
}
 8001264:	bf00      	nop
	__disable_irq();														// Interrupts deaktivieren

	// Schalte Fehler LED ein
	leuchten_out.RedLed = 1;												// Setze Variable
 8001266:	4a1e      	ldr	r2, [pc, #120]	; (80012e0 <software_error+0x88>)
 8001268:	7853      	ldrb	r3, [r2, #1]
 800126a:	f043 0308 	orr.w	r3, r3, #8
 800126e:	7053      	strb	r3, [r2, #1]
	HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, leuchten_out.RedLed);	// Fehler LED einschalten
 8001270:	4b1b      	ldr	r3, [pc, #108]	; (80012e0 <software_error+0x88>)
 8001272:	785b      	ldrb	r3, [r3, #1]
 8001274:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8001278:	b2db      	uxtb	r3, r3
 800127a:	461a      	mov	r2, r3
 800127c:	2104      	movs	r1, #4
 800127e:	4819      	ldr	r0, [pc, #100]	; (80012e4 <software_error+0x8c>)
 8001280:	f004 fc9c 	bl	8005bbc <HAL_GPIO_WritePin>

	// Schalte Ok LED aus
	leuchten_out.GreenLed = 0;												// Zuruechsetzen Variable
 8001284:	4a16      	ldr	r2, [pc, #88]	; (80012e0 <software_error+0x88>)
 8001286:	7853      	ldrb	r3, [r2, #1]
 8001288:	f36f 1304 	bfc	r3, #4, #1
 800128c:	7053      	strb	r3, [r2, #1]
	HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, leuchten_out.GreenLed);// OK LED ausschalten
 800128e:	4b14      	ldr	r3, [pc, #80]	; (80012e0 <software_error+0x88>)
 8001290:	785b      	ldrb	r3, [r3, #1]
 8001292:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001296:	b2db      	uxtb	r3, r3
 8001298:	461a      	mov	r2, r3
 800129a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800129e:	4811      	ldr	r0, [pc, #68]	; (80012e4 <software_error+0x8c>)
 80012a0:	f004 fc8c 	bl	8005bbc <HAL_GPIO_WritePin>

	// Schalte SDC_Motor aus
	system_out.MotorSDC = 0;												// Zuruecksetzen Variable
 80012a4:	4a10      	ldr	r2, [pc, #64]	; (80012e8 <software_error+0x90>)
 80012a6:	7813      	ldrb	r3, [r2, #0]
 80012a8:	f36f 1345 	bfc	r3, #5, #1
 80012ac:	7013      	strb	r3, [r2, #0]
	HAL_GPIO_WritePin(MOTOR_SDC_OUT_GPIO_Port, MOTOR_SDC_OUT_Pin, system_out.MotorSDC);// SDC oeffnen
 80012ae:	4b0e      	ldr	r3, [pc, #56]	; (80012e8 <software_error+0x90>)
 80012b0:	781b      	ldrb	r3, [r3, #0]
 80012b2:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80012b6:	b2db      	uxtb	r3, r3
 80012b8:	461a      	mov	r2, r3
 80012ba:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80012be:	480b      	ldr	r0, [pc, #44]	; (80012ec <software_error+0x94>)
 80012c0:	f004 fc7c 	bl	8005bbc <HAL_GPIO_WritePin>
#ifdef DEBUG																// Serielle Kommunukation nur waehrend Debugging
#define SOFTERRORMESSAGE			"\nSoftware Error Handler ausgeloest\n"	// Ausgabe das Fehler aufgetreten ist
	uartTransmit(SOFTERRORMESSAGE,sizeof(SOFTERRORMESSAGE));
 80012c4:	2124      	movs	r1, #36	; 0x24
 80012c6:	480a      	ldr	r0, [pc, #40]	; (80012f0 <software_error+0x98>)
 80012c8:	f7ff fa7a 	bl	80007c0 <uartTransmit>

#define ERRORCODE					"Error Code:\t"							// Ausgabe des Fehlers anhand von Fehlercode
	uartTransmit(ERRORCODE,sizeof(ERRORCODE));
 80012cc:	210d      	movs	r1, #13
 80012ce:	4809      	ldr	r0, [pc, #36]	; (80012f4 <software_error+0x9c>)
 80012d0:	f7ff fa76 	bl	80007c0 <uartTransmit>
	uartTransmitNumber(errorcode, 10);										// Fehlercode ausgeben
 80012d4:	79fb      	ldrb	r3, [r7, #7]
 80012d6:	210a      	movs	r1, #10
 80012d8:	4618      	mov	r0, r3
 80012da:	f7ff fa85 	bl	80007e8 <uartTransmitNumber>
#endif
	while (1);																// Endlosschleife
 80012de:	e7fe      	b.n	80012de <software_error+0x86>
 80012e0:	20000050 	.word	0x20000050
 80012e4:	40020400 	.word	0x40020400
 80012e8:	20000048 	.word	0x20000048
 80012ec:	40021000 	.word	0x40021000
 80012f0:	08009058 	.word	0x08009058
 80012f4:	0800907c 	.word	0x0800907c

080012f8 <software_error_debug>:
//----------------------------------------------------------------------

// Diagnose Funktion falls ein Fehler auftritt (Nur Debugzwecke)
//----------------------------------------------------------------------
void software_error_debug(uint8_t errorcode)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b082      	sub	sp, #8
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	4603      	mov	r3, r0
 8001300:	71fb      	strb	r3, [r7, #7]
	// Schalte Fehler LED ein
	leuchten_out.RedLed = 1;												// Setze Variable
 8001302:	4a20      	ldr	r2, [pc, #128]	; (8001384 <software_error_debug+0x8c>)
 8001304:	7853      	ldrb	r3, [r2, #1]
 8001306:	f043 0308 	orr.w	r3, r3, #8
 800130a:	7053      	strb	r3, [r2, #1]
	HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, leuchten_out.RedLed);	// Fehler LED einschalten
 800130c:	4b1d      	ldr	r3, [pc, #116]	; (8001384 <software_error_debug+0x8c>)
 800130e:	785b      	ldrb	r3, [r3, #1]
 8001310:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8001314:	b2db      	uxtb	r3, r3
 8001316:	461a      	mov	r2, r3
 8001318:	2104      	movs	r1, #4
 800131a:	481b      	ldr	r0, [pc, #108]	; (8001388 <software_error_debug+0x90>)
 800131c:	f004 fc4e 	bl	8005bbc <HAL_GPIO_WritePin>

	// Schalte Ok LED aus
	leuchten_out.GreenLed = 0;												// Zuruechsetzen Variable
 8001320:	4a18      	ldr	r2, [pc, #96]	; (8001384 <software_error_debug+0x8c>)
 8001322:	7853      	ldrb	r3, [r2, #1]
 8001324:	f36f 1304 	bfc	r3, #4, #1
 8001328:	7053      	strb	r3, [r2, #1]
	HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, leuchten_out.GreenLed);// OK LED ausschalten
 800132a:	4b16      	ldr	r3, [pc, #88]	; (8001384 <software_error_debug+0x8c>)
 800132c:	785b      	ldrb	r3, [r3, #1]
 800132e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001332:	b2db      	uxtb	r3, r3
 8001334:	461a      	mov	r2, r3
 8001336:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800133a:	4813      	ldr	r0, [pc, #76]	; (8001388 <software_error_debug+0x90>)
 800133c:	f004 fc3e 	bl	8005bbc <HAL_GPIO_WritePin>

	// Schalte SDC_Motor aus
	system_out.MotorSDC = 0;												// Zuruecksetzen Variable
 8001340:	4a12      	ldr	r2, [pc, #72]	; (800138c <software_error_debug+0x94>)
 8001342:	7813      	ldrb	r3, [r2, #0]
 8001344:	f36f 1345 	bfc	r3, #5, #1
 8001348:	7013      	strb	r3, [r2, #0]
	HAL_GPIO_WritePin(MOTOR_SDC_OUT_GPIO_Port, MOTOR_SDC_OUT_Pin, system_out.MotorSDC);// SDC oeffnen
 800134a:	4b10      	ldr	r3, [pc, #64]	; (800138c <software_error_debug+0x94>)
 800134c:	781b      	ldrb	r3, [r3, #0]
 800134e:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8001352:	b2db      	uxtb	r3, r3
 8001354:	461a      	mov	r2, r3
 8001356:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800135a:	480d      	ldr	r0, [pc, #52]	; (8001390 <software_error_debug+0x98>)
 800135c:	f004 fc2e 	bl	8005bbc <HAL_GPIO_WritePin>
#ifdef DEBUG																// Serielle Kommunukation nur waehrend Debugging
#define SOFTERRORMESSAGE			"\nSoftware Error Handler ausgeloest\n"	// Ausgabe das Fehler aufgetreten ist
	uartTransmit(SOFTERRORMESSAGE,sizeof(SOFTERRORMESSAGE));
 8001360:	2124      	movs	r1, #36	; 0x24
 8001362:	480c      	ldr	r0, [pc, #48]	; (8001394 <software_error_debug+0x9c>)
 8001364:	f7ff fa2c 	bl	80007c0 <uartTransmit>

#define ERRORCODE					"Error Code:\t"							// Ausgabe des Fehlers anhand von Fehlercode
	uartTransmit(ERRORCODE,sizeof(ERRORCODE));
 8001368:	210d      	movs	r1, #13
 800136a:	480b      	ldr	r0, [pc, #44]	; (8001398 <software_error_debug+0xa0>)
 800136c:	f7ff fa28 	bl	80007c0 <uartTransmit>
	uartTransmitNumber(errorcode, 10);										// Fehlercode ausgeben
 8001370:	79fb      	ldrb	r3, [r7, #7]
 8001372:	210a      	movs	r1, #10
 8001374:	4618      	mov	r0, r3
 8001376:	f7ff fa37 	bl	80007e8 <uartTransmitNumber>
#endif
}
 800137a:	bf00      	nop
 800137c:	3708      	adds	r7, #8
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	20000050 	.word	0x20000050
 8001388:	40020400 	.word	0x40020400
 800138c:	20000048 	.word	0x20000048
 8001390:	40021000 	.word	0x40021000
 8001394:	08009058 	.word	0x08009058
 8001398:	0800907c 	.word	0x0800907c

0800139c <ITM_SendString>:
// Nachricht SWO ITM Data Console
// Core Clock := Maximalfrequenz ; HCLK fuer Serial Wire Viewer
// Im String #GRN# oder #RED# oder #ORG# erscheint die Nachricht in einer Farbe
//----------------------------------------------------------------------
void ITM_SendString(char *text)
{
 800139c:	b480      	push	{r7}
 800139e:	b083      	sub	sp, #12
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
	{
		ITM_SendChar(*text);												// Sende ITM Zeichen
		text++;																// Pointer hochzaehlen
	}
#endif
}
 80013a4:	bf00      	nop
 80013a6:	370c      	adds	r7, #12
 80013a8:	46bd      	mov	sp, r7
 80013aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ae:	4770      	bx	lr

080013b0 <ITM_SendNumber>:
//----------------------------------------------------------------------

// Debug Nummer ueber SWO senden
//----------------------------------------------------------------------
void ITM_SendNumber(long number)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b083      	sub	sp, #12
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
	for(; i > 0; i--)
	{
		ITM_SendChar('0' + buf[i-1]);
	}
#endif
}
 80013b8:	bf00      	nop
 80013ba:	370c      	adds	r7, #12
 80013bc:	46bd      	mov	sp, r7
 80013be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c2:	4770      	bx	lr

080013c4 <ITM_SendChar>:
{
 80013c4:	b480      	push	{r7}
 80013c6:	b083      	sub	sp, #12
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80013cc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80013d0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80013d4:	f003 0301 	and.w	r3, r3, #1
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d013      	beq.n	8001404 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80013dc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80013e0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80013e4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d00b      	beq.n	8001404 <ITM_SendChar+0x40>
    while (ITM->PORT[0U].u32 == 0UL)
 80013ec:	e000      	b.n	80013f0 <ITM_SendChar+0x2c>
      __NOP();
 80013ee:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80013f0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d0f9      	beq.n	80013ee <ITM_SendChar+0x2a>
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80013fa:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80013fe:	687a      	ldr	r2, [r7, #4]
 8001400:	b2d2      	uxtb	r2, r2
 8001402:	701a      	strb	r2, [r3, #0]
  return (ch);
 8001404:	687b      	ldr	r3, [r7, #4]
}
 8001406:	4618      	mov	r0, r3
 8001408:	370c      	adds	r7, #12
 800140a:	46bd      	mov	sp, r7
 800140c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001410:	4770      	bx	lr
	...

08001414 <readall_inputs>:
//----------------------------------------------------------------------

// Alle Eingaenge einlesen und speichern
//----------------------------------------------------------------------
void readall_inputs(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	af00      	add	r7, sp, #0
#ifdef DEBUG_INPUT
	ITM_SendString("Lese Inputs ein\n");
 8001418:	48cf      	ldr	r0, [pc, #828]	; (8001758 <readall_inputs+0x344>)
 800141a:	f7ff ffbf 	bl	800139c <ITM_SendString>
#endif

	// Systemeingaenge einlesen
	system_in.Kickdown = HAL_GPIO_ReadPin(KICKDOWN_GPIO_Port, KICKDOWN_Pin);					// Eingang Gaspedal getreten
 800141e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001422:	48ce      	ldr	r0, [pc, #824]	; (800175c <readall_inputs+0x348>)
 8001424:	f004 fbb2 	bl	8005b8c <HAL_GPIO_ReadPin>
 8001428:	4603      	mov	r3, r0
 800142a:	f003 0301 	and.w	r3, r3, #1
 800142e:	b2d9      	uxtb	r1, r3
 8001430:	4acb      	ldr	r2, [pc, #812]	; (8001760 <readall_inputs+0x34c>)
 8001432:	7813      	ldrb	r3, [r2, #0]
 8001434:	f361 0300 	bfi	r3, r1, #0, #1
 8001438:	7013      	strb	r3, [r2, #0]
	system_in.Leerlauf = HAL_GPIO_ReadPin(LEERLAUF_GPIO_Port, LEERLAUF_Pin);					// Eingang Gaspedal nicht getreten
 800143a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800143e:	48c7      	ldr	r0, [pc, #796]	; (800175c <readall_inputs+0x348>)
 8001440:	f004 fba4 	bl	8005b8c <HAL_GPIO_ReadPin>
 8001444:	4603      	mov	r3, r0
 8001446:	f003 0301 	and.w	r3, r3, #1
 800144a:	b2d9      	uxtb	r1, r3
 800144c:	4ac4      	ldr	r2, [pc, #784]	; (8001760 <readall_inputs+0x34c>)
 800144e:	7813      	ldrb	r3, [r2, #0]
 8001450:	f361 0341 	bfi	r3, r1, #1, #1
 8001454:	7013      	strb	r3, [r2, #0]
	system_in.BremseNO = HAL_GPIO_ReadPin(BREMSE_NO_GPIO_Port, BREMSE_NO_Pin);					// Eingang Bremse nicht getreten
 8001456:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800145a:	48c0      	ldr	r0, [pc, #768]	; (800175c <readall_inputs+0x348>)
 800145c:	f004 fb96 	bl	8005b8c <HAL_GPIO_ReadPin>
 8001460:	4603      	mov	r3, r0
 8001462:	f003 0301 	and.w	r3, r3, #1
 8001466:	b2d9      	uxtb	r1, r3
 8001468:	4abd      	ldr	r2, [pc, #756]	; (8001760 <readall_inputs+0x34c>)
 800146a:	7813      	ldrb	r3, [r2, #0]
 800146c:	f361 0382 	bfi	r3, r1, #2, #1
 8001470:	7013      	strb	r3, [r2, #0]
	system_in.BremseNC = HAL_GPIO_ReadPin(BREMSE_NC_GPIO_Port, BREMSE_NC_Pin);					// Eingang Bremse getreten
 8001472:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001476:	48b9      	ldr	r0, [pc, #740]	; (800175c <readall_inputs+0x348>)
 8001478:	f004 fb88 	bl	8005b8c <HAL_GPIO_ReadPin>
 800147c:	4603      	mov	r3, r0
 800147e:	f003 0301 	and.w	r3, r3, #1
 8001482:	b2d9      	uxtb	r1, r3
 8001484:	4ab6      	ldr	r2, [pc, #728]	; (8001760 <readall_inputs+0x34c>)
 8001486:	7813      	ldrb	r3, [r2, #0]
 8001488:	f361 03c3 	bfi	r3, r1, #3, #1
 800148c:	7013      	strb	r3, [r2, #0]
	system_in.Kupplung = HAL_GPIO_ReadPin(KUPPLUNG_NO_GPIO_Port, KUPPLUNG_NO_Pin);				// Eingang Kupplung nicht getreten
 800148e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001492:	48b2      	ldr	r0, [pc, #712]	; (800175c <readall_inputs+0x348>)
 8001494:	f004 fb7a 	bl	8005b8c <HAL_GPIO_ReadPin>
 8001498:	4603      	mov	r3, r0
 800149a:	f003 0301 	and.w	r3, r3, #1
 800149e:	b2d9      	uxtb	r1, r3
 80014a0:	4aaf      	ldr	r2, [pc, #700]	; (8001760 <readall_inputs+0x34c>)
 80014a2:	7813      	ldrb	r3, [r2, #0]
 80014a4:	f361 1304 	bfi	r3, r1, #4, #1
 80014a8:	7013      	strb	r3, [r2, #0]
	system_in.Recuperation = HAL_GPIO_ReadPin(RECUPERATION_GPIO_Port, RECUPERATION_Pin);		// Eingang Recuperation
 80014aa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80014ae:	48ad      	ldr	r0, [pc, #692]	; (8001764 <readall_inputs+0x350>)
 80014b0:	f004 fb6c 	bl	8005b8c <HAL_GPIO_ReadPin>
 80014b4:	4603      	mov	r3, r0
 80014b6:	f003 0301 	and.w	r3, r3, #1
 80014ba:	b2d9      	uxtb	r1, r3
 80014bc:	4aa8      	ldr	r2, [pc, #672]	; (8001760 <readall_inputs+0x34c>)
 80014be:	7813      	ldrb	r3, [r2, #0]
 80014c0:	f361 1345 	bfi	r3, r1, #5, #1
 80014c4:	7013      	strb	r3, [r2, #0]
	system_in.ECON = HAL_GPIO_ReadPin(ECON_GPIO_Port, ECON_Pin);								// Eingang Klima
 80014c6:	2102      	movs	r1, #2
 80014c8:	48a6      	ldr	r0, [pc, #664]	; (8001764 <readall_inputs+0x350>)
 80014ca:	f004 fb5f 	bl	8005b8c <HAL_GPIO_ReadPin>
 80014ce:	4603      	mov	r3, r0
 80014d0:	f003 0301 	and.w	r3, r3, #1
 80014d4:	b2d9      	uxtb	r1, r3
 80014d6:	4aa2      	ldr	r2, [pc, #648]	; (8001760 <readall_inputs+0x34c>)
 80014d8:	7813      	ldrb	r3, [r2, #0]
 80014da:	f361 1386 	bfi	r3, r1, #6, #1
 80014de:	7013      	strb	r3, [r2, #0]
	system_in.Anlasser = HAL_GPIO_ReadPin(ANLASSER_GPIO_Port, ANLASSER_Pin);					// Eingang Zuendschloss, Motor starten
 80014e0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014e4:	48a0      	ldr	r0, [pc, #640]	; (8001768 <readall_inputs+0x354>)
 80014e6:	f004 fb51 	bl	8005b8c <HAL_GPIO_ReadPin>
 80014ea:	4603      	mov	r3, r0
 80014ec:	f003 0301 	and.w	r3, r3, #1
 80014f0:	b2d9      	uxtb	r1, r3
 80014f2:	4a9b      	ldr	r2, [pc, #620]	; (8001760 <readall_inputs+0x34c>)
 80014f4:	7813      	ldrb	r3, [r2, #0]
 80014f6:	f361 13c7 	bfi	r3, r1, #7, #1
 80014fa:	7013      	strb	r3, [r2, #0]
	system_in.KL15 = HAL_GPIO_ReadPin(KL15_GPIO_Port, KL15_Pin);								// Eingang Auto an
 80014fc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001500:	4899      	ldr	r0, [pc, #612]	; (8001768 <readall_inputs+0x354>)
 8001502:	f004 fb43 	bl	8005b8c <HAL_GPIO_ReadPin>
 8001506:	4603      	mov	r3, r0
 8001508:	f003 0301 	and.w	r3, r3, #1
 800150c:	b2d9      	uxtb	r1, r3
 800150e:	4a94      	ldr	r2, [pc, #592]	; (8001760 <readall_inputs+0x34c>)
 8001510:	7853      	ldrb	r3, [r2, #1]
 8001512:	f361 0300 	bfi	r3, r1, #0, #1
 8001516:	7053      	strb	r3, [r2, #1]
	system_in.DCDC_Inst = HAL_GPIO_ReadPin(DCDC_INSTRUCTION_GPIO_Port, DCDC_INSTRUCTION_Pin);	// DCDC Wandler funktioniert einwandfrei
 8001518:	2101      	movs	r1, #1
 800151a:	4894      	ldr	r0, [pc, #592]	; (800176c <readall_inputs+0x358>)
 800151c:	f004 fb36 	bl	8005b8c <HAL_GPIO_ReadPin>
 8001520:	4603      	mov	r3, r0
 8001522:	f003 0301 	and.w	r3, r3, #1
 8001526:	b2d9      	uxtb	r1, r3
 8001528:	4a8d      	ldr	r2, [pc, #564]	; (8001760 <readall_inputs+0x34c>)
 800152a:	7853      	ldrb	r3, [r2, #1]
 800152c:	f361 0341 	bfi	r3, r1, #1, #1
 8001530:	7053      	strb	r3, [r2, #1]
	system_in.Button1 = HAL_GPIO_ReadPin(BUTTON1_GPIO_Port, BUTTON1_Pin);						// Zusatzeingang Taster 1
 8001532:	2101      	movs	r1, #1
 8001534:	488b      	ldr	r0, [pc, #556]	; (8001764 <readall_inputs+0x350>)
 8001536:	f004 fb29 	bl	8005b8c <HAL_GPIO_ReadPin>
 800153a:	4603      	mov	r3, r0
 800153c:	f003 0301 	and.w	r3, r3, #1
 8001540:	b2d9      	uxtb	r1, r3
 8001542:	4a87      	ldr	r2, [pc, #540]	; (8001760 <readall_inputs+0x34c>)
 8001544:	7853      	ldrb	r3, [r2, #1]
 8001546:	f361 0382 	bfi	r3, r1, #2, #1
 800154a:	7053      	strb	r3, [r2, #1]
	system_in.Button2 = HAL_GPIO_ReadPin(BUTTON2_GPIO_Port, BUTTON2_Pin);						// Zusatzeingang Taster 2
 800154c:	2140      	movs	r1, #64	; 0x40
 800154e:	4883      	ldr	r0, [pc, #524]	; (800175c <readall_inputs+0x348>)
 8001550:	f004 fb1c 	bl	8005b8c <HAL_GPIO_ReadPin>
 8001554:	4603      	mov	r3, r0
 8001556:	f003 0301 	and.w	r3, r3, #1
 800155a:	b2d9      	uxtb	r1, r3
 800155c:	4a80      	ldr	r2, [pc, #512]	; (8001760 <readall_inputs+0x34c>)
 800155e:	7853      	ldrb	r3, [r2, #1]
 8001560:	f361 03c3 	bfi	r3, r1, #3, #1
 8001564:	7053      	strb	r3, [r2, #1]
	system_in.Crash = HAL_GPIO_ReadPin(CRASH_GPIO_Port, CRASH_Pin);								// Crash Eingang
 8001566:	2101      	movs	r1, #1
 8001568:	4881      	ldr	r0, [pc, #516]	; (8001770 <readall_inputs+0x35c>)
 800156a:	f004 fb0f 	bl	8005b8c <HAL_GPIO_ReadPin>
 800156e:	4603      	mov	r3, r0
 8001570:	f003 0301 	and.w	r3, r3, #1
 8001574:	b2d9      	uxtb	r1, r3
 8001576:	4a7a      	ldr	r2, [pc, #488]	; (8001760 <readall_inputs+0x34c>)
 8001578:	7853      	ldrb	r3, [r2, #1]
 800157a:	f361 1304 	bfi	r3, r1, #4, #1
 800157e:	7053      	strb	r3, [r2, #1]
	system_in.Wakeup = HAL_GPIO_ReadPin(HW_WAKE_GPIO_Port, HW_WAKE_Pin);						// Eingang Hardware Wakeup
 8001580:	2104      	movs	r1, #4
 8001582:	487b      	ldr	r0, [pc, #492]	; (8001770 <readall_inputs+0x35c>)
 8001584:	f004 fb02 	bl	8005b8c <HAL_GPIO_ReadPin>
 8001588:	4603      	mov	r3, r0
 800158a:	f003 0301 	and.w	r3, r3, #1
 800158e:	b2d9      	uxtb	r1, r3
 8001590:	4a73      	ldr	r2, [pc, #460]	; (8001760 <readall_inputs+0x34c>)
 8001592:	7853      	ldrb	r3, [r2, #1]
 8001594:	f361 1345 	bfi	r3, r1, #5, #1
 8001598:	7053      	strb	r3, [r2, #1]
//	system_in.Bremsdruck_NO = HAL_GPIO_ReadPin(Bremsdruck_NO_GPIO_Port, Bremsdruck_NO_Pin);		// Bremsdruck nicht zu hoch
//	system_in.Bremsdruck_NC = HAL_GPIO_ReadPin(Bremsdruck_NC_GPIO_Port, Bremsdruck_NC_Pin);		// Bremsdruck zu hoch

	// SDC-Eingaenge einlesen
	sdc_in.EmergencyRun = HAL_GPIO_ReadPin(EMERGENCY_RUN_GPIO_Port, EMERGENCY_RUN_Pin);			// Emergency Run, Akku
 800159a:	2102      	movs	r1, #2
 800159c:	4874      	ldr	r0, [pc, #464]	; (8001770 <readall_inputs+0x35c>)
 800159e:	f004 faf5 	bl	8005b8c <HAL_GPIO_ReadPin>
 80015a2:	4603      	mov	r3, r0
 80015a4:	f003 0301 	and.w	r3, r3, #1
 80015a8:	b2d9      	uxtb	r1, r3
 80015aa:	4a72      	ldr	r2, [pc, #456]	; (8001774 <readall_inputs+0x360>)
 80015ac:	7813      	ldrb	r3, [r2, #0]
 80015ae:	f361 0300 	bfi	r3, r1, #0, #1
 80015b2:	7013      	strb	r3, [r2, #0]
	sdc_in.SDC0 = HAL_GPIO_ReadPin(SENSE_SDC_0_GPIO_Port, SENSE_SDC_0_Pin);						// Shutdown-Circuit, OK
 80015b4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80015b8:	4868      	ldr	r0, [pc, #416]	; (800175c <readall_inputs+0x348>)
 80015ba:	f004 fae7 	bl	8005b8c <HAL_GPIO_ReadPin>
 80015be:	4603      	mov	r3, r0
 80015c0:	f003 0301 	and.w	r3, r3, #1
 80015c4:	b2d9      	uxtb	r1, r3
 80015c6:	4a6b      	ldr	r2, [pc, #428]	; (8001774 <readall_inputs+0x360>)
 80015c8:	7813      	ldrb	r3, [r2, #0]
 80015ca:	f361 0341 	bfi	r3, r1, #1, #1
 80015ce:	7013      	strb	r3, [r2, #0]
	sdc_in.Akku1SDC = HAL_GPIO_ReadPin(SENSE_SDC_AKKU_GPIO_Port, SENSE_SDC_AKKU_Pin);			// Shutdown-Circuit Akku, OK
 80015d0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80015d4:	4861      	ldr	r0, [pc, #388]	; (800175c <readall_inputs+0x348>)
 80015d6:	f004 fad9 	bl	8005b8c <HAL_GPIO_ReadPin>
 80015da:	4603      	mov	r3, r0
 80015dc:	f003 0301 	and.w	r3, r3, #1
 80015e0:	b2d9      	uxtb	r1, r3
 80015e2:	4a64      	ldr	r2, [pc, #400]	; (8001774 <readall_inputs+0x360>)
 80015e4:	7813      	ldrb	r3, [r2, #0]
 80015e6:	f361 0382 	bfi	r3, r1, #2, #1
 80015ea:	7013      	strb	r3, [r2, #0]
	sdc_in.BTB_SDC = HAL_GPIO_ReadPin(SENSE_SDC_BTB_GPIO_Port, SENSE_SDC_BTB_Pin);				// Shutdown-Circuit Bamocar, OK
 80015ec:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80015f0:	4861      	ldr	r0, [pc, #388]	; (8001778 <readall_inputs+0x364>)
 80015f2:	f004 facb 	bl	8005b8c <HAL_GPIO_ReadPin>
 80015f6:	4603      	mov	r3, r0
 80015f8:	f003 0301 	and.w	r3, r3, #1
 80015fc:	b2d9      	uxtb	r1, r3
 80015fe:	4a5d      	ldr	r2, [pc, #372]	; (8001774 <readall_inputs+0x360>)
 8001600:	7813      	ldrb	r3, [r2, #0]
 8001602:	f361 03c3 	bfi	r3, r1, #3, #1
 8001606:	7013      	strb	r3, [r2, #0]
	sdc_in.DCDC_Fault = HAL_GPIO_ReadPin(DCDC_FAULT_GPIO_Port, DCDC_FAULT_Pin);					// DCDC Wandler funktioniert nicht richtig
 8001608:	2102      	movs	r1, #2
 800160a:	4858      	ldr	r0, [pc, #352]	; (800176c <readall_inputs+0x358>)
 800160c:	f004 fabe 	bl	8005b8c <HAL_GPIO_ReadPin>
 8001610:	4603      	mov	r3, r0
 8001612:	f003 0301 	and.w	r3, r3, #1
 8001616:	b2d9      	uxtb	r1, r3
 8001618:	4a56      	ldr	r2, [pc, #344]	; (8001774 <readall_inputs+0x360>)
 800161a:	7813      	ldrb	r3, [r2, #0]
 800161c:	f361 1304 	bfi	r3, r1, #4, #1
 8001620:	7013      	strb	r3, [r2, #0]

	// Komforteingaenge einlesen
	komfort_in.ASR1 = HAL_GPIO_ReadPin(ASR_IN1_GPIO_Port, ASR_IN1_Pin);							// ASR Eingang Mittelkonsole
 8001622:	2110      	movs	r1, #16
 8001624:	4851      	ldr	r0, [pc, #324]	; (800176c <readall_inputs+0x358>)
 8001626:	f004 fab1 	bl	8005b8c <HAL_GPIO_ReadPin>
 800162a:	4603      	mov	r3, r0
 800162c:	f003 0301 	and.w	r3, r3, #1
 8001630:	b2d9      	uxtb	r1, r3
 8001632:	4a52      	ldr	r2, [pc, #328]	; (800177c <readall_inputs+0x368>)
 8001634:	7813      	ldrb	r3, [r2, #0]
 8001636:	f361 0300 	bfi	r3, r1, #0, #1
 800163a:	7013      	strb	r3, [r2, #0]
	komfort_in.ASR2 = HAL_GPIO_ReadPin(ASR_IN2_GPIO_Port, ASR_IN2_Pin);							// ASR Eingang Mittelkonsole
 800163c:	2110      	movs	r1, #16
 800163e:	484a      	ldr	r0, [pc, #296]	; (8001768 <readall_inputs+0x354>)
 8001640:	f004 faa4 	bl	8005b8c <HAL_GPIO_ReadPin>
 8001644:	4603      	mov	r3, r0
 8001646:	f003 0301 	and.w	r3, r3, #1
 800164a:	b2d9      	uxtb	r1, r3
 800164c:	4a4b      	ldr	r2, [pc, #300]	; (800177c <readall_inputs+0x368>)
 800164e:	7813      	ldrb	r3, [r2, #0]
 8001650:	f361 0341 	bfi	r3, r1, #1, #1
 8001654:	7013      	strb	r3, [r2, #0]
	komfort_in.ECO = HAL_GPIO_ReadPin(ECO_GPIO_Port, ECO_Pin);									// ECO Eingang Mittelkonsole
 8001656:	2108      	movs	r1, #8
 8001658:	4840      	ldr	r0, [pc, #256]	; (800175c <readall_inputs+0x348>)
 800165a:	f004 fa97 	bl	8005b8c <HAL_GPIO_ReadPin>
 800165e:	4603      	mov	r3, r0
 8001660:	f003 0301 	and.w	r3, r3, #1
 8001664:	b2d9      	uxtb	r1, r3
 8001666:	4a45      	ldr	r2, [pc, #276]	; (800177c <readall_inputs+0x368>)
 8001668:	7813      	ldrb	r3, [r2, #0]
 800166a:	f361 0382 	bfi	r3, r1, #2, #1
 800166e:	7013      	strb	r3, [r2, #0]
	komfort_in.BC_Rst_In = HAL_GPIO_ReadPin(BC_RESET_IN_GPIO_Port, BC_RESET_IN_Pin);			// Boardcomputer Reset Eingang, Steuerung Motorsteuergeraet oder Kombiinstrument
 8001670:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001674:	483d      	ldr	r0, [pc, #244]	; (800176c <readall_inputs+0x358>)
 8001676:	f004 fa89 	bl	8005b8c <HAL_GPIO_ReadPin>
 800167a:	4603      	mov	r3, r0
 800167c:	f003 0301 	and.w	r3, r3, #1
 8001680:	b2d9      	uxtb	r1, r3
 8001682:	4a3e      	ldr	r2, [pc, #248]	; (800177c <readall_inputs+0x368>)
 8001684:	7813      	ldrb	r3, [r2, #0]
 8001686:	f361 03c3 	bfi	r3, r1, #3, #1
 800168a:	7013      	strb	r3, [r2, #0]
	komfort_in.BC_Up_In = HAL_GPIO_ReadPin(BC_UP_IN_GPIO_Port, BC_UP_IN_Pin);					// Boardcomputer Rauf Eingang, Steuerung Motorsteuergeraet oder Kombiinstrument
 800168c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001690:	4837      	ldr	r0, [pc, #220]	; (8001770 <readall_inputs+0x35c>)
 8001692:	f004 fa7b 	bl	8005b8c <HAL_GPIO_ReadPin>
 8001696:	4603      	mov	r3, r0
 8001698:	f003 0301 	and.w	r3, r3, #1
 800169c:	b2d9      	uxtb	r1, r3
 800169e:	4a37      	ldr	r2, [pc, #220]	; (800177c <readall_inputs+0x368>)
 80016a0:	7813      	ldrb	r3, [r2, #0]
 80016a2:	f361 1304 	bfi	r3, r1, #4, #1
 80016a6:	7013      	strb	r3, [r2, #0]
	komfort_in.BC_Down_In = HAL_GPIO_ReadPin(BC_DOWN_IN_GPIO_Port, BC_DOWN_IN_Pin);				// Boardcomputer Runter Eingang, Steuerung Motorsteuergeraet oder Kombiinstrument
 80016a8:	2110      	movs	r1, #16
 80016aa:	482c      	ldr	r0, [pc, #176]	; (800175c <readall_inputs+0x348>)
 80016ac:	f004 fa6e 	bl	8005b8c <HAL_GPIO_ReadPin>
 80016b0:	4603      	mov	r3, r0
 80016b2:	f003 0301 	and.w	r3, r3, #1
 80016b6:	b2d9      	uxtb	r1, r3
 80016b8:	4a30      	ldr	r2, [pc, #192]	; (800177c <readall_inputs+0x368>)
 80016ba:	7813      	ldrb	r3, [r2, #0]
 80016bc:	f361 1345 	bfi	r3, r1, #5, #1
 80016c0:	7013      	strb	r3, [r2, #0]
	komfort_in.BamoIn1 = HAL_GPIO_ReadPin(BAMOCAR_IN1_GPIO_Port, BAMOCAR_IN1_Pin);				// Eingang Bamocar 1
 80016c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016c6:	4828      	ldr	r0, [pc, #160]	; (8001768 <readall_inputs+0x354>)
 80016c8:	f004 fa60 	bl	8005b8c <HAL_GPIO_ReadPin>
 80016cc:	4603      	mov	r3, r0
 80016ce:	f003 0301 	and.w	r3, r3, #1
 80016d2:	b2d9      	uxtb	r1, r3
 80016d4:	4a29      	ldr	r2, [pc, #164]	; (800177c <readall_inputs+0x368>)
 80016d6:	7813      	ldrb	r3, [r2, #0]
 80016d8:	f361 1386 	bfi	r3, r1, #6, #1
 80016dc:	7013      	strb	r3, [r2, #0]
	komfort_in.BamoIn2 = HAL_GPIO_ReadPin(BAMOCAR_IN2_GPIO_Port, BAMOCAR_IN2_Pin);				// Eingang Bamocar 2
 80016de:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016e2:	4825      	ldr	r0, [pc, #148]	; (8001778 <readall_inputs+0x364>)
 80016e4:	f004 fa52 	bl	8005b8c <HAL_GPIO_ReadPin>
 80016e8:	4603      	mov	r3, r0
 80016ea:	f003 0301 	and.w	r3, r3, #1
 80016ee:	b2d9      	uxtb	r1, r3
 80016f0:	4a22      	ldr	r2, [pc, #136]	; (800177c <readall_inputs+0x368>)
 80016f2:	7813      	ldrb	r3, [r2, #0]
 80016f4:	f361 13c7 	bfi	r3, r1, #7, #1
 80016f8:	7013      	strb	r3, [r2, #0]
	komfort_in.Enter = HAL_GPIO_ReadPin(ENTER_GPIO_Port, ENTER_Pin);							// Encoder Taster Enter Eingang Mittelconsole
 80016fa:	2180      	movs	r1, #128	; 0x80
 80016fc:	4820      	ldr	r0, [pc, #128]	; (8001780 <readall_inputs+0x36c>)
 80016fe:	f004 fa45 	bl	8005b8c <HAL_GPIO_ReadPin>
 8001702:	4603      	mov	r3, r0
 8001704:	f003 0301 	and.w	r3, r3, #1
 8001708:	b2d9      	uxtb	r1, r3
 800170a:	4a1c      	ldr	r2, [pc, #112]	; (800177c <readall_inputs+0x368>)
 800170c:	7853      	ldrb	r3, [r2, #1]
 800170e:	f361 0300 	bfi	r3, r1, #0, #1
 8001712:	7053      	strb	r3, [r2, #1]
	komfort_in.OutA = HAL_GPIO_ReadPin(OUTA_GPIO_Port, OUTA_Pin);								// Encoder OUTA Eingang Mittelconsole
 8001714:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001718:	4815      	ldr	r0, [pc, #84]	; (8001770 <readall_inputs+0x35c>)
 800171a:	f004 fa37 	bl	8005b8c <HAL_GPIO_ReadPin>
 800171e:	4603      	mov	r3, r0
 8001720:	f003 0301 	and.w	r3, r3, #1
 8001724:	b2d9      	uxtb	r1, r3
 8001726:	4a15      	ldr	r2, [pc, #84]	; (800177c <readall_inputs+0x368>)
 8001728:	7853      	ldrb	r3, [r2, #1]
 800172a:	f361 0341 	bfi	r3, r1, #1, #1
 800172e:	7053      	strb	r3, [r2, #1]
	komfort_in.OutB = HAL_GPIO_ReadPin(OUTB_GPIO_Port, OUTB_Pin);								// Encoder OUTB Eingang Mittelconsole
 8001730:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001734:	480e      	ldr	r0, [pc, #56]	; (8001770 <readall_inputs+0x35c>)
 8001736:	f004 fa29 	bl	8005b8c <HAL_GPIO_ReadPin>
 800173a:	4603      	mov	r3, r0
 800173c:	f003 0301 	and.w	r3, r3, #1
 8001740:	b2d9      	uxtb	r1, r3
 8001742:	4a0e      	ldr	r2, [pc, #56]	; (800177c <readall_inputs+0x368>)
 8001744:	7853      	ldrb	r3, [r2, #1]
 8001746:	f361 0382 	bfi	r3, r1, #2, #1
 800174a:	7053      	strb	r3, [r2, #1]
	komfort_in.GRA1 = HAL_GPIO_ReadPin(GRA1_GPIO_Port, GRA1_Pin);								// Tempomat 1 Eingang
 800174c:	2120      	movs	r1, #32
 800174e:	4807      	ldr	r0, [pc, #28]	; (800176c <readall_inputs+0x358>)
 8001750:	f004 fa1c 	bl	8005b8c <HAL_GPIO_ReadPin>
 8001754:	4603      	mov	r3, r0
 8001756:	e015      	b.n	8001784 <readall_inputs+0x370>
 8001758:	0800908c 	.word	0x0800908c
 800175c:	40021000 	.word	0x40021000
 8001760:	2000003c 	.word	0x2000003c
 8001764:	40021400 	.word	0x40021400
 8001768:	40020c00 	.word	0x40020c00
 800176c:	40021800 	.word	0x40021800
 8001770:	40020000 	.word	0x40020000
 8001774:	20000040 	.word	0x20000040
 8001778:	40020400 	.word	0x40020400
 800177c:	20000044 	.word	0x20000044
 8001780:	40020800 	.word	0x40020800
 8001784:	f003 0301 	and.w	r3, r3, #1
 8001788:	b2d9      	uxtb	r1, r3
 800178a:	4a30      	ldr	r2, [pc, #192]	; (800184c <readall_inputs+0x438>)
 800178c:	7853      	ldrb	r3, [r2, #1]
 800178e:	f361 03c3 	bfi	r3, r1, #3, #1
 8001792:	7053      	strb	r3, [r2, #1]
	komfort_in.GRA2 = HAL_GPIO_ReadPin(GRA2_GPIO_Port, GRA2_Pin);								// Tempomat 2 Eingang
 8001794:	2140      	movs	r1, #64	; 0x40
 8001796:	482e      	ldr	r0, [pc, #184]	; (8001850 <readall_inputs+0x43c>)
 8001798:	f004 f9f8 	bl	8005b8c <HAL_GPIO_ReadPin>
 800179c:	4603      	mov	r3, r0
 800179e:	f003 0301 	and.w	r3, r3, #1
 80017a2:	b2d9      	uxtb	r1, r3
 80017a4:	4a29      	ldr	r2, [pc, #164]	; (800184c <readall_inputs+0x438>)
 80017a6:	7853      	ldrb	r3, [r2, #1]
 80017a8:	f361 1304 	bfi	r3, r1, #4, #1
 80017ac:	7053      	strb	r3, [r2, #1]
	komfort_in.GRA3 = HAL_GPIO_ReadPin(GRA3_GPIO_Port, GRA3_Pin);								// Tempomat 3 Eingang
 80017ae:	2180      	movs	r1, #128	; 0x80
 80017b0:	4827      	ldr	r0, [pc, #156]	; (8001850 <readall_inputs+0x43c>)
 80017b2:	f004 f9eb 	bl	8005b8c <HAL_GPIO_ReadPin>
 80017b6:	4603      	mov	r3, r0
 80017b8:	f003 0301 	and.w	r3, r3, #1
 80017bc:	b2d9      	uxtb	r1, r3
 80017be:	4a23      	ldr	r2, [pc, #140]	; (800184c <readall_inputs+0x438>)
 80017c0:	7853      	ldrb	r3, [r2, #1]
 80017c2:	f361 1345 	bfi	r3, r1, #5, #1
 80017c6:	7053      	strb	r3, [r2, #1]
	komfort_in.GRA4 = HAL_GPIO_ReadPin(GRA4_GPIO_Port, GRA4_Pin);								// Tempomat 4 Eingang
 80017c8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80017cc:	4820      	ldr	r0, [pc, #128]	; (8001850 <readall_inputs+0x43c>)
 80017ce:	f004 f9dd 	bl	8005b8c <HAL_GPIO_ReadPin>
 80017d2:	4603      	mov	r3, r0
 80017d4:	f003 0301 	and.w	r3, r3, #1
 80017d8:	b2d9      	uxtb	r1, r3
 80017da:	4a1c      	ldr	r2, [pc, #112]	; (800184c <readall_inputs+0x438>)
 80017dc:	7853      	ldrb	r3, [r2, #1]
 80017de:	f361 1386 	bfi	r3, r1, #6, #1
 80017e2:	7053      	strb	r3, [r2, #1]
	komfort_in.Durchfluss = HAL_GPIO_ReadPin(DURCHFLUSS_GPIO_Port, DURCHFLUSS_Pin);				// Durchflusssensor Eingang
 80017e4:	2120      	movs	r1, #32
 80017e6:	481b      	ldr	r0, [pc, #108]	; (8001854 <readall_inputs+0x440>)
 80017e8:	f004 f9d0 	bl	8005b8c <HAL_GPIO_ReadPin>
 80017ec:	4603      	mov	r3, r0
 80017ee:	f003 0301 	and.w	r3, r3, #1
 80017f2:	b2d9      	uxtb	r1, r3
 80017f4:	4a15      	ldr	r2, [pc, #84]	; (800184c <readall_inputs+0x438>)
 80017f6:	7853      	ldrb	r3, [r2, #1]
 80017f8:	f361 13c7 	bfi	r3, r1, #7, #1
 80017fc:	7053      	strb	r3, [r2, #1]

#ifdef DEBUG_INPUT
	ITM_SendString("Eingaenge gelesen.\n");
 80017fe:	4816      	ldr	r0, [pc, #88]	; (8001858 <readall_inputs+0x444>)
 8001800:	f7ff fdcc 	bl	800139c <ITM_SendString>
	ITM_SendString("system_in:\t");
 8001804:	4815      	ldr	r0, [pc, #84]	; (800185c <readall_inputs+0x448>)
 8001806:	f7ff fdc9 	bl	800139c <ITM_SendString>
	ITM_SendNumber(system_in.systeminput);
 800180a:	4b15      	ldr	r3, [pc, #84]	; (8001860 <readall_inputs+0x44c>)
 800180c:	881b      	ldrh	r3, [r3, #0]
 800180e:	4618      	mov	r0, r3
 8001810:	f7ff fdce 	bl	80013b0 <ITM_SendNumber>
	ITM_SendChar('\n');
 8001814:	200a      	movs	r0, #10
 8001816:	f7ff fdd5 	bl	80013c4 <ITM_SendChar>
	ITM_SendString("sdc_in:\t");
 800181a:	4812      	ldr	r0, [pc, #72]	; (8001864 <readall_inputs+0x450>)
 800181c:	f7ff fdbe 	bl	800139c <ITM_SendString>
	ITM_SendNumber(sdc_in.sdcinput);
 8001820:	4b11      	ldr	r3, [pc, #68]	; (8001868 <readall_inputs+0x454>)
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	4618      	mov	r0, r3
 8001826:	f7ff fdc3 	bl	80013b0 <ITM_SendNumber>
	ITM_SendChar('\n');
 800182a:	200a      	movs	r0, #10
 800182c:	f7ff fdca 	bl	80013c4 <ITM_SendChar>
	ITM_SendString("komfort_in:\t");
 8001830:	480e      	ldr	r0, [pc, #56]	; (800186c <readall_inputs+0x458>)
 8001832:	f7ff fdb3 	bl	800139c <ITM_SendString>
	ITM_SendNumber(komfort_in.komfortinput);
 8001836:	4b05      	ldr	r3, [pc, #20]	; (800184c <readall_inputs+0x438>)
 8001838:	881b      	ldrh	r3, [r3, #0]
 800183a:	4618      	mov	r0, r3
 800183c:	f7ff fdb8 	bl	80013b0 <ITM_SendNumber>
	ITM_SendChar('\n');
 8001840:	200a      	movs	r0, #10
 8001842:	f7ff fdbf 	bl	80013c4 <ITM_SendChar>
#endif
}
 8001846:	bf00      	nop
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	20000044 	.word	0x20000044
 8001850:	40021800 	.word	0x40021800
 8001854:	40021000 	.word	0x40021000
 8001858:	080090a0 	.word	0x080090a0
 800185c:	080090b4 	.word	0x080090b4
 8001860:	2000003c 	.word	0x2000003c
 8001864:	080090c0 	.word	0x080090c0
 8001868:	20000040 	.word	0x20000040
 800186c:	080090cc 	.word	0x080090cc

08001870 <readAnlasser>:
//----------------------------------------------------------------------

// Anlasser einlesen, Wert in Variable speichern, bis KL15 abfaellt
//----------------------------------------------------------------------
void readAnlasser(void)
{
 8001870:	b480      	push	{r7}
 8001872:	af00      	add	r7, sp, #0
	if (system_in.Anlasser != 1)
 8001874:	4b12      	ldr	r3, [pc, #72]	; (80018c0 <readAnlasser+0x50>)
 8001876:	781b      	ldrb	r3, [r3, #0]
 8001878:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800187c:	b2db      	uxtb	r3, r3
 800187e:	2b00      	cmp	r3, #0
 8001880:	d105      	bne.n	800188e <readAnlasser+0x1e>
	{
		sdc_in.Anlasser = 1;
 8001882:	4a10      	ldr	r2, [pc, #64]	; (80018c4 <readAnlasser+0x54>)
 8001884:	7813      	ldrb	r3, [r2, #0]
 8001886:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800188a:	7013      	strb	r3, [r2, #0]
	}
	else if ((sdc_in.Anlasser == 1) && (system_in.KL15 == 1))
	{
		sdc_in.Anlasser = 0;
	}
}
 800188c:	e012      	b.n	80018b4 <readAnlasser+0x44>
	else if ((sdc_in.Anlasser == 1) && (system_in.KL15 == 1))
 800188e:	4b0d      	ldr	r3, [pc, #52]	; (80018c4 <readAnlasser+0x54>)
 8001890:	781b      	ldrb	r3, [r3, #0]
 8001892:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001896:	b2db      	uxtb	r3, r3
 8001898:	2b00      	cmp	r3, #0
 800189a:	d00b      	beq.n	80018b4 <readAnlasser+0x44>
 800189c:	4b08      	ldr	r3, [pc, #32]	; (80018c0 <readAnlasser+0x50>)
 800189e:	785b      	ldrb	r3, [r3, #1]
 80018a0:	f003 0301 	and.w	r3, r3, #1
 80018a4:	b2db      	uxtb	r3, r3
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d004      	beq.n	80018b4 <readAnlasser+0x44>
		sdc_in.Anlasser = 0;
 80018aa:	4a06      	ldr	r2, [pc, #24]	; (80018c4 <readAnlasser+0x54>)
 80018ac:	7813      	ldrb	r3, [r2, #0]
 80018ae:	f36f 1386 	bfc	r3, #6, #1
 80018b2:	7013      	strb	r3, [r2, #0]
}
 80018b4:	bf00      	nop
 80018b6:	46bd      	mov	sp, r7
 80018b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018bc:	4770      	bx	lr
 80018be:	bf00      	nop
 80018c0:	2000003c 	.word	0x2000003c
 80018c4:	20000040 	.word	0x20000040

080018c8 <millis>:
//----------------------------------------------------------------------
#include "millis.h"
//----------------------------------------------------------------------

uint32_t millis(void)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 80018cc:	f002 faea 	bl	8003ea4 <HAL_GetTick>
 80018d0:	4603      	mov	r3, r0
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	bd80      	pop	{r7, pc}

080018d6 <ITM_SendChar>:
{
 80018d6:	b480      	push	{r7}
 80018d8:	b083      	sub	sp, #12
 80018da:	af00      	add	r7, sp, #0
 80018dc:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80018de:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80018e2:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80018e6:	f003 0301 	and.w	r3, r3, #1
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d013      	beq.n	8001916 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80018ee:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80018f2:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80018f6:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d00b      	beq.n	8001916 <ITM_SendChar+0x40>
    while (ITM->PORT[0U].u32 == 0UL)
 80018fe:	e000      	b.n	8001902 <ITM_SendChar+0x2c>
      __NOP();
 8001900:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001902:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d0f9      	beq.n	8001900 <ITM_SendChar+0x2a>
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800190c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001910:	687a      	ldr	r2, [r7, #4]
 8001912:	b2d2      	uxtb	r2, r2
 8001914:	701a      	strb	r2, [r3, #0]
  return (ch);
 8001916:	687b      	ldr	r3, [r7, #4]
}
 8001918:	4618      	mov	r0, r3
 800191a:	370c      	adds	r7, #12
 800191c:	46bd      	mov	sp, r7
 800191e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001922:	4770      	bx	lr

08001924 <writeall_outputs>:
//----------------------------------------------------------------------

// Schreibe alle Ausgaenge auf default Werte
//----------------------------------------------------------------------
void writeall_outputs(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	af00      	add	r7, sp, #0
	// Schreibe System Ausgaenge
	HAL_GPIO_WritePin(J317_GPIO_Port, J317_Pin, system_out.J317);									// Hauptrelais KL15
 8001928:	4bc5      	ldr	r3, [pc, #788]	; (8001c40 <writeall_outputs+0x31c>)
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001930:	b2db      	uxtb	r3, r3
 8001932:	461a      	mov	r2, r3
 8001934:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001938:	48c2      	ldr	r0, [pc, #776]	; (8001c44 <writeall_outputs+0x320>)
 800193a:	f004 f93f 	bl	8005bbc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(F54_GPIO_Port, F54_Pin, system_out.F54);										// Thermoschalter Kuehlmittel, Luefter
 800193e:	4bc0      	ldr	r3, [pc, #768]	; (8001c40 <writeall_outputs+0x31c>)
 8001940:	781b      	ldrb	r3, [r3, #0]
 8001942:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001946:	b2db      	uxtb	r3, r3
 8001948:	461a      	mov	r2, r3
 800194a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800194e:	48be      	ldr	r0, [pc, #760]	; (8001c48 <writeall_outputs+0x324>)
 8001950:	f004 f934 	bl	8005bbc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(F18_GPIO_Port, F18_Pin, system_out.F18);										// Thermoschalter Kuehlmittel, Luefter
 8001954:	4bba      	ldr	r3, [pc, #744]	; (8001c40 <writeall_outputs+0x31c>)
 8001956:	781b      	ldrb	r3, [r3, #0]
 8001958:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800195c:	b2db      	uxtb	r3, r3
 800195e:	461a      	mov	r2, r3
 8001960:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001964:	48b8      	ldr	r0, [pc, #736]	; (8001c48 <writeall_outputs+0x324>)
 8001966:	f004 f929 	bl	8005bbc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DCDC_ENABLE_GPIO_Port, DCDC_ENABLE_Pin, system_out.DCDC_Enable);				// DCDC-Wandler
 800196a:	4bb5      	ldr	r3, [pc, #724]	; (8001c40 <writeall_outputs+0x31c>)
 800196c:	781b      	ldrb	r3, [r3, #0]
 800196e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8001972:	b2db      	uxtb	r3, r3
 8001974:	461a      	mov	r2, r3
 8001976:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800197a:	48b2      	ldr	r0, [pc, #712]	; (8001c44 <writeall_outputs+0x320>)
 800197c:	f004 f91e 	bl	8005bbc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GLUEHKERZEN_GPIO_Port, GLUEHKERZEN_Pin, system_out.Gluehkerzen);				// Gluehkerzenrelais J52
 8001980:	4baf      	ldr	r3, [pc, #700]	; (8001c40 <writeall_outputs+0x31c>)
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001988:	b2db      	uxtb	r3, r3
 800198a:	461a      	mov	r2, r3
 800198c:	2180      	movs	r1, #128	; 0x80
 800198e:	48af      	ldr	r0, [pc, #700]	; (8001c4c <writeall_outputs+0x328>)
 8001990:	f004 f914 	bl	8005bbc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MOTOR_SDC_OUT_GPIO_Port, MOTOR_SDC_OUT_Pin, system_out.MotorSDC);				// Shutdown-Circuit Motorsteuergeraet
 8001994:	4baa      	ldr	r3, [pc, #680]	; (8001c40 <writeall_outputs+0x31c>)
 8001996:	781b      	ldrb	r3, [r3, #0]
 8001998:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800199c:	b2db      	uxtb	r3, r3
 800199e:	461a      	mov	r2, r3
 80019a0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80019a4:	48a9      	ldr	r0, [pc, #676]	; (8001c4c <writeall_outputs+0x328>)
 80019a6:	f004 f909 	bl	8005bbc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(KLIMA_OUT_GPIO_Port, KLIMA_OUT_Pin, system_out.Klima);						// Klimaanlage
 80019aa:	4ba5      	ldr	r3, [pc, #660]	; (8001c40 <writeall_outputs+0x31c>)
 80019ac:	781b      	ldrb	r3, [r3, #0]
 80019ae:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80019b2:	b2db      	uxtb	r3, r3
 80019b4:	461a      	mov	r2, r3
 80019b6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80019ba:	48a3      	ldr	r0, [pc, #652]	; (8001c48 <writeall_outputs+0x324>)
 80019bc:	f004 f8fe 	bl	8005bbc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(POWER_ON_GPIO_Port, POWER_ON_Pin, system_out.Power_On);						// Selbsthaltung DCDC-Wandler Motorsteuergeraet
 80019c0:	4b9f      	ldr	r3, [pc, #636]	; (8001c40 <writeall_outputs+0x31c>)
 80019c2:	781b      	ldrb	r3, [r3, #0]
 80019c4:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80019c8:	b2db      	uxtb	r3, r3
 80019ca:	461a      	mov	r2, r3
 80019cc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80019d0:	489f      	ldr	r0, [pc, #636]	; (8001c50 <writeall_outputs+0x32c>)
 80019d2:	f004 f8f3 	bl	8005bbc <HAL_GPIO_WritePin>

	// Schreibe Hochstromfaehige Ausgaenge
	HAL_GPIO_WritePin(DIGITAL1_GPIO_Port, DIGITAL1_Pin, highcurrent_out.Digital1);					// Digitaler Ausgang 1
 80019d6:	4b9f      	ldr	r3, [pc, #636]	; (8001c54 <writeall_outputs+0x330>)
 80019d8:	781b      	ldrb	r3, [r3, #0]
 80019da:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80019de:	b2db      	uxtb	r3, r3
 80019e0:	461a      	mov	r2, r3
 80019e2:	2104      	movs	r1, #4
 80019e4:	4899      	ldr	r0, [pc, #612]	; (8001c4c <writeall_outputs+0x328>)
 80019e6:	f004 f8e9 	bl	8005bbc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DIGITAL2_GPIO_Port, DIGITAL2_Pin, highcurrent_out.Digital2);					// Digitaler Ausgang 2
 80019ea:	4b9a      	ldr	r3, [pc, #616]	; (8001c54 <writeall_outputs+0x330>)
 80019ec:	781b      	ldrb	r3, [r3, #0]
 80019ee:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80019f2:	b2db      	uxtb	r3, r3
 80019f4:	461a      	mov	r2, r3
 80019f6:	2102      	movs	r1, #2
 80019f8:	4894      	ldr	r0, [pc, #592]	; (8001c4c <writeall_outputs+0x328>)
 80019fa:	f004 f8df 	bl	8005bbc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PUMPE_BREMSE_GPIO_Port, PUMPE_BREMSE_Pin, highcurrent_out.Pumpe_Bremse);		// Ausgang Unterdruckpumpe Bremse
 80019fe:	4b95      	ldr	r3, [pc, #596]	; (8001c54 <writeall_outputs+0x330>)
 8001a00:	781b      	ldrb	r3, [r3, #0]
 8001a02:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8001a06:	b2db      	uxtb	r3, r3
 8001a08:	461a      	mov	r2, r3
 8001a0a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001a0e:	4892      	ldr	r0, [pc, #584]	; (8001c58 <writeall_outputs+0x334>)
 8001a10:	f004 f8d4 	bl	8005bbc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PUMPE_KUEHLUNG_GPIO_Port, PUMPE_KUEHLUNG_Pin, highcurrent_out.Pumpe_Kuhlung);	// Ausgang Pumpe Kuehlkreislauf
 8001a14:	4b8f      	ldr	r3, [pc, #572]	; (8001c54 <writeall_outputs+0x330>)
 8001a16:	781b      	ldrb	r3, [r3, #0]
 8001a18:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8001a1c:	b2db      	uxtb	r3, r3
 8001a1e:	461a      	mov	r2, r3
 8001a20:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a24:	488c      	ldr	r0, [pc, #560]	; (8001c58 <writeall_outputs+0x334>)
 8001a26:	f004 f8c9 	bl	8005bbc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(FAN1_GPIO_Port, FAN1_Pin, highcurrent_out.Fan1);								// Ausgang Luefter Kuehlergrill 1
 8001a2a:	4b8a      	ldr	r3, [pc, #552]	; (8001c54 <writeall_outputs+0x330>)
 8001a2c:	781b      	ldrb	r3, [r3, #0]
 8001a2e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001a32:	b2db      	uxtb	r3, r3
 8001a34:	461a      	mov	r2, r3
 8001a36:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001a3a:	4887      	ldr	r0, [pc, #540]	; (8001c58 <writeall_outputs+0x334>)
 8001a3c:	f004 f8be 	bl	8005bbc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(FAN2_GPIO_Port, FAN2_Pin, highcurrent_out.Fan2);								// Ausgang Luefter Kuehlergrill 2
 8001a40:	4b84      	ldr	r3, [pc, #528]	; (8001c54 <writeall_outputs+0x330>)
 8001a42:	781b      	ldrb	r3, [r3, #0]
 8001a44:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8001a48:	b2db      	uxtb	r3, r3
 8001a4a:	461a      	mov	r2, r3
 8001a4c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001a50:	4881      	ldr	r0, [pc, #516]	; (8001c58 <writeall_outputs+0x334>)
 8001a52:	f004 f8b3 	bl	8005bbc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(HEATER1_GPIO_Port, HEATER1_Pin, highcurrent_out.Heater1);						// Ausgang Heizung 1
 8001a56:	4b7f      	ldr	r3, [pc, #508]	; (8001c54 <writeall_outputs+0x330>)
 8001a58:	781b      	ldrb	r3, [r3, #0]
 8001a5a:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8001a5e:	b2db      	uxtb	r3, r3
 8001a60:	461a      	mov	r2, r3
 8001a62:	2101      	movs	r1, #1
 8001a64:	4879      	ldr	r0, [pc, #484]	; (8001c4c <writeall_outputs+0x328>)
 8001a66:	f004 f8a9 	bl	8005bbc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(HEATER2_GPIO_Port, HEATER2_Pin, highcurrent_out.Heater2);						// Ausgang Heizung 2
 8001a6a:	4b7a      	ldr	r3, [pc, #488]	; (8001c54 <writeall_outputs+0x330>)
 8001a6c:	781b      	ldrb	r3, [r3, #0]
 8001a6e:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8001a72:	b2db      	uxtb	r3, r3
 8001a74:	461a      	mov	r2, r3
 8001a76:	2110      	movs	r1, #16
 8001a78:	4873      	ldr	r0, [pc, #460]	; (8001c48 <writeall_outputs+0x324>)
 8001a7a:	f004 f89f 	bl	8005bbc <HAL_GPIO_WritePin>

	// Schreibe Leuchtdioden Ausgaenge
	HAL_GPIO_WritePin(BREMSLICHT_GPIO_Port, BREMSLICHT_Pin, leuchten_out.Bremslicht);				// Bremslichtrelais
 8001a7e:	4b77      	ldr	r3, [pc, #476]	; (8001c5c <writeall_outputs+0x338>)
 8001a80:	781b      	ldrb	r3, [r3, #0]
 8001a82:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001a86:	b2db      	uxtb	r3, r3
 8001a88:	461a      	mov	r2, r3
 8001a8a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a8e:	4874      	ldr	r0, [pc, #464]	; (8001c60 <writeall_outputs+0x33c>)
 8001a90:	f004 f894 	bl	8005bbc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RUECKFAHRLICHT_GPIO_Port, RUECKFAHRLICHT_Pin, leuchten_out.Rueckfahrlicht);	// Rueckfahrlichtrelais
 8001a94:	4b71      	ldr	r3, [pc, #452]	; (8001c5c <writeall_outputs+0x338>)
 8001a96:	781b      	ldrb	r3, [r3, #0]
 8001a98:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001a9c:	b2db      	uxtb	r3, r3
 8001a9e:	461a      	mov	r2, r3
 8001aa0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001aa4:	486e      	ldr	r0, [pc, #440]	; (8001c60 <writeall_outputs+0x33c>)
 8001aa6:	f004 f889 	bl	8005bbc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GENERATOR_LED_GPIO_Port, GENERATOR_LED_Pin, leuchten_out.Generator);			// Generator LED Kombiinstrument
 8001aaa:	4b6c      	ldr	r3, [pc, #432]	; (8001c5c <writeall_outputs+0x338>)
 8001aac:	781b      	ldrb	r3, [r3, #0]
 8001aae:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8001ab2:	b2db      	uxtb	r3, r3
 8001ab4:	461a      	mov	r2, r3
 8001ab6:	2108      	movs	r1, #8
 8001ab8:	4867      	ldr	r0, [pc, #412]	; (8001c58 <writeall_outputs+0x334>)
 8001aba:	f004 f87f 	bl	8005bbc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, leuchten_out.Buzzer);							// Buzzer
 8001abe:	4b67      	ldr	r3, [pc, #412]	; (8001c5c <writeall_outputs+0x338>)
 8001ac0:	781b      	ldrb	r3, [r3, #0]
 8001ac2:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8001ac6:	b2db      	uxtb	r3, r3
 8001ac8:	461a      	mov	r2, r3
 8001aca:	2104      	movs	r1, #4
 8001acc:	4862      	ldr	r0, [pc, #392]	; (8001c58 <writeall_outputs+0x334>)
 8001ace:	f004 f875 	bl	8005bbc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RUECKWARNUNG_GPIO_Port, RUECKWARNUNG_Pin, leuchten_out.Rueckwarn);			// Warnung Rueckfahrlicht Kombiinstrument
 8001ad2:	4b62      	ldr	r3, [pc, #392]	; (8001c5c <writeall_outputs+0x338>)
 8001ad4:	781b      	ldrb	r3, [r3, #0]
 8001ad6:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001ada:	b2db      	uxtb	r3, r3
 8001adc:	461a      	mov	r2, r3
 8001ade:	2180      	movs	r1, #128	; 0x80
 8001ae0:	485f      	ldr	r0, [pc, #380]	; (8001c60 <writeall_outputs+0x33c>)
 8001ae2:	f004 f86b 	bl	8005bbc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LADELEUCHTE_GPIO_Port, LADELEUCHTE_Pin, leuchten_out.Ladeleuchte);			// ECO LED Kombiinstrument
 8001ae6:	4b5d      	ldr	r3, [pc, #372]	; (8001c5c <writeall_outputs+0x338>)
 8001ae8:	781b      	ldrb	r3, [r3, #0]
 8001aea:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8001aee:	b2db      	uxtb	r3, r3
 8001af0:	461a      	mov	r2, r3
 8001af2:	2108      	movs	r1, #8
 8001af4:	485a      	ldr	r0, [pc, #360]	; (8001c60 <writeall_outputs+0x33c>)
 8001af6:	f004 f861 	bl	8005bbc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(WISCHWARNUNG_GPIO_Port, WISCHWARNUNG_Pin, leuchten_out.Wischwarn);			// Warnung Wischwasser Kombiinstument
 8001afa:	4b58      	ldr	r3, [pc, #352]	; (8001c5c <writeall_outputs+0x338>)
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8001b02:	b2db      	uxtb	r3, r3
 8001b04:	461a      	mov	r2, r3
 8001b06:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b0a:	4853      	ldr	r0, [pc, #332]	; (8001c58 <writeall_outputs+0x334>)
 8001b0c:	f004 f856 	bl	8005bbc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BREMSWARNUNG_GPIO_Port, BREMSWARNUNG_Pin, leuchten_out.Bremswarn);			// Warnung Bremse Kombiinstrument
 8001b10:	4b52      	ldr	r3, [pc, #328]	; (8001c5c <writeall_outputs+0x338>)
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8001b18:	b2db      	uxtb	r3, r3
 8001b1a:	461a      	mov	r2, r3
 8001b1c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001b20:	484d      	ldr	r0, [pc, #308]	; (8001c58 <writeall_outputs+0x334>)
 8001b22:	f004 f84b 	bl	8005bbc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OELDRUCK_GPIO_Port, OELDRUCK_Pin, leuchten_out.Oeldruck);						// Warnung Oelstand Kombiinstument
 8001b26:	4b4d      	ldr	r3, [pc, #308]	; (8001c5c <writeall_outputs+0x338>)
 8001b28:	785b      	ldrb	r3, [r3, #1]
 8001b2a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001b2e:	b2db      	uxtb	r3, r3
 8001b30:	461a      	mov	r2, r3
 8001b32:	2104      	movs	r1, #4
 8001b34:	4843      	ldr	r0, [pc, #268]	; (8001c44 <writeall_outputs+0x320>)
 8001b36:	f004 f841 	bl	8005bbc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(NIVEAU_OUT_GPIO_Port, NIVEAU_OUT_Pin, leuchten_out.Niveau);					// Niveauregulierung LED Kombiinstrument
 8001b3a:	4b48      	ldr	r3, [pc, #288]	; (8001c5c <writeall_outputs+0x338>)
 8001b3c:	785b      	ldrb	r3, [r3, #1]
 8001b3e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001b42:	b2db      	uxtb	r3, r3
 8001b44:	461a      	mov	r2, r3
 8001b46:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001b4a:	4845      	ldr	r0, [pc, #276]	; (8001c60 <writeall_outputs+0x33c>)
 8001b4c:	f004 f836 	bl	8005bbc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ANHAENGER_GPIO_Port, ANHAENGER_Pin, leuchten_out.Anhaenger);					// Anhaenger LED Kombiinstrument
 8001b50:	4b42      	ldr	r3, [pc, #264]	; (8001c5c <writeall_outputs+0x338>)
 8001b52:	785b      	ldrb	r3, [r3, #1]
 8001b54:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8001b58:	b2db      	uxtb	r3, r3
 8001b5a:	461a      	mov	r2, r3
 8001b5c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b60:	483f      	ldr	r0, [pc, #252]	; (8001c60 <writeall_outputs+0x33c>)
 8001b62:	f004 f82b 	bl	8005bbc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, leuchten_out.RedLed);							// Rote LED Platine
 8001b66:	4b3d      	ldr	r3, [pc, #244]	; (8001c5c <writeall_outputs+0x338>)
 8001b68:	785b      	ldrb	r3, [r3, #1]
 8001b6a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8001b6e:	b2db      	uxtb	r3, r3
 8001b70:	461a      	mov	r2, r3
 8001b72:	2104      	movs	r1, #4
 8001b74:	4834      	ldr	r0, [pc, #208]	; (8001c48 <writeall_outputs+0x324>)
 8001b76:	f004 f821 	bl	8005bbc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, leuchten_out.GreenLed);					// Gruene LED Platine
 8001b7a:	4b38      	ldr	r3, [pc, #224]	; (8001c5c <writeall_outputs+0x338>)
 8001b7c:	785b      	ldrb	r3, [r3, #1]
 8001b7e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001b82:	b2db      	uxtb	r3, r3
 8001b84:	461a      	mov	r2, r3
 8001b86:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b8a:	482f      	ldr	r0, [pc, #188]	; (8001c48 <writeall_outputs+0x324>)
 8001b8c:	f004 f816 	bl	8005bbc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, leuchten_out.BlueLed);						// Blaue LED Platine
 8001b90:	4b32      	ldr	r3, [pc, #200]	; (8001c5c <writeall_outputs+0x338>)
 8001b92:	785b      	ldrb	r3, [r3, #1]
 8001b94:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8001b98:	b2db      	uxtb	r3, r3
 8001b9a:	461a      	mov	r2, r3
 8001b9c:	2180      	movs	r1, #128	; 0x80
 8001b9e:	482a      	ldr	r0, [pc, #168]	; (8001c48 <writeall_outputs+0x324>)
 8001ba0:	f004 f80c 	bl	8005bbc <HAL_GPIO_WritePin>

	// Schreibe Komfortausgaenge
	HAL_GPIO_WritePin(BC_RESET_OUT_GPIO_Port, BC_RESET_OUT_Pin, komfort_out.BC_Rst_Out);			// Boardcomputer Reset Ausgang, Steuerung Kombiinstrument
 8001ba4:	4b2f      	ldr	r3, [pc, #188]	; (8001c64 <writeall_outputs+0x340>)
 8001ba6:	781b      	ldrb	r3, [r3, #0]
 8001ba8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001bac:	b2db      	uxtb	r3, r3
 8001bae:	461a      	mov	r2, r3
 8001bb0:	2120      	movs	r1, #32
 8001bb2:	4824      	ldr	r0, [pc, #144]	; (8001c44 <writeall_outputs+0x320>)
 8001bb4:	f004 f802 	bl	8005bbc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BC_UP_OUT_GPIO_Port, BC_UP_OUT_Pin, komfort_out.BC_Up_Out);					// Boardcomputer Rauf Ausgang, Steuerung Kombiinstrument
 8001bb8:	4b2a      	ldr	r3, [pc, #168]	; (8001c64 <writeall_outputs+0x340>)
 8001bba:	781b      	ldrb	r3, [r3, #0]
 8001bbc:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001bc0:	b2db      	uxtb	r3, r3
 8001bc2:	461a      	mov	r2, r3
 8001bc4:	2110      	movs	r1, #16
 8001bc6:	481f      	ldr	r0, [pc, #124]	; (8001c44 <writeall_outputs+0x320>)
 8001bc8:	f003 fff8 	bl	8005bbc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BC_DOWN_OUT_GPIO_Port, BC_DOWN_OUT_Pin, komfort_out.BC_Down_Out);				// Boardcomputer Runter Ausgang, Steuerung Kombiinstrument
 8001bcc:	4b25      	ldr	r3, [pc, #148]	; (8001c64 <writeall_outputs+0x340>)
 8001bce:	781b      	ldrb	r3, [r3, #0]
 8001bd0:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8001bd4:	b2db      	uxtb	r3, r3
 8001bd6:	461a      	mov	r2, r3
 8001bd8:	2108      	movs	r1, #8
 8001bda:	481a      	ldr	r0, [pc, #104]	; (8001c44 <writeall_outputs+0x320>)
 8001bdc:	f003 ffee 	bl	8005bbc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BAMOCAR_OUT1_GPIO_Port, BAMOCAR_OUT1_Pin, komfort_out.BamoOut1);				// Ausgang Bamocar 1
 8001be0:	4b20      	ldr	r3, [pc, #128]	; (8001c64 <writeall_outputs+0x340>)
 8001be2:	781b      	ldrb	r3, [r3, #0]
 8001be4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8001be8:	b2db      	uxtb	r3, r3
 8001bea:	461a      	mov	r2, r3
 8001bec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001bf0:	4814      	ldr	r0, [pc, #80]	; (8001c44 <writeall_outputs+0x320>)
 8001bf2:	f003 ffe3 	bl	8005bbc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BAMOCAR_OUT2_GPIO_Port, BAMOCAR_OUT2_Pin, komfort_out.BamoOut2);				// Ausgang Bamocar 2
 8001bf6:	4b1b      	ldr	r3, [pc, #108]	; (8001c64 <writeall_outputs+0x340>)
 8001bf8:	781b      	ldrb	r3, [r3, #0]
 8001bfa:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001bfe:	b2db      	uxtb	r3, r3
 8001c00:	461a      	mov	r2, r3
 8001c02:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c06:	480f      	ldr	r0, [pc, #60]	; (8001c44 <writeall_outputs+0x320>)
 8001c08:	f003 ffd8 	bl	8005bbc <HAL_GPIO_WritePin>

#ifdef DEBUG_OUTPUT
	ITM_SendString("Ausgaenge gesetzt.\n");
 8001c0c:	4816      	ldr	r0, [pc, #88]	; (8001c68 <writeall_outputs+0x344>)
 8001c0e:	f7ff fbc5 	bl	800139c <ITM_SendString>
	ITM_SendString("system_out:\t");
 8001c12:	4816      	ldr	r0, [pc, #88]	; (8001c6c <writeall_outputs+0x348>)
 8001c14:	f7ff fbc2 	bl	800139c <ITM_SendString>
	ITM_SendNumber(system_out.systemoutput);
 8001c18:	4b09      	ldr	r3, [pc, #36]	; (8001c40 <writeall_outputs+0x31c>)
 8001c1a:	781b      	ldrb	r3, [r3, #0]
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f7ff fbc7 	bl	80013b0 <ITM_SendNumber>
	ITM_SendChar('\n');
 8001c22:	200a      	movs	r0, #10
 8001c24:	f7ff fe57 	bl	80018d6 <ITM_SendChar>
	ITM_SendString("highcurrent_out:\t");
 8001c28:	4811      	ldr	r0, [pc, #68]	; (8001c70 <writeall_outputs+0x34c>)
 8001c2a:	f7ff fbb7 	bl	800139c <ITM_SendString>
	ITM_SendNumber(highcurrent_out.high_out);
 8001c2e:	4b09      	ldr	r3, [pc, #36]	; (8001c54 <writeall_outputs+0x330>)
 8001c30:	781b      	ldrb	r3, [r3, #0]
 8001c32:	4618      	mov	r0, r3
 8001c34:	f7ff fbbc 	bl	80013b0 <ITM_SendNumber>
	ITM_SendChar('\n');
 8001c38:	200a      	movs	r0, #10
 8001c3a:	f7ff fe4c 	bl	80018d6 <ITM_SendChar>
 8001c3e:	e019      	b.n	8001c74 <writeall_outputs+0x350>
 8001c40:	20000048 	.word	0x20000048
 8001c44:	40021400 	.word	0x40021400
 8001c48:	40020400 	.word	0x40020400
 8001c4c:	40021000 	.word	0x40021000
 8001c50:	40020800 	.word	0x40020800
 8001c54:	2000004c 	.word	0x2000004c
 8001c58:	40021800 	.word	0x40021800
 8001c5c:	20000050 	.word	0x20000050
 8001c60:	40020c00 	.word	0x40020c00
 8001c64:	20000054 	.word	0x20000054
 8001c68:	080090f8 	.word	0x080090f8
 8001c6c:	0800910c 	.word	0x0800910c
 8001c70:	0800911c 	.word	0x0800911c
	ITM_SendString("komfort_out:\t");
 8001c74:	480b      	ldr	r0, [pc, #44]	; (8001ca4 <writeall_outputs+0x380>)
 8001c76:	f7ff fb91 	bl	800139c <ITM_SendString>
	ITM_SendNumber(komfort_out.komfortoutput);
 8001c7a:	4b0b      	ldr	r3, [pc, #44]	; (8001ca8 <writeall_outputs+0x384>)
 8001c7c:	781b      	ldrb	r3, [r3, #0]
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f7ff fb96 	bl	80013b0 <ITM_SendNumber>
	ITM_SendChar('\n');
 8001c84:	200a      	movs	r0, #10
 8001c86:	f7ff fe26 	bl	80018d6 <ITM_SendChar>
	ITM_SendString("leuchten_out:\t");
 8001c8a:	4808      	ldr	r0, [pc, #32]	; (8001cac <writeall_outputs+0x388>)
 8001c8c:	f7ff fb86 	bl	800139c <ITM_SendString>
	ITM_SendNumber(leuchten_out.ledoutput);
 8001c90:	4b07      	ldr	r3, [pc, #28]	; (8001cb0 <writeall_outputs+0x38c>)
 8001c92:	881b      	ldrh	r3, [r3, #0]
 8001c94:	4618      	mov	r0, r3
 8001c96:	f7ff fb8b 	bl	80013b0 <ITM_SendNumber>
	ITM_SendChar('\n');
 8001c9a:	200a      	movs	r0, #10
 8001c9c:	f7ff fe1b 	bl	80018d6 <ITM_SendChar>
#endif
}
 8001ca0:	bf00      	nop
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	08009130 	.word	0x08009130
 8001ca8:	20000054 	.word	0x20000054
 8001cac:	08009140 	.word	0x08009140
 8001cb0:	20000050 	.word	0x20000050

08001cb4 <pwm_oelstand>:
//----------------------------------------------------------------------

// PWM fuer Oelstandsensor am Kombiinstrument
//----------------------------------------------------------------------
void pwm_oelstand(uint16_t time)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b082      	sub	sp, #8
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	4603      	mov	r3, r0
 8001cbc:	80fb      	strh	r3, [r7, #6]
	// Auswahl wie viele Sekunden vergangen
	switch (time)																					// Zeit wird uebergeben
 8001cbe:	88fb      	ldrh	r3, [r7, #6]
 8001cc0:	2b4b      	cmp	r3, #75	; 0x4b
 8001cc2:	d01f      	beq.n	8001d04 <pwm_oelstand+0x50>
 8001cc4:	2b4b      	cmp	r3, #75	; 0x4b
 8001cc6:	dc24      	bgt.n	8001d12 <pwm_oelstand+0x5e>
 8001cc8:	2b2d      	cmp	r3, #45	; 0x2d
 8001cca:	d014      	beq.n	8001cf6 <pwm_oelstand+0x42>
 8001ccc:	2b2d      	cmp	r3, #45	; 0x2d
 8001cce:	dc20      	bgt.n	8001d12 <pwm_oelstand+0x5e>
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d002      	beq.n	8001cda <pwm_oelstand+0x26>
 8001cd4:	2b0f      	cmp	r3, #15
 8001cd6:	d007      	beq.n	8001ce8 <pwm_oelstand+0x34>
			break;
		case 75: // 5x15 ms = 75 ms
			HAL_GPIO_WritePin(OELSTAND_TEMP_GPIO_Port, OELSTAND_TEMP_Pin, GPIO_PIN_SET);			// Bei 75ms Oelstandsensor Ausgang high
			break;
		default:
			break;
 8001cd8:	e01b      	b.n	8001d12 <pwm_oelstand+0x5e>
			HAL_GPIO_WritePin(OELSTAND_TEMP_GPIO_Port, OELSTAND_TEMP_Pin, GPIO_PIN_RESET);			// Bei 0ms Oelstandsensor Ausgang low
 8001cda:	2200      	movs	r2, #0
 8001cdc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ce0:	480e      	ldr	r0, [pc, #56]	; (8001d1c <pwm_oelstand+0x68>)
 8001ce2:	f003 ff6b 	bl	8005bbc <HAL_GPIO_WritePin>
			break;
 8001ce6:	e015      	b.n	8001d14 <pwm_oelstand+0x60>
			HAL_GPIO_WritePin(OELSTAND_TEMP_GPIO_Port, OELSTAND_TEMP_Pin, GPIO_PIN_SET);			// Bei 15ms Oelstandsensor Ausgang high
 8001ce8:	2201      	movs	r2, #1
 8001cea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001cee:	480b      	ldr	r0, [pc, #44]	; (8001d1c <pwm_oelstand+0x68>)
 8001cf0:	f003 ff64 	bl	8005bbc <HAL_GPIO_WritePin>
			break;
 8001cf4:	e00e      	b.n	8001d14 <pwm_oelstand+0x60>
			HAL_GPIO_WritePin(OELSTAND_TEMP_GPIO_Port, OELSTAND_TEMP_Pin, GPIO_PIN_RESET);			// Bei 45ms Oelstandsensor Ausgang low
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001cfc:	4807      	ldr	r0, [pc, #28]	; (8001d1c <pwm_oelstand+0x68>)
 8001cfe:	f003 ff5d 	bl	8005bbc <HAL_GPIO_WritePin>
			break;
 8001d02:	e007      	b.n	8001d14 <pwm_oelstand+0x60>
			HAL_GPIO_WritePin(OELSTAND_TEMP_GPIO_Port, OELSTAND_TEMP_Pin, GPIO_PIN_SET);			// Bei 75ms Oelstandsensor Ausgang high
 8001d04:	2201      	movs	r2, #1
 8001d06:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d0a:	4804      	ldr	r0, [pc, #16]	; (8001d1c <pwm_oelstand+0x68>)
 8001d0c:	f003 ff56 	bl	8005bbc <HAL_GPIO_WritePin>
			break;
 8001d10:	e000      	b.n	8001d14 <pwm_oelstand+0x60>
			break;
 8001d12:	bf00      	nop
	}
	// Nach 405ms wird das ganze wiederholt
}
 8001d14:	bf00      	nop
 8001d16:	3708      	adds	r7, #8
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bd80      	pop	{r7, pc}
 8001d1c:	40020000 	.word	0x40020000

08001d20 <cockpit_default>:
//----------------------------------------------------------------------

// Setze Cockpit auf default, alle Fehler OK
//----------------------------------------------------------------------
void cockpit_default(void)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	af00      	add	r7, sp, #0
	leuchten_out.Rueckwarn = 1;																		// Ruecklichtwarnung setzen
 8001d24:	4a1f      	ldr	r2, [pc, #124]	; (8001da4 <cockpit_default+0x84>)
 8001d26:	7813      	ldrb	r3, [r2, #0]
 8001d28:	f043 0310 	orr.w	r3, r3, #16
 8001d2c:	7013      	strb	r3, [r2, #0]
	leuchten_out.Wischwarn = 1;																		// Wischwasserwarnung setzen
 8001d2e:	4a1d      	ldr	r2, [pc, #116]	; (8001da4 <cockpit_default+0x84>)
 8001d30:	7813      	ldrb	r3, [r2, #0]
 8001d32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001d36:	7013      	strb	r3, [r2, #0]
	leuchten_out.Bremswarn = 1;																		// Bremslichtwarnung setzen
 8001d38:	4a1a      	ldr	r2, [pc, #104]	; (8001da4 <cockpit_default+0x84>)
 8001d3a:	7813      	ldrb	r3, [r2, #0]
 8001d3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d40:	7013      	strb	r3, [r2, #0]
	leuchten_out.Oeldruck = 1;																		// Oeldruckwarnung setzen
 8001d42:	4a18      	ldr	r2, [pc, #96]	; (8001da4 <cockpit_default+0x84>)
 8001d44:	7853      	ldrb	r3, [r2, #1]
 8001d46:	f043 0301 	orr.w	r3, r3, #1
 8001d4a:	7053      	strb	r3, [r2, #1]
	HAL_GPIO_WritePin(RUECKWARNUNG_GPIO_Port, RUECKWARNUNG_Pin, leuchten_out.Rueckwarn);			// Fehlermeldung fuer Ruecklichtwarnung einschalten
 8001d4c:	4b15      	ldr	r3, [pc, #84]	; (8001da4 <cockpit_default+0x84>)
 8001d4e:	781b      	ldrb	r3, [r3, #0]
 8001d50:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001d54:	b2db      	uxtb	r3, r3
 8001d56:	461a      	mov	r2, r3
 8001d58:	2180      	movs	r1, #128	; 0x80
 8001d5a:	4813      	ldr	r0, [pc, #76]	; (8001da8 <cockpit_default+0x88>)
 8001d5c:	f003 ff2e 	bl	8005bbc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(WISCHWARNUNG_GPIO_Port, WISCHWARNUNG_Pin, leuchten_out.Wischwarn);			// Fehlermeldung fuer Wischwasserwarnung einschalten
 8001d60:	4b10      	ldr	r3, [pc, #64]	; (8001da4 <cockpit_default+0x84>)
 8001d62:	781b      	ldrb	r3, [r3, #0]
 8001d64:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8001d68:	b2db      	uxtb	r3, r3
 8001d6a:	461a      	mov	r2, r3
 8001d6c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001d70:	480e      	ldr	r0, [pc, #56]	; (8001dac <cockpit_default+0x8c>)
 8001d72:	f003 ff23 	bl	8005bbc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BREMSWARNUNG_GPIO_Port, BREMSWARNUNG_Pin, leuchten_out.Bremswarn);			// Fehlermeldung fuer Bremslichtwarnung einschalten
 8001d76:	4b0b      	ldr	r3, [pc, #44]	; (8001da4 <cockpit_default+0x84>)
 8001d78:	781b      	ldrb	r3, [r3, #0]
 8001d7a:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8001d7e:	b2db      	uxtb	r3, r3
 8001d80:	461a      	mov	r2, r3
 8001d82:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d86:	4809      	ldr	r0, [pc, #36]	; (8001dac <cockpit_default+0x8c>)
 8001d88:	f003 ff18 	bl	8005bbc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OELDRUCK_GPIO_Port, OELDRUCK_Pin, leuchten_out.Oeldruck);						// Fehlermeldung fuer Oeldruckwarnung einschalten
 8001d8c:	4b05      	ldr	r3, [pc, #20]	; (8001da4 <cockpit_default+0x84>)
 8001d8e:	785b      	ldrb	r3, [r3, #1]
 8001d90:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001d94:	b2db      	uxtb	r3, r3
 8001d96:	461a      	mov	r2, r3
 8001d98:	2104      	movs	r1, #4
 8001d9a:	4805      	ldr	r0, [pc, #20]	; (8001db0 <cockpit_default+0x90>)
 8001d9c:	f003 ff0e 	bl	8005bbc <HAL_GPIO_WritePin>
}
 8001da0:	bf00      	nop
 8001da2:	bd80      	pop	{r7, pc}
 8001da4:	20000050 	.word	0x20000050
 8001da8:	40020c00 	.word	0x40020c00
 8001dac:	40021800 	.word	0x40021800
 8001db0:	40021400 	.word	0x40021400

08001db4 <testSDC>:
//----------------------------------------------------------------------

// Testen der Spannung am Shutdown-Circuit, Signal 1 = offen, Signal = 0 geschlossen
//----------------------------------------------------------------------
void testSDC(void)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MOTOR_SDC_OUT_GPIO_Port, MOTOR_SDC_OUT_Pin, GPIO_PIN_SET);					// Einschalten von Shutdown-Circuit zum testen
 8001db8:	2201      	movs	r2, #1
 8001dba:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001dbe:	4811      	ldr	r0, [pc, #68]	; (8001e04 <testSDC+0x50>)
 8001dc0:	f003 fefc 	bl	8005bbc <HAL_GPIO_WritePin>
	HAL_Delay(100);																					// Wartezeit zum setzen
 8001dc4:	2064      	movs	r0, #100	; 0x64
 8001dc6:	f002 f879 	bl	8003ebc <HAL_Delay>
	if (HAL_GPIO_ReadPin(SENSE_SDC_0_GPIO_Port, SENSE_SDC_0_Pin) == 1)								// Einlesen von SDC0 Eingang
 8001dca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001dce:	480d      	ldr	r0, [pc, #52]	; (8001e04 <testSDC+0x50>)
 8001dd0:	f003 fedc 	bl	8005b8c <HAL_GPIO_ReadPin>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	2b01      	cmp	r3, #1
 8001dd8:	d103      	bne.n	8001de2 <testSDC+0x2e>
	{
#ifndef DEBUG_SDC
		software_error(ERROR_SDC_SPANNUNG);															// Sollte Sicherung kaputt oder Kurzschluss, dann Fehlerausgeben
#else
#warning Das Abschalten des Softwarefehlers kann unter Umstaenden zu Beschaedigung der HW fuehren.
		software_error_debug(ERROR_SDC_SPANNUNG);													// Errorfunktion stoppt Programm nicht
 8001dda:	2003      	movs	r0, #3
 8001ddc:	f7ff fa8c 	bl	80012f8 <software_error_debug>
 8001de0:	e004      	b.n	8001dec <testSDC+0x38>
#endif
	}
	else
	{
	  	sdc_in.SDC12V = 1;																			// SDC Spannungsversorgung OK
 8001de2:	4a09      	ldr	r2, [pc, #36]	; (8001e08 <testSDC+0x54>)
 8001de4:	7813      	ldrb	r3, [r2, #0]
 8001de6:	f043 0320 	orr.w	r3, r3, #32
 8001dea:	7013      	strb	r3, [r2, #0]
	}
	HAL_Delay(100);																					// Wartezeit zum setzen
 8001dec:	2064      	movs	r0, #100	; 0x64
 8001dee:	f002 f865 	bl	8003ebc <HAL_Delay>
	HAL_GPIO_WritePin(MOTOR_SDC_OUT_GPIO_Port, MOTOR_SDC_OUT_Pin, GPIO_PIN_RESET);					// Auschalten von Shutdown-Circuit
 8001df2:	2200      	movs	r2, #0
 8001df4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001df8:	4802      	ldr	r0, [pc, #8]	; (8001e04 <testSDC+0x50>)
 8001dfa:	f003 fedf 	bl	8005bbc <HAL_GPIO_WritePin>
}
 8001dfe:	bf00      	nop
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	40021000 	.word	0x40021000
 8001e08:	20000040 	.word	0x20000040

08001e0c <readTrottle>:
//----------------------------------------------------------------------

// Gaspedal auswerten
//----------------------------------------------------------------------
uint16_t readTrottle(void)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b082      	sub	sp, #8
 8001e10:	af00      	add	r7, sp, #0
	// Variablen anlegen
	uint16_t ADC_Gas = 0;
 8001e12:	2300      	movs	r3, #0
 8001e14:	80fb      	strh	r3, [r7, #6]

	// Pruefen ob Variable Anlasser aktiv ist
	if (sdc_in.Anlasser == 1)												// Nur aktiv, wenn KL15 an und Anlasser einmal betaetigt.
 8001e16:	4b3e      	ldr	r3, [pc, #248]	; (8001f10 <readTrottle+0x104>)
 8001e18:	781b      	ldrb	r3, [r3, #0]
 8001e1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e1e:	b2db      	uxtb	r3, r3
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d070      	beq.n	8001f06 <readTrottle+0xfa>
	{
		// Gaspedal einlesen
		ADC_Gas = ADC_Gaspedal();
 8001e24:	f7fe ffc2 	bl	8000dac <ADC_Gaspedal>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	80fb      	strh	r3, [r7, #6]

		// Pruefen ob Kupplung getreten wurde
		if (system_in.Kupplung == 1)										// Wenn Kupplung nicht getreten wurde == 1
 8001e2c:	4b39      	ldr	r3, [pc, #228]	; (8001f14 <readTrottle+0x108>)
 8001e2e:	781b      	ldrb	r3, [r3, #0]
 8001e30:	f003 0310 	and.w	r3, r3, #16
 8001e34:	b2db      	uxtb	r3, r3
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d063      	beq.n	8001f02 <readTrottle+0xf6>
		{
			// Wenn Leerlauf und Kickdown aktiv Plausibilitaetsfehler
			if ((system_in.Leerlauf == 1) && (system_in.Kickdown == 1))
 8001e3a:	4b36      	ldr	r3, [pc, #216]	; (8001f14 <readTrottle+0x108>)
 8001e3c:	781b      	ldrb	r3, [r3, #0]
 8001e3e:	f003 0302 	and.w	r3, r3, #2
 8001e42:	b2db      	uxtb	r3, r3
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d00d      	beq.n	8001e64 <readTrottle+0x58>
 8001e48:	4b32      	ldr	r3, [pc, #200]	; (8001f14 <readTrottle+0x108>)
 8001e4a:	781b      	ldrb	r3, [r3, #0]
 8001e4c:	f003 0301 	and.w	r3, r3, #1
 8001e50:	b2db      	uxtb	r3, r3
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d006      	beq.n	8001e64 <readTrottle+0x58>
			{
				// Fehlermeldung auf Uart ausgeben
				uartTransmitString("Error_Gaspedal_1 Plausibilitaetsfehler: Kickdown und Leerlauf");
 8001e56:	4830      	ldr	r0, [pc, #192]	; (8001f18 <readTrottle+0x10c>)
 8001e58:	f7fe fce6 	bl	8000828 <uartTransmitString>
				// Gaspedal invalide
				software_error(ERROR_GASPEDAL);
 8001e5c:	2001      	movs	r0, #1
 8001e5e:	f7ff f9fb 	bl	8001258 <software_error>
 8001e62:	e050      	b.n	8001f06 <readTrottle+0xfa>
			}
			// Threshold Wert vergleichen / Threshold Wert >= THRESHOLD und Leerlauf nicht aktiv
			else if ((system_in.Leerlauf != 1) && (ADC_Gas >= GAS_THRESHOLD))
 8001e64:	4b2b      	ldr	r3, [pc, #172]	; (8001f14 <readTrottle+0x108>)
 8001e66:	781b      	ldrb	r3, [r3, #0]
 8001e68:	f003 0302 	and.w	r3, r3, #2
 8001e6c:	b2db      	uxtb	r3, r3
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d108      	bne.n	8001e84 <readTrottle+0x78>
 8001e72:	88fb      	ldrh	r3, [r7, #6]
 8001e74:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001e78:	d304      	bcc.n	8001e84 <readTrottle+0x78>
			{
				// Wenn Wert groesser THRESHOLD ist, dann THRESHOLD vom ADC-Wert abziehen
				ADC_Gas -= GAS_THRESHOLD;
 8001e7a:	88fb      	ldrh	r3, [r7, #6]
 8001e7c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8001e80:	80fb      	strh	r3, [r7, #6]
 8001e82:	e040      	b.n	8001f06 <readTrottle+0xfa>
			}
			// Threshold Wert vergleichen / Threshold Wert < THRESHOLD und Leerlauf aktiv
			else if ((system_in.Leerlauf == 1) || ((system_in.Leerlauf != 1) && (ADC_Gas < GAS_THRESHOLD)))
 8001e84:	4b23      	ldr	r3, [pc, #140]	; (8001f14 <readTrottle+0x108>)
 8001e86:	781b      	ldrb	r3, [r3, #0]
 8001e88:	f003 0302 	and.w	r3, r3, #2
 8001e8c:	b2db      	uxtb	r3, r3
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d10a      	bne.n	8001ea8 <readTrottle+0x9c>
 8001e92:	4b20      	ldr	r3, [pc, #128]	; (8001f14 <readTrottle+0x108>)
 8001e94:	781b      	ldrb	r3, [r3, #0]
 8001e96:	f003 0302 	and.w	r3, r3, #2
 8001e9a:	b2db      	uxtb	r3, r3
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d106      	bne.n	8001eae <readTrottle+0xa2>
 8001ea0:	88fb      	ldrh	r3, [r7, #6]
 8001ea2:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001ea6:	d202      	bcs.n	8001eae <readTrottle+0xa2>
			{
				// Wenn der Wert kleine als THRESHOLD ist, dann ADC ignorieren, alle Werte sind 0
				ADC_Gas = 0;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	80fb      	strh	r3, [r7, #6]
 8001eac:	e02b      	b.n	8001f06 <readTrottle+0xfa>
			}
			// Threshold Wert vergleichen / Threshold Wert < THRESHOLD und Kickdown  nicht aktiv
			else if ((system_in.Kickdown != 1) && (ADC_Gas < (GAS_MAX_ADC - GAS_THRESHOLD)))
 8001eae:	4b19      	ldr	r3, [pc, #100]	; (8001f14 <readTrottle+0x108>)
 8001eb0:	781b      	ldrb	r3, [r3, #0]
 8001eb2:	f003 0301 	and.w	r3, r3, #1
 8001eb6:	b2db      	uxtb	r3, r3
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d104      	bne.n	8001ec6 <readTrottle+0xba>
 8001ebc:	88fb      	ldrh	r3, [r7, #6]
 8001ebe:	f640 62d2 	movw	r2, #3794	; 0xed2
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	d91f      	bls.n	8001f06 <readTrottle+0xfa>
			{
				// Wenn Wert kleiner THRESHOLD ist

			}
			// Threshold Wert vergleichen / Threshold Wert > THRESHOLD und Kickdown aktiv
			else if ((system_in.Kickdown == 1) && (ADC_Gas >= (GAS_MAX_ADC - GAS_THRESHOLD)))
 8001ec6:	4b13      	ldr	r3, [pc, #76]	; (8001f14 <readTrottle+0x108>)
 8001ec8:	781b      	ldrb	r3, [r3, #0]
 8001eca:	f003 0301 	and.w	r3, r3, #1
 8001ece:	b2db      	uxtb	r3, r3
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d008      	beq.n	8001ee6 <readTrottle+0xda>
 8001ed4:	88fb      	ldrh	r3, [r7, #6]
 8001ed6:	f640 62d2 	movw	r2, #3794	; 0xed2
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d903      	bls.n	8001ee6 <readTrottle+0xda>
			{
				// Wenn Wert gleich THRESHOLD ist
				ADC_Gas = GAS_MAX_ADC;
 8001ede:	f640 73ff 	movw	r3, #4095	; 0xfff
 8001ee2:	80fb      	strh	r3, [r7, #6]
 8001ee4:	e00f      	b.n	8001f06 <readTrottle+0xfa>
			}
			// Wenn Kickdown betaetigt, Gaspedal Error
			else if (system_in.Kickdown != 1)
 8001ee6:	4b0b      	ldr	r3, [pc, #44]	; (8001f14 <readTrottle+0x108>)
 8001ee8:	781b      	ldrb	r3, [r3, #0]
 8001eea:	f003 0301 	and.w	r3, r3, #1
 8001eee:	b2db      	uxtb	r3, r3
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d108      	bne.n	8001f06 <readTrottle+0xfa>
			{
				// Fehlermeldung ausgeben
				uartTransmitString("Error_Gaspedal_1 Plausibilitaetsfehler: Kickdown");
 8001ef4:	4809      	ldr	r0, [pc, #36]	; (8001f1c <readTrottle+0x110>)
 8001ef6:	f7fe fc97 	bl	8000828 <uartTransmitString>
				// Gaspedal invalide
				software_error(ERROR_GASPEDAL);
 8001efa:	2001      	movs	r0, #1
 8001efc:	f7ff f9ac 	bl	8001258 <software_error>
 8001f00:	e001      	b.n	8001f06 <readTrottle+0xfa>
		}
		// Wenn Kupplung getreten == 0
		else
		{
			// Wenn Kupplung oder Bremse getreten
			ADC_Gas = 0;
 8001f02:	2300      	movs	r3, #0
 8001f04:	80fb      	strh	r3, [r7, #6]
		}
	}

	return ADC_Gas;
 8001f06:	88fb      	ldrh	r3, [r7, #6]
}
 8001f08:	4618      	mov	r0, r3
 8001f0a:	3708      	adds	r7, #8
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}
 8001f10:	20000040 	.word	0x20000040
 8001f14:	2000003c 	.word	0x2000003c
 8001f18:	08009150 	.word	0x08009150
 8001f1c:	08009190 	.word	0x08009190

08001f20 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b084      	sub	sp, #16
 8001f24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001f26:	463b      	mov	r3, r7
 8001f28:	2200      	movs	r2, #0
 8001f2a:	601a      	str	r2, [r3, #0]
 8001f2c:	605a      	str	r2, [r3, #4]
 8001f2e:	609a      	str	r2, [r3, #8]
 8001f30:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001f32:	4b21      	ldr	r3, [pc, #132]	; (8001fb8 <MX_ADC1_Init+0x98>)
 8001f34:	4a21      	ldr	r2, [pc, #132]	; (8001fbc <MX_ADC1_Init+0x9c>)
 8001f36:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001f38:	4b1f      	ldr	r3, [pc, #124]	; (8001fb8 <MX_ADC1_Init+0x98>)
 8001f3a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001f3e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001f40:	4b1d      	ldr	r3, [pc, #116]	; (8001fb8 <MX_ADC1_Init+0x98>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001f46:	4b1c      	ldr	r3, [pc, #112]	; (8001fb8 <MX_ADC1_Init+0x98>)
 8001f48:	2200      	movs	r2, #0
 8001f4a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001f4c:	4b1a      	ldr	r3, [pc, #104]	; (8001fb8 <MX_ADC1_Init+0x98>)
 8001f4e:	2200      	movs	r2, #0
 8001f50:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001f52:	4b19      	ldr	r3, [pc, #100]	; (8001fb8 <MX_ADC1_Init+0x98>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001f5a:	4b17      	ldr	r3, [pc, #92]	; (8001fb8 <MX_ADC1_Init+0x98>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001f60:	4b15      	ldr	r3, [pc, #84]	; (8001fb8 <MX_ADC1_Init+0x98>)
 8001f62:	4a17      	ldr	r2, [pc, #92]	; (8001fc0 <MX_ADC1_Init+0xa0>)
 8001f64:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001f66:	4b14      	ldr	r3, [pc, #80]	; (8001fb8 <MX_ADC1_Init+0x98>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001f6c:	4b12      	ldr	r3, [pc, #72]	; (8001fb8 <MX_ADC1_Init+0x98>)
 8001f6e:	2201      	movs	r2, #1
 8001f70:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001f72:	4b11      	ldr	r3, [pc, #68]	; (8001fb8 <MX_ADC1_Init+0x98>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001f7a:	4b0f      	ldr	r3, [pc, #60]	; (8001fb8 <MX_ADC1_Init+0x98>)
 8001f7c:	2201      	movs	r2, #1
 8001f7e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001f80:	480d      	ldr	r0, [pc, #52]	; (8001fb8 <MX_ADC1_Init+0x98>)
 8001f82:	f002 f807 	bl	8003f94 <HAL_ADC_Init>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d001      	beq.n	8001f90 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001f8c:	f001 fd6e 	bl	8003a6c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8001f90:	230e      	movs	r3, #14
 8001f92:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001f94:	2301      	movs	r3, #1
 8001f96:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8001f98:	2301      	movs	r3, #1
 8001f9a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f9c:	463b      	mov	r3, r7
 8001f9e:	4619      	mov	r1, r3
 8001fa0:	4805      	ldr	r0, [pc, #20]	; (8001fb8 <MX_ADC1_Init+0x98>)
 8001fa2:	f002 f9d5 	bl	8004350 <HAL_ADC_ConfigChannel>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d001      	beq.n	8001fb0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001fac:	f001 fd5e 	bl	8003a6c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001fb0:	bf00      	nop
 8001fb2:	3710      	adds	r7, #16
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}
 8001fb8:	20000058 	.word	0x20000058
 8001fbc:	40012000 	.word	0x40012000
 8001fc0:	0f000001 	.word	0x0f000001

08001fc4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b08c      	sub	sp, #48	; 0x30
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fcc:	f107 031c 	add.w	r3, r7, #28
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	601a      	str	r2, [r3, #0]
 8001fd4:	605a      	str	r2, [r3, #4]
 8001fd6:	609a      	str	r2, [r3, #8]
 8001fd8:	60da      	str	r2, [r3, #12]
 8001fda:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a2d      	ldr	r2, [pc, #180]	; (8002098 <HAL_ADC_MspInit+0xd4>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d153      	bne.n	800208e <HAL_ADC_MspInit+0xca>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001fe6:	4b2d      	ldr	r3, [pc, #180]	; (800209c <HAL_ADC_MspInit+0xd8>)
 8001fe8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fea:	4a2c      	ldr	r2, [pc, #176]	; (800209c <HAL_ADC_MspInit+0xd8>)
 8001fec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ff0:	6453      	str	r3, [r2, #68]	; 0x44
 8001ff2:	4b2a      	ldr	r3, [pc, #168]	; (800209c <HAL_ADC_MspInit+0xd8>)
 8001ff4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ff6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ffa:	61bb      	str	r3, [r7, #24]
 8001ffc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ffe:	4b27      	ldr	r3, [pc, #156]	; (800209c <HAL_ADC_MspInit+0xd8>)
 8002000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002002:	4a26      	ldr	r2, [pc, #152]	; (800209c <HAL_ADC_MspInit+0xd8>)
 8002004:	f043 0301 	orr.w	r3, r3, #1
 8002008:	6313      	str	r3, [r2, #48]	; 0x30
 800200a:	4b24      	ldr	r3, [pc, #144]	; (800209c <HAL_ADC_MspInit+0xd8>)
 800200c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800200e:	f003 0301 	and.w	r3, r3, #1
 8002012:	617b      	str	r3, [r7, #20]
 8002014:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002016:	4b21      	ldr	r3, [pc, #132]	; (800209c <HAL_ADC_MspInit+0xd8>)
 8002018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800201a:	4a20      	ldr	r2, [pc, #128]	; (800209c <HAL_ADC_MspInit+0xd8>)
 800201c:	f043 0304 	orr.w	r3, r3, #4
 8002020:	6313      	str	r3, [r2, #48]	; 0x30
 8002022:	4b1e      	ldr	r3, [pc, #120]	; (800209c <HAL_ADC_MspInit+0xd8>)
 8002024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002026:	f003 0304 	and.w	r3, r3, #4
 800202a:	613b      	str	r3, [r7, #16]
 800202c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800202e:	4b1b      	ldr	r3, [pc, #108]	; (800209c <HAL_ADC_MspInit+0xd8>)
 8002030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002032:	4a1a      	ldr	r2, [pc, #104]	; (800209c <HAL_ADC_MspInit+0xd8>)
 8002034:	f043 0302 	orr.w	r3, r3, #2
 8002038:	6313      	str	r3, [r2, #48]	; 0x30
 800203a:	4b18      	ldr	r3, [pc, #96]	; (800209c <HAL_ADC_MspInit+0xd8>)
 800203c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800203e:	f003 0302 	and.w	r3, r3, #2
 8002042:	60fb      	str	r3, [r7, #12]
 8002044:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = SENSE_KL15_Pin|SENSE_KUEHLWASSER_Pin|SENSE_KLIMA_FLAP_Pin|SENSE_GAS_Pin
 8002046:	23f8      	movs	r3, #248	; 0xf8
 8002048:	61fb      	str	r3, [r7, #28]
                          |SENSE_PCB_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800204a:	2303      	movs	r3, #3
 800204c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204e:	2300      	movs	r3, #0
 8002050:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002052:	f107 031c 	add.w	r3, r7, #28
 8002056:	4619      	mov	r1, r3
 8002058:	4811      	ldr	r0, [pc, #68]	; (80020a0 <HAL_ADC_MspInit+0xdc>)
 800205a:	f003 fbeb 	bl	8005834 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SENSE_DRUCK_Pin|SENSE_DRUCK_TEMP_Pin;
 800205e:	2330      	movs	r3, #48	; 0x30
 8002060:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002062:	2303      	movs	r3, #3
 8002064:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002066:	2300      	movs	r3, #0
 8002068:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800206a:	f107 031c 	add.w	r3, r7, #28
 800206e:	4619      	mov	r1, r3
 8002070:	480c      	ldr	r0, [pc, #48]	; (80020a4 <HAL_ADC_MspInit+0xe0>)
 8002072:	f003 fbdf 	bl	8005834 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SENSE_RETURN_Pin|SENSE_INFO_Pin;
 8002076:	2303      	movs	r3, #3
 8002078:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800207a:	2303      	movs	r3, #3
 800207c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800207e:	2300      	movs	r3, #0
 8002080:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002082:	f107 031c 	add.w	r3, r7, #28
 8002086:	4619      	mov	r1, r3
 8002088:	4807      	ldr	r0, [pc, #28]	; (80020a8 <HAL_ADC_MspInit+0xe4>)
 800208a:	f003 fbd3 	bl	8005834 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800208e:	bf00      	nop
 8002090:	3730      	adds	r7, #48	; 0x30
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	40012000 	.word	0x40012000
 800209c:	40023800 	.word	0x40023800
 80020a0:	40020000 	.word	0x40020000
 80020a4:	40020800 	.word	0x40020800
 80020a8:	40020400 	.word	0x40020400

080020ac <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan3;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80020b0:	4b17      	ldr	r3, [pc, #92]	; (8002110 <MX_CAN1_Init+0x64>)
 80020b2:	4a18      	ldr	r2, [pc, #96]	; (8002114 <MX_CAN1_Init+0x68>)
 80020b4:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 30;
 80020b6:	4b16      	ldr	r3, [pc, #88]	; (8002110 <MX_CAN1_Init+0x64>)
 80020b8:	221e      	movs	r2, #30
 80020ba:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80020bc:	4b14      	ldr	r3, [pc, #80]	; (8002110 <MX_CAN1_Init+0x64>)
 80020be:	2200      	movs	r2, #0
 80020c0:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80020c2:	4b13      	ldr	r3, [pc, #76]	; (8002110 <MX_CAN1_Init+0x64>)
 80020c4:	2200      	movs	r2, #0
 80020c6:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_15TQ;
 80020c8:	4b11      	ldr	r3, [pc, #68]	; (8002110 <MX_CAN1_Init+0x64>)
 80020ca:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80020ce:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80020d0:	4b0f      	ldr	r3, [pc, #60]	; (8002110 <MX_CAN1_Init+0x64>)
 80020d2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80020d6:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80020d8:	4b0d      	ldr	r3, [pc, #52]	; (8002110 <MX_CAN1_Init+0x64>)
 80020da:	2200      	movs	r2, #0
 80020dc:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80020de:	4b0c      	ldr	r3, [pc, #48]	; (8002110 <MX_CAN1_Init+0x64>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80020e4:	4b0a      	ldr	r3, [pc, #40]	; (8002110 <MX_CAN1_Init+0x64>)
 80020e6:	2200      	movs	r2, #0
 80020e8:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80020ea:	4b09      	ldr	r3, [pc, #36]	; (8002110 <MX_CAN1_Init+0x64>)
 80020ec:	2200      	movs	r2, #0
 80020ee:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80020f0:	4b07      	ldr	r3, [pc, #28]	; (8002110 <MX_CAN1_Init+0x64>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80020f6:	4b06      	ldr	r3, [pc, #24]	; (8002110 <MX_CAN1_Init+0x64>)
 80020f8:	2200      	movs	r2, #0
 80020fa:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80020fc:	4804      	ldr	r0, [pc, #16]	; (8002110 <MX_CAN1_Init+0x64>)
 80020fe:	f002 fb77 	bl	80047f0 <HAL_CAN_Init>
 8002102:	4603      	mov	r3, r0
 8002104:	2b00      	cmp	r3, #0
 8002106:	d001      	beq.n	800210c <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8002108:	f001 fcb0 	bl	8003a6c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800210c:	bf00      	nop
 800210e:	bd80      	pop	{r7, pc}
 8002110:	200000c8 	.word	0x200000c8
 8002114:	40006400 	.word	0x40006400

08002118 <MX_CAN3_Init>:
/* CAN3 init function */
void MX_CAN3_Init(void)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN3_Init 0 */

  /* USER CODE BEGIN CAN3_Init 1 */

  /* USER CODE END CAN3_Init 1 */
  hcan3.Instance = CAN3;
 800211c:	4b33      	ldr	r3, [pc, #204]	; (80021ec <MX_CAN3_Init+0xd4>)
 800211e:	4a34      	ldr	r2, [pc, #208]	; (80021f0 <MX_CAN3_Init+0xd8>)
 8002120:	601a      	str	r2, [r3, #0]
  hcan3.Init.Prescaler = 6;
 8002122:	4b32      	ldr	r3, [pc, #200]	; (80021ec <MX_CAN3_Init+0xd4>)
 8002124:	2206      	movs	r2, #6
 8002126:	605a      	str	r2, [r3, #4]
  hcan3.Init.Mode = CAN_MODE_NORMAL;
 8002128:	4b30      	ldr	r3, [pc, #192]	; (80021ec <MX_CAN3_Init+0xd4>)
 800212a:	2200      	movs	r2, #0
 800212c:	609a      	str	r2, [r3, #8]
  hcan3.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800212e:	4b2f      	ldr	r3, [pc, #188]	; (80021ec <MX_CAN3_Init+0xd4>)
 8002130:	2200      	movs	r2, #0
 8002132:	60da      	str	r2, [r3, #12]
  hcan3.Init.TimeSeg1 = CAN_BS1_15TQ;
 8002134:	4b2d      	ldr	r3, [pc, #180]	; (80021ec <MX_CAN3_Init+0xd4>)
 8002136:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800213a:	611a      	str	r2, [r3, #16]
  hcan3.Init.TimeSeg2 = CAN_BS2_2TQ;
 800213c:	4b2b      	ldr	r3, [pc, #172]	; (80021ec <MX_CAN3_Init+0xd4>)
 800213e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002142:	615a      	str	r2, [r3, #20]
  hcan3.Init.TimeTriggeredMode = DISABLE;
 8002144:	4b29      	ldr	r3, [pc, #164]	; (80021ec <MX_CAN3_Init+0xd4>)
 8002146:	2200      	movs	r2, #0
 8002148:	761a      	strb	r2, [r3, #24]
  hcan3.Init.AutoBusOff = DISABLE;
 800214a:	4b28      	ldr	r3, [pc, #160]	; (80021ec <MX_CAN3_Init+0xd4>)
 800214c:	2200      	movs	r2, #0
 800214e:	765a      	strb	r2, [r3, #25]
  hcan3.Init.AutoWakeUp = DISABLE;
 8002150:	4b26      	ldr	r3, [pc, #152]	; (80021ec <MX_CAN3_Init+0xd4>)
 8002152:	2200      	movs	r2, #0
 8002154:	769a      	strb	r2, [r3, #26]
  hcan3.Init.AutoRetransmission = DISABLE;
 8002156:	4b25      	ldr	r3, [pc, #148]	; (80021ec <MX_CAN3_Init+0xd4>)
 8002158:	2200      	movs	r2, #0
 800215a:	76da      	strb	r2, [r3, #27]
  hcan3.Init.ReceiveFifoLocked = DISABLE;
 800215c:	4b23      	ldr	r3, [pc, #140]	; (80021ec <MX_CAN3_Init+0xd4>)
 800215e:	2200      	movs	r2, #0
 8002160:	771a      	strb	r2, [r3, #28]
  hcan3.Init.TransmitFifoPriority = DISABLE;
 8002162:	4b22      	ldr	r3, [pc, #136]	; (80021ec <MX_CAN3_Init+0xd4>)
 8002164:	2200      	movs	r2, #0
 8002166:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan3) != HAL_OK)
 8002168:	4820      	ldr	r0, [pc, #128]	; (80021ec <MX_CAN3_Init+0xd4>)
 800216a:	f002 fb41 	bl	80047f0 <HAL_CAN_Init>
 800216e:	4603      	mov	r3, r0
 8002170:	2b00      	cmp	r3, #0
 8002172:	d001      	beq.n	8002178 <MX_CAN3_Init+0x60>
  {
    Error_Handler();
 8002174:	f001 fc7a 	bl	8003a6c <Error_Handler>
  }
  /* USER CODE BEGIN CAN3_Init 2 */
	// Starte CAN Bus
	if((HAL_CAN_Start(&hcan3)) != HAL_OK)
 8002178:	481c      	ldr	r0, [pc, #112]	; (80021ec <MX_CAN3_Init+0xd4>)
 800217a:	f002 fd21 	bl	8004bc0 <HAL_CAN_Start>
 800217e:	4603      	mov	r3, r0
 8002180:	2b00      	cmp	r3, #0
 8002182:	d001      	beq.n	8002188 <MX_CAN3_Init+0x70>
	{
		// Fehler beim Starten des CAN-Busses
		Error_Handler();
 8002184:	f001 fc72 	bl	8003a6c <Error_Handler>
	}

	// Aktiviere Interrupts fuer CAN Bus
	if((HAL_CAN_ActivateNotification(&hcan3, CAN_IT_RX_FIFO0_FULL)) != HAL_OK)
 8002188:	2104      	movs	r1, #4
 800218a:	4818      	ldr	r0, [pc, #96]	; (80021ec <MX_CAN3_Init+0xd4>)
 800218c:	f002 ff62 	bl	8005054 <HAL_CAN_ActivateNotification>
 8002190:	4603      	mov	r3, r0
 8002192:	2b00      	cmp	r3, #0
 8002194:	d001      	beq.n	800219a <MX_CAN3_Init+0x82>
	{
		// Fehler in der Initialisierung des CAN Interrupts
		Error_Handler();
 8002196:	f001 fc69 	bl	8003a6c <Error_Handler>
	}

	// Filter Bank initialisieren um Daten zu empfangen
	// Akzeptiere alle CAN-Pakete
	sFilterConfig.FilterBank = 0;
 800219a:	4b16      	ldr	r3, [pc, #88]	; (80021f4 <MX_CAN3_Init+0xdc>)
 800219c:	2200      	movs	r2, #0
 800219e:	615a      	str	r2, [r3, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80021a0:	4b14      	ldr	r3, [pc, #80]	; (80021f4 <MX_CAN3_Init+0xdc>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	619a      	str	r2, [r3, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80021a6:	4b13      	ldr	r3, [pc, #76]	; (80021f4 <MX_CAN3_Init+0xdc>)
 80021a8:	2201      	movs	r2, #1
 80021aa:	61da      	str	r2, [r3, #28]
	sFilterConfig.FilterIdHigh = 0x0111 << 5;
 80021ac:	4b11      	ldr	r3, [pc, #68]	; (80021f4 <MX_CAN3_Init+0xdc>)
 80021ae:	f242 2220 	movw	r2, #8736	; 0x2220
 80021b2:	601a      	str	r2, [r3, #0]
	sFilterConfig.FilterIdLow = 0x0;
 80021b4:	4b0f      	ldr	r3, [pc, #60]	; (80021f4 <MX_CAN3_Init+0xdc>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	605a      	str	r2, [r3, #4]
	sFilterConfig.FilterMaskIdHigh = 0x0111 << 5;
 80021ba:	4b0e      	ldr	r3, [pc, #56]	; (80021f4 <MX_CAN3_Init+0xdc>)
 80021bc:	f242 2220 	movw	r2, #8736	; 0x2220
 80021c0:	609a      	str	r2, [r3, #8]
	sFilterConfig.FilterMaskIdLow = 0x0;
 80021c2:	4b0c      	ldr	r3, [pc, #48]	; (80021f4 <MX_CAN3_Init+0xdc>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	60da      	str	r2, [r3, #12]
	sFilterConfig.FilterFIFOAssignment = 0;
 80021c8:	4b0a      	ldr	r3, [pc, #40]	; (80021f4 <MX_CAN3_Init+0xdc>)
 80021ca:	2200      	movs	r2, #0
 80021cc:	611a      	str	r2, [r3, #16]
	sFilterConfig.FilterActivation = ENABLE;
 80021ce:	4b09      	ldr	r3, [pc, #36]	; (80021f4 <MX_CAN3_Init+0xdc>)
 80021d0:	2201      	movs	r2, #1
 80021d2:	621a      	str	r2, [r3, #32]

	// Filter Bank schreiben
	if((HAL_CAN_ConfigFilter(&hcan3, &sFilterConfig)) != HAL_OK)
 80021d4:	4907      	ldr	r1, [pc, #28]	; (80021f4 <MX_CAN3_Init+0xdc>)
 80021d6:	4805      	ldr	r0, [pc, #20]	; (80021ec <MX_CAN3_Init+0xd4>)
 80021d8:	f002 fc06 	bl	80049e8 <HAL_CAN_ConfigFilter>
 80021dc:	4603      	mov	r3, r0
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d001      	beq.n	80021e6 <MX_CAN3_Init+0xce>
	{
		// Fehler beim konfigurieren der Filterbank fuer den CAN-Bus
		Error_Handler();
 80021e2:	f001 fc43 	bl	8003a6c <Error_Handler>
	}

  /* USER CODE END CAN3_Init 2 */

}
 80021e6:	bf00      	nop
 80021e8:	bd80      	pop	{r7, pc}
 80021ea:	bf00      	nop
 80021ec:	200000f0 	.word	0x200000f0
 80021f0:	40003400 	.word	0x40003400
 80021f4:	200000a0 	.word	0x200000a0

080021f8 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b08c      	sub	sp, #48	; 0x30
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002200:	f107 031c 	add.w	r3, r7, #28
 8002204:	2200      	movs	r2, #0
 8002206:	601a      	str	r2, [r3, #0]
 8002208:	605a      	str	r2, [r3, #4]
 800220a:	609a      	str	r2, [r3, #8]
 800220c:	60da      	str	r2, [r3, #12]
 800220e:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4a32      	ldr	r2, [pc, #200]	; (80022e0 <HAL_CAN_MspInit+0xe8>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d128      	bne.n	800226c <HAL_CAN_MspInit+0x74>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800221a:	4b32      	ldr	r3, [pc, #200]	; (80022e4 <HAL_CAN_MspInit+0xec>)
 800221c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800221e:	4a31      	ldr	r2, [pc, #196]	; (80022e4 <HAL_CAN_MspInit+0xec>)
 8002220:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002224:	6413      	str	r3, [r2, #64]	; 0x40
 8002226:	4b2f      	ldr	r3, [pc, #188]	; (80022e4 <HAL_CAN_MspInit+0xec>)
 8002228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800222a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800222e:	61bb      	str	r3, [r7, #24]
 8002230:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002232:	4b2c      	ldr	r3, [pc, #176]	; (80022e4 <HAL_CAN_MspInit+0xec>)
 8002234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002236:	4a2b      	ldr	r2, [pc, #172]	; (80022e4 <HAL_CAN_MspInit+0xec>)
 8002238:	f043 0308 	orr.w	r3, r3, #8
 800223c:	6313      	str	r3, [r2, #48]	; 0x30
 800223e:	4b29      	ldr	r3, [pc, #164]	; (80022e4 <HAL_CAN_MspInit+0xec>)
 8002240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002242:	f003 0308 	and.w	r3, r3, #8
 8002246:	617b      	str	r3, [r7, #20]
 8002248:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800224a:	2303      	movs	r3, #3
 800224c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800224e:	2302      	movs	r3, #2
 8002250:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002252:	2300      	movs	r3, #0
 8002254:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002256:	2303      	movs	r3, #3
 8002258:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800225a:	2309      	movs	r3, #9
 800225c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800225e:	f107 031c 	add.w	r3, r7, #28
 8002262:	4619      	mov	r1, r3
 8002264:	4820      	ldr	r0, [pc, #128]	; (80022e8 <HAL_CAN_MspInit+0xf0>)
 8002266:	f003 fae5 	bl	8005834 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(CAN3_RX0_IRQn);
  /* USER CODE BEGIN CAN3_MspInit 1 */

  /* USER CODE END CAN3_MspInit 1 */
  }
}
 800226a:	e035      	b.n	80022d8 <HAL_CAN_MspInit+0xe0>
  else if(canHandle->Instance==CAN3)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4a1e      	ldr	r2, [pc, #120]	; (80022ec <HAL_CAN_MspInit+0xf4>)
 8002272:	4293      	cmp	r3, r2
 8002274:	d130      	bne.n	80022d8 <HAL_CAN_MspInit+0xe0>
    __HAL_RCC_CAN3_CLK_ENABLE();
 8002276:	4b1b      	ldr	r3, [pc, #108]	; (80022e4 <HAL_CAN_MspInit+0xec>)
 8002278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800227a:	4a1a      	ldr	r2, [pc, #104]	; (80022e4 <HAL_CAN_MspInit+0xec>)
 800227c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002280:	6413      	str	r3, [r2, #64]	; 0x40
 8002282:	4b18      	ldr	r3, [pc, #96]	; (80022e4 <HAL_CAN_MspInit+0xec>)
 8002284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002286:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800228a:	613b      	str	r3, [r7, #16]
 800228c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800228e:	4b15      	ldr	r3, [pc, #84]	; (80022e4 <HAL_CAN_MspInit+0xec>)
 8002290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002292:	4a14      	ldr	r2, [pc, #80]	; (80022e4 <HAL_CAN_MspInit+0xec>)
 8002294:	f043 0301 	orr.w	r3, r3, #1
 8002298:	6313      	str	r3, [r2, #48]	; 0x30
 800229a:	4b12      	ldr	r3, [pc, #72]	; (80022e4 <HAL_CAN_MspInit+0xec>)
 800229c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800229e:	f003 0301 	and.w	r3, r3, #1
 80022a2:	60fb      	str	r3, [r7, #12]
 80022a4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ACAN_RX_Pin|ACAN_TX_Pin;
 80022a6:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 80022aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ac:	2302      	movs	r3, #2
 80022ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022b0:	2300      	movs	r3, #0
 80022b2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022b4:	2303      	movs	r3, #3
 80022b6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_CAN3;
 80022b8:	230b      	movs	r3, #11
 80022ba:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022bc:	f107 031c 	add.w	r3, r7, #28
 80022c0:	4619      	mov	r1, r3
 80022c2:	480b      	ldr	r0, [pc, #44]	; (80022f0 <HAL_CAN_MspInit+0xf8>)
 80022c4:	f003 fab6 	bl	8005834 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN3_RX0_IRQn, 0, 0);
 80022c8:	2200      	movs	r2, #0
 80022ca:	2100      	movs	r1, #0
 80022cc:	2069      	movs	r0, #105	; 0x69
 80022ce:	f003 f9e8 	bl	80056a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN3_RX0_IRQn);
 80022d2:	2069      	movs	r0, #105	; 0x69
 80022d4:	f003 fa01 	bl	80056da <HAL_NVIC_EnableIRQ>
}
 80022d8:	bf00      	nop
 80022da:	3730      	adds	r7, #48	; 0x30
 80022dc:	46bd      	mov	sp, r7
 80022de:	bd80      	pop	{r7, pc}
 80022e0:	40006400 	.word	0x40006400
 80022e4:	40023800 	.word	0x40023800
 80022e8:	40020c00 	.word	0x40020c00
 80022ec:	40003400 	.word	0x40003400
 80022f0:	40020000 	.word	0x40020000

080022f4 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b08e      	sub	sp, #56	; 0x38
 80022f8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022fe:	2200      	movs	r2, #0
 8002300:	601a      	str	r2, [r3, #0]
 8002302:	605a      	str	r2, [r3, #4]
 8002304:	609a      	str	r2, [r3, #8]
 8002306:	60da      	str	r2, [r3, #12]
 8002308:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800230a:	4bb6      	ldr	r3, [pc, #728]	; (80025e4 <MX_GPIO_Init+0x2f0>)
 800230c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800230e:	4ab5      	ldr	r2, [pc, #724]	; (80025e4 <MX_GPIO_Init+0x2f0>)
 8002310:	f043 0310 	orr.w	r3, r3, #16
 8002314:	6313      	str	r3, [r2, #48]	; 0x30
 8002316:	4bb3      	ldr	r3, [pc, #716]	; (80025e4 <MX_GPIO_Init+0x2f0>)
 8002318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800231a:	f003 0310 	and.w	r3, r3, #16
 800231e:	623b      	str	r3, [r7, #32]
 8002320:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002322:	4bb0      	ldr	r3, [pc, #704]	; (80025e4 <MX_GPIO_Init+0x2f0>)
 8002324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002326:	4aaf      	ldr	r2, [pc, #700]	; (80025e4 <MX_GPIO_Init+0x2f0>)
 8002328:	f043 0304 	orr.w	r3, r3, #4
 800232c:	6313      	str	r3, [r2, #48]	; 0x30
 800232e:	4bad      	ldr	r3, [pc, #692]	; (80025e4 <MX_GPIO_Init+0x2f0>)
 8002330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002332:	f003 0304 	and.w	r3, r3, #4
 8002336:	61fb      	str	r3, [r7, #28]
 8002338:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800233a:	4baa      	ldr	r3, [pc, #680]	; (80025e4 <MX_GPIO_Init+0x2f0>)
 800233c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800233e:	4aa9      	ldr	r2, [pc, #676]	; (80025e4 <MX_GPIO_Init+0x2f0>)
 8002340:	f043 0320 	orr.w	r3, r3, #32
 8002344:	6313      	str	r3, [r2, #48]	; 0x30
 8002346:	4ba7      	ldr	r3, [pc, #668]	; (80025e4 <MX_GPIO_Init+0x2f0>)
 8002348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800234a:	f003 0320 	and.w	r3, r3, #32
 800234e:	61bb      	str	r3, [r7, #24]
 8002350:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002352:	4ba4      	ldr	r3, [pc, #656]	; (80025e4 <MX_GPIO_Init+0x2f0>)
 8002354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002356:	4aa3      	ldr	r2, [pc, #652]	; (80025e4 <MX_GPIO_Init+0x2f0>)
 8002358:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800235c:	6313      	str	r3, [r2, #48]	; 0x30
 800235e:	4ba1      	ldr	r3, [pc, #644]	; (80025e4 <MX_GPIO_Init+0x2f0>)
 8002360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002362:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002366:	617b      	str	r3, [r7, #20]
 8002368:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800236a:	4b9e      	ldr	r3, [pc, #632]	; (80025e4 <MX_GPIO_Init+0x2f0>)
 800236c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800236e:	4a9d      	ldr	r2, [pc, #628]	; (80025e4 <MX_GPIO_Init+0x2f0>)
 8002370:	f043 0301 	orr.w	r3, r3, #1
 8002374:	6313      	str	r3, [r2, #48]	; 0x30
 8002376:	4b9b      	ldr	r3, [pc, #620]	; (80025e4 <MX_GPIO_Init+0x2f0>)
 8002378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800237a:	f003 0301 	and.w	r3, r3, #1
 800237e:	613b      	str	r3, [r7, #16]
 8002380:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002382:	4b98      	ldr	r3, [pc, #608]	; (80025e4 <MX_GPIO_Init+0x2f0>)
 8002384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002386:	4a97      	ldr	r2, [pc, #604]	; (80025e4 <MX_GPIO_Init+0x2f0>)
 8002388:	f043 0302 	orr.w	r3, r3, #2
 800238c:	6313      	str	r3, [r2, #48]	; 0x30
 800238e:	4b95      	ldr	r3, [pc, #596]	; (80025e4 <MX_GPIO_Init+0x2f0>)
 8002390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002392:	f003 0302 	and.w	r3, r3, #2
 8002396:	60fb      	str	r3, [r7, #12]
 8002398:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800239a:	4b92      	ldr	r3, [pc, #584]	; (80025e4 <MX_GPIO_Init+0x2f0>)
 800239c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800239e:	4a91      	ldr	r2, [pc, #580]	; (80025e4 <MX_GPIO_Init+0x2f0>)
 80023a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80023a4:	6313      	str	r3, [r2, #48]	; 0x30
 80023a6:	4b8f      	ldr	r3, [pc, #572]	; (80025e4 <MX_GPIO_Init+0x2f0>)
 80023a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023ae:	60bb      	str	r3, [r7, #8]
 80023b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80023b2:	4b8c      	ldr	r3, [pc, #560]	; (80025e4 <MX_GPIO_Init+0x2f0>)
 80023b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023b6:	4a8b      	ldr	r2, [pc, #556]	; (80025e4 <MX_GPIO_Init+0x2f0>)
 80023b8:	f043 0308 	orr.w	r3, r3, #8
 80023bc:	6313      	str	r3, [r2, #48]	; 0x30
 80023be:	4b89      	ldr	r3, [pc, #548]	; (80025e4 <MX_GPIO_Init+0x2f0>)
 80023c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023c2:	f003 0308 	and.w	r3, r3, #8
 80023c6:	607b      	str	r3, [r7, #4]
 80023c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DIGITAL1_Pin|GLUEHKERZEN_Pin|MOTOR_SDC_OUT_Pin|HEATER1_Pin
 80023ca:	2200      	movs	r2, #0
 80023cc:	f248 0187 	movw	r1, #32903	; 0x8087
 80023d0:	4885      	ldr	r0, [pc, #532]	; (80025e8 <MX_GPIO_Init+0x2f4>)
 80023d2:	f003 fbf3 	bl	8005bbc <HAL_GPIO_WritePin>
                          |DIGITAL2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, POWER_ON_Pin|WS2812_Pin, GPIO_PIN_RESET);
 80023d6:	2200      	movs	r2, #0
 80023d8:	f242 0108 	movw	r1, #8200	; 0x2008
 80023dc:	4883      	ldr	r0, [pc, #524]	; (80025ec <MX_GPIO_Init+0x2f8>)
 80023de:	f003 fbed 	bl	8005bbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, OELDRUCK_Pin|BC_DOWN_OUT_Pin|BC_UP_OUT_Pin|BC_RESET_OUT_Pin
 80023e2:	2200      	movs	r2, #0
 80023e4:	f24f 013c 	movw	r1, #61500	; 0xf03c
 80023e8:	4881      	ldr	r0, [pc, #516]	; (80025f0 <MX_GPIO_Init+0x2fc>)
 80023ea:	f003 fbe7 	bl	8005bbc <HAL_GPIO_WritePin>
                          |BAMOCAR_OUT1_Pin|BAMOCAR_OUT2_Pin|J317_Pin|DCDC_ENABLE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RED_LED_Pin|F54_Pin|F18_Pin|KLIMA_OUT_Pin
 80023ee:	2200      	movs	r2, #0
 80023f0:	f647 0194 	movw	r1, #30868	; 0x7894
 80023f4:	487f      	ldr	r0, [pc, #508]	; (80025f4 <MX_GPIO_Init+0x300>)
 80023f6:	f003 fbe1 	bl	8005bbc <HAL_GPIO_WritePin>
                          |GREEN_LED_Pin|HEATER2_Pin|BLUE_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, BREMSLICHT_Pin|RUECKFAHRLICHT_Pin|KLIMA_PWM_Pin|ANHAENGER_Pin
 80023fa:	2200      	movs	r2, #0
 80023fc:	f64e 2188 	movw	r1, #60040	; 0xea88
 8002400:	487d      	ldr	r0, [pc, #500]	; (80025f8 <MX_GPIO_Init+0x304>)
 8002402:	f003 fbdb 	bl	8005bbc <HAL_GPIO_WritePin>
                          |NIVEAU_OUT_Pin|LADELEUCHTE_Pin|RUECKWARNUNG_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, BUZZER_Pin|GENERATOR_LED_Pin|WISCHWARNUNG_Pin|BREMSWARNUNG_Pin
 8002406:	2200      	movs	r2, #0
 8002408:	f64e 610c 	movw	r1, #60940	; 0xee0c
 800240c:	487b      	ldr	r0, [pc, #492]	; (80025fc <MX_GPIO_Init+0x308>)
 800240e:	f003 fbd5 	bl	8005bbc <HAL_GPIO_WritePin>
                          |PUMPE_BREMSE_Pin|PUMPE_KUEHLUNG_Pin|FAN2_Pin|FAN1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OELSTAND_TEMP_GPIO_Port, OELSTAND_TEMP_Pin, GPIO_PIN_RESET);
 8002412:	2200      	movs	r2, #0
 8002414:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002418:	4879      	ldr	r0, [pc, #484]	; (8002600 <MX_GPIO_Init+0x30c>)
 800241a:	f003 fbcf 	bl	8005bbc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin */
  GPIO_InitStruct.Pin = DIGITAL1_Pin|GLUEHKERZEN_Pin|MOTOR_SDC_OUT_Pin|HEATER1_Pin
 800241e:	f248 0387 	movw	r3, #32903	; 0x8087
 8002422:	627b      	str	r3, [r7, #36]	; 0x24
                          |DIGITAL2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002424:	2301      	movs	r3, #1
 8002426:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002428:	2300      	movs	r3, #0
 800242a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800242c:	2300      	movs	r3, #0
 800242e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002430:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002434:	4619      	mov	r1, r3
 8002436:	486c      	ldr	r0, [pc, #432]	; (80025e8 <MX_GPIO_Init+0x2f4>)
 8002438:	f003 f9fc 	bl	8005834 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = ECO_Pin|BC_DOWN_IN_Pin|DURCHFLUSS_Pin|BUTTON2_Pin
 800243c:	f647 7378 	movw	r3, #32632	; 0x7f78
 8002440:	627b      	str	r3, [r7, #36]	; 0x24
                          |KICKDOWN_Pin|LEERLAUF_Pin|KUPPLUNG_NO_Pin|BREMSE_NC_Pin
                          |BREMSE_NO_Pin|SENSE_SDC_AKKU_Pin|SENSE_SDC_0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002442:	2300      	movs	r3, #0
 8002444:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002446:	2300      	movs	r3, #0
 8002448:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800244a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800244e:	4619      	mov	r1, r3
 8002450:	4865      	ldr	r0, [pc, #404]	; (80025e8 <MX_GPIO_Init+0x2f4>)
 8002452:	f003 f9ef 	bl	8005834 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = POWER_ON_Pin;
 8002456:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800245a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800245c:	2301      	movs	r3, #1
 800245e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002460:	2300      	movs	r3, #0
 8002462:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002464:	2300      	movs	r3, #0
 8002466:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(POWER_ON_GPIO_Port, &GPIO_InitStruct);
 8002468:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800246c:	4619      	mov	r1, r3
 800246e:	485f      	ldr	r0, [pc, #380]	; (80025ec <MX_GPIO_Init+0x2f8>)
 8002470:	f003 f9e0 	bl	8005834 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC14 PC15 PC0 PC1
                           PC2 PCPin PCPin PCPin
                           PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
 8002474:	f64d 7347 	movw	r3, #57159	; 0xdf47
 8002478:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_2|SD_SW_Pin|SD_D0_Pin|SD_D1_Pin
                          |SD_D2_Pin|SD_D3_Pin|SD_SCK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800247a:	2303      	movs	r3, #3
 800247c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800247e:	2300      	movs	r3, #0
 8002480:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002482:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002486:	4619      	mov	r1, r3
 8002488:	4858      	ldr	r0, [pc, #352]	; (80025ec <MX_GPIO_Init+0x2f8>)
 800248a:	f003 f9d3 	bl	8005834 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|ECON_Pin|RECUPERATION_Pin;
 800248e:	f640 0303 	movw	r3, #2051	; 0x803
 8002492:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002494:	2300      	movs	r3, #0
 8002496:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002498:	2300      	movs	r3, #0
 800249a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800249c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024a0:	4619      	mov	r1, r3
 80024a2:	4853      	ldr	r0, [pc, #332]	; (80025f0 <MX_GPIO_Init+0x2fc>)
 80024a4:	f003 f9c6 	bl	8005834 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin PFPin
                           PFPin PFPin PFPin PFPin */
  GPIO_InitStruct.Pin = OELDRUCK_Pin|BC_DOWN_OUT_Pin|BC_UP_OUT_Pin|BC_RESET_OUT_Pin
 80024a8:	f24f 033c 	movw	r3, #61500	; 0xf03c
 80024ac:	627b      	str	r3, [r7, #36]	; 0x24
                          |BAMOCAR_OUT1_Pin|BAMOCAR_OUT2_Pin|J317_Pin|DCDC_ENABLE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024ae:	2301      	movs	r3, #1
 80024b0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024b2:	2300      	movs	r3, #0
 80024b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024b6:	2300      	movs	r3, #0
 80024b8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80024ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024be:	4619      	mov	r1, r3
 80024c0:	484b      	ldr	r0, [pc, #300]	; (80025f0 <MX_GPIO_Init+0x2fc>)
 80024c2:	f003 f9b7 	bl	8005834 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin PFPin
                           PF10 */
  GPIO_InitStruct.Pin = SPI5_CS_Pin|SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin
 80024c6:	f44f 63f8 	mov.w	r3, #1984	; 0x7c0
 80024ca:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80024cc:	2303      	movs	r3, #3
 80024ce:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024d0:	2300      	movs	r3, #0
 80024d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80024d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024d8:	4619      	mov	r1, r3
 80024da:	4845      	ldr	r0, [pc, #276]	; (80025f0 <MX_GPIO_Init+0x2fc>)
 80024dc:	f003 f9aa 	bl	8005834 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = WS2812_Pin;
 80024e0:	2308      	movs	r3, #8
 80024e2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024e4:	2301      	movs	r3, #1
 80024e6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e8:	2300      	movs	r3, #0
 80024ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80024ec:	2302      	movs	r3, #2
 80024ee:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(WS2812_GPIO_Port, &GPIO_InitStruct);
 80024f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024f4:	4619      	mov	r1, r3
 80024f6:	483d      	ldr	r0, [pc, #244]	; (80025ec <MX_GPIO_Init+0x2f8>)
 80024f8:	f003 f99c 	bl	8005834 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin */
  GPIO_InitStruct.Pin = CRASH_Pin|EMERGENCY_RUN_Pin|HW_WAKE_Pin|OUTA_Pin
 80024fc:	f640 6307 	movw	r3, #3591	; 0xe07
 8002500:	627b      	str	r3, [r7, #36]	; 0x24
                          |OUTB_Pin|BC_UP_IN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002502:	2300      	movs	r3, #0
 8002504:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002506:	2300      	movs	r3, #0
 8002508:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800250a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800250e:	4619      	mov	r1, r3
 8002510:	483b      	ldr	r0, [pc, #236]	; (8002600 <MX_GPIO_Init+0x30c>)
 8002512:	f003 f98f 	bl	8005834 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = RED_LED_Pin|F54_Pin|F18_Pin|KLIMA_OUT_Pin
 8002516:	f647 0394 	movw	r3, #30868	; 0x7894
 800251a:	627b      	str	r3, [r7, #36]	; 0x24
                          |GREEN_LED_Pin|HEATER2_Pin|BLUE_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800251c:	2301      	movs	r3, #1
 800251e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002520:	2300      	movs	r3, #0
 8002522:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002524:	2300      	movs	r3, #0
 8002526:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002528:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800252c:	4619      	mov	r1, r3
 800252e:	4831      	ldr	r0, [pc, #196]	; (80025f4 <MX_GPIO_Init+0x300>)
 8002530:	f003 f980 	bl	8005834 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin
                           PGPin PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = DCDC_INSTRUCTION_Pin|DCDC_FAULT_Pin|ASR_IN1_Pin|GRA1_Pin
 8002534:	f241 13f3 	movw	r3, #4595	; 0x11f3
 8002538:	627b      	str	r3, [r7, #36]	; 0x24
                          |GRA2_Pin|GRA3_Pin|GRA4_Pin|BC_RESET_IN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800253a:	2300      	movs	r3, #0
 800253c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800253e:	2300      	movs	r3, #0
 8002540:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002542:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002546:	4619      	mov	r1, r3
 8002548:	482c      	ldr	r0, [pc, #176]	; (80025fc <MX_GPIO_Init+0x308>)
 800254a:	f003 f973 	bl	8005834 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = SENSE_SDC_BTB_Pin|BAMOCAR_IN2_Pin;
 800254e:	f44f 4304 	mov.w	r3, #33792	; 0x8400
 8002552:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002554:	2300      	movs	r3, #0
 8002556:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002558:	2300      	movs	r3, #0
 800255a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800255c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002560:	4619      	mov	r1, r3
 8002562:	4824      	ldr	r0, [pc, #144]	; (80025f4 <MX_GPIO_Init+0x300>)
 8002564:	f003 f966 	bl	8005834 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = KL15_Pin|ANLASSER_Pin|BAMOCAR_IN1_Pin|ASR_IN2_Pin;
 8002568:	f241 5310 	movw	r3, #5392	; 0x1510
 800256c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800256e:	2300      	movs	r3, #0
 8002570:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002572:	2300      	movs	r3, #0
 8002574:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002576:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800257a:	4619      	mov	r1, r3
 800257c:	481e      	ldr	r0, [pc, #120]	; (80025f8 <MX_GPIO_Init+0x304>)
 800257e:	f003 f959 	bl	8005834 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = BREMSLICHT_Pin|RUECKFAHRLICHT_Pin|KLIMA_PWM_Pin|ANHAENGER_Pin
 8002582:	f64e 2388 	movw	r3, #60040	; 0xea88
 8002586:	627b      	str	r3, [r7, #36]	; 0x24
                          |NIVEAU_OUT_Pin|LADELEUCHTE_Pin|RUECKWARNUNG_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002588:	2301      	movs	r3, #1
 800258a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800258c:	2300      	movs	r3, #0
 800258e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002590:	2300      	movs	r3, #0
 8002592:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002594:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002598:	4619      	mov	r1, r3
 800259a:	4817      	ldr	r0, [pc, #92]	; (80025f8 <MX_GPIO_Init+0x304>)
 800259c:	f003 f94a 	bl	8005834 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin
                           PGPin PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = BUZZER_Pin|GENERATOR_LED_Pin|WISCHWARNUNG_Pin|BREMSWARNUNG_Pin
 80025a0:	f64e 630c 	movw	r3, #60940	; 0xee0c
 80025a4:	627b      	str	r3, [r7, #36]	; 0x24
                          |PUMPE_BREMSE_Pin|PUMPE_KUEHLUNG_Pin|FAN2_Pin|FAN1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025a6:	2301      	movs	r3, #1
 80025a8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025aa:	2300      	movs	r3, #0
 80025ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025ae:	2300      	movs	r3, #0
 80025b0:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80025b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80025b6:	4619      	mov	r1, r3
 80025b8:	4810      	ldr	r0, [pc, #64]	; (80025fc <MX_GPIO_Init+0x308>)
 80025ba:	f003 f93b 	bl	8005834 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ENTER_Pin;
 80025be:	2380      	movs	r3, #128	; 0x80
 80025c0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025c2:	2300      	movs	r3, #0
 80025c4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025c6:	2300      	movs	r3, #0
 80025c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(ENTER_GPIO_Port, &GPIO_InitStruct);
 80025ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80025ce:	4619      	mov	r1, r3
 80025d0:	4806      	ldr	r0, [pc, #24]	; (80025ec <MX_GPIO_Init+0x2f8>)
 80025d2:	f003 f92f 	bl	8005834 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OELSTAND_TEMP_Pin;
 80025d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80025da:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80025dc:	2301      	movs	r3, #1
 80025de:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025e0:	2300      	movs	r3, #0
 80025e2:	e00f      	b.n	8002604 <MX_GPIO_Init+0x310>
 80025e4:	40023800 	.word	0x40023800
 80025e8:	40021000 	.word	0x40021000
 80025ec:	40020800 	.word	0x40020800
 80025f0:	40021400 	.word	0x40021400
 80025f4:	40020400 	.word	0x40020400
 80025f8:	40020c00 	.word	0x40020c00
 80025fc:	40021800 	.word	0x40021800
 8002600:	40020000 	.word	0x40020000
 8002604:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002606:	2300      	movs	r3, #0
 8002608:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(OELSTAND_TEMP_GPIO_Port, &GPIO_InitStruct);
 800260a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800260e:	4619      	mov	r1, r3
 8002610:	480f      	ldr	r0, [pc, #60]	; (8002650 <MX_GPIO_Init+0x35c>)
 8002612:	f003 f90f 	bl	8005834 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SD_CMD_Pin;
 8002616:	2304      	movs	r3, #4
 8002618:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800261a:	2303      	movs	r3, #3
 800261c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800261e:	2300      	movs	r3, #0
 8002620:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(SD_CMD_GPIO_Port, &GPIO_InitStruct);
 8002622:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002626:	4619      	mov	r1, r3
 8002628:	480a      	ldr	r0, [pc, #40]	; (8002654 <MX_GPIO_Init+0x360>)
 800262a:	f003 f903 	bl	8005834 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = CAN2_TX_Pin|CAN2_RX_Pin|I2C1_SCL_Pin|I2C1_SDA_Pin;
 800262e:	f44f 7358 	mov.w	r3, #864	; 0x360
 8002632:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002634:	2303      	movs	r3, #3
 8002636:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002638:	2300      	movs	r3, #0
 800263a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800263c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002640:	4619      	mov	r1, r3
 8002642:	4805      	ldr	r0, [pc, #20]	; (8002658 <MX_GPIO_Init+0x364>)
 8002644:	f003 f8f6 	bl	8005834 <HAL_GPIO_Init>

}
 8002648:	bf00      	nop
 800264a:	3738      	adds	r7, #56	; 0x38
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}
 8002650:	40020000 	.word	0x40020000
 8002654:	40020c00 	.word	0x40020c00
 8002658:	40020400 	.word	0x40020400

0800265c <__NVIC_SystemReset>:
{
 800265c:	b480      	push	{r7}
 800265e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002660:	f3bf 8f4f 	dsb	sy
}
 8002664:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002666:	4b06      	ldr	r3, [pc, #24]	; (8002680 <__NVIC_SystemReset+0x24>)
 8002668:	68db      	ldr	r3, [r3, #12]
 800266a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800266e:	4904      	ldr	r1, [pc, #16]	; (8002680 <__NVIC_SystemReset+0x24>)
 8002670:	4b04      	ldr	r3, [pc, #16]	; (8002684 <__NVIC_SystemReset+0x28>)
 8002672:	4313      	orrs	r3, r2
 8002674:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8002676:	f3bf 8f4f 	dsb	sy
}
 800267a:	bf00      	nop
    __NOP();
 800267c:	bf00      	nop
 800267e:	e7fd      	b.n	800267c <__NVIC_SystemReset+0x20>
 8002680:	e000ed00 	.word	0xe000ed00
 8002684:	05fa0004 	.word	0x05fa0004

08002688 <ITM_SendChar>:
{
 8002688:	b480      	push	{r7}
 800268a:	b083      	sub	sp, #12
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002690:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002694:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8002698:	f003 0301 	and.w	r3, r3, #1
 800269c:	2b00      	cmp	r3, #0
 800269e:	d013      	beq.n	80026c8 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80026a0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80026a4:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80026a8:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d00b      	beq.n	80026c8 <ITM_SendChar+0x40>
    while (ITM->PORT[0U].u32 == 0UL)
 80026b0:	e000      	b.n	80026b4 <ITM_SendChar+0x2c>
      __NOP();
 80026b2:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80026b4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d0f9      	beq.n	80026b2 <ITM_SendChar+0x2a>
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80026be:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80026c2:	687a      	ldr	r2, [r7, #4]
 80026c4:	b2d2      	uxtb	r2, r2
 80026c6:	701a      	strb	r2, [r3, #0]
  return (ch);
 80026c8:	687b      	ldr	r3, [r7, #4]
}
 80026ca:	4618      	mov	r0, r3
 80026cc:	370c      	adds	r7, #12
 80026ce:	46bd      	mov	sp, r7
 80026d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d4:	4770      	bx	lr
	...

080026d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80026d8:	b5b0      	push	{r4, r5, r7, lr}
 80026da:	b0ce      	sub	sp, #312	; 0x138
 80026dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	uint16_t ADC_VAL[10] = {0};
 80026de:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 80026e2:	2200      	movs	r2, #0
 80026e4:	601a      	str	r2, [r3, #0]
 80026e6:	605a      	str	r2, [r3, #4]
 80026e8:	609a      	str	r2, [r3, #8]
 80026ea:	60da      	str	r2, [r3, #12]
 80026ec:	611a      	str	r2, [r3, #16]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80026ee:	f001 fb88 	bl	8003e02 <HAL_Init>

  /* USER CODE BEGIN Init */

	// Definiere Variablen fuer Main-Funktion
	uint8_t TxData[8], OutData[6] = {0}, InData[6] = {0}, AnalogData[8] = {0}, TempData[8] = {0};
 80026f2:	2300      	movs	r3, #0
 80026f4:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80026f8:	2300      	movs	r3, #0
 80026fa:	f8a7 3100 	strh.w	r3, [r7, #256]	; 0x100
 80026fe:	2300      	movs	r3, #0
 8002700:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8002704:	2300      	movs	r3, #0
 8002706:	f8a7 30f8 	strh.w	r3, [r7, #248]	; 0xf8
 800270a:	2300      	movs	r3, #0
 800270c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8002710:	2300      	movs	r3, #0
 8002712:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8002716:	2300      	movs	r3, #0
 8002718:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800271c:	2300      	movs	r3, #0
 800271e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
	uint8_t status, tmp[4] = {0}, task = 0, heizung = 0;
 8002722:	2300      	movs	r3, #0
 8002724:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002728:	2300      	movs	r3, #0
 800272a:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
 800272e:	2300      	movs	r3, #0
 8002730:	f887 3136 	strb.w	r3, [r7, #310]	; 0x136
	uint16_t count = 0, gas_adc = 0, gas_mean = 0;
 8002734:	2300      	movs	r3, #0
 8002736:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
 800273a:	2300      	movs	r3, #0
 800273c:	f8a7 3124 	strh.w	r3, [r7, #292]	; 0x124
 8002740:	2300      	movs	r3, #0
 8002742:	f8a7 3132 	strh.w	r3, [r7, #306]	; 0x132
  	uint32_t lastcan = 0, lastsendcan = 0;
 8002746:	2300      	movs	r3, #0
 8002748:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 800274c:	2300      	movs	r3, #0
 800274e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  	static Motor_State statemaschine = Start;

  	// Erstelle Can-Nachrichten
    // Sendenachricht erstellen
  	CAN_TxHeaderTypeDef TxMessage = {0x123, 0, CAN_RTR_DATA, CAN_ID_STD, 8, DISABLE};
 8002752:	4bb6      	ldr	r3, [pc, #728]	; (8002a2c <main+0x354>)
 8002754:	f107 04c8 	add.w	r4, r7, #200	; 0xc8
 8002758:	461d      	mov	r5, r3
 800275a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800275c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800275e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002762:	e884 0003 	stmia.w	r4, {r0, r1}
	// Sendenachricht Motorsteuergeraet digitale Ausgaenge erstellen
  	CAN_TxHeaderTypeDef TxOutput = {MOTOR_CAN_DIGITAL_OUT, 0, CAN_RTR_DATA, CAN_ID_STD, 6, DISABLE};
 8002766:	4bb2      	ldr	r3, [pc, #712]	; (8002a30 <main+0x358>)
 8002768:	f107 04b0 	add.w	r4, r7, #176	; 0xb0
 800276c:	461d      	mov	r5, r3
 800276e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002770:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002772:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002776:	e884 0003 	stmia.w	r4, {r0, r1}
	// Sendenachricht Motorsteuergeraet digitale Eingaenge erstellen
  	CAN_TxHeaderTypeDef TxInput = {MOTOR_CAN_DIGITAL_IN, 0, CAN_RTR_DATA, CAN_ID_STD, 6, DISABLE};
 800277a:	4bae      	ldr	r3, [pc, #696]	; (8002a34 <main+0x35c>)
 800277c:	f107 0498 	add.w	r4, r7, #152	; 0x98
 8002780:	461d      	mov	r5, r3
 8002782:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002784:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002786:	e895 0003 	ldmia.w	r5, {r0, r1}
 800278a:	e884 0003 	stmia.w	r4, {r0, r1}
	// Sendenachricht Motorsteuergeraet Motor1 erstellen
  	CAN_TxHeaderTypeDef TxMotor1 = {MOTOR_CAN_DREHZAHL, 0, CAN_RTR_DATA, CAN_ID_STD, 8, DISABLE};
 800278e:	4baa      	ldr	r3, [pc, #680]	; (8002a38 <main+0x360>)
 8002790:	f107 0480 	add.w	r4, r7, #128	; 0x80
 8002794:	461d      	mov	r5, r3
 8002796:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002798:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800279a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800279e:	e884 0003 	stmia.w	r4, {r0, r1}
  	// Sendenachricht Motorsteuergeraet an Bamocar erstellen
  	CAN_TxHeaderTypeDef TxBamocar = {BAMOCAR_TX_ID, 0, CAN_RTR_DATA, CAN_ID_STD, 3, DISABLE};
 80027a2:	4ba6      	ldr	r3, [pc, #664]	; (8002a3c <main+0x364>)
 80027a4:	f107 0468 	add.w	r4, r7, #104	; 0x68
 80027a8:	461d      	mov	r5, r3
 80027aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80027ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80027ae:	e895 0003 	ldmia.w	r5, {r0, r1}
 80027b2:	e884 0003 	stmia.w	r4, {r0, r1}
	// Sendenachricht Motorsteuergeraet analoge Eingaenge erstellen
  	CAN_TxHeaderTypeDef TxAnalog = {MOTOR_CAN_ANALOG_IN, 0, CAN_RTR_DATA, CAN_ID_STD, 8, DISABLE};
 80027b6:	4ba2      	ldr	r3, [pc, #648]	; (8002a40 <main+0x368>)
 80027b8:	f107 0450 	add.w	r4, r7, #80	; 0x50
 80027bc:	461d      	mov	r5, r3
 80027be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80027c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80027c2:	e895 0003 	ldmia.w	r5, {r0, r1}
 80027c6:	e884 0003 	stmia.w	r4, {r0, r1}
  	// Sendenachricht Motorsteuergeraet Temperatur Eingaenge erstellen
  	CAN_TxHeaderTypeDef TxTemperatur = {MOTOR_CAN_TEMPERATUR, 0, CAN_RTR_DATA, CAN_ID_STD, 8, DISABLE};
 80027ca:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80027ce:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80027d2:	4a9c      	ldr	r2, [pc, #624]	; (8002a44 <main+0x36c>)
 80027d4:	461c      	mov	r4, r3
 80027d6:	4615      	mov	r5, r2
 80027d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80027da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80027dc:	e895 0003 	ldmia.w	r5, {r0, r1}
 80027e0:	e884 0003 	stmia.w	r4, {r0, r1}

#if TISCHAUFBAU == 1
  	uint8_t tmp_Lenkung[4] = {0};
 80027e4:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80027e8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80027ec:	2200      	movs	r2, #0
 80027ee:	601a      	str	r2, [r3, #0]
  	// Sendenachricht Lenkung an Kombiinstrument erstellen, Simulation fuer Tischaufbau
  	CAN_TxHeaderTypeDef TxLenkung = {LENKUNG1_CAN, 0, CAN_RTR_DATA, CAN_ID_STD, 3, DISABLE};
 80027f0:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80027f4:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80027f8:	4a93      	ldr	r2, [pc, #588]	; (8002a48 <main+0x370>)
 80027fa:	461c      	mov	r4, r3
 80027fc:	4615      	mov	r5, r2
 80027fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002800:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002802:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002806:	e884 0003 	stmia.w	r4, {r0, r1}
#endif

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800280a:	f001 f823 	bl	8003854 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800280e:	f7ff fd71 	bl	80022f4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002812:	f001 fa37 	bl	8003c84 <MX_USART2_UART_Init>
  MX_CAN3_Init();
 8002816:	f7ff fc7f 	bl	8002118 <MX_CAN3_Init>
  MX_ADC1_Init();
 800281a:	f7ff fb81 	bl	8001f20 <MX_ADC1_Init>
  MX_TIM6_Init();
 800281e:	f001 f9d5 	bl	8003bcc <MX_TIM6_Init>
  MX_CAN1_Init();
 8002822:	f7ff fc43 	bl	80020ac <MX_CAN1_Init>
  /* USER CODE BEGIN 2 */

  // ITM HCLK
  ITM_SendChar('H');
 8002826:	2048      	movs	r0, #72	; 0x48
 8002828:	f7ff ff2e 	bl	8002688 <ITM_SendChar>
  ITM_SendChar('a');
 800282c:	2061      	movs	r0, #97	; 0x61
 800282e:	f7ff ff2b 	bl	8002688 <ITM_SendChar>
  ITM_SendChar('l');
 8002832:	206c      	movs	r0, #108	; 0x6c
 8002834:	f7ff ff28 	bl	8002688 <ITM_SendChar>
  ITM_SendChar('l');
 8002838:	206c      	movs	r0, #108	; 0x6c
 800283a:	f7ff ff25 	bl	8002688 <ITM_SendChar>
  ITM_SendChar('o');
 800283e:	206f      	movs	r0, #111	; 0x6f
 8002840:	f7ff ff22 	bl	8002688 <ITM_SendChar>
  ITM_SendChar(' ');
 8002844:	2020      	movs	r0, #32
 8002846:	f7ff ff1f 	bl	8002688 <ITM_SendChar>
  	// Start Timer 6 Interrupt
  	HAL_TIM_Base_Start_IT(&htim6);
 800284a:	4880      	ldr	r0, [pc, #512]	; (8002a4c <main+0x374>)
 800284c:	f004 fb34 	bl	8006eb8 <HAL_TIM_Base_Start_IT>
  	HAL_UART_Receive_IT(&huart2, &UART2_rxBuffer[uart_count], 1);
 8002850:	4b7f      	ldr	r3, [pc, #508]	; (8002a50 <main+0x378>)
 8002852:	781b      	ldrb	r3, [r3, #0]
 8002854:	461a      	mov	r2, r3
 8002856:	4b7f      	ldr	r3, [pc, #508]	; (8002a54 <main+0x37c>)
 8002858:	4413      	add	r3, r2
 800285a:	2201      	movs	r2, #1
 800285c:	4619      	mov	r1, r3
 800285e:	487e      	ldr	r0, [pc, #504]	; (8002a58 <main+0x380>)
 8002860:	f004 ff07 	bl	8007672 <HAL_UART_Receive_IT>

  	// Schreibe Resetquelle auf die Konsole
#ifdef DEBUG
	printResetSource(readResetSource());
 8002864:	f7fe f9b8 	bl	8000bd8 <readResetSource>
 8002868:	4603      	mov	r3, r0
 800286a:	4618      	mov	r0, r3
 800286c:	f7fe fa06 	bl	8000c7c <printResetSource>

  	// Teste serielle Schnittstelle
  	#define WILLKOMM_STRING_UART	"\nUART2 Transmitting in polling mode, Hello Diveturtle93!\n"
  	uartTransmit(WILLKOMM_STRING_UART, sizeof(WILLKOMM_STRING_UART));
 8002870:	213a      	movs	r1, #58	; 0x3a
 8002872:	487a      	ldr	r0, [pc, #488]	; (8002a5c <main+0x384>)
 8002874:	f7fd ffa4 	bl	80007c0 <uartTransmit>
	#define VERSION_STRING_UART		"Starting Application "
	uartTransmit(VERSION_STRING_UART, sizeof(VERSION_STRING_UART));
 8002878:	2116      	movs	r1, #22
 800287a:	4879      	ldr	r0, [pc, #484]	; (8002a60 <main+0x388>)
 800287c:	f7fd ffa0 	bl	80007c0 <uartTransmit>
	uartTransmitNumber(MAJOR, 10);
 8002880:	210a      	movs	r1, #10
 8002882:	2000      	movs	r0, #0
 8002884:	f7fd ffb0 	bl	80007e8 <uartTransmitNumber>
	uartTransmit(".", 1);
 8002888:	2101      	movs	r1, #1
 800288a:	4876      	ldr	r0, [pc, #472]	; (8002a64 <main+0x38c>)
 800288c:	f7fd ff98 	bl	80007c0 <uartTransmit>
	uartTransmitNumber(MINOR, 10);
 8002890:	210a      	movs	r1, #10
 8002892:	2001      	movs	r0, #1
 8002894:	f7fd ffa8 	bl	80007e8 <uartTransmitNumber>
	uartTransmit("\n", 1);
 8002898:	2101      	movs	r1, #1
 800289a:	4873      	ldr	r0, [pc, #460]	; (8002a68 <main+0x390>)
 800289c:	f7fd ff90 	bl	80007c0 <uartTransmit>

  	// Sammel Systeminformationen
  	collectSystemInfo();
 80028a0:	f7fe f970 	bl	8000b84 <collectSystemInfo>
	// Leds Testen
//  testPCB_Leds();
//	testCockpit_Leds();

  	// Testen der Versorgungsspannung am Shutdown-Circuit
  	testSDC();
 80028a4:	f7ff fa86 	bl	8001db4 <testSDC>

  	// Alle Fehler Cockpit loeschen
  	cockpit_default();
 80028a8:	f7ff fa3a 	bl	8001d20 <cockpit_default>
  	// Setze LED Green
  	leuchten_out.GreenLed = 1;
 80028ac:	4a6f      	ldr	r2, [pc, #444]	; (8002a6c <main+0x394>)
 80028ae:	7853      	ldrb	r3, [r2, #1]
 80028b0:	f043 0310 	orr.w	r3, r3, #16
 80028b4:	7053      	strb	r3, [r2, #1]
  	HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, leuchten_out.GreenLed);
 80028b6:	4b6d      	ldr	r3, [pc, #436]	; (8002a6c <main+0x394>)
 80028b8:	785b      	ldrb	r3, [r3, #1]
 80028ba:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80028be:	b2db      	uxtb	r3, r3
 80028c0:	461a      	mov	r2, r3
 80028c2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80028c6:	486a      	ldr	r0, [pc, #424]	; (8002a70 <main+0x398>)
 80028c8:	f003 f978 	bl	8005bbc <HAL_GPIO_WritePin>

  	// Lese alle Eingaenge
  	readall_inputs();
 80028cc:	f7fe fda2 	bl	8001414 <readall_inputs>

    // Sendenachricht 0x123 mit Dummy-Daten fuellen
  	for (uint8_t j = 0; j < 8; j++)
 80028d0:	2300      	movs	r3, #0
 80028d2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
 80028d6:	e00f      	b.n	80028f8 <main+0x220>
  		TxData[j] = (j + 1);
 80028d8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80028dc:	f897 2127 	ldrb.w	r2, [r7, #295]	; 0x127
 80028e0:	3201      	adds	r2, #1
 80028e2:	b2d2      	uxtb	r2, r2
 80028e4:	f503 739c 	add.w	r3, r3, #312	; 0x138
 80028e8:	443b      	add	r3, r7
 80028ea:	f803 2c34 	strb.w	r2, [r3, #-52]
  	for (uint8_t j = 0; j < 8; j++)
 80028ee:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80028f2:	3301      	adds	r3, #1
 80028f4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
 80028f8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80028fc:	2b07      	cmp	r3, #7
 80028fe:	d9eb      	bls.n	80028d8 <main+0x200>

  	// Starte While-Schleife
#define MAINWHILE				"\nStarte While Schleife\n"
  	uartTransmit(MAINWHILE, sizeof(MAINWHILE));
 8002900:	2118      	movs	r1, #24
 8002902:	485c      	ldr	r0, [pc, #368]	; (8002a74 <main+0x39c>)
 8002904:	f7fd ff5c 	bl	80007c0 <uartTransmit>


  	if (statemaschine == Start)
 8002908:	4b5b      	ldr	r3, [pc, #364]	; (8002a78 <main+0x3a0>)
 800290a:	781b      	ldrb	r3, [r3, #0]
 800290c:	2b00      	cmp	r3, #0
 800290e:	d110      	bne.n	8002932 <main+0x25a>
  	{
  		statemaschine = Ready;
 8002910:	4b59      	ldr	r3, [pc, #356]	; (8002a78 <main+0x3a0>)
 8002912:	2201      	movs	r2, #1
 8002914:	701a      	strb	r2, [r3, #0]
  		uartTransmit("Ready\n", 6);
 8002916:	2106      	movs	r1, #6
 8002918:	4858      	ldr	r0, [pc, #352]	; (8002a7c <main+0x3a4>)
 800291a:	f7fd ff51 	bl	80007c0 <uartTransmit>

  		system_out.F18 = 1;
 800291e:	4a58      	ldr	r2, [pc, #352]	; (8002a80 <main+0x3a8>)
 8002920:	7813      	ldrb	r3, [r2, #0]
 8002922:	f043 0304 	orr.w	r3, r3, #4
 8002926:	7013      	strb	r3, [r2, #0]
  		system_out.F54 = 1;
 8002928:	4a55      	ldr	r2, [pc, #340]	; (8002a80 <main+0x3a8>)
 800292a:	7813      	ldrb	r3, [r2, #0]
 800292c:	f043 0302 	orr.w	r3, r3, #2
 8002930:	7013      	strb	r3, [r2, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		if (UART2_rxBuffer[uart_count-1] == '\r')
 8002932:	4b47      	ldr	r3, [pc, #284]	; (8002a50 <main+0x378>)
 8002934:	781b      	ldrb	r3, [r3, #0]
 8002936:	3b01      	subs	r3, #1
 8002938:	4a46      	ldr	r2, [pc, #280]	; (8002a54 <main+0x37c>)
 800293a:	5cd3      	ldrb	r3, [r2, r3]
 800293c:	2b0d      	cmp	r3, #13
 800293e:	f040 8141 	bne.w	8002bc4 <main+0x4ec>
		{
			HAL_UART_Transmit(&huart2, (uint8_t*)"\nEingabe OK\r\n", 13, 100);
 8002942:	2364      	movs	r3, #100	; 0x64
 8002944:	220d      	movs	r2, #13
 8002946:	494f      	ldr	r1, [pc, #316]	; (8002a84 <main+0x3ac>)
 8002948:	4843      	ldr	r0, [pc, #268]	; (8002a58 <main+0x380>)
 800294a:	f004 fe0f 	bl	800756c <HAL_UART_Transmit>
			if (UART2_rxBuffer[0] == 'R' && UART2_rxBuffer[1] == 'E' && UART2_rxBuffer[2] == 'S')
 800294e:	4b41      	ldr	r3, [pc, #260]	; (8002a54 <main+0x37c>)
 8002950:	781b      	ldrb	r3, [r3, #0]
 8002952:	2b52      	cmp	r3, #82	; 0x52
 8002954:	d120      	bne.n	8002998 <main+0x2c0>
 8002956:	4b3f      	ldr	r3, [pc, #252]	; (8002a54 <main+0x37c>)
 8002958:	785b      	ldrb	r3, [r3, #1]
 800295a:	2b45      	cmp	r3, #69	; 0x45
 800295c:	d11c      	bne.n	8002998 <main+0x2c0>
 800295e:	4b3d      	ldr	r3, [pc, #244]	; (8002a54 <main+0x37c>)
 8002960:	789b      	ldrb	r3, [r3, #2]
 8002962:	2b53      	cmp	r3, #83	; 0x53
 8002964:	d118      	bne.n	8002998 <main+0x2c0>
			{
				uint8_t c[10] = {204, 205, 205, 205, 205, 205, 205, 205, 205, 185};
 8002966:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800296a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800296e:	4a46      	ldr	r2, [pc, #280]	; (8002a88 <main+0x3b0>)
 8002970:	ca07      	ldmia	r2, {r0, r1, r2}
 8002972:	c303      	stmia	r3!, {r0, r1}
 8002974:	801a      	strh	r2, [r3, #0]
				HAL_UART_Transmit(&huart2, (uint8_t*)"\a", 1, 100);
 8002976:	2364      	movs	r3, #100	; 0x64
 8002978:	2201      	movs	r2, #1
 800297a:	4944      	ldr	r1, [pc, #272]	; (8002a8c <main+0x3b4>)
 800297c:	4836      	ldr	r0, [pc, #216]	; (8002a58 <main+0x380>)
 800297e:	f004 fdf5 	bl	800756c <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart2, c, 10, 100);
 8002982:	f107 0110 	add.w	r1, r7, #16
 8002986:	2364      	movs	r3, #100	; 0x64
 8002988:	220a      	movs	r2, #10
 800298a:	4833      	ldr	r0, [pc, #204]	; (8002a58 <main+0x380>)
 800298c:	f004 fdee 	bl	800756c <HAL_UART_Transmit>
				UART2_msg[0] = 1;
 8002990:	4b3f      	ldr	r3, [pc, #252]	; (8002a90 <main+0x3b8>)
 8002992:	2201      	movs	r2, #1
 8002994:	701a      	strb	r2, [r3, #0]
			{
 8002996:	e112      	b.n	8002bbe <main+0x4e6>
			}
			else if (UART2_rxBuffer[0] == 'O' && UART2_rxBuffer[1] == 'E' && UART2_rxBuffer[2] == 'L')
 8002998:	4b2e      	ldr	r3, [pc, #184]	; (8002a54 <main+0x37c>)
 800299a:	781b      	ldrb	r3, [r3, #0]
 800299c:	2b4f      	cmp	r3, #79	; 0x4f
 800299e:	d125      	bne.n	80029ec <main+0x314>
 80029a0:	4b2c      	ldr	r3, [pc, #176]	; (8002a54 <main+0x37c>)
 80029a2:	785b      	ldrb	r3, [r3, #1]
 80029a4:	2b45      	cmp	r3, #69	; 0x45
 80029a6:	d121      	bne.n	80029ec <main+0x314>
 80029a8:	4b2a      	ldr	r3, [pc, #168]	; (8002a54 <main+0x37c>)
 80029aa:	789b      	ldrb	r3, [r3, #2]
 80029ac:	2b4c      	cmp	r3, #76	; 0x4c
 80029ae:	d11d      	bne.n	80029ec <main+0x314>
			{
				uartTransmit("Display Oel\r\n", 13);
 80029b0:	210d      	movs	r1, #13
 80029b2:	4838      	ldr	r0, [pc, #224]	; (8002a94 <main+0x3bc>)
 80029b4:	f7fd ff04 	bl	80007c0 <uartTransmit>
				leuchten_out.Oeldruck = !leuchten_out.Oeldruck;
 80029b8:	4b2c      	ldr	r3, [pc, #176]	; (8002a6c <main+0x394>)
 80029ba:	785b      	ldrb	r3, [r3, #1]
 80029bc:	f003 0301 	and.w	r3, r3, #1
 80029c0:	b2db      	uxtb	r3, r3
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	bf0c      	ite	eq
 80029c6:	2301      	moveq	r3, #1
 80029c8:	2300      	movne	r3, #0
 80029ca:	b2d9      	uxtb	r1, r3
 80029cc:	4a27      	ldr	r2, [pc, #156]	; (8002a6c <main+0x394>)
 80029ce:	7853      	ldrb	r3, [r2, #1]
 80029d0:	f361 0300 	bfi	r3, r1, #0, #1
 80029d4:	7053      	strb	r3, [r2, #1]
				leuchten_out.GreenLed = leuchten_out.Oeldruck;
 80029d6:	4b25      	ldr	r3, [pc, #148]	; (8002a6c <main+0x394>)
 80029d8:	785b      	ldrb	r3, [r3, #1]
 80029da:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80029de:	b2d9      	uxtb	r1, r3
 80029e0:	4a22      	ldr	r2, [pc, #136]	; (8002a6c <main+0x394>)
 80029e2:	7853      	ldrb	r3, [r2, #1]
 80029e4:	f361 1304 	bfi	r3, r1, #4, #1
 80029e8:	7053      	strb	r3, [r2, #1]
 80029ea:	e0e8      	b.n	8002bbe <main+0x4e6>
			}
			else if (UART2_rxBuffer[0] == 'W' && UART2_rxBuffer[1] == 'I' && UART2_rxBuffer[2] == 'S')
 80029ec:	4b19      	ldr	r3, [pc, #100]	; (8002a54 <main+0x37c>)
 80029ee:	781b      	ldrb	r3, [r3, #0]
 80029f0:	2b57      	cmp	r3, #87	; 0x57
 80029f2:	d153      	bne.n	8002a9c <main+0x3c4>
 80029f4:	4b17      	ldr	r3, [pc, #92]	; (8002a54 <main+0x37c>)
 80029f6:	785b      	ldrb	r3, [r3, #1]
 80029f8:	2b49      	cmp	r3, #73	; 0x49
 80029fa:	d14f      	bne.n	8002a9c <main+0x3c4>
 80029fc:	4b15      	ldr	r3, [pc, #84]	; (8002a54 <main+0x37c>)
 80029fe:	789b      	ldrb	r3, [r3, #2]
 8002a00:	2b53      	cmp	r3, #83	; 0x53
 8002a02:	d14b      	bne.n	8002a9c <main+0x3c4>
			{
				uartTransmit("Display Wisch\r\n", 15);
 8002a04:	210f      	movs	r1, #15
 8002a06:	4824      	ldr	r0, [pc, #144]	; (8002a98 <main+0x3c0>)
 8002a08:	f7fd feda 	bl	80007c0 <uartTransmit>
				leuchten_out.Wischwarn = !leuchten_out.Wischwarn;
 8002a0c:	4b17      	ldr	r3, [pc, #92]	; (8002a6c <main+0x394>)
 8002a0e:	781b      	ldrb	r3, [r3, #0]
 8002a10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a14:	b2db      	uxtb	r3, r3
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	bf0c      	ite	eq
 8002a1a:	2301      	moveq	r3, #1
 8002a1c:	2300      	movne	r3, #0
 8002a1e:	b2d9      	uxtb	r1, r3
 8002a20:	4a12      	ldr	r2, [pc, #72]	; (8002a6c <main+0x394>)
 8002a22:	7813      	ldrb	r3, [r2, #0]
 8002a24:	f361 1386 	bfi	r3, r1, #6, #1
 8002a28:	7013      	strb	r3, [r2, #0]
 8002a2a:	e0c8      	b.n	8002bbe <main+0x4e6>
 8002a2c:	080095b4 	.word	0x080095b4
 8002a30:	080095cc 	.word	0x080095cc
 8002a34:	080095e4 	.word	0x080095e4
 8002a38:	080095fc 	.word	0x080095fc
 8002a3c:	08009614 	.word	0x08009614
 8002a40:	0800962c 	.word	0x0800962c
 8002a44:	08009644 	.word	0x08009644
 8002a48:	0800965c 	.word	0x0800965c
 8002a4c:	2000016c 	.word	0x2000016c
 8002a50:	20000150 	.word	0x20000150
 8002a54:	20000138 	.word	0x20000138
 8002a58:	200001b8 	.word	0x200001b8
 8002a5c:	080091c4 	.word	0x080091c4
 8002a60:	08009200 	.word	0x08009200
 8002a64:	08009218 	.word	0x08009218
 8002a68:	0800921c 	.word	0x0800921c
 8002a6c:	20000050 	.word	0x20000050
 8002a70:	40020400 	.word	0x40020400
 8002a74:	08009220 	.word	0x08009220
 8002a78:	20000168 	.word	0x20000168
 8002a7c:	08009238 	.word	0x08009238
 8002a80:	20000048 	.word	0x20000048
 8002a84:	08009240 	.word	0x08009240
 8002a88:	08009674 	.word	0x08009674
 8002a8c:	08009250 	.word	0x08009250
 8002a90:	20000144 	.word	0x20000144
 8002a94:	08009254 	.word	0x08009254
 8002a98:	08009264 	.word	0x08009264
			}
			else if (UART2_rxBuffer[0] == 'B' && UART2_rxBuffer[1] == 'R' && UART2_rxBuffer[2] == 'E')
 8002a9c:	4b82      	ldr	r3, [pc, #520]	; (8002ca8 <main+0x5d0>)
 8002a9e:	781b      	ldrb	r3, [r3, #0]
 8002aa0:	2b42      	cmp	r3, #66	; 0x42
 8002aa2:	d118      	bne.n	8002ad6 <main+0x3fe>
 8002aa4:	4b80      	ldr	r3, [pc, #512]	; (8002ca8 <main+0x5d0>)
 8002aa6:	785b      	ldrb	r3, [r3, #1]
 8002aa8:	2b52      	cmp	r3, #82	; 0x52
 8002aaa:	d114      	bne.n	8002ad6 <main+0x3fe>
 8002aac:	4b7e      	ldr	r3, [pc, #504]	; (8002ca8 <main+0x5d0>)
 8002aae:	789b      	ldrb	r3, [r3, #2]
 8002ab0:	2b45      	cmp	r3, #69	; 0x45
 8002ab2:	d110      	bne.n	8002ad6 <main+0x3fe>
			{
				uartTransmit("Display Brems\r\n", 15);
 8002ab4:	210f      	movs	r1, #15
 8002ab6:	487d      	ldr	r0, [pc, #500]	; (8002cac <main+0x5d4>)
 8002ab8:	f7fd fe82 	bl	80007c0 <uartTransmit>
				leuchten_out.Bremswarn = !leuchten_out.Bremswarn;
 8002abc:	4b7c      	ldr	r3, [pc, #496]	; (8002cb0 <main+0x5d8>)
 8002abe:	781b      	ldrb	r3, [r3, #0]
 8002ac0:	b25b      	sxtb	r3, r3
 8002ac2:	43db      	mvns	r3, r3
 8002ac4:	b2db      	uxtb	r3, r3
 8002ac6:	09db      	lsrs	r3, r3, #7
 8002ac8:	b2d9      	uxtb	r1, r3
 8002aca:	4a79      	ldr	r2, [pc, #484]	; (8002cb0 <main+0x5d8>)
 8002acc:	7813      	ldrb	r3, [r2, #0]
 8002ace:	f361 13c7 	bfi	r3, r1, #7, #1
 8002ad2:	7013      	strb	r3, [r2, #0]
 8002ad4:	e073      	b.n	8002bbe <main+0x4e6>
			}
			else if (UART2_rxBuffer[0] == 'R' && UART2_rxBuffer[1] == 'U' && UART2_rxBuffer[2] == 'C')
 8002ad6:	4b74      	ldr	r3, [pc, #464]	; (8002ca8 <main+0x5d0>)
 8002ad8:	781b      	ldrb	r3, [r3, #0]
 8002ada:	2b52      	cmp	r3, #82	; 0x52
 8002adc:	d11b      	bne.n	8002b16 <main+0x43e>
 8002ade:	4b72      	ldr	r3, [pc, #456]	; (8002ca8 <main+0x5d0>)
 8002ae0:	785b      	ldrb	r3, [r3, #1]
 8002ae2:	2b55      	cmp	r3, #85	; 0x55
 8002ae4:	d117      	bne.n	8002b16 <main+0x43e>
 8002ae6:	4b70      	ldr	r3, [pc, #448]	; (8002ca8 <main+0x5d0>)
 8002ae8:	789b      	ldrb	r3, [r3, #2]
 8002aea:	2b43      	cmp	r3, #67	; 0x43
 8002aec:	d113      	bne.n	8002b16 <main+0x43e>
			{
				uartTransmit("Display Rueck\r\n", 15);
 8002aee:	210f      	movs	r1, #15
 8002af0:	4870      	ldr	r0, [pc, #448]	; (8002cb4 <main+0x5dc>)
 8002af2:	f7fd fe65 	bl	80007c0 <uartTransmit>
				leuchten_out.Rueckwarn = !leuchten_out.Rueckwarn;
 8002af6:	4b6e      	ldr	r3, [pc, #440]	; (8002cb0 <main+0x5d8>)
 8002af8:	781b      	ldrb	r3, [r3, #0]
 8002afa:	f003 0310 	and.w	r3, r3, #16
 8002afe:	b2db      	uxtb	r3, r3
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	bf0c      	ite	eq
 8002b04:	2301      	moveq	r3, #1
 8002b06:	2300      	movne	r3, #0
 8002b08:	b2d9      	uxtb	r1, r3
 8002b0a:	4a69      	ldr	r2, [pc, #420]	; (8002cb0 <main+0x5d8>)
 8002b0c:	7813      	ldrb	r3, [r2, #0]
 8002b0e:	f361 1304 	bfi	r3, r1, #4, #1
 8002b12:	7013      	strb	r3, [r2, #0]
 8002b14:	e053      	b.n	8002bbe <main+0x4e6>
			}
			else if (UART2_rxBuffer[0] == 'B' && UART2_rxBuffer[1] == 'U' && UART2_rxBuffer[2] == 'P')
 8002b16:	4b64      	ldr	r3, [pc, #400]	; (8002ca8 <main+0x5d0>)
 8002b18:	781b      	ldrb	r3, [r3, #0]
 8002b1a:	2b42      	cmp	r3, #66	; 0x42
 8002b1c:	d10f      	bne.n	8002b3e <main+0x466>
 8002b1e:	4b62      	ldr	r3, [pc, #392]	; (8002ca8 <main+0x5d0>)
 8002b20:	785b      	ldrb	r3, [r3, #1]
 8002b22:	2b55      	cmp	r3, #85	; 0x55
 8002b24:	d10b      	bne.n	8002b3e <main+0x466>
 8002b26:	4b60      	ldr	r3, [pc, #384]	; (8002ca8 <main+0x5d0>)
 8002b28:	789b      	ldrb	r3, [r3, #2]
 8002b2a:	2b50      	cmp	r3, #80	; 0x50
 8002b2c:	d107      	bne.n	8002b3e <main+0x466>
			{
				uartTransmit("BC Up\r\n", 7);
 8002b2e:	2107      	movs	r1, #7
 8002b30:	4861      	ldr	r0, [pc, #388]	; (8002cb8 <main+0x5e0>)
 8002b32:	f7fd fe45 	bl	80007c0 <uartTransmit>
				UART2_msg[0] = 2;
 8002b36:	4b61      	ldr	r3, [pc, #388]	; (8002cbc <main+0x5e4>)
 8002b38:	2202      	movs	r2, #2
 8002b3a:	701a      	strb	r2, [r3, #0]
 8002b3c:	e03f      	b.n	8002bbe <main+0x4e6>
			}
			else if (UART2_rxBuffer[0] == 'B' && UART2_rxBuffer[1] == 'D' && UART2_rxBuffer[2] == 'O')
 8002b3e:	4b5a      	ldr	r3, [pc, #360]	; (8002ca8 <main+0x5d0>)
 8002b40:	781b      	ldrb	r3, [r3, #0]
 8002b42:	2b42      	cmp	r3, #66	; 0x42
 8002b44:	d10f      	bne.n	8002b66 <main+0x48e>
 8002b46:	4b58      	ldr	r3, [pc, #352]	; (8002ca8 <main+0x5d0>)
 8002b48:	785b      	ldrb	r3, [r3, #1]
 8002b4a:	2b44      	cmp	r3, #68	; 0x44
 8002b4c:	d10b      	bne.n	8002b66 <main+0x48e>
 8002b4e:	4b56      	ldr	r3, [pc, #344]	; (8002ca8 <main+0x5d0>)
 8002b50:	789b      	ldrb	r3, [r3, #2]
 8002b52:	2b4f      	cmp	r3, #79	; 0x4f
 8002b54:	d107      	bne.n	8002b66 <main+0x48e>
			{
				uartTransmit("BC Down\r\n", 9);
 8002b56:	2109      	movs	r1, #9
 8002b58:	4859      	ldr	r0, [pc, #356]	; (8002cc0 <main+0x5e8>)
 8002b5a:	f7fd fe31 	bl	80007c0 <uartTransmit>
				UART2_msg[0] = 3;
 8002b5e:	4b57      	ldr	r3, [pc, #348]	; (8002cbc <main+0x5e4>)
 8002b60:	2203      	movs	r2, #3
 8002b62:	701a      	strb	r2, [r3, #0]
 8002b64:	e02b      	b.n	8002bbe <main+0x4e6>
			}
			else if (UART2_rxBuffer[0] == 'B' && UART2_rxBuffer[1] == 'R' && UART2_rxBuffer[2] == 'S')
 8002b66:	4b50      	ldr	r3, [pc, #320]	; (8002ca8 <main+0x5d0>)
 8002b68:	781b      	ldrb	r3, [r3, #0]
 8002b6a:	2b42      	cmp	r3, #66	; 0x42
 8002b6c:	d10f      	bne.n	8002b8e <main+0x4b6>
 8002b6e:	4b4e      	ldr	r3, [pc, #312]	; (8002ca8 <main+0x5d0>)
 8002b70:	785b      	ldrb	r3, [r3, #1]
 8002b72:	2b52      	cmp	r3, #82	; 0x52
 8002b74:	d10b      	bne.n	8002b8e <main+0x4b6>
 8002b76:	4b4c      	ldr	r3, [pc, #304]	; (8002ca8 <main+0x5d0>)
 8002b78:	789b      	ldrb	r3, [r3, #2]
 8002b7a:	2b53      	cmp	r3, #83	; 0x53
 8002b7c:	d107      	bne.n	8002b8e <main+0x4b6>
			{
				uartTransmit("BC Reset\r\n", 10);
 8002b7e:	210a      	movs	r1, #10
 8002b80:	4850      	ldr	r0, [pc, #320]	; (8002cc4 <main+0x5ec>)
 8002b82:	f7fd fe1d 	bl	80007c0 <uartTransmit>
				UART2_msg[0] = 4;
 8002b86:	4b4d      	ldr	r3, [pc, #308]	; (8002cbc <main+0x5e4>)
 8002b88:	2204      	movs	r2, #4
 8002b8a:	701a      	strb	r2, [r3, #0]
 8002b8c:	e017      	b.n	8002bbe <main+0x4e6>
			}
			else
			{
				uint8_t c[10] = {204, 205, 205, 205, 205, 205, 205, 205, 205, 185};
 8002b8e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002b92:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002b96:	4a4c      	ldr	r2, [pc, #304]	; (8002cc8 <main+0x5f0>)
 8002b98:	ca07      	ldmia	r2, {r0, r1, r2}
 8002b9a:	c303      	stmia	r3!, {r0, r1}
 8002b9c:	801a      	strh	r2, [r3, #0]
				HAL_UART_Transmit(&huart2, (uint8_t*)"\a", 1, 100);
 8002b9e:	2364      	movs	r3, #100	; 0x64
 8002ba0:	2201      	movs	r2, #1
 8002ba2:	494a      	ldr	r1, [pc, #296]	; (8002ccc <main+0x5f4>)
 8002ba4:	484a      	ldr	r0, [pc, #296]	; (8002cd0 <main+0x5f8>)
 8002ba6:	f004 fce1 	bl	800756c <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart2, c, 10, 100);
 8002baa:	1d39      	adds	r1, r7, #4
 8002bac:	2364      	movs	r3, #100	; 0x64
 8002bae:	220a      	movs	r2, #10
 8002bb0:	4847      	ldr	r0, [pc, #284]	; (8002cd0 <main+0x5f8>)
 8002bb2:	f004 fcdb 	bl	800756c <HAL_UART_Transmit>
				uartTransmit("Falsche Eingabe\r\n", 17);
 8002bb6:	2111      	movs	r1, #17
 8002bb8:	4846      	ldr	r0, [pc, #280]	; (8002cd4 <main+0x5fc>)
 8002bba:	f7fd fe01 	bl	80007c0 <uartTransmit>
			}
			uart_count = 0;
 8002bbe:	4b46      	ldr	r3, [pc, #280]	; (8002cd8 <main+0x600>)
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	701a      	strb	r2, [r3, #0]
		}

	  	switch (UART2_msg[0])
 8002bc4:	4b3d      	ldr	r3, [pc, #244]	; (8002cbc <main+0x5e4>)
 8002bc6:	781b      	ldrb	r3, [r3, #0]
 8002bc8:	3b01      	subs	r3, #1
 8002bca:	2b03      	cmp	r3, #3
 8002bcc:	f200 808c 	bhi.w	8002ce8 <main+0x610>
 8002bd0:	a201      	add	r2, pc, #4	; (adr r2, 8002bd8 <main+0x500>)
 8002bd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bd6:	bf00      	nop
 8002bd8:	08002be9 	.word	0x08002be9
 8002bdc:	08002bf9 	.word	0x08002bf9
 8002be0:	08002c33 	.word	0x08002c33
 8002be4:	08002c6d 	.word	0x08002c6d
	  	{
	  		case 1:
				HAL_UART_Transmit(&huart2, (uint8_t*)"\nSystem Reset\r\n", 15, 100);
 8002be8:	2364      	movs	r3, #100	; 0x64
 8002bea:	220f      	movs	r2, #15
 8002bec:	493b      	ldr	r1, [pc, #236]	; (8002cdc <main+0x604>)
 8002bee:	4838      	ldr	r0, [pc, #224]	; (8002cd0 <main+0x5f8>)
 8002bf0:	f004 fcbc 	bl	800756c <HAL_UART_Transmit>
				NVIC_SystemReset();
 8002bf4:	f7ff fd32 	bl	800265c <__NVIC_SystemReset>
			break;
	  		case 2:
	  			komfort_out.BC_Up_Out = !komfort_out.BC_Up_Out;
 8002bf8:	4b39      	ldr	r3, [pc, #228]	; (8002ce0 <main+0x608>)
 8002bfa:	781b      	ldrb	r3, [r3, #0]
 8002bfc:	f003 0302 	and.w	r3, r3, #2
 8002c00:	b2db      	uxtb	r3, r3
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	bf0c      	ite	eq
 8002c06:	2301      	moveq	r3, #1
 8002c08:	2300      	movne	r3, #0
 8002c0a:	b2d9      	uxtb	r1, r3
 8002c0c:	4a34      	ldr	r2, [pc, #208]	; (8002ce0 <main+0x608>)
 8002c0e:	7813      	ldrb	r3, [r2, #0]
 8002c10:	f361 0341 	bfi	r3, r1, #1, #1
 8002c14:	7013      	strb	r3, [r2, #0]
	  			HAL_GPIO_WritePin(BC_UP_OUT_GPIO_Port, BC_UP_OUT_Pin, komfort_out.BC_Up_Out);
 8002c16:	4b32      	ldr	r3, [pc, #200]	; (8002ce0 <main+0x608>)
 8002c18:	781b      	ldrb	r3, [r3, #0]
 8002c1a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002c1e:	b2db      	uxtb	r3, r3
 8002c20:	461a      	mov	r2, r3
 8002c22:	2110      	movs	r1, #16
 8002c24:	482f      	ldr	r0, [pc, #188]	; (8002ce4 <main+0x60c>)
 8002c26:	f002 ffc9 	bl	8005bbc <HAL_GPIO_WritePin>
	  			UART2_msg[0] = 0;
 8002c2a:	4b24      	ldr	r3, [pc, #144]	; (8002cbc <main+0x5e4>)
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	701a      	strb	r2, [r3, #0]
			break;
 8002c30:	e05b      	b.n	8002cea <main+0x612>
	  		case 3:
	  			komfort_out.BC_Down_Out = !komfort_out.BC_Down_Out;
 8002c32:	4b2b      	ldr	r3, [pc, #172]	; (8002ce0 <main+0x608>)
 8002c34:	781b      	ldrb	r3, [r3, #0]
 8002c36:	f003 0304 	and.w	r3, r3, #4
 8002c3a:	b2db      	uxtb	r3, r3
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	bf0c      	ite	eq
 8002c40:	2301      	moveq	r3, #1
 8002c42:	2300      	movne	r3, #0
 8002c44:	b2d9      	uxtb	r1, r3
 8002c46:	4a26      	ldr	r2, [pc, #152]	; (8002ce0 <main+0x608>)
 8002c48:	7813      	ldrb	r3, [r2, #0]
 8002c4a:	f361 0382 	bfi	r3, r1, #2, #1
 8002c4e:	7013      	strb	r3, [r2, #0]
	  			HAL_GPIO_WritePin(BC_DOWN_OUT_GPIO_Port, BC_DOWN_OUT_Pin, komfort_out.BC_Down_Out);
 8002c50:	4b23      	ldr	r3, [pc, #140]	; (8002ce0 <main+0x608>)
 8002c52:	781b      	ldrb	r3, [r3, #0]
 8002c54:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002c58:	b2db      	uxtb	r3, r3
 8002c5a:	461a      	mov	r2, r3
 8002c5c:	2108      	movs	r1, #8
 8002c5e:	4821      	ldr	r0, [pc, #132]	; (8002ce4 <main+0x60c>)
 8002c60:	f002 ffac 	bl	8005bbc <HAL_GPIO_WritePin>
	  			UART2_msg[0] = 0;
 8002c64:	4b15      	ldr	r3, [pc, #84]	; (8002cbc <main+0x5e4>)
 8002c66:	2200      	movs	r2, #0
 8002c68:	701a      	strb	r2, [r3, #0]
	  		break;
 8002c6a:	e03e      	b.n	8002cea <main+0x612>
	  		case 4:
	  			komfort_out.BC_Rst_Out = !komfort_out.BC_Rst_Out;
 8002c6c:	4b1c      	ldr	r3, [pc, #112]	; (8002ce0 <main+0x608>)
 8002c6e:	781b      	ldrb	r3, [r3, #0]
 8002c70:	f003 0301 	and.w	r3, r3, #1
 8002c74:	b2db      	uxtb	r3, r3
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	bf0c      	ite	eq
 8002c7a:	2301      	moveq	r3, #1
 8002c7c:	2300      	movne	r3, #0
 8002c7e:	b2d9      	uxtb	r1, r3
 8002c80:	4a17      	ldr	r2, [pc, #92]	; (8002ce0 <main+0x608>)
 8002c82:	7813      	ldrb	r3, [r2, #0]
 8002c84:	f361 0300 	bfi	r3, r1, #0, #1
 8002c88:	7013      	strb	r3, [r2, #0]
	  			HAL_GPIO_WritePin(BC_RESET_OUT_GPIO_Port, BC_RESET_OUT_Pin, komfort_out.BC_Rst_Out);
 8002c8a:	4b15      	ldr	r3, [pc, #84]	; (8002ce0 <main+0x608>)
 8002c8c:	781b      	ldrb	r3, [r3, #0]
 8002c8e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002c92:	b2db      	uxtb	r3, r3
 8002c94:	461a      	mov	r2, r3
 8002c96:	2120      	movs	r1, #32
 8002c98:	4812      	ldr	r0, [pc, #72]	; (8002ce4 <main+0x60c>)
 8002c9a:	f002 ff8f 	bl	8005bbc <HAL_GPIO_WritePin>
	  			UART2_msg[0] = 0;
 8002c9e:	4b07      	ldr	r3, [pc, #28]	; (8002cbc <main+0x5e4>)
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	701a      	strb	r2, [r3, #0]
	  		break;
 8002ca4:	e021      	b.n	8002cea <main+0x612>
 8002ca6:	bf00      	nop
 8002ca8:	20000138 	.word	0x20000138
 8002cac:	08009274 	.word	0x08009274
 8002cb0:	20000050 	.word	0x20000050
 8002cb4:	08009284 	.word	0x08009284
 8002cb8:	08009294 	.word	0x08009294
 8002cbc:	20000144 	.word	0x20000144
 8002cc0:	0800929c 	.word	0x0800929c
 8002cc4:	080092a8 	.word	0x080092a8
 8002cc8:	08009674 	.word	0x08009674
 8002ccc:	08009250 	.word	0x08009250
 8002cd0:	200001b8 	.word	0x200001b8
 8002cd4:	080092b4 	.word	0x080092b4
 8002cd8:	20000150 	.word	0x20000150
 8002cdc:	080092c8 	.word	0x080092c8
 8002ce0:	20000054 	.word	0x20000054
 8002ce4:	40021400 	.word	0x40021400
			default:
			break;
 8002ce8:	bf00      	nop
		}

	  	// Statemaschine
	  	if ((statemaschine == Ready) && (system_in.KL15 != 1))
 8002cea:	4bba      	ldr	r3, [pc, #744]	; (8002fd4 <main+0x8fc>)
 8002cec:	781b      	ldrb	r3, [r3, #0]
 8002cee:	2b01      	cmp	r3, #1
 8002cf0:	d117      	bne.n	8002d22 <main+0x64a>
 8002cf2:	4bb9      	ldr	r3, [pc, #740]	; (8002fd8 <main+0x900>)
 8002cf4:	785b      	ldrb	r3, [r3, #1]
 8002cf6:	f003 0301 	and.w	r3, r3, #1
 8002cfa:	b2db      	uxtb	r3, r3
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d110      	bne.n	8002d22 <main+0x64a>
	  	{
	  		statemaschine = KL15;
 8002d00:	4bb4      	ldr	r3, [pc, #720]	; (8002fd4 <main+0x8fc>)
 8002d02:	2202      	movs	r2, #2
 8002d04:	701a      	strb	r2, [r3, #0]
	  		leuchten_out.Niveau = 1;
 8002d06:	4ab5      	ldr	r2, [pc, #724]	; (8002fdc <main+0x904>)
 8002d08:	7853      	ldrb	r3, [r2, #1]
 8002d0a:	f043 0302 	orr.w	r3, r3, #2
 8002d0e:	7053      	strb	r3, [r2, #1]
	  		leuchten_out.Anhaenger = 1;
 8002d10:	4ab2      	ldr	r2, [pc, #712]	; (8002fdc <main+0x904>)
 8002d12:	7853      	ldrb	r3, [r2, #1]
 8002d14:	f043 0304 	orr.w	r3, r3, #4
 8002d18:	7053      	strb	r3, [r2, #1]
	  		uartTransmit("KL15\n", 5);
 8002d1a:	2105      	movs	r1, #5
 8002d1c:	48b0      	ldr	r0, [pc, #704]	; (8002fe0 <main+0x908>)
 8002d1e:	f7fd fd4f 	bl	80007c0 <uartTransmit>
	  	}

	  	if ((statemaschine == KL15) && (system_in.KL15 == 1))
 8002d22:	4bac      	ldr	r3, [pc, #688]	; (8002fd4 <main+0x8fc>)
 8002d24:	781b      	ldrb	r3, [r3, #0]
 8002d26:	2b02      	cmp	r3, #2
 8002d28:	d10d      	bne.n	8002d46 <main+0x66e>
 8002d2a:	4bab      	ldr	r3, [pc, #684]	; (8002fd8 <main+0x900>)
 8002d2c:	785b      	ldrb	r3, [r3, #1]
 8002d2e:	f003 0301 	and.w	r3, r3, #1
 8002d32:	b2db      	uxtb	r3, r3
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d006      	beq.n	8002d46 <main+0x66e>
	  	{
	  		statemaschine = Ausschalten;
 8002d38:	4ba6      	ldr	r3, [pc, #664]	; (8002fd4 <main+0x8fc>)
 8002d3a:	2205      	movs	r2, #5
 8002d3c:	701a      	strb	r2, [r3, #0]
	  		uartTransmit("Ausschalten\n", 12);
 8002d3e:	210c      	movs	r1, #12
 8002d40:	48a8      	ldr	r0, [pc, #672]	; (8002fe4 <main+0x90c>)
 8002d42:	f7fd fd3d 	bl	80007c0 <uartTransmit>
	  	}

	  	if ((statemaschine == KL15) && (system_in.Anlasser != 1))
 8002d46:	4ba3      	ldr	r3, [pc, #652]	; (8002fd4 <main+0x8fc>)
 8002d48:	781b      	ldrb	r3, [r3, #0]
 8002d4a:	2b02      	cmp	r3, #2
 8002d4c:	d12f      	bne.n	8002dae <main+0x6d6>
 8002d4e:	4ba2      	ldr	r3, [pc, #648]	; (8002fd8 <main+0x900>)
 8002d50:	781b      	ldrb	r3, [r3, #0]
 8002d52:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002d56:	b2db      	uxtb	r3, r3
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d128      	bne.n	8002dae <main+0x6d6>
	  	{
	  		statemaschine = Anlasser;
 8002d5c:	4b9d      	ldr	r3, [pc, #628]	; (8002fd4 <main+0x8fc>)
 8002d5e:	2203      	movs	r2, #3
 8002d60:	701a      	strb	r2, [r3, #0]
	  		leuchten_out.Buzzer = 1;
 8002d62:	4a9e      	ldr	r2, [pc, #632]	; (8002fdc <main+0x904>)
 8002d64:	7813      	ldrb	r3, [r2, #0]
 8002d66:	f043 0308 	orr.w	r3, r3, #8
 8002d6a:	7013      	strb	r3, [r2, #0]
	  		HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, leuchten_out.Buzzer);
 8002d6c:	4b9b      	ldr	r3, [pc, #620]	; (8002fdc <main+0x904>)
 8002d6e:	781b      	ldrb	r3, [r3, #0]
 8002d70:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8002d74:	b2db      	uxtb	r3, r3
 8002d76:	461a      	mov	r2, r3
 8002d78:	2104      	movs	r1, #4
 8002d7a:	489b      	ldr	r0, [pc, #620]	; (8002fe8 <main+0x910>)
 8002d7c:	f002 ff1e 	bl	8005bbc <HAL_GPIO_WritePin>
	  		uartTransmit("Anlasser\n", 9);
 8002d80:	2109      	movs	r1, #9
 8002d82:	489a      	ldr	r0, [pc, #616]	; (8002fec <main+0x914>)
 8002d84:	f7fd fd1c 	bl	80007c0 <uartTransmit>
	  		HAL_Delay(1250);
 8002d88:	f240 40e2 	movw	r0, #1250	; 0x4e2
 8002d8c:	f001 f896 	bl	8003ebc <HAL_Delay>
	  		leuchten_out.Buzzer = 0;
 8002d90:	4a92      	ldr	r2, [pc, #584]	; (8002fdc <main+0x904>)
 8002d92:	7813      	ldrb	r3, [r2, #0]
 8002d94:	f36f 03c3 	bfc	r3, #3, #1
 8002d98:	7013      	strb	r3, [r2, #0]
	  		leuchten_out.Niveau = 0;
 8002d9a:	4a90      	ldr	r2, [pc, #576]	; (8002fdc <main+0x904>)
 8002d9c:	7853      	ldrb	r3, [r2, #1]
 8002d9e:	f36f 0341 	bfc	r3, #1, #1
 8002da2:	7053      	strb	r3, [r2, #1]
	  		leuchten_out.Anhaenger = 0;
 8002da4:	4a8d      	ldr	r2, [pc, #564]	; (8002fdc <main+0x904>)
 8002da6:	7853      	ldrb	r3, [r2, #1]
 8002da8:	f36f 0382 	bfc	r3, #2, #1
 8002dac:	7053      	strb	r3, [r2, #1]
	  	}

	  	if ((statemaschine == Anlasser) && (system_in.KL15 == 1))
 8002dae:	4b89      	ldr	r3, [pc, #548]	; (8002fd4 <main+0x8fc>)
 8002db0:	781b      	ldrb	r3, [r3, #0]
 8002db2:	2b03      	cmp	r3, #3
 8002db4:	d10d      	bne.n	8002dd2 <main+0x6fa>
 8002db6:	4b88      	ldr	r3, [pc, #544]	; (8002fd8 <main+0x900>)
 8002db8:	785b      	ldrb	r3, [r3, #1]
 8002dba:	f003 0301 	and.w	r3, r3, #1
 8002dbe:	b2db      	uxtb	r3, r3
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d006      	beq.n	8002dd2 <main+0x6fa>
	  	{
	  		statemaschine = Ausschalten;
 8002dc4:	4b83      	ldr	r3, [pc, #524]	; (8002fd4 <main+0x8fc>)
 8002dc6:	2205      	movs	r2, #5
 8002dc8:	701a      	strb	r2, [r3, #0]
	  		uartTransmit("Ausschalten\n", 12);
 8002dca:	210c      	movs	r1, #12
 8002dcc:	4885      	ldr	r0, [pc, #532]	; (8002fe4 <main+0x90c>)
 8002dce:	f7fd fcf7 	bl	80007c0 <uartTransmit>
	  	}

	  	if ((statemaschine == Anlasser) && (system_in.BremseNO == 1) && (system_in.BremseNC == 1))
 8002dd2:	4b80      	ldr	r3, [pc, #512]	; (8002fd4 <main+0x8fc>)
 8002dd4:	781b      	ldrb	r3, [r3, #0]
 8002dd6:	2b03      	cmp	r3, #3
 8002dd8:	d119      	bne.n	8002e0e <main+0x736>
 8002dda:	4b7f      	ldr	r3, [pc, #508]	; (8002fd8 <main+0x900>)
 8002ddc:	781b      	ldrb	r3, [r3, #0]
 8002dde:	f003 0304 	and.w	r3, r3, #4
 8002de2:	b2db      	uxtb	r3, r3
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d012      	beq.n	8002e0e <main+0x736>
 8002de8:	4b7b      	ldr	r3, [pc, #492]	; (8002fd8 <main+0x900>)
 8002dea:	781b      	ldrb	r3, [r3, #0]
 8002dec:	f003 0308 	and.w	r3, r3, #8
 8002df0:	b2db      	uxtb	r3, r3
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d00b      	beq.n	8002e0e <main+0x736>
	  	{
	  		statemaschine = ReadyToDrive;
 8002df6:	4b77      	ldr	r3, [pc, #476]	; (8002fd4 <main+0x8fc>)
 8002df8:	2204      	movs	r2, #4
 8002dfa:	701a      	strb	r2, [r3, #0]
	  		sdc_in.Anlasser = 1;
 8002dfc:	4a7c      	ldr	r2, [pc, #496]	; (8002ff0 <main+0x918>)
 8002dfe:	7813      	ldrb	r3, [r2, #0]
 8002e00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e04:	7013      	strb	r3, [r2, #0]
	  		uartTransmit("ReadyToDrive\n", 13);
 8002e06:	210d      	movs	r1, #13
 8002e08:	487a      	ldr	r0, [pc, #488]	; (8002ff4 <main+0x91c>)
 8002e0a:	f7fd fcd9 	bl	80007c0 <uartTransmit>
	  	}

	  	if ((statemaschine == ReadyToDrive) && (system_in.KL15 == 1))
 8002e0e:	4b71      	ldr	r3, [pc, #452]	; (8002fd4 <main+0x8fc>)
 8002e10:	781b      	ldrb	r3, [r3, #0]
 8002e12:	2b04      	cmp	r3, #4
 8002e14:	d112      	bne.n	8002e3c <main+0x764>
 8002e16:	4b70      	ldr	r3, [pc, #448]	; (8002fd8 <main+0x900>)
 8002e18:	785b      	ldrb	r3, [r3, #1]
 8002e1a:	f003 0301 	and.w	r3, r3, #1
 8002e1e:	b2db      	uxtb	r3, r3
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d00b      	beq.n	8002e3c <main+0x764>
	  	{
	  		statemaschine = Ausschalten;
 8002e24:	4b6b      	ldr	r3, [pc, #428]	; (8002fd4 <main+0x8fc>)
 8002e26:	2205      	movs	r2, #5
 8002e28:	701a      	strb	r2, [r3, #0]
	  		uartTransmit("Ausschalten\n", 12);
 8002e2a:	210c      	movs	r1, #12
 8002e2c:	486d      	ldr	r0, [pc, #436]	; (8002fe4 <main+0x90c>)
 8002e2e:	f7fd fcc7 	bl	80007c0 <uartTransmit>

	  		sdc_in.Anlasser = 0;
 8002e32:	4a6f      	ldr	r2, [pc, #444]	; (8002ff0 <main+0x918>)
 8002e34:	7813      	ldrb	r3, [r2, #0]
 8002e36:	f36f 1386 	bfc	r3, #6, #1
 8002e3a:	7013      	strb	r3, [r2, #0]
	  	if (statemaschine == CriticalError)
	  	{

	  	}

	  	if (statemaschine == Ausschalten)
 8002e3c:	4b65      	ldr	r3, [pc, #404]	; (8002fd4 <main+0x8fc>)
 8002e3e:	781b      	ldrb	r3, [r3, #0]
 8002e40:	2b05      	cmp	r3, #5
 8002e42:	d10b      	bne.n	8002e5c <main+0x784>
	  	{
	  		// Alle Ausgaenge auf Null setzen
	  		system_out.systemoutput = 0;
 8002e44:	4b6c      	ldr	r3, [pc, #432]	; (8002ff8 <main+0x920>)
 8002e46:	2200      	movs	r2, #0
 8002e48:	701a      	strb	r2, [r3, #0]
	  		highcurrent_out.high_out = 0;
 8002e4a:	4b6c      	ldr	r3, [pc, #432]	; (8002ffc <main+0x924>)
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	701a      	strb	r2, [r3, #0]
	  		komfort_out.komfortoutput = 0;
 8002e50:	4b6b      	ldr	r3, [pc, #428]	; (8003000 <main+0x928>)
 8002e52:	2200      	movs	r2, #0
 8002e54:	701a      	strb	r2, [r3, #0]
	  		leuchten_out.ledoutput = 0;
 8002e56:	4b61      	ldr	r3, [pc, #388]	; (8002fdc <main+0x904>)
 8002e58:	2200      	movs	r2, #0
 8002e5a:	801a      	strh	r2, [r3, #0]
//	  		komfort_out.BamoOut1 = 0;
//	  		komfort_out.BamoOut2 = 0;
		}

		// PWM Oelstandsensor Kombiinstrument ausgeben
		pwm_oelstand(count);
 8002e5c:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 8002e60:	4618      	mov	r0, r3
 8002e62:	f7fe ff27 	bl	8001cb4 <pwm_oelstand>

		// Ausgaenge setzen
		writeall_outputs();
 8002e66:	f7fe fd5d 	bl	8001924 <writeall_outputs>

	  	// Task wird jede Millisekunde ausgefuehrt
		if (millisekunden_flag_1 == 1)
 8002e6a:	4b66      	ldr	r3, [pc, #408]	; (8003004 <main+0x92c>)
 8002e6c:	781b      	ldrb	r3, [r3, #0]
 8002e6e:	b2db      	uxtb	r3, r3
 8002e70:	2b01      	cmp	r3, #1
 8002e72:	d10a      	bne.n	8002e8a <main+0x7b2>
		{
			count++;																	// Zaehler count hochzaehlen
 8002e74:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 8002e78:	3301      	adds	r3, #1
 8002e7a:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
			millisekunden_flag_1 = 0;													// Setze Millisekunden-Flag zurueck
 8002e7e:	4b61      	ldr	r3, [pc, #388]	; (8003004 <main+0x92c>)
 8002e80:	2200      	movs	r2, #0
 8002e82:	701a      	strb	r2, [r3, #0]

			// Setze Flag start, nur wenn millisekunden Flag gesetzt war
			task = 1;
 8002e84:	2301      	movs	r3, #1
 8002e86:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
		}

		// Task wird alle 20 Millisekunden ausgefuehrt
		if (((count % 20) == 0) && (task == 1))
 8002e8a:	f8b7 2134 	ldrh.w	r2, [r7, #308]	; 0x134
 8002e8e:	4b5e      	ldr	r3, [pc, #376]	; (8003008 <main+0x930>)
 8002e90:	fba3 1302 	umull	r1, r3, r3, r2
 8002e94:	0919      	lsrs	r1, r3, #4
 8002e96:	460b      	mov	r3, r1
 8002e98:	009b      	lsls	r3, r3, #2
 8002e9a:	440b      	add	r3, r1
 8002e9c:	009b      	lsls	r3, r3, #2
 8002e9e:	1ad3      	subs	r3, r2, r3
 8002ea0:	b29b      	uxth	r3, r3
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d131      	bne.n	8002f0a <main+0x832>
 8002ea6:	f897 3137 	ldrb.w	r3, [r7, #311]	; 0x137
 8002eaa:	2b01      	cmp	r3, #1
 8002eac:	d12d      	bne.n	8002f0a <main+0x832>
		{
			while (HAL_CAN_IsTxMessagePending(&hcan3, CAN_TX_MAILBOX0) == 1);
 8002eae:	bf00      	nop
 8002eb0:	2101      	movs	r1, #1
 8002eb2:	4856      	ldr	r0, [pc, #344]	; (800300c <main+0x934>)
 8002eb4:	f001 ff98 	bl	8004de8 <HAL_CAN_IsTxMessagePending>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	2b01      	cmp	r3, #1
 8002ebc:	d0f8      	beq.n	8002eb0 <main+0x7d8>
			// Sende Nachricht Motor1
			status = HAL_CAN_AddTxMessage(&hcan3, &TxMotor1, motor1.output, (uint32_t *)CAN_TX_MAILBOX0);
 8002ebe:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	4a52      	ldr	r2, [pc, #328]	; (8003010 <main+0x938>)
 8002ec6:	4851      	ldr	r0, [pc, #324]	; (800300c <main+0x934>)
 8002ec8:	f001 febe 	bl	8004c48 <HAL_CAN_AddTxMessage>
 8002ecc:	4603      	mov	r3, r0
 8002ece:	f887 3123 	strb.w	r3, [r7, #291]	; 0x123

#if TISCHAUFBAU == 1
			tmp_Lenkung[0] = 0;
 8002ed2:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002ed6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002eda:	2200      	movs	r2, #0
 8002edc:	701a      	strb	r2, [r3, #0]
			tmp_Lenkung[1] = 1;
 8002ede:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002ee2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	705a      	strb	r2, [r3, #1]

			while (HAL_CAN_IsTxMessagePending(&hcan3, CAN_TX_MAILBOX0) == 1);
 8002eea:	bf00      	nop
 8002eec:	2101      	movs	r1, #1
 8002eee:	4847      	ldr	r0, [pc, #284]	; (800300c <main+0x934>)
 8002ef0:	f001 ff7a 	bl	8004de8 <HAL_CAN_IsTxMessagePending>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	2b01      	cmp	r3, #1
 8002ef8:	d0f8      	beq.n	8002eec <main+0x814>
			HAL_CAN_AddTxMessage(&hcan3, &TxLenkung, tmp_Lenkung, (uint32_t *)CAN_TX_MAILBOX0);
 8002efa:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8002efe:	f107 011c 	add.w	r1, r7, #28
 8002f02:	2301      	movs	r3, #1
 8002f04:	4841      	ldr	r0, [pc, #260]	; (800300c <main+0x934>)
 8002f06:	f001 fe9f 	bl	8004c48 <HAL_CAN_AddTxMessage>
#endif
		}

		if (((count % 220) == 0) && (task == 1))
 8002f0a:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 8002f0e:	089a      	lsrs	r2, r3, #2
 8002f10:	4940      	ldr	r1, [pc, #256]	; (8003014 <main+0x93c>)
 8002f12:	fba1 1202 	umull	r1, r2, r1, r2
 8002f16:	0852      	lsrs	r2, r2, #1
 8002f18:	21dc      	movs	r1, #220	; 0xdc
 8002f1a:	fb01 f202 	mul.w	r2, r1, r2
 8002f1e:	1a9b      	subs	r3, r3, r2
 8002f20:	b29b      	uxth	r3, r3
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d11f      	bne.n	8002f66 <main+0x88e>
 8002f26:	f897 3137 	ldrb.w	r3, [r7, #311]	; 0x137
 8002f2a:	2b01      	cmp	r3, #1
 8002f2c:	d11b      	bne.n	8002f66 <main+0x88e>
		{
			// Bamocar Fehler auslesen
			tmp[0] = 0x3D;
 8002f2e:	233d      	movs	r3, #61	; 0x3d
 8002f30:	f887 30e0 	strb.w	r3, [r7, #224]	; 0xe0
			tmp[1] = 0x8F;
 8002f34:	238f      	movs	r3, #143	; 0x8f
 8002f36:	f887 30e1 	strb.w	r3, [r7, #225]	; 0xe1
			tmp[2] = 0x00;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2

			while (HAL_CAN_IsTxMessagePending(&hcan3, CAN_TX_MAILBOX0) == 1);
 8002f40:	bf00      	nop
 8002f42:	2101      	movs	r1, #1
 8002f44:	4831      	ldr	r0, [pc, #196]	; (800300c <main+0x934>)
 8002f46:	f001 ff4f 	bl	8004de8 <HAL_CAN_IsTxMessagePending>
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	2b01      	cmp	r3, #1
 8002f4e:	d0f8      	beq.n	8002f42 <main+0x86a>
			// Befehl Fehler auslesen an Bamocar senden
			status = HAL_CAN_AddTxMessage(&hcan3, &TxBamocar, tmp, (uint32_t *)CAN_TX_MAILBOX0);
 8002f50:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
 8002f54:	f107 0168 	add.w	r1, r7, #104	; 0x68
 8002f58:	2301      	movs	r3, #1
 8002f5a:	482c      	ldr	r0, [pc, #176]	; (800300c <main+0x934>)
 8002f5c:	f001 fe74 	bl	8004c48 <HAL_CAN_AddTxMessage>
 8002f60:	4603      	mov	r3, r0
 8002f62:	f887 3123 	strb.w	r3, [r7, #291]	; 0x123
			//hal_error(status);
		}

		// Task wird alle 100 Millisekunden ausgefuehrt
		if (((count % 100) == 0) && (task == 1))
 8002f66:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 8002f6a:	4a2b      	ldr	r2, [pc, #172]	; (8003018 <main+0x940>)
 8002f6c:	fba2 1203 	umull	r1, r2, r2, r3
 8002f70:	0952      	lsrs	r2, r2, #5
 8002f72:	2164      	movs	r1, #100	; 0x64
 8002f74:	fb01 f202 	mul.w	r2, r1, r2
 8002f78:	1a9b      	subs	r3, r3, r2
 8002f7a:	b29b      	uxth	r3, r3
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	f040 811f 	bne.w	80031c0 <main+0xae8>
 8002f82:	f897 3137 	ldrb.w	r3, [r7, #311]	; 0x137
 8002f86:	2b01      	cmp	r3, #1
 8002f88:	f040 811a 	bne.w	80031c0 <main+0xae8>
		{
			// alle Inputs einlesen
			readall_inputs();
 8002f8c:	f7fe fa42 	bl	8001414 <readall_inputs>

			// Anlasser abfragen
			readAnlasser();
 8002f90:	f7fe fc6e 	bl	8001870 <readAnlasser>

			// Bremse pruefen
			//readBrake();

			if (statemaschine == ReadyToDrive)
 8002f94:	4b0f      	ldr	r3, [pc, #60]	; (8002fd4 <main+0x8fc>)
 8002f96:	781b      	ldrb	r3, [r3, #0]
 8002f98:	2b04      	cmp	r3, #4
 8002f9a:	d153      	bne.n	8003044 <main+0x96c>
			{
				// Gaspedal pruefen
				gas_adc = readTrottle();
 8002f9c:	f7fe ff36 	bl	8001e0c <readTrottle>
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	f8a7 3124 	strh.w	r3, [r7, #292]	; 0x124

				// TODO Wenn Kupplung dann auch gas_mean auf 0 setzen

				// Abfrage ob Mittelwertbildung
				if (gas_adc > 0)															// Wenn Gaspedal Plausible dann Mittelwertbildung
 8002fa6:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d038      	beq.n	8003020 <main+0x948>
				{
					// Mittelwert bilden (https://nestedsoftware.com/2018/03/20/calculating-a-moving-average-on-streaming-data-5a7k.22879.html)
					// Mittelwertbildung aus 10 Werten (Weniger die 10 verkleineren, Mehr die 10 vergroeßern)
					gas_mean = (gas_mean + ((gas_adc - gas_mean)/10));
 8002fae:	f8b7 2124 	ldrh.w	r2, [r7, #292]	; 0x124
 8002fb2:	f8b7 3132 	ldrh.w	r3, [r7, #306]	; 0x132
 8002fb6:	1ad3      	subs	r3, r2, r3
 8002fb8:	4a18      	ldr	r2, [pc, #96]	; (800301c <main+0x944>)
 8002fba:	fb82 1203 	smull	r1, r2, r2, r3
 8002fbe:	1092      	asrs	r2, r2, #2
 8002fc0:	17db      	asrs	r3, r3, #31
 8002fc2:	1ad3      	subs	r3, r2, r3
 8002fc4:	b29a      	uxth	r2, r3
 8002fc6:	f8b7 3132 	ldrh.w	r3, [r7, #306]	; 0x132
 8002fca:	4413      	add	r3, r2
 8002fcc:	f8a7 3132 	strh.w	r3, [r7, #306]	; 0x132
 8002fd0:	e029      	b.n	8003026 <main+0x94e>
 8002fd2:	bf00      	nop
 8002fd4:	20000168 	.word	0x20000168
 8002fd8:	2000003c 	.word	0x2000003c
 8002fdc:	20000050 	.word	0x20000050
 8002fe0:	080092d8 	.word	0x080092d8
 8002fe4:	080092e0 	.word	0x080092e0
 8002fe8:	40021800 	.word	0x40021800
 8002fec:	080092f0 	.word	0x080092f0
 8002ff0:	20000040 	.word	0x20000040
 8002ff4:	080092fc 	.word	0x080092fc
 8002ff8:	20000048 	.word	0x20000048
 8002ffc:	2000004c 	.word	0x2000004c
 8003000:	20000054 	.word	0x20000054
 8003004:	2000015c 	.word	0x2000015c
 8003008:	cccccccd 	.word	0xcccccccd
 800300c:	200000f0 	.word	0x200000f0
 8003010:	20000160 	.word	0x20000160
 8003014:	094f2095 	.word	0x094f2095
 8003018:	51eb851f 	.word	0x51eb851f
 800301c:	66666667 	.word	0x66666667
				}
				else																		// Wenn Gaspedal unplausible oder Kupplung getreten
				{
					gas_mean = 0;
 8003020:	2300      	movs	r3, #0
 8003022:	f8a7 3132 	strh.w	r3, [r7, #306]	; 0x132
				}

				// Daten in Bamocarformat umwandeln
				tmp[0] = 0x90;
 8003026:	2390      	movs	r3, #144	; 0x90
 8003028:	f887 30e0 	strb.w	r3, [r7, #224]	; 0xe0
				tmp[1] = (gas_mean);
 800302c:	f8b7 3132 	ldrh.w	r3, [r7, #306]	; 0x132
 8003030:	b2db      	uxtb	r3, r3
 8003032:	f887 30e1 	strb.w	r3, [r7, #225]	; 0xe1
				tmp[2] = ((gas_mean) >> 8);
 8003036:	f8b7 3132 	ldrh.w	r3, [r7, #306]	; 0x132
 800303a:	0a1b      	lsrs	r3, r3, #8
 800303c:	b29b      	uxth	r3, r3
 800303e:	b2db      	uxtb	r3, r3
 8003040:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
			}

			if (system_in.Crash != 1)
 8003044:	4bc7      	ldr	r3, [pc, #796]	; (8003364 <main+0xc8c>)
 8003046:	785b      	ldrb	r3, [r3, #1]
 8003048:	f003 0310 	and.w	r3, r3, #16
 800304c:	b2db      	uxtb	r3, r3
 800304e:	2b00      	cmp	r3, #0
 8003050:	d123      	bne.n	800309a <main+0x9c2>
			{
				uartTransmit("Crash ausgeloest!!!\n", 20);
 8003052:	2114      	movs	r1, #20
 8003054:	48c4      	ldr	r0, [pc, #784]	; (8003368 <main+0xc90>)
 8003056:	f7fd fbb3 	bl	80007c0 <uartTransmit>
				statemaschine = CriticalError;
 800305a:	4bc4      	ldr	r3, [pc, #784]	; (800336c <main+0xc94>)
 800305c:	2208      	movs	r2, #8
 800305e:	701a      	strb	r2, [r3, #0]
				system_out.MotorSDC = 0;
 8003060:	4ac3      	ldr	r2, [pc, #780]	; (8003370 <main+0xc98>)
 8003062:	7813      	ldrb	r3, [r2, #0]
 8003064:	f36f 1345 	bfc	r3, #5, #1
 8003068:	7013      	strb	r3, [r2, #0]
				sdc_in.Anlasser = 0;
 800306a:	4ac2      	ldr	r2, [pc, #776]	; (8003374 <main+0xc9c>)
 800306c:	7813      	ldrb	r3, [r2, #0]
 800306e:	f36f 1386 	bfc	r3, #6, #1
 8003072:	7013      	strb	r3, [r2, #0]
				leuchten_out.RedLed = 1;
 8003074:	4ac0      	ldr	r2, [pc, #768]	; (8003378 <main+0xca0>)
 8003076:	7853      	ldrb	r3, [r2, #1]
 8003078:	f043 0308 	orr.w	r3, r3, #8
 800307c:	7053      	strb	r3, [r2, #1]
				leuchten_out.GreenLed = 0;
 800307e:	4abe      	ldr	r2, [pc, #760]	; (8003378 <main+0xca0>)
 8003080:	7853      	ldrb	r3, [r2, #1]
 8003082:	f36f 1304 	bfc	r3, #4, #1
 8003086:	7053      	strb	r3, [r2, #1]

				tmp[0] = 0x90;
 8003088:	2390      	movs	r3, #144	; 0x90
 800308a:	f887 30e0 	strb.w	r3, [r7, #224]	; 0xe0
				tmp[1] = 0;
 800308e:	2300      	movs	r3, #0
 8003090:	f887 30e1 	strb.w	r3, [r7, #225]	; 0xe1
				tmp[2] = 0;
 8003094:	2300      	movs	r3, #0
 8003096:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
			}

			if (sdc_in.BTB_SDC != 1)
 800309a:	4bb6      	ldr	r3, [pc, #728]	; (8003374 <main+0xc9c>)
 800309c:	781b      	ldrb	r3, [r3, #0]
 800309e:	f003 0308 	and.w	r3, r3, #8
 80030a2:	b2db      	uxtb	r3, r3
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d11a      	bne.n	80030de <main+0xa06>
			{
				uartTransmit("BTB Fehler!!!\n", 14);
 80030a8:	210e      	movs	r1, #14
 80030aa:	48b4      	ldr	r0, [pc, #720]	; (800337c <main+0xca4>)
 80030ac:	f7fd fb88 	bl	80007c0 <uartTransmit>
				statemaschine = MotorError;
 80030b0:	4bae      	ldr	r3, [pc, #696]	; (800336c <main+0xc94>)
 80030b2:	2207      	movs	r2, #7
 80030b4:	701a      	strb	r2, [r3, #0]
				sdc_in.Anlasser = 0;
 80030b6:	4aaf      	ldr	r2, [pc, #700]	; (8003374 <main+0xc9c>)
 80030b8:	7813      	ldrb	r3, [r2, #0]
 80030ba:	f36f 1386 	bfc	r3, #6, #1
 80030be:	7013      	strb	r3, [r2, #0]

				leuchten_out.RedLed = 1;
 80030c0:	4aad      	ldr	r2, [pc, #692]	; (8003378 <main+0xca0>)
 80030c2:	7853      	ldrb	r3, [r2, #1]
 80030c4:	f043 0308 	orr.w	r3, r3, #8
 80030c8:	7053      	strb	r3, [r2, #1]
				leuchten_out.GreenLed = 0;
 80030ca:	4aab      	ldr	r2, [pc, #684]	; (8003378 <main+0xca0>)
 80030cc:	7853      	ldrb	r3, [r2, #1]
 80030ce:	f36f 1304 	bfc	r3, #4, #1
 80030d2:	7053      	strb	r3, [r2, #1]
		  		highcurrent_out.Pumpe_Bremse = 1;
 80030d4:	4aaa      	ldr	r2, [pc, #680]	; (8003380 <main+0xca8>)
 80030d6:	7813      	ldrb	r3, [r2, #0]
 80030d8:	f043 0304 	orr.w	r3, r3, #4
 80030dc:	7013      	strb	r3, [r2, #0]
			}

			if (sdc_in.EmergencyRun != 1)
 80030de:	4ba5      	ldr	r3, [pc, #660]	; (8003374 <main+0xc9c>)
 80030e0:	781b      	ldrb	r3, [r3, #0]
 80030e2:	f003 0301 	and.w	r3, r3, #1
 80030e6:	b2db      	uxtb	r3, r3
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d127      	bne.n	800313c <main+0xa64>
			{
				uartTransmit("Emergency Run ausgeloest!!!\n", 28);
 80030ec:	211c      	movs	r1, #28
 80030ee:	48a5      	ldr	r0, [pc, #660]	; (8003384 <main+0xcac>)
 80030f0:	f7fd fb66 	bl	80007c0 <uartTransmit>
				statemaschine = MotorError;
 80030f4:	4b9d      	ldr	r3, [pc, #628]	; (800336c <main+0xc94>)
 80030f6:	2207      	movs	r2, #7
 80030f8:	701a      	strb	r2, [r3, #0]

				leuchten_out.RedLed = 1;
 80030fa:	4a9f      	ldr	r2, [pc, #636]	; (8003378 <main+0xca0>)
 80030fc:	7853      	ldrb	r3, [r2, #1]
 80030fe:	f043 0308 	orr.w	r3, r3, #8
 8003102:	7053      	strb	r3, [r2, #1]
				leuchten_out.GreenLed = 0;
 8003104:	4a9c      	ldr	r2, [pc, #624]	; (8003378 <main+0xca0>)
 8003106:	7853      	ldrb	r3, [r2, #1]
 8003108:	f36f 1304 	bfc	r3, #4, #1
 800310c:	7053      	strb	r3, [r2, #1]

				gas_mean = gas_mean/10;
 800310e:	f8b7 3132 	ldrh.w	r3, [r7, #306]	; 0x132
 8003112:	4a9d      	ldr	r2, [pc, #628]	; (8003388 <main+0xcb0>)
 8003114:	fba2 2303 	umull	r2, r3, r2, r3
 8003118:	08db      	lsrs	r3, r3, #3
 800311a:	f8a7 3132 	strh.w	r3, [r7, #306]	; 0x132

				tmp[0] = 0x90;
 800311e:	2390      	movs	r3, #144	; 0x90
 8003120:	f887 30e0 	strb.w	r3, [r7, #224]	; 0xe0
				tmp[1] = (gas_mean);
 8003124:	f8b7 3132 	ldrh.w	r3, [r7, #306]	; 0x132
 8003128:	b2db      	uxtb	r3, r3
 800312a:	f887 30e1 	strb.w	r3, [r7, #225]	; 0xe1
				tmp[2] = ((gas_mean) >> 8);
 800312e:	f8b7 3132 	ldrh.w	r3, [r7, #306]	; 0x132
 8003132:	0a1b      	lsrs	r3, r3, #8
 8003134:	b29b      	uxth	r3, r3
 8003136:	b2db      	uxtb	r3, r3
 8003138:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
			}

			if (sdc_in.Akku1SDC != 1)
 800313c:	4b8d      	ldr	r3, [pc, #564]	; (8003374 <main+0xc9c>)
 800313e:	781b      	ldrb	r3, [r3, #0]
 8003140:	f003 0304 	and.w	r3, r3, #4
 8003144:	b2db      	uxtb	r3, r3
 8003146:	2b00      	cmp	r3, #0
 8003148:	d127      	bne.n	800319a <main+0xac2>
			{
				uartTransmit("Akku SDC Fehler erkannt!!!\n", 27);
 800314a:	211b      	movs	r1, #27
 800314c:	488f      	ldr	r0, [pc, #572]	; (800338c <main+0xcb4>)
 800314e:	f7fd fb37 	bl	80007c0 <uartTransmit>
				statemaschine = MotorWarning;
 8003152:	4b86      	ldr	r3, [pc, #536]	; (800336c <main+0xc94>)
 8003154:	2206      	movs	r2, #6
 8003156:	701a      	strb	r2, [r3, #0]

				leuchten_out.RedLed = 1;
 8003158:	4a87      	ldr	r2, [pc, #540]	; (8003378 <main+0xca0>)
 800315a:	7853      	ldrb	r3, [r2, #1]
 800315c:	f043 0308 	orr.w	r3, r3, #8
 8003160:	7053      	strb	r3, [r2, #1]
				leuchten_out.GreenLed = 1;
 8003162:	4a85      	ldr	r2, [pc, #532]	; (8003378 <main+0xca0>)
 8003164:	7853      	ldrb	r3, [r2, #1]
 8003166:	f043 0310 	orr.w	r3, r3, #16
 800316a:	7053      	strb	r3, [r2, #1]

				gas_mean = gas_mean/10;
 800316c:	f8b7 3132 	ldrh.w	r3, [r7, #306]	; 0x132
 8003170:	4a85      	ldr	r2, [pc, #532]	; (8003388 <main+0xcb0>)
 8003172:	fba2 2303 	umull	r2, r3, r2, r3
 8003176:	08db      	lsrs	r3, r3, #3
 8003178:	f8a7 3132 	strh.w	r3, [r7, #306]	; 0x132

				tmp[0] = 0x90;
 800317c:	2390      	movs	r3, #144	; 0x90
 800317e:	f887 30e0 	strb.w	r3, [r7, #224]	; 0xe0
				tmp[1] = (gas_mean);
 8003182:	f8b7 3132 	ldrh.w	r3, [r7, #306]	; 0x132
 8003186:	b2db      	uxtb	r3, r3
 8003188:	f887 30e1 	strb.w	r3, [r7, #225]	; 0xe1
				tmp[2] = ((gas_mean) >> 8);
 800318c:	f8b7 3132 	ldrh.w	r3, [r7, #306]	; 0x132
 8003190:	0a1b      	lsrs	r3, r3, #8
 8003192:	b29b      	uxth	r3, r3
 8003194:	b2db      	uxtb	r3, r3
 8003196:	f887 30e2 	strb.w	r3, [r7, #226]	; 0xe2
			}

			while (HAL_CAN_IsTxMessagePending(&hcan3, CAN_TX_MAILBOX0) == 1);
 800319a:	bf00      	nop
 800319c:	2101      	movs	r1, #1
 800319e:	487c      	ldr	r0, [pc, #496]	; (8003390 <main+0xcb8>)
 80031a0:	f001 fe22 	bl	8004de8 <HAL_CAN_IsTxMessagePending>
 80031a4:	4603      	mov	r3, r0
 80031a6:	2b01      	cmp	r3, #1
 80031a8:	d0f8      	beq.n	800319c <main+0xac4>
			// Drehmoment an Bamocar senden
			status = HAL_CAN_AddTxMessage(&hcan3, &TxBamocar, tmp, (uint32_t *)CAN_TX_MAILBOX0);
 80031aa:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
 80031ae:	f107 0168 	add.w	r1, r7, #104	; 0x68
 80031b2:	2301      	movs	r3, #1
 80031b4:	4876      	ldr	r0, [pc, #472]	; (8003390 <main+0xcb8>)
 80031b6:	f001 fd47 	bl	8004c48 <HAL_CAN_AddTxMessage>
 80031ba:	4603      	mov	r3, r0
 80031bc:	f887 3123 	strb.w	r3, [r7, #291]	; 0x123
			//hal_error(status);
		}

		// Task wird alle 200 Millisekunden ausgefuehrt
		if (((count % 200) == 0) && (task == 1))
 80031c0:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 80031c4:	4a73      	ldr	r2, [pc, #460]	; (8003394 <main+0xcbc>)
 80031c6:	fba2 1203 	umull	r1, r2, r2, r3
 80031ca:	0992      	lsrs	r2, r2, #6
 80031cc:	21c8      	movs	r1, #200	; 0xc8
 80031ce:	fb01 f202 	mul.w	r2, r1, r2
 80031d2:	1a9b      	subs	r3, r3, r2
 80031d4:	b29b      	uxth	r3, r3
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	f040 815d 	bne.w	8003496 <main+0xdbe>
 80031dc:	f897 3137 	ldrb.w	r3, [r7, #311]	; 0x137
 80031e0:	2b01      	cmp	r3, #1
 80031e2:	f040 8158 	bne.w	8003496 <main+0xdbe>
		{
			// Daten fuer Ausgaenge zusammenfuehren
			OutData[0] = system_out.systemoutput;
 80031e6:	4b62      	ldr	r3, [pc, #392]	; (8003370 <main+0xc98>)
 80031e8:	781b      	ldrb	r3, [r3, #0]
 80031ea:	f887 30fc 	strb.w	r3, [r7, #252]	; 0xfc
			OutData[1] = highcurrent_out.high_out;
 80031ee:	4b64      	ldr	r3, [pc, #400]	; (8003380 <main+0xca8>)
 80031f0:	781b      	ldrb	r3, [r3, #0]
 80031f2:	f887 30fd 	strb.w	r3, [r7, #253]	; 0xfd
			OutData[2] = (leuchten_out.ledoutput >> 8);
 80031f6:	4b60      	ldr	r3, [pc, #384]	; (8003378 <main+0xca0>)
 80031f8:	881b      	ldrh	r3, [r3, #0]
 80031fa:	0a1b      	lsrs	r3, r3, #8
 80031fc:	b29b      	uxth	r3, r3
 80031fe:	b2db      	uxtb	r3, r3
 8003200:	f887 30fe 	strb.w	r3, [r7, #254]	; 0xfe
			OutData[3] = leuchten_out.ledoutput;
 8003204:	4b5c      	ldr	r3, [pc, #368]	; (8003378 <main+0xca0>)
 8003206:	881b      	ldrh	r3, [r3, #0]
 8003208:	b2db      	uxtb	r3, r3
 800320a:	f887 30ff 	strb.w	r3, [r7, #255]	; 0xff
			OutData[4] = komfort_out.komfortoutput;
 800320e:	4b62      	ldr	r3, [pc, #392]	; (8003398 <main+0xcc0>)
 8003210:	781b      	ldrb	r3, [r3, #0]
 8003212:	f887 3100 	strb.w	r3, [r7, #256]	; 0x100
			OutData[5] ++;
 8003216:	f897 3101 	ldrb.w	r3, [r7, #257]	; 0x101
 800321a:	3301      	adds	r3, #1
 800321c:	b2db      	uxtb	r3, r3
 800321e:	f887 3101 	strb.w	r3, [r7, #257]	; 0x101

			while (HAL_CAN_IsTxMessagePending(&hcan3, CAN_TX_MAILBOX0) == 1);
 8003222:	bf00      	nop
 8003224:	2101      	movs	r1, #1
 8003226:	485a      	ldr	r0, [pc, #360]	; (8003390 <main+0xcb8>)
 8003228:	f001 fdde 	bl	8004de8 <HAL_CAN_IsTxMessagePending>
 800322c:	4603      	mov	r3, r0
 800322e:	2b01      	cmp	r3, #1
 8003230:	d0f8      	beq.n	8003224 <main+0xb4c>
			// Sende Nachricht digitale Ausgaenge
			status = HAL_CAN_AddTxMessage(&hcan3, &TxOutput, OutData, (uint32_t *)CAN_TX_MAILBOX0);
 8003232:	f107 02fc 	add.w	r2, r7, #252	; 0xfc
 8003236:	f107 01b0 	add.w	r1, r7, #176	; 0xb0
 800323a:	2301      	movs	r3, #1
 800323c:	4854      	ldr	r0, [pc, #336]	; (8003390 <main+0xcb8>)
 800323e:	f001 fd03 	bl	8004c48 <HAL_CAN_AddTxMessage>
 8003242:	4603      	mov	r3, r0
 8003244:	f887 3123 	strb.w	r3, [r7, #291]	; 0x123
			//hal_error(status);

			// ADC-Werte einlesen Bremse und Temperaturen
			ADC_VAL[0] = ADC_Bremsdruck();
 8003248:	f7fd fdfa 	bl	8000e40 <ADC_Bremsdruck>
 800324c:	4603      	mov	r3, r0
 800324e:	f8a7 310c 	strh.w	r3, [r7, #268]	; 0x10c
			ADC_VAL[1] = ADC_Bremsdrucktemperatur();
 8003252:	f7fd ff8f 	bl	8001174 <ADC_Bremsdrucktemperatur>
 8003256:	4603      	mov	r3, r0
 8003258:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
			ADC_VAL[2] = ADC_STMTemperatur();
 800325c:	f7fd ffc2 	bl	80011e4 <ADC_STMTemperatur>
 8003260:	4603      	mov	r3, r0
 8003262:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
			ADC_VAL[3] = ADC_PCBTemperatur();
 8003266:	f7fd fedd 	bl	8001024 <ADC_PCBTemperatur>
 800326a:	4603      	mov	r3, r0
 800326c:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112

			// Daten fuer Eingaenge zusammenfuehren
			InData[0] ++;
 8003270:	f897 30f4 	ldrb.w	r3, [r7, #244]	; 0xf4
 8003274:	3301      	adds	r3, #1
 8003276:	b2db      	uxtb	r3, r3
 8003278:	f887 30f4 	strb.w	r3, [r7, #244]	; 0xf4
			InData[1] = (system_in.systeminput >> 8);
 800327c:	4b39      	ldr	r3, [pc, #228]	; (8003364 <main+0xc8c>)
 800327e:	881b      	ldrh	r3, [r3, #0]
 8003280:	0a1b      	lsrs	r3, r3, #8
 8003282:	b29b      	uxth	r3, r3
 8003284:	b2db      	uxtb	r3, r3
 8003286:	f887 30f5 	strb.w	r3, [r7, #245]	; 0xf5
			InData[2] = system_in.systeminput;
 800328a:	4b36      	ldr	r3, [pc, #216]	; (8003364 <main+0xc8c>)
 800328c:	881b      	ldrh	r3, [r3, #0]
 800328e:	b2db      	uxtb	r3, r3
 8003290:	f887 30f6 	strb.w	r3, [r7, #246]	; 0xf6
			InData[3] = sdc_in.sdcinput;
 8003294:	4b37      	ldr	r3, [pc, #220]	; (8003374 <main+0xc9c>)
 8003296:	781b      	ldrb	r3, [r3, #0]
 8003298:	f887 30f7 	strb.w	r3, [r7, #247]	; 0xf7
			InData[4] = (komfort_in.komfortinput >> 8);
 800329c:	4b3f      	ldr	r3, [pc, #252]	; (800339c <main+0xcc4>)
 800329e:	881b      	ldrh	r3, [r3, #0]
 80032a0:	0a1b      	lsrs	r3, r3, #8
 80032a2:	b29b      	uxth	r3, r3
 80032a4:	b2db      	uxtb	r3, r3
 80032a6:	f887 30f8 	strb.w	r3, [r7, #248]	; 0xf8
			InData[5] = komfort_in.komfortinput;
 80032aa:	4b3c      	ldr	r3, [pc, #240]	; (800339c <main+0xcc4>)
 80032ac:	881b      	ldrh	r3, [r3, #0]
 80032ae:	b2db      	uxtb	r3, r3
 80032b0:	f887 30f9 	strb.w	r3, [r7, #249]	; 0xf9

			while (HAL_CAN_IsTxMessagePending(&hcan3, CAN_TX_MAILBOX0) == 1);
 80032b4:	bf00      	nop
 80032b6:	2101      	movs	r1, #1
 80032b8:	4835      	ldr	r0, [pc, #212]	; (8003390 <main+0xcb8>)
 80032ba:	f001 fd95 	bl	8004de8 <HAL_CAN_IsTxMessagePending>
 80032be:	4603      	mov	r3, r0
 80032c0:	2b01      	cmp	r3, #1
 80032c2:	d0f8      	beq.n	80032b6 <main+0xbde>
			// Sende Nachricht digitale Eingaenge
			status = HAL_CAN_AddTxMessage(&hcan3, &TxInput, InData, (uint32_t *)CAN_TX_MAILBOX0);
 80032c4:	f107 02f4 	add.w	r2, r7, #244	; 0xf4
 80032c8:	f107 0198 	add.w	r1, r7, #152	; 0x98
 80032cc:	2301      	movs	r3, #1
 80032ce:	4830      	ldr	r0, [pc, #192]	; (8003390 <main+0xcb8>)
 80032d0:	f001 fcba 	bl	8004c48 <HAL_CAN_AddTxMessage>
 80032d4:	4603      	mov	r3, r0
 80032d6:	f887 3123 	strb.w	r3, [r7, #291]	; 0x123
			//hal_error(status);

			// ADC-Werte einlesen Navi, Klima, KL15
			ADC_VAL[4] = ADC_KL15();
 80032da:	f7fd fdfb 	bl	8000ed4 <ADC_KL15>
 80032de:	4603      	mov	r3, r0
 80032e0:	f8a7 3114 	strh.w	r3, [r7, #276]	; 0x114
			ADC_VAL[5] = ADC_Klimaflap();
 80032e4:	f7fd fe66 	bl	8000fb4 <ADC_Klimaflap>
 80032e8:	4603      	mov	r3, r0
 80032ea:	f8a7 3116 	strh.w	r3, [r7, #278]	; 0x116
			ADC_VAL[6] = ADC_Info();
 80032ee:	f7fd ff09 	bl	8001104 <ADC_Info>
 80032f2:	4603      	mov	r3, r0
 80032f4:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
			ADC_VAL[7] = ADC_Return();
 80032f8:	f7fd fecc 	bl	8001094 <ADC_Return>
 80032fc:	4603      	mov	r3, r0
 80032fe:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a

			// ADC-Werte umwandeln
			AnalogData[0] = ADC_VAL[4];
 8003302:	f8b7 3114 	ldrh.w	r3, [r7, #276]	; 0x114
 8003306:	b2db      	uxtb	r3, r3
 8003308:	f887 30ec 	strb.w	r3, [r7, #236]	; 0xec
			AnalogData[1] = (ADC_VAL[4] >> 8) | (ADC_VAL[0] << 4);
 800330c:	f8b7 3114 	ldrh.w	r3, [r7, #276]	; 0x114
 8003310:	0a1b      	lsrs	r3, r3, #8
 8003312:	b29b      	uxth	r3, r3
 8003314:	b25a      	sxtb	r2, r3
 8003316:	f8b7 310c 	ldrh.w	r3, [r7, #268]	; 0x10c
 800331a:	011b      	lsls	r3, r3, #4
 800331c:	b25b      	sxtb	r3, r3
 800331e:	4313      	orrs	r3, r2
 8003320:	b25b      	sxtb	r3, r3
 8003322:	b2db      	uxtb	r3, r3
 8003324:	f887 30ed 	strb.w	r3, [r7, #237]	; 0xed
			AnalogData[2] = (ADC_VAL[0] >> 4);
 8003328:	f8b7 310c 	ldrh.w	r3, [r7, #268]	; 0x10c
 800332c:	091b      	lsrs	r3, r3, #4
 800332e:	b29b      	uxth	r3, r3
 8003330:	b2db      	uxtb	r3, r3
 8003332:	f887 30ee 	strb.w	r3, [r7, #238]	; 0xee
			AnalogData[3] = gas_mean;
 8003336:	f8b7 3132 	ldrh.w	r3, [r7, #306]	; 0x132
 800333a:	b2db      	uxtb	r3, r3
 800333c:	f887 30ef 	strb.w	r3, [r7, #239]	; 0xef
			AnalogData[4] = (gas_mean >> 8) | (ADC_VAL[6] << 4);
 8003340:	f8b7 3132 	ldrh.w	r3, [r7, #306]	; 0x132
 8003344:	0a1b      	lsrs	r3, r3, #8
 8003346:	b29b      	uxth	r3, r3
 8003348:	b25a      	sxtb	r2, r3
 800334a:	f8b7 3118 	ldrh.w	r3, [r7, #280]	; 0x118
 800334e:	011b      	lsls	r3, r3, #4
 8003350:	b25b      	sxtb	r3, r3
 8003352:	4313      	orrs	r3, r2
 8003354:	b25b      	sxtb	r3, r3
 8003356:	b2db      	uxtb	r3, r3
 8003358:	f887 30f0 	strb.w	r3, [r7, #240]	; 0xf0
			AnalogData[5] = (ADC_VAL[6] >> 4);
 800335c:	f8b7 3118 	ldrh.w	r3, [r7, #280]	; 0x118
 8003360:	091b      	lsrs	r3, r3, #4
 8003362:	e01d      	b.n	80033a0 <main+0xcc8>
 8003364:	2000003c 	.word	0x2000003c
 8003368:	0800930c 	.word	0x0800930c
 800336c:	20000168 	.word	0x20000168
 8003370:	20000048 	.word	0x20000048
 8003374:	20000040 	.word	0x20000040
 8003378:	20000050 	.word	0x20000050
 800337c:	08009324 	.word	0x08009324
 8003380:	2000004c 	.word	0x2000004c
 8003384:	08009334 	.word	0x08009334
 8003388:	cccccccd 	.word	0xcccccccd
 800338c:	08009354 	.word	0x08009354
 8003390:	200000f0 	.word	0x200000f0
 8003394:	51eb851f 	.word	0x51eb851f
 8003398:	20000054 	.word	0x20000054
 800339c:	20000044 	.word	0x20000044
 80033a0:	b29b      	uxth	r3, r3
 80033a2:	b2db      	uxtb	r3, r3
 80033a4:	f887 30f1 	strb.w	r3, [r7, #241]	; 0xf1
			AnalogData[6] = ADC_VAL[7];
 80033a8:	f8b7 311a 	ldrh.w	r3, [r7, #282]	; 0x11a
 80033ac:	b2db      	uxtb	r3, r3
 80033ae:	f887 30f2 	strb.w	r3, [r7, #242]	; 0xf2
			AnalogData[7] = (ADC_VAL[7] >> 8);
 80033b2:	f8b7 311a 	ldrh.w	r3, [r7, #282]	; 0x11a
 80033b6:	0a1b      	lsrs	r3, r3, #8
 80033b8:	b29b      	uxth	r3, r3
 80033ba:	b2db      	uxtb	r3, r3
 80033bc:	f887 30f3 	strb.w	r3, [r7, #243]	; 0xf3

			// ADC-Werte einlesen Kuehlwassertemperatur
			ADC_VAL[8] = ADC_Kuhlwassertemperatur();
 80033c0:	f7fd fdc0 	bl	8000f44 <ADC_Kuhlwassertemperatur>
 80033c4:	4603      	mov	r3, r0
 80033c6:	f8a7 311c 	strh.w	r3, [r7, #284]	; 0x11c

			// ADC-Werte umwandeln
			TempData[0] = ADC_VAL[2];
 80033ca:	f8b7 3110 	ldrh.w	r3, [r7, #272]	; 0x110
 80033ce:	b2db      	uxtb	r3, r3
 80033d0:	f887 30e4 	strb.w	r3, [r7, #228]	; 0xe4
			TempData[1] = (ADC_VAL[2] >> 8) | (ADC_VAL[3] << 4);
 80033d4:	f8b7 3110 	ldrh.w	r3, [r7, #272]	; 0x110
 80033d8:	0a1b      	lsrs	r3, r3, #8
 80033da:	b29b      	uxth	r3, r3
 80033dc:	b25a      	sxtb	r2, r3
 80033de:	f8b7 3112 	ldrh.w	r3, [r7, #274]	; 0x112
 80033e2:	011b      	lsls	r3, r3, #4
 80033e4:	b25b      	sxtb	r3, r3
 80033e6:	4313      	orrs	r3, r2
 80033e8:	b25b      	sxtb	r3, r3
 80033ea:	b2db      	uxtb	r3, r3
 80033ec:	f887 30e5 	strb.w	r3, [r7, #229]	; 0xe5
			TempData[2] = (ADC_VAL[3] >> 4);
 80033f0:	f8b7 3112 	ldrh.w	r3, [r7, #274]	; 0x112
 80033f4:	091b      	lsrs	r3, r3, #4
 80033f6:	b29b      	uxth	r3, r3
 80033f8:	b2db      	uxtb	r3, r3
 80033fa:	f887 30e6 	strb.w	r3, [r7, #230]	; 0xe6
			TempData[3] = ADC_VAL[8];
 80033fe:	f8b7 311c 	ldrh.w	r3, [r7, #284]	; 0x11c
 8003402:	b2db      	uxtb	r3, r3
 8003404:	f887 30e7 	strb.w	r3, [r7, #231]	; 0xe7
			TempData[4] = (ADC_VAL[8] >> 8) | (ADC_VAL[1] << 4);
 8003408:	f8b7 311c 	ldrh.w	r3, [r7, #284]	; 0x11c
 800340c:	0a1b      	lsrs	r3, r3, #8
 800340e:	b29b      	uxth	r3, r3
 8003410:	b25a      	sxtb	r2, r3
 8003412:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 8003416:	011b      	lsls	r3, r3, #4
 8003418:	b25b      	sxtb	r3, r3
 800341a:	4313      	orrs	r3, r2
 800341c:	b25b      	sxtb	r3, r3
 800341e:	b2db      	uxtb	r3, r3
 8003420:	f887 30e8 	strb.w	r3, [r7, #232]	; 0xe8
			TempData[5] = (ADC_VAL[1] >> 4);
 8003424:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 8003428:	091b      	lsrs	r3, r3, #4
 800342a:	b29b      	uxth	r3, r3
 800342c:	b2db      	uxtb	r3, r3
 800342e:	f887 30e9 	strb.w	r3, [r7, #233]	; 0xe9
			TempData[6] = ADC_VAL[5];
 8003432:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8003436:	b2db      	uxtb	r3, r3
 8003438:	f887 30ea 	strb.w	r3, [r7, #234]	; 0xea
			TempData[7] = (ADC_VAL[5] >> 8);
 800343c:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8003440:	0a1b      	lsrs	r3, r3, #8
 8003442:	b29b      	uxth	r3, r3
 8003444:	b2db      	uxtb	r3, r3
 8003446:	f887 30eb 	strb.w	r3, [r7, #235]	; 0xeb

			while (HAL_CAN_IsTxMessagePending(&hcan3, CAN_TX_MAILBOX0) == 1);
 800344a:	bf00      	nop
 800344c:	2101      	movs	r1, #1
 800344e:	48b9      	ldr	r0, [pc, #740]	; (8003734 <main+0x105c>)
 8003450:	f001 fcca 	bl	8004de8 <HAL_CAN_IsTxMessagePending>
 8003454:	4603      	mov	r3, r0
 8003456:	2b01      	cmp	r3, #1
 8003458:	d0f8      	beq.n	800344c <main+0xd74>
			// Befehl Fehler auslesen an Bamocar senden
			status = HAL_CAN_AddTxMessage(&hcan3, &TxTemperatur, TempData, (uint32_t *)CAN_TX_MAILBOX0);
 800345a:	f107 02e4 	add.w	r2, r7, #228	; 0xe4
 800345e:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8003462:	2301      	movs	r3, #1
 8003464:	48b3      	ldr	r0, [pc, #716]	; (8003734 <main+0x105c>)
 8003466:	f001 fbef 	bl	8004c48 <HAL_CAN_AddTxMessage>
 800346a:	4603      	mov	r3, r0
 800346c:	f887 3123 	strb.w	r3, [r7, #291]	; 0x123
			while (HAL_CAN_IsTxMessagePending(&hcan3, CAN_TX_MAILBOX0) == 1);
 8003470:	bf00      	nop
 8003472:	2101      	movs	r1, #1
 8003474:	48af      	ldr	r0, [pc, #700]	; (8003734 <main+0x105c>)
 8003476:	f001 fcb7 	bl	8004de8 <HAL_CAN_IsTxMessagePending>
 800347a:	4603      	mov	r3, r0
 800347c:	2b01      	cmp	r3, #1
 800347e:	d0f8      	beq.n	8003472 <main+0xd9a>
			status = HAL_CAN_AddTxMessage(&hcan3, &TxAnalog, AnalogData, (uint32_t *)CAN_TX_MAILBOX0);
 8003480:	f107 02ec 	add.w	r2, r7, #236	; 0xec
 8003484:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8003488:	2301      	movs	r3, #1
 800348a:	48aa      	ldr	r0, [pc, #680]	; (8003734 <main+0x105c>)
 800348c:	f001 fbdc 	bl	8004c48 <HAL_CAN_AddTxMessage>
 8003490:	4603      	mov	r3, r0
 8003492:	f887 3123 	strb.w	r3, [r7, #291]	; 0x123
		}

		if (((count % 400) == 0) && (task == 1))
 8003496:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 800349a:	4aa7      	ldr	r2, [pc, #668]	; (8003738 <main+0x1060>)
 800349c:	fba2 1203 	umull	r1, r2, r2, r3
 80034a0:	09d2      	lsrs	r2, r2, #7
 80034a2:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80034a6:	fb01 f202 	mul.w	r2, r1, r2
 80034aa:	1a9b      	subs	r3, r3, r2
 80034ac:	b29b      	uxth	r3, r3
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	f040 80f0 	bne.w	8003694 <main+0xfbc>
 80034b4:	f897 3137 	ldrb.w	r3, [r7, #311]	; 0x137
 80034b8:	2b01      	cmp	r3, #1
 80034ba:	f040 80eb 	bne.w	8003694 <main+0xfbc>
		{
			// Return
			if ((ADC_VAL[7] > 1200) && (ADC_VAL[7] < 2900))
 80034be:	f8b7 311a 	ldrh.w	r3, [r7, #282]	; 0x11a
 80034c2:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 80034c6:	d90a      	bls.n	80034de <main+0xe06>
 80034c8:	f8b7 311a 	ldrh.w	r3, [r7, #282]	; 0x11a
 80034cc:	f640 3253 	movw	r2, #2899	; 0xb53
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d804      	bhi.n	80034de <main+0xe06>
			{
				uartTransmit("Return gedrueckt\n", 17);
 80034d4:	2111      	movs	r1, #17
 80034d6:	4899      	ldr	r0, [pc, #612]	; (800373c <main+0x1064>)
 80034d8:	f7fd f972 	bl	80007c0 <uartTransmit>
 80034dc:	e008      	b.n	80034f0 <main+0xe18>
			}
			else if (ADC_VAL[7] < 1000)
 80034de:	f8b7 311a 	ldrh.w	r3, [r7, #282]	; 0x11a
 80034e2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80034e6:	d203      	bcs.n	80034f0 <main+0xe18>
			{
				uartTransmit("Navi gedrueckt\n", 15);
 80034e8:	210f      	movs	r1, #15
 80034ea:	4895      	ldr	r0, [pc, #596]	; (8003740 <main+0x1068>)
 80034ec:	f7fd f968 	bl	80007c0 <uartTransmit>
			{

			}

			// Info
			if ((ADC_VAL[6] > 1200) && (ADC_VAL[6] < 2900))
 80034f0:	f8b7 3118 	ldrh.w	r3, [r7, #280]	; 0x118
 80034f4:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 80034f8:	d90a      	bls.n	8003510 <main+0xe38>
 80034fa:	f8b7 3118 	ldrh.w	r3, [r7, #280]	; 0x118
 80034fe:	f640 3253 	movw	r2, #2899	; 0xb53
 8003502:	4293      	cmp	r3, r2
 8003504:	d804      	bhi.n	8003510 <main+0xe38>
			{
				uartTransmit("Traffic gedrueckt\n", 18);
 8003506:	2112      	movs	r1, #18
 8003508:	488e      	ldr	r0, [pc, #568]	; (8003744 <main+0x106c>)
 800350a:	f7fd f959 	bl	80007c0 <uartTransmit>
 800350e:	e008      	b.n	8003522 <main+0xe4a>
			}
			else if (ADC_VAL[6] < 1000)
 8003510:	f8b7 3118 	ldrh.w	r3, [r7, #280]	; 0x118
 8003514:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003518:	d203      	bcs.n	8003522 <main+0xe4a>
			{
				uartTransmit("Info gedrueckt\n", 15);
 800351a:	210f      	movs	r1, #15
 800351c:	488a      	ldr	r0, [pc, #552]	; (8003748 <main+0x1070>)
 800351e:	f7fd f94f 	bl	80007c0 <uartTransmit>

			}

			// KL15
			// if (ADC_VAL[4] <= 1150)								// Spannungsteiler fuer 36V (22k || 27k)
			if (ADC_VAL[4] < 2300)								// Spannungsteiler fuer 12V (10k || 10k)
 8003522:	f8b7 3114 	ldrh.w	r3, [r7, #276]	; 0x114
 8003526:	f640 02fb 	movw	r2, #2299	; 0x8fb
 800352a:	4293      	cmp	r3, r2
 800352c:	d804      	bhi.n	8003538 <main+0xe60>
			{
				uartTransmit("Unterspannung erkannt\n", 22);
 800352e:	2116      	movs	r1, #22
 8003530:	4886      	ldr	r0, [pc, #536]	; (800374c <main+0x1074>)
 8003532:	f7fd f945 	bl	80007c0 <uartTransmit>
 8003536:	e009      	b.n	800354c <main+0xe74>
			}
			// else if ADC_VAL[4] >= 4000)						// Spannungsteiler fuer 36V (22k || 27k)
			else if (ADC_VAL[7] >= 3900)						// Spannungsteiler fuer 12V (10k || 10k)
 8003538:	f8b7 311a 	ldrh.w	r3, [r7, #282]	; 0x11a
 800353c:	f640 723b 	movw	r2, #3899	; 0xf3b
 8003540:	4293      	cmp	r3, r2
 8003542:	d903      	bls.n	800354c <main+0xe74>
			{
				uartTransmit("Ueberspannung erkannt\n", 22);
 8003544:	2116      	movs	r1, #22
 8003546:	4882      	ldr	r0, [pc, #520]	; (8003750 <main+0x1078>)
 8003548:	f7fd f93a 	bl	80007c0 <uartTransmit>
			{

			}

			// Bremsdruck
			if (ADC_VAL[0] < 1000)
 800354c:	f8b7 310c 	ldrh.w	r3, [r7, #268]	; 0x10c
 8003550:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003554:	d204      	bcs.n	8003560 <main+0xe88>
			{
				uartTransmit("Unterdruck erreicht\n", 20);
 8003556:	2114      	movs	r1, #20
 8003558:	487e      	ldr	r0, [pc, #504]	; (8003754 <main+0x107c>)
 800355a:	f7fd f931 	bl	80007c0 <uartTransmit>
 800355e:	e009      	b.n	8003574 <main+0xe9c>
			}
			else if (ADC_VAL[0] >= 3500)
 8003560:	f8b7 310c 	ldrh.w	r3, [r7, #268]	; 0x10c
 8003564:	f640 52ab 	movw	r2, #3499	; 0xdab
 8003568:	4293      	cmp	r3, r2
 800356a:	d903      	bls.n	8003574 <main+0xe9c>
			{
				uartTransmit("Unterdruck verloren\n", 20);
 800356c:	2114      	movs	r1, #20
 800356e:	487a      	ldr	r0, [pc, #488]	; (8003758 <main+0x1080>)
 8003570:	f7fd f926 	bl	80007c0 <uartTransmit>
			{

			}

			// STM Temperatur
			temperature = 45; //(int32_t)((TEMP110 - TEMP30) / ((float)(*TEMP110_CAL_VALUE) - (float)(*TEMP30_CAL_VALUE)) * ((float)(*TEMP30_CAL_VALUE)) + TEMP30);
 8003574:	4b79      	ldr	r3, [pc, #484]	; (800375c <main+0x1084>)
 8003576:	222d      	movs	r2, #45	; 0x2d
 8003578:	601a      	str	r2, [r3, #0]
			if (temperature > 60)
 800357a:	4b78      	ldr	r3, [pc, #480]	; (800375c <main+0x1084>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	2b3c      	cmp	r3, #60	; 0x3c
 8003580:	dd04      	ble.n	800358c <main+0xeb4>
			{
				uartTransmit("STM Temperatur ueber 60°C\n", 27);
 8003582:	211b      	movs	r1, #27
 8003584:	4876      	ldr	r0, [pc, #472]	; (8003760 <main+0x1088>)
 8003586:	f7fd f91b 	bl	80007c0 <uartTransmit>
 800358a:	e008      	b.n	800359e <main+0xec6>
			}
			else if (temperature < -20)
 800358c:	4b73      	ldr	r3, [pc, #460]	; (800375c <main+0x1084>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f113 0f14 	cmn.w	r3, #20
 8003594:	da03      	bge.n	800359e <main+0xec6>
			{
				uartTransmit("STM Temperatur ueber -20°C\n", 28);
 8003596:	211c      	movs	r1, #28
 8003598:	4872      	ldr	r0, [pc, #456]	; (8003764 <main+0x108c>)
 800359a:	f7fd f911 	bl	80007c0 <uartTransmit>
			{

			}

			// PCB Temperatur
			if (ADC_VAL[3] < 800)
 800359e:	f8b7 3112 	ldrh.w	r3, [r7, #274]	; 0x112
 80035a2:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 80035a6:	d204      	bcs.n	80035b2 <main+0xeda>
			{
				uartTransmit("PCB Temperatur ueber 60°C\n", 27);
 80035a8:	211b      	movs	r1, #27
 80035aa:	486f      	ldr	r0, [pc, #444]	; (8003768 <main+0x1090>)
 80035ac:	f7fd f908 	bl	80007c0 <uartTransmit>
 80035b0:	e009      	b.n	80035c6 <main+0xeee>
			}
			else if (ADC_VAL[3] >= 3700)
 80035b2:	f8b7 3112 	ldrh.w	r3, [r7, #274]	; 0x112
 80035b6:	f640 6273 	movw	r2, #3699	; 0xe73
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d903      	bls.n	80035c6 <main+0xeee>
			{
				uartTransmit("PCB Temperatur ueber -20°C\n", 28);
 80035be:	211c      	movs	r1, #28
 80035c0:	486a      	ldr	r0, [pc, #424]	; (800376c <main+0x1094>)
 80035c2:	f7fd f8fd 	bl	80007c0 <uartTransmit>
			{

			}

			// Bremsdruck Temperatur
			if (ADC_VAL[3] < 800)
 80035c6:	f8b7 3112 	ldrh.w	r3, [r7, #274]	; 0x112
 80035ca:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 80035ce:	d204      	bcs.n	80035da <main+0xf02>
			{
				uartTransmit("Bremsdruck Temperatur ueber 60°C\n", 34);
 80035d0:	2122      	movs	r1, #34	; 0x22
 80035d2:	4867      	ldr	r0, [pc, #412]	; (8003770 <main+0x1098>)
 80035d4:	f7fd f8f4 	bl	80007c0 <uartTransmit>
 80035d8:	e009      	b.n	80035ee <main+0xf16>
			}
			else if (ADC_VAL[3] >= 3700)
 80035da:	f8b7 3112 	ldrh.w	r3, [r7, #274]	; 0x112
 80035de:	f640 6273 	movw	r2, #3699	; 0xe73
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d903      	bls.n	80035ee <main+0xf16>
			{
				uartTransmit("Bremsdruck Temperatur ueber -20°C\n", 35);
 80035e6:	2123      	movs	r1, #35	; 0x23
 80035e8:	4862      	ldr	r0, [pc, #392]	; (8003774 <main+0x109c>)
 80035ea:	f7fd f8e9 	bl	80007c0 <uartTransmit>
			{

			}

			// Klimaflap Temperatur
			if (ADC_VAL[3] < 800)
 80035ee:	f8b7 3112 	ldrh.w	r3, [r7, #274]	; 0x112
 80035f2:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 80035f6:	d204      	bcs.n	8003602 <main+0xf2a>
			{
				uartTransmit("Klimaflap Temperatur ueber 60°C\n", 33);
 80035f8:	2121      	movs	r1, #33	; 0x21
 80035fa:	485f      	ldr	r0, [pc, #380]	; (8003778 <main+0x10a0>)
 80035fc:	f7fd f8e0 	bl	80007c0 <uartTransmit>
 8003600:	e009      	b.n	8003616 <main+0xf3e>
			}
			else if (ADC_VAL[3] >= 3500)
 8003602:	f8b7 3112 	ldrh.w	r3, [r7, #274]	; 0x112
 8003606:	f640 52ab 	movw	r2, #3499	; 0xdab
 800360a:	4293      	cmp	r3, r2
 800360c:	d903      	bls.n	8003616 <main+0xf3e>
			{
				uartTransmit("Klimaflap Temperatur ueber -20°C\n", 34);
 800360e:	2122      	movs	r1, #34	; 0x22
 8003610:	485a      	ldr	r0, [pc, #360]	; (800377c <main+0x10a4>)
 8003612:	f7fd f8d5 	bl	80007c0 <uartTransmit>
			{

			}

			// Kuehlwasser Temperatur
			if (ADC_VAL[3] < 800)
 8003616:	f8b7 3112 	ldrh.w	r3, [r7, #274]	; 0x112
 800361a:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 800361e:	d204      	bcs.n	800362a <main+0xf52>
			{
				uartTransmit("Kuehlwasser Temperatur ueber 60°C\n", 35);
 8003620:	2123      	movs	r1, #35	; 0x23
 8003622:	4857      	ldr	r0, [pc, #348]	; (8003780 <main+0x10a8>)
 8003624:	f7fd f8cc 	bl	80007c0 <uartTransmit>
 8003628:	e009      	b.n	800363e <main+0xf66>
			}
			else if (ADC_VAL[3] >= 3500)
 800362a:	f8b7 3112 	ldrh.w	r3, [r7, #274]	; 0x112
 800362e:	f640 52ab 	movw	r2, #3499	; 0xdab
 8003632:	4293      	cmp	r3, r2
 8003634:	d903      	bls.n	800363e <main+0xf66>
			{
				uartTransmit("Kuehlwasser Temperatur ueber -20°C\n", 36);
 8003636:	2124      	movs	r1, #36	; 0x24
 8003638:	4852      	ldr	r0, [pc, #328]	; (8003784 <main+0x10ac>)
 800363a:	f7fd f8c1 	bl	80007c0 <uartTransmit>
			else
			{

			}

			if (system_in.DCDC_Inst == 1)
 800363e:	4b52      	ldr	r3, [pc, #328]	; (8003788 <main+0x10b0>)
 8003640:	785b      	ldrb	r3, [r3, #1]
 8003642:	f003 0302 	and.w	r3, r3, #2
 8003646:	b2db      	uxtb	r3, r3
 8003648:	2b00      	cmp	r3, #0
 800364a:	d003      	beq.n	8003654 <main+0xf7c>
			{
				uartTransmit("DCDC Instruct\n", 14);
 800364c:	210e      	movs	r1, #14
 800364e:	484f      	ldr	r0, [pc, #316]	; (800378c <main+0x10b4>)
 8003650:	f7fd f8b6 	bl	80007c0 <uartTransmit>
			else
			{

			}

			if ((system_in.ECON != 1) && (heizung != 1))
 8003654:	4b4c      	ldr	r3, [pc, #304]	; (8003788 <main+0x10b0>)
 8003656:	781b      	ldrb	r3, [r3, #0]
 8003658:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800365c:	b2db      	uxtb	r3, r3
 800365e:	2b00      	cmp	r3, #0
 8003660:	d107      	bne.n	8003672 <main+0xf9a>
 8003662:	f897 3136 	ldrb.w	r3, [r7, #310]	; 0x136
 8003666:	2b01      	cmp	r3, #1
 8003668:	d003      	beq.n	8003672 <main+0xf9a>
			{
				heizung = 1;
 800366a:	2301      	movs	r3, #1
 800366c:	f887 3136 	strb.w	r3, [r7, #310]	; 0x136
 8003670:	e00d      	b.n	800368e <main+0xfb6>
			}
			else if ((system_in.ECON != 1) && (heizung  == 1))
 8003672:	4b45      	ldr	r3, [pc, #276]	; (8003788 <main+0x10b0>)
 8003674:	781b      	ldrb	r3, [r3, #0]
 8003676:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800367a:	b2db      	uxtb	r3, r3
 800367c:	2b00      	cmp	r3, #0
 800367e:	d106      	bne.n	800368e <main+0xfb6>
 8003680:	f897 3136 	ldrb.w	r3, [r7, #310]	; 0x136
 8003684:	2b01      	cmp	r3, #1
 8003686:	d102      	bne.n	800368e <main+0xfb6>
			{
				heizung = 0;
 8003688:	2300      	movs	r3, #0
 800368a:	f887 3136 	strb.w	r3, [r7, #310]	; 0x136
			{

			}

			// Variable count auf 0 zuruecksetzen
			count = 0;
 800368e:	2300      	movs	r3, #0
 8003690:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		}

		// Zuruecksetzen Flag start
		task = 0;
 8003694:	2300      	movs	r3, #0
 8003696:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137


	  	// Task wird alle 5 Millisekunden ausgefuehrt
	  	if (millis() - lastcan >= 5)
 800369a:	f7fe f915 	bl	80018c8 <millis>
 800369e:	4602      	mov	r2, r0
 80036a0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80036a4:	1ad3      	subs	r3, r2, r3
 80036a6:	2b04      	cmp	r3, #4
 80036a8:	f240 8095 	bls.w	80037d6 <main+0x10fe>
		{
	  		HAL_CAN_GetRxMessage(&hcan3, CAN_RX_FIFO0, &RxMessage, TxData);
 80036ac:	f507 7382 	add.w	r3, r7, #260	; 0x104
 80036b0:	4a37      	ldr	r2, [pc, #220]	; (8003790 <main+0x10b8>)
 80036b2:	2100      	movs	r1, #0
 80036b4:	481f      	ldr	r0, [pc, #124]	; (8003734 <main+0x105c>)
 80036b6:	f001 fbbb 	bl	8004e30 <HAL_CAN_GetRxMessage>

			// Wenn Nachricht ueber den CAN-Bus empfangen wurden
			if (can_change == 1)
 80036ba:	4b36      	ldr	r3, [pc, #216]	; (8003794 <main+0x10bc>)
 80036bc:	781b      	ldrb	r3, [r3, #0]
 80036be:	b2db      	uxtb	r3, r3
 80036c0:	2b01      	cmp	r3, #1
 80036c2:	f040 8088 	bne.w	80037d6 <main+0x10fe>
			{
				// Nachricht ID ueber UART ausgeben
				uartTransmitNumber(RxMessage.StdId, 16);
 80036c6:	4b32      	ldr	r3, [pc, #200]	; (8003790 <main+0x10b8>)
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	2110      	movs	r1, #16
 80036cc:	4618      	mov	r0, r3
 80036ce:	f7fd f88b 	bl	80007e8 <uartTransmitNumber>
				uartTransmit("\t", 1);
 80036d2:	2101      	movs	r1, #1
 80036d4:	4830      	ldr	r0, [pc, #192]	; (8003798 <main+0x10c0>)
 80036d6:	f7fd f873 	bl	80007c0 <uartTransmit>
				for (uint8_t i = 0; i < RxMessage.DLC; i++)
 80036da:	2300      	movs	r3, #0
 80036dc:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
 80036e0:	e00c      	b.n	80036fc <main+0x1024>
				{
					uartTransmitNumber(RxData[i], 16);
 80036e2:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 80036e6:	4a2d      	ldr	r2, [pc, #180]	; (800379c <main+0x10c4>)
 80036e8:	5cd3      	ldrb	r3, [r2, r3]
 80036ea:	2110      	movs	r1, #16
 80036ec:	4618      	mov	r0, r3
 80036ee:	f7fd f87b 	bl	80007e8 <uartTransmitNumber>
				for (uint8_t i = 0; i < RxMessage.DLC; i++)
 80036f2:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 80036f6:	3301      	adds	r3, #1
 80036f8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
 80036fc:	f897 2126 	ldrb.w	r2, [r7, #294]	; 0x126
 8003700:	4b23      	ldr	r3, [pc, #140]	; (8003790 <main+0x10b8>)
 8003702:	691b      	ldr	r3, [r3, #16]
 8003704:	429a      	cmp	r2, r3
 8003706:	d3ec      	bcc.n	80036e2 <main+0x100a>
				}
				uartTransmit("\n", 1);
 8003708:	2101      	movs	r1, #1
 800370a:	4825      	ldr	r0, [pc, #148]	; (80037a0 <main+0x10c8>)
 800370c:	f7fd f858 	bl	80007c0 <uartTransmit>

				// Sortieren der IDs nach Geraeten
				switch (RxMessage.StdId)
 8003710:	4b1f      	ldr	r3, [pc, #124]	; (8003790 <main+0x10b8>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f240 1211 	movw	r2, #273	; 0x111
 8003718:	4293      	cmp	r3, r2
 800371a:	d043      	beq.n	80037a4 <main+0x10cc>
 800371c:	f240 1281 	movw	r2, #385	; 0x181
 8003720:	4293      	cmp	r3, r2
 8003722:	d144      	bne.n	80037ae <main+0x10d6>
				{
					case BAMOCAR_RX_ID:
						BAMOCAN_ID(&RxData[0], RxMessage.DLC);
 8003724:	4b1a      	ldr	r3, [pc, #104]	; (8003790 <main+0x10b8>)
 8003726:	691b      	ldr	r3, [r3, #16]
 8003728:	b2db      	uxtb	r3, r3
 800372a:	4619      	mov	r1, r3
 800372c:	481b      	ldr	r0, [pc, #108]	; (800379c <main+0x10c4>)
 800372e:	f7fc ff0d 	bl	800054c <BAMOCAN_ID>
						break;
 8003732:	e041      	b.n	80037b8 <main+0x10e0>
 8003734:	200000f0 	.word	0x200000f0
 8003738:	51eb851f 	.word	0x51eb851f
 800373c:	08009370 	.word	0x08009370
 8003740:	08009384 	.word	0x08009384
 8003744:	08009394 	.word	0x08009394
 8003748:	080093a8 	.word	0x080093a8
 800374c:	080093b8 	.word	0x080093b8
 8003750:	080093d0 	.word	0x080093d0
 8003754:	080093e8 	.word	0x080093e8
 8003758:	08009400 	.word	0x08009400
 800375c:	20000118 	.word	0x20000118
 8003760:	08009418 	.word	0x08009418
 8003764:	08009434 	.word	0x08009434
 8003768:	08009454 	.word	0x08009454
 800376c:	08009470 	.word	0x08009470
 8003770:	08009490 	.word	0x08009490
 8003774:	080094b4 	.word	0x080094b4
 8003778:	080094d8 	.word	0x080094d8
 800377c:	080094fc 	.word	0x080094fc
 8003780:	08009520 	.word	0x08009520
 8003784:	08009544 	.word	0x08009544
 8003788:	2000003c 	.word	0x2000003c
 800378c:	0800956c 	.word	0x0800956c
 8003790:	2000011c 	.word	0x2000011c
 8003794:	2000015d 	.word	0x2000015d
 8003798:	0800957c 	.word	0x0800957c
 800379c:	20000154 	.word	0x20000154
 80037a0:	0800921c 	.word	0x0800921c
					case 0x111:
						uartTransmit("CAN-ID Computer config\n", 23);
 80037a4:	2117      	movs	r1, #23
 80037a6:	4825      	ldr	r0, [pc, #148]	; (800383c <main+0x1164>)
 80037a8:	f7fd f80a 	bl	80007c0 <uartTransmit>
						break;
 80037ac:	e004      	b.n	80037b8 <main+0x10e0>
					default:
						uartTransmit("CAN-ID nicht verfuegbar\n", 24);
 80037ae:	2118      	movs	r1, #24
 80037b0:	4823      	ldr	r0, [pc, #140]	; (8003840 <main+0x1168>)
 80037b2:	f7fd f805 	bl	80007c0 <uartTransmit>
						break;
 80037b6:	bf00      	nop
				}

				// Drehzahl ausgeben
				TxData[2] = motor1.output[2];
 80037b8:	4b22      	ldr	r3, [pc, #136]	; (8003844 <main+0x116c>)
 80037ba:	789b      	ldrb	r3, [r3, #2]
 80037bc:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106
				TxData[3] = motor1.output[3];
 80037c0:	4b20      	ldr	r3, [pc, #128]	; (8003844 <main+0x116c>)
 80037c2:	78db      	ldrb	r3, [r3, #3]
 80037c4:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
				lastcan = millis();
 80037c8:	f7fe f87e 	bl	80018c8 <millis>
 80037cc:	f8c7 012c 	str.w	r0, [r7, #300]	; 0x12c

				can_change = 0;
 80037d0:	4b1d      	ldr	r3, [pc, #116]	; (8003848 <main+0x1170>)
 80037d2:	2200      	movs	r2, #0
 80037d4:	701a      	strb	r2, [r3, #0]
			}
		}

#ifdef DEBUG
		// Sende CAN Nachricht auf CAN-Bus / Teste CAN-BUS
		if (millis() - lastsendcan >= 1000)
 80037d6:	f7fe f877 	bl	80018c8 <millis>
 80037da:	4602      	mov	r2, r0
 80037dc:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80037e0:	1ad3      	subs	r3, r2, r3
 80037e2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80037e6:	f4ff a8a4 	bcc.w	8002932 <main+0x25a>
		{
			while (HAL_CAN_IsTxMessagePending(&hcan3, CAN_TX_MAILBOX0) == 1);
 80037ea:	bf00      	nop
 80037ec:	2101      	movs	r1, #1
 80037ee:	4817      	ldr	r0, [pc, #92]	; (800384c <main+0x1174>)
 80037f0:	f001 fafa 	bl	8004de8 <HAL_CAN_IsTxMessagePending>
 80037f4:	4603      	mov	r3, r0
 80037f6:	2b01      	cmp	r3, #1
 80037f8:	d0f8      	beq.n	80037ec <main+0x1114>
			status = HAL_CAN_AddTxMessage(&hcan3, &TxMessage, TxData, (uint32_t *)CAN_TX_MAILBOX0);
 80037fa:	f507 7282 	add.w	r2, r7, #260	; 0x104
 80037fe:	f107 01c8 	add.w	r1, r7, #200	; 0xc8
 8003802:	2301      	movs	r3, #1
 8003804:	4811      	ldr	r0, [pc, #68]	; (800384c <main+0x1174>)
 8003806:	f001 fa1f 	bl	8004c48 <HAL_CAN_AddTxMessage>
 800380a:	4603      	mov	r3, r0
 800380c:	f887 3123 	strb.w	r3, [r7, #291]	; 0x123
			//hal_error(status);
			lastsendcan = millis();
 8003810:	f7fe f85a 	bl	80018c8 <millis>
 8003814:	f8c7 0128 	str.w	r0, [r7, #296]	; 0x128

			leuchten_out.BlueLed = !leuchten_out.BlueLed;
 8003818:	4b0d      	ldr	r3, [pc, #52]	; (8003850 <main+0x1178>)
 800381a:	785b      	ldrb	r3, [r3, #1]
 800381c:	f003 0320 	and.w	r3, r3, #32
 8003820:	b2db      	uxtb	r3, r3
 8003822:	2b00      	cmp	r3, #0
 8003824:	bf0c      	ite	eq
 8003826:	2301      	moveq	r3, #1
 8003828:	2300      	movne	r3, #0
 800382a:	b2d9      	uxtb	r1, r3
 800382c:	4a08      	ldr	r2, [pc, #32]	; (8003850 <main+0x1178>)
 800382e:	7853      	ldrb	r3, [r2, #1]
 8003830:	f361 1345 	bfi	r3, r1, #5, #1
 8003834:	7053      	strb	r3, [r2, #1]
		if (UART2_rxBuffer[uart_count-1] == '\r')
 8003836:	f7ff b87c 	b.w	8002932 <main+0x25a>
 800383a:	bf00      	nop
 800383c:	08009580 	.word	0x08009580
 8003840:	08009598 	.word	0x08009598
 8003844:	20000160 	.word	0x20000160
 8003848:	2000015d 	.word	0x2000015d
 800384c:	200000f0 	.word	0x200000f0
 8003850:	20000050 	.word	0x20000050

08003854 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b094      	sub	sp, #80	; 0x50
 8003858:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800385a:	f107 031c 	add.w	r3, r7, #28
 800385e:	2234      	movs	r2, #52	; 0x34
 8003860:	2100      	movs	r1, #0
 8003862:	4618      	mov	r0, r3
 8003864:	f005 f96a 	bl	8008b3c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003868:	f107 0308 	add.w	r3, r7, #8
 800386c:	2200      	movs	r2, #0
 800386e:	601a      	str	r2, [r3, #0]
 8003870:	605a      	str	r2, [r3, #4]
 8003872:	609a      	str	r2, [r3, #8]
 8003874:	60da      	str	r2, [r3, #12]
 8003876:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003878:	4b2c      	ldr	r3, [pc, #176]	; (800392c <SystemClock_Config+0xd8>)
 800387a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800387c:	4a2b      	ldr	r2, [pc, #172]	; (800392c <SystemClock_Config+0xd8>)
 800387e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003882:	6413      	str	r3, [r2, #64]	; 0x40
 8003884:	4b29      	ldr	r3, [pc, #164]	; (800392c <SystemClock_Config+0xd8>)
 8003886:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003888:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800388c:	607b      	str	r3, [r7, #4]
 800388e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003890:	4b27      	ldr	r3, [pc, #156]	; (8003930 <SystemClock_Config+0xdc>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4a26      	ldr	r2, [pc, #152]	; (8003930 <SystemClock_Config+0xdc>)
 8003896:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800389a:	6013      	str	r3, [r2, #0]
 800389c:	4b24      	ldr	r3, [pc, #144]	; (8003930 <SystemClock_Config+0xdc>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80038a4:	603b      	str	r3, [r7, #0]
 80038a6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80038a8:	2301      	movs	r3, #1
 80038aa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80038ac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80038b0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80038b2:	2302      	movs	r3, #2
 80038b4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80038b6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80038ba:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 25;
 80038bc:	2319      	movs	r3, #25
 80038be:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 432;
 80038c0:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 80038c4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80038c6:	2302      	movs	r3, #2
 80038c8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80038ca:	2302      	movs	r3, #2
 80038cc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80038ce:	2302      	movs	r3, #2
 80038d0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80038d2:	f107 031c 	add.w	r3, r7, #28
 80038d6:	4618      	mov	r0, r3
 80038d8:	f002 f9da 	bl	8005c90 <HAL_RCC_OscConfig>
 80038dc:	4603      	mov	r3, r0
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d001      	beq.n	80038e6 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80038e2:	f000 f8c3 	bl	8003a6c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80038e6:	f002 f983 	bl	8005bf0 <HAL_PWREx_EnableOverDrive>
 80038ea:	4603      	mov	r3, r0
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d001      	beq.n	80038f4 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 80038f0:	f000 f8bc 	bl	8003a6c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80038f4:	230f      	movs	r3, #15
 80038f6:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80038f8:	2302      	movs	r3, #2
 80038fa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80038fc:	2300      	movs	r3, #0
 80038fe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003900:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003904:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003906:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800390a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 800390c:	f107 0308 	add.w	r3, r7, #8
 8003910:	2107      	movs	r1, #7
 8003912:	4618      	mov	r0, r3
 8003914:	f002 fc6a 	bl	80061ec <HAL_RCC_ClockConfig>
 8003918:	4603      	mov	r3, r0
 800391a:	2b00      	cmp	r3, #0
 800391c:	d001      	beq.n	8003922 <SystemClock_Config+0xce>
  {
    Error_Handler();
 800391e:	f000 f8a5 	bl	8003a6c <Error_Handler>
  }
}
 8003922:	bf00      	nop
 8003924:	3750      	adds	r7, #80	; 0x50
 8003926:	46bd      	mov	sp, r7
 8003928:	bd80      	pop	{r7, pc}
 800392a:	bf00      	nop
 800392c:	40023800 	.word	0x40023800
 8003930:	40007000 	.word	0x40007000

08003934 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
// Interrupts
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b084      	sub	sp, #16
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
//	HAL_UART_Transmit(&huart2, &UART2_rxBuffer[uart_count], 1, 100);

	if (UART2_rxBuffer[uart_count] == 0x7F)
 800393c:	4b27      	ldr	r3, [pc, #156]	; (80039dc <HAL_UART_RxCpltCallback+0xa8>)
 800393e:	781b      	ldrb	r3, [r3, #0]
 8003940:	461a      	mov	r2, r3
 8003942:	4b27      	ldr	r3, [pc, #156]	; (80039e0 <HAL_UART_RxCpltCallback+0xac>)
 8003944:	5c9b      	ldrb	r3, [r3, r2]
 8003946:	2b7f      	cmp	r3, #127	; 0x7f
 8003948:	d10a      	bne.n	8003960 <HAL_UART_RxCpltCallback+0x2c>
	{
		if (uart_count >= 1)
 800394a:	4b24      	ldr	r3, [pc, #144]	; (80039dc <HAL_UART_RxCpltCallback+0xa8>)
 800394c:	781b      	ldrb	r3, [r3, #0]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d00c      	beq.n	800396c <HAL_UART_RxCpltCallback+0x38>
		{
			uart_count--;
 8003952:	4b22      	ldr	r3, [pc, #136]	; (80039dc <HAL_UART_RxCpltCallback+0xa8>)
 8003954:	781b      	ldrb	r3, [r3, #0]
 8003956:	3b01      	subs	r3, #1
 8003958:	b2da      	uxtb	r2, r3
 800395a:	4b20      	ldr	r3, [pc, #128]	; (80039dc <HAL_UART_RxCpltCallback+0xa8>)
 800395c:	701a      	strb	r2, [r3, #0]
 800395e:	e005      	b.n	800396c <HAL_UART_RxCpltCallback+0x38>
		}
	}
	else
	{
		uart_count++;
 8003960:	4b1e      	ldr	r3, [pc, #120]	; (80039dc <HAL_UART_RxCpltCallback+0xa8>)
 8003962:	781b      	ldrb	r3, [r3, #0]
 8003964:	3301      	adds	r3, #1
 8003966:	b2da      	uxtb	r2, r3
 8003968:	4b1c      	ldr	r3, [pc, #112]	; (80039dc <HAL_UART_RxCpltCallback+0xa8>)
 800396a:	701a      	strb	r2, [r3, #0]
	}

	if (uart_count == 12)
 800396c:	4b1b      	ldr	r3, [pc, #108]	; (80039dc <HAL_UART_RxCpltCallback+0xa8>)
 800396e:	781b      	ldrb	r3, [r3, #0]
 8003970:	2b0c      	cmp	r3, #12
 8003972:	d117      	bne.n	80039a4 <HAL_UART_RxCpltCallback+0x70>
	{
		uint8_t tmp = 0x81;
 8003974:	2381      	movs	r3, #129	; 0x81
 8003976:	73fb      	strb	r3, [r7, #15]
		HAL_UART_Transmit(&huart2, (uint8_t*) "\r\nEingabe Ung", 13, 100);
 8003978:	2364      	movs	r3, #100	; 0x64
 800397a:	220d      	movs	r2, #13
 800397c:	4919      	ldr	r1, [pc, #100]	; (80039e4 <HAL_UART_RxCpltCallback+0xb0>)
 800397e:	481a      	ldr	r0, [pc, #104]	; (80039e8 <HAL_UART_RxCpltCallback+0xb4>)
 8003980:	f003 fdf4 	bl	800756c <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, &tmp, 1, 100);
 8003984:	f107 010f 	add.w	r1, r7, #15
 8003988:	2364      	movs	r3, #100	; 0x64
 800398a:	2201      	movs	r2, #1
 800398c:	4816      	ldr	r0, [pc, #88]	; (80039e8 <HAL_UART_RxCpltCallback+0xb4>)
 800398e:	f003 fded 	bl	800756c <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, (uint8_t*) "ltig\r\n", 6, 100);
 8003992:	2364      	movs	r3, #100	; 0x64
 8003994:	2206      	movs	r2, #6
 8003996:	4915      	ldr	r1, [pc, #84]	; (80039ec <HAL_UART_RxCpltCallback+0xb8>)
 8003998:	4813      	ldr	r0, [pc, #76]	; (80039e8 <HAL_UART_RxCpltCallback+0xb4>)
 800399a:	f003 fde7 	bl	800756c <HAL_UART_Transmit>
		uart_count = 0;
 800399e:	4b0f      	ldr	r3, [pc, #60]	; (80039dc <HAL_UART_RxCpltCallback+0xa8>)
 80039a0:	2200      	movs	r2, #0
 80039a2:	701a      	strb	r2, [r3, #0]
	}

	if (UART2_rxBuffer[uart_count-1] == '\r')
 80039a4:	4b0d      	ldr	r3, [pc, #52]	; (80039dc <HAL_UART_RxCpltCallback+0xa8>)
 80039a6:	781b      	ldrb	r3, [r3, #0]
 80039a8:	3b01      	subs	r3, #1
 80039aa:	4a0d      	ldr	r2, [pc, #52]	; (80039e0 <HAL_UART_RxCpltCallback+0xac>)
 80039ac:	5cd3      	ldrb	r3, [r2, r3]
 80039ae:	2b0d      	cmp	r3, #13
 80039b0:	d105      	bne.n	80039be <HAL_UART_RxCpltCallback+0x8a>
	{
	    HAL_UART_Receive_IT(&huart2, &UART2_rxBuffer[0], 1);
 80039b2:	2201      	movs	r2, #1
 80039b4:	490a      	ldr	r1, [pc, #40]	; (80039e0 <HAL_UART_RxCpltCallback+0xac>)
 80039b6:	480c      	ldr	r0, [pc, #48]	; (80039e8 <HAL_UART_RxCpltCallback+0xb4>)
 80039b8:	f003 fe5b 	bl	8007672 <HAL_UART_Receive_IT>
	}
	else
	{
	    HAL_UART_Receive_IT(&huart2, &UART2_rxBuffer[uart_count], 1);
	}
}
 80039bc:	e009      	b.n	80039d2 <HAL_UART_RxCpltCallback+0x9e>
	    HAL_UART_Receive_IT(&huart2, &UART2_rxBuffer[uart_count], 1);
 80039be:	4b07      	ldr	r3, [pc, #28]	; (80039dc <HAL_UART_RxCpltCallback+0xa8>)
 80039c0:	781b      	ldrb	r3, [r3, #0]
 80039c2:	461a      	mov	r2, r3
 80039c4:	4b06      	ldr	r3, [pc, #24]	; (80039e0 <HAL_UART_RxCpltCallback+0xac>)
 80039c6:	4413      	add	r3, r2
 80039c8:	2201      	movs	r2, #1
 80039ca:	4619      	mov	r1, r3
 80039cc:	4806      	ldr	r0, [pc, #24]	; (80039e8 <HAL_UART_RxCpltCallback+0xb4>)
 80039ce:	f003 fe50 	bl	8007672 <HAL_UART_Receive_IT>
}
 80039d2:	bf00      	nop
 80039d4:	3710      	adds	r7, #16
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bd80      	pop	{r7, pc}
 80039da:	bf00      	nop
 80039dc:	20000150 	.word	0x20000150
 80039e0:	20000138 	.word	0x20000138
 80039e4:	08009680 	.word	0x08009680
 80039e8:	200001b8 	.word	0x200001b8
 80039ec:	08009690 	.word	0x08009690

080039f0 <HAL_CAN_RxFifo0MsgPendingCallback>:

// Can-Interrupt: Nachricht wartet
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b082      	sub	sp, #8
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
	// Nachricht aus Speicher auslesen
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxMessage, RxData);
 80039f8:	4b06      	ldr	r3, [pc, #24]	; (8003a14 <HAL_CAN_RxFifo0MsgPendingCallback+0x24>)
 80039fa:	4a07      	ldr	r2, [pc, #28]	; (8003a18 <HAL_CAN_RxFifo0MsgPendingCallback+0x28>)
 80039fc:	2100      	movs	r1, #0
 80039fe:	6878      	ldr	r0, [r7, #4]
 8003a00:	f001 fa16 	bl	8004e30 <HAL_CAN_GetRxMessage>
	can_change = 1;
 8003a04:	4b05      	ldr	r3, [pc, #20]	; (8003a1c <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 8003a06:	2201      	movs	r2, #1
 8003a08:	701a      	strb	r2, [r3, #0]
}
 8003a0a:	bf00      	nop
 8003a0c:	3708      	adds	r7, #8
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bd80      	pop	{r7, pc}
 8003a12:	bf00      	nop
 8003a14:	20000154 	.word	0x20000154
 8003a18:	2000011c 	.word	0x2000011c
 8003a1c:	2000015d 	.word	0x2000015d

08003a20 <HAL_CAN_RxFifo0FullCallback>:

// Can-Interrupt: Fifo0 ist voll
void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b082      	sub	sp, #8
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
	// Fifo0 voll
	uartTransmit("Fifo0 von CAN3 ist voll\n", 24);
 8003a28:	2118      	movs	r1, #24
 8003a2a:	4804      	ldr	r0, [pc, #16]	; (8003a3c <HAL_CAN_RxFifo0FullCallback+0x1c>)
 8003a2c:	f7fc fec8 	bl	80007c0 <uartTransmit>

	Error_Handler();
 8003a30:	f000 f81c 	bl	8003a6c <Error_Handler>
}
 8003a34:	bf00      	nop
 8003a36:	3708      	adds	r7, #8
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}
 8003a3c:	08009698 	.word	0x08009698

08003a40 <HAL_TIM_PeriodElapsedCallback>:

// Timer-Interrupt: Timer ist uebergelaufen
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003a40:	b480      	push	{r7}
 8003a42:	b083      	sub	sp, #12
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
	// Kontrolliere welcher Timer den Ueberlauf ausgeloest hat
	if (htim == &htim6)																	// Wenn Timer 6 den ueberlauf ausgeloest hat
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	4a06      	ldr	r2, [pc, #24]	; (8003a64 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d102      	bne.n	8003a56 <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		millisekunden_flag_1 = 1;														// Setze Millisekunden Flag
 8003a50:	4b05      	ldr	r3, [pc, #20]	; (8003a68 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8003a52:	2201      	movs	r2, #1
 8003a54:	701a      	strb	r2, [r3, #0]
	}
}
 8003a56:	bf00      	nop
 8003a58:	370c      	adds	r7, #12
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a60:	4770      	bx	lr
 8003a62:	bf00      	nop
 8003a64:	2000016c 	.word	0x2000016c
 8003a68:	2000015c 	.word	0x2000015c

08003a6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003a70:	b672      	cpsid	i
}
 8003a72:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();														// Interrupts deaktivieren

	// Schalte Fehler LED ein
	leuchten_out.RedLed = 1;												// Setze Variable
 8003a74:	4a11      	ldr	r2, [pc, #68]	; (8003abc <Error_Handler+0x50>)
 8003a76:	7853      	ldrb	r3, [r2, #1]
 8003a78:	f043 0308 	orr.w	r3, r3, #8
 8003a7c:	7053      	strb	r3, [r2, #1]
	HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, leuchten_out.RedLed);	// Fehler LED einschalten
 8003a7e:	4b0f      	ldr	r3, [pc, #60]	; (8003abc <Error_Handler+0x50>)
 8003a80:	785b      	ldrb	r3, [r3, #1]
 8003a82:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8003a86:	b2db      	uxtb	r3, r3
 8003a88:	461a      	mov	r2, r3
 8003a8a:	2104      	movs	r1, #4
 8003a8c:	480c      	ldr	r0, [pc, #48]	; (8003ac0 <Error_Handler+0x54>)
 8003a8e:	f002 f895 	bl	8005bbc <HAL_GPIO_WritePin>

	// Schalte Ok LED aus
	leuchten_out.GreenLed = 0;												// Zuruechsetzen Variable
 8003a92:	4a0a      	ldr	r2, [pc, #40]	; (8003abc <Error_Handler+0x50>)
 8003a94:	7853      	ldrb	r3, [r2, #1]
 8003a96:	f36f 1304 	bfc	r3, #4, #1
 8003a9a:	7053      	strb	r3, [r2, #1]
	HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, leuchten_out.GreenLed);// Fehler LED ausschalten
 8003a9c:	4b07      	ldr	r3, [pc, #28]	; (8003abc <Error_Handler+0x50>)
 8003a9e:	785b      	ldrb	r3, [r3, #1]
 8003aa0:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8003aa4:	b2db      	uxtb	r3, r3
 8003aa6:	461a      	mov	r2, r3
 8003aa8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003aac:	4804      	ldr	r0, [pc, #16]	; (8003ac0 <Error_Handler+0x54>)
 8003aae:	f002 f885 	bl	8005bbc <HAL_GPIO_WritePin>

	// Sende Nachricht auf Uart-Interface
#ifdef DEBUG
#define STRING_ERROR_HANDLER			"Error Handler wird ausgefuehrt!!!"
	uartTransmit(STRING_ERROR_HANDLER, sizeof(STRING_ERROR_HANDLER));
 8003ab2:	2122      	movs	r1, #34	; 0x22
 8003ab4:	4803      	ldr	r0, [pc, #12]	; (8003ac4 <Error_Handler+0x58>)
 8003ab6:	f7fc fe83 	bl	80007c0 <uartTransmit>
#endif
	// Beginne Endlosschleife nachdem Fehler aufgetreten ist
	while (1);
 8003aba:	e7fe      	b.n	8003aba <Error_Handler+0x4e>
 8003abc:	20000050 	.word	0x20000050
 8003ac0:	40020400 	.word	0x40020400
 8003ac4:	080096b4 	.word	0x080096b4

08003ac8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	b083      	sub	sp, #12
 8003acc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8003ace:	4b0f      	ldr	r3, [pc, #60]	; (8003b0c <HAL_MspInit+0x44>)
 8003ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ad2:	4a0e      	ldr	r2, [pc, #56]	; (8003b0c <HAL_MspInit+0x44>)
 8003ad4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ad8:	6413      	str	r3, [r2, #64]	; 0x40
 8003ada:	4b0c      	ldr	r3, [pc, #48]	; (8003b0c <HAL_MspInit+0x44>)
 8003adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ade:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ae2:	607b      	str	r3, [r7, #4]
 8003ae4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ae6:	4b09      	ldr	r3, [pc, #36]	; (8003b0c <HAL_MspInit+0x44>)
 8003ae8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003aea:	4a08      	ldr	r2, [pc, #32]	; (8003b0c <HAL_MspInit+0x44>)
 8003aec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003af0:	6453      	str	r3, [r2, #68]	; 0x44
 8003af2:	4b06      	ldr	r3, [pc, #24]	; (8003b0c <HAL_MspInit+0x44>)
 8003af4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003af6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003afa:	603b      	str	r3, [r7, #0]
 8003afc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003afe:	bf00      	nop
 8003b00:	370c      	adds	r7, #12
 8003b02:	46bd      	mov	sp, r7
 8003b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b08:	4770      	bx	lr
 8003b0a:	bf00      	nop
 8003b0c:	40023800 	.word	0x40023800

08003b10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003b10:	b480      	push	{r7}
 8003b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003b14:	e7fe      	b.n	8003b14 <NMI_Handler+0x4>

08003b16 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003b16:	b480      	push	{r7}
 8003b18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003b1a:	e7fe      	b.n	8003b1a <HardFault_Handler+0x4>

08003b1c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003b1c:	b480      	push	{r7}
 8003b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003b20:	e7fe      	b.n	8003b20 <MemManage_Handler+0x4>

08003b22 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003b22:	b480      	push	{r7}
 8003b24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003b26:	e7fe      	b.n	8003b26 <BusFault_Handler+0x4>

08003b28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003b28:	b480      	push	{r7}
 8003b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003b2c:	e7fe      	b.n	8003b2c <UsageFault_Handler+0x4>

08003b2e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003b2e:	b480      	push	{r7}
 8003b30:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003b32:	bf00      	nop
 8003b34:	46bd      	mov	sp, r7
 8003b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3a:	4770      	bx	lr

08003b3c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003b40:	bf00      	nop
 8003b42:	46bd      	mov	sp, r7
 8003b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b48:	4770      	bx	lr

08003b4a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003b4a:	b480      	push	{r7}
 8003b4c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003b4e:	bf00      	nop
 8003b50:	46bd      	mov	sp, r7
 8003b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b56:	4770      	bx	lr

08003b58 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003b5c:	f000 f98e 	bl	8003e7c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003b60:	bf00      	nop
 8003b62:	bd80      	pop	{r7, pc}

08003b64 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003b68:	4802      	ldr	r0, [pc, #8]	; (8003b74 <USART2_IRQHandler+0x10>)
 8003b6a:	f003 fdc7 	bl	80076fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003b6e:	bf00      	nop
 8003b70:	bd80      	pop	{r7, pc}
 8003b72:	bf00      	nop
 8003b74:	200001b8 	.word	0x200001b8

08003b78 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003b7c:	4802      	ldr	r0, [pc, #8]	; (8003b88 <TIM6_DAC_IRQHandler+0x10>)
 8003b7e:	f003 fa13 	bl	8006fa8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003b82:	bf00      	nop
 8003b84:	bd80      	pop	{r7, pc}
 8003b86:	bf00      	nop
 8003b88:	2000016c 	.word	0x2000016c

08003b8c <CAN3_RX0_IRQHandler>:

/**
  * @brief This function handles CAN3 RX0 interrupt.
  */
void CAN3_RX0_IRQHandler(void)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN3_RX0_IRQn 0 */

  /* USER CODE END CAN3_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan3);
 8003b90:	4802      	ldr	r0, [pc, #8]	; (8003b9c <CAN3_RX0_IRQHandler+0x10>)
 8003b92:	f001 fa85 	bl	80050a0 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN3_RX0_IRQn 1 */

  /* USER CODE END CAN3_RX0_IRQn 1 */
}
 8003b96:	bf00      	nop
 8003b98:	bd80      	pop	{r7, pc}
 8003b9a:	bf00      	nop
 8003b9c:	200000f0 	.word	0x200000f0

08003ba0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003ba4:	4b08      	ldr	r3, [pc, #32]	; (8003bc8 <SystemInit+0x28>)
 8003ba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003baa:	4a07      	ldr	r2, [pc, #28]	; (8003bc8 <SystemInit+0x28>)
 8003bac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003bb0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003bb4:	4b04      	ldr	r3, [pc, #16]	; (8003bc8 <SystemInit+0x28>)
 8003bb6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003bba:	609a      	str	r2, [r3, #8]
#endif
}
 8003bbc:	bf00      	nop
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc4:	4770      	bx	lr
 8003bc6:	bf00      	nop
 8003bc8:	e000ed00 	.word	0xe000ed00

08003bcc <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b084      	sub	sp, #16
 8003bd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003bd2:	1d3b      	adds	r3, r7, #4
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	601a      	str	r2, [r3, #0]
 8003bd8:	605a      	str	r2, [r3, #4]
 8003bda:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003bdc:	4b14      	ldr	r3, [pc, #80]	; (8003c30 <MX_TIM6_Init+0x64>)
 8003bde:	4a15      	ldr	r2, [pc, #84]	; (8003c34 <MX_TIM6_Init+0x68>)
 8003be0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 27-1;
 8003be2:	4b13      	ldr	r3, [pc, #76]	; (8003c30 <MX_TIM6_Init+0x64>)
 8003be4:	221a      	movs	r2, #26
 8003be6:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003be8:	4b11      	ldr	r3, [pc, #68]	; (8003c30 <MX_TIM6_Init+0x64>)
 8003bea:	2200      	movs	r2, #0
 8003bec:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 4000-1;
 8003bee:	4b10      	ldr	r3, [pc, #64]	; (8003c30 <MX_TIM6_Init+0x64>)
 8003bf0:	f640 729f 	movw	r2, #3999	; 0xf9f
 8003bf4:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003bf6:	4b0e      	ldr	r3, [pc, #56]	; (8003c30 <MX_TIM6_Init+0x64>)
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003bfc:	480c      	ldr	r0, [pc, #48]	; (8003c30 <MX_TIM6_Init+0x64>)
 8003bfe:	f003 f903 	bl	8006e08 <HAL_TIM_Base_Init>
 8003c02:	4603      	mov	r3, r0
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d001      	beq.n	8003c0c <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8003c08:	f7ff ff30 	bl	8003a6c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003c10:	2300      	movs	r3, #0
 8003c12:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003c14:	1d3b      	adds	r3, r7, #4
 8003c16:	4619      	mov	r1, r3
 8003c18:	4805      	ldr	r0, [pc, #20]	; (8003c30 <MX_TIM6_Init+0x64>)
 8003c1a:	f003 fbad 	bl	8007378 <HAL_TIMEx_MasterConfigSynchronization>
 8003c1e:	4603      	mov	r3, r0
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d001      	beq.n	8003c28 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8003c24:	f7ff ff22 	bl	8003a6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003c28:	bf00      	nop
 8003c2a:	3710      	adds	r7, #16
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	bd80      	pop	{r7, pc}
 8003c30:	2000016c 	.word	0x2000016c
 8003c34:	40001000 	.word	0x40001000

08003c38 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b084      	sub	sp, #16
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	4a0d      	ldr	r2, [pc, #52]	; (8003c7c <HAL_TIM_Base_MspInit+0x44>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d113      	bne.n	8003c72 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003c4a:	4b0d      	ldr	r3, [pc, #52]	; (8003c80 <HAL_TIM_Base_MspInit+0x48>)
 8003c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c4e:	4a0c      	ldr	r2, [pc, #48]	; (8003c80 <HAL_TIM_Base_MspInit+0x48>)
 8003c50:	f043 0310 	orr.w	r3, r3, #16
 8003c54:	6413      	str	r3, [r2, #64]	; 0x40
 8003c56:	4b0a      	ldr	r3, [pc, #40]	; (8003c80 <HAL_TIM_Base_MspInit+0x48>)
 8003c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c5a:	f003 0310 	and.w	r3, r3, #16
 8003c5e:	60fb      	str	r3, [r7, #12]
 8003c60:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8003c62:	2200      	movs	r2, #0
 8003c64:	2100      	movs	r1, #0
 8003c66:	2036      	movs	r0, #54	; 0x36
 8003c68:	f001 fd1b 	bl	80056a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003c6c:	2036      	movs	r0, #54	; 0x36
 8003c6e:	f001 fd34 	bl	80056da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8003c72:	bf00      	nop
 8003c74:	3710      	adds	r7, #16
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bd80      	pop	{r7, pc}
 8003c7a:	bf00      	nop
 8003c7c:	40001000 	.word	0x40001000
 8003c80:	40023800 	.word	0x40023800

08003c84 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003c88:	4b14      	ldr	r3, [pc, #80]	; (8003cdc <MX_USART2_UART_Init+0x58>)
 8003c8a:	4a15      	ldr	r2, [pc, #84]	; (8003ce0 <MX_USART2_UART_Init+0x5c>)
 8003c8c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8003c8e:	4b13      	ldr	r3, [pc, #76]	; (8003cdc <MX_USART2_UART_Init+0x58>)
 8003c90:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8003c94:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003c96:	4b11      	ldr	r3, [pc, #68]	; (8003cdc <MX_USART2_UART_Init+0x58>)
 8003c98:	2200      	movs	r2, #0
 8003c9a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003c9c:	4b0f      	ldr	r3, [pc, #60]	; (8003cdc <MX_USART2_UART_Init+0x58>)
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003ca2:	4b0e      	ldr	r3, [pc, #56]	; (8003cdc <MX_USART2_UART_Init+0x58>)
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003ca8:	4b0c      	ldr	r3, [pc, #48]	; (8003cdc <MX_USART2_UART_Init+0x58>)
 8003caa:	220c      	movs	r2, #12
 8003cac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003cae:	4b0b      	ldr	r3, [pc, #44]	; (8003cdc <MX_USART2_UART_Init+0x58>)
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003cb4:	4b09      	ldr	r3, [pc, #36]	; (8003cdc <MX_USART2_UART_Init+0x58>)
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003cba:	4b08      	ldr	r3, [pc, #32]	; (8003cdc <MX_USART2_UART_Init+0x58>)
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003cc0:	4b06      	ldr	r3, [pc, #24]	; (8003cdc <MX_USART2_UART_Init+0x58>)
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003cc6:	4805      	ldr	r0, [pc, #20]	; (8003cdc <MX_USART2_UART_Init+0x58>)
 8003cc8:	f003 fc02 	bl	80074d0 <HAL_UART_Init>
 8003ccc:	4603      	mov	r3, r0
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d001      	beq.n	8003cd6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8003cd2:	f7ff fecb 	bl	8003a6c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003cd6:	bf00      	nop
 8003cd8:	bd80      	pop	{r7, pc}
 8003cda:	bf00      	nop
 8003cdc:	200001b8 	.word	0x200001b8
 8003ce0:	40004400 	.word	0x40004400

08003ce4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b0ae      	sub	sp, #184	; 0xb8
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cec:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	601a      	str	r2, [r3, #0]
 8003cf4:	605a      	str	r2, [r3, #4]
 8003cf6:	609a      	str	r2, [r3, #8]
 8003cf8:	60da      	str	r2, [r3, #12]
 8003cfa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003cfc:	f107 0314 	add.w	r3, r7, #20
 8003d00:	2290      	movs	r2, #144	; 0x90
 8003d02:	2100      	movs	r1, #0
 8003d04:	4618      	mov	r0, r3
 8003d06:	f004 ff19 	bl	8008b3c <memset>
  if(uartHandle->Instance==USART2)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	4a25      	ldr	r2, [pc, #148]	; (8003da4 <HAL_UART_MspInit+0xc0>)
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d142      	bne.n	8003d9a <HAL_UART_MspInit+0xb6>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003d14:	2380      	movs	r3, #128	; 0x80
 8003d16:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003d1c:	f107 0314 	add.w	r3, r7, #20
 8003d20:	4618      	mov	r0, r3
 8003d22:	f002 fc49 	bl	80065b8 <HAL_RCCEx_PeriphCLKConfig>
 8003d26:	4603      	mov	r3, r0
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d001      	beq.n	8003d30 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003d2c:	f7ff fe9e 	bl	8003a6c <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003d30:	4b1d      	ldr	r3, [pc, #116]	; (8003da8 <HAL_UART_MspInit+0xc4>)
 8003d32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d34:	4a1c      	ldr	r2, [pc, #112]	; (8003da8 <HAL_UART_MspInit+0xc4>)
 8003d36:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d3a:	6413      	str	r3, [r2, #64]	; 0x40
 8003d3c:	4b1a      	ldr	r3, [pc, #104]	; (8003da8 <HAL_UART_MspInit+0xc4>)
 8003d3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d44:	613b      	str	r3, [r7, #16]
 8003d46:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003d48:	4b17      	ldr	r3, [pc, #92]	; (8003da8 <HAL_UART_MspInit+0xc4>)
 8003d4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d4c:	4a16      	ldr	r2, [pc, #88]	; (8003da8 <HAL_UART_MspInit+0xc4>)
 8003d4e:	f043 0308 	orr.w	r3, r3, #8
 8003d52:	6313      	str	r3, [r2, #48]	; 0x30
 8003d54:	4b14      	ldr	r3, [pc, #80]	; (8003da8 <HAL_UART_MspInit+0xc4>)
 8003d56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d58:	f003 0308 	and.w	r3, r3, #8
 8003d5c:	60fb      	str	r3, [r7, #12]
 8003d5e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = DEBUG_UART2TX_Pin|DEBUG_UART2RX_Pin;
 8003d60:	2360      	movs	r3, #96	; 0x60
 8003d62:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d66:	2302      	movs	r3, #2
 8003d68:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d72:	2303      	movs	r3, #3
 8003d74:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003d78:	2307      	movs	r3, #7
 8003d7a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003d7e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003d82:	4619      	mov	r1, r3
 8003d84:	4809      	ldr	r0, [pc, #36]	; (8003dac <HAL_UART_MspInit+0xc8>)
 8003d86:	f001 fd55 	bl	8005834 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	2100      	movs	r1, #0
 8003d8e:	2026      	movs	r0, #38	; 0x26
 8003d90:	f001 fc87 	bl	80056a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003d94:	2026      	movs	r0, #38	; 0x26
 8003d96:	f001 fca0 	bl	80056da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003d9a:	bf00      	nop
 8003d9c:	37b8      	adds	r7, #184	; 0xb8
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bd80      	pop	{r7, pc}
 8003da2:	bf00      	nop
 8003da4:	40004400 	.word	0x40004400
 8003da8:	40023800 	.word	0x40023800
 8003dac:	40020c00 	.word	0x40020c00

08003db0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003db0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003de8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003db4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003db6:	e003      	b.n	8003dc0 <LoopCopyDataInit>

08003db8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003db8:	4b0c      	ldr	r3, [pc, #48]	; (8003dec <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003dba:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003dbc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003dbe:	3104      	adds	r1, #4

08003dc0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003dc0:	480b      	ldr	r0, [pc, #44]	; (8003df0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003dc2:	4b0c      	ldr	r3, [pc, #48]	; (8003df4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003dc4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003dc6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003dc8:	d3f6      	bcc.n	8003db8 <CopyDataInit>
  ldr  r2, =_sbss
 8003dca:	4a0b      	ldr	r2, [pc, #44]	; (8003df8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003dcc:	e002      	b.n	8003dd4 <LoopFillZerobss>

08003dce <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003dce:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003dd0:	f842 3b04 	str.w	r3, [r2], #4

08003dd4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003dd4:	4b09      	ldr	r3, [pc, #36]	; (8003dfc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003dd6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003dd8:	d3f9      	bcc.n	8003dce <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003dda:	f7ff fee1 	bl	8003ba0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003dde:	f004 fe89 	bl	8008af4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003de2:	f7fe fc79 	bl	80026d8 <main>
  bx  lr    
 8003de6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003de8:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8003dec:	08009728 	.word	0x08009728
  ldr  r0, =_sdata
 8003df0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003df4:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 8003df8:	2000000c 	.word	0x2000000c
  ldr  r3, = _ebss
 8003dfc:	20000244 	.word	0x20000244

08003e00 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003e00:	e7fe      	b.n	8003e00 <ADC_IRQHandler>

08003e02 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003e02:	b580      	push	{r7, lr}
 8003e04:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003e06:	2003      	movs	r0, #3
 8003e08:	f001 fc40 	bl	800568c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003e0c:	2000      	movs	r0, #0
 8003e0e:	f000 f805 	bl	8003e1c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003e12:	f7ff fe59 	bl	8003ac8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003e16:	2300      	movs	r3, #0
}
 8003e18:	4618      	mov	r0, r3
 8003e1a:	bd80      	pop	{r7, pc}

08003e1c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b082      	sub	sp, #8
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003e24:	4b12      	ldr	r3, [pc, #72]	; (8003e70 <HAL_InitTick+0x54>)
 8003e26:	681a      	ldr	r2, [r3, #0]
 8003e28:	4b12      	ldr	r3, [pc, #72]	; (8003e74 <HAL_InitTick+0x58>)
 8003e2a:	781b      	ldrb	r3, [r3, #0]
 8003e2c:	4619      	mov	r1, r3
 8003e2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003e32:	fbb3 f3f1 	udiv	r3, r3, r1
 8003e36:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	f001 fc5b 	bl	80056f6 <HAL_SYSTICK_Config>
 8003e40:	4603      	mov	r3, r0
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d001      	beq.n	8003e4a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003e46:	2301      	movs	r3, #1
 8003e48:	e00e      	b.n	8003e68 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2b0f      	cmp	r3, #15
 8003e4e:	d80a      	bhi.n	8003e66 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003e50:	2200      	movs	r2, #0
 8003e52:	6879      	ldr	r1, [r7, #4]
 8003e54:	f04f 30ff 	mov.w	r0, #4294967295
 8003e58:	f001 fc23 	bl	80056a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003e5c:	4a06      	ldr	r2, [pc, #24]	; (8003e78 <HAL_InitTick+0x5c>)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003e62:	2300      	movs	r3, #0
 8003e64:	e000      	b.n	8003e68 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003e66:	2301      	movs	r3, #1
}
 8003e68:	4618      	mov	r0, r3
 8003e6a:	3708      	adds	r7, #8
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	bd80      	pop	{r7, pc}
 8003e70:	20000000 	.word	0x20000000
 8003e74:	20000008 	.word	0x20000008
 8003e78:	20000004 	.word	0x20000004

08003e7c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003e80:	4b06      	ldr	r3, [pc, #24]	; (8003e9c <HAL_IncTick+0x20>)
 8003e82:	781b      	ldrb	r3, [r3, #0]
 8003e84:	461a      	mov	r2, r3
 8003e86:	4b06      	ldr	r3, [pc, #24]	; (8003ea0 <HAL_IncTick+0x24>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4413      	add	r3, r2
 8003e8c:	4a04      	ldr	r2, [pc, #16]	; (8003ea0 <HAL_IncTick+0x24>)
 8003e8e:	6013      	str	r3, [r2, #0]
}
 8003e90:	bf00      	nop
 8003e92:	46bd      	mov	sp, r7
 8003e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e98:	4770      	bx	lr
 8003e9a:	bf00      	nop
 8003e9c:	20000008 	.word	0x20000008
 8003ea0:	20000240 	.word	0x20000240

08003ea4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	af00      	add	r7, sp, #0
  return uwTick;
 8003ea8:	4b03      	ldr	r3, [pc, #12]	; (8003eb8 <HAL_GetTick+0x14>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
}
 8003eac:	4618      	mov	r0, r3
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb4:	4770      	bx	lr
 8003eb6:	bf00      	nop
 8003eb8:	20000240 	.word	0x20000240

08003ebc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b084      	sub	sp, #16
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003ec4:	f7ff ffee 	bl	8003ea4 <HAL_GetTick>
 8003ec8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ed4:	d005      	beq.n	8003ee2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003ed6:	4b0a      	ldr	r3, [pc, #40]	; (8003f00 <HAL_Delay+0x44>)
 8003ed8:	781b      	ldrb	r3, [r3, #0]
 8003eda:	461a      	mov	r2, r3
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	4413      	add	r3, r2
 8003ee0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003ee2:	bf00      	nop
 8003ee4:	f7ff ffde 	bl	8003ea4 <HAL_GetTick>
 8003ee8:	4602      	mov	r2, r0
 8003eea:	68bb      	ldr	r3, [r7, #8]
 8003eec:	1ad3      	subs	r3, r2, r3
 8003eee:	68fa      	ldr	r2, [r7, #12]
 8003ef0:	429a      	cmp	r2, r3
 8003ef2:	d8f7      	bhi.n	8003ee4 <HAL_Delay+0x28>
  {
  }
}
 8003ef4:	bf00      	nop
 8003ef6:	bf00      	nop
 8003ef8:	3710      	adds	r7, #16
 8003efa:	46bd      	mov	sp, r7
 8003efc:	bd80      	pop	{r7, pc}
 8003efe:	bf00      	nop
 8003f00:	20000008 	.word	0x20000008

08003f04 <HAL_GetHalVersion>:
/**
  * @brief  Returns the HAL revision
  * @retval version : 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
 8003f04:	b480      	push	{r7}
 8003f06:	af00      	add	r7, sp, #0
  return __STM32F7xx_HAL_VERSION;
 8003f08:	4b02      	ldr	r3, [pc, #8]	; (8003f14 <HAL_GetHalVersion+0x10>)
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f12:	4770      	bx	lr
 8003f14:	01030000 	.word	0x01030000

08003f18 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16U);
 8003f1c:	4b03      	ldr	r3, [pc, #12]	; (8003f2c <HAL_GetREVID+0x14>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	0c1b      	lsrs	r3, r3, #16
}
 8003f22:	4618      	mov	r0, r3
 8003f24:	46bd      	mov	sp, r7
 8003f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2a:	4770      	bx	lr
 8003f2c:	e0042000 	.word	0xe0042000

08003f30 <HAL_GetDEVID>:
/**
  * @brief  Returns the device identifier.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
 8003f30:	b480      	push	{r7}
 8003f32:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) & IDCODE_DEVID_MASK);
 8003f34:	4b04      	ldr	r3, [pc, #16]	; (8003f48 <HAL_GetDEVID+0x18>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f44:	4770      	bx	lr
 8003f46:	bf00      	nop
 8003f48:	e0042000 	.word	0xe0042000

08003f4c <HAL_GetUIDw0>:
/**
  * @brief  Returns first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)UID_BASE)));
 8003f50:	4b03      	ldr	r3, [pc, #12]	; (8003f60 <HAL_GetUIDw0+0x14>)
 8003f52:	681b      	ldr	r3, [r3, #0]
}
 8003f54:	4618      	mov	r0, r3
 8003f56:	46bd      	mov	sp, r7
 8003f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5c:	4770      	bx	lr
 8003f5e:	bf00      	nop
 8003f60:	1ff0f420 	.word	0x1ff0f420

08003f64 <HAL_GetUIDw1>:
/**
  * @brief  Returns second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 8003f64:	b480      	push	{r7}
 8003f66:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 8003f68:	4b03      	ldr	r3, [pc, #12]	; (8003f78 <HAL_GetUIDw1+0x14>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
}
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f74:	4770      	bx	lr
 8003f76:	bf00      	nop
 8003f78:	1ff0f424 	.word	0x1ff0f424

08003f7c <HAL_GetUIDw2>:
/**
  * @brief  Returns third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	af00      	add	r7, sp, #0
  return(READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 8003f80:	4b03      	ldr	r3, [pc, #12]	; (8003f90 <HAL_GetUIDw2+0x14>)
 8003f82:	681b      	ldr	r3, [r3, #0]
}
 8003f84:	4618      	mov	r0, r3
 8003f86:	46bd      	mov	sp, r7
 8003f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8c:	4770      	bx	lr
 8003f8e:	bf00      	nop
 8003f90:	1ff0f428 	.word	0x1ff0f428

08003f94 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b084      	sub	sp, #16
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d101      	bne.n	8003faa <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e031      	b.n	800400e <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d109      	bne.n	8003fc6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003fb2:	6878      	ldr	r0, [r7, #4]
 8003fb4:	f7fe f806 	bl	8001fc4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2200      	movs	r2, #0
 8003fbc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fca:	f003 0310 	and.w	r3, r3, #16
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d116      	bne.n	8004000 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003fd6:	4b10      	ldr	r3, [pc, #64]	; (8004018 <HAL_ADC_Init+0x84>)
 8003fd8:	4013      	ands	r3, r2
 8003fda:	f043 0202 	orr.w	r2, r3, #2
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003fe2:	6878      	ldr	r0, [r7, #4]
 8003fe4:	f000 fb0a 	bl	80045fc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2200      	movs	r2, #0
 8003fec:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ff2:	f023 0303 	bic.w	r3, r3, #3
 8003ff6:	f043 0201 	orr.w	r2, r3, #1
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	641a      	str	r2, [r3, #64]	; 0x40
 8003ffe:	e001      	b.n	8004004 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004000:	2301      	movs	r3, #1
 8004002:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2200      	movs	r2, #0
 8004008:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800400c:	7bfb      	ldrb	r3, [r7, #15]
}
 800400e:	4618      	mov	r0, r3
 8004010:	3710      	adds	r7, #16
 8004012:	46bd      	mov	sp, r7
 8004014:	bd80      	pop	{r7, pc}
 8004016:	bf00      	nop
 8004018:	ffffeefd 	.word	0xffffeefd

0800401c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800401c:	b480      	push	{r7}
 800401e:	b085      	sub	sp, #20
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8004024:	2300      	movs	r3, #0
 8004026:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800402e:	2b01      	cmp	r3, #1
 8004030:	d101      	bne.n	8004036 <HAL_ADC_Start+0x1a>
 8004032:	2302      	movs	r3, #2
 8004034:	e0ad      	b.n	8004192 <HAL_ADC_Start+0x176>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2201      	movs	r2, #1
 800403a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	689b      	ldr	r3, [r3, #8]
 8004044:	f003 0301 	and.w	r3, r3, #1
 8004048:	2b01      	cmp	r3, #1
 800404a:	d018      	beq.n	800407e <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	689a      	ldr	r2, [r3, #8]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f042 0201 	orr.w	r2, r2, #1
 800405a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 800405c:	4b50      	ldr	r3, [pc, #320]	; (80041a0 <HAL_ADC_Start+0x184>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4a50      	ldr	r2, [pc, #320]	; (80041a4 <HAL_ADC_Start+0x188>)
 8004062:	fba2 2303 	umull	r2, r3, r2, r3
 8004066:	0c9a      	lsrs	r2, r3, #18
 8004068:	4613      	mov	r3, r2
 800406a:	005b      	lsls	r3, r3, #1
 800406c:	4413      	add	r3, r2
 800406e:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8004070:	e002      	b.n	8004078 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	3b01      	subs	r3, #1
 8004076:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d1f9      	bne.n	8004072 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	689b      	ldr	r3, [r3, #8]
 8004084:	f003 0301 	and.w	r3, r3, #1
 8004088:	2b01      	cmp	r3, #1
 800408a:	d175      	bne.n	8004178 <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004090:	4b45      	ldr	r3, [pc, #276]	; (80041a8 <HAL_ADC_Start+0x18c>)
 8004092:	4013      	ands	r3, r2
 8004094:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	685b      	ldr	r3, [r3, #4]
 80040a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d007      	beq.n	80040ba <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ae:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80040b2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040be:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80040c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80040c6:	d106      	bne.n	80040d6 <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040cc:	f023 0206 	bic.w	r2, r3, #6
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	645a      	str	r2, [r3, #68]	; 0x44
 80040d4:	e002      	b.n	80040dc <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2200      	movs	r2, #0
 80040da:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2200      	movs	r2, #0
 80040e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80040ec:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 80040ee:	4b2f      	ldr	r3, [pc, #188]	; (80041ac <HAL_ADC_Start+0x190>)
 80040f0:	685b      	ldr	r3, [r3, #4]
 80040f2:	f003 031f 	and.w	r3, r3, #31
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d10f      	bne.n	800411a <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	689b      	ldr	r3, [r3, #8]
 8004100:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004104:	2b00      	cmp	r3, #0
 8004106:	d143      	bne.n	8004190 <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	689a      	ldr	r2, [r3, #8]
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004116:	609a      	str	r2, [r3, #8]
 8004118:	e03a      	b.n	8004190 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4a24      	ldr	r2, [pc, #144]	; (80041b0 <HAL_ADC_Start+0x194>)
 8004120:	4293      	cmp	r3, r2
 8004122:	d10e      	bne.n	8004142 <HAL_ADC_Start+0x126>
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	689b      	ldr	r3, [r3, #8]
 800412a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800412e:	2b00      	cmp	r3, #0
 8004130:	d107      	bne.n	8004142 <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	689a      	ldr	r2, [r3, #8]
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004140:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8004142:	4b1a      	ldr	r3, [pc, #104]	; (80041ac <HAL_ADC_Start+0x190>)
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	f003 0310 	and.w	r3, r3, #16
 800414a:	2b00      	cmp	r3, #0
 800414c:	d120      	bne.n	8004190 <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	4a18      	ldr	r2, [pc, #96]	; (80041b4 <HAL_ADC_Start+0x198>)
 8004154:	4293      	cmp	r3, r2
 8004156:	d11b      	bne.n	8004190 <HAL_ADC_Start+0x174>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	689b      	ldr	r3, [r3, #8]
 800415e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004162:	2b00      	cmp	r3, #0
 8004164:	d114      	bne.n	8004190 <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	689a      	ldr	r2, [r3, #8]
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004174:	609a      	str	r2, [r3, #8]
 8004176:	e00b      	b.n	8004190 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800417c:	f043 0210 	orr.w	r2, r3, #16
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004188:	f043 0201 	orr.w	r2, r3, #1
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8004190:	2300      	movs	r3, #0
}
 8004192:	4618      	mov	r0, r3
 8004194:	3714      	adds	r7, #20
 8004196:	46bd      	mov	sp, r7
 8004198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419c:	4770      	bx	lr
 800419e:	bf00      	nop
 80041a0:	20000000 	.word	0x20000000
 80041a4:	431bde83 	.word	0x431bde83
 80041a8:	fffff8fe 	.word	0xfffff8fe
 80041ac:	40012300 	.word	0x40012300
 80041b0:	40012000 	.word	0x40012000
 80041b4:	40012200 	.word	0x40012200

080041b8 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80041b8:	b480      	push	{r7}
 80041ba:	b083      	sub	sp, #12
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80041c6:	2b01      	cmp	r3, #1
 80041c8:	d101      	bne.n	80041ce <HAL_ADC_Stop+0x16>
 80041ca:	2302      	movs	r3, #2
 80041cc:	e01f      	b.n	800420e <HAL_ADC_Stop+0x56>
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2201      	movs	r2, #1
 80041d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	689a      	ldr	r2, [r3, #8]
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f022 0201 	bic.w	r2, r2, #1
 80041e4:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	689b      	ldr	r3, [r3, #8]
 80041ec:	f003 0301 	and.w	r3, r3, #1
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d107      	bne.n	8004204 <HAL_ADC_Stop+0x4c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80041f8:	4b08      	ldr	r3, [pc, #32]	; (800421c <HAL_ADC_Stop+0x64>)
 80041fa:	4013      	ands	r3, r2
 80041fc:	f043 0201 	orr.w	r2, r3, #1
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2200      	movs	r2, #0
 8004208:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800420c:	2300      	movs	r3, #0
}
 800420e:	4618      	mov	r0, r3
 8004210:	370c      	adds	r7, #12
 8004212:	46bd      	mov	sp, r7
 8004214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004218:	4770      	bx	lr
 800421a:	bf00      	nop
 800421c:	ffffeefe 	.word	0xffffeefe

08004220 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b084      	sub	sp, #16
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
 8004228:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800422a:	2300      	movs	r3, #0
 800422c:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	689b      	ldr	r3, [r3, #8]
 8004234:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004238:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800423c:	d113      	bne.n	8004266 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	689b      	ldr	r3, [r3, #8]
 8004244:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004248:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800424c:	d10b      	bne.n	8004266 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004252:	f043 0220 	orr.w	r2, r3, #32
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2200      	movs	r2, #0
 800425e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8004262:	2301      	movs	r3, #1
 8004264:	e063      	b.n	800432e <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 8004266:	f7ff fe1d 	bl	8003ea4 <HAL_GetTick>
 800426a:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800426c:	e021      	b.n	80042b2 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004274:	d01d      	beq.n	80042b2 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d007      	beq.n	800428c <HAL_ADC_PollForConversion+0x6c>
 800427c:	f7ff fe12 	bl	8003ea4 <HAL_GetTick>
 8004280:	4602      	mov	r2, r0
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	1ad3      	subs	r3, r2, r3
 8004286:	683a      	ldr	r2, [r7, #0]
 8004288:	429a      	cmp	r2, r3
 800428a:	d212      	bcs.n	80042b2 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f003 0302 	and.w	r3, r3, #2
 8004296:	2b02      	cmp	r3, #2
 8004298:	d00b      	beq.n	80042b2 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800429e:	f043 0204 	orr.w	r2, r3, #4
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2200      	movs	r2, #0
 80042aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 80042ae:	2303      	movs	r3, #3
 80042b0:	e03d      	b.n	800432e <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f003 0302 	and.w	r3, r3, #2
 80042bc:	2b02      	cmp	r3, #2
 80042be:	d1d6      	bne.n	800426e <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f06f 0212 	mvn.w	r2, #18
 80042c8:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ce:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	689b      	ldr	r3, [r3, #8]
 80042dc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d123      	bne.n	800432c <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d11f      	bne.n	800432c <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042f2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d006      	beq.n	8004308 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	689b      	ldr	r3, [r3, #8]
 8004300:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004304:	2b00      	cmp	r3, #0
 8004306:	d111      	bne.n	800432c <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800430c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004318:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800431c:	2b00      	cmp	r3, #0
 800431e:	d105      	bne.n	800432c <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004324:	f043 0201 	orr.w	r2, r3, #1
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800432c:	2300      	movs	r3, #0
}
 800432e:	4618      	mov	r0, r3
 8004330:	3710      	adds	r7, #16
 8004332:	46bd      	mov	sp, r7
 8004334:	bd80      	pop	{r7, pc}

08004336 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8004336:	b480      	push	{r7}
 8004338:	b083      	sub	sp, #12
 800433a:	af00      	add	r7, sp, #0
 800433c:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8004344:	4618      	mov	r0, r3
 8004346:	370c      	adds	r7, #12
 8004348:	46bd      	mov	sp, r7
 800434a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434e:	4770      	bx	lr

08004350 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004350:	b480      	push	{r7}
 8004352:	b085      	sub	sp, #20
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
 8004358:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 800435a:	2300      	movs	r3, #0
 800435c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004364:	2b01      	cmp	r3, #1
 8004366:	d101      	bne.n	800436c <HAL_ADC_ConfigChannel+0x1c>
 8004368:	2302      	movs	r3, #2
 800436a:	e136      	b.n	80045da <HAL_ADC_ConfigChannel+0x28a>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2201      	movs	r2, #1
 8004370:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	2b09      	cmp	r3, #9
 800437a:	d93a      	bls.n	80043f2 <HAL_ADC_ConfigChannel+0xa2>
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004384:	d035      	beq.n	80043f2 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	68d9      	ldr	r1, [r3, #12]
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	b29b      	uxth	r3, r3
 8004392:	461a      	mov	r2, r3
 8004394:	4613      	mov	r3, r2
 8004396:	005b      	lsls	r3, r3, #1
 8004398:	4413      	add	r3, r2
 800439a:	3b1e      	subs	r3, #30
 800439c:	2207      	movs	r2, #7
 800439e:	fa02 f303 	lsl.w	r3, r2, r3
 80043a2:	43da      	mvns	r2, r3
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	400a      	ands	r2, r1
 80043aa:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4a8d      	ldr	r2, [pc, #564]	; (80045e8 <HAL_ADC_ConfigChannel+0x298>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d10a      	bne.n	80043cc <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	68d9      	ldr	r1, [r3, #12]
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	689b      	ldr	r3, [r3, #8]
 80043c0:	061a      	lsls	r2, r3, #24
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	430a      	orrs	r2, r1
 80043c8:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80043ca:	e035      	b.n	8004438 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	68d9      	ldr	r1, [r3, #12]
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	689a      	ldr	r2, [r3, #8]
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	b29b      	uxth	r3, r3
 80043dc:	4618      	mov	r0, r3
 80043de:	4603      	mov	r3, r0
 80043e0:	005b      	lsls	r3, r3, #1
 80043e2:	4403      	add	r3, r0
 80043e4:	3b1e      	subs	r3, #30
 80043e6:	409a      	lsls	r2, r3
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	430a      	orrs	r2, r1
 80043ee:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80043f0:	e022      	b.n	8004438 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	6919      	ldr	r1, [r3, #16]
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	b29b      	uxth	r3, r3
 80043fe:	461a      	mov	r2, r3
 8004400:	4613      	mov	r3, r2
 8004402:	005b      	lsls	r3, r3, #1
 8004404:	4413      	add	r3, r2
 8004406:	2207      	movs	r2, #7
 8004408:	fa02 f303 	lsl.w	r3, r2, r3
 800440c:	43da      	mvns	r2, r3
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	400a      	ands	r2, r1
 8004414:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	6919      	ldr	r1, [r3, #16]
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	689a      	ldr	r2, [r3, #8]
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	b29b      	uxth	r3, r3
 8004426:	4618      	mov	r0, r3
 8004428:	4603      	mov	r3, r0
 800442a:	005b      	lsls	r3, r3, #1
 800442c:	4403      	add	r3, r0
 800442e:	409a      	lsls	r2, r3
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	430a      	orrs	r2, r1
 8004436:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	685b      	ldr	r3, [r3, #4]
 800443c:	2b06      	cmp	r3, #6
 800443e:	d824      	bhi.n	800448a <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	685a      	ldr	r2, [r3, #4]
 800444a:	4613      	mov	r3, r2
 800444c:	009b      	lsls	r3, r3, #2
 800444e:	4413      	add	r3, r2
 8004450:	3b05      	subs	r3, #5
 8004452:	221f      	movs	r2, #31
 8004454:	fa02 f303 	lsl.w	r3, r2, r3
 8004458:	43da      	mvns	r2, r3
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	400a      	ands	r2, r1
 8004460:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	b29b      	uxth	r3, r3
 800446e:	4618      	mov	r0, r3
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	685a      	ldr	r2, [r3, #4]
 8004474:	4613      	mov	r3, r2
 8004476:	009b      	lsls	r3, r3, #2
 8004478:	4413      	add	r3, r2
 800447a:	3b05      	subs	r3, #5
 800447c:	fa00 f203 	lsl.w	r2, r0, r3
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	430a      	orrs	r2, r1
 8004486:	635a      	str	r2, [r3, #52]	; 0x34
 8004488:	e04c      	b.n	8004524 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	2b0c      	cmp	r3, #12
 8004490:	d824      	bhi.n	80044dc <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	685a      	ldr	r2, [r3, #4]
 800449c:	4613      	mov	r3, r2
 800449e:	009b      	lsls	r3, r3, #2
 80044a0:	4413      	add	r3, r2
 80044a2:	3b23      	subs	r3, #35	; 0x23
 80044a4:	221f      	movs	r2, #31
 80044a6:	fa02 f303 	lsl.w	r3, r2, r3
 80044aa:	43da      	mvns	r2, r3
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	400a      	ands	r2, r1
 80044b2:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	b29b      	uxth	r3, r3
 80044c0:	4618      	mov	r0, r3
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	685a      	ldr	r2, [r3, #4]
 80044c6:	4613      	mov	r3, r2
 80044c8:	009b      	lsls	r3, r3, #2
 80044ca:	4413      	add	r3, r2
 80044cc:	3b23      	subs	r3, #35	; 0x23
 80044ce:	fa00 f203 	lsl.w	r2, r0, r3
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	430a      	orrs	r2, r1
 80044d8:	631a      	str	r2, [r3, #48]	; 0x30
 80044da:	e023      	b.n	8004524 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	685a      	ldr	r2, [r3, #4]
 80044e6:	4613      	mov	r3, r2
 80044e8:	009b      	lsls	r3, r3, #2
 80044ea:	4413      	add	r3, r2
 80044ec:	3b41      	subs	r3, #65	; 0x41
 80044ee:	221f      	movs	r2, #31
 80044f0:	fa02 f303 	lsl.w	r3, r2, r3
 80044f4:	43da      	mvns	r2, r3
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	400a      	ands	r2, r1
 80044fc:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	b29b      	uxth	r3, r3
 800450a:	4618      	mov	r0, r3
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	685a      	ldr	r2, [r3, #4]
 8004510:	4613      	mov	r3, r2
 8004512:	009b      	lsls	r3, r3, #2
 8004514:	4413      	add	r3, r2
 8004516:	3b41      	subs	r3, #65	; 0x41
 8004518:	fa00 f203 	lsl.w	r2, r0, r3
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	430a      	orrs	r2, r1
 8004522:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4a30      	ldr	r2, [pc, #192]	; (80045ec <HAL_ADC_ConfigChannel+0x29c>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d10a      	bne.n	8004544 <HAL_ADC_ConfigChannel+0x1f4>
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004536:	d105      	bne.n	8004544 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8004538:	4b2d      	ldr	r3, [pc, #180]	; (80045f0 <HAL_ADC_ConfigChannel+0x2a0>)
 800453a:	685b      	ldr	r3, [r3, #4]
 800453c:	4a2c      	ldr	r2, [pc, #176]	; (80045f0 <HAL_ADC_ConfigChannel+0x2a0>)
 800453e:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8004542:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	4a28      	ldr	r2, [pc, #160]	; (80045ec <HAL_ADC_ConfigChannel+0x29c>)
 800454a:	4293      	cmp	r3, r2
 800454c:	d10f      	bne.n	800456e <HAL_ADC_ConfigChannel+0x21e>
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	2b12      	cmp	r3, #18
 8004554:	d10b      	bne.n	800456e <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8004556:	4b26      	ldr	r3, [pc, #152]	; (80045f0 <HAL_ADC_ConfigChannel+0x2a0>)
 8004558:	685b      	ldr	r3, [r3, #4]
 800455a:	4a25      	ldr	r2, [pc, #148]	; (80045f0 <HAL_ADC_ConfigChannel+0x2a0>)
 800455c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004560:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8004562:	4b23      	ldr	r3, [pc, #140]	; (80045f0 <HAL_ADC_ConfigChannel+0x2a0>)
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	4a22      	ldr	r2, [pc, #136]	; (80045f0 <HAL_ADC_ConfigChannel+0x2a0>)
 8004568:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800456c:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	4a1e      	ldr	r2, [pc, #120]	; (80045ec <HAL_ADC_ConfigChannel+0x29c>)
 8004574:	4293      	cmp	r3, r2
 8004576:	d12b      	bne.n	80045d0 <HAL_ADC_ConfigChannel+0x280>
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	4a1a      	ldr	r2, [pc, #104]	; (80045e8 <HAL_ADC_ConfigChannel+0x298>)
 800457e:	4293      	cmp	r3, r2
 8004580:	d003      	beq.n	800458a <HAL_ADC_ConfigChannel+0x23a>
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	2b11      	cmp	r3, #17
 8004588:	d122      	bne.n	80045d0 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 800458a:	4b19      	ldr	r3, [pc, #100]	; (80045f0 <HAL_ADC_ConfigChannel+0x2a0>)
 800458c:	685b      	ldr	r3, [r3, #4]
 800458e:	4a18      	ldr	r2, [pc, #96]	; (80045f0 <HAL_ADC_ConfigChannel+0x2a0>)
 8004590:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8004594:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8004596:	4b16      	ldr	r3, [pc, #88]	; (80045f0 <HAL_ADC_ConfigChannel+0x2a0>)
 8004598:	685b      	ldr	r3, [r3, #4]
 800459a:	4a15      	ldr	r2, [pc, #84]	; (80045f0 <HAL_ADC_ConfigChannel+0x2a0>)
 800459c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80045a0:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	4a10      	ldr	r2, [pc, #64]	; (80045e8 <HAL_ADC_ConfigChannel+0x298>)
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d111      	bne.n	80045d0 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80045ac:	4b11      	ldr	r3, [pc, #68]	; (80045f4 <HAL_ADC_ConfigChannel+0x2a4>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4a11      	ldr	r2, [pc, #68]	; (80045f8 <HAL_ADC_ConfigChannel+0x2a8>)
 80045b2:	fba2 2303 	umull	r2, r3, r2, r3
 80045b6:	0c9a      	lsrs	r2, r3, #18
 80045b8:	4613      	mov	r3, r2
 80045ba:	009b      	lsls	r3, r3, #2
 80045bc:	4413      	add	r3, r2
 80045be:	005b      	lsls	r3, r3, #1
 80045c0:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80045c2:	e002      	b.n	80045ca <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	3b01      	subs	r3, #1
 80045c8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d1f9      	bne.n	80045c4 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2200      	movs	r2, #0
 80045d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80045d8:	2300      	movs	r3, #0
}
 80045da:	4618      	mov	r0, r3
 80045dc:	3714      	adds	r7, #20
 80045de:	46bd      	mov	sp, r7
 80045e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e4:	4770      	bx	lr
 80045e6:	bf00      	nop
 80045e8:	10000012 	.word	0x10000012
 80045ec:	40012000 	.word	0x40012000
 80045f0:	40012300 	.word	0x40012300
 80045f4:	20000000 	.word	0x20000000
 80045f8:	431bde83 	.word	0x431bde83

080045fc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80045fc:	b480      	push	{r7}
 80045fe:	b083      	sub	sp, #12
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8004604:	4b78      	ldr	r3, [pc, #480]	; (80047e8 <ADC_Init+0x1ec>)
 8004606:	685b      	ldr	r3, [r3, #4]
 8004608:	4a77      	ldr	r2, [pc, #476]	; (80047e8 <ADC_Init+0x1ec>)
 800460a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800460e:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8004610:	4b75      	ldr	r3, [pc, #468]	; (80047e8 <ADC_Init+0x1ec>)
 8004612:	685a      	ldr	r2, [r3, #4]
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	685b      	ldr	r3, [r3, #4]
 8004618:	4973      	ldr	r1, [pc, #460]	; (80047e8 <ADC_Init+0x1ec>)
 800461a:	4313      	orrs	r3, r2
 800461c:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	685a      	ldr	r2, [r3, #4]
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800462c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	6859      	ldr	r1, [r3, #4]
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	691b      	ldr	r3, [r3, #16]
 8004638:	021a      	lsls	r2, r3, #8
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	430a      	orrs	r2, r1
 8004640:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	685a      	ldr	r2, [r3, #4]
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004650:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	6859      	ldr	r1, [r3, #4]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	689a      	ldr	r2, [r3, #8]
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	430a      	orrs	r2, r1
 8004662:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	689a      	ldr	r2, [r3, #8]
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004672:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	6899      	ldr	r1, [r3, #8]
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	68da      	ldr	r2, [r3, #12]
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	430a      	orrs	r2, r1
 8004684:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800468a:	4a58      	ldr	r2, [pc, #352]	; (80047ec <ADC_Init+0x1f0>)
 800468c:	4293      	cmp	r3, r2
 800468e:	d022      	beq.n	80046d6 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	689a      	ldr	r2, [r3, #8]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800469e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	6899      	ldr	r1, [r3, #8]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	430a      	orrs	r2, r1
 80046b0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	689a      	ldr	r2, [r3, #8]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80046c0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	6899      	ldr	r1, [r3, #8]
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	430a      	orrs	r2, r1
 80046d2:	609a      	str	r2, [r3, #8]
 80046d4:	e00f      	b.n	80046f6 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	689a      	ldr	r2, [r3, #8]
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80046e4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	689a      	ldr	r2, [r3, #8]
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80046f4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	689a      	ldr	r2, [r3, #8]
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f022 0202 	bic.w	r2, r2, #2
 8004704:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	6899      	ldr	r1, [r3, #8]
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	699b      	ldr	r3, [r3, #24]
 8004710:	005a      	lsls	r2, r3, #1
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	430a      	orrs	r2, r1
 8004718:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d01b      	beq.n	800475c <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	685a      	ldr	r2, [r3, #4]
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004732:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	685a      	ldr	r2, [r3, #4]
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004742:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	6859      	ldr	r1, [r3, #4]
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800474e:	3b01      	subs	r3, #1
 8004750:	035a      	lsls	r2, r3, #13
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	430a      	orrs	r2, r1
 8004758:	605a      	str	r2, [r3, #4]
 800475a:	e007      	b.n	800476c <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	685a      	ldr	r2, [r3, #4]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800476a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800477a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	69db      	ldr	r3, [r3, #28]
 8004786:	3b01      	subs	r3, #1
 8004788:	051a      	lsls	r2, r3, #20
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	430a      	orrs	r2, r1
 8004790:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	689a      	ldr	r2, [r3, #8]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80047a0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	6899      	ldr	r1, [r3, #8]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80047ae:	025a      	lsls	r2, r3, #9
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	430a      	orrs	r2, r1
 80047b6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	689a      	ldr	r2, [r3, #8]
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047c6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	6899      	ldr	r1, [r3, #8]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	695b      	ldr	r3, [r3, #20]
 80047d2:	029a      	lsls	r2, r3, #10
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	430a      	orrs	r2, r1
 80047da:	609a      	str	r2, [r3, #8]
}
 80047dc:	bf00      	nop
 80047de:	370c      	adds	r7, #12
 80047e0:	46bd      	mov	sp, r7
 80047e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e6:	4770      	bx	lr
 80047e8:	40012300 	.word	0x40012300
 80047ec:	0f000001 	.word	0x0f000001

080047f0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b084      	sub	sp, #16
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d101      	bne.n	8004802 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80047fe:	2301      	movs	r3, #1
 8004800:	e0ed      	b.n	80049de <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004808:	b2db      	uxtb	r3, r3
 800480a:	2b00      	cmp	r3, #0
 800480c:	d102      	bne.n	8004814 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800480e:	6878      	ldr	r0, [r7, #4]
 8004810:	f7fd fcf2 	bl	80021f8 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	681a      	ldr	r2, [r3, #0]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f042 0201 	orr.w	r2, r2, #1
 8004822:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004824:	f7ff fb3e 	bl	8003ea4 <HAL_GetTick>
 8004828:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800482a:	e012      	b.n	8004852 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800482c:	f7ff fb3a 	bl	8003ea4 <HAL_GetTick>
 8004830:	4602      	mov	r2, r0
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	1ad3      	subs	r3, r2, r3
 8004836:	2b0a      	cmp	r3, #10
 8004838:	d90b      	bls.n	8004852 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800483e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2205      	movs	r2, #5
 800484a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800484e:	2301      	movs	r3, #1
 8004850:	e0c5      	b.n	80049de <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	685b      	ldr	r3, [r3, #4]
 8004858:	f003 0301 	and.w	r3, r3, #1
 800485c:	2b00      	cmp	r3, #0
 800485e:	d0e5      	beq.n	800482c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	681a      	ldr	r2, [r3, #0]
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f022 0202 	bic.w	r2, r2, #2
 800486e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004870:	f7ff fb18 	bl	8003ea4 <HAL_GetTick>
 8004874:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004876:	e012      	b.n	800489e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004878:	f7ff fb14 	bl	8003ea4 <HAL_GetTick>
 800487c:	4602      	mov	r2, r0
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	1ad3      	subs	r3, r2, r3
 8004882:	2b0a      	cmp	r3, #10
 8004884:	d90b      	bls.n	800489e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800488a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2205      	movs	r2, #5
 8004896:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800489a:	2301      	movs	r3, #1
 800489c:	e09f      	b.n	80049de <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	f003 0302 	and.w	r3, r3, #2
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d1e5      	bne.n	8004878 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	7e1b      	ldrb	r3, [r3, #24]
 80048b0:	2b01      	cmp	r3, #1
 80048b2:	d108      	bne.n	80048c6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	681a      	ldr	r2, [r3, #0]
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80048c2:	601a      	str	r2, [r3, #0]
 80048c4:	e007      	b.n	80048d6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	681a      	ldr	r2, [r3, #0]
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80048d4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	7e5b      	ldrb	r3, [r3, #25]
 80048da:	2b01      	cmp	r3, #1
 80048dc:	d108      	bne.n	80048f0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	681a      	ldr	r2, [r3, #0]
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80048ec:	601a      	str	r2, [r3, #0]
 80048ee:	e007      	b.n	8004900 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	681a      	ldr	r2, [r3, #0]
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80048fe:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	7e9b      	ldrb	r3, [r3, #26]
 8004904:	2b01      	cmp	r3, #1
 8004906:	d108      	bne.n	800491a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	681a      	ldr	r2, [r3, #0]
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f042 0220 	orr.w	r2, r2, #32
 8004916:	601a      	str	r2, [r3, #0]
 8004918:	e007      	b.n	800492a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	681a      	ldr	r2, [r3, #0]
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f022 0220 	bic.w	r2, r2, #32
 8004928:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	7edb      	ldrb	r3, [r3, #27]
 800492e:	2b01      	cmp	r3, #1
 8004930:	d108      	bne.n	8004944 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	681a      	ldr	r2, [r3, #0]
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f022 0210 	bic.w	r2, r2, #16
 8004940:	601a      	str	r2, [r3, #0]
 8004942:	e007      	b.n	8004954 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	681a      	ldr	r2, [r3, #0]
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f042 0210 	orr.w	r2, r2, #16
 8004952:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	7f1b      	ldrb	r3, [r3, #28]
 8004958:	2b01      	cmp	r3, #1
 800495a:	d108      	bne.n	800496e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	681a      	ldr	r2, [r3, #0]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f042 0208 	orr.w	r2, r2, #8
 800496a:	601a      	str	r2, [r3, #0]
 800496c:	e007      	b.n	800497e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	681a      	ldr	r2, [r3, #0]
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f022 0208 	bic.w	r2, r2, #8
 800497c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	7f5b      	ldrb	r3, [r3, #29]
 8004982:	2b01      	cmp	r3, #1
 8004984:	d108      	bne.n	8004998 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	681a      	ldr	r2, [r3, #0]
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f042 0204 	orr.w	r2, r2, #4
 8004994:	601a      	str	r2, [r3, #0]
 8004996:	e007      	b.n	80049a8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	681a      	ldr	r2, [r3, #0]
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f022 0204 	bic.w	r2, r2, #4
 80049a6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	689a      	ldr	r2, [r3, #8]
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	68db      	ldr	r3, [r3, #12]
 80049b0:	431a      	orrs	r2, r3
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	691b      	ldr	r3, [r3, #16]
 80049b6:	431a      	orrs	r2, r3
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	695b      	ldr	r3, [r3, #20]
 80049bc:	ea42 0103 	orr.w	r1, r2, r3
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	685b      	ldr	r3, [r3, #4]
 80049c4:	1e5a      	subs	r2, r3, #1
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	430a      	orrs	r2, r1
 80049cc:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	2200      	movs	r2, #0
 80049d2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2201      	movs	r2, #1
 80049d8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80049dc:	2300      	movs	r3, #0
}
 80049de:	4618      	mov	r0, r3
 80049e0:	3710      	adds	r7, #16
 80049e2:	46bd      	mov	sp, r7
 80049e4:	bd80      	pop	{r7, pc}
	...

080049e8 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80049e8:	b480      	push	{r7}
 80049ea:	b087      	sub	sp, #28
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
 80049f0:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80049fe:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8004a00:	7cfb      	ldrb	r3, [r7, #19]
 8004a02:	2b01      	cmp	r3, #1
 8004a04:	d003      	beq.n	8004a0e <HAL_CAN_ConfigFilter+0x26>
 8004a06:	7cfb      	ldrb	r3, [r7, #19]
 8004a08:	2b02      	cmp	r3, #2
 8004a0a:	f040 80c7 	bne.w	8004b9c <HAL_CAN_ConfigFilter+0x1b4>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4a69      	ldr	r2, [pc, #420]	; (8004bb8 <HAL_CAN_ConfigFilter+0x1d0>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d001      	beq.n	8004a1c <HAL_CAN_ConfigFilter+0x34>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 8004a18:	4b68      	ldr	r3, [pc, #416]	; (8004bbc <HAL_CAN_ConfigFilter+0x1d4>)
 8004a1a:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004a1c:	697b      	ldr	r3, [r7, #20]
 8004a1e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004a22:	f043 0201 	orr.w	r2, r3, #1
 8004a26:	697b      	ldr	r3, [r7, #20]
 8004a28:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 8004a2c:	697b      	ldr	r3, [r7, #20]
 8004a2e:	4a63      	ldr	r2, [pc, #396]	; (8004bbc <HAL_CAN_ConfigFilter+0x1d4>)
 8004a30:	4293      	cmp	r3, r2
 8004a32:	d111      	bne.n	8004a58 <HAL_CAN_ConfigFilter+0x70>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8004a34:	697b      	ldr	r3, [r7, #20]
 8004a36:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004a3a:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8004a3e:	697b      	ldr	r3, [r7, #20]
 8004a40:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8004a44:	697b      	ldr	r3, [r7, #20]
 8004a46:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a4e:	021b      	lsls	r3, r3, #8
 8004a50:	431a      	orrs	r2, r3
 8004a52:	697b      	ldr	r3, [r7, #20]
 8004a54:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	695b      	ldr	r3, [r3, #20]
 8004a5c:	f003 031f 	and.w	r3, r3, #31
 8004a60:	2201      	movs	r2, #1
 8004a62:	fa02 f303 	lsl.w	r3, r2, r3
 8004a66:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8004a68:	697b      	ldr	r3, [r7, #20]
 8004a6a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	43db      	mvns	r3, r3
 8004a72:	401a      	ands	r2, r3
 8004a74:	697b      	ldr	r3, [r7, #20]
 8004a76:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	69db      	ldr	r3, [r3, #28]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d123      	bne.n	8004aca <HAL_CAN_ConfigFilter+0xe2>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8004a82:	697b      	ldr	r3, [r7, #20]
 8004a84:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	43db      	mvns	r3, r3
 8004a8c:	401a      	ands	r2, r3
 8004a8e:	697b      	ldr	r3, [r7, #20]
 8004a90:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	68db      	ldr	r3, [r3, #12]
 8004a98:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	685b      	ldr	r3, [r3, #4]
 8004a9e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004aa0:	683a      	ldr	r2, [r7, #0]
 8004aa2:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004aa4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004aa6:	697b      	ldr	r3, [r7, #20]
 8004aa8:	3248      	adds	r2, #72	; 0x48
 8004aaa:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	689b      	ldr	r3, [r3, #8]
 8004ab2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004abe:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004ac0:	6979      	ldr	r1, [r7, #20]
 8004ac2:	3348      	adds	r3, #72	; 0x48
 8004ac4:	00db      	lsls	r3, r3, #3
 8004ac6:	440b      	add	r3, r1
 8004ac8:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	69db      	ldr	r3, [r3, #28]
 8004ace:	2b01      	cmp	r3, #1
 8004ad0:	d122      	bne.n	8004b18 <HAL_CAN_ConfigFilter+0x130>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8004ad2:	697b      	ldr	r3, [r7, #20]
 8004ad4:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	431a      	orrs	r2, r3
 8004adc:	697b      	ldr	r3, [r7, #20]
 8004ade:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	685b      	ldr	r3, [r3, #4]
 8004aec:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004aee:	683a      	ldr	r2, [r7, #0]
 8004af0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004af2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004af4:	697b      	ldr	r3, [r7, #20]
 8004af6:	3248      	adds	r2, #72	; 0x48
 8004af8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	689b      	ldr	r3, [r3, #8]
 8004b00:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	68db      	ldr	r3, [r3, #12]
 8004b06:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004b0c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004b0e:	6979      	ldr	r1, [r7, #20]
 8004b10:	3348      	adds	r3, #72	; 0x48
 8004b12:	00db      	lsls	r3, r3, #3
 8004b14:	440b      	add	r3, r1
 8004b16:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	699b      	ldr	r3, [r3, #24]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d109      	bne.n	8004b34 <HAL_CAN_ConfigFilter+0x14c>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8004b20:	697b      	ldr	r3, [r7, #20]
 8004b22:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	43db      	mvns	r3, r3
 8004b2a:	401a      	ands	r2, r3
 8004b2c:	697b      	ldr	r3, [r7, #20]
 8004b2e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8004b32:	e007      	b.n	8004b44 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8004b34:	697b      	ldr	r3, [r7, #20]
 8004b36:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	431a      	orrs	r2, r3
 8004b3e:	697b      	ldr	r3, [r7, #20]
 8004b40:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	691b      	ldr	r3, [r3, #16]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d109      	bne.n	8004b60 <HAL_CAN_ConfigFilter+0x178>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8004b4c:	697b      	ldr	r3, [r7, #20]
 8004b4e:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	43db      	mvns	r3, r3
 8004b56:	401a      	ands	r2, r3
 8004b58:	697b      	ldr	r3, [r7, #20]
 8004b5a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8004b5e:	e007      	b.n	8004b70 <HAL_CAN_ConfigFilter+0x188>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8004b60:	697b      	ldr	r3, [r7, #20]
 8004b62:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	431a      	orrs	r2, r3
 8004b6a:	697b      	ldr	r3, [r7, #20]
 8004b6c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	6a1b      	ldr	r3, [r3, #32]
 8004b74:	2b01      	cmp	r3, #1
 8004b76:	d107      	bne.n	8004b88 <HAL_CAN_ConfigFilter+0x1a0>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8004b78:	697b      	ldr	r3, [r7, #20]
 8004b7a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	431a      	orrs	r2, r3
 8004b82:	697b      	ldr	r3, [r7, #20]
 8004b84:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004b88:	697b      	ldr	r3, [r7, #20]
 8004b8a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004b8e:	f023 0201 	bic.w	r2, r3, #1
 8004b92:	697b      	ldr	r3, [r7, #20]
 8004b94:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8004b98:	2300      	movs	r3, #0
 8004b9a:	e006      	b.n	8004baa <HAL_CAN_ConfigFilter+0x1c2>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ba0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004ba8:	2301      	movs	r3, #1
  }
}
 8004baa:	4618      	mov	r0, r3
 8004bac:	371c      	adds	r7, #28
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb4:	4770      	bx	lr
 8004bb6:	bf00      	nop
 8004bb8:	40003400 	.word	0x40003400
 8004bbc:	40006400 	.word	0x40006400

08004bc0 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b084      	sub	sp, #16
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004bce:	b2db      	uxtb	r3, r3
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d12e      	bne.n	8004c32 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2202      	movs	r2, #2
 8004bd8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	681a      	ldr	r2, [r3, #0]
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f022 0201 	bic.w	r2, r2, #1
 8004bea:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004bec:	f7ff f95a 	bl	8003ea4 <HAL_GetTick>
 8004bf0:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004bf2:	e012      	b.n	8004c1a <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004bf4:	f7ff f956 	bl	8003ea4 <HAL_GetTick>
 8004bf8:	4602      	mov	r2, r0
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	1ad3      	subs	r3, r2, r3
 8004bfe:	2b0a      	cmp	r3, #10
 8004c00:	d90b      	bls.n	8004c1a <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c06:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2205      	movs	r2, #5
 8004c12:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8004c16:	2301      	movs	r3, #1
 8004c18:	e012      	b.n	8004c40 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	685b      	ldr	r3, [r3, #4]
 8004c20:	f003 0301 	and.w	r3, r3, #1
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d1e5      	bne.n	8004bf4 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8004c2e:	2300      	movs	r3, #0
 8004c30:	e006      	b.n	8004c40 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c36:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004c3e:	2301      	movs	r3, #1
  }
}
 8004c40:	4618      	mov	r0, r3
 8004c42:	3710      	adds	r7, #16
 8004c44:	46bd      	mov	sp, r7
 8004c46:	bd80      	pop	{r7, pc}

08004c48 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8004c48:	b480      	push	{r7}
 8004c4a:	b089      	sub	sp, #36	; 0x24
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	60f8      	str	r0, [r7, #12]
 8004c50:	60b9      	str	r1, [r7, #8]
 8004c52:	607a      	str	r2, [r7, #4]
 8004c54:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004c5c:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	689b      	ldr	r3, [r3, #8]
 8004c64:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8004c66:	7ffb      	ldrb	r3, [r7, #31]
 8004c68:	2b01      	cmp	r3, #1
 8004c6a:	d003      	beq.n	8004c74 <HAL_CAN_AddTxMessage+0x2c>
 8004c6c:	7ffb      	ldrb	r3, [r7, #31]
 8004c6e:	2b02      	cmp	r3, #2
 8004c70:	f040 80ad 	bne.w	8004dce <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004c74:	69bb      	ldr	r3, [r7, #24]
 8004c76:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d10a      	bne.n	8004c94 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004c7e:	69bb      	ldr	r3, [r7, #24]
 8004c80:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d105      	bne.n	8004c94 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8004c88:	69bb      	ldr	r3, [r7, #24]
 8004c8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	f000 8095 	beq.w	8004dbe <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8004c94:	69bb      	ldr	r3, [r7, #24]
 8004c96:	0e1b      	lsrs	r3, r3, #24
 8004c98:	f003 0303 	and.w	r3, r3, #3
 8004c9c:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	697b      	ldr	r3, [r7, #20]
 8004ca2:	409a      	lsls	r2, r3
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8004ca8:	68bb      	ldr	r3, [r7, #8]
 8004caa:	689b      	ldr	r3, [r3, #8]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d10d      	bne.n	8004ccc <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004cb0:	68bb      	ldr	r3, [r7, #8]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8004cb6:	68bb      	ldr	r3, [r7, #8]
 8004cb8:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004cba:	68f9      	ldr	r1, [r7, #12]
 8004cbc:	6809      	ldr	r1, [r1, #0]
 8004cbe:	431a      	orrs	r2, r3
 8004cc0:	697b      	ldr	r3, [r7, #20]
 8004cc2:	3318      	adds	r3, #24
 8004cc4:	011b      	lsls	r3, r3, #4
 8004cc6:	440b      	add	r3, r1
 8004cc8:	601a      	str	r2, [r3, #0]
 8004cca:	e00f      	b.n	8004cec <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004ccc:	68bb      	ldr	r3, [r7, #8]
 8004cce:	685b      	ldr	r3, [r3, #4]
 8004cd0:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8004cd2:	68bb      	ldr	r3, [r7, #8]
 8004cd4:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004cd6:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8004cd8:	68bb      	ldr	r3, [r7, #8]
 8004cda:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004cdc:	68f9      	ldr	r1, [r7, #12]
 8004cde:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8004ce0:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004ce2:	697b      	ldr	r3, [r7, #20]
 8004ce4:	3318      	adds	r3, #24
 8004ce6:	011b      	lsls	r3, r3, #4
 8004ce8:	440b      	add	r3, r1
 8004cea:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	6819      	ldr	r1, [r3, #0]
 8004cf0:	68bb      	ldr	r3, [r7, #8]
 8004cf2:	691a      	ldr	r2, [r3, #16]
 8004cf4:	697b      	ldr	r3, [r7, #20]
 8004cf6:	3318      	adds	r3, #24
 8004cf8:	011b      	lsls	r3, r3, #4
 8004cfa:	440b      	add	r3, r1
 8004cfc:	3304      	adds	r3, #4
 8004cfe:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8004d00:	68bb      	ldr	r3, [r7, #8]
 8004d02:	7d1b      	ldrb	r3, [r3, #20]
 8004d04:	2b01      	cmp	r3, #1
 8004d06:	d111      	bne.n	8004d2c <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681a      	ldr	r2, [r3, #0]
 8004d0c:	697b      	ldr	r3, [r7, #20]
 8004d0e:	3318      	adds	r3, #24
 8004d10:	011b      	lsls	r3, r3, #4
 8004d12:	4413      	add	r3, r2
 8004d14:	3304      	adds	r3, #4
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	68fa      	ldr	r2, [r7, #12]
 8004d1a:	6811      	ldr	r1, [r2, #0]
 8004d1c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004d20:	697b      	ldr	r3, [r7, #20]
 8004d22:	3318      	adds	r3, #24
 8004d24:	011b      	lsls	r3, r3, #4
 8004d26:	440b      	add	r3, r1
 8004d28:	3304      	adds	r3, #4
 8004d2a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	3307      	adds	r3, #7
 8004d30:	781b      	ldrb	r3, [r3, #0]
 8004d32:	061a      	lsls	r2, r3, #24
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	3306      	adds	r3, #6
 8004d38:	781b      	ldrb	r3, [r3, #0]
 8004d3a:	041b      	lsls	r3, r3, #16
 8004d3c:	431a      	orrs	r2, r3
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	3305      	adds	r3, #5
 8004d42:	781b      	ldrb	r3, [r3, #0]
 8004d44:	021b      	lsls	r3, r3, #8
 8004d46:	4313      	orrs	r3, r2
 8004d48:	687a      	ldr	r2, [r7, #4]
 8004d4a:	3204      	adds	r2, #4
 8004d4c:	7812      	ldrb	r2, [r2, #0]
 8004d4e:	4610      	mov	r0, r2
 8004d50:	68fa      	ldr	r2, [r7, #12]
 8004d52:	6811      	ldr	r1, [r2, #0]
 8004d54:	ea43 0200 	orr.w	r2, r3, r0
 8004d58:	697b      	ldr	r3, [r7, #20]
 8004d5a:	011b      	lsls	r3, r3, #4
 8004d5c:	440b      	add	r3, r1
 8004d5e:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8004d62:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	3303      	adds	r3, #3
 8004d68:	781b      	ldrb	r3, [r3, #0]
 8004d6a:	061a      	lsls	r2, r3, #24
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	3302      	adds	r3, #2
 8004d70:	781b      	ldrb	r3, [r3, #0]
 8004d72:	041b      	lsls	r3, r3, #16
 8004d74:	431a      	orrs	r2, r3
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	3301      	adds	r3, #1
 8004d7a:	781b      	ldrb	r3, [r3, #0]
 8004d7c:	021b      	lsls	r3, r3, #8
 8004d7e:	4313      	orrs	r3, r2
 8004d80:	687a      	ldr	r2, [r7, #4]
 8004d82:	7812      	ldrb	r2, [r2, #0]
 8004d84:	4610      	mov	r0, r2
 8004d86:	68fa      	ldr	r2, [r7, #12]
 8004d88:	6811      	ldr	r1, [r2, #0]
 8004d8a:	ea43 0200 	orr.w	r2, r3, r0
 8004d8e:	697b      	ldr	r3, [r7, #20]
 8004d90:	011b      	lsls	r3, r3, #4
 8004d92:	440b      	add	r3, r1
 8004d94:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8004d98:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681a      	ldr	r2, [r3, #0]
 8004d9e:	697b      	ldr	r3, [r7, #20]
 8004da0:	3318      	adds	r3, #24
 8004da2:	011b      	lsls	r3, r3, #4
 8004da4:	4413      	add	r3, r2
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	68fa      	ldr	r2, [r7, #12]
 8004daa:	6811      	ldr	r1, [r2, #0]
 8004dac:	f043 0201 	orr.w	r2, r3, #1
 8004db0:	697b      	ldr	r3, [r7, #20]
 8004db2:	3318      	adds	r3, #24
 8004db4:	011b      	lsls	r3, r3, #4
 8004db6:	440b      	add	r3, r1
 8004db8:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8004dba:	2300      	movs	r3, #0
 8004dbc:	e00e      	b.n	8004ddc <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dc2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8004dca:	2301      	movs	r3, #1
 8004dcc:	e006      	b.n	8004ddc <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dd2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004dda:	2301      	movs	r3, #1
  }
}
 8004ddc:	4618      	mov	r0, r3
 8004dde:	3724      	adds	r7, #36	; 0x24
 8004de0:	46bd      	mov	sp, r7
 8004de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de6:	4770      	bx	lr

08004de8 <HAL_CAN_IsTxMessagePending>:
  *          - 0 : No pending transmission request on any selected Tx Mailboxes.
  *          - 1 : Pending transmission request on at least one of the selected
  *                Tx Mailbox.
  */
uint32_t HAL_CAN_IsTxMessagePending(const CAN_HandleTypeDef *hcan, uint32_t TxMailboxes)
{
 8004de8:	b480      	push	{r7}
 8004dea:	b085      	sub	sp, #20
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
 8004df0:	6039      	str	r1, [r7, #0]
  uint32_t status = 0U;
 8004df2:	2300      	movs	r3, #0
 8004df4:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004dfc:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_TX_MAILBOX_LIST(TxMailboxes));

  if ((state == HAL_CAN_STATE_READY) ||
 8004dfe:	7afb      	ldrb	r3, [r7, #11]
 8004e00:	2b01      	cmp	r3, #1
 8004e02:	d002      	beq.n	8004e0a <HAL_CAN_IsTxMessagePending+0x22>
 8004e04:	7afb      	ldrb	r3, [r7, #11]
 8004e06:	2b02      	cmp	r3, #2
 8004e08:	d10b      	bne.n	8004e22 <HAL_CAN_IsTxMessagePending+0x3a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check pending transmission request on the selected Tx Mailboxes */
    if ((hcan->Instance->TSR & (TxMailboxes << CAN_TSR_TME0_Pos)) != (TxMailboxes << CAN_TSR_TME0_Pos))
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	689a      	ldr	r2, [r3, #8]
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	069b      	lsls	r3, r3, #26
 8004e14:	401a      	ands	r2, r3
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	069b      	lsls	r3, r3, #26
 8004e1a:	429a      	cmp	r2, r3
 8004e1c:	d001      	beq.n	8004e22 <HAL_CAN_IsTxMessagePending+0x3a>
    {
      status = 1U;
 8004e1e:	2301      	movs	r3, #1
 8004e20:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return status */
  return status;
 8004e22:	68fb      	ldr	r3, [r7, #12]
}
 8004e24:	4618      	mov	r0, r3
 8004e26:	3714      	adds	r7, #20
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2e:	4770      	bx	lr

08004e30 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8004e30:	b480      	push	{r7}
 8004e32:	b087      	sub	sp, #28
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	60f8      	str	r0, [r7, #12]
 8004e38:	60b9      	str	r1, [r7, #8]
 8004e3a:	607a      	str	r2, [r7, #4]
 8004e3c:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004e44:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8004e46:	7dfb      	ldrb	r3, [r7, #23]
 8004e48:	2b01      	cmp	r3, #1
 8004e4a:	d003      	beq.n	8004e54 <HAL_CAN_GetRxMessage+0x24>
 8004e4c:	7dfb      	ldrb	r3, [r7, #23]
 8004e4e:	2b02      	cmp	r3, #2
 8004e50:	f040 80f3 	bne.w	800503a <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004e54:	68bb      	ldr	r3, [r7, #8]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d10e      	bne.n	8004e78 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	68db      	ldr	r3, [r3, #12]
 8004e60:	f003 0303 	and.w	r3, r3, #3
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d116      	bne.n	8004e96 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e6c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004e74:	2301      	movs	r3, #1
 8004e76:	e0e7      	b.n	8005048 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	691b      	ldr	r3, [r3, #16]
 8004e7e:	f003 0303 	and.w	r3, r3, #3
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d107      	bne.n	8004e96 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e8a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004e92:	2301      	movs	r3, #1
 8004e94:	e0d8      	b.n	8005048 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681a      	ldr	r2, [r3, #0]
 8004e9a:	68bb      	ldr	r3, [r7, #8]
 8004e9c:	331b      	adds	r3, #27
 8004e9e:	011b      	lsls	r3, r3, #4
 8004ea0:	4413      	add	r3, r2
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f003 0204 	and.w	r2, r3, #4
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	689b      	ldr	r3, [r3, #8]
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d10c      	bne.n	8004ece <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681a      	ldr	r2, [r3, #0]
 8004eb8:	68bb      	ldr	r3, [r7, #8]
 8004eba:	331b      	adds	r3, #27
 8004ebc:	011b      	lsls	r3, r3, #4
 8004ebe:	4413      	add	r3, r2
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	0d5b      	lsrs	r3, r3, #21
 8004ec4:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	601a      	str	r2, [r3, #0]
 8004ecc:	e00b      	b.n	8004ee6 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681a      	ldr	r2, [r3, #0]
 8004ed2:	68bb      	ldr	r3, [r7, #8]
 8004ed4:	331b      	adds	r3, #27
 8004ed6:	011b      	lsls	r3, r3, #4
 8004ed8:	4413      	add	r3, r2
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	08db      	lsrs	r3, r3, #3
 8004ede:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681a      	ldr	r2, [r3, #0]
 8004eea:	68bb      	ldr	r3, [r7, #8]
 8004eec:	331b      	adds	r3, #27
 8004eee:	011b      	lsls	r3, r3, #4
 8004ef0:	4413      	add	r3, r2
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f003 0202 	and.w	r2, r3, #2
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681a      	ldr	r2, [r3, #0]
 8004f00:	68bb      	ldr	r3, [r7, #8]
 8004f02:	331b      	adds	r3, #27
 8004f04:	011b      	lsls	r3, r3, #4
 8004f06:	4413      	add	r3, r2
 8004f08:	3304      	adds	r3, #4
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f003 020f 	and.w	r2, r3, #15
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681a      	ldr	r2, [r3, #0]
 8004f18:	68bb      	ldr	r3, [r7, #8]
 8004f1a:	331b      	adds	r3, #27
 8004f1c:	011b      	lsls	r3, r3, #4
 8004f1e:	4413      	add	r3, r2
 8004f20:	3304      	adds	r3, #4
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	0a1b      	lsrs	r3, r3, #8
 8004f26:	b2da      	uxtb	r2, r3
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681a      	ldr	r2, [r3, #0]
 8004f30:	68bb      	ldr	r3, [r7, #8]
 8004f32:	331b      	adds	r3, #27
 8004f34:	011b      	lsls	r3, r3, #4
 8004f36:	4413      	add	r3, r2
 8004f38:	3304      	adds	r3, #4
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	0c1b      	lsrs	r3, r3, #16
 8004f3e:	b29a      	uxth	r2, r3
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681a      	ldr	r2, [r3, #0]
 8004f48:	68bb      	ldr	r3, [r7, #8]
 8004f4a:	011b      	lsls	r3, r3, #4
 8004f4c:	4413      	add	r3, r2
 8004f4e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	b2da      	uxtb	r2, r3
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	681a      	ldr	r2, [r3, #0]
 8004f5e:	68bb      	ldr	r3, [r7, #8]
 8004f60:	011b      	lsls	r3, r3, #4
 8004f62:	4413      	add	r3, r2
 8004f64:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	0a1a      	lsrs	r2, r3, #8
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	3301      	adds	r3, #1
 8004f70:	b2d2      	uxtb	r2, r2
 8004f72:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681a      	ldr	r2, [r3, #0]
 8004f78:	68bb      	ldr	r3, [r7, #8]
 8004f7a:	011b      	lsls	r3, r3, #4
 8004f7c:	4413      	add	r3, r2
 8004f7e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	0c1a      	lsrs	r2, r3, #16
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	3302      	adds	r3, #2
 8004f8a:	b2d2      	uxtb	r2, r2
 8004f8c:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681a      	ldr	r2, [r3, #0]
 8004f92:	68bb      	ldr	r3, [r7, #8]
 8004f94:	011b      	lsls	r3, r3, #4
 8004f96:	4413      	add	r3, r2
 8004f98:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	0e1a      	lsrs	r2, r3, #24
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	3303      	adds	r3, #3
 8004fa4:	b2d2      	uxtb	r2, r2
 8004fa6:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681a      	ldr	r2, [r3, #0]
 8004fac:	68bb      	ldr	r3, [r7, #8]
 8004fae:	011b      	lsls	r3, r3, #4
 8004fb0:	4413      	add	r3, r2
 8004fb2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004fb6:	681a      	ldr	r2, [r3, #0]
 8004fb8:	683b      	ldr	r3, [r7, #0]
 8004fba:	3304      	adds	r3, #4
 8004fbc:	b2d2      	uxtb	r2, r2
 8004fbe:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681a      	ldr	r2, [r3, #0]
 8004fc4:	68bb      	ldr	r3, [r7, #8]
 8004fc6:	011b      	lsls	r3, r3, #4
 8004fc8:	4413      	add	r3, r2
 8004fca:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	0a1a      	lsrs	r2, r3, #8
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	3305      	adds	r3, #5
 8004fd6:	b2d2      	uxtb	r2, r2
 8004fd8:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681a      	ldr	r2, [r3, #0]
 8004fde:	68bb      	ldr	r3, [r7, #8]
 8004fe0:	011b      	lsls	r3, r3, #4
 8004fe2:	4413      	add	r3, r2
 8004fe4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	0c1a      	lsrs	r2, r3, #16
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	3306      	adds	r3, #6
 8004ff0:	b2d2      	uxtb	r2, r2
 8004ff2:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681a      	ldr	r2, [r3, #0]
 8004ff8:	68bb      	ldr	r3, [r7, #8]
 8004ffa:	011b      	lsls	r3, r3, #4
 8004ffc:	4413      	add	r3, r2
 8004ffe:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	0e1a      	lsrs	r2, r3, #24
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	3307      	adds	r3, #7
 800500a:	b2d2      	uxtb	r2, r2
 800500c:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800500e:	68bb      	ldr	r3, [r7, #8]
 8005010:	2b00      	cmp	r3, #0
 8005012:	d108      	bne.n	8005026 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	68da      	ldr	r2, [r3, #12]
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f042 0220 	orr.w	r2, r2, #32
 8005022:	60da      	str	r2, [r3, #12]
 8005024:	e007      	b.n	8005036 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	691a      	ldr	r2, [r3, #16]
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f042 0220 	orr.w	r2, r2, #32
 8005034:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8005036:	2300      	movs	r3, #0
 8005038:	e006      	b.n	8005048 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800503e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005046:	2301      	movs	r3, #1
  }
}
 8005048:	4618      	mov	r0, r3
 800504a:	371c      	adds	r7, #28
 800504c:	46bd      	mov	sp, r7
 800504e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005052:	4770      	bx	lr

08005054 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8005054:	b480      	push	{r7}
 8005056:	b085      	sub	sp, #20
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
 800505c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005064:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8005066:	7bfb      	ldrb	r3, [r7, #15]
 8005068:	2b01      	cmp	r3, #1
 800506a:	d002      	beq.n	8005072 <HAL_CAN_ActivateNotification+0x1e>
 800506c:	7bfb      	ldrb	r3, [r7, #15]
 800506e:	2b02      	cmp	r3, #2
 8005070:	d109      	bne.n	8005086 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	6959      	ldr	r1, [r3, #20]
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	683a      	ldr	r2, [r7, #0]
 800507e:	430a      	orrs	r2, r1
 8005080:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8005082:	2300      	movs	r3, #0
 8005084:	e006      	b.n	8005094 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800508a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005092:	2301      	movs	r3, #1
  }
}
 8005094:	4618      	mov	r0, r3
 8005096:	3714      	adds	r7, #20
 8005098:	46bd      	mov	sp, r7
 800509a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509e:	4770      	bx	lr

080050a0 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b08a      	sub	sp, #40	; 0x28
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80050a8:	2300      	movs	r3, #0
 80050aa:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	695b      	ldr	r3, [r3, #20]
 80050b2:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	685b      	ldr	r3, [r3, #4]
 80050ba:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	689b      	ldr	r3, [r3, #8]
 80050c2:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	68db      	ldr	r3, [r3, #12]
 80050ca:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	691b      	ldr	r3, [r3, #16]
 80050d2:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	699b      	ldr	r3, [r3, #24]
 80050da:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80050dc:	6a3b      	ldr	r3, [r7, #32]
 80050de:	f003 0301 	and.w	r3, r3, #1
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d07c      	beq.n	80051e0 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80050e6:	69bb      	ldr	r3, [r7, #24]
 80050e8:	f003 0301 	and.w	r3, r3, #1
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d023      	beq.n	8005138 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	2201      	movs	r2, #1
 80050f6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80050f8:	69bb      	ldr	r3, [r7, #24]
 80050fa:	f003 0302 	and.w	r3, r3, #2
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d003      	beq.n	800510a <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8005102:	6878      	ldr	r0, [r7, #4]
 8005104:	f000 f983 	bl	800540e <HAL_CAN_TxMailbox0CompleteCallback>
 8005108:	e016      	b.n	8005138 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800510a:	69bb      	ldr	r3, [r7, #24]
 800510c:	f003 0304 	and.w	r3, r3, #4
 8005110:	2b00      	cmp	r3, #0
 8005112:	d004      	beq.n	800511e <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8005114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005116:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800511a:	627b      	str	r3, [r7, #36]	; 0x24
 800511c:	e00c      	b.n	8005138 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800511e:	69bb      	ldr	r3, [r7, #24]
 8005120:	f003 0308 	and.w	r3, r3, #8
 8005124:	2b00      	cmp	r3, #0
 8005126:	d004      	beq.n	8005132 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8005128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800512a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800512e:	627b      	str	r3, [r7, #36]	; 0x24
 8005130:	e002      	b.n	8005138 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8005132:	6878      	ldr	r0, [r7, #4]
 8005134:	f000 f989 	bl	800544a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8005138:	69bb      	ldr	r3, [r7, #24]
 800513a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800513e:	2b00      	cmp	r3, #0
 8005140:	d024      	beq.n	800518c <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f44f 7280 	mov.w	r2, #256	; 0x100
 800514a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800514c:	69bb      	ldr	r3, [r7, #24]
 800514e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005152:	2b00      	cmp	r3, #0
 8005154:	d003      	beq.n	800515e <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8005156:	6878      	ldr	r0, [r7, #4]
 8005158:	f000 f963 	bl	8005422 <HAL_CAN_TxMailbox1CompleteCallback>
 800515c:	e016      	b.n	800518c <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800515e:	69bb      	ldr	r3, [r7, #24]
 8005160:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005164:	2b00      	cmp	r3, #0
 8005166:	d004      	beq.n	8005172 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8005168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800516a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800516e:	627b      	str	r3, [r7, #36]	; 0x24
 8005170:	e00c      	b.n	800518c <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8005172:	69bb      	ldr	r3, [r7, #24]
 8005174:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005178:	2b00      	cmp	r3, #0
 800517a:	d004      	beq.n	8005186 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800517c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800517e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005182:	627b      	str	r3, [r7, #36]	; 0x24
 8005184:	e002      	b.n	800518c <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8005186:	6878      	ldr	r0, [r7, #4]
 8005188:	f000 f969 	bl	800545e <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800518c:	69bb      	ldr	r3, [r7, #24]
 800518e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005192:	2b00      	cmp	r3, #0
 8005194:	d024      	beq.n	80051e0 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800519e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80051a0:	69bb      	ldr	r3, [r7, #24]
 80051a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d003      	beq.n	80051b2 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80051aa:	6878      	ldr	r0, [r7, #4]
 80051ac:	f000 f943 	bl	8005436 <HAL_CAN_TxMailbox2CompleteCallback>
 80051b0:	e016      	b.n	80051e0 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80051b2:	69bb      	ldr	r3, [r7, #24]
 80051b4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d004      	beq.n	80051c6 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80051bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80051c2:	627b      	str	r3, [r7, #36]	; 0x24
 80051c4:	e00c      	b.n	80051e0 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80051c6:	69bb      	ldr	r3, [r7, #24]
 80051c8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d004      	beq.n	80051da <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80051d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80051d6:	627b      	str	r3, [r7, #36]	; 0x24
 80051d8:	e002      	b.n	80051e0 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80051da:	6878      	ldr	r0, [r7, #4]
 80051dc:	f000 f949 	bl	8005472 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80051e0:	6a3b      	ldr	r3, [r7, #32]
 80051e2:	f003 0308 	and.w	r3, r3, #8
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d00c      	beq.n	8005204 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80051ea:	697b      	ldr	r3, [r7, #20]
 80051ec:	f003 0310 	and.w	r3, r3, #16
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d007      	beq.n	8005204 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80051f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051f6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80051fa:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	2210      	movs	r2, #16
 8005202:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8005204:	6a3b      	ldr	r3, [r7, #32]
 8005206:	f003 0304 	and.w	r3, r3, #4
 800520a:	2b00      	cmp	r3, #0
 800520c:	d00b      	beq.n	8005226 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800520e:	697b      	ldr	r3, [r7, #20]
 8005210:	f003 0308 	and.w	r3, r3, #8
 8005214:	2b00      	cmp	r3, #0
 8005216:	d006      	beq.n	8005226 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	2208      	movs	r2, #8
 800521e:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8005220:	6878      	ldr	r0, [r7, #4]
 8005222:	f7fe fbfd 	bl	8003a20 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8005226:	6a3b      	ldr	r3, [r7, #32]
 8005228:	f003 0302 	and.w	r3, r3, #2
 800522c:	2b00      	cmp	r3, #0
 800522e:	d009      	beq.n	8005244 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	68db      	ldr	r3, [r3, #12]
 8005236:	f003 0303 	and.w	r3, r3, #3
 800523a:	2b00      	cmp	r3, #0
 800523c:	d002      	beq.n	8005244 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800523e:	6878      	ldr	r0, [r7, #4]
 8005240:	f7fe fbd6 	bl	80039f0 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8005244:	6a3b      	ldr	r3, [r7, #32]
 8005246:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800524a:	2b00      	cmp	r3, #0
 800524c:	d00c      	beq.n	8005268 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800524e:	693b      	ldr	r3, [r7, #16]
 8005250:	f003 0310 	and.w	r3, r3, #16
 8005254:	2b00      	cmp	r3, #0
 8005256:	d007      	beq.n	8005268 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8005258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800525a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800525e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	2210      	movs	r2, #16
 8005266:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8005268:	6a3b      	ldr	r3, [r7, #32]
 800526a:	f003 0320 	and.w	r3, r3, #32
 800526e:	2b00      	cmp	r3, #0
 8005270:	d00b      	beq.n	800528a <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8005272:	693b      	ldr	r3, [r7, #16]
 8005274:	f003 0308 	and.w	r3, r3, #8
 8005278:	2b00      	cmp	r3, #0
 800527a:	d006      	beq.n	800528a <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	2208      	movs	r2, #8
 8005282:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8005284:	6878      	ldr	r0, [r7, #4]
 8005286:	f000 f908 	bl	800549a <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800528a:	6a3b      	ldr	r3, [r7, #32]
 800528c:	f003 0310 	and.w	r3, r3, #16
 8005290:	2b00      	cmp	r3, #0
 8005292:	d009      	beq.n	80052a8 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	691b      	ldr	r3, [r3, #16]
 800529a:	f003 0303 	and.w	r3, r3, #3
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d002      	beq.n	80052a8 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80052a2:	6878      	ldr	r0, [r7, #4]
 80052a4:	f000 f8ef 	bl	8005486 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80052a8:	6a3b      	ldr	r3, [r7, #32]
 80052aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d00b      	beq.n	80052ca <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80052b2:	69fb      	ldr	r3, [r7, #28]
 80052b4:	f003 0310 	and.w	r3, r3, #16
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d006      	beq.n	80052ca <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	2210      	movs	r2, #16
 80052c2:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80052c4:	6878      	ldr	r0, [r7, #4]
 80052c6:	f000 f8f2 	bl	80054ae <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80052ca:	6a3b      	ldr	r3, [r7, #32]
 80052cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d00b      	beq.n	80052ec <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80052d4:	69fb      	ldr	r3, [r7, #28]
 80052d6:	f003 0308 	and.w	r3, r3, #8
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d006      	beq.n	80052ec <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	2208      	movs	r2, #8
 80052e4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80052e6:	6878      	ldr	r0, [r7, #4]
 80052e8:	f000 f8eb 	bl	80054c2 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80052ec:	6a3b      	ldr	r3, [r7, #32]
 80052ee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d07b      	beq.n	80053ee <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80052f6:	69fb      	ldr	r3, [r7, #28]
 80052f8:	f003 0304 	and.w	r3, r3, #4
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d072      	beq.n	80053e6 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8005300:	6a3b      	ldr	r3, [r7, #32]
 8005302:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005306:	2b00      	cmp	r3, #0
 8005308:	d008      	beq.n	800531c <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8005310:	2b00      	cmp	r3, #0
 8005312:	d003      	beq.n	800531c <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8005314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005316:	f043 0301 	orr.w	r3, r3, #1
 800531a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800531c:	6a3b      	ldr	r3, [r7, #32]
 800531e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005322:	2b00      	cmp	r3, #0
 8005324:	d008      	beq.n	8005338 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800532c:	2b00      	cmp	r3, #0
 800532e:	d003      	beq.n	8005338 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8005330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005332:	f043 0302 	orr.w	r3, r3, #2
 8005336:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8005338:	6a3b      	ldr	r3, [r7, #32]
 800533a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800533e:	2b00      	cmp	r3, #0
 8005340:	d008      	beq.n	8005354 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8005348:	2b00      	cmp	r3, #0
 800534a:	d003      	beq.n	8005354 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800534c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800534e:	f043 0304 	orr.w	r3, r3, #4
 8005352:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8005354:	6a3b      	ldr	r3, [r7, #32]
 8005356:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800535a:	2b00      	cmp	r3, #0
 800535c:	d043      	beq.n	80053e6 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8005364:	2b00      	cmp	r3, #0
 8005366:	d03e      	beq.n	80053e6 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800536e:	2b60      	cmp	r3, #96	; 0x60
 8005370:	d02b      	beq.n	80053ca <HAL_CAN_IRQHandler+0x32a>
 8005372:	2b60      	cmp	r3, #96	; 0x60
 8005374:	d82e      	bhi.n	80053d4 <HAL_CAN_IRQHandler+0x334>
 8005376:	2b50      	cmp	r3, #80	; 0x50
 8005378:	d022      	beq.n	80053c0 <HAL_CAN_IRQHandler+0x320>
 800537a:	2b50      	cmp	r3, #80	; 0x50
 800537c:	d82a      	bhi.n	80053d4 <HAL_CAN_IRQHandler+0x334>
 800537e:	2b40      	cmp	r3, #64	; 0x40
 8005380:	d019      	beq.n	80053b6 <HAL_CAN_IRQHandler+0x316>
 8005382:	2b40      	cmp	r3, #64	; 0x40
 8005384:	d826      	bhi.n	80053d4 <HAL_CAN_IRQHandler+0x334>
 8005386:	2b30      	cmp	r3, #48	; 0x30
 8005388:	d010      	beq.n	80053ac <HAL_CAN_IRQHandler+0x30c>
 800538a:	2b30      	cmp	r3, #48	; 0x30
 800538c:	d822      	bhi.n	80053d4 <HAL_CAN_IRQHandler+0x334>
 800538e:	2b10      	cmp	r3, #16
 8005390:	d002      	beq.n	8005398 <HAL_CAN_IRQHandler+0x2f8>
 8005392:	2b20      	cmp	r3, #32
 8005394:	d005      	beq.n	80053a2 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8005396:	e01d      	b.n	80053d4 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8005398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800539a:	f043 0308 	orr.w	r3, r3, #8
 800539e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80053a0:	e019      	b.n	80053d6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80053a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053a4:	f043 0310 	orr.w	r3, r3, #16
 80053a8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80053aa:	e014      	b.n	80053d6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80053ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ae:	f043 0320 	orr.w	r3, r3, #32
 80053b2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80053b4:	e00f      	b.n	80053d6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80053b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80053bc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80053be:	e00a      	b.n	80053d6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80053c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80053c6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80053c8:	e005      	b.n	80053d6 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80053ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80053d0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80053d2:	e000      	b.n	80053d6 <HAL_CAN_IRQHandler+0x336>
            break;
 80053d4:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	699a      	ldr	r2, [r3, #24]
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80053e4:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	2204      	movs	r2, #4
 80053ec:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80053ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d008      	beq.n	8005406 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80053f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053fa:	431a      	orrs	r2, r3
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8005400:	6878      	ldr	r0, [r7, #4]
 8005402:	f000 f868 	bl	80054d6 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8005406:	bf00      	nop
 8005408:	3728      	adds	r7, #40	; 0x28
 800540a:	46bd      	mov	sp, r7
 800540c:	bd80      	pop	{r7, pc}

0800540e <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800540e:	b480      	push	{r7}
 8005410:	b083      	sub	sp, #12
 8005412:	af00      	add	r7, sp, #0
 8005414:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8005416:	bf00      	nop
 8005418:	370c      	adds	r7, #12
 800541a:	46bd      	mov	sp, r7
 800541c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005420:	4770      	bx	lr

08005422 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005422:	b480      	push	{r7}
 8005424:	b083      	sub	sp, #12
 8005426:	af00      	add	r7, sp, #0
 8005428:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800542a:	bf00      	nop
 800542c:	370c      	adds	r7, #12
 800542e:	46bd      	mov	sp, r7
 8005430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005434:	4770      	bx	lr

08005436 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005436:	b480      	push	{r7}
 8005438:	b083      	sub	sp, #12
 800543a:	af00      	add	r7, sp, #0
 800543c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800543e:	bf00      	nop
 8005440:	370c      	adds	r7, #12
 8005442:	46bd      	mov	sp, r7
 8005444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005448:	4770      	bx	lr

0800544a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800544a:	b480      	push	{r7}
 800544c:	b083      	sub	sp, #12
 800544e:	af00      	add	r7, sp, #0
 8005450:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8005452:	bf00      	nop
 8005454:	370c      	adds	r7, #12
 8005456:	46bd      	mov	sp, r7
 8005458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545c:	4770      	bx	lr

0800545e <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800545e:	b480      	push	{r7}
 8005460:	b083      	sub	sp, #12
 8005462:	af00      	add	r7, sp, #0
 8005464:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8005466:	bf00      	nop
 8005468:	370c      	adds	r7, #12
 800546a:	46bd      	mov	sp, r7
 800546c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005470:	4770      	bx	lr

08005472 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005472:	b480      	push	{r7}
 8005474:	b083      	sub	sp, #12
 8005476:	af00      	add	r7, sp, #0
 8005478:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800547a:	bf00      	nop
 800547c:	370c      	adds	r7, #12
 800547e:	46bd      	mov	sp, r7
 8005480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005484:	4770      	bx	lr

08005486 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8005486:	b480      	push	{r7}
 8005488:	b083      	sub	sp, #12
 800548a:	af00      	add	r7, sp, #0
 800548c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800548e:	bf00      	nop
 8005490:	370c      	adds	r7, #12
 8005492:	46bd      	mov	sp, r7
 8005494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005498:	4770      	bx	lr

0800549a <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800549a:	b480      	push	{r7}
 800549c:	b083      	sub	sp, #12
 800549e:	af00      	add	r7, sp, #0
 80054a0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80054a2:	bf00      	nop
 80054a4:	370c      	adds	r7, #12
 80054a6:	46bd      	mov	sp, r7
 80054a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ac:	4770      	bx	lr

080054ae <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80054ae:	b480      	push	{r7}
 80054b0:	b083      	sub	sp, #12
 80054b2:	af00      	add	r7, sp, #0
 80054b4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80054b6:	bf00      	nop
 80054b8:	370c      	adds	r7, #12
 80054ba:	46bd      	mov	sp, r7
 80054bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c0:	4770      	bx	lr

080054c2 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80054c2:	b480      	push	{r7}
 80054c4:	b083      	sub	sp, #12
 80054c6:	af00      	add	r7, sp, #0
 80054c8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80054ca:	bf00      	nop
 80054cc:	370c      	adds	r7, #12
 80054ce:	46bd      	mov	sp, r7
 80054d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d4:	4770      	bx	lr

080054d6 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80054d6:	b480      	push	{r7}
 80054d8:	b083      	sub	sp, #12
 80054da:	af00      	add	r7, sp, #0
 80054dc:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80054de:	bf00      	nop
 80054e0:	370c      	adds	r7, #12
 80054e2:	46bd      	mov	sp, r7
 80054e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e8:	4770      	bx	lr
	...

080054ec <__NVIC_SetPriorityGrouping>:
{
 80054ec:	b480      	push	{r7}
 80054ee:	b085      	sub	sp, #20
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	f003 0307 	and.w	r3, r3, #7
 80054fa:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80054fc:	4b0b      	ldr	r3, [pc, #44]	; (800552c <__NVIC_SetPriorityGrouping+0x40>)
 80054fe:	68db      	ldr	r3, [r3, #12]
 8005500:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005502:	68ba      	ldr	r2, [r7, #8]
 8005504:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005508:	4013      	ands	r3, r2
 800550a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005510:	68bb      	ldr	r3, [r7, #8]
 8005512:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005514:	4b06      	ldr	r3, [pc, #24]	; (8005530 <__NVIC_SetPriorityGrouping+0x44>)
 8005516:	4313      	orrs	r3, r2
 8005518:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800551a:	4a04      	ldr	r2, [pc, #16]	; (800552c <__NVIC_SetPriorityGrouping+0x40>)
 800551c:	68bb      	ldr	r3, [r7, #8]
 800551e:	60d3      	str	r3, [r2, #12]
}
 8005520:	bf00      	nop
 8005522:	3714      	adds	r7, #20
 8005524:	46bd      	mov	sp, r7
 8005526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552a:	4770      	bx	lr
 800552c:	e000ed00 	.word	0xe000ed00
 8005530:	05fa0000 	.word	0x05fa0000

08005534 <__NVIC_GetPriorityGrouping>:
{
 8005534:	b480      	push	{r7}
 8005536:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005538:	4b04      	ldr	r3, [pc, #16]	; (800554c <__NVIC_GetPriorityGrouping+0x18>)
 800553a:	68db      	ldr	r3, [r3, #12]
 800553c:	0a1b      	lsrs	r3, r3, #8
 800553e:	f003 0307 	and.w	r3, r3, #7
}
 8005542:	4618      	mov	r0, r3
 8005544:	46bd      	mov	sp, r7
 8005546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554a:	4770      	bx	lr
 800554c:	e000ed00 	.word	0xe000ed00

08005550 <__NVIC_EnableIRQ>:
{
 8005550:	b480      	push	{r7}
 8005552:	b083      	sub	sp, #12
 8005554:	af00      	add	r7, sp, #0
 8005556:	4603      	mov	r3, r0
 8005558:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800555a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800555e:	2b00      	cmp	r3, #0
 8005560:	db0b      	blt.n	800557a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005562:	79fb      	ldrb	r3, [r7, #7]
 8005564:	f003 021f 	and.w	r2, r3, #31
 8005568:	4907      	ldr	r1, [pc, #28]	; (8005588 <__NVIC_EnableIRQ+0x38>)
 800556a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800556e:	095b      	lsrs	r3, r3, #5
 8005570:	2001      	movs	r0, #1
 8005572:	fa00 f202 	lsl.w	r2, r0, r2
 8005576:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800557a:	bf00      	nop
 800557c:	370c      	adds	r7, #12
 800557e:	46bd      	mov	sp, r7
 8005580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005584:	4770      	bx	lr
 8005586:	bf00      	nop
 8005588:	e000e100 	.word	0xe000e100

0800558c <__NVIC_SetPriority>:
{
 800558c:	b480      	push	{r7}
 800558e:	b083      	sub	sp, #12
 8005590:	af00      	add	r7, sp, #0
 8005592:	4603      	mov	r3, r0
 8005594:	6039      	str	r1, [r7, #0]
 8005596:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005598:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800559c:	2b00      	cmp	r3, #0
 800559e:	db0a      	blt.n	80055b6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80055a0:	683b      	ldr	r3, [r7, #0]
 80055a2:	b2da      	uxtb	r2, r3
 80055a4:	490c      	ldr	r1, [pc, #48]	; (80055d8 <__NVIC_SetPriority+0x4c>)
 80055a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055aa:	0112      	lsls	r2, r2, #4
 80055ac:	b2d2      	uxtb	r2, r2
 80055ae:	440b      	add	r3, r1
 80055b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80055b4:	e00a      	b.n	80055cc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	b2da      	uxtb	r2, r3
 80055ba:	4908      	ldr	r1, [pc, #32]	; (80055dc <__NVIC_SetPriority+0x50>)
 80055bc:	79fb      	ldrb	r3, [r7, #7]
 80055be:	f003 030f 	and.w	r3, r3, #15
 80055c2:	3b04      	subs	r3, #4
 80055c4:	0112      	lsls	r2, r2, #4
 80055c6:	b2d2      	uxtb	r2, r2
 80055c8:	440b      	add	r3, r1
 80055ca:	761a      	strb	r2, [r3, #24]
}
 80055cc:	bf00      	nop
 80055ce:	370c      	adds	r7, #12
 80055d0:	46bd      	mov	sp, r7
 80055d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d6:	4770      	bx	lr
 80055d8:	e000e100 	.word	0xe000e100
 80055dc:	e000ed00 	.word	0xe000ed00

080055e0 <NVIC_EncodePriority>:
{
 80055e0:	b480      	push	{r7}
 80055e2:	b089      	sub	sp, #36	; 0x24
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	60f8      	str	r0, [r7, #12]
 80055e8:	60b9      	str	r1, [r7, #8]
 80055ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	f003 0307 	and.w	r3, r3, #7
 80055f2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80055f4:	69fb      	ldr	r3, [r7, #28]
 80055f6:	f1c3 0307 	rsb	r3, r3, #7
 80055fa:	2b04      	cmp	r3, #4
 80055fc:	bf28      	it	cs
 80055fe:	2304      	movcs	r3, #4
 8005600:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005602:	69fb      	ldr	r3, [r7, #28]
 8005604:	3304      	adds	r3, #4
 8005606:	2b06      	cmp	r3, #6
 8005608:	d902      	bls.n	8005610 <NVIC_EncodePriority+0x30>
 800560a:	69fb      	ldr	r3, [r7, #28]
 800560c:	3b03      	subs	r3, #3
 800560e:	e000      	b.n	8005612 <NVIC_EncodePriority+0x32>
 8005610:	2300      	movs	r3, #0
 8005612:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005614:	f04f 32ff 	mov.w	r2, #4294967295
 8005618:	69bb      	ldr	r3, [r7, #24]
 800561a:	fa02 f303 	lsl.w	r3, r2, r3
 800561e:	43da      	mvns	r2, r3
 8005620:	68bb      	ldr	r3, [r7, #8]
 8005622:	401a      	ands	r2, r3
 8005624:	697b      	ldr	r3, [r7, #20]
 8005626:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005628:	f04f 31ff 	mov.w	r1, #4294967295
 800562c:	697b      	ldr	r3, [r7, #20]
 800562e:	fa01 f303 	lsl.w	r3, r1, r3
 8005632:	43d9      	mvns	r1, r3
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005638:	4313      	orrs	r3, r2
}
 800563a:	4618      	mov	r0, r3
 800563c:	3724      	adds	r7, #36	; 0x24
 800563e:	46bd      	mov	sp, r7
 8005640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005644:	4770      	bx	lr
	...

08005648 <SysTick_Config>:
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b082      	sub	sp, #8
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	3b01      	subs	r3, #1
 8005654:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005658:	d301      	bcc.n	800565e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800565a:	2301      	movs	r3, #1
 800565c:	e00f      	b.n	800567e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800565e:	4a0a      	ldr	r2, [pc, #40]	; (8005688 <SysTick_Config+0x40>)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	3b01      	subs	r3, #1
 8005664:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005666:	210f      	movs	r1, #15
 8005668:	f04f 30ff 	mov.w	r0, #4294967295
 800566c:	f7ff ff8e 	bl	800558c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005670:	4b05      	ldr	r3, [pc, #20]	; (8005688 <SysTick_Config+0x40>)
 8005672:	2200      	movs	r2, #0
 8005674:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005676:	4b04      	ldr	r3, [pc, #16]	; (8005688 <SysTick_Config+0x40>)
 8005678:	2207      	movs	r2, #7
 800567a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 800567c:	2300      	movs	r3, #0
}
 800567e:	4618      	mov	r0, r3
 8005680:	3708      	adds	r7, #8
 8005682:	46bd      	mov	sp, r7
 8005684:	bd80      	pop	{r7, pc}
 8005686:	bf00      	nop
 8005688:	e000e010 	.word	0xe000e010

0800568c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b082      	sub	sp, #8
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005694:	6878      	ldr	r0, [r7, #4]
 8005696:	f7ff ff29 	bl	80054ec <__NVIC_SetPriorityGrouping>
}
 800569a:	bf00      	nop
 800569c:	3708      	adds	r7, #8
 800569e:	46bd      	mov	sp, r7
 80056a0:	bd80      	pop	{r7, pc}

080056a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80056a2:	b580      	push	{r7, lr}
 80056a4:	b086      	sub	sp, #24
 80056a6:	af00      	add	r7, sp, #0
 80056a8:	4603      	mov	r3, r0
 80056aa:	60b9      	str	r1, [r7, #8]
 80056ac:	607a      	str	r2, [r7, #4]
 80056ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80056b0:	2300      	movs	r3, #0
 80056b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80056b4:	f7ff ff3e 	bl	8005534 <__NVIC_GetPriorityGrouping>
 80056b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80056ba:	687a      	ldr	r2, [r7, #4]
 80056bc:	68b9      	ldr	r1, [r7, #8]
 80056be:	6978      	ldr	r0, [r7, #20]
 80056c0:	f7ff ff8e 	bl	80055e0 <NVIC_EncodePriority>
 80056c4:	4602      	mov	r2, r0
 80056c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80056ca:	4611      	mov	r1, r2
 80056cc:	4618      	mov	r0, r3
 80056ce:	f7ff ff5d 	bl	800558c <__NVIC_SetPriority>
}
 80056d2:	bf00      	nop
 80056d4:	3718      	adds	r7, #24
 80056d6:	46bd      	mov	sp, r7
 80056d8:	bd80      	pop	{r7, pc}

080056da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80056da:	b580      	push	{r7, lr}
 80056dc:	b082      	sub	sp, #8
 80056de:	af00      	add	r7, sp, #0
 80056e0:	4603      	mov	r3, r0
 80056e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80056e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056e8:	4618      	mov	r0, r3
 80056ea:	f7ff ff31 	bl	8005550 <__NVIC_EnableIRQ>
}
 80056ee:	bf00      	nop
 80056f0:	3708      	adds	r7, #8
 80056f2:	46bd      	mov	sp, r7
 80056f4:	bd80      	pop	{r7, pc}

080056f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80056f6:	b580      	push	{r7, lr}
 80056f8:	b082      	sub	sp, #8
 80056fa:	af00      	add	r7, sp, #0
 80056fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80056fe:	6878      	ldr	r0, [r7, #4]
 8005700:	f7ff ffa2 	bl	8005648 <SysTick_Config>
 8005704:	4603      	mov	r3, r0
}
 8005706:	4618      	mov	r0, r3
 8005708:	3708      	adds	r7, #8
 800570a:	46bd      	mov	sp, r7
 800570c:	bd80      	pop	{r7, pc}

0800570e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800570e:	b580      	push	{r7, lr}
 8005710:	b084      	sub	sp, #16
 8005712:	af00      	add	r7, sp, #0
 8005714:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800571a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800571c:	f7fe fbc2 	bl	8003ea4 <HAL_GetTick>
 8005720:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005728:	b2db      	uxtb	r3, r3
 800572a:	2b02      	cmp	r3, #2
 800572c:	d008      	beq.n	8005740 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2280      	movs	r2, #128	; 0x80
 8005732:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2200      	movs	r2, #0
 8005738:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800573c:	2301      	movs	r3, #1
 800573e:	e052      	b.n	80057e6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	681a      	ldr	r2, [r3, #0]
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f022 0216 	bic.w	r2, r2, #22
 800574e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	695a      	ldr	r2, [r3, #20]
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800575e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005764:	2b00      	cmp	r3, #0
 8005766:	d103      	bne.n	8005770 <HAL_DMA_Abort+0x62>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800576c:	2b00      	cmp	r3, #0
 800576e:	d007      	beq.n	8005780 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	681a      	ldr	r2, [r3, #0]
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f022 0208 	bic.w	r2, r2, #8
 800577e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	681a      	ldr	r2, [r3, #0]
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f022 0201 	bic.w	r2, r2, #1
 800578e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005790:	e013      	b.n	80057ba <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005792:	f7fe fb87 	bl	8003ea4 <HAL_GetTick>
 8005796:	4602      	mov	r2, r0
 8005798:	68bb      	ldr	r3, [r7, #8]
 800579a:	1ad3      	subs	r3, r2, r3
 800579c:	2b05      	cmp	r3, #5
 800579e:	d90c      	bls.n	80057ba <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2220      	movs	r2, #32
 80057a4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2203      	movs	r2, #3
 80057aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2200      	movs	r2, #0
 80057b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 80057b6:	2303      	movs	r3, #3
 80057b8:	e015      	b.n	80057e6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f003 0301 	and.w	r3, r3, #1
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d1e4      	bne.n	8005792 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057cc:	223f      	movs	r2, #63	; 0x3f
 80057ce:	409a      	lsls	r2, r3
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2201      	movs	r2, #1
 80057d8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2200      	movs	r2, #0
 80057e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 80057e4:	2300      	movs	r3, #0
}
 80057e6:	4618      	mov	r0, r3
 80057e8:	3710      	adds	r7, #16
 80057ea:	46bd      	mov	sp, r7
 80057ec:	bd80      	pop	{r7, pc}

080057ee <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80057ee:	b480      	push	{r7}
 80057f0:	b083      	sub	sp, #12
 80057f2:	af00      	add	r7, sp, #0
 80057f4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80057fc:	b2db      	uxtb	r3, r3
 80057fe:	2b02      	cmp	r3, #2
 8005800:	d004      	beq.n	800580c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2280      	movs	r2, #128	; 0x80
 8005806:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005808:	2301      	movs	r3, #1
 800580a:	e00c      	b.n	8005826 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2205      	movs	r2, #5
 8005810:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	681a      	ldr	r2, [r3, #0]
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f022 0201 	bic.w	r2, r2, #1
 8005822:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005824:	2300      	movs	r3, #0
}
 8005826:	4618      	mov	r0, r3
 8005828:	370c      	adds	r7, #12
 800582a:	46bd      	mov	sp, r7
 800582c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005830:	4770      	bx	lr
	...

08005834 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005834:	b480      	push	{r7}
 8005836:	b089      	sub	sp, #36	; 0x24
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
 800583c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800583e:	2300      	movs	r3, #0
 8005840:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8005842:	2300      	movs	r3, #0
 8005844:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8005846:	2300      	movs	r3, #0
 8005848:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800584a:	2300      	movs	r3, #0
 800584c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800584e:	2300      	movs	r3, #0
 8005850:	61fb      	str	r3, [r7, #28]
 8005852:	e175      	b.n	8005b40 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8005854:	2201      	movs	r2, #1
 8005856:	69fb      	ldr	r3, [r7, #28]
 8005858:	fa02 f303 	lsl.w	r3, r2, r3
 800585c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	697a      	ldr	r2, [r7, #20]
 8005864:	4013      	ands	r3, r2
 8005866:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005868:	693a      	ldr	r2, [r7, #16]
 800586a:	697b      	ldr	r3, [r7, #20]
 800586c:	429a      	cmp	r2, r3
 800586e:	f040 8164 	bne.w	8005b3a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	685b      	ldr	r3, [r3, #4]
 8005876:	f003 0303 	and.w	r3, r3, #3
 800587a:	2b01      	cmp	r3, #1
 800587c:	d005      	beq.n	800588a <HAL_GPIO_Init+0x56>
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	685b      	ldr	r3, [r3, #4]
 8005882:	f003 0303 	and.w	r3, r3, #3
 8005886:	2b02      	cmp	r3, #2
 8005888:	d130      	bne.n	80058ec <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	689b      	ldr	r3, [r3, #8]
 800588e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8005890:	69fb      	ldr	r3, [r7, #28]
 8005892:	005b      	lsls	r3, r3, #1
 8005894:	2203      	movs	r2, #3
 8005896:	fa02 f303 	lsl.w	r3, r2, r3
 800589a:	43db      	mvns	r3, r3
 800589c:	69ba      	ldr	r2, [r7, #24]
 800589e:	4013      	ands	r3, r2
 80058a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	68da      	ldr	r2, [r3, #12]
 80058a6:	69fb      	ldr	r3, [r7, #28]
 80058a8:	005b      	lsls	r3, r3, #1
 80058aa:	fa02 f303 	lsl.w	r3, r2, r3
 80058ae:	69ba      	ldr	r2, [r7, #24]
 80058b0:	4313      	orrs	r3, r2
 80058b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	69ba      	ldr	r2, [r7, #24]
 80058b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	685b      	ldr	r3, [r3, #4]
 80058be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80058c0:	2201      	movs	r2, #1
 80058c2:	69fb      	ldr	r3, [r7, #28]
 80058c4:	fa02 f303 	lsl.w	r3, r2, r3
 80058c8:	43db      	mvns	r3, r3
 80058ca:	69ba      	ldr	r2, [r7, #24]
 80058cc:	4013      	ands	r3, r2
 80058ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	685b      	ldr	r3, [r3, #4]
 80058d4:	091b      	lsrs	r3, r3, #4
 80058d6:	f003 0201 	and.w	r2, r3, #1
 80058da:	69fb      	ldr	r3, [r7, #28]
 80058dc:	fa02 f303 	lsl.w	r3, r2, r3
 80058e0:	69ba      	ldr	r2, [r7, #24]
 80058e2:	4313      	orrs	r3, r2
 80058e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	69ba      	ldr	r2, [r7, #24]
 80058ea:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80058ec:	683b      	ldr	r3, [r7, #0]
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	f003 0303 	and.w	r3, r3, #3
 80058f4:	2b03      	cmp	r3, #3
 80058f6:	d017      	beq.n	8005928 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	68db      	ldr	r3, [r3, #12]
 80058fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80058fe:	69fb      	ldr	r3, [r7, #28]
 8005900:	005b      	lsls	r3, r3, #1
 8005902:	2203      	movs	r2, #3
 8005904:	fa02 f303 	lsl.w	r3, r2, r3
 8005908:	43db      	mvns	r3, r3
 800590a:	69ba      	ldr	r2, [r7, #24]
 800590c:	4013      	ands	r3, r2
 800590e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	689a      	ldr	r2, [r3, #8]
 8005914:	69fb      	ldr	r3, [r7, #28]
 8005916:	005b      	lsls	r3, r3, #1
 8005918:	fa02 f303 	lsl.w	r3, r2, r3
 800591c:	69ba      	ldr	r2, [r7, #24]
 800591e:	4313      	orrs	r3, r2
 8005920:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	69ba      	ldr	r2, [r7, #24]
 8005926:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	685b      	ldr	r3, [r3, #4]
 800592c:	f003 0303 	and.w	r3, r3, #3
 8005930:	2b02      	cmp	r3, #2
 8005932:	d123      	bne.n	800597c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8005934:	69fb      	ldr	r3, [r7, #28]
 8005936:	08da      	lsrs	r2, r3, #3
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	3208      	adds	r2, #8
 800593c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005940:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8005942:	69fb      	ldr	r3, [r7, #28]
 8005944:	f003 0307 	and.w	r3, r3, #7
 8005948:	009b      	lsls	r3, r3, #2
 800594a:	220f      	movs	r2, #15
 800594c:	fa02 f303 	lsl.w	r3, r2, r3
 8005950:	43db      	mvns	r3, r3
 8005952:	69ba      	ldr	r2, [r7, #24]
 8005954:	4013      	ands	r3, r2
 8005956:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	691a      	ldr	r2, [r3, #16]
 800595c:	69fb      	ldr	r3, [r7, #28]
 800595e:	f003 0307 	and.w	r3, r3, #7
 8005962:	009b      	lsls	r3, r3, #2
 8005964:	fa02 f303 	lsl.w	r3, r2, r3
 8005968:	69ba      	ldr	r2, [r7, #24]
 800596a:	4313      	orrs	r3, r2
 800596c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800596e:	69fb      	ldr	r3, [r7, #28]
 8005970:	08da      	lsrs	r2, r3, #3
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	3208      	adds	r2, #8
 8005976:	69b9      	ldr	r1, [r7, #24]
 8005978:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8005982:	69fb      	ldr	r3, [r7, #28]
 8005984:	005b      	lsls	r3, r3, #1
 8005986:	2203      	movs	r2, #3
 8005988:	fa02 f303 	lsl.w	r3, r2, r3
 800598c:	43db      	mvns	r3, r3
 800598e:	69ba      	ldr	r2, [r7, #24]
 8005990:	4013      	ands	r3, r2
 8005992:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8005994:	683b      	ldr	r3, [r7, #0]
 8005996:	685b      	ldr	r3, [r3, #4]
 8005998:	f003 0203 	and.w	r2, r3, #3
 800599c:	69fb      	ldr	r3, [r7, #28]
 800599e:	005b      	lsls	r3, r3, #1
 80059a0:	fa02 f303 	lsl.w	r3, r2, r3
 80059a4:	69ba      	ldr	r2, [r7, #24]
 80059a6:	4313      	orrs	r3, r2
 80059a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	69ba      	ldr	r2, [r7, #24]
 80059ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	685b      	ldr	r3, [r3, #4]
 80059b4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	f000 80be 	beq.w	8005b3a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80059be:	4b66      	ldr	r3, [pc, #408]	; (8005b58 <HAL_GPIO_Init+0x324>)
 80059c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059c2:	4a65      	ldr	r2, [pc, #404]	; (8005b58 <HAL_GPIO_Init+0x324>)
 80059c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80059c8:	6453      	str	r3, [r2, #68]	; 0x44
 80059ca:	4b63      	ldr	r3, [pc, #396]	; (8005b58 <HAL_GPIO_Init+0x324>)
 80059cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80059d2:	60fb      	str	r3, [r7, #12]
 80059d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80059d6:	4a61      	ldr	r2, [pc, #388]	; (8005b5c <HAL_GPIO_Init+0x328>)
 80059d8:	69fb      	ldr	r3, [r7, #28]
 80059da:	089b      	lsrs	r3, r3, #2
 80059dc:	3302      	adds	r3, #2
 80059de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80059e4:	69fb      	ldr	r3, [r7, #28]
 80059e6:	f003 0303 	and.w	r3, r3, #3
 80059ea:	009b      	lsls	r3, r3, #2
 80059ec:	220f      	movs	r2, #15
 80059ee:	fa02 f303 	lsl.w	r3, r2, r3
 80059f2:	43db      	mvns	r3, r3
 80059f4:	69ba      	ldr	r2, [r7, #24]
 80059f6:	4013      	ands	r3, r2
 80059f8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	4a58      	ldr	r2, [pc, #352]	; (8005b60 <HAL_GPIO_Init+0x32c>)
 80059fe:	4293      	cmp	r3, r2
 8005a00:	d037      	beq.n	8005a72 <HAL_GPIO_Init+0x23e>
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	4a57      	ldr	r2, [pc, #348]	; (8005b64 <HAL_GPIO_Init+0x330>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d031      	beq.n	8005a6e <HAL_GPIO_Init+0x23a>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	4a56      	ldr	r2, [pc, #344]	; (8005b68 <HAL_GPIO_Init+0x334>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d02b      	beq.n	8005a6a <HAL_GPIO_Init+0x236>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	4a55      	ldr	r2, [pc, #340]	; (8005b6c <HAL_GPIO_Init+0x338>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d025      	beq.n	8005a66 <HAL_GPIO_Init+0x232>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	4a54      	ldr	r2, [pc, #336]	; (8005b70 <HAL_GPIO_Init+0x33c>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d01f      	beq.n	8005a62 <HAL_GPIO_Init+0x22e>
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	4a53      	ldr	r2, [pc, #332]	; (8005b74 <HAL_GPIO_Init+0x340>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d019      	beq.n	8005a5e <HAL_GPIO_Init+0x22a>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	4a52      	ldr	r2, [pc, #328]	; (8005b78 <HAL_GPIO_Init+0x344>)
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d013      	beq.n	8005a5a <HAL_GPIO_Init+0x226>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	4a51      	ldr	r2, [pc, #324]	; (8005b7c <HAL_GPIO_Init+0x348>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d00d      	beq.n	8005a56 <HAL_GPIO_Init+0x222>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	4a50      	ldr	r2, [pc, #320]	; (8005b80 <HAL_GPIO_Init+0x34c>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d007      	beq.n	8005a52 <HAL_GPIO_Init+0x21e>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	4a4f      	ldr	r2, [pc, #316]	; (8005b84 <HAL_GPIO_Init+0x350>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d101      	bne.n	8005a4e <HAL_GPIO_Init+0x21a>
 8005a4a:	2309      	movs	r3, #9
 8005a4c:	e012      	b.n	8005a74 <HAL_GPIO_Init+0x240>
 8005a4e:	230a      	movs	r3, #10
 8005a50:	e010      	b.n	8005a74 <HAL_GPIO_Init+0x240>
 8005a52:	2308      	movs	r3, #8
 8005a54:	e00e      	b.n	8005a74 <HAL_GPIO_Init+0x240>
 8005a56:	2307      	movs	r3, #7
 8005a58:	e00c      	b.n	8005a74 <HAL_GPIO_Init+0x240>
 8005a5a:	2306      	movs	r3, #6
 8005a5c:	e00a      	b.n	8005a74 <HAL_GPIO_Init+0x240>
 8005a5e:	2305      	movs	r3, #5
 8005a60:	e008      	b.n	8005a74 <HAL_GPIO_Init+0x240>
 8005a62:	2304      	movs	r3, #4
 8005a64:	e006      	b.n	8005a74 <HAL_GPIO_Init+0x240>
 8005a66:	2303      	movs	r3, #3
 8005a68:	e004      	b.n	8005a74 <HAL_GPIO_Init+0x240>
 8005a6a:	2302      	movs	r3, #2
 8005a6c:	e002      	b.n	8005a74 <HAL_GPIO_Init+0x240>
 8005a6e:	2301      	movs	r3, #1
 8005a70:	e000      	b.n	8005a74 <HAL_GPIO_Init+0x240>
 8005a72:	2300      	movs	r3, #0
 8005a74:	69fa      	ldr	r2, [r7, #28]
 8005a76:	f002 0203 	and.w	r2, r2, #3
 8005a7a:	0092      	lsls	r2, r2, #2
 8005a7c:	4093      	lsls	r3, r2
 8005a7e:	69ba      	ldr	r2, [r7, #24]
 8005a80:	4313      	orrs	r3, r2
 8005a82:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8005a84:	4935      	ldr	r1, [pc, #212]	; (8005b5c <HAL_GPIO_Init+0x328>)
 8005a86:	69fb      	ldr	r3, [r7, #28]
 8005a88:	089b      	lsrs	r3, r3, #2
 8005a8a:	3302      	adds	r3, #2
 8005a8c:	69ba      	ldr	r2, [r7, #24]
 8005a8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005a92:	4b3d      	ldr	r3, [pc, #244]	; (8005b88 <HAL_GPIO_Init+0x354>)
 8005a94:	689b      	ldr	r3, [r3, #8]
 8005a96:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005a98:	693b      	ldr	r3, [r7, #16]
 8005a9a:	43db      	mvns	r3, r3
 8005a9c:	69ba      	ldr	r2, [r7, #24]
 8005a9e:	4013      	ands	r3, r2
 8005aa0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005aa2:	683b      	ldr	r3, [r7, #0]
 8005aa4:	685b      	ldr	r3, [r3, #4]
 8005aa6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d003      	beq.n	8005ab6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8005aae:	69ba      	ldr	r2, [r7, #24]
 8005ab0:	693b      	ldr	r3, [r7, #16]
 8005ab2:	4313      	orrs	r3, r2
 8005ab4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005ab6:	4a34      	ldr	r2, [pc, #208]	; (8005b88 <HAL_GPIO_Init+0x354>)
 8005ab8:	69bb      	ldr	r3, [r7, #24]
 8005aba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005abc:	4b32      	ldr	r3, [pc, #200]	; (8005b88 <HAL_GPIO_Init+0x354>)
 8005abe:	68db      	ldr	r3, [r3, #12]
 8005ac0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005ac2:	693b      	ldr	r3, [r7, #16]
 8005ac4:	43db      	mvns	r3, r3
 8005ac6:	69ba      	ldr	r2, [r7, #24]
 8005ac8:	4013      	ands	r3, r2
 8005aca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	685b      	ldr	r3, [r3, #4]
 8005ad0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d003      	beq.n	8005ae0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005ad8:	69ba      	ldr	r2, [r7, #24]
 8005ada:	693b      	ldr	r3, [r7, #16]
 8005adc:	4313      	orrs	r3, r2
 8005ade:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005ae0:	4a29      	ldr	r2, [pc, #164]	; (8005b88 <HAL_GPIO_Init+0x354>)
 8005ae2:	69bb      	ldr	r3, [r7, #24]
 8005ae4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005ae6:	4b28      	ldr	r3, [pc, #160]	; (8005b88 <HAL_GPIO_Init+0x354>)
 8005ae8:	685b      	ldr	r3, [r3, #4]
 8005aea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005aec:	693b      	ldr	r3, [r7, #16]
 8005aee:	43db      	mvns	r3, r3
 8005af0:	69ba      	ldr	r2, [r7, #24]
 8005af2:	4013      	ands	r3, r2
 8005af4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005af6:	683b      	ldr	r3, [r7, #0]
 8005af8:	685b      	ldr	r3, [r3, #4]
 8005afa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d003      	beq.n	8005b0a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8005b02:	69ba      	ldr	r2, [r7, #24]
 8005b04:	693b      	ldr	r3, [r7, #16]
 8005b06:	4313      	orrs	r3, r2
 8005b08:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005b0a:	4a1f      	ldr	r2, [pc, #124]	; (8005b88 <HAL_GPIO_Init+0x354>)
 8005b0c:	69bb      	ldr	r3, [r7, #24]
 8005b0e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005b10:	4b1d      	ldr	r3, [pc, #116]	; (8005b88 <HAL_GPIO_Init+0x354>)
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b16:	693b      	ldr	r3, [r7, #16]
 8005b18:	43db      	mvns	r3, r3
 8005b1a:	69ba      	ldr	r2, [r7, #24]
 8005b1c:	4013      	ands	r3, r2
 8005b1e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	685b      	ldr	r3, [r3, #4]
 8005b24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d003      	beq.n	8005b34 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8005b2c:	69ba      	ldr	r2, [r7, #24]
 8005b2e:	693b      	ldr	r3, [r7, #16]
 8005b30:	4313      	orrs	r3, r2
 8005b32:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005b34:	4a14      	ldr	r2, [pc, #80]	; (8005b88 <HAL_GPIO_Init+0x354>)
 8005b36:	69bb      	ldr	r3, [r7, #24]
 8005b38:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8005b3a:	69fb      	ldr	r3, [r7, #28]
 8005b3c:	3301      	adds	r3, #1
 8005b3e:	61fb      	str	r3, [r7, #28]
 8005b40:	69fb      	ldr	r3, [r7, #28]
 8005b42:	2b0f      	cmp	r3, #15
 8005b44:	f67f ae86 	bls.w	8005854 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8005b48:	bf00      	nop
 8005b4a:	bf00      	nop
 8005b4c:	3724      	adds	r7, #36	; 0x24
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b54:	4770      	bx	lr
 8005b56:	bf00      	nop
 8005b58:	40023800 	.word	0x40023800
 8005b5c:	40013800 	.word	0x40013800
 8005b60:	40020000 	.word	0x40020000
 8005b64:	40020400 	.word	0x40020400
 8005b68:	40020800 	.word	0x40020800
 8005b6c:	40020c00 	.word	0x40020c00
 8005b70:	40021000 	.word	0x40021000
 8005b74:	40021400 	.word	0x40021400
 8005b78:	40021800 	.word	0x40021800
 8005b7c:	40021c00 	.word	0x40021c00
 8005b80:	40022000 	.word	0x40022000
 8005b84:	40022400 	.word	0x40022400
 8005b88:	40013c00 	.word	0x40013c00

08005b8c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005b8c:	b480      	push	{r7}
 8005b8e:	b085      	sub	sp, #20
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
 8005b94:	460b      	mov	r3, r1
 8005b96:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	691a      	ldr	r2, [r3, #16]
 8005b9c:	887b      	ldrh	r3, [r7, #2]
 8005b9e:	4013      	ands	r3, r2
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d002      	beq.n	8005baa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005ba4:	2301      	movs	r3, #1
 8005ba6:	73fb      	strb	r3, [r7, #15]
 8005ba8:	e001      	b.n	8005bae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005baa:	2300      	movs	r3, #0
 8005bac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005bae:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	3714      	adds	r7, #20
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bba:	4770      	bx	lr

08005bbc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005bbc:	b480      	push	{r7}
 8005bbe:	b083      	sub	sp, #12
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
 8005bc4:	460b      	mov	r3, r1
 8005bc6:	807b      	strh	r3, [r7, #2]
 8005bc8:	4613      	mov	r3, r2
 8005bca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005bcc:	787b      	ldrb	r3, [r7, #1]
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d003      	beq.n	8005bda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005bd2:	887a      	ldrh	r2, [r7, #2]
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8005bd8:	e003      	b.n	8005be2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8005bda:	887b      	ldrh	r3, [r7, #2]
 8005bdc:	041a      	lsls	r2, r3, #16
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	619a      	str	r2, [r3, #24]
}
 8005be2:	bf00      	nop
 8005be4:	370c      	adds	r7, #12
 8005be6:	46bd      	mov	sp, r7
 8005be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bec:	4770      	bx	lr
	...

08005bf0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b082      	sub	sp, #8
 8005bf4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8005bfa:	4b23      	ldr	r3, [pc, #140]	; (8005c88 <HAL_PWREx_EnableOverDrive+0x98>)
 8005bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bfe:	4a22      	ldr	r2, [pc, #136]	; (8005c88 <HAL_PWREx_EnableOverDrive+0x98>)
 8005c00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c04:	6413      	str	r3, [r2, #64]	; 0x40
 8005c06:	4b20      	ldr	r3, [pc, #128]	; (8005c88 <HAL_PWREx_EnableOverDrive+0x98>)
 8005c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c0e:	603b      	str	r3, [r7, #0]
 8005c10:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8005c12:	4b1e      	ldr	r3, [pc, #120]	; (8005c8c <HAL_PWREx_EnableOverDrive+0x9c>)
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	4a1d      	ldr	r2, [pc, #116]	; (8005c8c <HAL_PWREx_EnableOverDrive+0x9c>)
 8005c18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c1c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005c1e:	f7fe f941 	bl	8003ea4 <HAL_GetTick>
 8005c22:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005c24:	e009      	b.n	8005c3a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005c26:	f7fe f93d 	bl	8003ea4 <HAL_GetTick>
 8005c2a:	4602      	mov	r2, r0
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	1ad3      	subs	r3, r2, r3
 8005c30:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005c34:	d901      	bls.n	8005c3a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8005c36:	2303      	movs	r3, #3
 8005c38:	e022      	b.n	8005c80 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005c3a:	4b14      	ldr	r3, [pc, #80]	; (8005c8c <HAL_PWREx_EnableOverDrive+0x9c>)
 8005c3c:	685b      	ldr	r3, [r3, #4]
 8005c3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005c42:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c46:	d1ee      	bne.n	8005c26 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8005c48:	4b10      	ldr	r3, [pc, #64]	; (8005c8c <HAL_PWREx_EnableOverDrive+0x9c>)
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	4a0f      	ldr	r2, [pc, #60]	; (8005c8c <HAL_PWREx_EnableOverDrive+0x9c>)
 8005c4e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005c52:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005c54:	f7fe f926 	bl	8003ea4 <HAL_GetTick>
 8005c58:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005c5a:	e009      	b.n	8005c70 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005c5c:	f7fe f922 	bl	8003ea4 <HAL_GetTick>
 8005c60:	4602      	mov	r2, r0
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	1ad3      	subs	r3, r2, r3
 8005c66:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005c6a:	d901      	bls.n	8005c70 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8005c6c:	2303      	movs	r3, #3
 8005c6e:	e007      	b.n	8005c80 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005c70:	4b06      	ldr	r3, [pc, #24]	; (8005c8c <HAL_PWREx_EnableOverDrive+0x9c>)
 8005c72:	685b      	ldr	r3, [r3, #4]
 8005c74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c78:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005c7c:	d1ee      	bne.n	8005c5c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8005c7e:	2300      	movs	r3, #0
}
 8005c80:	4618      	mov	r0, r3
 8005c82:	3708      	adds	r7, #8
 8005c84:	46bd      	mov	sp, r7
 8005c86:	bd80      	pop	{r7, pc}
 8005c88:	40023800 	.word	0x40023800
 8005c8c:	40007000 	.word	0x40007000

08005c90 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005c90:	b580      	push	{r7, lr}
 8005c92:	b086      	sub	sp, #24
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8005c98:	2300      	movs	r3, #0
 8005c9a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d101      	bne.n	8005ca6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	e29b      	b.n	80061de <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f003 0301 	and.w	r3, r3, #1
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	f000 8087 	beq.w	8005dc2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005cb4:	4b96      	ldr	r3, [pc, #600]	; (8005f10 <HAL_RCC_OscConfig+0x280>)
 8005cb6:	689b      	ldr	r3, [r3, #8]
 8005cb8:	f003 030c 	and.w	r3, r3, #12
 8005cbc:	2b04      	cmp	r3, #4
 8005cbe:	d00c      	beq.n	8005cda <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005cc0:	4b93      	ldr	r3, [pc, #588]	; (8005f10 <HAL_RCC_OscConfig+0x280>)
 8005cc2:	689b      	ldr	r3, [r3, #8]
 8005cc4:	f003 030c 	and.w	r3, r3, #12
 8005cc8:	2b08      	cmp	r3, #8
 8005cca:	d112      	bne.n	8005cf2 <HAL_RCC_OscConfig+0x62>
 8005ccc:	4b90      	ldr	r3, [pc, #576]	; (8005f10 <HAL_RCC_OscConfig+0x280>)
 8005cce:	685b      	ldr	r3, [r3, #4]
 8005cd0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005cd4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005cd8:	d10b      	bne.n	8005cf2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005cda:	4b8d      	ldr	r3, [pc, #564]	; (8005f10 <HAL_RCC_OscConfig+0x280>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d06c      	beq.n	8005dc0 <HAL_RCC_OscConfig+0x130>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	685b      	ldr	r3, [r3, #4]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d168      	bne.n	8005dc0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005cee:	2301      	movs	r3, #1
 8005cf0:	e275      	b.n	80061de <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	685b      	ldr	r3, [r3, #4]
 8005cf6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005cfa:	d106      	bne.n	8005d0a <HAL_RCC_OscConfig+0x7a>
 8005cfc:	4b84      	ldr	r3, [pc, #528]	; (8005f10 <HAL_RCC_OscConfig+0x280>)
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	4a83      	ldr	r2, [pc, #524]	; (8005f10 <HAL_RCC_OscConfig+0x280>)
 8005d02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d06:	6013      	str	r3, [r2, #0]
 8005d08:	e02e      	b.n	8005d68 <HAL_RCC_OscConfig+0xd8>
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	685b      	ldr	r3, [r3, #4]
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d10c      	bne.n	8005d2c <HAL_RCC_OscConfig+0x9c>
 8005d12:	4b7f      	ldr	r3, [pc, #508]	; (8005f10 <HAL_RCC_OscConfig+0x280>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4a7e      	ldr	r2, [pc, #504]	; (8005f10 <HAL_RCC_OscConfig+0x280>)
 8005d18:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005d1c:	6013      	str	r3, [r2, #0]
 8005d1e:	4b7c      	ldr	r3, [pc, #496]	; (8005f10 <HAL_RCC_OscConfig+0x280>)
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	4a7b      	ldr	r2, [pc, #492]	; (8005f10 <HAL_RCC_OscConfig+0x280>)
 8005d24:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005d28:	6013      	str	r3, [r2, #0]
 8005d2a:	e01d      	b.n	8005d68 <HAL_RCC_OscConfig+0xd8>
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	685b      	ldr	r3, [r3, #4]
 8005d30:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005d34:	d10c      	bne.n	8005d50 <HAL_RCC_OscConfig+0xc0>
 8005d36:	4b76      	ldr	r3, [pc, #472]	; (8005f10 <HAL_RCC_OscConfig+0x280>)
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	4a75      	ldr	r2, [pc, #468]	; (8005f10 <HAL_RCC_OscConfig+0x280>)
 8005d3c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005d40:	6013      	str	r3, [r2, #0]
 8005d42:	4b73      	ldr	r3, [pc, #460]	; (8005f10 <HAL_RCC_OscConfig+0x280>)
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	4a72      	ldr	r2, [pc, #456]	; (8005f10 <HAL_RCC_OscConfig+0x280>)
 8005d48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d4c:	6013      	str	r3, [r2, #0]
 8005d4e:	e00b      	b.n	8005d68 <HAL_RCC_OscConfig+0xd8>
 8005d50:	4b6f      	ldr	r3, [pc, #444]	; (8005f10 <HAL_RCC_OscConfig+0x280>)
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	4a6e      	ldr	r2, [pc, #440]	; (8005f10 <HAL_RCC_OscConfig+0x280>)
 8005d56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005d5a:	6013      	str	r3, [r2, #0]
 8005d5c:	4b6c      	ldr	r3, [pc, #432]	; (8005f10 <HAL_RCC_OscConfig+0x280>)
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	4a6b      	ldr	r2, [pc, #428]	; (8005f10 <HAL_RCC_OscConfig+0x280>)
 8005d62:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005d66:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	685b      	ldr	r3, [r3, #4]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d013      	beq.n	8005d98 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d70:	f7fe f898 	bl	8003ea4 <HAL_GetTick>
 8005d74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d76:	e008      	b.n	8005d8a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005d78:	f7fe f894 	bl	8003ea4 <HAL_GetTick>
 8005d7c:	4602      	mov	r2, r0
 8005d7e:	693b      	ldr	r3, [r7, #16]
 8005d80:	1ad3      	subs	r3, r2, r3
 8005d82:	2b64      	cmp	r3, #100	; 0x64
 8005d84:	d901      	bls.n	8005d8a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005d86:	2303      	movs	r3, #3
 8005d88:	e229      	b.n	80061de <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d8a:	4b61      	ldr	r3, [pc, #388]	; (8005f10 <HAL_RCC_OscConfig+0x280>)
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d0f0      	beq.n	8005d78 <HAL_RCC_OscConfig+0xe8>
 8005d96:	e014      	b.n	8005dc2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d98:	f7fe f884 	bl	8003ea4 <HAL_GetTick>
 8005d9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d9e:	e008      	b.n	8005db2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005da0:	f7fe f880 	bl	8003ea4 <HAL_GetTick>
 8005da4:	4602      	mov	r2, r0
 8005da6:	693b      	ldr	r3, [r7, #16]
 8005da8:	1ad3      	subs	r3, r2, r3
 8005daa:	2b64      	cmp	r3, #100	; 0x64
 8005dac:	d901      	bls.n	8005db2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005dae:	2303      	movs	r3, #3
 8005db0:	e215      	b.n	80061de <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005db2:	4b57      	ldr	r3, [pc, #348]	; (8005f10 <HAL_RCC_OscConfig+0x280>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d1f0      	bne.n	8005da0 <HAL_RCC_OscConfig+0x110>
 8005dbe:	e000      	b.n	8005dc2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005dc0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f003 0302 	and.w	r3, r3, #2
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d069      	beq.n	8005ea2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005dce:	4b50      	ldr	r3, [pc, #320]	; (8005f10 <HAL_RCC_OscConfig+0x280>)
 8005dd0:	689b      	ldr	r3, [r3, #8]
 8005dd2:	f003 030c 	and.w	r3, r3, #12
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d00b      	beq.n	8005df2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005dda:	4b4d      	ldr	r3, [pc, #308]	; (8005f10 <HAL_RCC_OscConfig+0x280>)
 8005ddc:	689b      	ldr	r3, [r3, #8]
 8005dde:	f003 030c 	and.w	r3, r3, #12
 8005de2:	2b08      	cmp	r3, #8
 8005de4:	d11c      	bne.n	8005e20 <HAL_RCC_OscConfig+0x190>
 8005de6:	4b4a      	ldr	r3, [pc, #296]	; (8005f10 <HAL_RCC_OscConfig+0x280>)
 8005de8:	685b      	ldr	r3, [r3, #4]
 8005dea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d116      	bne.n	8005e20 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005df2:	4b47      	ldr	r3, [pc, #284]	; (8005f10 <HAL_RCC_OscConfig+0x280>)
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f003 0302 	and.w	r3, r3, #2
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d005      	beq.n	8005e0a <HAL_RCC_OscConfig+0x17a>
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	68db      	ldr	r3, [r3, #12]
 8005e02:	2b01      	cmp	r3, #1
 8005e04:	d001      	beq.n	8005e0a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8005e06:	2301      	movs	r3, #1
 8005e08:	e1e9      	b.n	80061de <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e0a:	4b41      	ldr	r3, [pc, #260]	; (8005f10 <HAL_RCC_OscConfig+0x280>)
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	691b      	ldr	r3, [r3, #16]
 8005e16:	00db      	lsls	r3, r3, #3
 8005e18:	493d      	ldr	r1, [pc, #244]	; (8005f10 <HAL_RCC_OscConfig+0x280>)
 8005e1a:	4313      	orrs	r3, r2
 8005e1c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005e1e:	e040      	b.n	8005ea2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	68db      	ldr	r3, [r3, #12]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d023      	beq.n	8005e70 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005e28:	4b39      	ldr	r3, [pc, #228]	; (8005f10 <HAL_RCC_OscConfig+0x280>)
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	4a38      	ldr	r2, [pc, #224]	; (8005f10 <HAL_RCC_OscConfig+0x280>)
 8005e2e:	f043 0301 	orr.w	r3, r3, #1
 8005e32:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e34:	f7fe f836 	bl	8003ea4 <HAL_GetTick>
 8005e38:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e3a:	e008      	b.n	8005e4e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005e3c:	f7fe f832 	bl	8003ea4 <HAL_GetTick>
 8005e40:	4602      	mov	r2, r0
 8005e42:	693b      	ldr	r3, [r7, #16]
 8005e44:	1ad3      	subs	r3, r2, r3
 8005e46:	2b02      	cmp	r3, #2
 8005e48:	d901      	bls.n	8005e4e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8005e4a:	2303      	movs	r3, #3
 8005e4c:	e1c7      	b.n	80061de <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e4e:	4b30      	ldr	r3, [pc, #192]	; (8005f10 <HAL_RCC_OscConfig+0x280>)
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f003 0302 	and.w	r3, r3, #2
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d0f0      	beq.n	8005e3c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e5a:	4b2d      	ldr	r3, [pc, #180]	; (8005f10 <HAL_RCC_OscConfig+0x280>)
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	691b      	ldr	r3, [r3, #16]
 8005e66:	00db      	lsls	r3, r3, #3
 8005e68:	4929      	ldr	r1, [pc, #164]	; (8005f10 <HAL_RCC_OscConfig+0x280>)
 8005e6a:	4313      	orrs	r3, r2
 8005e6c:	600b      	str	r3, [r1, #0]
 8005e6e:	e018      	b.n	8005ea2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005e70:	4b27      	ldr	r3, [pc, #156]	; (8005f10 <HAL_RCC_OscConfig+0x280>)
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	4a26      	ldr	r2, [pc, #152]	; (8005f10 <HAL_RCC_OscConfig+0x280>)
 8005e76:	f023 0301 	bic.w	r3, r3, #1
 8005e7a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e7c:	f7fe f812 	bl	8003ea4 <HAL_GetTick>
 8005e80:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e82:	e008      	b.n	8005e96 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005e84:	f7fe f80e 	bl	8003ea4 <HAL_GetTick>
 8005e88:	4602      	mov	r2, r0
 8005e8a:	693b      	ldr	r3, [r7, #16]
 8005e8c:	1ad3      	subs	r3, r2, r3
 8005e8e:	2b02      	cmp	r3, #2
 8005e90:	d901      	bls.n	8005e96 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005e92:	2303      	movs	r3, #3
 8005e94:	e1a3      	b.n	80061de <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e96:	4b1e      	ldr	r3, [pc, #120]	; (8005f10 <HAL_RCC_OscConfig+0x280>)
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f003 0302 	and.w	r3, r3, #2
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d1f0      	bne.n	8005e84 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f003 0308 	and.w	r3, r3, #8
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d038      	beq.n	8005f20 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	695b      	ldr	r3, [r3, #20]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d019      	beq.n	8005eea <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005eb6:	4b16      	ldr	r3, [pc, #88]	; (8005f10 <HAL_RCC_OscConfig+0x280>)
 8005eb8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005eba:	4a15      	ldr	r2, [pc, #84]	; (8005f10 <HAL_RCC_OscConfig+0x280>)
 8005ebc:	f043 0301 	orr.w	r3, r3, #1
 8005ec0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ec2:	f7fd ffef 	bl	8003ea4 <HAL_GetTick>
 8005ec6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005ec8:	e008      	b.n	8005edc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005eca:	f7fd ffeb 	bl	8003ea4 <HAL_GetTick>
 8005ece:	4602      	mov	r2, r0
 8005ed0:	693b      	ldr	r3, [r7, #16]
 8005ed2:	1ad3      	subs	r3, r2, r3
 8005ed4:	2b02      	cmp	r3, #2
 8005ed6:	d901      	bls.n	8005edc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005ed8:	2303      	movs	r3, #3
 8005eda:	e180      	b.n	80061de <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005edc:	4b0c      	ldr	r3, [pc, #48]	; (8005f10 <HAL_RCC_OscConfig+0x280>)
 8005ede:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ee0:	f003 0302 	and.w	r3, r3, #2
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d0f0      	beq.n	8005eca <HAL_RCC_OscConfig+0x23a>
 8005ee8:	e01a      	b.n	8005f20 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005eea:	4b09      	ldr	r3, [pc, #36]	; (8005f10 <HAL_RCC_OscConfig+0x280>)
 8005eec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005eee:	4a08      	ldr	r2, [pc, #32]	; (8005f10 <HAL_RCC_OscConfig+0x280>)
 8005ef0:	f023 0301 	bic.w	r3, r3, #1
 8005ef4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ef6:	f7fd ffd5 	bl	8003ea4 <HAL_GetTick>
 8005efa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005efc:	e00a      	b.n	8005f14 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005efe:	f7fd ffd1 	bl	8003ea4 <HAL_GetTick>
 8005f02:	4602      	mov	r2, r0
 8005f04:	693b      	ldr	r3, [r7, #16]
 8005f06:	1ad3      	subs	r3, r2, r3
 8005f08:	2b02      	cmp	r3, #2
 8005f0a:	d903      	bls.n	8005f14 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005f0c:	2303      	movs	r3, #3
 8005f0e:	e166      	b.n	80061de <HAL_RCC_OscConfig+0x54e>
 8005f10:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f14:	4b92      	ldr	r3, [pc, #584]	; (8006160 <HAL_RCC_OscConfig+0x4d0>)
 8005f16:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f18:	f003 0302 	and.w	r3, r3, #2
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d1ee      	bne.n	8005efe <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f003 0304 	and.w	r3, r3, #4
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	f000 80a4 	beq.w	8006076 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005f2e:	4b8c      	ldr	r3, [pc, #560]	; (8006160 <HAL_RCC_OscConfig+0x4d0>)
 8005f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d10d      	bne.n	8005f56 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f3a:	4b89      	ldr	r3, [pc, #548]	; (8006160 <HAL_RCC_OscConfig+0x4d0>)
 8005f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f3e:	4a88      	ldr	r2, [pc, #544]	; (8006160 <HAL_RCC_OscConfig+0x4d0>)
 8005f40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005f44:	6413      	str	r3, [r2, #64]	; 0x40
 8005f46:	4b86      	ldr	r3, [pc, #536]	; (8006160 <HAL_RCC_OscConfig+0x4d0>)
 8005f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f4e:	60bb      	str	r3, [r7, #8]
 8005f50:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005f52:	2301      	movs	r3, #1
 8005f54:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005f56:	4b83      	ldr	r3, [pc, #524]	; (8006164 <HAL_RCC_OscConfig+0x4d4>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d118      	bne.n	8005f94 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8005f62:	4b80      	ldr	r3, [pc, #512]	; (8006164 <HAL_RCC_OscConfig+0x4d4>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4a7f      	ldr	r2, [pc, #508]	; (8006164 <HAL_RCC_OscConfig+0x4d4>)
 8005f68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005f6c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005f6e:	f7fd ff99 	bl	8003ea4 <HAL_GetTick>
 8005f72:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005f74:	e008      	b.n	8005f88 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f76:	f7fd ff95 	bl	8003ea4 <HAL_GetTick>
 8005f7a:	4602      	mov	r2, r0
 8005f7c:	693b      	ldr	r3, [r7, #16]
 8005f7e:	1ad3      	subs	r3, r2, r3
 8005f80:	2b64      	cmp	r3, #100	; 0x64
 8005f82:	d901      	bls.n	8005f88 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8005f84:	2303      	movs	r3, #3
 8005f86:	e12a      	b.n	80061de <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005f88:	4b76      	ldr	r3, [pc, #472]	; (8006164 <HAL_RCC_OscConfig+0x4d4>)
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d0f0      	beq.n	8005f76 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	689b      	ldr	r3, [r3, #8]
 8005f98:	2b01      	cmp	r3, #1
 8005f9a:	d106      	bne.n	8005faa <HAL_RCC_OscConfig+0x31a>
 8005f9c:	4b70      	ldr	r3, [pc, #448]	; (8006160 <HAL_RCC_OscConfig+0x4d0>)
 8005f9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fa0:	4a6f      	ldr	r2, [pc, #444]	; (8006160 <HAL_RCC_OscConfig+0x4d0>)
 8005fa2:	f043 0301 	orr.w	r3, r3, #1
 8005fa6:	6713      	str	r3, [r2, #112]	; 0x70
 8005fa8:	e02d      	b.n	8006006 <HAL_RCC_OscConfig+0x376>
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	689b      	ldr	r3, [r3, #8]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d10c      	bne.n	8005fcc <HAL_RCC_OscConfig+0x33c>
 8005fb2:	4b6b      	ldr	r3, [pc, #428]	; (8006160 <HAL_RCC_OscConfig+0x4d0>)
 8005fb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fb6:	4a6a      	ldr	r2, [pc, #424]	; (8006160 <HAL_RCC_OscConfig+0x4d0>)
 8005fb8:	f023 0301 	bic.w	r3, r3, #1
 8005fbc:	6713      	str	r3, [r2, #112]	; 0x70
 8005fbe:	4b68      	ldr	r3, [pc, #416]	; (8006160 <HAL_RCC_OscConfig+0x4d0>)
 8005fc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fc2:	4a67      	ldr	r2, [pc, #412]	; (8006160 <HAL_RCC_OscConfig+0x4d0>)
 8005fc4:	f023 0304 	bic.w	r3, r3, #4
 8005fc8:	6713      	str	r3, [r2, #112]	; 0x70
 8005fca:	e01c      	b.n	8006006 <HAL_RCC_OscConfig+0x376>
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	689b      	ldr	r3, [r3, #8]
 8005fd0:	2b05      	cmp	r3, #5
 8005fd2:	d10c      	bne.n	8005fee <HAL_RCC_OscConfig+0x35e>
 8005fd4:	4b62      	ldr	r3, [pc, #392]	; (8006160 <HAL_RCC_OscConfig+0x4d0>)
 8005fd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fd8:	4a61      	ldr	r2, [pc, #388]	; (8006160 <HAL_RCC_OscConfig+0x4d0>)
 8005fda:	f043 0304 	orr.w	r3, r3, #4
 8005fde:	6713      	str	r3, [r2, #112]	; 0x70
 8005fe0:	4b5f      	ldr	r3, [pc, #380]	; (8006160 <HAL_RCC_OscConfig+0x4d0>)
 8005fe2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fe4:	4a5e      	ldr	r2, [pc, #376]	; (8006160 <HAL_RCC_OscConfig+0x4d0>)
 8005fe6:	f043 0301 	orr.w	r3, r3, #1
 8005fea:	6713      	str	r3, [r2, #112]	; 0x70
 8005fec:	e00b      	b.n	8006006 <HAL_RCC_OscConfig+0x376>
 8005fee:	4b5c      	ldr	r3, [pc, #368]	; (8006160 <HAL_RCC_OscConfig+0x4d0>)
 8005ff0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ff2:	4a5b      	ldr	r2, [pc, #364]	; (8006160 <HAL_RCC_OscConfig+0x4d0>)
 8005ff4:	f023 0301 	bic.w	r3, r3, #1
 8005ff8:	6713      	str	r3, [r2, #112]	; 0x70
 8005ffa:	4b59      	ldr	r3, [pc, #356]	; (8006160 <HAL_RCC_OscConfig+0x4d0>)
 8005ffc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ffe:	4a58      	ldr	r2, [pc, #352]	; (8006160 <HAL_RCC_OscConfig+0x4d0>)
 8006000:	f023 0304 	bic.w	r3, r3, #4
 8006004:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	689b      	ldr	r3, [r3, #8]
 800600a:	2b00      	cmp	r3, #0
 800600c:	d015      	beq.n	800603a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800600e:	f7fd ff49 	bl	8003ea4 <HAL_GetTick>
 8006012:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006014:	e00a      	b.n	800602c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006016:	f7fd ff45 	bl	8003ea4 <HAL_GetTick>
 800601a:	4602      	mov	r2, r0
 800601c:	693b      	ldr	r3, [r7, #16]
 800601e:	1ad3      	subs	r3, r2, r3
 8006020:	f241 3288 	movw	r2, #5000	; 0x1388
 8006024:	4293      	cmp	r3, r2
 8006026:	d901      	bls.n	800602c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8006028:	2303      	movs	r3, #3
 800602a:	e0d8      	b.n	80061de <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800602c:	4b4c      	ldr	r3, [pc, #304]	; (8006160 <HAL_RCC_OscConfig+0x4d0>)
 800602e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006030:	f003 0302 	and.w	r3, r3, #2
 8006034:	2b00      	cmp	r3, #0
 8006036:	d0ee      	beq.n	8006016 <HAL_RCC_OscConfig+0x386>
 8006038:	e014      	b.n	8006064 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800603a:	f7fd ff33 	bl	8003ea4 <HAL_GetTick>
 800603e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006040:	e00a      	b.n	8006058 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006042:	f7fd ff2f 	bl	8003ea4 <HAL_GetTick>
 8006046:	4602      	mov	r2, r0
 8006048:	693b      	ldr	r3, [r7, #16]
 800604a:	1ad3      	subs	r3, r2, r3
 800604c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006050:	4293      	cmp	r3, r2
 8006052:	d901      	bls.n	8006058 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8006054:	2303      	movs	r3, #3
 8006056:	e0c2      	b.n	80061de <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006058:	4b41      	ldr	r3, [pc, #260]	; (8006160 <HAL_RCC_OscConfig+0x4d0>)
 800605a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800605c:	f003 0302 	and.w	r3, r3, #2
 8006060:	2b00      	cmp	r3, #0
 8006062:	d1ee      	bne.n	8006042 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006064:	7dfb      	ldrb	r3, [r7, #23]
 8006066:	2b01      	cmp	r3, #1
 8006068:	d105      	bne.n	8006076 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800606a:	4b3d      	ldr	r3, [pc, #244]	; (8006160 <HAL_RCC_OscConfig+0x4d0>)
 800606c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800606e:	4a3c      	ldr	r2, [pc, #240]	; (8006160 <HAL_RCC_OscConfig+0x4d0>)
 8006070:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006074:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	699b      	ldr	r3, [r3, #24]
 800607a:	2b00      	cmp	r3, #0
 800607c:	f000 80ae 	beq.w	80061dc <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006080:	4b37      	ldr	r3, [pc, #220]	; (8006160 <HAL_RCC_OscConfig+0x4d0>)
 8006082:	689b      	ldr	r3, [r3, #8]
 8006084:	f003 030c 	and.w	r3, r3, #12
 8006088:	2b08      	cmp	r3, #8
 800608a:	d06d      	beq.n	8006168 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	699b      	ldr	r3, [r3, #24]
 8006090:	2b02      	cmp	r3, #2
 8006092:	d14b      	bne.n	800612c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006094:	4b32      	ldr	r3, [pc, #200]	; (8006160 <HAL_RCC_OscConfig+0x4d0>)
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	4a31      	ldr	r2, [pc, #196]	; (8006160 <HAL_RCC_OscConfig+0x4d0>)
 800609a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800609e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060a0:	f7fd ff00 	bl	8003ea4 <HAL_GetTick>
 80060a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80060a6:	e008      	b.n	80060ba <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80060a8:	f7fd fefc 	bl	8003ea4 <HAL_GetTick>
 80060ac:	4602      	mov	r2, r0
 80060ae:	693b      	ldr	r3, [r7, #16]
 80060b0:	1ad3      	subs	r3, r2, r3
 80060b2:	2b02      	cmp	r3, #2
 80060b4:	d901      	bls.n	80060ba <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80060b6:	2303      	movs	r3, #3
 80060b8:	e091      	b.n	80061de <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80060ba:	4b29      	ldr	r3, [pc, #164]	; (8006160 <HAL_RCC_OscConfig+0x4d0>)
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d1f0      	bne.n	80060a8 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	69da      	ldr	r2, [r3, #28]
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6a1b      	ldr	r3, [r3, #32]
 80060ce:	431a      	orrs	r2, r3
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060d4:	019b      	lsls	r3, r3, #6
 80060d6:	431a      	orrs	r2, r3
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060dc:	085b      	lsrs	r3, r3, #1
 80060de:	3b01      	subs	r3, #1
 80060e0:	041b      	lsls	r3, r3, #16
 80060e2:	431a      	orrs	r2, r3
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060e8:	061b      	lsls	r3, r3, #24
 80060ea:	431a      	orrs	r2, r3
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060f0:	071b      	lsls	r3, r3, #28
 80060f2:	491b      	ldr	r1, [pc, #108]	; (8006160 <HAL_RCC_OscConfig+0x4d0>)
 80060f4:	4313      	orrs	r3, r2
 80060f6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80060f8:	4b19      	ldr	r3, [pc, #100]	; (8006160 <HAL_RCC_OscConfig+0x4d0>)
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	4a18      	ldr	r2, [pc, #96]	; (8006160 <HAL_RCC_OscConfig+0x4d0>)
 80060fe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006102:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006104:	f7fd fece 	bl	8003ea4 <HAL_GetTick>
 8006108:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800610a:	e008      	b.n	800611e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800610c:	f7fd feca 	bl	8003ea4 <HAL_GetTick>
 8006110:	4602      	mov	r2, r0
 8006112:	693b      	ldr	r3, [r7, #16]
 8006114:	1ad3      	subs	r3, r2, r3
 8006116:	2b02      	cmp	r3, #2
 8006118:	d901      	bls.n	800611e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800611a:	2303      	movs	r3, #3
 800611c:	e05f      	b.n	80061de <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800611e:	4b10      	ldr	r3, [pc, #64]	; (8006160 <HAL_RCC_OscConfig+0x4d0>)
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006126:	2b00      	cmp	r3, #0
 8006128:	d0f0      	beq.n	800610c <HAL_RCC_OscConfig+0x47c>
 800612a:	e057      	b.n	80061dc <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800612c:	4b0c      	ldr	r3, [pc, #48]	; (8006160 <HAL_RCC_OscConfig+0x4d0>)
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	4a0b      	ldr	r2, [pc, #44]	; (8006160 <HAL_RCC_OscConfig+0x4d0>)
 8006132:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006136:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006138:	f7fd feb4 	bl	8003ea4 <HAL_GetTick>
 800613c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800613e:	e008      	b.n	8006152 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006140:	f7fd feb0 	bl	8003ea4 <HAL_GetTick>
 8006144:	4602      	mov	r2, r0
 8006146:	693b      	ldr	r3, [r7, #16]
 8006148:	1ad3      	subs	r3, r2, r3
 800614a:	2b02      	cmp	r3, #2
 800614c:	d901      	bls.n	8006152 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800614e:	2303      	movs	r3, #3
 8006150:	e045      	b.n	80061de <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006152:	4b03      	ldr	r3, [pc, #12]	; (8006160 <HAL_RCC_OscConfig+0x4d0>)
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800615a:	2b00      	cmp	r3, #0
 800615c:	d1f0      	bne.n	8006140 <HAL_RCC_OscConfig+0x4b0>
 800615e:	e03d      	b.n	80061dc <HAL_RCC_OscConfig+0x54c>
 8006160:	40023800 	.word	0x40023800
 8006164:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8006168:	4b1f      	ldr	r3, [pc, #124]	; (80061e8 <HAL_RCC_OscConfig+0x558>)
 800616a:	685b      	ldr	r3, [r3, #4]
 800616c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	699b      	ldr	r3, [r3, #24]
 8006172:	2b01      	cmp	r3, #1
 8006174:	d030      	beq.n	80061d8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006180:	429a      	cmp	r2, r3
 8006182:	d129      	bne.n	80061d8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800618e:	429a      	cmp	r2, r3
 8006190:	d122      	bne.n	80061d8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006192:	68fa      	ldr	r2, [r7, #12]
 8006194:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006198:	4013      	ands	r3, r2
 800619a:	687a      	ldr	r2, [r7, #4]
 800619c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800619e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80061a0:	4293      	cmp	r3, r2
 80061a2:	d119      	bne.n	80061d8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061ae:	085b      	lsrs	r3, r3, #1
 80061b0:	3b01      	subs	r3, #1
 80061b2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80061b4:	429a      	cmp	r2, r3
 80061b6:	d10f      	bne.n	80061d8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061c2:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80061c4:	429a      	cmp	r2, r3
 80061c6:	d107      	bne.n	80061d8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061d2:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80061d4:	429a      	cmp	r2, r3
 80061d6:	d001      	beq.n	80061dc <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80061d8:	2301      	movs	r3, #1
 80061da:	e000      	b.n	80061de <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80061dc:	2300      	movs	r3, #0
}
 80061de:	4618      	mov	r0, r3
 80061e0:	3718      	adds	r7, #24
 80061e2:	46bd      	mov	sp, r7
 80061e4:	bd80      	pop	{r7, pc}
 80061e6:	bf00      	nop
 80061e8:	40023800 	.word	0x40023800

080061ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80061ec:	b580      	push	{r7, lr}
 80061ee:	b084      	sub	sp, #16
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	6078      	str	r0, [r7, #4]
 80061f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80061f6:	2300      	movs	r3, #0
 80061f8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d101      	bne.n	8006204 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006200:	2301      	movs	r3, #1
 8006202:	e0d0      	b.n	80063a6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006204:	4b6a      	ldr	r3, [pc, #424]	; (80063b0 <HAL_RCC_ClockConfig+0x1c4>)
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f003 030f 	and.w	r3, r3, #15
 800620c:	683a      	ldr	r2, [r7, #0]
 800620e:	429a      	cmp	r2, r3
 8006210:	d910      	bls.n	8006234 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006212:	4b67      	ldr	r3, [pc, #412]	; (80063b0 <HAL_RCC_ClockConfig+0x1c4>)
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f023 020f 	bic.w	r2, r3, #15
 800621a:	4965      	ldr	r1, [pc, #404]	; (80063b0 <HAL_RCC_ClockConfig+0x1c4>)
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	4313      	orrs	r3, r2
 8006220:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006222:	4b63      	ldr	r3, [pc, #396]	; (80063b0 <HAL_RCC_ClockConfig+0x1c4>)
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f003 030f 	and.w	r3, r3, #15
 800622a:	683a      	ldr	r2, [r7, #0]
 800622c:	429a      	cmp	r2, r3
 800622e:	d001      	beq.n	8006234 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006230:	2301      	movs	r3, #1
 8006232:	e0b8      	b.n	80063a6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f003 0302 	and.w	r3, r3, #2
 800623c:	2b00      	cmp	r3, #0
 800623e:	d020      	beq.n	8006282 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f003 0304 	and.w	r3, r3, #4
 8006248:	2b00      	cmp	r3, #0
 800624a:	d005      	beq.n	8006258 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800624c:	4b59      	ldr	r3, [pc, #356]	; (80063b4 <HAL_RCC_ClockConfig+0x1c8>)
 800624e:	689b      	ldr	r3, [r3, #8]
 8006250:	4a58      	ldr	r2, [pc, #352]	; (80063b4 <HAL_RCC_ClockConfig+0x1c8>)
 8006252:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006256:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f003 0308 	and.w	r3, r3, #8
 8006260:	2b00      	cmp	r3, #0
 8006262:	d005      	beq.n	8006270 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006264:	4b53      	ldr	r3, [pc, #332]	; (80063b4 <HAL_RCC_ClockConfig+0x1c8>)
 8006266:	689b      	ldr	r3, [r3, #8]
 8006268:	4a52      	ldr	r2, [pc, #328]	; (80063b4 <HAL_RCC_ClockConfig+0x1c8>)
 800626a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800626e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006270:	4b50      	ldr	r3, [pc, #320]	; (80063b4 <HAL_RCC_ClockConfig+0x1c8>)
 8006272:	689b      	ldr	r3, [r3, #8]
 8006274:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	689b      	ldr	r3, [r3, #8]
 800627c:	494d      	ldr	r1, [pc, #308]	; (80063b4 <HAL_RCC_ClockConfig+0x1c8>)
 800627e:	4313      	orrs	r3, r2
 8006280:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f003 0301 	and.w	r3, r3, #1
 800628a:	2b00      	cmp	r3, #0
 800628c:	d040      	beq.n	8006310 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	685b      	ldr	r3, [r3, #4]
 8006292:	2b01      	cmp	r3, #1
 8006294:	d107      	bne.n	80062a6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006296:	4b47      	ldr	r3, [pc, #284]	; (80063b4 <HAL_RCC_ClockConfig+0x1c8>)
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d115      	bne.n	80062ce <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80062a2:	2301      	movs	r3, #1
 80062a4:	e07f      	b.n	80063a6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	685b      	ldr	r3, [r3, #4]
 80062aa:	2b02      	cmp	r3, #2
 80062ac:	d107      	bne.n	80062be <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80062ae:	4b41      	ldr	r3, [pc, #260]	; (80063b4 <HAL_RCC_ClockConfig+0x1c8>)
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d109      	bne.n	80062ce <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80062ba:	2301      	movs	r3, #1
 80062bc:	e073      	b.n	80063a6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80062be:	4b3d      	ldr	r3, [pc, #244]	; (80063b4 <HAL_RCC_ClockConfig+0x1c8>)
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	f003 0302 	and.w	r3, r3, #2
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d101      	bne.n	80062ce <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80062ca:	2301      	movs	r3, #1
 80062cc:	e06b      	b.n	80063a6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80062ce:	4b39      	ldr	r3, [pc, #228]	; (80063b4 <HAL_RCC_ClockConfig+0x1c8>)
 80062d0:	689b      	ldr	r3, [r3, #8]
 80062d2:	f023 0203 	bic.w	r2, r3, #3
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	685b      	ldr	r3, [r3, #4]
 80062da:	4936      	ldr	r1, [pc, #216]	; (80063b4 <HAL_RCC_ClockConfig+0x1c8>)
 80062dc:	4313      	orrs	r3, r2
 80062de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80062e0:	f7fd fde0 	bl	8003ea4 <HAL_GetTick>
 80062e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80062e6:	e00a      	b.n	80062fe <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80062e8:	f7fd fddc 	bl	8003ea4 <HAL_GetTick>
 80062ec:	4602      	mov	r2, r0
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	1ad3      	subs	r3, r2, r3
 80062f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80062f6:	4293      	cmp	r3, r2
 80062f8:	d901      	bls.n	80062fe <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80062fa:	2303      	movs	r3, #3
 80062fc:	e053      	b.n	80063a6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80062fe:	4b2d      	ldr	r3, [pc, #180]	; (80063b4 <HAL_RCC_ClockConfig+0x1c8>)
 8006300:	689b      	ldr	r3, [r3, #8]
 8006302:	f003 020c 	and.w	r2, r3, #12
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	685b      	ldr	r3, [r3, #4]
 800630a:	009b      	lsls	r3, r3, #2
 800630c:	429a      	cmp	r2, r3
 800630e:	d1eb      	bne.n	80062e8 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006310:	4b27      	ldr	r3, [pc, #156]	; (80063b0 <HAL_RCC_ClockConfig+0x1c4>)
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f003 030f 	and.w	r3, r3, #15
 8006318:	683a      	ldr	r2, [r7, #0]
 800631a:	429a      	cmp	r2, r3
 800631c:	d210      	bcs.n	8006340 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800631e:	4b24      	ldr	r3, [pc, #144]	; (80063b0 <HAL_RCC_ClockConfig+0x1c4>)
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f023 020f 	bic.w	r2, r3, #15
 8006326:	4922      	ldr	r1, [pc, #136]	; (80063b0 <HAL_RCC_ClockConfig+0x1c4>)
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	4313      	orrs	r3, r2
 800632c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800632e:	4b20      	ldr	r3, [pc, #128]	; (80063b0 <HAL_RCC_ClockConfig+0x1c4>)
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f003 030f 	and.w	r3, r3, #15
 8006336:	683a      	ldr	r2, [r7, #0]
 8006338:	429a      	cmp	r2, r3
 800633a:	d001      	beq.n	8006340 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800633c:	2301      	movs	r3, #1
 800633e:	e032      	b.n	80063a6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f003 0304 	and.w	r3, r3, #4
 8006348:	2b00      	cmp	r3, #0
 800634a:	d008      	beq.n	800635e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800634c:	4b19      	ldr	r3, [pc, #100]	; (80063b4 <HAL_RCC_ClockConfig+0x1c8>)
 800634e:	689b      	ldr	r3, [r3, #8]
 8006350:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	68db      	ldr	r3, [r3, #12]
 8006358:	4916      	ldr	r1, [pc, #88]	; (80063b4 <HAL_RCC_ClockConfig+0x1c8>)
 800635a:	4313      	orrs	r3, r2
 800635c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f003 0308 	and.w	r3, r3, #8
 8006366:	2b00      	cmp	r3, #0
 8006368:	d009      	beq.n	800637e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800636a:	4b12      	ldr	r3, [pc, #72]	; (80063b4 <HAL_RCC_ClockConfig+0x1c8>)
 800636c:	689b      	ldr	r3, [r3, #8]
 800636e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	691b      	ldr	r3, [r3, #16]
 8006376:	00db      	lsls	r3, r3, #3
 8006378:	490e      	ldr	r1, [pc, #56]	; (80063b4 <HAL_RCC_ClockConfig+0x1c8>)
 800637a:	4313      	orrs	r3, r2
 800637c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800637e:	f000 f821 	bl	80063c4 <HAL_RCC_GetSysClockFreq>
 8006382:	4602      	mov	r2, r0
 8006384:	4b0b      	ldr	r3, [pc, #44]	; (80063b4 <HAL_RCC_ClockConfig+0x1c8>)
 8006386:	689b      	ldr	r3, [r3, #8]
 8006388:	091b      	lsrs	r3, r3, #4
 800638a:	f003 030f 	and.w	r3, r3, #15
 800638e:	490a      	ldr	r1, [pc, #40]	; (80063b8 <HAL_RCC_ClockConfig+0x1cc>)
 8006390:	5ccb      	ldrb	r3, [r1, r3]
 8006392:	fa22 f303 	lsr.w	r3, r2, r3
 8006396:	4a09      	ldr	r2, [pc, #36]	; (80063bc <HAL_RCC_ClockConfig+0x1d0>)
 8006398:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800639a:	4b09      	ldr	r3, [pc, #36]	; (80063c0 <HAL_RCC_ClockConfig+0x1d4>)
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	4618      	mov	r0, r3
 80063a0:	f7fd fd3c 	bl	8003e1c <HAL_InitTick>

  return HAL_OK;
 80063a4:	2300      	movs	r3, #0
}
 80063a6:	4618      	mov	r0, r3
 80063a8:	3710      	adds	r7, #16
 80063aa:	46bd      	mov	sp, r7
 80063ac:	bd80      	pop	{r7, pc}
 80063ae:	bf00      	nop
 80063b0:	40023c00 	.word	0x40023c00
 80063b4:	40023800 	.word	0x40023800
 80063b8:	080096d8 	.word	0x080096d8
 80063bc:	20000000 	.word	0x20000000
 80063c0:	20000004 	.word	0x20000004

080063c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80063c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80063c8:	b090      	sub	sp, #64	; 0x40
 80063ca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80063cc:	2300      	movs	r3, #0
 80063ce:	637b      	str	r3, [r7, #52]	; 0x34
 80063d0:	2300      	movs	r3, #0
 80063d2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80063d4:	2300      	movs	r3, #0
 80063d6:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 80063d8:	2300      	movs	r3, #0
 80063da:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80063dc:	4b59      	ldr	r3, [pc, #356]	; (8006544 <HAL_RCC_GetSysClockFreq+0x180>)
 80063de:	689b      	ldr	r3, [r3, #8]
 80063e0:	f003 030c 	and.w	r3, r3, #12
 80063e4:	2b08      	cmp	r3, #8
 80063e6:	d00d      	beq.n	8006404 <HAL_RCC_GetSysClockFreq+0x40>
 80063e8:	2b08      	cmp	r3, #8
 80063ea:	f200 80a1 	bhi.w	8006530 <HAL_RCC_GetSysClockFreq+0x16c>
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d002      	beq.n	80063f8 <HAL_RCC_GetSysClockFreq+0x34>
 80063f2:	2b04      	cmp	r3, #4
 80063f4:	d003      	beq.n	80063fe <HAL_RCC_GetSysClockFreq+0x3a>
 80063f6:	e09b      	b.n	8006530 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80063f8:	4b53      	ldr	r3, [pc, #332]	; (8006548 <HAL_RCC_GetSysClockFreq+0x184>)
 80063fa:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80063fc:	e09b      	b.n	8006536 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80063fe:	4b53      	ldr	r3, [pc, #332]	; (800654c <HAL_RCC_GetSysClockFreq+0x188>)
 8006400:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006402:	e098      	b.n	8006536 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006404:	4b4f      	ldr	r3, [pc, #316]	; (8006544 <HAL_RCC_GetSysClockFreq+0x180>)
 8006406:	685b      	ldr	r3, [r3, #4]
 8006408:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800640c:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800640e:	4b4d      	ldr	r3, [pc, #308]	; (8006544 <HAL_RCC_GetSysClockFreq+0x180>)
 8006410:	685b      	ldr	r3, [r3, #4]
 8006412:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006416:	2b00      	cmp	r3, #0
 8006418:	d028      	beq.n	800646c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800641a:	4b4a      	ldr	r3, [pc, #296]	; (8006544 <HAL_RCC_GetSysClockFreq+0x180>)
 800641c:	685b      	ldr	r3, [r3, #4]
 800641e:	099b      	lsrs	r3, r3, #6
 8006420:	2200      	movs	r2, #0
 8006422:	623b      	str	r3, [r7, #32]
 8006424:	627a      	str	r2, [r7, #36]	; 0x24
 8006426:	6a3b      	ldr	r3, [r7, #32]
 8006428:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800642c:	2100      	movs	r1, #0
 800642e:	4b47      	ldr	r3, [pc, #284]	; (800654c <HAL_RCC_GetSysClockFreq+0x188>)
 8006430:	fb03 f201 	mul.w	r2, r3, r1
 8006434:	2300      	movs	r3, #0
 8006436:	fb00 f303 	mul.w	r3, r0, r3
 800643a:	4413      	add	r3, r2
 800643c:	4a43      	ldr	r2, [pc, #268]	; (800654c <HAL_RCC_GetSysClockFreq+0x188>)
 800643e:	fba0 1202 	umull	r1, r2, r0, r2
 8006442:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006444:	460a      	mov	r2, r1
 8006446:	62ba      	str	r2, [r7, #40]	; 0x28
 8006448:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800644a:	4413      	add	r3, r2
 800644c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800644e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006450:	2200      	movs	r2, #0
 8006452:	61bb      	str	r3, [r7, #24]
 8006454:	61fa      	str	r2, [r7, #28]
 8006456:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800645a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800645e:	f7f9 fef3 	bl	8000248 <__aeabi_uldivmod>
 8006462:	4602      	mov	r2, r0
 8006464:	460b      	mov	r3, r1
 8006466:	4613      	mov	r3, r2
 8006468:	63fb      	str	r3, [r7, #60]	; 0x3c
 800646a:	e053      	b.n	8006514 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800646c:	4b35      	ldr	r3, [pc, #212]	; (8006544 <HAL_RCC_GetSysClockFreq+0x180>)
 800646e:	685b      	ldr	r3, [r3, #4]
 8006470:	099b      	lsrs	r3, r3, #6
 8006472:	2200      	movs	r2, #0
 8006474:	613b      	str	r3, [r7, #16]
 8006476:	617a      	str	r2, [r7, #20]
 8006478:	693b      	ldr	r3, [r7, #16]
 800647a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800647e:	f04f 0b00 	mov.w	fp, #0
 8006482:	4652      	mov	r2, sl
 8006484:	465b      	mov	r3, fp
 8006486:	f04f 0000 	mov.w	r0, #0
 800648a:	f04f 0100 	mov.w	r1, #0
 800648e:	0159      	lsls	r1, r3, #5
 8006490:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006494:	0150      	lsls	r0, r2, #5
 8006496:	4602      	mov	r2, r0
 8006498:	460b      	mov	r3, r1
 800649a:	ebb2 080a 	subs.w	r8, r2, sl
 800649e:	eb63 090b 	sbc.w	r9, r3, fp
 80064a2:	f04f 0200 	mov.w	r2, #0
 80064a6:	f04f 0300 	mov.w	r3, #0
 80064aa:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80064ae:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80064b2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80064b6:	ebb2 0408 	subs.w	r4, r2, r8
 80064ba:	eb63 0509 	sbc.w	r5, r3, r9
 80064be:	f04f 0200 	mov.w	r2, #0
 80064c2:	f04f 0300 	mov.w	r3, #0
 80064c6:	00eb      	lsls	r3, r5, #3
 80064c8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80064cc:	00e2      	lsls	r2, r4, #3
 80064ce:	4614      	mov	r4, r2
 80064d0:	461d      	mov	r5, r3
 80064d2:	eb14 030a 	adds.w	r3, r4, sl
 80064d6:	603b      	str	r3, [r7, #0]
 80064d8:	eb45 030b 	adc.w	r3, r5, fp
 80064dc:	607b      	str	r3, [r7, #4]
 80064de:	f04f 0200 	mov.w	r2, #0
 80064e2:	f04f 0300 	mov.w	r3, #0
 80064e6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80064ea:	4629      	mov	r1, r5
 80064ec:	028b      	lsls	r3, r1, #10
 80064ee:	4621      	mov	r1, r4
 80064f0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80064f4:	4621      	mov	r1, r4
 80064f6:	028a      	lsls	r2, r1, #10
 80064f8:	4610      	mov	r0, r2
 80064fa:	4619      	mov	r1, r3
 80064fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064fe:	2200      	movs	r2, #0
 8006500:	60bb      	str	r3, [r7, #8]
 8006502:	60fa      	str	r2, [r7, #12]
 8006504:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006508:	f7f9 fe9e 	bl	8000248 <__aeabi_uldivmod>
 800650c:	4602      	mov	r2, r0
 800650e:	460b      	mov	r3, r1
 8006510:	4613      	mov	r3, r2
 8006512:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8006514:	4b0b      	ldr	r3, [pc, #44]	; (8006544 <HAL_RCC_GetSysClockFreq+0x180>)
 8006516:	685b      	ldr	r3, [r3, #4]
 8006518:	0c1b      	lsrs	r3, r3, #16
 800651a:	f003 0303 	and.w	r3, r3, #3
 800651e:	3301      	adds	r3, #1
 8006520:	005b      	lsls	r3, r3, #1
 8006522:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 8006524:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006526:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006528:	fbb2 f3f3 	udiv	r3, r2, r3
 800652c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800652e:	e002      	b.n	8006536 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006530:	4b05      	ldr	r3, [pc, #20]	; (8006548 <HAL_RCC_GetSysClockFreq+0x184>)
 8006532:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006534:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006536:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8006538:	4618      	mov	r0, r3
 800653a:	3740      	adds	r7, #64	; 0x40
 800653c:	46bd      	mov	sp, r7
 800653e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006542:	bf00      	nop
 8006544:	40023800 	.word	0x40023800
 8006548:	00f42400 	.word	0x00f42400
 800654c:	017d7840 	.word	0x017d7840

08006550 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006550:	b480      	push	{r7}
 8006552:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006554:	4b03      	ldr	r3, [pc, #12]	; (8006564 <HAL_RCC_GetHCLKFreq+0x14>)
 8006556:	681b      	ldr	r3, [r3, #0]
}
 8006558:	4618      	mov	r0, r3
 800655a:	46bd      	mov	sp, r7
 800655c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006560:	4770      	bx	lr
 8006562:	bf00      	nop
 8006564:	20000000 	.word	0x20000000

08006568 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006568:	b580      	push	{r7, lr}
 800656a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800656c:	f7ff fff0 	bl	8006550 <HAL_RCC_GetHCLKFreq>
 8006570:	4602      	mov	r2, r0
 8006572:	4b05      	ldr	r3, [pc, #20]	; (8006588 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006574:	689b      	ldr	r3, [r3, #8]
 8006576:	0a9b      	lsrs	r3, r3, #10
 8006578:	f003 0307 	and.w	r3, r3, #7
 800657c:	4903      	ldr	r1, [pc, #12]	; (800658c <HAL_RCC_GetPCLK1Freq+0x24>)
 800657e:	5ccb      	ldrb	r3, [r1, r3]
 8006580:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006584:	4618      	mov	r0, r3
 8006586:	bd80      	pop	{r7, pc}
 8006588:	40023800 	.word	0x40023800
 800658c:	080096e8 	.word	0x080096e8

08006590 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006590:	b580      	push	{r7, lr}
 8006592:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006594:	f7ff ffdc 	bl	8006550 <HAL_RCC_GetHCLKFreq>
 8006598:	4602      	mov	r2, r0
 800659a:	4b05      	ldr	r3, [pc, #20]	; (80065b0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800659c:	689b      	ldr	r3, [r3, #8]
 800659e:	0b5b      	lsrs	r3, r3, #13
 80065a0:	f003 0307 	and.w	r3, r3, #7
 80065a4:	4903      	ldr	r1, [pc, #12]	; (80065b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80065a6:	5ccb      	ldrb	r3, [r1, r3]
 80065a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80065ac:	4618      	mov	r0, r3
 80065ae:	bd80      	pop	{r7, pc}
 80065b0:	40023800 	.word	0x40023800
 80065b4:	080096e8 	.word	0x080096e8

080065b8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b088      	sub	sp, #32
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80065c0:	2300      	movs	r3, #0
 80065c2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80065c4:	2300      	movs	r3, #0
 80065c6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80065c8:	2300      	movs	r3, #0
 80065ca:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80065cc:	2300      	movs	r3, #0
 80065ce:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80065d0:	2300      	movs	r3, #0
 80065d2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f003 0301 	and.w	r3, r3, #1
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d012      	beq.n	8006606 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80065e0:	4b69      	ldr	r3, [pc, #420]	; (8006788 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80065e2:	689b      	ldr	r3, [r3, #8]
 80065e4:	4a68      	ldr	r2, [pc, #416]	; (8006788 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80065e6:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80065ea:	6093      	str	r3, [r2, #8]
 80065ec:	4b66      	ldr	r3, [pc, #408]	; (8006788 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80065ee:	689a      	ldr	r2, [r3, #8]
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065f4:	4964      	ldr	r1, [pc, #400]	; (8006788 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80065f6:	4313      	orrs	r3, r2
 80065f8:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d101      	bne.n	8006606 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8006602:	2301      	movs	r3, #1
 8006604:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800660e:	2b00      	cmp	r3, #0
 8006610:	d017      	beq.n	8006642 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006612:	4b5d      	ldr	r3, [pc, #372]	; (8006788 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006614:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006618:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006620:	4959      	ldr	r1, [pc, #356]	; (8006788 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006622:	4313      	orrs	r3, r2
 8006624:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800662c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006630:	d101      	bne.n	8006636 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8006632:	2301      	movs	r3, #1
 8006634:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800663a:	2b00      	cmp	r3, #0
 800663c:	d101      	bne.n	8006642 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800663e:	2301      	movs	r3, #1
 8006640:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800664a:	2b00      	cmp	r3, #0
 800664c:	d017      	beq.n	800667e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800664e:	4b4e      	ldr	r3, [pc, #312]	; (8006788 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006650:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006654:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800665c:	494a      	ldr	r1, [pc, #296]	; (8006788 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800665e:	4313      	orrs	r3, r2
 8006660:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006668:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800666c:	d101      	bne.n	8006672 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800666e:	2301      	movs	r3, #1
 8006670:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006676:	2b00      	cmp	r3, #0
 8006678:	d101      	bne.n	800667e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800667a:	2301      	movs	r3, #1
 800667c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006686:	2b00      	cmp	r3, #0
 8006688:	d001      	beq.n	800668e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800668a:	2301      	movs	r3, #1
 800668c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f003 0320 	and.w	r3, r3, #32
 8006696:	2b00      	cmp	r3, #0
 8006698:	f000 808b 	beq.w	80067b2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800669c:	4b3a      	ldr	r3, [pc, #232]	; (8006788 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800669e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066a0:	4a39      	ldr	r2, [pc, #228]	; (8006788 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80066a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80066a6:	6413      	str	r3, [r2, #64]	; 0x40
 80066a8:	4b37      	ldr	r3, [pc, #220]	; (8006788 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80066aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80066b0:	60bb      	str	r3, [r7, #8]
 80066b2:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80066b4:	4b35      	ldr	r3, [pc, #212]	; (800678c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	4a34      	ldr	r2, [pc, #208]	; (800678c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80066ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80066be:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80066c0:	f7fd fbf0 	bl	8003ea4 <HAL_GetTick>
 80066c4:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80066c6:	e008      	b.n	80066da <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80066c8:	f7fd fbec 	bl	8003ea4 <HAL_GetTick>
 80066cc:	4602      	mov	r2, r0
 80066ce:	697b      	ldr	r3, [r7, #20]
 80066d0:	1ad3      	subs	r3, r2, r3
 80066d2:	2b64      	cmp	r3, #100	; 0x64
 80066d4:	d901      	bls.n	80066da <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80066d6:	2303      	movs	r3, #3
 80066d8:	e38f      	b.n	8006dfa <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80066da:	4b2c      	ldr	r3, [pc, #176]	; (800678c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d0f0      	beq.n	80066c8 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80066e6:	4b28      	ldr	r3, [pc, #160]	; (8006788 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80066e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80066ee:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80066f0:	693b      	ldr	r3, [r7, #16]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d035      	beq.n	8006762 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80066fe:	693a      	ldr	r2, [r7, #16]
 8006700:	429a      	cmp	r2, r3
 8006702:	d02e      	beq.n	8006762 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006704:	4b20      	ldr	r3, [pc, #128]	; (8006788 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006706:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006708:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800670c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800670e:	4b1e      	ldr	r3, [pc, #120]	; (8006788 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006710:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006712:	4a1d      	ldr	r2, [pc, #116]	; (8006788 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006714:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006718:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800671a:	4b1b      	ldr	r3, [pc, #108]	; (8006788 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800671c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800671e:	4a1a      	ldr	r2, [pc, #104]	; (8006788 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006720:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006724:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8006726:	4a18      	ldr	r2, [pc, #96]	; (8006788 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006728:	693b      	ldr	r3, [r7, #16]
 800672a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800672c:	4b16      	ldr	r3, [pc, #88]	; (8006788 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800672e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006730:	f003 0301 	and.w	r3, r3, #1
 8006734:	2b01      	cmp	r3, #1
 8006736:	d114      	bne.n	8006762 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006738:	f7fd fbb4 	bl	8003ea4 <HAL_GetTick>
 800673c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800673e:	e00a      	b.n	8006756 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006740:	f7fd fbb0 	bl	8003ea4 <HAL_GetTick>
 8006744:	4602      	mov	r2, r0
 8006746:	697b      	ldr	r3, [r7, #20]
 8006748:	1ad3      	subs	r3, r2, r3
 800674a:	f241 3288 	movw	r2, #5000	; 0x1388
 800674e:	4293      	cmp	r3, r2
 8006750:	d901      	bls.n	8006756 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8006752:	2303      	movs	r3, #3
 8006754:	e351      	b.n	8006dfa <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006756:	4b0c      	ldr	r3, [pc, #48]	; (8006788 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006758:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800675a:	f003 0302 	and.w	r3, r3, #2
 800675e:	2b00      	cmp	r3, #0
 8006760:	d0ee      	beq.n	8006740 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006766:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800676a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800676e:	d111      	bne.n	8006794 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8006770:	4b05      	ldr	r3, [pc, #20]	; (8006788 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006772:	689b      	ldr	r3, [r3, #8]
 8006774:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800677c:	4b04      	ldr	r3, [pc, #16]	; (8006790 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800677e:	400b      	ands	r3, r1
 8006780:	4901      	ldr	r1, [pc, #4]	; (8006788 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006782:	4313      	orrs	r3, r2
 8006784:	608b      	str	r3, [r1, #8]
 8006786:	e00b      	b.n	80067a0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8006788:	40023800 	.word	0x40023800
 800678c:	40007000 	.word	0x40007000
 8006790:	0ffffcff 	.word	0x0ffffcff
 8006794:	4bac      	ldr	r3, [pc, #688]	; (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006796:	689b      	ldr	r3, [r3, #8]
 8006798:	4aab      	ldr	r2, [pc, #684]	; (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800679a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800679e:	6093      	str	r3, [r2, #8]
 80067a0:	4ba9      	ldr	r3, [pc, #676]	; (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80067a2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80067ac:	49a6      	ldr	r1, [pc, #664]	; (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80067ae:	4313      	orrs	r3, r2
 80067b0:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f003 0310 	and.w	r3, r3, #16
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d010      	beq.n	80067e0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80067be:	4ba2      	ldr	r3, [pc, #648]	; (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80067c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80067c4:	4aa0      	ldr	r2, [pc, #640]	; (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80067c6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80067ca:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80067ce:	4b9e      	ldr	r3, [pc, #632]	; (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80067d0:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067d8:	499b      	ldr	r1, [pc, #620]	; (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80067da:	4313      	orrs	r3, r2
 80067dc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d00a      	beq.n	8006802 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80067ec:	4b96      	ldr	r3, [pc, #600]	; (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80067ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067f2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80067fa:	4993      	ldr	r1, [pc, #588]	; (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80067fc:	4313      	orrs	r3, r2
 80067fe:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800680a:	2b00      	cmp	r3, #0
 800680c:	d00a      	beq.n	8006824 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800680e:	4b8e      	ldr	r3, [pc, #568]	; (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006810:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006814:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800681c:	498a      	ldr	r1, [pc, #552]	; (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800681e:	4313      	orrs	r3, r2
 8006820:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800682c:	2b00      	cmp	r3, #0
 800682e:	d00a      	beq.n	8006846 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006830:	4b85      	ldr	r3, [pc, #532]	; (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006832:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006836:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800683e:	4982      	ldr	r1, [pc, #520]	; (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006840:	4313      	orrs	r3, r2
 8006842:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800684e:	2b00      	cmp	r3, #0
 8006850:	d00a      	beq.n	8006868 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006852:	4b7d      	ldr	r3, [pc, #500]	; (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006854:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006858:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006860:	4979      	ldr	r1, [pc, #484]	; (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006862:	4313      	orrs	r3, r2
 8006864:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006870:	2b00      	cmp	r3, #0
 8006872:	d00a      	beq.n	800688a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006874:	4b74      	ldr	r3, [pc, #464]	; (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006876:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800687a:	f023 0203 	bic.w	r2, r3, #3
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006882:	4971      	ldr	r1, [pc, #452]	; (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006884:	4313      	orrs	r3, r2
 8006886:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006892:	2b00      	cmp	r3, #0
 8006894:	d00a      	beq.n	80068ac <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006896:	4b6c      	ldr	r3, [pc, #432]	; (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006898:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800689c:	f023 020c 	bic.w	r2, r3, #12
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80068a4:	4968      	ldr	r1, [pc, #416]	; (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80068a6:	4313      	orrs	r3, r2
 80068a8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d00a      	beq.n	80068ce <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80068b8:	4b63      	ldr	r3, [pc, #396]	; (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80068ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80068be:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80068c6:	4960      	ldr	r1, [pc, #384]	; (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80068c8:	4313      	orrs	r3, r2
 80068ca:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d00a      	beq.n	80068f0 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80068da:	4b5b      	ldr	r3, [pc, #364]	; (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80068dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80068e0:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80068e8:	4957      	ldr	r1, [pc, #348]	; (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80068ea:	4313      	orrs	r3, r2
 80068ec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d00a      	beq.n	8006912 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80068fc:	4b52      	ldr	r3, [pc, #328]	; (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80068fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006902:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800690a:	494f      	ldr	r1, [pc, #316]	; (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800690c:	4313      	orrs	r3, r2
 800690e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800691a:	2b00      	cmp	r3, #0
 800691c:	d00a      	beq.n	8006934 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800691e:	4b4a      	ldr	r3, [pc, #296]	; (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006920:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006924:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800692c:	4946      	ldr	r1, [pc, #280]	; (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800692e:	4313      	orrs	r3, r2
 8006930:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800693c:	2b00      	cmp	r3, #0
 800693e:	d00a      	beq.n	8006956 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8006940:	4b41      	ldr	r3, [pc, #260]	; (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006942:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006946:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800694e:	493e      	ldr	r1, [pc, #248]	; (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006950:	4313      	orrs	r3, r2
 8006952:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800695e:	2b00      	cmp	r3, #0
 8006960:	d00a      	beq.n	8006978 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8006962:	4b39      	ldr	r3, [pc, #228]	; (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006964:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006968:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006970:	4935      	ldr	r1, [pc, #212]	; (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006972:	4313      	orrs	r3, r2
 8006974:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006980:	2b00      	cmp	r3, #0
 8006982:	d00a      	beq.n	800699a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006984:	4b30      	ldr	r3, [pc, #192]	; (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006986:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800698a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006992:	492d      	ldr	r1, [pc, #180]	; (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006994:	4313      	orrs	r3, r2
 8006996:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d011      	beq.n	80069ca <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80069a6:	4b28      	ldr	r3, [pc, #160]	; (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80069a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80069ac:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80069b4:	4924      	ldr	r1, [pc, #144]	; (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80069b6:	4313      	orrs	r3, r2
 80069b8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80069c0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80069c4:	d101      	bne.n	80069ca <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80069c6:	2301      	movs	r3, #1
 80069c8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	f003 0308 	and.w	r3, r3, #8
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d001      	beq.n	80069da <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80069d6:	2301      	movs	r3, #1
 80069d8:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d00a      	beq.n	80069fc <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80069e6:	4b18      	ldr	r3, [pc, #96]	; (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80069e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80069ec:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80069f4:	4914      	ldr	r1, [pc, #80]	; (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80069f6:	4313      	orrs	r3, r2
 80069f8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d00b      	beq.n	8006a20 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006a08:	4b0f      	ldr	r3, [pc, #60]	; (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006a0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a0e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006a18:	490b      	ldr	r1, [pc, #44]	; (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006a1a:	4313      	orrs	r3, r2
 8006a1c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d00f      	beq.n	8006a4c <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8006a2c:	4b06      	ldr	r3, [pc, #24]	; (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006a2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a32:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006a3c:	4902      	ldr	r1, [pc, #8]	; (8006a48 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006a3e:	4313      	orrs	r3, r2
 8006a40:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006a44:	e002      	b.n	8006a4c <HAL_RCCEx_PeriphCLKConfig+0x494>
 8006a46:	bf00      	nop
 8006a48:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d00b      	beq.n	8006a70 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006a58:	4b8a      	ldr	r3, [pc, #552]	; (8006c84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006a5a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006a5e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a68:	4986      	ldr	r1, [pc, #536]	; (8006c84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006a6a:	4313      	orrs	r3, r2
 8006a6c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d00b      	beq.n	8006a94 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006a7c:	4b81      	ldr	r3, [pc, #516]	; (8006c84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006a7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006a82:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006a8c:	497d      	ldr	r1, [pc, #500]	; (8006c84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006a8e:	4313      	orrs	r3, r2
 8006a90:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006a94:	69fb      	ldr	r3, [r7, #28]
 8006a96:	2b01      	cmp	r3, #1
 8006a98:	d006      	beq.n	8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	f000 80d6 	beq.w	8006c54 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006aa8:	4b76      	ldr	r3, [pc, #472]	; (8006c84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	4a75      	ldr	r2, [pc, #468]	; (8006c84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006aae:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006ab2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006ab4:	f7fd f9f6 	bl	8003ea4 <HAL_GetTick>
 8006ab8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006aba:	e008      	b.n	8006ace <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006abc:	f7fd f9f2 	bl	8003ea4 <HAL_GetTick>
 8006ac0:	4602      	mov	r2, r0
 8006ac2:	697b      	ldr	r3, [r7, #20]
 8006ac4:	1ad3      	subs	r3, r2, r3
 8006ac6:	2b64      	cmp	r3, #100	; 0x64
 8006ac8:	d901      	bls.n	8006ace <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006aca:	2303      	movs	r3, #3
 8006acc:	e195      	b.n	8006dfa <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006ace:	4b6d      	ldr	r3, [pc, #436]	; (8006c84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d1f0      	bne.n	8006abc <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f003 0301 	and.w	r3, r3, #1
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d021      	beq.n	8006b2a <HAL_RCCEx_PeriphCLKConfig+0x572>
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d11d      	bne.n	8006b2a <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006aee:	4b65      	ldr	r3, [pc, #404]	; (8006c84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006af0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006af4:	0c1b      	lsrs	r3, r3, #16
 8006af6:	f003 0303 	and.w	r3, r3, #3
 8006afa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006afc:	4b61      	ldr	r3, [pc, #388]	; (8006c84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006afe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006b02:	0e1b      	lsrs	r3, r3, #24
 8006b04:	f003 030f 	and.w	r3, r3, #15
 8006b08:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	685b      	ldr	r3, [r3, #4]
 8006b0e:	019a      	lsls	r2, r3, #6
 8006b10:	693b      	ldr	r3, [r7, #16]
 8006b12:	041b      	lsls	r3, r3, #16
 8006b14:	431a      	orrs	r2, r3
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	061b      	lsls	r3, r3, #24
 8006b1a:	431a      	orrs	r2, r3
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	689b      	ldr	r3, [r3, #8]
 8006b20:	071b      	lsls	r3, r3, #28
 8006b22:	4958      	ldr	r1, [pc, #352]	; (8006c84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006b24:	4313      	orrs	r3, r2
 8006b26:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d004      	beq.n	8006b40 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b3a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006b3e:	d00a      	beq.n	8006b56 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d02e      	beq.n	8006baa <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b50:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006b54:	d129      	bne.n	8006baa <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006b56:	4b4b      	ldr	r3, [pc, #300]	; (8006c84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006b58:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006b5c:	0c1b      	lsrs	r3, r3, #16
 8006b5e:	f003 0303 	and.w	r3, r3, #3
 8006b62:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006b64:	4b47      	ldr	r3, [pc, #284]	; (8006c84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006b66:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006b6a:	0f1b      	lsrs	r3, r3, #28
 8006b6c:	f003 0307 	and.w	r3, r3, #7
 8006b70:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	685b      	ldr	r3, [r3, #4]
 8006b76:	019a      	lsls	r2, r3, #6
 8006b78:	693b      	ldr	r3, [r7, #16]
 8006b7a:	041b      	lsls	r3, r3, #16
 8006b7c:	431a      	orrs	r2, r3
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	68db      	ldr	r3, [r3, #12]
 8006b82:	061b      	lsls	r3, r3, #24
 8006b84:	431a      	orrs	r2, r3
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	071b      	lsls	r3, r3, #28
 8006b8a:	493e      	ldr	r1, [pc, #248]	; (8006c84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006b8c:	4313      	orrs	r3, r2
 8006b8e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006b92:	4b3c      	ldr	r3, [pc, #240]	; (8006c84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006b94:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006b98:	f023 021f 	bic.w	r2, r3, #31
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ba0:	3b01      	subs	r3, #1
 8006ba2:	4938      	ldr	r1, [pc, #224]	; (8006c84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006ba4:	4313      	orrs	r3, r2
 8006ba6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d01d      	beq.n	8006bf2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006bb6:	4b33      	ldr	r3, [pc, #204]	; (8006c84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006bb8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006bbc:	0e1b      	lsrs	r3, r3, #24
 8006bbe:	f003 030f 	and.w	r3, r3, #15
 8006bc2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006bc4:	4b2f      	ldr	r3, [pc, #188]	; (8006c84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006bc6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006bca:	0f1b      	lsrs	r3, r3, #28
 8006bcc:	f003 0307 	and.w	r3, r3, #7
 8006bd0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	685b      	ldr	r3, [r3, #4]
 8006bd6:	019a      	lsls	r2, r3, #6
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	691b      	ldr	r3, [r3, #16]
 8006bdc:	041b      	lsls	r3, r3, #16
 8006bde:	431a      	orrs	r2, r3
 8006be0:	693b      	ldr	r3, [r7, #16]
 8006be2:	061b      	lsls	r3, r3, #24
 8006be4:	431a      	orrs	r2, r3
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	071b      	lsls	r3, r3, #28
 8006bea:	4926      	ldr	r1, [pc, #152]	; (8006c84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006bec:	4313      	orrs	r3, r2
 8006bee:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d011      	beq.n	8006c22 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	685b      	ldr	r3, [r3, #4]
 8006c02:	019a      	lsls	r2, r3, #6
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	691b      	ldr	r3, [r3, #16]
 8006c08:	041b      	lsls	r3, r3, #16
 8006c0a:	431a      	orrs	r2, r3
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	68db      	ldr	r3, [r3, #12]
 8006c10:	061b      	lsls	r3, r3, #24
 8006c12:	431a      	orrs	r2, r3
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	689b      	ldr	r3, [r3, #8]
 8006c18:	071b      	lsls	r3, r3, #28
 8006c1a:	491a      	ldr	r1, [pc, #104]	; (8006c84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006c1c:	4313      	orrs	r3, r2
 8006c1e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006c22:	4b18      	ldr	r3, [pc, #96]	; (8006c84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	4a17      	ldr	r2, [pc, #92]	; (8006c84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006c28:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006c2c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006c2e:	f7fd f939 	bl	8003ea4 <HAL_GetTick>
 8006c32:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006c34:	e008      	b.n	8006c48 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006c36:	f7fd f935 	bl	8003ea4 <HAL_GetTick>
 8006c3a:	4602      	mov	r2, r0
 8006c3c:	697b      	ldr	r3, [r7, #20]
 8006c3e:	1ad3      	subs	r3, r2, r3
 8006c40:	2b64      	cmp	r3, #100	; 0x64
 8006c42:	d901      	bls.n	8006c48 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006c44:	2303      	movs	r3, #3
 8006c46:	e0d8      	b.n	8006dfa <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006c48:	4b0e      	ldr	r3, [pc, #56]	; (8006c84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d0f0      	beq.n	8006c36 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8006c54:	69bb      	ldr	r3, [r7, #24]
 8006c56:	2b01      	cmp	r3, #1
 8006c58:	f040 80ce 	bne.w	8006df8 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006c5c:	4b09      	ldr	r3, [pc, #36]	; (8006c84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	4a08      	ldr	r2, [pc, #32]	; (8006c84 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006c62:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006c66:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006c68:	f7fd f91c 	bl	8003ea4 <HAL_GetTick>
 8006c6c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006c6e:	e00b      	b.n	8006c88 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006c70:	f7fd f918 	bl	8003ea4 <HAL_GetTick>
 8006c74:	4602      	mov	r2, r0
 8006c76:	697b      	ldr	r3, [r7, #20]
 8006c78:	1ad3      	subs	r3, r2, r3
 8006c7a:	2b64      	cmp	r3, #100	; 0x64
 8006c7c:	d904      	bls.n	8006c88 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006c7e:	2303      	movs	r3, #3
 8006c80:	e0bb      	b.n	8006dfa <HAL_RCCEx_PeriphCLKConfig+0x842>
 8006c82:	bf00      	nop
 8006c84:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006c88:	4b5e      	ldr	r3, [pc, #376]	; (8006e04 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006c90:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006c94:	d0ec      	beq.n	8006c70 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d003      	beq.n	8006caa <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d009      	beq.n	8006cbe <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d02e      	beq.n	8006d14 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d12a      	bne.n	8006d14 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006cbe:	4b51      	ldr	r3, [pc, #324]	; (8006e04 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006cc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006cc4:	0c1b      	lsrs	r3, r3, #16
 8006cc6:	f003 0303 	and.w	r3, r3, #3
 8006cca:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006ccc:	4b4d      	ldr	r3, [pc, #308]	; (8006e04 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006cce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006cd2:	0f1b      	lsrs	r3, r3, #28
 8006cd4:	f003 0307 	and.w	r3, r3, #7
 8006cd8:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	695b      	ldr	r3, [r3, #20]
 8006cde:	019a      	lsls	r2, r3, #6
 8006ce0:	693b      	ldr	r3, [r7, #16]
 8006ce2:	041b      	lsls	r3, r3, #16
 8006ce4:	431a      	orrs	r2, r3
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	699b      	ldr	r3, [r3, #24]
 8006cea:	061b      	lsls	r3, r3, #24
 8006cec:	431a      	orrs	r2, r3
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	071b      	lsls	r3, r3, #28
 8006cf2:	4944      	ldr	r1, [pc, #272]	; (8006e04 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006cf4:	4313      	orrs	r3, r2
 8006cf6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006cfa:	4b42      	ldr	r3, [pc, #264]	; (8006e04 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006cfc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006d00:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d08:	3b01      	subs	r3, #1
 8006d0a:	021b      	lsls	r3, r3, #8
 8006d0c:	493d      	ldr	r1, [pc, #244]	; (8006e04 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006d0e:	4313      	orrs	r3, r2
 8006d10:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d022      	beq.n	8006d66 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006d24:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006d28:	d11d      	bne.n	8006d66 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006d2a:	4b36      	ldr	r3, [pc, #216]	; (8006e04 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006d2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d30:	0e1b      	lsrs	r3, r3, #24
 8006d32:	f003 030f 	and.w	r3, r3, #15
 8006d36:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006d38:	4b32      	ldr	r3, [pc, #200]	; (8006e04 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006d3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d3e:	0f1b      	lsrs	r3, r3, #28
 8006d40:	f003 0307 	and.w	r3, r3, #7
 8006d44:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	695b      	ldr	r3, [r3, #20]
 8006d4a:	019a      	lsls	r2, r3, #6
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	6a1b      	ldr	r3, [r3, #32]
 8006d50:	041b      	lsls	r3, r3, #16
 8006d52:	431a      	orrs	r2, r3
 8006d54:	693b      	ldr	r3, [r7, #16]
 8006d56:	061b      	lsls	r3, r3, #24
 8006d58:	431a      	orrs	r2, r3
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	071b      	lsls	r3, r3, #28
 8006d5e:	4929      	ldr	r1, [pc, #164]	; (8006e04 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006d60:	4313      	orrs	r3, r2
 8006d62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	f003 0308 	and.w	r3, r3, #8
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d028      	beq.n	8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006d72:	4b24      	ldr	r3, [pc, #144]	; (8006e04 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006d74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d78:	0e1b      	lsrs	r3, r3, #24
 8006d7a:	f003 030f 	and.w	r3, r3, #15
 8006d7e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006d80:	4b20      	ldr	r3, [pc, #128]	; (8006e04 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006d82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d86:	0c1b      	lsrs	r3, r3, #16
 8006d88:	f003 0303 	and.w	r3, r3, #3
 8006d8c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	695b      	ldr	r3, [r3, #20]
 8006d92:	019a      	lsls	r2, r3, #6
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	041b      	lsls	r3, r3, #16
 8006d98:	431a      	orrs	r2, r3
 8006d9a:	693b      	ldr	r3, [r7, #16]
 8006d9c:	061b      	lsls	r3, r3, #24
 8006d9e:	431a      	orrs	r2, r3
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	69db      	ldr	r3, [r3, #28]
 8006da4:	071b      	lsls	r3, r3, #28
 8006da6:	4917      	ldr	r1, [pc, #92]	; (8006e04 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006da8:	4313      	orrs	r3, r2
 8006daa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006dae:	4b15      	ldr	r3, [pc, #84]	; (8006e04 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006db0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006db4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dbc:	4911      	ldr	r1, [pc, #68]	; (8006e04 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006dbe:	4313      	orrs	r3, r2
 8006dc0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006dc4:	4b0f      	ldr	r3, [pc, #60]	; (8006e04 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	4a0e      	ldr	r2, [pc, #56]	; (8006e04 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006dca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006dce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006dd0:	f7fd f868 	bl	8003ea4 <HAL_GetTick>
 8006dd4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006dd6:	e008      	b.n	8006dea <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006dd8:	f7fd f864 	bl	8003ea4 <HAL_GetTick>
 8006ddc:	4602      	mov	r2, r0
 8006dde:	697b      	ldr	r3, [r7, #20]
 8006de0:	1ad3      	subs	r3, r2, r3
 8006de2:	2b64      	cmp	r3, #100	; 0x64
 8006de4:	d901      	bls.n	8006dea <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006de6:	2303      	movs	r3, #3
 8006de8:	e007      	b.n	8006dfa <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006dea:	4b06      	ldr	r3, [pc, #24]	; (8006e04 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006df2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006df6:	d1ef      	bne.n	8006dd8 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8006df8:	2300      	movs	r3, #0
}
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	3720      	adds	r7, #32
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	bd80      	pop	{r7, pc}
 8006e02:	bf00      	nop
 8006e04:	40023800 	.word	0x40023800

08006e08 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006e08:	b580      	push	{r7, lr}
 8006e0a:	b082      	sub	sp, #8
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d101      	bne.n	8006e1a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006e16:	2301      	movs	r3, #1
 8006e18:	e049      	b.n	8006eae <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e20:	b2db      	uxtb	r3, r3
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d106      	bne.n	8006e34 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	2200      	movs	r2, #0
 8006e2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006e2e:	6878      	ldr	r0, [r7, #4]
 8006e30:	f7fc ff02 	bl	8003c38 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	2202      	movs	r2, #2
 8006e38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681a      	ldr	r2, [r3, #0]
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	3304      	adds	r3, #4
 8006e44:	4619      	mov	r1, r3
 8006e46:	4610      	mov	r0, r2
 8006e48:	f000 f9f6 	bl	8007238 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2201      	movs	r2, #1
 8006e50:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2201      	movs	r2, #1
 8006e58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	2201      	movs	r2, #1
 8006e60:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2201      	movs	r2, #1
 8006e68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2201      	movs	r2, #1
 8006e70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2201      	movs	r2, #1
 8006e78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2201      	movs	r2, #1
 8006e80:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2201      	movs	r2, #1
 8006e88:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2201      	movs	r2, #1
 8006e90:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2201      	movs	r2, #1
 8006e98:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2201      	movs	r2, #1
 8006ea0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2201      	movs	r2, #1
 8006ea8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006eac:	2300      	movs	r3, #0
}
 8006eae:	4618      	mov	r0, r3
 8006eb0:	3708      	adds	r7, #8
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	bd80      	pop	{r7, pc}
	...

08006eb8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006eb8:	b480      	push	{r7}
 8006eba:	b085      	sub	sp, #20
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ec6:	b2db      	uxtb	r3, r3
 8006ec8:	2b01      	cmp	r3, #1
 8006eca:	d001      	beq.n	8006ed0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006ecc:	2301      	movs	r3, #1
 8006ece:	e054      	b.n	8006f7a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2202      	movs	r2, #2
 8006ed4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	68da      	ldr	r2, [r3, #12]
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f042 0201 	orr.w	r2, r2, #1
 8006ee6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	4a26      	ldr	r2, [pc, #152]	; (8006f88 <HAL_TIM_Base_Start_IT+0xd0>)
 8006eee:	4293      	cmp	r3, r2
 8006ef0:	d022      	beq.n	8006f38 <HAL_TIM_Base_Start_IT+0x80>
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006efa:	d01d      	beq.n	8006f38 <HAL_TIM_Base_Start_IT+0x80>
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	4a22      	ldr	r2, [pc, #136]	; (8006f8c <HAL_TIM_Base_Start_IT+0xd4>)
 8006f02:	4293      	cmp	r3, r2
 8006f04:	d018      	beq.n	8006f38 <HAL_TIM_Base_Start_IT+0x80>
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	4a21      	ldr	r2, [pc, #132]	; (8006f90 <HAL_TIM_Base_Start_IT+0xd8>)
 8006f0c:	4293      	cmp	r3, r2
 8006f0e:	d013      	beq.n	8006f38 <HAL_TIM_Base_Start_IT+0x80>
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	4a1f      	ldr	r2, [pc, #124]	; (8006f94 <HAL_TIM_Base_Start_IT+0xdc>)
 8006f16:	4293      	cmp	r3, r2
 8006f18:	d00e      	beq.n	8006f38 <HAL_TIM_Base_Start_IT+0x80>
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	4a1e      	ldr	r2, [pc, #120]	; (8006f98 <HAL_TIM_Base_Start_IT+0xe0>)
 8006f20:	4293      	cmp	r3, r2
 8006f22:	d009      	beq.n	8006f38 <HAL_TIM_Base_Start_IT+0x80>
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	4a1c      	ldr	r2, [pc, #112]	; (8006f9c <HAL_TIM_Base_Start_IT+0xe4>)
 8006f2a:	4293      	cmp	r3, r2
 8006f2c:	d004      	beq.n	8006f38 <HAL_TIM_Base_Start_IT+0x80>
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	4a1b      	ldr	r2, [pc, #108]	; (8006fa0 <HAL_TIM_Base_Start_IT+0xe8>)
 8006f34:	4293      	cmp	r3, r2
 8006f36:	d115      	bne.n	8006f64 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	689a      	ldr	r2, [r3, #8]
 8006f3e:	4b19      	ldr	r3, [pc, #100]	; (8006fa4 <HAL_TIM_Base_Start_IT+0xec>)
 8006f40:	4013      	ands	r3, r2
 8006f42:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	2b06      	cmp	r3, #6
 8006f48:	d015      	beq.n	8006f76 <HAL_TIM_Base_Start_IT+0xbe>
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006f50:	d011      	beq.n	8006f76 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	681a      	ldr	r2, [r3, #0]
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f042 0201 	orr.w	r2, r2, #1
 8006f60:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f62:	e008      	b.n	8006f76 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	681a      	ldr	r2, [r3, #0]
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f042 0201 	orr.w	r2, r2, #1
 8006f72:	601a      	str	r2, [r3, #0]
 8006f74:	e000      	b.n	8006f78 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f76:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006f78:	2300      	movs	r3, #0
}
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	3714      	adds	r7, #20
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f84:	4770      	bx	lr
 8006f86:	bf00      	nop
 8006f88:	40010000 	.word	0x40010000
 8006f8c:	40000400 	.word	0x40000400
 8006f90:	40000800 	.word	0x40000800
 8006f94:	40000c00 	.word	0x40000c00
 8006f98:	40010400 	.word	0x40010400
 8006f9c:	40014000 	.word	0x40014000
 8006fa0:	40001800 	.word	0x40001800
 8006fa4:	00010007 	.word	0x00010007

08006fa8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	b082      	sub	sp, #8
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	691b      	ldr	r3, [r3, #16]
 8006fb6:	f003 0302 	and.w	r3, r3, #2
 8006fba:	2b02      	cmp	r3, #2
 8006fbc:	d122      	bne.n	8007004 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	68db      	ldr	r3, [r3, #12]
 8006fc4:	f003 0302 	and.w	r3, r3, #2
 8006fc8:	2b02      	cmp	r3, #2
 8006fca:	d11b      	bne.n	8007004 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	f06f 0202 	mvn.w	r2, #2
 8006fd4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	2201      	movs	r2, #1
 8006fda:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	699b      	ldr	r3, [r3, #24]
 8006fe2:	f003 0303 	and.w	r3, r3, #3
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d003      	beq.n	8006ff2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006fea:	6878      	ldr	r0, [r7, #4]
 8006fec:	f000 f905 	bl	80071fa <HAL_TIM_IC_CaptureCallback>
 8006ff0:	e005      	b.n	8006ffe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ff2:	6878      	ldr	r0, [r7, #4]
 8006ff4:	f000 f8f7 	bl	80071e6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ff8:	6878      	ldr	r0, [r7, #4]
 8006ffa:	f000 f908 	bl	800720e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	2200      	movs	r2, #0
 8007002:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	691b      	ldr	r3, [r3, #16]
 800700a:	f003 0304 	and.w	r3, r3, #4
 800700e:	2b04      	cmp	r3, #4
 8007010:	d122      	bne.n	8007058 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	68db      	ldr	r3, [r3, #12]
 8007018:	f003 0304 	and.w	r3, r3, #4
 800701c:	2b04      	cmp	r3, #4
 800701e:	d11b      	bne.n	8007058 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	f06f 0204 	mvn.w	r2, #4
 8007028:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	2202      	movs	r2, #2
 800702e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	699b      	ldr	r3, [r3, #24]
 8007036:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800703a:	2b00      	cmp	r3, #0
 800703c:	d003      	beq.n	8007046 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800703e:	6878      	ldr	r0, [r7, #4]
 8007040:	f000 f8db 	bl	80071fa <HAL_TIM_IC_CaptureCallback>
 8007044:	e005      	b.n	8007052 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007046:	6878      	ldr	r0, [r7, #4]
 8007048:	f000 f8cd 	bl	80071e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800704c:	6878      	ldr	r0, [r7, #4]
 800704e:	f000 f8de 	bl	800720e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2200      	movs	r2, #0
 8007056:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	691b      	ldr	r3, [r3, #16]
 800705e:	f003 0308 	and.w	r3, r3, #8
 8007062:	2b08      	cmp	r3, #8
 8007064:	d122      	bne.n	80070ac <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	68db      	ldr	r3, [r3, #12]
 800706c:	f003 0308 	and.w	r3, r3, #8
 8007070:	2b08      	cmp	r3, #8
 8007072:	d11b      	bne.n	80070ac <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	f06f 0208 	mvn.w	r2, #8
 800707c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	2204      	movs	r2, #4
 8007082:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	69db      	ldr	r3, [r3, #28]
 800708a:	f003 0303 	and.w	r3, r3, #3
 800708e:	2b00      	cmp	r3, #0
 8007090:	d003      	beq.n	800709a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007092:	6878      	ldr	r0, [r7, #4]
 8007094:	f000 f8b1 	bl	80071fa <HAL_TIM_IC_CaptureCallback>
 8007098:	e005      	b.n	80070a6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800709a:	6878      	ldr	r0, [r7, #4]
 800709c:	f000 f8a3 	bl	80071e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070a0:	6878      	ldr	r0, [r7, #4]
 80070a2:	f000 f8b4 	bl	800720e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	2200      	movs	r2, #0
 80070aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	691b      	ldr	r3, [r3, #16]
 80070b2:	f003 0310 	and.w	r3, r3, #16
 80070b6:	2b10      	cmp	r3, #16
 80070b8:	d122      	bne.n	8007100 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	68db      	ldr	r3, [r3, #12]
 80070c0:	f003 0310 	and.w	r3, r3, #16
 80070c4:	2b10      	cmp	r3, #16
 80070c6:	d11b      	bne.n	8007100 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	f06f 0210 	mvn.w	r2, #16
 80070d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	2208      	movs	r2, #8
 80070d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	69db      	ldr	r3, [r3, #28]
 80070de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d003      	beq.n	80070ee <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80070e6:	6878      	ldr	r0, [r7, #4]
 80070e8:	f000 f887 	bl	80071fa <HAL_TIM_IC_CaptureCallback>
 80070ec:	e005      	b.n	80070fa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80070ee:	6878      	ldr	r0, [r7, #4]
 80070f0:	f000 f879 	bl	80071e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070f4:	6878      	ldr	r0, [r7, #4]
 80070f6:	f000 f88a 	bl	800720e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	2200      	movs	r2, #0
 80070fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	691b      	ldr	r3, [r3, #16]
 8007106:	f003 0301 	and.w	r3, r3, #1
 800710a:	2b01      	cmp	r3, #1
 800710c:	d10e      	bne.n	800712c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	68db      	ldr	r3, [r3, #12]
 8007114:	f003 0301 	and.w	r3, r3, #1
 8007118:	2b01      	cmp	r3, #1
 800711a:	d107      	bne.n	800712c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	f06f 0201 	mvn.w	r2, #1
 8007124:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007126:	6878      	ldr	r0, [r7, #4]
 8007128:	f7fc fc8a 	bl	8003a40 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	691b      	ldr	r3, [r3, #16]
 8007132:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007136:	2b80      	cmp	r3, #128	; 0x80
 8007138:	d10e      	bne.n	8007158 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	68db      	ldr	r3, [r3, #12]
 8007140:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007144:	2b80      	cmp	r3, #128	; 0x80
 8007146:	d107      	bne.n	8007158 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007150:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007152:	6878      	ldr	r0, [r7, #4]
 8007154:	f000 f9a8 	bl	80074a8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	691b      	ldr	r3, [r3, #16]
 800715e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007162:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007166:	d10e      	bne.n	8007186 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	68db      	ldr	r3, [r3, #12]
 800716e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007172:	2b80      	cmp	r3, #128	; 0x80
 8007174:	d107      	bne.n	8007186 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800717e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007180:	6878      	ldr	r0, [r7, #4]
 8007182:	f000 f99b 	bl	80074bc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	691b      	ldr	r3, [r3, #16]
 800718c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007190:	2b40      	cmp	r3, #64	; 0x40
 8007192:	d10e      	bne.n	80071b2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	68db      	ldr	r3, [r3, #12]
 800719a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800719e:	2b40      	cmp	r3, #64	; 0x40
 80071a0:	d107      	bne.n	80071b2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80071aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80071ac:	6878      	ldr	r0, [r7, #4]
 80071ae:	f000 f838 	bl	8007222 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	691b      	ldr	r3, [r3, #16]
 80071b8:	f003 0320 	and.w	r3, r3, #32
 80071bc:	2b20      	cmp	r3, #32
 80071be:	d10e      	bne.n	80071de <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	68db      	ldr	r3, [r3, #12]
 80071c6:	f003 0320 	and.w	r3, r3, #32
 80071ca:	2b20      	cmp	r3, #32
 80071cc:	d107      	bne.n	80071de <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	f06f 0220 	mvn.w	r2, #32
 80071d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80071d8:	6878      	ldr	r0, [r7, #4]
 80071da:	f000 f95b 	bl	8007494 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80071de:	bf00      	nop
 80071e0:	3708      	adds	r7, #8
 80071e2:	46bd      	mov	sp, r7
 80071e4:	bd80      	pop	{r7, pc}

080071e6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80071e6:	b480      	push	{r7}
 80071e8:	b083      	sub	sp, #12
 80071ea:	af00      	add	r7, sp, #0
 80071ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80071ee:	bf00      	nop
 80071f0:	370c      	adds	r7, #12
 80071f2:	46bd      	mov	sp, r7
 80071f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f8:	4770      	bx	lr

080071fa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80071fa:	b480      	push	{r7}
 80071fc:	b083      	sub	sp, #12
 80071fe:	af00      	add	r7, sp, #0
 8007200:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007202:	bf00      	nop
 8007204:	370c      	adds	r7, #12
 8007206:	46bd      	mov	sp, r7
 8007208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800720c:	4770      	bx	lr

0800720e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800720e:	b480      	push	{r7}
 8007210:	b083      	sub	sp, #12
 8007212:	af00      	add	r7, sp, #0
 8007214:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007216:	bf00      	nop
 8007218:	370c      	adds	r7, #12
 800721a:	46bd      	mov	sp, r7
 800721c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007220:	4770      	bx	lr

08007222 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007222:	b480      	push	{r7}
 8007224:	b083      	sub	sp, #12
 8007226:	af00      	add	r7, sp, #0
 8007228:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800722a:	bf00      	nop
 800722c:	370c      	adds	r7, #12
 800722e:	46bd      	mov	sp, r7
 8007230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007234:	4770      	bx	lr
	...

08007238 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007238:	b480      	push	{r7}
 800723a:	b085      	sub	sp, #20
 800723c:	af00      	add	r7, sp, #0
 800723e:	6078      	str	r0, [r7, #4]
 8007240:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	4a40      	ldr	r2, [pc, #256]	; (800734c <TIM_Base_SetConfig+0x114>)
 800724c:	4293      	cmp	r3, r2
 800724e:	d013      	beq.n	8007278 <TIM_Base_SetConfig+0x40>
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007256:	d00f      	beq.n	8007278 <TIM_Base_SetConfig+0x40>
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	4a3d      	ldr	r2, [pc, #244]	; (8007350 <TIM_Base_SetConfig+0x118>)
 800725c:	4293      	cmp	r3, r2
 800725e:	d00b      	beq.n	8007278 <TIM_Base_SetConfig+0x40>
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	4a3c      	ldr	r2, [pc, #240]	; (8007354 <TIM_Base_SetConfig+0x11c>)
 8007264:	4293      	cmp	r3, r2
 8007266:	d007      	beq.n	8007278 <TIM_Base_SetConfig+0x40>
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	4a3b      	ldr	r2, [pc, #236]	; (8007358 <TIM_Base_SetConfig+0x120>)
 800726c:	4293      	cmp	r3, r2
 800726e:	d003      	beq.n	8007278 <TIM_Base_SetConfig+0x40>
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	4a3a      	ldr	r2, [pc, #232]	; (800735c <TIM_Base_SetConfig+0x124>)
 8007274:	4293      	cmp	r3, r2
 8007276:	d108      	bne.n	800728a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800727e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007280:	683b      	ldr	r3, [r7, #0]
 8007282:	685b      	ldr	r3, [r3, #4]
 8007284:	68fa      	ldr	r2, [r7, #12]
 8007286:	4313      	orrs	r3, r2
 8007288:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	4a2f      	ldr	r2, [pc, #188]	; (800734c <TIM_Base_SetConfig+0x114>)
 800728e:	4293      	cmp	r3, r2
 8007290:	d02b      	beq.n	80072ea <TIM_Base_SetConfig+0xb2>
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007298:	d027      	beq.n	80072ea <TIM_Base_SetConfig+0xb2>
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	4a2c      	ldr	r2, [pc, #176]	; (8007350 <TIM_Base_SetConfig+0x118>)
 800729e:	4293      	cmp	r3, r2
 80072a0:	d023      	beq.n	80072ea <TIM_Base_SetConfig+0xb2>
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	4a2b      	ldr	r2, [pc, #172]	; (8007354 <TIM_Base_SetConfig+0x11c>)
 80072a6:	4293      	cmp	r3, r2
 80072a8:	d01f      	beq.n	80072ea <TIM_Base_SetConfig+0xb2>
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	4a2a      	ldr	r2, [pc, #168]	; (8007358 <TIM_Base_SetConfig+0x120>)
 80072ae:	4293      	cmp	r3, r2
 80072b0:	d01b      	beq.n	80072ea <TIM_Base_SetConfig+0xb2>
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	4a29      	ldr	r2, [pc, #164]	; (800735c <TIM_Base_SetConfig+0x124>)
 80072b6:	4293      	cmp	r3, r2
 80072b8:	d017      	beq.n	80072ea <TIM_Base_SetConfig+0xb2>
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	4a28      	ldr	r2, [pc, #160]	; (8007360 <TIM_Base_SetConfig+0x128>)
 80072be:	4293      	cmp	r3, r2
 80072c0:	d013      	beq.n	80072ea <TIM_Base_SetConfig+0xb2>
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	4a27      	ldr	r2, [pc, #156]	; (8007364 <TIM_Base_SetConfig+0x12c>)
 80072c6:	4293      	cmp	r3, r2
 80072c8:	d00f      	beq.n	80072ea <TIM_Base_SetConfig+0xb2>
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	4a26      	ldr	r2, [pc, #152]	; (8007368 <TIM_Base_SetConfig+0x130>)
 80072ce:	4293      	cmp	r3, r2
 80072d0:	d00b      	beq.n	80072ea <TIM_Base_SetConfig+0xb2>
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	4a25      	ldr	r2, [pc, #148]	; (800736c <TIM_Base_SetConfig+0x134>)
 80072d6:	4293      	cmp	r3, r2
 80072d8:	d007      	beq.n	80072ea <TIM_Base_SetConfig+0xb2>
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	4a24      	ldr	r2, [pc, #144]	; (8007370 <TIM_Base_SetConfig+0x138>)
 80072de:	4293      	cmp	r3, r2
 80072e0:	d003      	beq.n	80072ea <TIM_Base_SetConfig+0xb2>
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	4a23      	ldr	r2, [pc, #140]	; (8007374 <TIM_Base_SetConfig+0x13c>)
 80072e6:	4293      	cmp	r3, r2
 80072e8:	d108      	bne.n	80072fc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80072f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	68db      	ldr	r3, [r3, #12]
 80072f6:	68fa      	ldr	r2, [r7, #12]
 80072f8:	4313      	orrs	r3, r2
 80072fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007302:	683b      	ldr	r3, [r7, #0]
 8007304:	695b      	ldr	r3, [r3, #20]
 8007306:	4313      	orrs	r3, r2
 8007308:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	68fa      	ldr	r2, [r7, #12]
 800730e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007310:	683b      	ldr	r3, [r7, #0]
 8007312:	689a      	ldr	r2, [r3, #8]
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	681a      	ldr	r2, [r3, #0]
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	4a0a      	ldr	r2, [pc, #40]	; (800734c <TIM_Base_SetConfig+0x114>)
 8007324:	4293      	cmp	r3, r2
 8007326:	d003      	beq.n	8007330 <TIM_Base_SetConfig+0xf8>
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	4a0c      	ldr	r2, [pc, #48]	; (800735c <TIM_Base_SetConfig+0x124>)
 800732c:	4293      	cmp	r3, r2
 800732e:	d103      	bne.n	8007338 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007330:	683b      	ldr	r3, [r7, #0]
 8007332:	691a      	ldr	r2, [r3, #16]
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2201      	movs	r2, #1
 800733c:	615a      	str	r2, [r3, #20]
}
 800733e:	bf00      	nop
 8007340:	3714      	adds	r7, #20
 8007342:	46bd      	mov	sp, r7
 8007344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007348:	4770      	bx	lr
 800734a:	bf00      	nop
 800734c:	40010000 	.word	0x40010000
 8007350:	40000400 	.word	0x40000400
 8007354:	40000800 	.word	0x40000800
 8007358:	40000c00 	.word	0x40000c00
 800735c:	40010400 	.word	0x40010400
 8007360:	40014000 	.word	0x40014000
 8007364:	40014400 	.word	0x40014400
 8007368:	40014800 	.word	0x40014800
 800736c:	40001800 	.word	0x40001800
 8007370:	40001c00 	.word	0x40001c00
 8007374:	40002000 	.word	0x40002000

08007378 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007378:	b480      	push	{r7}
 800737a:	b085      	sub	sp, #20
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
 8007380:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007388:	2b01      	cmp	r3, #1
 800738a:	d101      	bne.n	8007390 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800738c:	2302      	movs	r3, #2
 800738e:	e06d      	b.n	800746c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	2201      	movs	r2, #1
 8007394:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	2202      	movs	r2, #2
 800739c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	685b      	ldr	r3, [r3, #4]
 80073a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	689b      	ldr	r3, [r3, #8]
 80073ae:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	4a30      	ldr	r2, [pc, #192]	; (8007478 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80073b6:	4293      	cmp	r3, r2
 80073b8:	d004      	beq.n	80073c4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	4a2f      	ldr	r2, [pc, #188]	; (800747c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80073c0:	4293      	cmp	r3, r2
 80073c2:	d108      	bne.n	80073d6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80073ca:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80073cc:	683b      	ldr	r3, [r7, #0]
 80073ce:	685b      	ldr	r3, [r3, #4]
 80073d0:	68fa      	ldr	r2, [r7, #12]
 80073d2:	4313      	orrs	r3, r2
 80073d4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073dc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80073de:	683b      	ldr	r3, [r7, #0]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	68fa      	ldr	r2, [r7, #12]
 80073e4:	4313      	orrs	r3, r2
 80073e6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	68fa      	ldr	r2, [r7, #12]
 80073ee:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	4a20      	ldr	r2, [pc, #128]	; (8007478 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80073f6:	4293      	cmp	r3, r2
 80073f8:	d022      	beq.n	8007440 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007402:	d01d      	beq.n	8007440 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	4a1d      	ldr	r2, [pc, #116]	; (8007480 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800740a:	4293      	cmp	r3, r2
 800740c:	d018      	beq.n	8007440 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	4a1c      	ldr	r2, [pc, #112]	; (8007484 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007414:	4293      	cmp	r3, r2
 8007416:	d013      	beq.n	8007440 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	4a1a      	ldr	r2, [pc, #104]	; (8007488 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800741e:	4293      	cmp	r3, r2
 8007420:	d00e      	beq.n	8007440 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	4a15      	ldr	r2, [pc, #84]	; (800747c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007428:	4293      	cmp	r3, r2
 800742a:	d009      	beq.n	8007440 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	4a16      	ldr	r2, [pc, #88]	; (800748c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007432:	4293      	cmp	r3, r2
 8007434:	d004      	beq.n	8007440 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	4a15      	ldr	r2, [pc, #84]	; (8007490 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800743c:	4293      	cmp	r3, r2
 800743e:	d10c      	bne.n	800745a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007440:	68bb      	ldr	r3, [r7, #8]
 8007442:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007446:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007448:	683b      	ldr	r3, [r7, #0]
 800744a:	689b      	ldr	r3, [r3, #8]
 800744c:	68ba      	ldr	r2, [r7, #8]
 800744e:	4313      	orrs	r3, r2
 8007450:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	68ba      	ldr	r2, [r7, #8]
 8007458:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	2201      	movs	r2, #1
 800745e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	2200      	movs	r2, #0
 8007466:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800746a:	2300      	movs	r3, #0
}
 800746c:	4618      	mov	r0, r3
 800746e:	3714      	adds	r7, #20
 8007470:	46bd      	mov	sp, r7
 8007472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007476:	4770      	bx	lr
 8007478:	40010000 	.word	0x40010000
 800747c:	40010400 	.word	0x40010400
 8007480:	40000400 	.word	0x40000400
 8007484:	40000800 	.word	0x40000800
 8007488:	40000c00 	.word	0x40000c00
 800748c:	40014000 	.word	0x40014000
 8007490:	40001800 	.word	0x40001800

08007494 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007494:	b480      	push	{r7}
 8007496:	b083      	sub	sp, #12
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800749c:	bf00      	nop
 800749e:	370c      	adds	r7, #12
 80074a0:	46bd      	mov	sp, r7
 80074a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a6:	4770      	bx	lr

080074a8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80074a8:	b480      	push	{r7}
 80074aa:	b083      	sub	sp, #12
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80074b0:	bf00      	nop
 80074b2:	370c      	adds	r7, #12
 80074b4:	46bd      	mov	sp, r7
 80074b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ba:	4770      	bx	lr

080074bc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80074bc:	b480      	push	{r7}
 80074be:	b083      	sub	sp, #12
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80074c4:	bf00      	nop
 80074c6:	370c      	adds	r7, #12
 80074c8:	46bd      	mov	sp, r7
 80074ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ce:	4770      	bx	lr

080074d0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b082      	sub	sp, #8
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d101      	bne.n	80074e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80074de:	2301      	movs	r3, #1
 80074e0:	e040      	b.n	8007564 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d106      	bne.n	80074f8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	2200      	movs	r2, #0
 80074ee:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80074f2:	6878      	ldr	r0, [r7, #4]
 80074f4:	f7fc fbf6 	bl	8003ce4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	2224      	movs	r2, #36	; 0x24
 80074fc:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	681a      	ldr	r2, [r3, #0]
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	f022 0201 	bic.w	r2, r2, #1
 800750c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800750e:	6878      	ldr	r0, [r7, #4]
 8007510:	f000 fc06 	bl	8007d20 <UART_SetConfig>
 8007514:	4603      	mov	r3, r0
 8007516:	2b01      	cmp	r3, #1
 8007518:	d101      	bne.n	800751e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800751a:	2301      	movs	r3, #1
 800751c:	e022      	b.n	8007564 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007522:	2b00      	cmp	r3, #0
 8007524:	d002      	beq.n	800752c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007526:	6878      	ldr	r0, [r7, #4]
 8007528:	f000 fe5e 	bl	80081e8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	685a      	ldr	r2, [r3, #4]
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800753a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	689a      	ldr	r2, [r3, #8]
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800754a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	681a      	ldr	r2, [r3, #0]
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	f042 0201 	orr.w	r2, r2, #1
 800755a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800755c:	6878      	ldr	r0, [r7, #4]
 800755e:	f000 fee5 	bl	800832c <UART_CheckIdleState>
 8007562:	4603      	mov	r3, r0
}
 8007564:	4618      	mov	r0, r3
 8007566:	3708      	adds	r7, #8
 8007568:	46bd      	mov	sp, r7
 800756a:	bd80      	pop	{r7, pc}

0800756c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800756c:	b580      	push	{r7, lr}
 800756e:	b08a      	sub	sp, #40	; 0x28
 8007570:	af02      	add	r7, sp, #8
 8007572:	60f8      	str	r0, [r7, #12]
 8007574:	60b9      	str	r1, [r7, #8]
 8007576:	603b      	str	r3, [r7, #0]
 8007578:	4613      	mov	r3, r2
 800757a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007580:	2b20      	cmp	r3, #32
 8007582:	d171      	bne.n	8007668 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8007584:	68bb      	ldr	r3, [r7, #8]
 8007586:	2b00      	cmp	r3, #0
 8007588:	d002      	beq.n	8007590 <HAL_UART_Transmit+0x24>
 800758a:	88fb      	ldrh	r3, [r7, #6]
 800758c:	2b00      	cmp	r3, #0
 800758e:	d101      	bne.n	8007594 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8007590:	2301      	movs	r3, #1
 8007592:	e06a      	b.n	800766a <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	2200      	movs	r2, #0
 8007598:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	2221      	movs	r2, #33	; 0x21
 80075a0:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80075a2:	f7fc fc7f 	bl	8003ea4 <HAL_GetTick>
 80075a6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	88fa      	ldrh	r2, [r7, #6]
 80075ac:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	88fa      	ldrh	r2, [r7, #6]
 80075b4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	689b      	ldr	r3, [r3, #8]
 80075bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80075c0:	d108      	bne.n	80075d4 <HAL_UART_Transmit+0x68>
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	691b      	ldr	r3, [r3, #16]
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d104      	bne.n	80075d4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80075ca:	2300      	movs	r3, #0
 80075cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80075ce:	68bb      	ldr	r3, [r7, #8]
 80075d0:	61bb      	str	r3, [r7, #24]
 80075d2:	e003      	b.n	80075dc <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80075d4:	68bb      	ldr	r3, [r7, #8]
 80075d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80075d8:	2300      	movs	r3, #0
 80075da:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80075dc:	e02c      	b.n	8007638 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	9300      	str	r3, [sp, #0]
 80075e2:	697b      	ldr	r3, [r7, #20]
 80075e4:	2200      	movs	r2, #0
 80075e6:	2180      	movs	r1, #128	; 0x80
 80075e8:	68f8      	ldr	r0, [r7, #12]
 80075ea:	f000 feec 	bl	80083c6 <UART_WaitOnFlagUntilTimeout>
 80075ee:	4603      	mov	r3, r0
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d001      	beq.n	80075f8 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 80075f4:	2303      	movs	r3, #3
 80075f6:	e038      	b.n	800766a <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80075f8:	69fb      	ldr	r3, [r7, #28]
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d10b      	bne.n	8007616 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80075fe:	69bb      	ldr	r3, [r7, #24]
 8007600:	881b      	ldrh	r3, [r3, #0]
 8007602:	461a      	mov	r2, r3
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800760c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800760e:	69bb      	ldr	r3, [r7, #24]
 8007610:	3302      	adds	r3, #2
 8007612:	61bb      	str	r3, [r7, #24]
 8007614:	e007      	b.n	8007626 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007616:	69fb      	ldr	r3, [r7, #28]
 8007618:	781a      	ldrb	r2, [r3, #0]
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007620:	69fb      	ldr	r3, [r7, #28]
 8007622:	3301      	adds	r3, #1
 8007624:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800762c:	b29b      	uxth	r3, r3
 800762e:	3b01      	subs	r3, #1
 8007630:	b29a      	uxth	r2, r3
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800763e:	b29b      	uxth	r3, r3
 8007640:	2b00      	cmp	r3, #0
 8007642:	d1cc      	bne.n	80075de <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007644:	683b      	ldr	r3, [r7, #0]
 8007646:	9300      	str	r3, [sp, #0]
 8007648:	697b      	ldr	r3, [r7, #20]
 800764a:	2200      	movs	r2, #0
 800764c:	2140      	movs	r1, #64	; 0x40
 800764e:	68f8      	ldr	r0, [r7, #12]
 8007650:	f000 feb9 	bl	80083c6 <UART_WaitOnFlagUntilTimeout>
 8007654:	4603      	mov	r3, r0
 8007656:	2b00      	cmp	r3, #0
 8007658:	d001      	beq.n	800765e <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 800765a:	2303      	movs	r3, #3
 800765c:	e005      	b.n	800766a <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	2220      	movs	r2, #32
 8007662:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8007664:	2300      	movs	r3, #0
 8007666:	e000      	b.n	800766a <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8007668:	2302      	movs	r3, #2
  }
}
 800766a:	4618      	mov	r0, r3
 800766c:	3720      	adds	r7, #32
 800766e:	46bd      	mov	sp, r7
 8007670:	bd80      	pop	{r7, pc}

08007672 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007672:	b580      	push	{r7, lr}
 8007674:	b08a      	sub	sp, #40	; 0x28
 8007676:	af00      	add	r7, sp, #0
 8007678:	60f8      	str	r0, [r7, #12]
 800767a:	60b9      	str	r1, [r7, #8]
 800767c:	4613      	mov	r3, r2
 800767e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007686:	2b20      	cmp	r3, #32
 8007688:	d132      	bne.n	80076f0 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 800768a:	68bb      	ldr	r3, [r7, #8]
 800768c:	2b00      	cmp	r3, #0
 800768e:	d002      	beq.n	8007696 <HAL_UART_Receive_IT+0x24>
 8007690:	88fb      	ldrh	r3, [r7, #6]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d101      	bne.n	800769a <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007696:	2301      	movs	r3, #1
 8007698:	e02b      	b.n	80076f2 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	2200      	movs	r2, #0
 800769e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	685b      	ldr	r3, [r3, #4]
 80076a6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d018      	beq.n	80076e0 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076b4:	697b      	ldr	r3, [r7, #20]
 80076b6:	e853 3f00 	ldrex	r3, [r3]
 80076ba:	613b      	str	r3, [r7, #16]
   return(result);
 80076bc:	693b      	ldr	r3, [r7, #16]
 80076be:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80076c2:	627b      	str	r3, [r7, #36]	; 0x24
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	461a      	mov	r2, r3
 80076ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076cc:	623b      	str	r3, [r7, #32]
 80076ce:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076d0:	69f9      	ldr	r1, [r7, #28]
 80076d2:	6a3a      	ldr	r2, [r7, #32]
 80076d4:	e841 2300 	strex	r3, r2, [r1]
 80076d8:	61bb      	str	r3, [r7, #24]
   return(result);
 80076da:	69bb      	ldr	r3, [r7, #24]
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d1e6      	bne.n	80076ae <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80076e0:	88fb      	ldrh	r3, [r7, #6]
 80076e2:	461a      	mov	r2, r3
 80076e4:	68b9      	ldr	r1, [r7, #8]
 80076e6:	68f8      	ldr	r0, [r7, #12]
 80076e8:	f000 ff34 	bl	8008554 <UART_Start_Receive_IT>
 80076ec:	4603      	mov	r3, r0
 80076ee:	e000      	b.n	80076f2 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 80076f0:	2302      	movs	r3, #2
  }
}
 80076f2:	4618      	mov	r0, r3
 80076f4:	3728      	adds	r7, #40	; 0x28
 80076f6:	46bd      	mov	sp, r7
 80076f8:	bd80      	pop	{r7, pc}
	...

080076fc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80076fc:	b580      	push	{r7, lr}
 80076fe:	b0ba      	sub	sp, #232	; 0xe8
 8007700:	af00      	add	r7, sp, #0
 8007702:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	69db      	ldr	r3, [r3, #28]
 800770a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	689b      	ldr	r3, [r3, #8]
 800771e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007722:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8007726:	f640 030f 	movw	r3, #2063	; 0x80f
 800772a:	4013      	ands	r3, r2
 800772c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8007730:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007734:	2b00      	cmp	r3, #0
 8007736:	d115      	bne.n	8007764 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007738:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800773c:	f003 0320 	and.w	r3, r3, #32
 8007740:	2b00      	cmp	r3, #0
 8007742:	d00f      	beq.n	8007764 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007744:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007748:	f003 0320 	and.w	r3, r3, #32
 800774c:	2b00      	cmp	r3, #0
 800774e:	d009      	beq.n	8007764 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007754:	2b00      	cmp	r3, #0
 8007756:	f000 82ac 	beq.w	8007cb2 <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800775e:	6878      	ldr	r0, [r7, #4]
 8007760:	4798      	blx	r3
      }
      return;
 8007762:	e2a6      	b.n	8007cb2 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007764:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007768:	2b00      	cmp	r3, #0
 800776a:	f000 8117 	beq.w	800799c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800776e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007772:	f003 0301 	and.w	r3, r3, #1
 8007776:	2b00      	cmp	r3, #0
 8007778:	d106      	bne.n	8007788 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800777a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800777e:	4b85      	ldr	r3, [pc, #532]	; (8007994 <HAL_UART_IRQHandler+0x298>)
 8007780:	4013      	ands	r3, r2
 8007782:	2b00      	cmp	r3, #0
 8007784:	f000 810a 	beq.w	800799c <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007788:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800778c:	f003 0301 	and.w	r3, r3, #1
 8007790:	2b00      	cmp	r3, #0
 8007792:	d011      	beq.n	80077b8 <HAL_UART_IRQHandler+0xbc>
 8007794:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007798:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800779c:	2b00      	cmp	r3, #0
 800779e:	d00b      	beq.n	80077b8 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	2201      	movs	r2, #1
 80077a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80077ae:	f043 0201 	orr.w	r2, r3, #1
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80077b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80077bc:	f003 0302 	and.w	r3, r3, #2
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d011      	beq.n	80077e8 <HAL_UART_IRQHandler+0xec>
 80077c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80077c8:	f003 0301 	and.w	r3, r3, #1
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d00b      	beq.n	80077e8 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	2202      	movs	r2, #2
 80077d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80077de:	f043 0204 	orr.w	r2, r3, #4
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80077e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80077ec:	f003 0304 	and.w	r3, r3, #4
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d011      	beq.n	8007818 <HAL_UART_IRQHandler+0x11c>
 80077f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80077f8:	f003 0301 	and.w	r3, r3, #1
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d00b      	beq.n	8007818 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	2204      	movs	r2, #4
 8007806:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800780e:	f043 0202 	orr.w	r2, r3, #2
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007818:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800781c:	f003 0308 	and.w	r3, r3, #8
 8007820:	2b00      	cmp	r3, #0
 8007822:	d017      	beq.n	8007854 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007824:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007828:	f003 0320 	and.w	r3, r3, #32
 800782c:	2b00      	cmp	r3, #0
 800782e:	d105      	bne.n	800783c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007830:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007834:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007838:	2b00      	cmp	r3, #0
 800783a:	d00b      	beq.n	8007854 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	2208      	movs	r2, #8
 8007842:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800784a:	f043 0208 	orr.w	r2, r3, #8
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007854:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007858:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800785c:	2b00      	cmp	r3, #0
 800785e:	d012      	beq.n	8007886 <HAL_UART_IRQHandler+0x18a>
 8007860:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007864:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007868:	2b00      	cmp	r3, #0
 800786a:	d00c      	beq.n	8007886 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007874:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800787c:	f043 0220 	orr.w	r2, r3, #32
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800788c:	2b00      	cmp	r3, #0
 800788e:	f000 8212 	beq.w	8007cb6 <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007892:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007896:	f003 0320 	and.w	r3, r3, #32
 800789a:	2b00      	cmp	r3, #0
 800789c:	d00d      	beq.n	80078ba <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800789e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80078a2:	f003 0320 	and.w	r3, r3, #32
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d007      	beq.n	80078ba <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d003      	beq.n	80078ba <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80078b6:	6878      	ldr	r0, [r7, #4]
 80078b8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80078c0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	689b      	ldr	r3, [r3, #8]
 80078ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078ce:	2b40      	cmp	r3, #64	; 0x40
 80078d0:	d005      	beq.n	80078de <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80078d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80078d6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d04f      	beq.n	800797e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80078de:	6878      	ldr	r0, [r7, #4]
 80078e0:	f000 fefe 	bl	80086e0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	689b      	ldr	r3, [r3, #8]
 80078ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078ee:	2b40      	cmp	r3, #64	; 0x40
 80078f0:	d141      	bne.n	8007976 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	3308      	adds	r3, #8
 80078f8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007900:	e853 3f00 	ldrex	r3, [r3]
 8007904:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007908:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800790c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007910:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	3308      	adds	r3, #8
 800791a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800791e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007922:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007926:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800792a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800792e:	e841 2300 	strex	r3, r2, [r1]
 8007932:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007936:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800793a:	2b00      	cmp	r3, #0
 800793c:	d1d9      	bne.n	80078f2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007942:	2b00      	cmp	r3, #0
 8007944:	d013      	beq.n	800796e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800794a:	4a13      	ldr	r2, [pc, #76]	; (8007998 <HAL_UART_IRQHandler+0x29c>)
 800794c:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007952:	4618      	mov	r0, r3
 8007954:	f7fd ff4b 	bl	80057ee <HAL_DMA_Abort_IT>
 8007958:	4603      	mov	r3, r0
 800795a:	2b00      	cmp	r3, #0
 800795c:	d017      	beq.n	800798e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007962:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007964:	687a      	ldr	r2, [r7, #4]
 8007966:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8007968:	4610      	mov	r0, r2
 800796a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800796c:	e00f      	b.n	800798e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800796e:	6878      	ldr	r0, [r7, #4]
 8007970:	f000 f9b6 	bl	8007ce0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007974:	e00b      	b.n	800798e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007976:	6878      	ldr	r0, [r7, #4]
 8007978:	f000 f9b2 	bl	8007ce0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800797c:	e007      	b.n	800798e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800797e:	6878      	ldr	r0, [r7, #4]
 8007980:	f000 f9ae 	bl	8007ce0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	2200      	movs	r2, #0
 8007988:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 800798c:	e193      	b.n	8007cb6 <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800798e:	bf00      	nop
    return;
 8007990:	e191      	b.n	8007cb6 <HAL_UART_IRQHandler+0x5ba>
 8007992:	bf00      	nop
 8007994:	04000120 	.word	0x04000120
 8007998:	080087a9 	.word	0x080087a9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80079a0:	2b01      	cmp	r3, #1
 80079a2:	f040 814c 	bne.w	8007c3e <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80079a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80079aa:	f003 0310 	and.w	r3, r3, #16
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	f000 8145 	beq.w	8007c3e <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80079b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80079b8:	f003 0310 	and.w	r3, r3, #16
 80079bc:	2b00      	cmp	r3, #0
 80079be:	f000 813e 	beq.w	8007c3e <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	2210      	movs	r2, #16
 80079c8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	689b      	ldr	r3, [r3, #8]
 80079d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079d4:	2b40      	cmp	r3, #64	; 0x40
 80079d6:	f040 80b6 	bne.w	8007b46 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	685b      	ldr	r3, [r3, #4]
 80079e2:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80079e6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	f000 8165 	beq.w	8007cba <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80079f6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80079fa:	429a      	cmp	r2, r3
 80079fc:	f080 815d 	bcs.w	8007cba <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007a06:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007a0e:	69db      	ldr	r3, [r3, #28]
 8007a10:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007a14:	f000 8086 	beq.w	8007b24 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a20:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007a24:	e853 3f00 	ldrex	r3, [r3]
 8007a28:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007a2c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007a30:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007a34:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	461a      	mov	r2, r3
 8007a3e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007a42:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007a46:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a4a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007a4e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007a52:	e841 2300 	strex	r3, r2, [r1]
 8007a56:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007a5a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d1da      	bne.n	8007a18 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	3308      	adds	r3, #8
 8007a68:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a6a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007a6c:	e853 3f00 	ldrex	r3, [r3]
 8007a70:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007a72:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007a74:	f023 0301 	bic.w	r3, r3, #1
 8007a78:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	3308      	adds	r3, #8
 8007a82:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007a86:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007a8a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a8c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007a8e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007a92:	e841 2300 	strex	r3, r2, [r1]
 8007a96:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007a98:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d1e1      	bne.n	8007a62 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	3308      	adds	r3, #8
 8007aa4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aa6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007aa8:	e853 3f00 	ldrex	r3, [r3]
 8007aac:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007aae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007ab0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007ab4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	3308      	adds	r3, #8
 8007abe:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007ac2:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007ac4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ac6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007ac8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007aca:	e841 2300 	strex	r3, r2, [r1]
 8007ace:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007ad0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d1e3      	bne.n	8007a9e <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	2220      	movs	r2, #32
 8007ada:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007aec:	e853 3f00 	ldrex	r3, [r3]
 8007af0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007af2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007af4:	f023 0310 	bic.w	r3, r3, #16
 8007af8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	461a      	mov	r2, r3
 8007b02:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007b06:	65bb      	str	r3, [r7, #88]	; 0x58
 8007b08:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b0a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007b0c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007b0e:	e841 2300 	strex	r3, r2, [r1]
 8007b12:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007b14:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d1e4      	bne.n	8007ae4 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007b1e:	4618      	mov	r0, r3
 8007b20:	f7fd fdf5 	bl	800570e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	2202      	movs	r2, #2
 8007b28:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007b36:	b29b      	uxth	r3, r3
 8007b38:	1ad3      	subs	r3, r2, r3
 8007b3a:	b29b      	uxth	r3, r3
 8007b3c:	4619      	mov	r1, r3
 8007b3e:	6878      	ldr	r0, [r7, #4]
 8007b40:	f000 f8d8 	bl	8007cf4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007b44:	e0b9      	b.n	8007cba <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007b52:	b29b      	uxth	r3, r3
 8007b54:	1ad3      	subs	r3, r2, r3
 8007b56:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007b60:	b29b      	uxth	r3, r3
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	f000 80ab 	beq.w	8007cbe <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 8007b68:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	f000 80a6 	beq.w	8007cbe <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b7a:	e853 3f00 	ldrex	r3, [r3]
 8007b7e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007b80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b82:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007b86:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	461a      	mov	r2, r3
 8007b90:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007b94:	647b      	str	r3, [r7, #68]	; 0x44
 8007b96:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b98:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007b9a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007b9c:	e841 2300 	strex	r3, r2, [r1]
 8007ba0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007ba2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d1e4      	bne.n	8007b72 <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	3308      	adds	r3, #8
 8007bae:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bb2:	e853 3f00 	ldrex	r3, [r3]
 8007bb6:	623b      	str	r3, [r7, #32]
   return(result);
 8007bb8:	6a3b      	ldr	r3, [r7, #32]
 8007bba:	f023 0301 	bic.w	r3, r3, #1
 8007bbe:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	3308      	adds	r3, #8
 8007bc8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007bcc:	633a      	str	r2, [r7, #48]	; 0x30
 8007bce:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bd0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007bd2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007bd4:	e841 2300 	strex	r3, r2, [r1]
 8007bd8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007bda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d1e3      	bne.n	8007ba8 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2220      	movs	r2, #32
 8007be4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	2200      	movs	r2, #0
 8007bec:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	2200      	movs	r2, #0
 8007bf2:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bfa:	693b      	ldr	r3, [r7, #16]
 8007bfc:	e853 3f00 	ldrex	r3, [r3]
 8007c00:	60fb      	str	r3, [r7, #12]
   return(result);
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	f023 0310 	bic.w	r3, r3, #16
 8007c08:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	461a      	mov	r2, r3
 8007c12:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007c16:	61fb      	str	r3, [r7, #28]
 8007c18:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c1a:	69b9      	ldr	r1, [r7, #24]
 8007c1c:	69fa      	ldr	r2, [r7, #28]
 8007c1e:	e841 2300 	strex	r3, r2, [r1]
 8007c22:	617b      	str	r3, [r7, #20]
   return(result);
 8007c24:	697b      	ldr	r3, [r7, #20]
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d1e4      	bne.n	8007bf4 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	2202      	movs	r2, #2
 8007c2e:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007c30:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007c34:	4619      	mov	r1, r3
 8007c36:	6878      	ldr	r0, [r7, #4]
 8007c38:	f000 f85c 	bl	8007cf4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007c3c:	e03f      	b.n	8007cbe <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007c3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007c42:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d00e      	beq.n	8007c68 <HAL_UART_IRQHandler+0x56c>
 8007c4a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007c4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d008      	beq.n	8007c68 <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007c5e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007c60:	6878      	ldr	r0, [r7, #4]
 8007c62:	f000 f853 	bl	8007d0c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007c66:	e02d      	b.n	8007cc4 <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007c68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007c6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d00e      	beq.n	8007c92 <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007c74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007c78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d008      	beq.n	8007c92 <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d01c      	beq.n	8007cc2 <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007c8c:	6878      	ldr	r0, [r7, #4]
 8007c8e:	4798      	blx	r3
    }
    return;
 8007c90:	e017      	b.n	8007cc2 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007c92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007c96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d012      	beq.n	8007cc4 <HAL_UART_IRQHandler+0x5c8>
 8007c9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007ca2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d00c      	beq.n	8007cc4 <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 8007caa:	6878      	ldr	r0, [r7, #4]
 8007cac:	f000 fd92 	bl	80087d4 <UART_EndTransmit_IT>
    return;
 8007cb0:	e008      	b.n	8007cc4 <HAL_UART_IRQHandler+0x5c8>
      return;
 8007cb2:	bf00      	nop
 8007cb4:	e006      	b.n	8007cc4 <HAL_UART_IRQHandler+0x5c8>
    return;
 8007cb6:	bf00      	nop
 8007cb8:	e004      	b.n	8007cc4 <HAL_UART_IRQHandler+0x5c8>
      return;
 8007cba:	bf00      	nop
 8007cbc:	e002      	b.n	8007cc4 <HAL_UART_IRQHandler+0x5c8>
      return;
 8007cbe:	bf00      	nop
 8007cc0:	e000      	b.n	8007cc4 <HAL_UART_IRQHandler+0x5c8>
    return;
 8007cc2:	bf00      	nop
  }

}
 8007cc4:	37e8      	adds	r7, #232	; 0xe8
 8007cc6:	46bd      	mov	sp, r7
 8007cc8:	bd80      	pop	{r7, pc}
 8007cca:	bf00      	nop

08007ccc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007ccc:	b480      	push	{r7}
 8007cce:	b083      	sub	sp, #12
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007cd4:	bf00      	nop
 8007cd6:	370c      	adds	r7, #12
 8007cd8:	46bd      	mov	sp, r7
 8007cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cde:	4770      	bx	lr

08007ce0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007ce0:	b480      	push	{r7}
 8007ce2:	b083      	sub	sp, #12
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007ce8:	bf00      	nop
 8007cea:	370c      	adds	r7, #12
 8007cec:	46bd      	mov	sp, r7
 8007cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf2:	4770      	bx	lr

08007cf4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007cf4:	b480      	push	{r7}
 8007cf6:	b083      	sub	sp, #12
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	6078      	str	r0, [r7, #4]
 8007cfc:	460b      	mov	r3, r1
 8007cfe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007d00:	bf00      	nop
 8007d02:	370c      	adds	r7, #12
 8007d04:	46bd      	mov	sp, r7
 8007d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0a:	4770      	bx	lr

08007d0c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007d0c:	b480      	push	{r7}
 8007d0e:	b083      	sub	sp, #12
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007d14:	bf00      	nop
 8007d16:	370c      	adds	r7, #12
 8007d18:	46bd      	mov	sp, r7
 8007d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d1e:	4770      	bx	lr

08007d20 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007d20:	b580      	push	{r7, lr}
 8007d22:	b088      	sub	sp, #32
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007d28:	2300      	movs	r3, #0
 8007d2a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	689a      	ldr	r2, [r3, #8]
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	691b      	ldr	r3, [r3, #16]
 8007d34:	431a      	orrs	r2, r3
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	695b      	ldr	r3, [r3, #20]
 8007d3a:	431a      	orrs	r2, r3
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	69db      	ldr	r3, [r3, #28]
 8007d40:	4313      	orrs	r3, r2
 8007d42:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	681a      	ldr	r2, [r3, #0]
 8007d4a:	4ba6      	ldr	r3, [pc, #664]	; (8007fe4 <UART_SetConfig+0x2c4>)
 8007d4c:	4013      	ands	r3, r2
 8007d4e:	687a      	ldr	r2, [r7, #4]
 8007d50:	6812      	ldr	r2, [r2, #0]
 8007d52:	6979      	ldr	r1, [r7, #20]
 8007d54:	430b      	orrs	r3, r1
 8007d56:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	685b      	ldr	r3, [r3, #4]
 8007d5e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	68da      	ldr	r2, [r3, #12]
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	430a      	orrs	r2, r1
 8007d6c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	699b      	ldr	r3, [r3, #24]
 8007d72:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	6a1b      	ldr	r3, [r3, #32]
 8007d78:	697a      	ldr	r2, [r7, #20]
 8007d7a:	4313      	orrs	r3, r2
 8007d7c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	689b      	ldr	r3, [r3, #8]
 8007d84:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	697a      	ldr	r2, [r7, #20]
 8007d8e:	430a      	orrs	r2, r1
 8007d90:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	4a94      	ldr	r2, [pc, #592]	; (8007fe8 <UART_SetConfig+0x2c8>)
 8007d98:	4293      	cmp	r3, r2
 8007d9a:	d120      	bne.n	8007dde <UART_SetConfig+0xbe>
 8007d9c:	4b93      	ldr	r3, [pc, #588]	; (8007fec <UART_SetConfig+0x2cc>)
 8007d9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007da2:	f003 0303 	and.w	r3, r3, #3
 8007da6:	2b03      	cmp	r3, #3
 8007da8:	d816      	bhi.n	8007dd8 <UART_SetConfig+0xb8>
 8007daa:	a201      	add	r2, pc, #4	; (adr r2, 8007db0 <UART_SetConfig+0x90>)
 8007dac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007db0:	08007dc1 	.word	0x08007dc1
 8007db4:	08007dcd 	.word	0x08007dcd
 8007db8:	08007dc7 	.word	0x08007dc7
 8007dbc:	08007dd3 	.word	0x08007dd3
 8007dc0:	2301      	movs	r3, #1
 8007dc2:	77fb      	strb	r3, [r7, #31]
 8007dc4:	e150      	b.n	8008068 <UART_SetConfig+0x348>
 8007dc6:	2302      	movs	r3, #2
 8007dc8:	77fb      	strb	r3, [r7, #31]
 8007dca:	e14d      	b.n	8008068 <UART_SetConfig+0x348>
 8007dcc:	2304      	movs	r3, #4
 8007dce:	77fb      	strb	r3, [r7, #31]
 8007dd0:	e14a      	b.n	8008068 <UART_SetConfig+0x348>
 8007dd2:	2308      	movs	r3, #8
 8007dd4:	77fb      	strb	r3, [r7, #31]
 8007dd6:	e147      	b.n	8008068 <UART_SetConfig+0x348>
 8007dd8:	2310      	movs	r3, #16
 8007dda:	77fb      	strb	r3, [r7, #31]
 8007ddc:	e144      	b.n	8008068 <UART_SetConfig+0x348>
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	4a83      	ldr	r2, [pc, #524]	; (8007ff0 <UART_SetConfig+0x2d0>)
 8007de4:	4293      	cmp	r3, r2
 8007de6:	d132      	bne.n	8007e4e <UART_SetConfig+0x12e>
 8007de8:	4b80      	ldr	r3, [pc, #512]	; (8007fec <UART_SetConfig+0x2cc>)
 8007dea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007dee:	f003 030c 	and.w	r3, r3, #12
 8007df2:	2b0c      	cmp	r3, #12
 8007df4:	d828      	bhi.n	8007e48 <UART_SetConfig+0x128>
 8007df6:	a201      	add	r2, pc, #4	; (adr r2, 8007dfc <UART_SetConfig+0xdc>)
 8007df8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dfc:	08007e31 	.word	0x08007e31
 8007e00:	08007e49 	.word	0x08007e49
 8007e04:	08007e49 	.word	0x08007e49
 8007e08:	08007e49 	.word	0x08007e49
 8007e0c:	08007e3d 	.word	0x08007e3d
 8007e10:	08007e49 	.word	0x08007e49
 8007e14:	08007e49 	.word	0x08007e49
 8007e18:	08007e49 	.word	0x08007e49
 8007e1c:	08007e37 	.word	0x08007e37
 8007e20:	08007e49 	.word	0x08007e49
 8007e24:	08007e49 	.word	0x08007e49
 8007e28:	08007e49 	.word	0x08007e49
 8007e2c:	08007e43 	.word	0x08007e43
 8007e30:	2300      	movs	r3, #0
 8007e32:	77fb      	strb	r3, [r7, #31]
 8007e34:	e118      	b.n	8008068 <UART_SetConfig+0x348>
 8007e36:	2302      	movs	r3, #2
 8007e38:	77fb      	strb	r3, [r7, #31]
 8007e3a:	e115      	b.n	8008068 <UART_SetConfig+0x348>
 8007e3c:	2304      	movs	r3, #4
 8007e3e:	77fb      	strb	r3, [r7, #31]
 8007e40:	e112      	b.n	8008068 <UART_SetConfig+0x348>
 8007e42:	2308      	movs	r3, #8
 8007e44:	77fb      	strb	r3, [r7, #31]
 8007e46:	e10f      	b.n	8008068 <UART_SetConfig+0x348>
 8007e48:	2310      	movs	r3, #16
 8007e4a:	77fb      	strb	r3, [r7, #31]
 8007e4c:	e10c      	b.n	8008068 <UART_SetConfig+0x348>
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	4a68      	ldr	r2, [pc, #416]	; (8007ff4 <UART_SetConfig+0x2d4>)
 8007e54:	4293      	cmp	r3, r2
 8007e56:	d120      	bne.n	8007e9a <UART_SetConfig+0x17a>
 8007e58:	4b64      	ldr	r3, [pc, #400]	; (8007fec <UART_SetConfig+0x2cc>)
 8007e5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e5e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007e62:	2b30      	cmp	r3, #48	; 0x30
 8007e64:	d013      	beq.n	8007e8e <UART_SetConfig+0x16e>
 8007e66:	2b30      	cmp	r3, #48	; 0x30
 8007e68:	d814      	bhi.n	8007e94 <UART_SetConfig+0x174>
 8007e6a:	2b20      	cmp	r3, #32
 8007e6c:	d009      	beq.n	8007e82 <UART_SetConfig+0x162>
 8007e6e:	2b20      	cmp	r3, #32
 8007e70:	d810      	bhi.n	8007e94 <UART_SetConfig+0x174>
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d002      	beq.n	8007e7c <UART_SetConfig+0x15c>
 8007e76:	2b10      	cmp	r3, #16
 8007e78:	d006      	beq.n	8007e88 <UART_SetConfig+0x168>
 8007e7a:	e00b      	b.n	8007e94 <UART_SetConfig+0x174>
 8007e7c:	2300      	movs	r3, #0
 8007e7e:	77fb      	strb	r3, [r7, #31]
 8007e80:	e0f2      	b.n	8008068 <UART_SetConfig+0x348>
 8007e82:	2302      	movs	r3, #2
 8007e84:	77fb      	strb	r3, [r7, #31]
 8007e86:	e0ef      	b.n	8008068 <UART_SetConfig+0x348>
 8007e88:	2304      	movs	r3, #4
 8007e8a:	77fb      	strb	r3, [r7, #31]
 8007e8c:	e0ec      	b.n	8008068 <UART_SetConfig+0x348>
 8007e8e:	2308      	movs	r3, #8
 8007e90:	77fb      	strb	r3, [r7, #31]
 8007e92:	e0e9      	b.n	8008068 <UART_SetConfig+0x348>
 8007e94:	2310      	movs	r3, #16
 8007e96:	77fb      	strb	r3, [r7, #31]
 8007e98:	e0e6      	b.n	8008068 <UART_SetConfig+0x348>
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	4a56      	ldr	r2, [pc, #344]	; (8007ff8 <UART_SetConfig+0x2d8>)
 8007ea0:	4293      	cmp	r3, r2
 8007ea2:	d120      	bne.n	8007ee6 <UART_SetConfig+0x1c6>
 8007ea4:	4b51      	ldr	r3, [pc, #324]	; (8007fec <UART_SetConfig+0x2cc>)
 8007ea6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007eaa:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007eae:	2bc0      	cmp	r3, #192	; 0xc0
 8007eb0:	d013      	beq.n	8007eda <UART_SetConfig+0x1ba>
 8007eb2:	2bc0      	cmp	r3, #192	; 0xc0
 8007eb4:	d814      	bhi.n	8007ee0 <UART_SetConfig+0x1c0>
 8007eb6:	2b80      	cmp	r3, #128	; 0x80
 8007eb8:	d009      	beq.n	8007ece <UART_SetConfig+0x1ae>
 8007eba:	2b80      	cmp	r3, #128	; 0x80
 8007ebc:	d810      	bhi.n	8007ee0 <UART_SetConfig+0x1c0>
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d002      	beq.n	8007ec8 <UART_SetConfig+0x1a8>
 8007ec2:	2b40      	cmp	r3, #64	; 0x40
 8007ec4:	d006      	beq.n	8007ed4 <UART_SetConfig+0x1b4>
 8007ec6:	e00b      	b.n	8007ee0 <UART_SetConfig+0x1c0>
 8007ec8:	2300      	movs	r3, #0
 8007eca:	77fb      	strb	r3, [r7, #31]
 8007ecc:	e0cc      	b.n	8008068 <UART_SetConfig+0x348>
 8007ece:	2302      	movs	r3, #2
 8007ed0:	77fb      	strb	r3, [r7, #31]
 8007ed2:	e0c9      	b.n	8008068 <UART_SetConfig+0x348>
 8007ed4:	2304      	movs	r3, #4
 8007ed6:	77fb      	strb	r3, [r7, #31]
 8007ed8:	e0c6      	b.n	8008068 <UART_SetConfig+0x348>
 8007eda:	2308      	movs	r3, #8
 8007edc:	77fb      	strb	r3, [r7, #31]
 8007ede:	e0c3      	b.n	8008068 <UART_SetConfig+0x348>
 8007ee0:	2310      	movs	r3, #16
 8007ee2:	77fb      	strb	r3, [r7, #31]
 8007ee4:	e0c0      	b.n	8008068 <UART_SetConfig+0x348>
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	4a44      	ldr	r2, [pc, #272]	; (8007ffc <UART_SetConfig+0x2dc>)
 8007eec:	4293      	cmp	r3, r2
 8007eee:	d125      	bne.n	8007f3c <UART_SetConfig+0x21c>
 8007ef0:	4b3e      	ldr	r3, [pc, #248]	; (8007fec <UART_SetConfig+0x2cc>)
 8007ef2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ef6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007efa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007efe:	d017      	beq.n	8007f30 <UART_SetConfig+0x210>
 8007f00:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007f04:	d817      	bhi.n	8007f36 <UART_SetConfig+0x216>
 8007f06:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007f0a:	d00b      	beq.n	8007f24 <UART_SetConfig+0x204>
 8007f0c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007f10:	d811      	bhi.n	8007f36 <UART_SetConfig+0x216>
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d003      	beq.n	8007f1e <UART_SetConfig+0x1fe>
 8007f16:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007f1a:	d006      	beq.n	8007f2a <UART_SetConfig+0x20a>
 8007f1c:	e00b      	b.n	8007f36 <UART_SetConfig+0x216>
 8007f1e:	2300      	movs	r3, #0
 8007f20:	77fb      	strb	r3, [r7, #31]
 8007f22:	e0a1      	b.n	8008068 <UART_SetConfig+0x348>
 8007f24:	2302      	movs	r3, #2
 8007f26:	77fb      	strb	r3, [r7, #31]
 8007f28:	e09e      	b.n	8008068 <UART_SetConfig+0x348>
 8007f2a:	2304      	movs	r3, #4
 8007f2c:	77fb      	strb	r3, [r7, #31]
 8007f2e:	e09b      	b.n	8008068 <UART_SetConfig+0x348>
 8007f30:	2308      	movs	r3, #8
 8007f32:	77fb      	strb	r3, [r7, #31]
 8007f34:	e098      	b.n	8008068 <UART_SetConfig+0x348>
 8007f36:	2310      	movs	r3, #16
 8007f38:	77fb      	strb	r3, [r7, #31]
 8007f3a:	e095      	b.n	8008068 <UART_SetConfig+0x348>
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	4a2f      	ldr	r2, [pc, #188]	; (8008000 <UART_SetConfig+0x2e0>)
 8007f42:	4293      	cmp	r3, r2
 8007f44:	d125      	bne.n	8007f92 <UART_SetConfig+0x272>
 8007f46:	4b29      	ldr	r3, [pc, #164]	; (8007fec <UART_SetConfig+0x2cc>)
 8007f48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f4c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007f50:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007f54:	d017      	beq.n	8007f86 <UART_SetConfig+0x266>
 8007f56:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007f5a:	d817      	bhi.n	8007f8c <UART_SetConfig+0x26c>
 8007f5c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007f60:	d00b      	beq.n	8007f7a <UART_SetConfig+0x25a>
 8007f62:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007f66:	d811      	bhi.n	8007f8c <UART_SetConfig+0x26c>
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d003      	beq.n	8007f74 <UART_SetConfig+0x254>
 8007f6c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007f70:	d006      	beq.n	8007f80 <UART_SetConfig+0x260>
 8007f72:	e00b      	b.n	8007f8c <UART_SetConfig+0x26c>
 8007f74:	2301      	movs	r3, #1
 8007f76:	77fb      	strb	r3, [r7, #31]
 8007f78:	e076      	b.n	8008068 <UART_SetConfig+0x348>
 8007f7a:	2302      	movs	r3, #2
 8007f7c:	77fb      	strb	r3, [r7, #31]
 8007f7e:	e073      	b.n	8008068 <UART_SetConfig+0x348>
 8007f80:	2304      	movs	r3, #4
 8007f82:	77fb      	strb	r3, [r7, #31]
 8007f84:	e070      	b.n	8008068 <UART_SetConfig+0x348>
 8007f86:	2308      	movs	r3, #8
 8007f88:	77fb      	strb	r3, [r7, #31]
 8007f8a:	e06d      	b.n	8008068 <UART_SetConfig+0x348>
 8007f8c:	2310      	movs	r3, #16
 8007f8e:	77fb      	strb	r3, [r7, #31]
 8007f90:	e06a      	b.n	8008068 <UART_SetConfig+0x348>
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	4a1b      	ldr	r2, [pc, #108]	; (8008004 <UART_SetConfig+0x2e4>)
 8007f98:	4293      	cmp	r3, r2
 8007f9a:	d138      	bne.n	800800e <UART_SetConfig+0x2ee>
 8007f9c:	4b13      	ldr	r3, [pc, #76]	; (8007fec <UART_SetConfig+0x2cc>)
 8007f9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007fa2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8007fa6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007faa:	d017      	beq.n	8007fdc <UART_SetConfig+0x2bc>
 8007fac:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007fb0:	d82a      	bhi.n	8008008 <UART_SetConfig+0x2e8>
 8007fb2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007fb6:	d00b      	beq.n	8007fd0 <UART_SetConfig+0x2b0>
 8007fb8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007fbc:	d824      	bhi.n	8008008 <UART_SetConfig+0x2e8>
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d003      	beq.n	8007fca <UART_SetConfig+0x2aa>
 8007fc2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007fc6:	d006      	beq.n	8007fd6 <UART_SetConfig+0x2b6>
 8007fc8:	e01e      	b.n	8008008 <UART_SetConfig+0x2e8>
 8007fca:	2300      	movs	r3, #0
 8007fcc:	77fb      	strb	r3, [r7, #31]
 8007fce:	e04b      	b.n	8008068 <UART_SetConfig+0x348>
 8007fd0:	2302      	movs	r3, #2
 8007fd2:	77fb      	strb	r3, [r7, #31]
 8007fd4:	e048      	b.n	8008068 <UART_SetConfig+0x348>
 8007fd6:	2304      	movs	r3, #4
 8007fd8:	77fb      	strb	r3, [r7, #31]
 8007fda:	e045      	b.n	8008068 <UART_SetConfig+0x348>
 8007fdc:	2308      	movs	r3, #8
 8007fde:	77fb      	strb	r3, [r7, #31]
 8007fe0:	e042      	b.n	8008068 <UART_SetConfig+0x348>
 8007fe2:	bf00      	nop
 8007fe4:	efff69f3 	.word	0xefff69f3
 8007fe8:	40011000 	.word	0x40011000
 8007fec:	40023800 	.word	0x40023800
 8007ff0:	40004400 	.word	0x40004400
 8007ff4:	40004800 	.word	0x40004800
 8007ff8:	40004c00 	.word	0x40004c00
 8007ffc:	40005000 	.word	0x40005000
 8008000:	40011400 	.word	0x40011400
 8008004:	40007800 	.word	0x40007800
 8008008:	2310      	movs	r3, #16
 800800a:	77fb      	strb	r3, [r7, #31]
 800800c:	e02c      	b.n	8008068 <UART_SetConfig+0x348>
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	4a72      	ldr	r2, [pc, #456]	; (80081dc <UART_SetConfig+0x4bc>)
 8008014:	4293      	cmp	r3, r2
 8008016:	d125      	bne.n	8008064 <UART_SetConfig+0x344>
 8008018:	4b71      	ldr	r3, [pc, #452]	; (80081e0 <UART_SetConfig+0x4c0>)
 800801a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800801e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8008022:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8008026:	d017      	beq.n	8008058 <UART_SetConfig+0x338>
 8008028:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800802c:	d817      	bhi.n	800805e <UART_SetConfig+0x33e>
 800802e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008032:	d00b      	beq.n	800804c <UART_SetConfig+0x32c>
 8008034:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008038:	d811      	bhi.n	800805e <UART_SetConfig+0x33e>
 800803a:	2b00      	cmp	r3, #0
 800803c:	d003      	beq.n	8008046 <UART_SetConfig+0x326>
 800803e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008042:	d006      	beq.n	8008052 <UART_SetConfig+0x332>
 8008044:	e00b      	b.n	800805e <UART_SetConfig+0x33e>
 8008046:	2300      	movs	r3, #0
 8008048:	77fb      	strb	r3, [r7, #31]
 800804a:	e00d      	b.n	8008068 <UART_SetConfig+0x348>
 800804c:	2302      	movs	r3, #2
 800804e:	77fb      	strb	r3, [r7, #31]
 8008050:	e00a      	b.n	8008068 <UART_SetConfig+0x348>
 8008052:	2304      	movs	r3, #4
 8008054:	77fb      	strb	r3, [r7, #31]
 8008056:	e007      	b.n	8008068 <UART_SetConfig+0x348>
 8008058:	2308      	movs	r3, #8
 800805a:	77fb      	strb	r3, [r7, #31]
 800805c:	e004      	b.n	8008068 <UART_SetConfig+0x348>
 800805e:	2310      	movs	r3, #16
 8008060:	77fb      	strb	r3, [r7, #31]
 8008062:	e001      	b.n	8008068 <UART_SetConfig+0x348>
 8008064:	2310      	movs	r3, #16
 8008066:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	69db      	ldr	r3, [r3, #28]
 800806c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008070:	d15b      	bne.n	800812a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8008072:	7ffb      	ldrb	r3, [r7, #31]
 8008074:	2b08      	cmp	r3, #8
 8008076:	d828      	bhi.n	80080ca <UART_SetConfig+0x3aa>
 8008078:	a201      	add	r2, pc, #4	; (adr r2, 8008080 <UART_SetConfig+0x360>)
 800807a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800807e:	bf00      	nop
 8008080:	080080a5 	.word	0x080080a5
 8008084:	080080ad 	.word	0x080080ad
 8008088:	080080b5 	.word	0x080080b5
 800808c:	080080cb 	.word	0x080080cb
 8008090:	080080bb 	.word	0x080080bb
 8008094:	080080cb 	.word	0x080080cb
 8008098:	080080cb 	.word	0x080080cb
 800809c:	080080cb 	.word	0x080080cb
 80080a0:	080080c3 	.word	0x080080c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80080a4:	f7fe fa60 	bl	8006568 <HAL_RCC_GetPCLK1Freq>
 80080a8:	61b8      	str	r0, [r7, #24]
        break;
 80080aa:	e013      	b.n	80080d4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80080ac:	f7fe fa70 	bl	8006590 <HAL_RCC_GetPCLK2Freq>
 80080b0:	61b8      	str	r0, [r7, #24]
        break;
 80080b2:	e00f      	b.n	80080d4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80080b4:	4b4b      	ldr	r3, [pc, #300]	; (80081e4 <UART_SetConfig+0x4c4>)
 80080b6:	61bb      	str	r3, [r7, #24]
        break;
 80080b8:	e00c      	b.n	80080d4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80080ba:	f7fe f983 	bl	80063c4 <HAL_RCC_GetSysClockFreq>
 80080be:	61b8      	str	r0, [r7, #24]
        break;
 80080c0:	e008      	b.n	80080d4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80080c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80080c6:	61bb      	str	r3, [r7, #24]
        break;
 80080c8:	e004      	b.n	80080d4 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80080ca:	2300      	movs	r3, #0
 80080cc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80080ce:	2301      	movs	r3, #1
 80080d0:	77bb      	strb	r3, [r7, #30]
        break;
 80080d2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80080d4:	69bb      	ldr	r3, [r7, #24]
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d074      	beq.n	80081c4 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80080da:	69bb      	ldr	r3, [r7, #24]
 80080dc:	005a      	lsls	r2, r3, #1
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	685b      	ldr	r3, [r3, #4]
 80080e2:	085b      	lsrs	r3, r3, #1
 80080e4:	441a      	add	r2, r3
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	685b      	ldr	r3, [r3, #4]
 80080ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80080ee:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80080f0:	693b      	ldr	r3, [r7, #16]
 80080f2:	2b0f      	cmp	r3, #15
 80080f4:	d916      	bls.n	8008124 <UART_SetConfig+0x404>
 80080f6:	693b      	ldr	r3, [r7, #16]
 80080f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80080fc:	d212      	bcs.n	8008124 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80080fe:	693b      	ldr	r3, [r7, #16]
 8008100:	b29b      	uxth	r3, r3
 8008102:	f023 030f 	bic.w	r3, r3, #15
 8008106:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008108:	693b      	ldr	r3, [r7, #16]
 800810a:	085b      	lsrs	r3, r3, #1
 800810c:	b29b      	uxth	r3, r3
 800810e:	f003 0307 	and.w	r3, r3, #7
 8008112:	b29a      	uxth	r2, r3
 8008114:	89fb      	ldrh	r3, [r7, #14]
 8008116:	4313      	orrs	r3, r2
 8008118:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	89fa      	ldrh	r2, [r7, #14]
 8008120:	60da      	str	r2, [r3, #12]
 8008122:	e04f      	b.n	80081c4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8008124:	2301      	movs	r3, #1
 8008126:	77bb      	strb	r3, [r7, #30]
 8008128:	e04c      	b.n	80081c4 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800812a:	7ffb      	ldrb	r3, [r7, #31]
 800812c:	2b08      	cmp	r3, #8
 800812e:	d828      	bhi.n	8008182 <UART_SetConfig+0x462>
 8008130:	a201      	add	r2, pc, #4	; (adr r2, 8008138 <UART_SetConfig+0x418>)
 8008132:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008136:	bf00      	nop
 8008138:	0800815d 	.word	0x0800815d
 800813c:	08008165 	.word	0x08008165
 8008140:	0800816d 	.word	0x0800816d
 8008144:	08008183 	.word	0x08008183
 8008148:	08008173 	.word	0x08008173
 800814c:	08008183 	.word	0x08008183
 8008150:	08008183 	.word	0x08008183
 8008154:	08008183 	.word	0x08008183
 8008158:	0800817b 	.word	0x0800817b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800815c:	f7fe fa04 	bl	8006568 <HAL_RCC_GetPCLK1Freq>
 8008160:	61b8      	str	r0, [r7, #24]
        break;
 8008162:	e013      	b.n	800818c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008164:	f7fe fa14 	bl	8006590 <HAL_RCC_GetPCLK2Freq>
 8008168:	61b8      	str	r0, [r7, #24]
        break;
 800816a:	e00f      	b.n	800818c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800816c:	4b1d      	ldr	r3, [pc, #116]	; (80081e4 <UART_SetConfig+0x4c4>)
 800816e:	61bb      	str	r3, [r7, #24]
        break;
 8008170:	e00c      	b.n	800818c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008172:	f7fe f927 	bl	80063c4 <HAL_RCC_GetSysClockFreq>
 8008176:	61b8      	str	r0, [r7, #24]
        break;
 8008178:	e008      	b.n	800818c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800817a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800817e:	61bb      	str	r3, [r7, #24]
        break;
 8008180:	e004      	b.n	800818c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8008182:	2300      	movs	r3, #0
 8008184:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008186:	2301      	movs	r3, #1
 8008188:	77bb      	strb	r3, [r7, #30]
        break;
 800818a:	bf00      	nop
    }

    if (pclk != 0U)
 800818c:	69bb      	ldr	r3, [r7, #24]
 800818e:	2b00      	cmp	r3, #0
 8008190:	d018      	beq.n	80081c4 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	685b      	ldr	r3, [r3, #4]
 8008196:	085a      	lsrs	r2, r3, #1
 8008198:	69bb      	ldr	r3, [r7, #24]
 800819a:	441a      	add	r2, r3
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	685b      	ldr	r3, [r3, #4]
 80081a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80081a4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80081a6:	693b      	ldr	r3, [r7, #16]
 80081a8:	2b0f      	cmp	r3, #15
 80081aa:	d909      	bls.n	80081c0 <UART_SetConfig+0x4a0>
 80081ac:	693b      	ldr	r3, [r7, #16]
 80081ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80081b2:	d205      	bcs.n	80081c0 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80081b4:	693b      	ldr	r3, [r7, #16]
 80081b6:	b29a      	uxth	r2, r3
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	60da      	str	r2, [r3, #12]
 80081be:	e001      	b.n	80081c4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80081c0:	2301      	movs	r3, #1
 80081c2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	2200      	movs	r2, #0
 80081c8:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	2200      	movs	r2, #0
 80081ce:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80081d0:	7fbb      	ldrb	r3, [r7, #30]
}
 80081d2:	4618      	mov	r0, r3
 80081d4:	3720      	adds	r7, #32
 80081d6:	46bd      	mov	sp, r7
 80081d8:	bd80      	pop	{r7, pc}
 80081da:	bf00      	nop
 80081dc:	40007c00 	.word	0x40007c00
 80081e0:	40023800 	.word	0x40023800
 80081e4:	00f42400 	.word	0x00f42400

080081e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80081e8:	b480      	push	{r7}
 80081ea:	b083      	sub	sp, #12
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081f4:	f003 0301 	and.w	r3, r3, #1
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d00a      	beq.n	8008212 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	685b      	ldr	r3, [r3, #4]
 8008202:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	430a      	orrs	r2, r1
 8008210:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008216:	f003 0302 	and.w	r3, r3, #2
 800821a:	2b00      	cmp	r3, #0
 800821c:	d00a      	beq.n	8008234 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	685b      	ldr	r3, [r3, #4]
 8008224:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	430a      	orrs	r2, r1
 8008232:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008238:	f003 0304 	and.w	r3, r3, #4
 800823c:	2b00      	cmp	r3, #0
 800823e:	d00a      	beq.n	8008256 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	685b      	ldr	r3, [r3, #4]
 8008246:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	430a      	orrs	r2, r1
 8008254:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800825a:	f003 0308 	and.w	r3, r3, #8
 800825e:	2b00      	cmp	r3, #0
 8008260:	d00a      	beq.n	8008278 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	685b      	ldr	r3, [r3, #4]
 8008268:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	430a      	orrs	r2, r1
 8008276:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800827c:	f003 0310 	and.w	r3, r3, #16
 8008280:	2b00      	cmp	r3, #0
 8008282:	d00a      	beq.n	800829a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	689b      	ldr	r3, [r3, #8]
 800828a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	430a      	orrs	r2, r1
 8008298:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800829e:	f003 0320 	and.w	r3, r3, #32
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d00a      	beq.n	80082bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	689b      	ldr	r3, [r3, #8]
 80082ac:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	430a      	orrs	r2, r1
 80082ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d01a      	beq.n	80082fe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	685b      	ldr	r3, [r3, #4]
 80082ce:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	430a      	orrs	r2, r1
 80082dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082e2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80082e6:	d10a      	bne.n	80082fe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	685b      	ldr	r3, [r3, #4]
 80082ee:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	430a      	orrs	r2, r1
 80082fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008302:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008306:	2b00      	cmp	r3, #0
 8008308:	d00a      	beq.n	8008320 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	685b      	ldr	r3, [r3, #4]
 8008310:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	430a      	orrs	r2, r1
 800831e:	605a      	str	r2, [r3, #4]
  }
}
 8008320:	bf00      	nop
 8008322:	370c      	adds	r7, #12
 8008324:	46bd      	mov	sp, r7
 8008326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800832a:	4770      	bx	lr

0800832c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800832c:	b580      	push	{r7, lr}
 800832e:	b086      	sub	sp, #24
 8008330:	af02      	add	r7, sp, #8
 8008332:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	2200      	movs	r2, #0
 8008338:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800833c:	f7fb fdb2 	bl	8003ea4 <HAL_GetTick>
 8008340:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	f003 0308 	and.w	r3, r3, #8
 800834c:	2b08      	cmp	r3, #8
 800834e:	d10e      	bne.n	800836e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008350:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008354:	9300      	str	r3, [sp, #0]
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	2200      	movs	r2, #0
 800835a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800835e:	6878      	ldr	r0, [r7, #4]
 8008360:	f000 f831 	bl	80083c6 <UART_WaitOnFlagUntilTimeout>
 8008364:	4603      	mov	r3, r0
 8008366:	2b00      	cmp	r3, #0
 8008368:	d001      	beq.n	800836e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800836a:	2303      	movs	r3, #3
 800836c:	e027      	b.n	80083be <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	f003 0304 	and.w	r3, r3, #4
 8008378:	2b04      	cmp	r3, #4
 800837a:	d10e      	bne.n	800839a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800837c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008380:	9300      	str	r3, [sp, #0]
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	2200      	movs	r2, #0
 8008386:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800838a:	6878      	ldr	r0, [r7, #4]
 800838c:	f000 f81b 	bl	80083c6 <UART_WaitOnFlagUntilTimeout>
 8008390:	4603      	mov	r3, r0
 8008392:	2b00      	cmp	r3, #0
 8008394:	d001      	beq.n	800839a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008396:	2303      	movs	r3, #3
 8008398:	e011      	b.n	80083be <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	2220      	movs	r2, #32
 800839e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	2220      	movs	r2, #32
 80083a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	2200      	movs	r2, #0
 80083ac:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	2200      	movs	r2, #0
 80083b2:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2200      	movs	r2, #0
 80083b8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80083bc:	2300      	movs	r3, #0
}
 80083be:	4618      	mov	r0, r3
 80083c0:	3710      	adds	r7, #16
 80083c2:	46bd      	mov	sp, r7
 80083c4:	bd80      	pop	{r7, pc}

080083c6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80083c6:	b580      	push	{r7, lr}
 80083c8:	b09c      	sub	sp, #112	; 0x70
 80083ca:	af00      	add	r7, sp, #0
 80083cc:	60f8      	str	r0, [r7, #12]
 80083ce:	60b9      	str	r1, [r7, #8]
 80083d0:	603b      	str	r3, [r7, #0]
 80083d2:	4613      	mov	r3, r2
 80083d4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80083d6:	e0a7      	b.n	8008528 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80083d8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80083da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083de:	f000 80a3 	beq.w	8008528 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80083e2:	f7fb fd5f 	bl	8003ea4 <HAL_GetTick>
 80083e6:	4602      	mov	r2, r0
 80083e8:	683b      	ldr	r3, [r7, #0]
 80083ea:	1ad3      	subs	r3, r2, r3
 80083ec:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80083ee:	429a      	cmp	r2, r3
 80083f0:	d302      	bcc.n	80083f8 <UART_WaitOnFlagUntilTimeout+0x32>
 80083f2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d13f      	bne.n	8008478 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008400:	e853 3f00 	ldrex	r3, [r3]
 8008404:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008406:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008408:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800840c:	667b      	str	r3, [r7, #100]	; 0x64
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	461a      	mov	r2, r3
 8008414:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008416:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008418:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800841a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800841c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800841e:	e841 2300 	strex	r3, r2, [r1]
 8008422:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8008424:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008426:	2b00      	cmp	r3, #0
 8008428:	d1e6      	bne.n	80083f8 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	3308      	adds	r3, #8
 8008430:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008432:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008434:	e853 3f00 	ldrex	r3, [r3]
 8008438:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800843a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800843c:	f023 0301 	bic.w	r3, r3, #1
 8008440:	663b      	str	r3, [r7, #96]	; 0x60
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	3308      	adds	r3, #8
 8008448:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800844a:	64ba      	str	r2, [r7, #72]	; 0x48
 800844c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800844e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008450:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008452:	e841 2300 	strex	r3, r2, [r1]
 8008456:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008458:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800845a:	2b00      	cmp	r3, #0
 800845c:	d1e5      	bne.n	800842a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	2220      	movs	r2, #32
 8008462:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	2220      	movs	r2, #32
 8008468:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	2200      	movs	r2, #0
 8008470:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8008474:	2303      	movs	r3, #3
 8008476:	e068      	b.n	800854a <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	f003 0304 	and.w	r3, r3, #4
 8008482:	2b00      	cmp	r3, #0
 8008484:	d050      	beq.n	8008528 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	69db      	ldr	r3, [r3, #28]
 800848c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008490:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008494:	d148      	bne.n	8008528 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800849e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084a8:	e853 3f00 	ldrex	r3, [r3]
 80084ac:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80084ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084b0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80084b4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	461a      	mov	r2, r3
 80084bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80084be:	637b      	str	r3, [r7, #52]	; 0x34
 80084c0:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084c2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80084c4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80084c6:	e841 2300 	strex	r3, r2, [r1]
 80084ca:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80084cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d1e6      	bne.n	80084a0 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	3308      	adds	r3, #8
 80084d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084da:	697b      	ldr	r3, [r7, #20]
 80084dc:	e853 3f00 	ldrex	r3, [r3]
 80084e0:	613b      	str	r3, [r7, #16]
   return(result);
 80084e2:	693b      	ldr	r3, [r7, #16]
 80084e4:	f023 0301 	bic.w	r3, r3, #1
 80084e8:	66bb      	str	r3, [r7, #104]	; 0x68
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	3308      	adds	r3, #8
 80084f0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80084f2:	623a      	str	r2, [r7, #32]
 80084f4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084f6:	69f9      	ldr	r1, [r7, #28]
 80084f8:	6a3a      	ldr	r2, [r7, #32]
 80084fa:	e841 2300 	strex	r3, r2, [r1]
 80084fe:	61bb      	str	r3, [r7, #24]
   return(result);
 8008500:	69bb      	ldr	r3, [r7, #24]
 8008502:	2b00      	cmp	r3, #0
 8008504:	d1e5      	bne.n	80084d2 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	2220      	movs	r2, #32
 800850a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	2220      	movs	r2, #32
 8008510:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	2220      	movs	r2, #32
 8008518:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	2200      	movs	r2, #0
 8008520:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8008524:	2303      	movs	r3, #3
 8008526:	e010      	b.n	800854a <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	69da      	ldr	r2, [r3, #28]
 800852e:	68bb      	ldr	r3, [r7, #8]
 8008530:	4013      	ands	r3, r2
 8008532:	68ba      	ldr	r2, [r7, #8]
 8008534:	429a      	cmp	r2, r3
 8008536:	bf0c      	ite	eq
 8008538:	2301      	moveq	r3, #1
 800853a:	2300      	movne	r3, #0
 800853c:	b2db      	uxtb	r3, r3
 800853e:	461a      	mov	r2, r3
 8008540:	79fb      	ldrb	r3, [r7, #7]
 8008542:	429a      	cmp	r2, r3
 8008544:	f43f af48 	beq.w	80083d8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008548:	2300      	movs	r3, #0
}
 800854a:	4618      	mov	r0, r3
 800854c:	3770      	adds	r7, #112	; 0x70
 800854e:	46bd      	mov	sp, r7
 8008550:	bd80      	pop	{r7, pc}
	...

08008554 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008554:	b480      	push	{r7}
 8008556:	b097      	sub	sp, #92	; 0x5c
 8008558:	af00      	add	r7, sp, #0
 800855a:	60f8      	str	r0, [r7, #12]
 800855c:	60b9      	str	r1, [r7, #8]
 800855e:	4613      	mov	r3, r2
 8008560:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	68ba      	ldr	r2, [r7, #8]
 8008566:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	88fa      	ldrh	r2, [r7, #6]
 800856c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	88fa      	ldrh	r2, [r7, #6]
 8008574:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	2200      	movs	r2, #0
 800857c:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	689b      	ldr	r3, [r3, #8]
 8008582:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008586:	d10e      	bne.n	80085a6 <UART_Start_Receive_IT+0x52>
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	691b      	ldr	r3, [r3, #16]
 800858c:	2b00      	cmp	r3, #0
 800858e:	d105      	bne.n	800859c <UART_Start_Receive_IT+0x48>
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	f240 12ff 	movw	r2, #511	; 0x1ff
 8008596:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800859a:	e02d      	b.n	80085f8 <UART_Start_Receive_IT+0xa4>
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	22ff      	movs	r2, #255	; 0xff
 80085a0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80085a4:	e028      	b.n	80085f8 <UART_Start_Receive_IT+0xa4>
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	689b      	ldr	r3, [r3, #8]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d10d      	bne.n	80085ca <UART_Start_Receive_IT+0x76>
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	691b      	ldr	r3, [r3, #16]
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d104      	bne.n	80085c0 <UART_Start_Receive_IT+0x6c>
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	22ff      	movs	r2, #255	; 0xff
 80085ba:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80085be:	e01b      	b.n	80085f8 <UART_Start_Receive_IT+0xa4>
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	227f      	movs	r2, #127	; 0x7f
 80085c4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80085c8:	e016      	b.n	80085f8 <UART_Start_Receive_IT+0xa4>
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	689b      	ldr	r3, [r3, #8]
 80085ce:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80085d2:	d10d      	bne.n	80085f0 <UART_Start_Receive_IT+0x9c>
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	691b      	ldr	r3, [r3, #16]
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d104      	bne.n	80085e6 <UART_Start_Receive_IT+0x92>
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	227f      	movs	r2, #127	; 0x7f
 80085e0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80085e4:	e008      	b.n	80085f8 <UART_Start_Receive_IT+0xa4>
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	223f      	movs	r2, #63	; 0x3f
 80085ea:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80085ee:	e003      	b.n	80085f8 <UART_Start_Receive_IT+0xa4>
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	2200      	movs	r2, #0
 80085f4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	2200      	movs	r2, #0
 80085fc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	2222      	movs	r2, #34	; 0x22
 8008604:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	3308      	adds	r3, #8
 800860e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008610:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008612:	e853 3f00 	ldrex	r3, [r3]
 8008616:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008618:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800861a:	f043 0301 	orr.w	r3, r3, #1
 800861e:	657b      	str	r3, [r7, #84]	; 0x54
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	3308      	adds	r3, #8
 8008626:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008628:	64ba      	str	r2, [r7, #72]	; 0x48
 800862a:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800862c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800862e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008630:	e841 2300 	strex	r3, r2, [r1]
 8008634:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008636:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008638:	2b00      	cmp	r3, #0
 800863a:	d1e5      	bne.n	8008608 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	689b      	ldr	r3, [r3, #8]
 8008640:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008644:	d107      	bne.n	8008656 <UART_Start_Receive_IT+0x102>
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	691b      	ldr	r3, [r3, #16]
 800864a:	2b00      	cmp	r3, #0
 800864c:	d103      	bne.n	8008656 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	4a21      	ldr	r2, [pc, #132]	; (80086d8 <UART_Start_Receive_IT+0x184>)
 8008652:	669a      	str	r2, [r3, #104]	; 0x68
 8008654:	e002      	b.n	800865c <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	4a20      	ldr	r2, [pc, #128]	; (80086dc <UART_Start_Receive_IT+0x188>)
 800865a:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	691b      	ldr	r3, [r3, #16]
 8008660:	2b00      	cmp	r3, #0
 8008662:	d019      	beq.n	8008698 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800866a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800866c:	e853 3f00 	ldrex	r3, [r3]
 8008670:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008674:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8008678:	64fb      	str	r3, [r7, #76]	; 0x4c
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	461a      	mov	r2, r3
 8008680:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008682:	637b      	str	r3, [r7, #52]	; 0x34
 8008684:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008686:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008688:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800868a:	e841 2300 	strex	r3, r2, [r1]
 800868e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008690:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008692:	2b00      	cmp	r3, #0
 8008694:	d1e6      	bne.n	8008664 <UART_Start_Receive_IT+0x110>
 8008696:	e018      	b.n	80086ca <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800869e:	697b      	ldr	r3, [r7, #20]
 80086a0:	e853 3f00 	ldrex	r3, [r3]
 80086a4:	613b      	str	r3, [r7, #16]
   return(result);
 80086a6:	693b      	ldr	r3, [r7, #16]
 80086a8:	f043 0320 	orr.w	r3, r3, #32
 80086ac:	653b      	str	r3, [r7, #80]	; 0x50
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	461a      	mov	r2, r3
 80086b4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80086b6:	623b      	str	r3, [r7, #32]
 80086b8:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086ba:	69f9      	ldr	r1, [r7, #28]
 80086bc:	6a3a      	ldr	r2, [r7, #32]
 80086be:	e841 2300 	strex	r3, r2, [r1]
 80086c2:	61bb      	str	r3, [r7, #24]
   return(result);
 80086c4:	69bb      	ldr	r3, [r7, #24]
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d1e6      	bne.n	8008698 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 80086ca:	2300      	movs	r3, #0
}
 80086cc:	4618      	mov	r0, r3
 80086ce:	375c      	adds	r7, #92	; 0x5c
 80086d0:	46bd      	mov	sp, r7
 80086d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d6:	4770      	bx	lr
 80086d8:	0800898f 	.word	0x0800898f
 80086dc:	08008829 	.word	0x08008829

080086e0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80086e0:	b480      	push	{r7}
 80086e2:	b095      	sub	sp, #84	; 0x54
 80086e4:	af00      	add	r7, sp, #0
 80086e6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80086f0:	e853 3f00 	ldrex	r3, [r3]
 80086f4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80086f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086f8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80086fc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	461a      	mov	r2, r3
 8008704:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008706:	643b      	str	r3, [r7, #64]	; 0x40
 8008708:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800870a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800870c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800870e:	e841 2300 	strex	r3, r2, [r1]
 8008712:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008714:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008716:	2b00      	cmp	r3, #0
 8008718:	d1e6      	bne.n	80086e8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	3308      	adds	r3, #8
 8008720:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008722:	6a3b      	ldr	r3, [r7, #32]
 8008724:	e853 3f00 	ldrex	r3, [r3]
 8008728:	61fb      	str	r3, [r7, #28]
   return(result);
 800872a:	69fb      	ldr	r3, [r7, #28]
 800872c:	f023 0301 	bic.w	r3, r3, #1
 8008730:	64bb      	str	r3, [r7, #72]	; 0x48
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	3308      	adds	r3, #8
 8008738:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800873a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800873c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800873e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008740:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008742:	e841 2300 	strex	r3, r2, [r1]
 8008746:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800874a:	2b00      	cmp	r3, #0
 800874c:	d1e5      	bne.n	800871a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008752:	2b01      	cmp	r3, #1
 8008754:	d118      	bne.n	8008788 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	e853 3f00 	ldrex	r3, [r3]
 8008762:	60bb      	str	r3, [r7, #8]
   return(result);
 8008764:	68bb      	ldr	r3, [r7, #8]
 8008766:	f023 0310 	bic.w	r3, r3, #16
 800876a:	647b      	str	r3, [r7, #68]	; 0x44
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	461a      	mov	r2, r3
 8008772:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008774:	61bb      	str	r3, [r7, #24]
 8008776:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008778:	6979      	ldr	r1, [r7, #20]
 800877a:	69ba      	ldr	r2, [r7, #24]
 800877c:	e841 2300 	strex	r3, r2, [r1]
 8008780:	613b      	str	r3, [r7, #16]
   return(result);
 8008782:	693b      	ldr	r3, [r7, #16]
 8008784:	2b00      	cmp	r3, #0
 8008786:	d1e6      	bne.n	8008756 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	2220      	movs	r2, #32
 800878c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	2200      	movs	r2, #0
 8008794:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	2200      	movs	r2, #0
 800879a:	669a      	str	r2, [r3, #104]	; 0x68
}
 800879c:	bf00      	nop
 800879e:	3754      	adds	r7, #84	; 0x54
 80087a0:	46bd      	mov	sp, r7
 80087a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a6:	4770      	bx	lr

080087a8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80087a8:	b580      	push	{r7, lr}
 80087aa:	b084      	sub	sp, #16
 80087ac:	af00      	add	r7, sp, #0
 80087ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087b4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	2200      	movs	r2, #0
 80087ba:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	2200      	movs	r2, #0
 80087c2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80087c6:	68f8      	ldr	r0, [r7, #12]
 80087c8:	f7ff fa8a 	bl	8007ce0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80087cc:	bf00      	nop
 80087ce:	3710      	adds	r7, #16
 80087d0:	46bd      	mov	sp, r7
 80087d2:	bd80      	pop	{r7, pc}

080087d4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80087d4:	b580      	push	{r7, lr}
 80087d6:	b088      	sub	sp, #32
 80087d8:	af00      	add	r7, sp, #0
 80087da:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	e853 3f00 	ldrex	r3, [r3]
 80087e8:	60bb      	str	r3, [r7, #8]
   return(result);
 80087ea:	68bb      	ldr	r3, [r7, #8]
 80087ec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80087f0:	61fb      	str	r3, [r7, #28]
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	461a      	mov	r2, r3
 80087f8:	69fb      	ldr	r3, [r7, #28]
 80087fa:	61bb      	str	r3, [r7, #24]
 80087fc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087fe:	6979      	ldr	r1, [r7, #20]
 8008800:	69ba      	ldr	r2, [r7, #24]
 8008802:	e841 2300 	strex	r3, r2, [r1]
 8008806:	613b      	str	r3, [r7, #16]
   return(result);
 8008808:	693b      	ldr	r3, [r7, #16]
 800880a:	2b00      	cmp	r3, #0
 800880c:	d1e6      	bne.n	80087dc <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	2220      	movs	r2, #32
 8008812:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	2200      	movs	r2, #0
 8008818:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800881a:	6878      	ldr	r0, [r7, #4]
 800881c:	f7ff fa56 	bl	8007ccc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008820:	bf00      	nop
 8008822:	3720      	adds	r7, #32
 8008824:	46bd      	mov	sp, r7
 8008826:	bd80      	pop	{r7, pc}

08008828 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008828:	b580      	push	{r7, lr}
 800882a:	b096      	sub	sp, #88	; 0x58
 800882c:	af00      	add	r7, sp, #0
 800882e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008836:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008840:	2b22      	cmp	r3, #34	; 0x22
 8008842:	f040 8098 	bne.w	8008976 <UART_RxISR_8BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800884c:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008850:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8008854:	b2d9      	uxtb	r1, r3
 8008856:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800885a:	b2da      	uxtb	r2, r3
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008860:	400a      	ands	r2, r1
 8008862:	b2d2      	uxtb	r2, r2
 8008864:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800886a:	1c5a      	adds	r2, r3, #1
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008876:	b29b      	uxth	r3, r3
 8008878:	3b01      	subs	r3, #1
 800887a:	b29a      	uxth	r2, r3
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008888:	b29b      	uxth	r3, r3
 800888a:	2b00      	cmp	r3, #0
 800888c:	d17b      	bne.n	8008986 <UART_RxISR_8BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008894:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008896:	e853 3f00 	ldrex	r3, [r3]
 800889a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800889c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800889e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80088a2:	653b      	str	r3, [r7, #80]	; 0x50
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	461a      	mov	r2, r3
 80088aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80088ac:	647b      	str	r3, [r7, #68]	; 0x44
 80088ae:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088b0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80088b2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80088b4:	e841 2300 	strex	r3, r2, [r1]
 80088b8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80088ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d1e6      	bne.n	800888e <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	3308      	adds	r3, #8
 80088c6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088ca:	e853 3f00 	ldrex	r3, [r3]
 80088ce:	623b      	str	r3, [r7, #32]
   return(result);
 80088d0:	6a3b      	ldr	r3, [r7, #32]
 80088d2:	f023 0301 	bic.w	r3, r3, #1
 80088d6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	3308      	adds	r3, #8
 80088de:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80088e0:	633a      	str	r2, [r7, #48]	; 0x30
 80088e2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088e4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80088e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80088e8:	e841 2300 	strex	r3, r2, [r1]
 80088ec:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80088ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d1e5      	bne.n	80088c0 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	2220      	movs	r2, #32
 80088f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	2200      	movs	r2, #0
 8008900:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	2200      	movs	r2, #0
 8008906:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800890c:	2b01      	cmp	r3, #1
 800890e:	d12e      	bne.n	800896e <UART_RxISR_8BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	2200      	movs	r2, #0
 8008914:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800891c:	693b      	ldr	r3, [r7, #16]
 800891e:	e853 3f00 	ldrex	r3, [r3]
 8008922:	60fb      	str	r3, [r7, #12]
   return(result);
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	f023 0310 	bic.w	r3, r3, #16
 800892a:	64bb      	str	r3, [r7, #72]	; 0x48
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	461a      	mov	r2, r3
 8008932:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008934:	61fb      	str	r3, [r7, #28]
 8008936:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008938:	69b9      	ldr	r1, [r7, #24]
 800893a:	69fa      	ldr	r2, [r7, #28]
 800893c:	e841 2300 	strex	r3, r2, [r1]
 8008940:	617b      	str	r3, [r7, #20]
   return(result);
 8008942:	697b      	ldr	r3, [r7, #20]
 8008944:	2b00      	cmp	r3, #0
 8008946:	d1e6      	bne.n	8008916 <UART_RxISR_8BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	69db      	ldr	r3, [r3, #28]
 800894e:	f003 0310 	and.w	r3, r3, #16
 8008952:	2b10      	cmp	r3, #16
 8008954:	d103      	bne.n	800895e <UART_RxISR_8BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	2210      	movs	r2, #16
 800895c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008964:	4619      	mov	r1, r3
 8008966:	6878      	ldr	r0, [r7, #4]
 8008968:	f7ff f9c4 	bl	8007cf4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800896c:	e00b      	b.n	8008986 <UART_RxISR_8BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 800896e:	6878      	ldr	r0, [r7, #4]
 8008970:	f7fa ffe0 	bl	8003934 <HAL_UART_RxCpltCallback>
}
 8008974:	e007      	b.n	8008986 <UART_RxISR_8BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	699a      	ldr	r2, [r3, #24]
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	f042 0208 	orr.w	r2, r2, #8
 8008984:	619a      	str	r2, [r3, #24]
}
 8008986:	bf00      	nop
 8008988:	3758      	adds	r7, #88	; 0x58
 800898a:	46bd      	mov	sp, r7
 800898c:	bd80      	pop	{r7, pc}

0800898e <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800898e:	b580      	push	{r7, lr}
 8008990:	b096      	sub	sp, #88	; 0x58
 8008992:	af00      	add	r7, sp, #0
 8008994:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800899c:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80089a6:	2b22      	cmp	r3, #34	; 0x22
 80089a8:	f040 8098 	bne.w	8008adc <UART_RxISR_16BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089b2:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80089ba:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 80089bc:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 80089c0:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80089c4:	4013      	ands	r3, r2
 80089c6:	b29a      	uxth	r2, r3
 80089c8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80089ca:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80089d0:	1c9a      	adds	r2, r3, #2
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80089dc:	b29b      	uxth	r3, r3
 80089de:	3b01      	subs	r3, #1
 80089e0:	b29a      	uxth	r2, r3
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80089ee:	b29b      	uxth	r3, r3
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d17b      	bne.n	8008aec <UART_RxISR_16BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80089fc:	e853 3f00 	ldrex	r3, [r3]
 8008a00:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008a02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a04:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008a08:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	461a      	mov	r2, r3
 8008a10:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008a12:	643b      	str	r3, [r7, #64]	; 0x40
 8008a14:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a16:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008a18:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008a1a:	e841 2300 	strex	r3, r2, [r1]
 8008a1e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008a20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d1e6      	bne.n	80089f4 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	3308      	adds	r3, #8
 8008a2c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a2e:	6a3b      	ldr	r3, [r7, #32]
 8008a30:	e853 3f00 	ldrex	r3, [r3]
 8008a34:	61fb      	str	r3, [r7, #28]
   return(result);
 8008a36:	69fb      	ldr	r3, [r7, #28]
 8008a38:	f023 0301 	bic.w	r3, r3, #1
 8008a3c:	64bb      	str	r3, [r7, #72]	; 0x48
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	3308      	adds	r3, #8
 8008a44:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008a46:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008a48:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a4a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008a4c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008a4e:	e841 2300 	strex	r3, r2, [r1]
 8008a52:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d1e5      	bne.n	8008a26 <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	2220      	movs	r2, #32
 8008a5e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	2200      	movs	r2, #0
 8008a66:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	2200      	movs	r2, #0
 8008a6c:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008a72:	2b01      	cmp	r3, #1
 8008a74:	d12e      	bne.n	8008ad4 <UART_RxISR_16BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	2200      	movs	r2, #0
 8008a7a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	e853 3f00 	ldrex	r3, [r3]
 8008a88:	60bb      	str	r3, [r7, #8]
   return(result);
 8008a8a:	68bb      	ldr	r3, [r7, #8]
 8008a8c:	f023 0310 	bic.w	r3, r3, #16
 8008a90:	647b      	str	r3, [r7, #68]	; 0x44
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	461a      	mov	r2, r3
 8008a98:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008a9a:	61bb      	str	r3, [r7, #24]
 8008a9c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a9e:	6979      	ldr	r1, [r7, #20]
 8008aa0:	69ba      	ldr	r2, [r7, #24]
 8008aa2:	e841 2300 	strex	r3, r2, [r1]
 8008aa6:	613b      	str	r3, [r7, #16]
   return(result);
 8008aa8:	693b      	ldr	r3, [r7, #16]
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d1e6      	bne.n	8008a7c <UART_RxISR_16BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	69db      	ldr	r3, [r3, #28]
 8008ab4:	f003 0310 	and.w	r3, r3, #16
 8008ab8:	2b10      	cmp	r3, #16
 8008aba:	d103      	bne.n	8008ac4 <UART_RxISR_16BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	2210      	movs	r2, #16
 8008ac2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008aca:	4619      	mov	r1, r3
 8008acc:	6878      	ldr	r0, [r7, #4]
 8008ace:	f7ff f911 	bl	8007cf4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008ad2:	e00b      	b.n	8008aec <UART_RxISR_16BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 8008ad4:	6878      	ldr	r0, [r7, #4]
 8008ad6:	f7fa ff2d 	bl	8003934 <HAL_UART_RxCpltCallback>
}
 8008ada:	e007      	b.n	8008aec <UART_RxISR_16BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	699a      	ldr	r2, [r3, #24]
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	f042 0208 	orr.w	r2, r2, #8
 8008aea:	619a      	str	r2, [r3, #24]
}
 8008aec:	bf00      	nop
 8008aee:	3758      	adds	r7, #88	; 0x58
 8008af0:	46bd      	mov	sp, r7
 8008af2:	bd80      	pop	{r7, pc}

08008af4 <__libc_init_array>:
 8008af4:	b570      	push	{r4, r5, r6, lr}
 8008af6:	4d0d      	ldr	r5, [pc, #52]	; (8008b2c <__libc_init_array+0x38>)
 8008af8:	4c0d      	ldr	r4, [pc, #52]	; (8008b30 <__libc_init_array+0x3c>)
 8008afa:	1b64      	subs	r4, r4, r5
 8008afc:	10a4      	asrs	r4, r4, #2
 8008afe:	2600      	movs	r6, #0
 8008b00:	42a6      	cmp	r6, r4
 8008b02:	d109      	bne.n	8008b18 <__libc_init_array+0x24>
 8008b04:	4d0b      	ldr	r5, [pc, #44]	; (8008b34 <__libc_init_array+0x40>)
 8008b06:	4c0c      	ldr	r4, [pc, #48]	; (8008b38 <__libc_init_array+0x44>)
 8008b08:	f000 f864 	bl	8008bd4 <_init>
 8008b0c:	1b64      	subs	r4, r4, r5
 8008b0e:	10a4      	asrs	r4, r4, #2
 8008b10:	2600      	movs	r6, #0
 8008b12:	42a6      	cmp	r6, r4
 8008b14:	d105      	bne.n	8008b22 <__libc_init_array+0x2e>
 8008b16:	bd70      	pop	{r4, r5, r6, pc}
 8008b18:	f855 3b04 	ldr.w	r3, [r5], #4
 8008b1c:	4798      	blx	r3
 8008b1e:	3601      	adds	r6, #1
 8008b20:	e7ee      	b.n	8008b00 <__libc_init_array+0xc>
 8008b22:	f855 3b04 	ldr.w	r3, [r5], #4
 8008b26:	4798      	blx	r3
 8008b28:	3601      	adds	r6, #1
 8008b2a:	e7f2      	b.n	8008b12 <__libc_init_array+0x1e>
 8008b2c:	08009720 	.word	0x08009720
 8008b30:	08009720 	.word	0x08009720
 8008b34:	08009720 	.word	0x08009720
 8008b38:	08009724 	.word	0x08009724

08008b3c <memset>:
 8008b3c:	4402      	add	r2, r0
 8008b3e:	4603      	mov	r3, r0
 8008b40:	4293      	cmp	r3, r2
 8008b42:	d100      	bne.n	8008b46 <memset+0xa>
 8008b44:	4770      	bx	lr
 8008b46:	f803 1b01 	strb.w	r1, [r3], #1
 8008b4a:	e7f9      	b.n	8008b40 <memset+0x4>

08008b4c <__utoa>:
 8008b4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008b4e:	4c1f      	ldr	r4, [pc, #124]	; (8008bcc <__utoa+0x80>)
 8008b50:	b08b      	sub	sp, #44	; 0x2c
 8008b52:	4605      	mov	r5, r0
 8008b54:	460b      	mov	r3, r1
 8008b56:	466e      	mov	r6, sp
 8008b58:	f104 0c20 	add.w	ip, r4, #32
 8008b5c:	6820      	ldr	r0, [r4, #0]
 8008b5e:	6861      	ldr	r1, [r4, #4]
 8008b60:	4637      	mov	r7, r6
 8008b62:	c703      	stmia	r7!, {r0, r1}
 8008b64:	3408      	adds	r4, #8
 8008b66:	4564      	cmp	r4, ip
 8008b68:	463e      	mov	r6, r7
 8008b6a:	d1f7      	bne.n	8008b5c <__utoa+0x10>
 8008b6c:	7921      	ldrb	r1, [r4, #4]
 8008b6e:	7139      	strb	r1, [r7, #4]
 8008b70:	1e91      	subs	r1, r2, #2
 8008b72:	6820      	ldr	r0, [r4, #0]
 8008b74:	6038      	str	r0, [r7, #0]
 8008b76:	2922      	cmp	r1, #34	; 0x22
 8008b78:	f04f 0100 	mov.w	r1, #0
 8008b7c:	d904      	bls.n	8008b88 <__utoa+0x3c>
 8008b7e:	7019      	strb	r1, [r3, #0]
 8008b80:	460b      	mov	r3, r1
 8008b82:	4618      	mov	r0, r3
 8008b84:	b00b      	add	sp, #44	; 0x2c
 8008b86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b88:	1e58      	subs	r0, r3, #1
 8008b8a:	4684      	mov	ip, r0
 8008b8c:	fbb5 f7f2 	udiv	r7, r5, r2
 8008b90:	fb02 5617 	mls	r6, r2, r7, r5
 8008b94:	3628      	adds	r6, #40	; 0x28
 8008b96:	446e      	add	r6, sp
 8008b98:	460c      	mov	r4, r1
 8008b9a:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 8008b9e:	f80c 6f01 	strb.w	r6, [ip, #1]!
 8008ba2:	462e      	mov	r6, r5
 8008ba4:	42b2      	cmp	r2, r6
 8008ba6:	f101 0101 	add.w	r1, r1, #1
 8008baa:	463d      	mov	r5, r7
 8008bac:	d9ee      	bls.n	8008b8c <__utoa+0x40>
 8008bae:	2200      	movs	r2, #0
 8008bb0:	545a      	strb	r2, [r3, r1]
 8008bb2:	1919      	adds	r1, r3, r4
 8008bb4:	1aa5      	subs	r5, r4, r2
 8008bb6:	42aa      	cmp	r2, r5
 8008bb8:	dae3      	bge.n	8008b82 <__utoa+0x36>
 8008bba:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8008bbe:	780e      	ldrb	r6, [r1, #0]
 8008bc0:	7006      	strb	r6, [r0, #0]
 8008bc2:	3201      	adds	r2, #1
 8008bc4:	f801 5901 	strb.w	r5, [r1], #-1
 8008bc8:	e7f4      	b.n	8008bb4 <__utoa+0x68>
 8008bca:	bf00      	nop
 8008bcc:	080096f0 	.word	0x080096f0

08008bd0 <utoa>:
 8008bd0:	f7ff bfbc 	b.w	8008b4c <__utoa>

08008bd4 <_init>:
 8008bd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bd6:	bf00      	nop
 8008bd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008bda:	bc08      	pop	{r3}
 8008bdc:	469e      	mov	lr, r3
 8008bde:	4770      	bx	lr

08008be0 <_fini>:
 8008be0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008be2:	bf00      	nop
 8008be4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008be6:	bc08      	pop	{r3}
 8008be8:	469e      	mov	lr, r3
 8008bea:	4770      	bx	lr
