-------------------------------------------------------------------------------
(c) 2015 ChipVerify
-------------------------------------------------------------------------------
                                  README
-------------------------------------------------------------------------------
  
Interfaces are new constructs in System Verilog that capture port signals into
a single entity that can be passed around the testbench so that any component
that requires to access the port signals can do so by using the interface 
handle. 

interface-101     -  Simple example compared with normal DUT connection
-------------------------------------------------------------------------------
