{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.745276,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.762801,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0247241,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0245005,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00711745,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0245005,
	"finish__design__instance__count__class:fill_cell": 34491,
	"finish__design__instance__area__class:fill_cell": 4291.08,
	"finish__design__instance__count__class:tap_cell": 1147,
	"finish__design__instance__area__class:tap_cell": 33.4465,
	"finish__design__instance__count__class:tie_cell": 248,
	"finish__design__instance__area__class:tie_cell": 10.8475,
	"finish__design__instance__count__class:buffer": 1384,
	"finish__design__instance__area__class:buffer": 196.13,
	"finish__design__instance__count__class:clock_buffer": 114,
	"finish__design__instance__area__class:clock_buffer": 47.7641,
	"finish__design__instance__count__class:timing_repair_buffer": 1040,
	"finish__design__instance__area__class:timing_repair_buffer": 91.3874,
	"finish__design__instance__count__class:inverter": 3900,
	"finish__design__instance__area__class:inverter": 178.561,
	"finish__design__instance__count__class:clock_inverter": 80,
	"finish__design__instance__area__class:clock_inverter": 9.81234,
	"finish__design__instance__count__class:sequential_cell": 4419,
	"finish__design__instance__area__class:sequential_cell": 1344.83,
	"finish__design__instance__count__class:multi_input_combinational_cell": 14381,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1605.56,
	"finish__design__instance__count": 61204,
	"finish__design__instance__area": 7809.43,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": 477.813,
	"finish__timing__hold__ws": 9.89547,
	"finish__clock__skew__setup": 20.6222,
	"finish__clock__skew__hold": 32.6284,
	"finish__timing__drv__max_slew_limit": 0.441882,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.0578482,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.010005,
	"finish__power__switching__total": 0.0034554,
	"finish__power__leakage__total": 3.7132e-06,
	"finish__power__total": 0.0134641,
	"finish__design__io": 1330,
	"finish__design__die__area": 8562.91,
	"finish__design__core__area": 7809.43,
	"finish__design__instance__count": 26713,
	"finish__design__instance__area": 3518.34,
	"finish__design__instance__count__stdcell": 26713,
	"finish__design__instance__area__stdcell": 3518.34,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.450525,
	"finish__design__instance__utilization__stdcell": 0.450525,
	"finish__design__rows": 327,
	"finish__design__rows:asap7sc7p5t": 327,
	"finish__design__sites": 535626,
	"finish__design__sites:asap7sc7p5t": 535626,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}