============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Dec 20 2022  02:14:43 pm
  Module:                 riscv_steel_core
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (2007 ps) Late External Delay Assertion at pin csr_file_instance_RC_CG_HIER_INST9/g12/B
          Group: clock
     Startpoint: (F) csr_file_instance_RC_CG_HIER_INST9/enl_reg/GN
          Clock: (F) clock
       Endpoint: (R) csr_file_instance_RC_CG_HIER_INST9/g12/B
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000         5000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000         5000     
                                              
      Output Delay:-       0                  
     Required Time:=   10000                  
      Launch Clock:-    5000                  
         Data Path:-    2993                  
             Slack:=    2007                  

#-------------------------------------------------------------------------------------------------------------------
#                 Timing Point                  Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                                          (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------
  csr_file_instance_RC_CG_HIER_INST9/enl_reg/GN -       -     F     (arrival)            -    -     -     -    5000 
  -                                             -       -     R     latch_d_arrival      -    -     -     -    7782 
  csr_file_instance_RC_CG_HIER_INST9/enl_reg/Q  -       -     R     DLLQX1               1  9.8   128  2993    7993 
  csr_file_instance_RC_CG_HIER_INST9/g12/B      (b)     -     R     AND2X1               -    -     -     0    7993 
#-------------------------------------------------------------------------------------------------------------------

(b) : Timing paths are broken.

