// Seed: 2149097687
module module_0 #(
    parameter id_1 = 32'd82
);
  wire _id_1;
  always begin : LABEL_0
    return -1;
  end
  assign id_1 = id_1;
  wire id_2[1 'b0 : id_1  <  1];
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd22,
    parameter id_4 = 32'd58
) (
    _id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output logic [7:0] id_11;
  output wire id_10;
  output wire id_9;
  input logic [7:0] id_8;
  inout wire id_7;
  inout logic [7:0] id_6;
  module_0 modCall_1 ();
  inout wire id_5;
  output wire _id_4;
  output supply1 id_3;
  output wire id_2;
  input wire _id_1;
  assign id_3 = -1'b0;
  assign id_7 = id_6[1];
endmodule
