// Seed: 1845177146
`define pp_12 0
module module_0 (
    output id_0,
    input id_1,
    output logic id_2,
    input id_3,
    input id_4,
    input id_5,
    input logic id_6,
    input id_7,
    input id_8,
    input logic id_9,
    output id_10,
    input id_11
);
  assign id_0 = 1;
  logic id_12;
  type_21(
      id_3 + id_3, {1{1'b0}}
  );
  logic id_13 = ~1;
  logic id_14;
  logic id_15 = id_9;
  type_25 id_16 (
      .id_0(1),
      .id_1(id_14)
  );
endmodule
