
F411_INMP441_0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f2e8  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001b64  0800f488  0800f488  00010488  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010fec  08010fec  0001f2f4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08010fec  08010fec  00011fec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010ff4  08010ff4  0001f2f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010ff4  08010ff4  00011ff4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08010ff8  08010ff8  00011ff8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000d2f4  20000000  08010ffc  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006658  2000d2f4  0801e2f0  0001f2f4  2**2
                  ALLOC
 10 ._user_heap_stack 00001004  2001394c  0801e2f0  0001f94c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001f2f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018b87  00000000  00000000  0001f324  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004164  00000000  00000000  00037eab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014d8  00000000  00000000  0003c010  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001006  00000000  00000000  0003d4e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c56e  00000000  00000000  0003e4ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001df76  00000000  00000000  0005aa5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a255f  00000000  00000000  000789d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011af31  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006a58  00000000  00000000  0011af74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  001219cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000d2f4 	.word	0x2000d2f4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800f470 	.word	0x0800f470

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000d2f8 	.word	0x2000d2f8
 80001dc:	0800f470 	.word	0x0800f470

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9be 	b.w	800102c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	468e      	mov	lr, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	4688      	mov	r8, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d962      	bls.n	8000e10 <__udivmoddi4+0xdc>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	b14e      	cbz	r6, 8000d64 <__udivmoddi4+0x30>
 8000d50:	f1c6 0320 	rsb	r3, r6, #32
 8000d54:	fa01 f806 	lsl.w	r8, r1, r6
 8000d58:	fa20 f303 	lsr.w	r3, r0, r3
 8000d5c:	40b7      	lsls	r7, r6
 8000d5e:	ea43 0808 	orr.w	r8, r3, r8
 8000d62:	40b4      	lsls	r4, r6
 8000d64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d68:	fa1f fc87 	uxth.w	ip, r7
 8000d6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d70:	0c23      	lsrs	r3, r4, #16
 8000d72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d88:	f080 80ea 	bcs.w	8000f60 <__udivmoddi4+0x22c>
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f240 80e7 	bls.w	8000f60 <__udivmoddi4+0x22c>
 8000d92:	3902      	subs	r1, #2
 8000d94:	443b      	add	r3, r7
 8000d96:	1a9a      	subs	r2, r3, r2
 8000d98:	b2a3      	uxth	r3, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000da6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000daa:	459c      	cmp	ip, r3
 8000dac:	d909      	bls.n	8000dc2 <__udivmoddi4+0x8e>
 8000dae:	18fb      	adds	r3, r7, r3
 8000db0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000db4:	f080 80d6 	bcs.w	8000f64 <__udivmoddi4+0x230>
 8000db8:	459c      	cmp	ip, r3
 8000dba:	f240 80d3 	bls.w	8000f64 <__udivmoddi4+0x230>
 8000dbe:	443b      	add	r3, r7
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc6:	eba3 030c 	sub.w	r3, r3, ip
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11d      	cbz	r5, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40f3      	lsrs	r3, r6
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d905      	bls.n	8000dea <__udivmoddi4+0xb6>
 8000dde:	b10d      	cbz	r5, 8000de4 <__udivmoddi4+0xb0>
 8000de0:	e9c5 0100 	strd	r0, r1, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	4608      	mov	r0, r1
 8000de8:	e7f5      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000dea:	fab3 f183 	clz	r1, r3
 8000dee:	2900      	cmp	r1, #0
 8000df0:	d146      	bne.n	8000e80 <__udivmoddi4+0x14c>
 8000df2:	4573      	cmp	r3, lr
 8000df4:	d302      	bcc.n	8000dfc <__udivmoddi4+0xc8>
 8000df6:	4282      	cmp	r2, r0
 8000df8:	f200 8105 	bhi.w	8001006 <__udivmoddi4+0x2d2>
 8000dfc:	1a84      	subs	r4, r0, r2
 8000dfe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e02:	2001      	movs	r0, #1
 8000e04:	4690      	mov	r8, r2
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	d0e5      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e0e:	e7e2      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	f000 8090 	beq.w	8000f36 <__udivmoddi4+0x202>
 8000e16:	fab2 f682 	clz	r6, r2
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	f040 80a4 	bne.w	8000f68 <__udivmoddi4+0x234>
 8000e20:	1a8a      	subs	r2, r1, r2
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e28:	b280      	uxth	r0, r0
 8000e2a:	b2bc      	uxth	r4, r7
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x11e>
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e48:	d202      	bcs.n	8000e50 <__udivmoddi4+0x11c>
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	f200 80e0 	bhi.w	8001010 <__udivmoddi4+0x2dc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e60:	fb02 f404 	mul.w	r4, r2, r4
 8000e64:	429c      	cmp	r4, r3
 8000e66:	d907      	bls.n	8000e78 <__udivmoddi4+0x144>
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x142>
 8000e70:	429c      	cmp	r4, r3
 8000e72:	f200 80ca 	bhi.w	800100a <__udivmoddi4+0x2d6>
 8000e76:	4602      	mov	r2, r0
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e7e:	e7a5      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e80:	f1c1 0620 	rsb	r6, r1, #32
 8000e84:	408b      	lsls	r3, r1
 8000e86:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8a:	431f      	orrs	r7, r3
 8000e8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e90:	fa20 f306 	lsr.w	r3, r0, r6
 8000e94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e9c:	4323      	orrs	r3, r4
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	fa1f fc87 	uxth.w	ip, r7
 8000ea6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eaa:	0c1c      	lsrs	r4, r3, #16
 8000eac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000eb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000eb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000eb8:	45a6      	cmp	lr, r4
 8000eba:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x1a0>
 8000ec0:	193c      	adds	r4, r7, r4
 8000ec2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ec6:	f080 809c 	bcs.w	8001002 <__udivmoddi4+0x2ce>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f240 8099 	bls.w	8001002 <__udivmoddi4+0x2ce>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	443c      	add	r4, r7
 8000ed4:	eba4 040e 	sub.w	r4, r4, lr
 8000ed8:	fa1f fe83 	uxth.w	lr, r3
 8000edc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ee0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ee8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eec:	45a4      	cmp	ip, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x1ce>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ef6:	f080 8082 	bcs.w	8000ffe <__udivmoddi4+0x2ca>
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d97f      	bls.n	8000ffe <__udivmoddi4+0x2ca>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	443c      	add	r4, r7
 8000f02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f06:	eba4 040c 	sub.w	r4, r4, ip
 8000f0a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f0e:	4564      	cmp	r4, ip
 8000f10:	4673      	mov	r3, lr
 8000f12:	46e1      	mov	r9, ip
 8000f14:	d362      	bcc.n	8000fdc <__udivmoddi4+0x2a8>
 8000f16:	d05f      	beq.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x1fe>
 8000f1a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f1e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f22:	fa04 f606 	lsl.w	r6, r4, r6
 8000f26:	fa22 f301 	lsr.w	r3, r2, r1
 8000f2a:	431e      	orrs	r6, r3
 8000f2c:	40cc      	lsrs	r4, r1
 8000f2e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f32:	2100      	movs	r1, #0
 8000f34:	e74f      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000f36:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f3a:	0c01      	lsrs	r1, r0, #16
 8000f3c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f40:	b280      	uxth	r0, r0
 8000f42:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f46:	463b      	mov	r3, r7
 8000f48:	4638      	mov	r0, r7
 8000f4a:	463c      	mov	r4, r7
 8000f4c:	46b8      	mov	r8, r7
 8000f4e:	46be      	mov	lr, r7
 8000f50:	2620      	movs	r6, #32
 8000f52:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f56:	eba2 0208 	sub.w	r2, r2, r8
 8000f5a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f5e:	e766      	b.n	8000e2e <__udivmoddi4+0xfa>
 8000f60:	4601      	mov	r1, r0
 8000f62:	e718      	b.n	8000d96 <__udivmoddi4+0x62>
 8000f64:	4610      	mov	r0, r2
 8000f66:	e72c      	b.n	8000dc2 <__udivmoddi4+0x8e>
 8000f68:	f1c6 0220 	rsb	r2, r6, #32
 8000f6c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f70:	40b7      	lsls	r7, r6
 8000f72:	40b1      	lsls	r1, r6
 8000f74:	fa20 f202 	lsr.w	r2, r0, r2
 8000f78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f82:	b2bc      	uxth	r4, r7
 8000f84:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f8e:	fb08 f904 	mul.w	r9, r8, r4
 8000f92:	40b0      	lsls	r0, r6
 8000f94:	4589      	cmp	r9, r1
 8000f96:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f9a:	b280      	uxth	r0, r0
 8000f9c:	d93e      	bls.n	800101c <__udivmoddi4+0x2e8>
 8000f9e:	1879      	adds	r1, r7, r1
 8000fa0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fa4:	d201      	bcs.n	8000faa <__udivmoddi4+0x276>
 8000fa6:	4589      	cmp	r9, r1
 8000fa8:	d81f      	bhi.n	8000fea <__udivmoddi4+0x2b6>
 8000faa:	eba1 0109 	sub.w	r1, r1, r9
 8000fae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb2:	fb09 f804 	mul.w	r8, r9, r4
 8000fb6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fba:	b292      	uxth	r2, r2
 8000fbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fc0:	4542      	cmp	r2, r8
 8000fc2:	d229      	bcs.n	8001018 <__udivmoddi4+0x2e4>
 8000fc4:	18ba      	adds	r2, r7, r2
 8000fc6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fca:	d2c4      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fcc:	4542      	cmp	r2, r8
 8000fce:	d2c2      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fd0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd4:	443a      	add	r2, r7
 8000fd6:	e7be      	b.n	8000f56 <__udivmoddi4+0x222>
 8000fd8:	45f0      	cmp	r8, lr
 8000fda:	d29d      	bcs.n	8000f18 <__udivmoddi4+0x1e4>
 8000fdc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fe0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	46e1      	mov	r9, ip
 8000fe8:	e796      	b.n	8000f18 <__udivmoddi4+0x1e4>
 8000fea:	eba7 0909 	sub.w	r9, r7, r9
 8000fee:	4449      	add	r1, r9
 8000ff0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	e7db      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000ffe:	4673      	mov	r3, lr
 8001000:	e77f      	b.n	8000f02 <__udivmoddi4+0x1ce>
 8001002:	4650      	mov	r0, sl
 8001004:	e766      	b.n	8000ed4 <__udivmoddi4+0x1a0>
 8001006:	4608      	mov	r0, r1
 8001008:	e6fd      	b.n	8000e06 <__udivmoddi4+0xd2>
 800100a:	443b      	add	r3, r7
 800100c:	3a02      	subs	r2, #2
 800100e:	e733      	b.n	8000e78 <__udivmoddi4+0x144>
 8001010:	f1ac 0c02 	sub.w	ip, ip, #2
 8001014:	443b      	add	r3, r7
 8001016:	e71c      	b.n	8000e52 <__udivmoddi4+0x11e>
 8001018:	4649      	mov	r1, r9
 800101a:	e79c      	b.n	8000f56 <__udivmoddi4+0x222>
 800101c:	eba1 0109 	sub.w	r1, r1, r9
 8001020:	46c4      	mov	ip, r8
 8001022:	fbb1 f9fe 	udiv	r9, r1, lr
 8001026:	fb09 f804 	mul.w	r8, r9, r4
 800102a:	e7c4      	b.n	8000fb6 <__udivmoddi4+0x282>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <_close>:
 * 
 *  newlib-nano 
 * 
 */

int _close(int file) {
 8001030:	b480      	push	{r7}
 8001032:	b083      	sub	sp, #12
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
    return -1;
 8001038:	f04f 33ff 	mov.w	r3, #4294967295
}
 800103c:	4618      	mov	r0, r3
 800103e:	370c      	adds	r7, #12
 8001040:	46bd      	mov	sp, r7
 8001042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001046:	4770      	bx	lr

08001048 <_lseek>:

int _lseek(int file, int ptr, int dir) {
 8001048:	b480      	push	{r7}
 800104a:	b085      	sub	sp, #20
 800104c:	af00      	add	r7, sp, #0
 800104e:	60f8      	str	r0, [r7, #12]
 8001050:	60b9      	str	r1, [r7, #8]
 8001052:	607a      	str	r2, [r7, #4]
    return 0;
 8001054:	2300      	movs	r3, #0
}
 8001056:	4618      	mov	r0, r3
 8001058:	3714      	adds	r7, #20
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr

08001062 <_read>:

int _read(int file, char *ptr, int len) {
 8001062:	b480      	push	{r7}
 8001064:	b085      	sub	sp, #20
 8001066:	af00      	add	r7, sp, #0
 8001068:	60f8      	str	r0, [r7, #12]
 800106a:	60b9      	str	r1, [r7, #8]
 800106c:	607a      	str	r2, [r7, #4]
    return 0;
 800106e:	2300      	movs	r3, #0
}
 8001070:	4618      	mov	r0, r3
 8001072:	3714      	adds	r7, #20
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr

0800107c <_fstat>:

int _fstat(int file, struct stat *st) {
 800107c:	b480      	push	{r7}
 800107e:	b083      	sub	sp, #12
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
 8001084:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800108c:	605a      	str	r2, [r3, #4]
    return 0;
 800108e:	2300      	movs	r3, #0
}
 8001090:	4618      	mov	r0, r3
 8001092:	370c      	adds	r7, #12
 8001094:	46bd      	mov	sp, r7
 8001096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109a:	4770      	bx	lr

0800109c <_isatty>:

int _isatty(int file) {
 800109c:	b480      	push	{r7}
 800109e:	b083      	sub	sp, #12
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
    return 1;
 80010a4:	2301      	movs	r3, #1
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	370c      	adds	r7, #12
 80010aa:	46bd      	mov	sp, r7
 80010ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b0:	4770      	bx	lr
	...

080010b4 <_write>:

int _write(int file, char *ptr, int len)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b084      	sub	sp, #16
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	60f8      	str	r0, [r7, #12]
 80010bc:	60b9      	str	r1, [r7, #8]
 80010be:	607a      	str	r2, [r7, #4]
  //  (STDOUT)  (STDERR)
  if (file == 1 || file == 2)
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	2b01      	cmp	r3, #1
 80010c4:	d002      	beq.n	80010cc <_write+0x18>
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	2b02      	cmp	r3, #2
 80010ca:	d106      	bne.n	80010da <_write+0x26>
  {
    //  huart6 
    //  huart6 : &huart6
    //  100ms 
    HAL_UART_Transmit(&huart6, (uint8_t*)ptr, len, 100);
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	b29a      	uxth	r2, r3
 80010d0:	2364      	movs	r3, #100	@ 0x64
 80010d2:	68b9      	ldr	r1, [r7, #8]
 80010d4:	4803      	ldr	r0, [pc, #12]	@ (80010e4 <_write+0x30>)
 80010d6:	f008 fcdf 	bl	8009a98 <HAL_UART_Transmit>
  }
  return len;
 80010da:	687b      	ldr	r3, [r7, #4]
}
 80010dc:	4618      	mov	r0, r3
 80010de:	3710      	adds	r7, #16
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	200137a0 	.word	0x200137a0

080010e8 <_getpid>:

// 
int _getpid(void) {
 80010e8:	b480      	push	{r7}
 80010ea:	af00      	add	r7, sp, #0
    return 1;
 80010ec:	2301      	movs	r3, #1
}
 80010ee:	4618      	mov	r0, r3
 80010f0:	46bd      	mov	sp, r7
 80010f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f6:	4770      	bx	lr

080010f8 <_kill>:

int _kill(int pid, int sig) {
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
 8001100:	6039      	str	r1, [r7, #0]
    errno = EINVAL;
 8001102:	f00a fec1 	bl	800be88 <__errno>
 8001106:	4603      	mov	r3, r0
 8001108:	2216      	movs	r2, #22
 800110a:	601a      	str	r2, [r3, #0]
    return -1;
 800110c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001110:	4618      	mov	r0, r3
 8001112:	3708      	adds	r7, #8
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}

08001118 <_exit>:

void _exit(int status) {
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
    _kill(status, -1);
 8001120:	f04f 31ff 	mov.w	r1, #4294967295
 8001124:	6878      	ldr	r0, [r7, #4]
 8001126:	f7ff ffe7 	bl	80010f8 <_kill>
    while (1) {} // 
 800112a:	bf00      	nop
 800112c:	e7fd      	b.n	800112a <_exit+0x12>
	...

08001130 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b084      	sub	sp, #16
 8001134:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001136:	463b      	mov	r3, r7
 8001138:	2200      	movs	r2, #0
 800113a:	601a      	str	r2, [r3, #0]
 800113c:	605a      	str	r2, [r3, #4]
 800113e:	609a      	str	r2, [r3, #8]
 8001140:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001142:	4b36      	ldr	r3, [pc, #216]	@ (800121c <MX_ADC1_Init+0xec>)
 8001144:	4a36      	ldr	r2, [pc, #216]	@ (8001220 <MX_ADC1_Init+0xf0>)
 8001146:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001148:	4b34      	ldr	r3, [pc, #208]	@ (800121c <MX_ADC1_Init+0xec>)
 800114a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800114e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001150:	4b32      	ldr	r3, [pc, #200]	@ (800121c <MX_ADC1_Init+0xec>)
 8001152:	2200      	movs	r2, #0
 8001154:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001156:	4b31      	ldr	r3, [pc, #196]	@ (800121c <MX_ADC1_Init+0xec>)
 8001158:	2201      	movs	r2, #1
 800115a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800115c:	4b2f      	ldr	r3, [pc, #188]	@ (800121c <MX_ADC1_Init+0xec>)
 800115e:	2200      	movs	r2, #0
 8001160:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001162:	4b2e      	ldr	r3, [pc, #184]	@ (800121c <MX_ADC1_Init+0xec>)
 8001164:	2200      	movs	r2, #0
 8001166:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800116a:	4b2c      	ldr	r3, [pc, #176]	@ (800121c <MX_ADC1_Init+0xec>)
 800116c:	2200      	movs	r2, #0
 800116e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001170:	4b2a      	ldr	r3, [pc, #168]	@ (800121c <MX_ADC1_Init+0xec>)
 8001172:	4a2c      	ldr	r2, [pc, #176]	@ (8001224 <MX_ADC1_Init+0xf4>)
 8001174:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001176:	4b29      	ldr	r3, [pc, #164]	@ (800121c <MX_ADC1_Init+0xec>)
 8001178:	2200      	movs	r2, #0
 800117a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 800117c:	4b27      	ldr	r3, [pc, #156]	@ (800121c <MX_ADC1_Init+0xec>)
 800117e:	2204      	movs	r2, #4
 8001180:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001182:	4b26      	ldr	r3, [pc, #152]	@ (800121c <MX_ADC1_Init+0xec>)
 8001184:	2200      	movs	r2, #0
 8001186:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800118a:	4b24      	ldr	r3, [pc, #144]	@ (800121c <MX_ADC1_Init+0xec>)
 800118c:	2201      	movs	r2, #1
 800118e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001190:	4822      	ldr	r0, [pc, #136]	@ (800121c <MX_ADC1_Init+0xec>)
 8001192:	f004 f9a9 	bl	80054e8 <HAL_ADC_Init>
 8001196:	4603      	mov	r3, r0
 8001198:	2b00      	cmp	r3, #0
 800119a:	d001      	beq.n	80011a0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800119c:	f003 fb1c 	bl	80047d8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80011a0:	2306      	movs	r3, #6
 80011a2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80011a4:	2301      	movs	r3, #1
 80011a6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80011a8:	2300      	movs	r3, #0
 80011aa:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011ac:	463b      	mov	r3, r7
 80011ae:	4619      	mov	r1, r3
 80011b0:	481a      	ldr	r0, [pc, #104]	@ (800121c <MX_ADC1_Init+0xec>)
 80011b2:	f004 fb3f 	bl	8005834 <HAL_ADC_ConfigChannel>
 80011b6:	4603      	mov	r3, r0
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d001      	beq.n	80011c0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80011bc:	f003 fb0c 	bl	80047d8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80011c0:	2307      	movs	r3, #7
 80011c2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80011c4:	2302      	movs	r3, #2
 80011c6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011c8:	463b      	mov	r3, r7
 80011ca:	4619      	mov	r1, r3
 80011cc:	4813      	ldr	r0, [pc, #76]	@ (800121c <MX_ADC1_Init+0xec>)
 80011ce:	f004 fb31 	bl	8005834 <HAL_ADC_ConfigChannel>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d001      	beq.n	80011dc <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80011d8:	f003 fafe 	bl	80047d8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 80011dc:	230e      	movs	r3, #14
 80011de:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80011e0:	2303      	movs	r3, #3
 80011e2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011e4:	463b      	mov	r3, r7
 80011e6:	4619      	mov	r1, r3
 80011e8:	480c      	ldr	r0, [pc, #48]	@ (800121c <MX_ADC1_Init+0xec>)
 80011ea:	f004 fb23 	bl	8005834 <HAL_ADC_ConfigChannel>
 80011ee:	4603      	mov	r3, r0
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d001      	beq.n	80011f8 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 80011f4:	f003 faf0 	bl	80047d8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80011f8:	230f      	movs	r3, #15
 80011fa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 80011fc:	2304      	movs	r3, #4
 80011fe:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001200:	463b      	mov	r3, r7
 8001202:	4619      	mov	r1, r3
 8001204:	4805      	ldr	r0, [pc, #20]	@ (800121c <MX_ADC1_Init+0xec>)
 8001206:	f004 fb15 	bl	8005834 <HAL_ADC_ConfigChannel>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d001      	beq.n	8001214 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8001210:	f003 fae2 	bl	80047d8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001214:	bf00      	nop
 8001216:	3710      	adds	r7, #16
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}
 800121c:	2000d310 	.word	0x2000d310
 8001220:	40012000 	.word	0x40012000
 8001224:	0f000001 	.word	0x0f000001

08001228 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b08a      	sub	sp, #40	@ 0x28
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001230:	f107 0314 	add.w	r3, r7, #20
 8001234:	2200      	movs	r2, #0
 8001236:	601a      	str	r2, [r3, #0]
 8001238:	605a      	str	r2, [r3, #4]
 800123a:	609a      	str	r2, [r3, #8]
 800123c:	60da      	str	r2, [r3, #12]
 800123e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4a3b      	ldr	r2, [pc, #236]	@ (8001334 <HAL_ADC_MspInit+0x10c>)
 8001246:	4293      	cmp	r3, r2
 8001248:	d170      	bne.n	800132c <HAL_ADC_MspInit+0x104>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800124a:	2300      	movs	r3, #0
 800124c:	613b      	str	r3, [r7, #16]
 800124e:	4b3a      	ldr	r3, [pc, #232]	@ (8001338 <HAL_ADC_MspInit+0x110>)
 8001250:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001252:	4a39      	ldr	r2, [pc, #228]	@ (8001338 <HAL_ADC_MspInit+0x110>)
 8001254:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001258:	6453      	str	r3, [r2, #68]	@ 0x44
 800125a:	4b37      	ldr	r3, [pc, #220]	@ (8001338 <HAL_ADC_MspInit+0x110>)
 800125c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800125e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001262:	613b      	str	r3, [r7, #16]
 8001264:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001266:	2300      	movs	r3, #0
 8001268:	60fb      	str	r3, [r7, #12]
 800126a:	4b33      	ldr	r3, [pc, #204]	@ (8001338 <HAL_ADC_MspInit+0x110>)
 800126c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800126e:	4a32      	ldr	r2, [pc, #200]	@ (8001338 <HAL_ADC_MspInit+0x110>)
 8001270:	f043 0301 	orr.w	r3, r3, #1
 8001274:	6313      	str	r3, [r2, #48]	@ 0x30
 8001276:	4b30      	ldr	r3, [pc, #192]	@ (8001338 <HAL_ADC_MspInit+0x110>)
 8001278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800127a:	f003 0301 	and.w	r3, r3, #1
 800127e:	60fb      	str	r3, [r7, #12]
 8001280:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001282:	2300      	movs	r3, #0
 8001284:	60bb      	str	r3, [r7, #8]
 8001286:	4b2c      	ldr	r3, [pc, #176]	@ (8001338 <HAL_ADC_MspInit+0x110>)
 8001288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800128a:	4a2b      	ldr	r2, [pc, #172]	@ (8001338 <HAL_ADC_MspInit+0x110>)
 800128c:	f043 0304 	orr.w	r3, r3, #4
 8001290:	6313      	str	r3, [r2, #48]	@ 0x30
 8001292:	4b29      	ldr	r3, [pc, #164]	@ (8001338 <HAL_ADC_MspInit+0x110>)
 8001294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001296:	f003 0304 	and.w	r3, r3, #4
 800129a:	60bb      	str	r3, [r7, #8]
 800129c:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800129e:	23c0      	movs	r3, #192	@ 0xc0
 80012a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012a2:	2303      	movs	r3, #3
 80012a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a6:	2300      	movs	r3, #0
 80012a8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012aa:	f107 0314 	add.w	r3, r7, #20
 80012ae:	4619      	mov	r1, r3
 80012b0:	4822      	ldr	r0, [pc, #136]	@ (800133c <HAL_ADC_MspInit+0x114>)
 80012b2:	f005 fa9f 	bl	80067f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80012b6:	2330      	movs	r3, #48	@ 0x30
 80012b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012ba:	2303      	movs	r3, #3
 80012bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012be:	2300      	movs	r3, #0
 80012c0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012c2:	f107 0314 	add.w	r3, r7, #20
 80012c6:	4619      	mov	r1, r3
 80012c8:	481d      	ldr	r0, [pc, #116]	@ (8001340 <HAL_ADC_MspInit+0x118>)
 80012ca:	f005 fa93 	bl	80067f4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80012ce:	4b1d      	ldr	r3, [pc, #116]	@ (8001344 <HAL_ADC_MspInit+0x11c>)
 80012d0:	4a1d      	ldr	r2, [pc, #116]	@ (8001348 <HAL_ADC_MspInit+0x120>)
 80012d2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80012d4:	4b1b      	ldr	r3, [pc, #108]	@ (8001344 <HAL_ADC_MspInit+0x11c>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80012da:	4b1a      	ldr	r3, [pc, #104]	@ (8001344 <HAL_ADC_MspInit+0x11c>)
 80012dc:	2200      	movs	r2, #0
 80012de:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80012e0:	4b18      	ldr	r3, [pc, #96]	@ (8001344 <HAL_ADC_MspInit+0x11c>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80012e6:	4b17      	ldr	r3, [pc, #92]	@ (8001344 <HAL_ADC_MspInit+0x11c>)
 80012e8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80012ec:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80012ee:	4b15      	ldr	r3, [pc, #84]	@ (8001344 <HAL_ADC_MspInit+0x11c>)
 80012f0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80012f4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80012f6:	4b13      	ldr	r3, [pc, #76]	@ (8001344 <HAL_ADC_MspInit+0x11c>)
 80012f8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80012fc:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80012fe:	4b11      	ldr	r3, [pc, #68]	@ (8001344 <HAL_ADC_MspInit+0x11c>)
 8001300:	2200      	movs	r2, #0
 8001302:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001304:	4b0f      	ldr	r3, [pc, #60]	@ (8001344 <HAL_ADC_MspInit+0x11c>)
 8001306:	2200      	movs	r2, #0
 8001308:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800130a:	4b0e      	ldr	r3, [pc, #56]	@ (8001344 <HAL_ADC_MspInit+0x11c>)
 800130c:	2200      	movs	r2, #0
 800130e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001310:	480c      	ldr	r0, [pc, #48]	@ (8001344 <HAL_ADC_MspInit+0x11c>)
 8001312:	f004 fe6d 	bl	8005ff0 <HAL_DMA_Init>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d001      	beq.n	8001320 <HAL_ADC_MspInit+0xf8>
    {
      Error_Handler();
 800131c:	f003 fa5c 	bl	80047d8 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	4a08      	ldr	r2, [pc, #32]	@ (8001344 <HAL_ADC_MspInit+0x11c>)
 8001324:	639a      	str	r2, [r3, #56]	@ 0x38
 8001326:	4a07      	ldr	r2, [pc, #28]	@ (8001344 <HAL_ADC_MspInit+0x11c>)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800132c:	bf00      	nop
 800132e:	3728      	adds	r7, #40	@ 0x28
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	40012000 	.word	0x40012000
 8001338:	40023800 	.word	0x40023800
 800133c:	40020000 	.word	0x40020000
 8001340:	40020800 	.word	0x40020800
 8001344:	2000d358 	.word	0x2000d358
 8001348:	40026410 	.word	0x40026410

0800134c <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8001350:	4b06      	ldr	r3, [pc, #24]	@ (800136c <MX_CRC_Init+0x20>)
 8001352:	4a07      	ldr	r2, [pc, #28]	@ (8001370 <MX_CRC_Init+0x24>)
 8001354:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001356:	4805      	ldr	r0, [pc, #20]	@ (800136c <MX_CRC_Init+0x20>)
 8001358:	f004 fe2d 	bl	8005fb6 <HAL_CRC_Init>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d001      	beq.n	8001366 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8001362:	f003 fa39 	bl	80047d8 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8001366:	bf00      	nop
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	2000d3b8 	.word	0x2000d3b8
 8001370:	40023000 	.word	0x40023000

08001374 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8001374:	b480      	push	{r7}
 8001376:	b085      	sub	sp, #20
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	4a0b      	ldr	r2, [pc, #44]	@ (80013b0 <HAL_CRC_MspInit+0x3c>)
 8001382:	4293      	cmp	r3, r2
 8001384:	d10d      	bne.n	80013a2 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001386:	2300      	movs	r3, #0
 8001388:	60fb      	str	r3, [r7, #12]
 800138a:	4b0a      	ldr	r3, [pc, #40]	@ (80013b4 <HAL_CRC_MspInit+0x40>)
 800138c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800138e:	4a09      	ldr	r2, [pc, #36]	@ (80013b4 <HAL_CRC_MspInit+0x40>)
 8001390:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001394:	6313      	str	r3, [r2, #48]	@ 0x30
 8001396:	4b07      	ldr	r3, [pc, #28]	@ (80013b4 <HAL_CRC_MspInit+0x40>)
 8001398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800139a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800139e:	60fb      	str	r3, [r7, #12]
 80013a0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 80013a2:	bf00      	nop
 80013a4:	3714      	adds	r7, #20
 80013a6:	46bd      	mov	sp, r7
 80013a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ac:	4770      	bx	lr
 80013ae:	bf00      	nop
 80013b0:	40023000 	.word	0x40023000
 80013b4:	40023800 	.word	0x40023800

080013b8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80013be:	2300      	movs	r3, #0
 80013c0:	607b      	str	r3, [r7, #4]
 80013c2:	4b17      	ldr	r3, [pc, #92]	@ (8001420 <MX_DMA_Init+0x68>)
 80013c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013c6:	4a16      	ldr	r2, [pc, #88]	@ (8001420 <MX_DMA_Init+0x68>)
 80013c8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80013cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80013ce:	4b14      	ldr	r3, [pc, #80]	@ (8001420 <MX_DMA_Init+0x68>)
 80013d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013d2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013d6:	607b      	str	r3, [r7, #4]
 80013d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80013da:	2300      	movs	r3, #0
 80013dc:	603b      	str	r3, [r7, #0]
 80013de:	4b10      	ldr	r3, [pc, #64]	@ (8001420 <MX_DMA_Init+0x68>)
 80013e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013e2:	4a0f      	ldr	r2, [pc, #60]	@ (8001420 <MX_DMA_Init+0x68>)
 80013e4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80013e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80013ea:	4b0d      	ldr	r3, [pc, #52]	@ (8001420 <MX_DMA_Init+0x68>)
 80013ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80013f2:	603b      	str	r3, [r7, #0]
 80013f4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 80013f6:	2200      	movs	r2, #0
 80013f8:	2100      	movs	r1, #0
 80013fa:	200e      	movs	r0, #14
 80013fc:	f004 fda5 	bl	8005f4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001400:	200e      	movs	r0, #14
 8001402:	f004 fdbe 	bl	8005f82 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001406:	2200      	movs	r2, #0
 8001408:	2100      	movs	r1, #0
 800140a:	2038      	movs	r0, #56	@ 0x38
 800140c:	f004 fd9d 	bl	8005f4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001410:	2038      	movs	r0, #56	@ 0x38
 8001412:	f004 fdb6 	bl	8005f82 <HAL_NVIC_EnableIRQ>

}
 8001416:	bf00      	nop
 8001418:	3708      	adds	r7, #8
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	40023800 	.word	0x40023800

08001424 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b08a      	sub	sp, #40	@ 0x28
 8001428:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800142a:	f107 0314 	add.w	r3, r7, #20
 800142e:	2200      	movs	r2, #0
 8001430:	601a      	str	r2, [r3, #0]
 8001432:	605a      	str	r2, [r3, #4]
 8001434:	609a      	str	r2, [r3, #8]
 8001436:	60da      	str	r2, [r3, #12]
 8001438:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800143a:	2300      	movs	r3, #0
 800143c:	613b      	str	r3, [r7, #16]
 800143e:	4b45      	ldr	r3, [pc, #276]	@ (8001554 <MX_GPIO_Init+0x130>)
 8001440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001442:	4a44      	ldr	r2, [pc, #272]	@ (8001554 <MX_GPIO_Init+0x130>)
 8001444:	f043 0304 	orr.w	r3, r3, #4
 8001448:	6313      	str	r3, [r2, #48]	@ 0x30
 800144a:	4b42      	ldr	r3, [pc, #264]	@ (8001554 <MX_GPIO_Init+0x130>)
 800144c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800144e:	f003 0304 	and.w	r3, r3, #4
 8001452:	613b      	str	r3, [r7, #16]
 8001454:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001456:	2300      	movs	r3, #0
 8001458:	60fb      	str	r3, [r7, #12]
 800145a:	4b3e      	ldr	r3, [pc, #248]	@ (8001554 <MX_GPIO_Init+0x130>)
 800145c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800145e:	4a3d      	ldr	r2, [pc, #244]	@ (8001554 <MX_GPIO_Init+0x130>)
 8001460:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001464:	6313      	str	r3, [r2, #48]	@ 0x30
 8001466:	4b3b      	ldr	r3, [pc, #236]	@ (8001554 <MX_GPIO_Init+0x130>)
 8001468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800146a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800146e:	60fb      	str	r3, [r7, #12]
 8001470:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001472:	2300      	movs	r3, #0
 8001474:	60bb      	str	r3, [r7, #8]
 8001476:	4b37      	ldr	r3, [pc, #220]	@ (8001554 <MX_GPIO_Init+0x130>)
 8001478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800147a:	4a36      	ldr	r2, [pc, #216]	@ (8001554 <MX_GPIO_Init+0x130>)
 800147c:	f043 0301 	orr.w	r3, r3, #1
 8001480:	6313      	str	r3, [r2, #48]	@ 0x30
 8001482:	4b34      	ldr	r3, [pc, #208]	@ (8001554 <MX_GPIO_Init+0x130>)
 8001484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001486:	f003 0301 	and.w	r3, r3, #1
 800148a:	60bb      	str	r3, [r7, #8]
 800148c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800148e:	2300      	movs	r3, #0
 8001490:	607b      	str	r3, [r7, #4]
 8001492:	4b30      	ldr	r3, [pc, #192]	@ (8001554 <MX_GPIO_Init+0x130>)
 8001494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001496:	4a2f      	ldr	r2, [pc, #188]	@ (8001554 <MX_GPIO_Init+0x130>)
 8001498:	f043 0302 	orr.w	r3, r3, #2
 800149c:	6313      	str	r3, [r2, #48]	@ 0x30
 800149e:	4b2d      	ldr	r3, [pc, #180]	@ (8001554 <MX_GPIO_Init+0x130>)
 80014a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014a2:	f003 0302 	and.w	r3, r3, #2
 80014a6:	607b      	str	r3, [r7, #4]
 80014a8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ILI9341_DC_Pin|ILI9341_RESET_Pin, GPIO_PIN_RESET);
 80014aa:	2200      	movs	r2, #0
 80014ac:	2103      	movs	r1, #3
 80014ae:	482a      	ldr	r0, [pc, #168]	@ (8001558 <MX_GPIO_Init+0x134>)
 80014b0:	f005 fb3c 	bl	8006b2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80014b4:	2200      	movs	r2, #0
 80014b6:	2120      	movs	r1, #32
 80014b8:	4828      	ldr	r0, [pc, #160]	@ (800155c <MX_GPIO_Init+0x138>)
 80014ba:	f005 fb37 	bl	8006b2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ILI9341_CS_Pin|SDCARD_CS_Pin, GPIO_PIN_SET);
 80014be:	2201      	movs	r2, #1
 80014c0:	f244 0102 	movw	r1, #16386	@ 0x4002
 80014c4:	4826      	ldr	r0, [pc, #152]	@ (8001560 <MX_GPIO_Init+0x13c>)
 80014c6:	f005 fb31 	bl	8006b2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80014ca:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80014ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80014d0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80014d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d6:	2300      	movs	r3, #0
 80014d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80014da:	f107 0314 	add.w	r3, r7, #20
 80014de:	4619      	mov	r1, r3
 80014e0:	481d      	ldr	r0, [pc, #116]	@ (8001558 <MX_GPIO_Init+0x134>)
 80014e2:	f005 f987 	bl	80067f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ILI9341_DC_Pin ILI9341_RESET_Pin */
  GPIO_InitStruct.Pin = ILI9341_DC_Pin|ILI9341_RESET_Pin;
 80014e6:	2303      	movs	r3, #3
 80014e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014ea:	2301      	movs	r3, #1
 80014ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ee:	2300      	movs	r3, #0
 80014f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014f2:	2300      	movs	r3, #0
 80014f4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014f6:	f107 0314 	add.w	r3, r7, #20
 80014fa:	4619      	mov	r1, r3
 80014fc:	4816      	ldr	r0, [pc, #88]	@ (8001558 <MX_GPIO_Init+0x134>)
 80014fe:	f005 f979 	bl	80067f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001502:	2320      	movs	r3, #32
 8001504:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001506:	2301      	movs	r3, #1
 8001508:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150a:	2300      	movs	r3, #0
 800150c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800150e:	2300      	movs	r3, #0
 8001510:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001512:	f107 0314 	add.w	r3, r7, #20
 8001516:	4619      	mov	r1, r3
 8001518:	4810      	ldr	r0, [pc, #64]	@ (800155c <MX_GPIO_Init+0x138>)
 800151a:	f005 f96b 	bl	80067f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ILI9341_CS_Pin SDCARD_CS_Pin */
  GPIO_InitStruct.Pin = ILI9341_CS_Pin|SDCARD_CS_Pin;
 800151e:	f244 0302 	movw	r3, #16386	@ 0x4002
 8001522:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001524:	2301      	movs	r3, #1
 8001526:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001528:	2300      	movs	r3, #0
 800152a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800152c:	2300      	movs	r3, #0
 800152e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001530:	f107 0314 	add.w	r3, r7, #20
 8001534:	4619      	mov	r1, r3
 8001536:	480a      	ldr	r0, [pc, #40]	@ (8001560 <MX_GPIO_Init+0x13c>)
 8001538:	f005 f95c 	bl	80067f4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800153c:	2200      	movs	r2, #0
 800153e:	2100      	movs	r1, #0
 8001540:	2028      	movs	r0, #40	@ 0x28
 8001542:	f004 fd02 	bl	8005f4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001546:	2028      	movs	r0, #40	@ 0x28
 8001548:	f004 fd1b 	bl	8005f82 <HAL_NVIC_EnableIRQ>

}
 800154c:	bf00      	nop
 800154e:	3728      	adds	r7, #40	@ 0x28
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}
 8001554:	40023800 	.word	0x40023800
 8001558:	40020800 	.word	0x40020800
 800155c:	40020000 	.word	0x40020000
 8001560:	40020400 	.word	0x40020400

08001564 <MX_I2S2_Init>:
I2S_HandleTypeDef hi2s3;
DMA_HandleTypeDef hdma_spi2_rx;

/* I2S2 init function */
void MX_I2S2_Init(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8001568:	4b13      	ldr	r3, [pc, #76]	@ (80015b8 <MX_I2S2_Init+0x54>)
 800156a:	4a14      	ldr	r2, [pc, #80]	@ (80015bc <MX_I2S2_Init+0x58>)
 800156c:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 800156e:	4b12      	ldr	r3, [pc, #72]	@ (80015b8 <MX_I2S2_Init+0x54>)
 8001570:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8001574:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8001576:	4b10      	ldr	r3, [pc, #64]	@ (80015b8 <MX_I2S2_Init+0x54>)
 8001578:	2200      	movs	r2, #0
 800157a:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_24B;
 800157c:	4b0e      	ldr	r3, [pc, #56]	@ (80015b8 <MX_I2S2_Init+0x54>)
 800157e:	2203      	movs	r2, #3
 8001580:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8001582:	4b0d      	ldr	r3, [pc, #52]	@ (80015b8 <MX_I2S2_Init+0x54>)
 8001584:	2200      	movs	r2, #0
 8001586:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_16K;
 8001588:	4b0b      	ldr	r3, [pc, #44]	@ (80015b8 <MX_I2S2_Init+0x54>)
 800158a:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 800158e:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8001590:	4b09      	ldr	r3, [pc, #36]	@ (80015b8 <MX_I2S2_Init+0x54>)
 8001592:	2200      	movs	r2, #0
 8001594:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8001596:	4b08      	ldr	r3, [pc, #32]	@ (80015b8 <MX_I2S2_Init+0x54>)
 8001598:	2200      	movs	r2, #0
 800159a:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800159c:	4b06      	ldr	r3, [pc, #24]	@ (80015b8 <MX_I2S2_Init+0x54>)
 800159e:	2200      	movs	r2, #0
 80015a0:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 80015a2:	4805      	ldr	r0, [pc, #20]	@ (80015b8 <MX_I2S2_Init+0x54>)
 80015a4:	f005 fb00 	bl	8006ba8 <HAL_I2S_Init>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d001      	beq.n	80015b2 <MX_I2S2_Init+0x4e>
  {
    Error_Handler();
 80015ae:	f003 f913 	bl	80047d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 80015b2:	bf00      	nop
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	2000d3c0 	.word	0x2000d3c0
 80015bc:	40003800 	.word	0x40003800

080015c0 <MX_I2S3_Init>:
/* I2S3 init function */
void MX_I2S3_Init(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80015c4:	4b13      	ldr	r3, [pc, #76]	@ (8001614 <MX_I2S3_Init+0x54>)
 80015c6:	4a14      	ldr	r2, [pc, #80]	@ (8001618 <MX_I2S3_Init+0x58>)
 80015c8:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80015ca:	4b12      	ldr	r3, [pc, #72]	@ (8001614 <MX_I2S3_Init+0x54>)
 80015cc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80015d0:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80015d2:	4b10      	ldr	r3, [pc, #64]	@ (8001614 <MX_I2S3_Init+0x54>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80015d8:	4b0e      	ldr	r3, [pc, #56]	@ (8001614 <MX_I2S3_Init+0x54>)
 80015da:	2200      	movs	r2, #0
 80015dc:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 80015de:	4b0d      	ldr	r3, [pc, #52]	@ (8001614 <MX_I2S3_Init+0x54>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_16K;
 80015e4:	4b0b      	ldr	r3, [pc, #44]	@ (8001614 <MX_I2S3_Init+0x54>)
 80015e6:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 80015ea:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80015ec:	4b09      	ldr	r3, [pc, #36]	@ (8001614 <MX_I2S3_Init+0x54>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80015f2:	4b08      	ldr	r3, [pc, #32]	@ (8001614 <MX_I2S3_Init+0x54>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80015f8:	4b06      	ldr	r3, [pc, #24]	@ (8001614 <MX_I2S3_Init+0x54>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80015fe:	4805      	ldr	r0, [pc, #20]	@ (8001614 <MX_I2S3_Init+0x54>)
 8001600:	f005 fad2 	bl	8006ba8 <HAL_I2S_Init>
 8001604:	4603      	mov	r3, r0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d001      	beq.n	800160e <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 800160a:	f003 f8e5 	bl	80047d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 800160e:	bf00      	nop
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	2000d408 	.word	0x2000d408
 8001618:	40003c00 	.word	0x40003c00

0800161c <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b08e      	sub	sp, #56	@ 0x38
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001624:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001628:	2200      	movs	r2, #0
 800162a:	601a      	str	r2, [r3, #0]
 800162c:	605a      	str	r2, [r3, #4]
 800162e:	609a      	str	r2, [r3, #8]
 8001630:	60da      	str	r2, [r3, #12]
 8001632:	611a      	str	r2, [r3, #16]
  if(i2sHandle->Instance==SPI2)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4a69      	ldr	r2, [pc, #420]	@ (80017e0 <HAL_I2S_MspInit+0x1c4>)
 800163a:	4293      	cmp	r3, r2
 800163c:	d17b      	bne.n	8001736 <HAL_I2S_MspInit+0x11a>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* I2S2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800163e:	2300      	movs	r3, #0
 8001640:	623b      	str	r3, [r7, #32]
 8001642:	4b68      	ldr	r3, [pc, #416]	@ (80017e4 <HAL_I2S_MspInit+0x1c8>)
 8001644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001646:	4a67      	ldr	r2, [pc, #412]	@ (80017e4 <HAL_I2S_MspInit+0x1c8>)
 8001648:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800164c:	6413      	str	r3, [r2, #64]	@ 0x40
 800164e:	4b65      	ldr	r3, [pc, #404]	@ (80017e4 <HAL_I2S_MspInit+0x1c8>)
 8001650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001652:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001656:	623b      	str	r3, [r7, #32]
 8001658:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800165a:	2300      	movs	r3, #0
 800165c:	61fb      	str	r3, [r7, #28]
 800165e:	4b61      	ldr	r3, [pc, #388]	@ (80017e4 <HAL_I2S_MspInit+0x1c8>)
 8001660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001662:	4a60      	ldr	r2, [pc, #384]	@ (80017e4 <HAL_I2S_MspInit+0x1c8>)
 8001664:	f043 0304 	orr.w	r3, r3, #4
 8001668:	6313      	str	r3, [r2, #48]	@ 0x30
 800166a:	4b5e      	ldr	r3, [pc, #376]	@ (80017e4 <HAL_I2S_MspInit+0x1c8>)
 800166c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800166e:	f003 0304 	and.w	r3, r3, #4
 8001672:	61fb      	str	r3, [r7, #28]
 8001674:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001676:	2300      	movs	r3, #0
 8001678:	61bb      	str	r3, [r7, #24]
 800167a:	4b5a      	ldr	r3, [pc, #360]	@ (80017e4 <HAL_I2S_MspInit+0x1c8>)
 800167c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800167e:	4a59      	ldr	r2, [pc, #356]	@ (80017e4 <HAL_I2S_MspInit+0x1c8>)
 8001680:	f043 0302 	orr.w	r3, r3, #2
 8001684:	6313      	str	r3, [r2, #48]	@ 0x30
 8001686:	4b57      	ldr	r3, [pc, #348]	@ (80017e4 <HAL_I2S_MspInit+0x1c8>)
 8001688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800168a:	f003 0302 	and.w	r3, r3, #2
 800168e:	61bb      	str	r3, [r7, #24]
 8001690:	69bb      	ldr	r3, [r7, #24]
    /**I2S2 GPIO Configuration
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001692:	2308      	movs	r3, #8
 8001694:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001696:	2302      	movs	r3, #2
 8001698:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169a:	2300      	movs	r3, #0
 800169c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800169e:	2300      	movs	r3, #0
 80016a0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80016a2:	2305      	movs	r3, #5
 80016a4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016aa:	4619      	mov	r1, r3
 80016ac:	484e      	ldr	r0, [pc, #312]	@ (80017e8 <HAL_I2S_MspInit+0x1cc>)
 80016ae:	f005 f8a1 	bl	80067f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 80016b2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80016b6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016b8:	2302      	movs	r3, #2
 80016ba:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016bc:	2300      	movs	r3, #0
 80016be:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016c0:	2300      	movs	r3, #0
 80016c2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80016c4:	2305      	movs	r3, #5
 80016c6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016cc:	4619      	mov	r1, r3
 80016ce:	4847      	ldr	r0, [pc, #284]	@ (80017ec <HAL_I2S_MspInit+0x1d0>)
 80016d0:	f005 f890 	bl	80067f4 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 80016d4:	4b46      	ldr	r3, [pc, #280]	@ (80017f0 <HAL_I2S_MspInit+0x1d4>)
 80016d6:	4a47      	ldr	r2, [pc, #284]	@ (80017f4 <HAL_I2S_MspInit+0x1d8>)
 80016d8:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 80016da:	4b45      	ldr	r3, [pc, #276]	@ (80017f0 <HAL_I2S_MspInit+0x1d4>)
 80016dc:	2200      	movs	r2, #0
 80016de:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80016e0:	4b43      	ldr	r3, [pc, #268]	@ (80017f0 <HAL_I2S_MspInit+0x1d4>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80016e6:	4b42      	ldr	r3, [pc, #264]	@ (80017f0 <HAL_I2S_MspInit+0x1d4>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80016ec:	4b40      	ldr	r3, [pc, #256]	@ (80017f0 <HAL_I2S_MspInit+0x1d4>)
 80016ee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80016f2:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80016f4:	4b3e      	ldr	r3, [pc, #248]	@ (80017f0 <HAL_I2S_MspInit+0x1d4>)
 80016f6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80016fa:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80016fc:	4b3c      	ldr	r3, [pc, #240]	@ (80017f0 <HAL_I2S_MspInit+0x1d4>)
 80016fe:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001702:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 8001704:	4b3a      	ldr	r3, [pc, #232]	@ (80017f0 <HAL_I2S_MspInit+0x1d4>)
 8001706:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800170a:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800170c:	4b38      	ldr	r3, [pc, #224]	@ (80017f0 <HAL_I2S_MspInit+0x1d4>)
 800170e:	2200      	movs	r2, #0
 8001710:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001712:	4b37      	ldr	r3, [pc, #220]	@ (80017f0 <HAL_I2S_MspInit+0x1d4>)
 8001714:	2200      	movs	r2, #0
 8001716:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8001718:	4835      	ldr	r0, [pc, #212]	@ (80017f0 <HAL_I2S_MspInit+0x1d4>)
 800171a:	f004 fc69 	bl	8005ff0 <HAL_DMA_Init>
 800171e:	4603      	mov	r3, r0
 8001720:	2b00      	cmp	r3, #0
 8001722:	d001      	beq.n	8001728 <HAL_I2S_MspInit+0x10c>
    {
      Error_Handler();
 8001724:	f003 f858 	bl	80047d8 <Error_Handler>
    }

    __HAL_LINKDMA(i2sHandle,hdmarx,hdma_spi2_rx);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	4a31      	ldr	r2, [pc, #196]	@ (80017f0 <HAL_I2S_MspInit+0x1d4>)
 800172c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800172e:	4a30      	ldr	r2, [pc, #192]	@ (80017f0 <HAL_I2S_MspInit+0x1d4>)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001734:	e04f      	b.n	80017d6 <HAL_I2S_MspInit+0x1ba>
  else if(i2sHandle->Instance==SPI3)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	4a2f      	ldr	r2, [pc, #188]	@ (80017f8 <HAL_I2S_MspInit+0x1dc>)
 800173c:	4293      	cmp	r3, r2
 800173e:	d14a      	bne.n	80017d6 <HAL_I2S_MspInit+0x1ba>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001740:	2300      	movs	r3, #0
 8001742:	617b      	str	r3, [r7, #20]
 8001744:	4b27      	ldr	r3, [pc, #156]	@ (80017e4 <HAL_I2S_MspInit+0x1c8>)
 8001746:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001748:	4a26      	ldr	r2, [pc, #152]	@ (80017e4 <HAL_I2S_MspInit+0x1c8>)
 800174a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800174e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001750:	4b24      	ldr	r3, [pc, #144]	@ (80017e4 <HAL_I2S_MspInit+0x1c8>)
 8001752:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001754:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001758:	617b      	str	r3, [r7, #20]
 800175a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800175c:	2300      	movs	r3, #0
 800175e:	613b      	str	r3, [r7, #16]
 8001760:	4b20      	ldr	r3, [pc, #128]	@ (80017e4 <HAL_I2S_MspInit+0x1c8>)
 8001762:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001764:	4a1f      	ldr	r2, [pc, #124]	@ (80017e4 <HAL_I2S_MspInit+0x1c8>)
 8001766:	f043 0301 	orr.w	r3, r3, #1
 800176a:	6313      	str	r3, [r2, #48]	@ 0x30
 800176c:	4b1d      	ldr	r3, [pc, #116]	@ (80017e4 <HAL_I2S_MspInit+0x1c8>)
 800176e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001770:	f003 0301 	and.w	r3, r3, #1
 8001774:	613b      	str	r3, [r7, #16]
 8001776:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001778:	2300      	movs	r3, #0
 800177a:	60fb      	str	r3, [r7, #12]
 800177c:	4b19      	ldr	r3, [pc, #100]	@ (80017e4 <HAL_I2S_MspInit+0x1c8>)
 800177e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001780:	4a18      	ldr	r2, [pc, #96]	@ (80017e4 <HAL_I2S_MspInit+0x1c8>)
 8001782:	f043 0304 	orr.w	r3, r3, #4
 8001786:	6313      	str	r3, [r2, #48]	@ 0x30
 8001788:	4b16      	ldr	r3, [pc, #88]	@ (80017e4 <HAL_I2S_MspInit+0x1c8>)
 800178a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800178c:	f003 0304 	and.w	r3, r3, #4
 8001790:	60fb      	str	r3, [r7, #12]
 8001792:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001794:	2310      	movs	r3, #16
 8001796:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001798:	2302      	movs	r3, #2
 800179a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179c:	2300      	movs	r3, #0
 800179e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017a0:	2300      	movs	r3, #0
 80017a2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80017a4:	2306      	movs	r3, #6
 80017a6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017ac:	4619      	mov	r1, r3
 80017ae:	4813      	ldr	r0, [pc, #76]	@ (80017fc <HAL_I2S_MspInit+0x1e0>)
 80017b0:	f005 f820 	bl	80067f4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 80017b4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80017b8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ba:	2302      	movs	r3, #2
 80017bc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017be:	2300      	movs	r3, #0
 80017c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017c2:	2300      	movs	r3, #0
 80017c4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80017c6:	2306      	movs	r3, #6
 80017c8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017ce:	4619      	mov	r1, r3
 80017d0:	4805      	ldr	r0, [pc, #20]	@ (80017e8 <HAL_I2S_MspInit+0x1cc>)
 80017d2:	f005 f80f 	bl	80067f4 <HAL_GPIO_Init>
}
 80017d6:	bf00      	nop
 80017d8:	3738      	adds	r7, #56	@ 0x38
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	40003800 	.word	0x40003800
 80017e4:	40023800 	.word	0x40023800
 80017e8:	40020800 	.word	0x40020800
 80017ec:	40020400 	.word	0x40020400
 80017f0:	2000d450 	.word	0x2000d450
 80017f4:	40026058 	.word	0x40026058
 80017f8:	40003c00 	.word	0x40003c00
 80017fc:	40020000 	.word	0x40020000

08001800 <ILI9341_WriteCommand>:
#include "stm32f4xx_hal.h"
#include "ili9341.h"

// Send command to display. Use ILI9341_SELECT() before
static inline void ILI9341_WriteCommand(ILI9341TypeDef *display, uint8_t command)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b082      	sub	sp, #8
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
 8001808:	460b      	mov	r3, r1
 800180a:	70fb      	strb	r3, [r7, #3]
	ILI9341_COMMAND(display);
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	8a5b      	ldrh	r3, [r3, #18]
 8001810:	461a      	mov	r2, r3
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	689b      	ldr	r3, [r3, #8]
 8001816:	0412      	lsls	r2, r2, #16
 8001818:	619a      	str	r2, [r3, #24]
	HAL_SPI_Transmit(display->spi, &command, 1, 1);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6818      	ldr	r0, [r3, #0]
 800181e:	1cf9      	adds	r1, r7, #3
 8001820:	2301      	movs	r3, #1
 8001822:	2201      	movs	r2, #1
 8001824:	f006 fdef 	bl	8008406 <HAL_SPI_Transmit>
}
 8001828:	bf00      	nop
 800182a:	3708      	adds	r7, #8
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}

08001830 <ILI9341_WriteByte>:

// Send byte to display. Use ILI9341_SELECT() before
static inline void ILI9341_WriteByte(ILI9341TypeDef *display, uint8_t data)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b082      	sub	sp, #8
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
 8001838:	460b      	mov	r3, r1
 800183a:	70fb      	strb	r3, [r7, #3]
	ILI9341_DATA(display);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	8a5a      	ldrh	r2, [r3, #18]
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	689b      	ldr	r3, [r3, #8]
 8001844:	619a      	str	r2, [r3, #24]
	HAL_SPI_Transmit(display->spi, &data, 1, 1);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	6818      	ldr	r0, [r3, #0]
 800184a:	1cf9      	adds	r1, r7, #3
 800184c:	2301      	movs	r3, #1
 800184e:	2201      	movs	r2, #1
 8001850:	f006 fdd9 	bl	8008406 <HAL_SPI_Transmit>
}
 8001854:	bf00      	nop
 8001856:	3708      	adds	r7, #8
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}

0800185c <ILI9341_WriteBuffer>:

// Send buffer to display. Use ILI9341_SELECT() before
static inline void ILI9341_WriteBuffer(ILI9341TypeDef *display, uint8_t* buff, size_t buff_size)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b086      	sub	sp, #24
 8001860:	af00      	add	r7, sp, #0
 8001862:	60f8      	str	r0, [r7, #12]
 8001864:	60b9      	str	r1, [r7, #8]
 8001866:	607a      	str	r2, [r7, #4]
	ILI9341_DATA(display);
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	8a5a      	ldrh	r2, [r3, #18]
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	689b      	ldr	r3, [r3, #8]
 8001870:	619a      	str	r2, [r3, #24]

    // split data in small chunks because HAL can't send more then 64K at once
    while (buff_size > 0) {
 8001872:	e015      	b.n	80018a0 <ILI9341_WriteBuffer+0x44>
        uint16_t chunk_size = buff_size > 32768 ? 32768 : buff_size;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800187a:	bf28      	it	cs
 800187c:	f44f 4300 	movcs.w	r3, #32768	@ 0x8000
 8001880:	82fb      	strh	r3, [r7, #22]
        HAL_SPI_Transmit(display->spi, buff, chunk_size, 10);
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	6818      	ldr	r0, [r3, #0]
 8001886:	8afa      	ldrh	r2, [r7, #22]
 8001888:	230a      	movs	r3, #10
 800188a:	68b9      	ldr	r1, [r7, #8]
 800188c:	f006 fdbb 	bl	8008406 <HAL_SPI_Transmit>
        buff += chunk_size;
 8001890:	8afb      	ldrh	r3, [r7, #22]
 8001892:	68ba      	ldr	r2, [r7, #8]
 8001894:	4413      	add	r3, r2
 8001896:	60bb      	str	r3, [r7, #8]
        buff_size -= chunk_size;
 8001898:	8afb      	ldrh	r3, [r7, #22]
 800189a:	687a      	ldr	r2, [r7, #4]
 800189c:	1ad3      	subs	r3, r2, r3
 800189e:	607b      	str	r3, [r7, #4]
    while (buff_size > 0) {
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d1e6      	bne.n	8001874 <ILI9341_WriteBuffer+0x18>
    }
}
 80018a6:	bf00      	nop
 80018a8:	bf00      	nop
 80018aa:	3718      	adds	r7, #24
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}

080018b0 <ILI9341_SetAddressWindow>:

static inline void ILI9341_SetAddressWindow(ILI9341TypeDef *display, uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b086      	sub	sp, #24
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	60f8      	str	r0, [r7, #12]
 80018b8:	4608      	mov	r0, r1
 80018ba:	4611      	mov	r1, r2
 80018bc:	461a      	mov	r2, r3
 80018be:	4603      	mov	r3, r0
 80018c0:	817b      	strh	r3, [r7, #10]
 80018c2:	460b      	mov	r3, r1
 80018c4:	813b      	strh	r3, [r7, #8]
 80018c6:	4613      	mov	r3, r2
 80018c8:	80fb      	strh	r3, [r7, #6]
    // Column address set
	ILI9341_WriteCommand(display, 0x2A); // CASET
 80018ca:	212a      	movs	r1, #42	@ 0x2a
 80018cc:	68f8      	ldr	r0, [r7, #12]
 80018ce:	f7ff ff97 	bl	8001800 <ILI9341_WriteCommand>

	uint8_t data[4];
	data[0] = x1 >> 8;
 80018d2:	897b      	ldrh	r3, [r7, #10]
 80018d4:	0a1b      	lsrs	r3, r3, #8
 80018d6:	b29b      	uxth	r3, r3
 80018d8:	b2db      	uxtb	r3, r3
 80018da:	753b      	strb	r3, [r7, #20]
	data[1] = x1;
 80018dc:	897b      	ldrh	r3, [r7, #10]
 80018de:	b2db      	uxtb	r3, r3
 80018e0:	757b      	strb	r3, [r7, #21]
	data[2] = x2 >> 8;
 80018e2:	88fb      	ldrh	r3, [r7, #6]
 80018e4:	0a1b      	lsrs	r3, r3, #8
 80018e6:	b29b      	uxth	r3, r3
 80018e8:	b2db      	uxtb	r3, r3
 80018ea:	75bb      	strb	r3, [r7, #22]
	data[3] = x2;
 80018ec:	88fb      	ldrh	r3, [r7, #6]
 80018ee:	b2db      	uxtb	r3, r3
 80018f0:	75fb      	strb	r3, [r7, #23]

	ILI9341_DATA(display);
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	8a5a      	ldrh	r2, [r3, #18]
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	689b      	ldr	r3, [r3, #8]
 80018fa:	619a      	str	r2, [r3, #24]
	HAL_SPI_Transmit(display->spi, data, 4, 1);
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	6818      	ldr	r0, [r3, #0]
 8001900:	f107 0114 	add.w	r1, r7, #20
 8001904:	2301      	movs	r3, #1
 8001906:	2204      	movs	r2, #4
 8001908:	f006 fd7d 	bl	8008406 <HAL_SPI_Transmit>

    // Row address set
	ILI9341_WriteCommand(display, 0x2B); // RASET
 800190c:	212b      	movs	r1, #43	@ 0x2b
 800190e:	68f8      	ldr	r0, [r7, #12]
 8001910:	f7ff ff76 	bl	8001800 <ILI9341_WriteCommand>

	data[0] = y1 >> 8;
 8001914:	893b      	ldrh	r3, [r7, #8]
 8001916:	0a1b      	lsrs	r3, r3, #8
 8001918:	b29b      	uxth	r3, r3
 800191a:	b2db      	uxtb	r3, r3
 800191c:	753b      	strb	r3, [r7, #20]
	data[1] = y1;
 800191e:	893b      	ldrh	r3, [r7, #8]
 8001920:	b2db      	uxtb	r3, r3
 8001922:	757b      	strb	r3, [r7, #21]
	data[2] = y2 >> 8;
 8001924:	8c3b      	ldrh	r3, [r7, #32]
 8001926:	0a1b      	lsrs	r3, r3, #8
 8001928:	b29b      	uxth	r3, r3
 800192a:	b2db      	uxtb	r3, r3
 800192c:	75bb      	strb	r3, [r7, #22]
	data[3] = y2;
 800192e:	8c3b      	ldrh	r3, [r7, #32]
 8001930:	b2db      	uxtb	r3, r3
 8001932:	75fb      	strb	r3, [r7, #23]

	ILI9341_DATA(display);
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	8a5a      	ldrh	r2, [r3, #18]
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	689b      	ldr	r3, [r3, #8]
 800193c:	619a      	str	r2, [r3, #24]
	HAL_SPI_Transmit(display->spi, data, 4, 1);
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	6818      	ldr	r0, [r3, #0]
 8001942:	f107 0114 	add.w	r1, r7, #20
 8001946:	2301      	movs	r3, #1
 8001948:	2204      	movs	r2, #4
 800194a:	f006 fd5c 	bl	8008406 <HAL_SPI_Transmit>

    // Write to RAM
	ILI9341_WriteCommand(display, 0x2C); // RAMWR
 800194e:	212c      	movs	r1, #44	@ 0x2c
 8001950:	68f8      	ldr	r0, [r7, #12]
 8001952:	f7ff ff55 	bl	8001800 <ILI9341_WriteCommand>
}
 8001956:	bf00      	nop
 8001958:	3718      	adds	r7, #24
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}

0800195e <ILI9341_Reset>:

static inline void ILI9341_Reset(ILI9341TypeDef *display)
{
 800195e:	b580      	push	{r7, lr}
 8001960:	b082      	sub	sp, #8
 8001962:	af00      	add	r7, sp, #0
 8001964:	6078      	str	r0, [r7, #4]
    display->reset_gpio_port->BSRR = (uint32_t)(display->reset_pin) << 16U;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	8a9b      	ldrh	r3, [r3, #20]
 800196a:	461a      	mov	r2, r3
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	68db      	ldr	r3, [r3, #12]
 8001970:	0412      	lsls	r2, r2, #16
 8001972:	619a      	str	r2, [r3, #24]
    HAL_Delay(5);
 8001974:	2005      	movs	r0, #5
 8001976:	f003 fd93 	bl	80054a0 <HAL_Delay>
    display->reset_gpio_port->BSRR = display->reset_pin;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	8a9a      	ldrh	r2, [r3, #20]
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	68db      	ldr	r3, [r3, #12]
 8001982:	619a      	str	r2, [r3, #24]
}
 8001984:	bf00      	nop
 8001986:	3708      	adds	r7, #8
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}

0800198c <ILI9341_Init>:

void ILI9341_Init(ILI9341TypeDef *display)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
	ILI9341_SELECT(display);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	8a1b      	ldrh	r3, [r3, #16]
 8001998:	461a      	mov	r2, r3
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	685b      	ldr	r3, [r3, #4]
 800199e:	0412      	lsls	r2, r2, #16
 80019a0:	619a      	str	r2, [r3, #24]
	ILI9341_Reset(display);
 80019a2:	6878      	ldr	r0, [r7, #4]
 80019a4:	f7ff ffdb 	bl	800195e <ILI9341_Reset>

	// SOFTWARE RESET
	ILI9341_WriteCommand(display, 0x01);
 80019a8:	2101      	movs	r1, #1
 80019aa:	6878      	ldr	r0, [r7, #4]
 80019ac:	f7ff ff28 	bl	8001800 <ILI9341_WriteCommand>
	HAL_Delay(1000);
 80019b0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80019b4:	f003 fd74 	bl	80054a0 <HAL_Delay>

	// POWER CONTROL A
	ILI9341_WriteCommand(display, 0xCB);
 80019b8:	21cb      	movs	r1, #203	@ 0xcb
 80019ba:	6878      	ldr	r0, [r7, #4]
 80019bc:	f7ff ff20 	bl	8001800 <ILI9341_WriteCommand>
	ILI9341_WriteByte(display, 0x39);
 80019c0:	2139      	movs	r1, #57	@ 0x39
 80019c2:	6878      	ldr	r0, [r7, #4]
 80019c4:	f7ff ff34 	bl	8001830 <ILI9341_WriteByte>
	ILI9341_WriteByte(display, 0x2C);
 80019c8:	212c      	movs	r1, #44	@ 0x2c
 80019ca:	6878      	ldr	r0, [r7, #4]
 80019cc:	f7ff ff30 	bl	8001830 <ILI9341_WriteByte>
	ILI9341_WriteByte(display, 0x00);
 80019d0:	2100      	movs	r1, #0
 80019d2:	6878      	ldr	r0, [r7, #4]
 80019d4:	f7ff ff2c 	bl	8001830 <ILI9341_WriteByte>
	ILI9341_WriteByte(display, 0x34);
 80019d8:	2134      	movs	r1, #52	@ 0x34
 80019da:	6878      	ldr	r0, [r7, #4]
 80019dc:	f7ff ff28 	bl	8001830 <ILI9341_WriteByte>
	ILI9341_WriteByte(display, 0x02);
 80019e0:	2102      	movs	r1, #2
 80019e2:	6878      	ldr	r0, [r7, #4]
 80019e4:	f7ff ff24 	bl	8001830 <ILI9341_WriteByte>

	// POWER CONTROL B
	ILI9341_WriteCommand(display, 0xCF);
 80019e8:	21cf      	movs	r1, #207	@ 0xcf
 80019ea:	6878      	ldr	r0, [r7, #4]
 80019ec:	f7ff ff08 	bl	8001800 <ILI9341_WriteCommand>
	ILI9341_WriteByte(display, 0x00);
 80019f0:	2100      	movs	r1, #0
 80019f2:	6878      	ldr	r0, [r7, #4]
 80019f4:	f7ff ff1c 	bl	8001830 <ILI9341_WriteByte>
	ILI9341_WriteByte(display, 0xC1);
 80019f8:	21c1      	movs	r1, #193	@ 0xc1
 80019fa:	6878      	ldr	r0, [r7, #4]
 80019fc:	f7ff ff18 	bl	8001830 <ILI9341_WriteByte>
	ILI9341_WriteByte(display, 0x30);
 8001a00:	2130      	movs	r1, #48	@ 0x30
 8001a02:	6878      	ldr	r0, [r7, #4]
 8001a04:	f7ff ff14 	bl	8001830 <ILI9341_WriteByte>

	// DRIVER TIMING CONTROL A
	ILI9341_WriteCommand(display, 0xE8);
 8001a08:	21e8      	movs	r1, #232	@ 0xe8
 8001a0a:	6878      	ldr	r0, [r7, #4]
 8001a0c:	f7ff fef8 	bl	8001800 <ILI9341_WriteCommand>
	ILI9341_WriteByte(display, 0x85);
 8001a10:	2185      	movs	r1, #133	@ 0x85
 8001a12:	6878      	ldr	r0, [r7, #4]
 8001a14:	f7ff ff0c 	bl	8001830 <ILI9341_WriteByte>
	ILI9341_WriteByte(display, 0x00);
 8001a18:	2100      	movs	r1, #0
 8001a1a:	6878      	ldr	r0, [r7, #4]
 8001a1c:	f7ff ff08 	bl	8001830 <ILI9341_WriteByte>
	ILI9341_WriteByte(display, 0x78);
 8001a20:	2178      	movs	r1, #120	@ 0x78
 8001a22:	6878      	ldr	r0, [r7, #4]
 8001a24:	f7ff ff04 	bl	8001830 <ILI9341_WriteByte>

	// DRIVER TIMING CONTROL B
	ILI9341_WriteCommand(display, 0xEA);
 8001a28:	21ea      	movs	r1, #234	@ 0xea
 8001a2a:	6878      	ldr	r0, [r7, #4]
 8001a2c:	f7ff fee8 	bl	8001800 <ILI9341_WriteCommand>
	ILI9341_WriteByte(display, 0x00);
 8001a30:	2100      	movs	r1, #0
 8001a32:	6878      	ldr	r0, [r7, #4]
 8001a34:	f7ff fefc 	bl	8001830 <ILI9341_WriteByte>
	ILI9341_WriteByte(display, 0x00);
 8001a38:	2100      	movs	r1, #0
 8001a3a:	6878      	ldr	r0, [r7, #4]
 8001a3c:	f7ff fef8 	bl	8001830 <ILI9341_WriteByte>

	// POWER ON SEQUENCE CONTROL
	ILI9341_WriteCommand(display, 0xED);
 8001a40:	21ed      	movs	r1, #237	@ 0xed
 8001a42:	6878      	ldr	r0, [r7, #4]
 8001a44:	f7ff fedc 	bl	8001800 <ILI9341_WriteCommand>
	ILI9341_WriteByte(display, 0x64);
 8001a48:	2164      	movs	r1, #100	@ 0x64
 8001a4a:	6878      	ldr	r0, [r7, #4]
 8001a4c:	f7ff fef0 	bl	8001830 <ILI9341_WriteByte>
	ILI9341_WriteByte(display, 0x03);
 8001a50:	2103      	movs	r1, #3
 8001a52:	6878      	ldr	r0, [r7, #4]
 8001a54:	f7ff feec 	bl	8001830 <ILI9341_WriteByte>
	ILI9341_WriteByte(display, 0x12);
 8001a58:	2112      	movs	r1, #18
 8001a5a:	6878      	ldr	r0, [r7, #4]
 8001a5c:	f7ff fee8 	bl	8001830 <ILI9341_WriteByte>
	ILI9341_WriteByte(display, 0x81);
 8001a60:	2181      	movs	r1, #129	@ 0x81
 8001a62:	6878      	ldr	r0, [r7, #4]
 8001a64:	f7ff fee4 	bl	8001830 <ILI9341_WriteByte>

	// PUMP RATIO CONTROL
	ILI9341_WriteCommand(display, 0xF7);
 8001a68:	21f7      	movs	r1, #247	@ 0xf7
 8001a6a:	6878      	ldr	r0, [r7, #4]
 8001a6c:	f7ff fec8 	bl	8001800 <ILI9341_WriteCommand>
	ILI9341_WriteByte(display, 0x20);
 8001a70:	2120      	movs	r1, #32
 8001a72:	6878      	ldr	r0, [r7, #4]
 8001a74:	f7ff fedc 	bl	8001830 <ILI9341_WriteByte>

	// POWER CONTROL,VRH[5:0]
	ILI9341_WriteCommand(display, 0xC0);
 8001a78:	21c0      	movs	r1, #192	@ 0xc0
 8001a7a:	6878      	ldr	r0, [r7, #4]
 8001a7c:	f7ff fec0 	bl	8001800 <ILI9341_WriteCommand>
	ILI9341_WriteByte(display, 0x23);
 8001a80:	2123      	movs	r1, #35	@ 0x23
 8001a82:	6878      	ldr	r0, [r7, #4]
 8001a84:	f7ff fed4 	bl	8001830 <ILI9341_WriteByte>

	// POWER CONTROL,SAP[2:0];BT[3:0]
	ILI9341_WriteCommand(display, 0xC1);
 8001a88:	21c1      	movs	r1, #193	@ 0xc1
 8001a8a:	6878      	ldr	r0, [r7, #4]
 8001a8c:	f7ff feb8 	bl	8001800 <ILI9341_WriteCommand>
	ILI9341_WriteByte(display, 0x10);
 8001a90:	2110      	movs	r1, #16
 8001a92:	6878      	ldr	r0, [r7, #4]
 8001a94:	f7ff fecc 	bl	8001830 <ILI9341_WriteByte>

	// VCM CONTROL
	ILI9341_WriteCommand(display, 0xC5);
 8001a98:	21c5      	movs	r1, #197	@ 0xc5
 8001a9a:	6878      	ldr	r0, [r7, #4]
 8001a9c:	f7ff feb0 	bl	8001800 <ILI9341_WriteCommand>
	ILI9341_WriteByte(display, 0x3E);
 8001aa0:	213e      	movs	r1, #62	@ 0x3e
 8001aa2:	6878      	ldr	r0, [r7, #4]
 8001aa4:	f7ff fec4 	bl	8001830 <ILI9341_WriteByte>
	ILI9341_WriteByte(display, 0x28);
 8001aa8:	2128      	movs	r1, #40	@ 0x28
 8001aaa:	6878      	ldr	r0, [r7, #4]
 8001aac:	f7ff fec0 	bl	8001830 <ILI9341_WriteByte>

	// VCM CONTROL 2
	ILI9341_WriteCommand(display, 0xC7);
 8001ab0:	21c7      	movs	r1, #199	@ 0xc7
 8001ab2:	6878      	ldr	r0, [r7, #4]
 8001ab4:	f7ff fea4 	bl	8001800 <ILI9341_WriteCommand>
	ILI9341_WriteByte(display, 0x86);
 8001ab8:	2186      	movs	r1, #134	@ 0x86
 8001aba:	6878      	ldr	r0, [r7, #4]
 8001abc:	f7ff feb8 	bl	8001830 <ILI9341_WriteByte>

	// MEMORY ACCESS CONTROL
	ILI9341_WriteCommand(display, 0x36);
 8001ac0:	2136      	movs	r1, #54	@ 0x36
 8001ac2:	6878      	ldr	r0, [r7, #4]
 8001ac4:	f7ff fe9c 	bl	8001800 <ILI9341_WriteCommand>
	ILI9341_WriteByte(display, 0x48);
 8001ac8:	2148      	movs	r1, #72	@ 0x48
 8001aca:	6878      	ldr	r0, [r7, #4]
 8001acc:	f7ff feb0 	bl	8001830 <ILI9341_WriteByte>

	// PIXEL FORMAT
	ILI9341_WriteCommand(display, 0x3A);
 8001ad0:	213a      	movs	r1, #58	@ 0x3a
 8001ad2:	6878      	ldr	r0, [r7, #4]
 8001ad4:	f7ff fe94 	bl	8001800 <ILI9341_WriteCommand>
	ILI9341_WriteByte(display, 0x55);
 8001ad8:	2155      	movs	r1, #85	@ 0x55
 8001ada:	6878      	ldr	r0, [r7, #4]
 8001adc:	f7ff fea8 	bl	8001830 <ILI9341_WriteByte>

	// FRAME RATIO CONTROL, STANDARD RGB COLOR
	ILI9341_WriteCommand(display, 0xB1);
 8001ae0:	21b1      	movs	r1, #177	@ 0xb1
 8001ae2:	6878      	ldr	r0, [r7, #4]
 8001ae4:	f7ff fe8c 	bl	8001800 <ILI9341_WriteCommand>
	ILI9341_WriteByte(display, 0x00);
 8001ae8:	2100      	movs	r1, #0
 8001aea:	6878      	ldr	r0, [r7, #4]
 8001aec:	f7ff fea0 	bl	8001830 <ILI9341_WriteByte>
	ILI9341_WriteByte(display, 0x18);
 8001af0:	2118      	movs	r1, #24
 8001af2:	6878      	ldr	r0, [r7, #4]
 8001af4:	f7ff fe9c 	bl	8001830 <ILI9341_WriteByte>

	// DISPLAY FUNCTION CONTROL
	ILI9341_WriteCommand(display, 0xB6);
 8001af8:	21b6      	movs	r1, #182	@ 0xb6
 8001afa:	6878      	ldr	r0, [r7, #4]
 8001afc:	f7ff fe80 	bl	8001800 <ILI9341_WriteCommand>
	ILI9341_WriteByte(display, 0x08);
 8001b00:	2108      	movs	r1, #8
 8001b02:	6878      	ldr	r0, [r7, #4]
 8001b04:	f7ff fe94 	bl	8001830 <ILI9341_WriteByte>
	ILI9341_WriteByte(display, 0x82);
 8001b08:	2182      	movs	r1, #130	@ 0x82
 8001b0a:	6878      	ldr	r0, [r7, #4]
 8001b0c:	f7ff fe90 	bl	8001830 <ILI9341_WriteByte>
	ILI9341_WriteByte(display, 0x27);
 8001b10:	2127      	movs	r1, #39	@ 0x27
 8001b12:	6878      	ldr	r0, [r7, #4]
 8001b14:	f7ff fe8c 	bl	8001830 <ILI9341_WriteByte>

	// 3GAMMA FUNCTION DISABLE
	ILI9341_WriteCommand(display, 0xF2);
 8001b18:	21f2      	movs	r1, #242	@ 0xf2
 8001b1a:	6878      	ldr	r0, [r7, #4]
 8001b1c:	f7ff fe70 	bl	8001800 <ILI9341_WriteCommand>
	ILI9341_WriteByte(display, 0x00);
 8001b20:	2100      	movs	r1, #0
 8001b22:	6878      	ldr	r0, [r7, #4]
 8001b24:	f7ff fe84 	bl	8001830 <ILI9341_WriteByte>

	// GAMMA CURVE SELECTED
	ILI9341_WriteCommand(display, 0x26);
 8001b28:	2126      	movs	r1, #38	@ 0x26
 8001b2a:	6878      	ldr	r0, [r7, #4]
 8001b2c:	f7ff fe68 	bl	8001800 <ILI9341_WriteCommand>
	ILI9341_WriteByte(display, 0x01);
 8001b30:	2101      	movs	r1, #1
 8001b32:	6878      	ldr	r0, [r7, #4]
 8001b34:	f7ff fe7c 	bl	8001830 <ILI9341_WriteByte>

	// POSITIVE GAMMA CORRECTION
	ILI9341_WriteCommand(display, 0xE0);
 8001b38:	21e0      	movs	r1, #224	@ 0xe0
 8001b3a:	6878      	ldr	r0, [r7, #4]
 8001b3c:	f7ff fe60 	bl	8001800 <ILI9341_WriteCommand>
	ILI9341_WriteByte(display, 0x0F);
 8001b40:	210f      	movs	r1, #15
 8001b42:	6878      	ldr	r0, [r7, #4]
 8001b44:	f7ff fe74 	bl	8001830 <ILI9341_WriteByte>
	ILI9341_WriteByte(display, 0x31);
 8001b48:	2131      	movs	r1, #49	@ 0x31
 8001b4a:	6878      	ldr	r0, [r7, #4]
 8001b4c:	f7ff fe70 	bl	8001830 <ILI9341_WriteByte>
	ILI9341_WriteByte(display, 0x2B);
 8001b50:	212b      	movs	r1, #43	@ 0x2b
 8001b52:	6878      	ldr	r0, [r7, #4]
 8001b54:	f7ff fe6c 	bl	8001830 <ILI9341_WriteByte>
	ILI9341_WriteByte(display, 0x0C);
 8001b58:	210c      	movs	r1, #12
 8001b5a:	6878      	ldr	r0, [r7, #4]
 8001b5c:	f7ff fe68 	bl	8001830 <ILI9341_WriteByte>
	ILI9341_WriteByte(display, 0x0E);
 8001b60:	210e      	movs	r1, #14
 8001b62:	6878      	ldr	r0, [r7, #4]
 8001b64:	f7ff fe64 	bl	8001830 <ILI9341_WriteByte>
	ILI9341_WriteByte(display, 0x08);
 8001b68:	2108      	movs	r1, #8
 8001b6a:	6878      	ldr	r0, [r7, #4]
 8001b6c:	f7ff fe60 	bl	8001830 <ILI9341_WriteByte>
	ILI9341_WriteByte(display, 0x4E);
 8001b70:	214e      	movs	r1, #78	@ 0x4e
 8001b72:	6878      	ldr	r0, [r7, #4]
 8001b74:	f7ff fe5c 	bl	8001830 <ILI9341_WriteByte>
	ILI9341_WriteByte(display, 0xF1);
 8001b78:	21f1      	movs	r1, #241	@ 0xf1
 8001b7a:	6878      	ldr	r0, [r7, #4]
 8001b7c:	f7ff fe58 	bl	8001830 <ILI9341_WriteByte>
	ILI9341_WriteByte(display, 0x37);
 8001b80:	2137      	movs	r1, #55	@ 0x37
 8001b82:	6878      	ldr	r0, [r7, #4]
 8001b84:	f7ff fe54 	bl	8001830 <ILI9341_WriteByte>
	ILI9341_WriteByte(display, 0x07);
 8001b88:	2107      	movs	r1, #7
 8001b8a:	6878      	ldr	r0, [r7, #4]
 8001b8c:	f7ff fe50 	bl	8001830 <ILI9341_WriteByte>
	ILI9341_WriteByte(display, 0x10);
 8001b90:	2110      	movs	r1, #16
 8001b92:	6878      	ldr	r0, [r7, #4]
 8001b94:	f7ff fe4c 	bl	8001830 <ILI9341_WriteByte>
	ILI9341_WriteByte(display, 0x03);
 8001b98:	2103      	movs	r1, #3
 8001b9a:	6878      	ldr	r0, [r7, #4]
 8001b9c:	f7ff fe48 	bl	8001830 <ILI9341_WriteByte>
	ILI9341_WriteByte(display, 0x0E);
 8001ba0:	210e      	movs	r1, #14
 8001ba2:	6878      	ldr	r0, [r7, #4]
 8001ba4:	f7ff fe44 	bl	8001830 <ILI9341_WriteByte>
	ILI9341_WriteByte(display, 0x09);
 8001ba8:	2109      	movs	r1, #9
 8001baa:	6878      	ldr	r0, [r7, #4]
 8001bac:	f7ff fe40 	bl	8001830 <ILI9341_WriteByte>
	ILI9341_WriteByte(display, 0x00);
 8001bb0:	2100      	movs	r1, #0
 8001bb2:	6878      	ldr	r0, [r7, #4]
 8001bb4:	f7ff fe3c 	bl	8001830 <ILI9341_WriteByte>

	// NEGATIVE GAMMA CORRECTION
	ILI9341_WriteCommand(display, 0xE1);
 8001bb8:	21e1      	movs	r1, #225	@ 0xe1
 8001bba:	6878      	ldr	r0, [r7, #4]
 8001bbc:	f7ff fe20 	bl	8001800 <ILI9341_WriteCommand>
	ILI9341_WriteByte(display, 0x00);
 8001bc0:	2100      	movs	r1, #0
 8001bc2:	6878      	ldr	r0, [r7, #4]
 8001bc4:	f7ff fe34 	bl	8001830 <ILI9341_WriteByte>
	ILI9341_WriteByte(display, 0x0E);
 8001bc8:	210e      	movs	r1, #14
 8001bca:	6878      	ldr	r0, [r7, #4]
 8001bcc:	f7ff fe30 	bl	8001830 <ILI9341_WriteByte>
	ILI9341_WriteByte(display, 0x14);
 8001bd0:	2114      	movs	r1, #20
 8001bd2:	6878      	ldr	r0, [r7, #4]
 8001bd4:	f7ff fe2c 	bl	8001830 <ILI9341_WriteByte>
	ILI9341_WriteByte(display, 0x03);
 8001bd8:	2103      	movs	r1, #3
 8001bda:	6878      	ldr	r0, [r7, #4]
 8001bdc:	f7ff fe28 	bl	8001830 <ILI9341_WriteByte>
	ILI9341_WriteByte(display, 0x11);
 8001be0:	2111      	movs	r1, #17
 8001be2:	6878      	ldr	r0, [r7, #4]
 8001be4:	f7ff fe24 	bl	8001830 <ILI9341_WriteByte>
	ILI9341_WriteByte(display, 0x07);
 8001be8:	2107      	movs	r1, #7
 8001bea:	6878      	ldr	r0, [r7, #4]
 8001bec:	f7ff fe20 	bl	8001830 <ILI9341_WriteByte>
	ILI9341_WriteByte(display, 0x31);
 8001bf0:	2131      	movs	r1, #49	@ 0x31
 8001bf2:	6878      	ldr	r0, [r7, #4]
 8001bf4:	f7ff fe1c 	bl	8001830 <ILI9341_WriteByte>
	ILI9341_WriteByte(display, 0xC1);
 8001bf8:	21c1      	movs	r1, #193	@ 0xc1
 8001bfa:	6878      	ldr	r0, [r7, #4]
 8001bfc:	f7ff fe18 	bl	8001830 <ILI9341_WriteByte>
	ILI9341_WriteByte(display, 0x48);
 8001c00:	2148      	movs	r1, #72	@ 0x48
 8001c02:	6878      	ldr	r0, [r7, #4]
 8001c04:	f7ff fe14 	bl	8001830 <ILI9341_WriteByte>
	ILI9341_WriteByte(display, 0x08);
 8001c08:	2108      	movs	r1, #8
 8001c0a:	6878      	ldr	r0, [r7, #4]
 8001c0c:	f7ff fe10 	bl	8001830 <ILI9341_WriteByte>
	ILI9341_WriteByte(display, 0x0F);
 8001c10:	210f      	movs	r1, #15
 8001c12:	6878      	ldr	r0, [r7, #4]
 8001c14:	f7ff fe0c 	bl	8001830 <ILI9341_WriteByte>
	ILI9341_WriteByte(display, 0x0C);
 8001c18:	210c      	movs	r1, #12
 8001c1a:	6878      	ldr	r0, [r7, #4]
 8001c1c:	f7ff fe08 	bl	8001830 <ILI9341_WriteByte>
	ILI9341_WriteByte(display, 0x31);
 8001c20:	2131      	movs	r1, #49	@ 0x31
 8001c22:	6878      	ldr	r0, [r7, #4]
 8001c24:	f7ff fe04 	bl	8001830 <ILI9341_WriteByte>
	ILI9341_WriteByte(display, 0x36);
 8001c28:	2136      	movs	r1, #54	@ 0x36
 8001c2a:	6878      	ldr	r0, [r7, #4]
 8001c2c:	f7ff fe00 	bl	8001830 <ILI9341_WriteByte>
	ILI9341_WriteByte(display, 0x0F);
 8001c30:	210f      	movs	r1, #15
 8001c32:	6878      	ldr	r0, [r7, #4]
 8001c34:	f7ff fdfc 	bl	8001830 <ILI9341_WriteByte>

	// EXIT SLEEP
	ILI9341_WriteCommand(display, 0x11);
 8001c38:	2111      	movs	r1, #17
 8001c3a:	6878      	ldr	r0, [r7, #4]
 8001c3c:	f7ff fde0 	bl	8001800 <ILI9341_WriteCommand>
	HAL_Delay(120);
 8001c40:	2078      	movs	r0, #120	@ 0x78
 8001c42:	f003 fc2d 	bl	80054a0 <HAL_Delay>

	// TURN ON DISPLAY
	ILI9341_WriteCommand(display, 0x29);
 8001c46:	2129      	movs	r1, #41	@ 0x29
 8001c48:	6878      	ldr	r0, [r7, #4]
 8001c4a:	f7ff fdd9 	bl	8001800 <ILI9341_WriteCommand>

	// MADCTL
	ILI9341_WriteCommand(display, 0x36);
 8001c4e:	2136      	movs	r1, #54	@ 0x36
 8001c50:	6878      	ldr	r0, [r7, #4]
 8001c52:	f7ff fdd5 	bl	8001800 <ILI9341_WriteCommand>
	ILI9341_WriteByte(display, display->orientation);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	7e9b      	ldrb	r3, [r3, #26]
 8001c5a:	4619      	mov	r1, r3
 8001c5c:	6878      	ldr	r0, [r7, #4]
 8001c5e:	f7ff fde7 	bl	8001830 <ILI9341_WriteByte>

	ILI9341_UNSELECT(display);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	8a1a      	ldrh	r2, [r3, #16]
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	685b      	ldr	r3, [r3, #4]
 8001c6a:	619a      	str	r2, [r3, #24]
}
 8001c6c:	bf00      	nop
 8001c6e:	3708      	adds	r7, #8
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}

08001c74 <ILI9341_DrawPixel>:
    ILI9341_WriteCommand(display, (invert > 0) ? 0x21 /* INVON */ : 0x20 /* INVOFF */);
    ILI9341_UNSELECT(display);
}

void ILI9341_DrawPixel(ILI9341TypeDef *display, uint16_t x, uint16_t y, uint16_t color)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b088      	sub	sp, #32
 8001c78:	af02      	add	r7, sp, #8
 8001c7a:	60f8      	str	r0, [r7, #12]
 8001c7c:	4608      	mov	r0, r1
 8001c7e:	4611      	mov	r1, r2
 8001c80:	461a      	mov	r2, r3
 8001c82:	4603      	mov	r3, r0
 8001c84:	817b      	strh	r3, [r7, #10]
 8001c86:	460b      	mov	r3, r1
 8001c88:	813b      	strh	r3, [r7, #8]
 8001c8a:	4613      	mov	r3, r2
 8001c8c:	80fb      	strh	r3, [r7, #6]
	// Check out of bounds
	if((x >= display->width) || (y >= display->height))
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	8adb      	ldrh	r3, [r3, #22]
 8001c92:	897a      	ldrh	r2, [r7, #10]
 8001c94:	429a      	cmp	r2, r3
 8001c96:	d233      	bcs.n	8001d00 <ILI9341_DrawPixel+0x8c>
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	8b1b      	ldrh	r3, [r3, #24]
 8001c9c:	893a      	ldrh	r2, [r7, #8]
 8001c9e:	429a      	cmp	r2, r3
 8001ca0:	d22e      	bcs.n	8001d00 <ILI9341_DrawPixel+0x8c>
		return;

	ILI9341_SELECT(display);
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	8a1b      	ldrh	r3, [r3, #16]
 8001ca6:	461a      	mov	r2, r3
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	685b      	ldr	r3, [r3, #4]
 8001cac:	0412      	lsls	r2, r2, #16
 8001cae:	619a      	str	r2, [r3, #24]
	ILI9341_SetAddressWindow(display, x, y, x + 1, y + 1);
 8001cb0:	897b      	ldrh	r3, [r7, #10]
 8001cb2:	3301      	adds	r3, #1
 8001cb4:	b298      	uxth	r0, r3
 8001cb6:	893b      	ldrh	r3, [r7, #8]
 8001cb8:	3301      	adds	r3, #1
 8001cba:	b29b      	uxth	r3, r3
 8001cbc:	893a      	ldrh	r2, [r7, #8]
 8001cbe:	8979      	ldrh	r1, [r7, #10]
 8001cc0:	9300      	str	r3, [sp, #0]
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	68f8      	ldr	r0, [r7, #12]
 8001cc6:	f7ff fdf3 	bl	80018b0 <ILI9341_SetAddressWindow>

	ILI9341_DATA(display);
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	8a5a      	ldrh	r2, [r3, #18]
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	689b      	ldr	r3, [r3, #8]
 8001cd2:	619a      	str	r2, [r3, #24]
	uint8_t data[2] = { color >> 8, color };
 8001cd4:	88fb      	ldrh	r3, [r7, #6]
 8001cd6:	0a1b      	lsrs	r3, r3, #8
 8001cd8:	b29b      	uxth	r3, r3
 8001cda:	b2db      	uxtb	r3, r3
 8001cdc:	753b      	strb	r3, [r7, #20]
 8001cde:	88fb      	ldrh	r3, [r7, #6]
 8001ce0:	b2db      	uxtb	r3, r3
 8001ce2:	757b      	strb	r3, [r7, #21]
	HAL_SPI_Transmit(display->spi, data, 2, 1);
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	6818      	ldr	r0, [r3, #0]
 8001ce8:	f107 0114 	add.w	r1, r7, #20
 8001cec:	2301      	movs	r3, #1
 8001cee:	2202      	movs	r2, #2
 8001cf0:	f006 fb89 	bl	8008406 <HAL_SPI_Transmit>

	ILI9341_UNSELECT(display);
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	8a1a      	ldrh	r2, [r3, #16]
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	619a      	str	r2, [r3, #24]
 8001cfe:	e000      	b.n	8001d02 <ILI9341_DrawPixel+0x8e>
		return;
 8001d00:	bf00      	nop
}
 8001d02:	3718      	adds	r7, #24
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}

08001d08 <ILI9341_Fill>:

static void ILI9341_Fill(ILI9341TypeDef *display, uint16_t color, uint32_t size)
{
 8001d08:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001d0c:	b08f      	sub	sp, #60	@ 0x3c
 8001d0e:	af00      	add	r7, sp, #0
 8001d10:	60f8      	str	r0, [r7, #12]
 8001d12:	460b      	mov	r3, r1
 8001d14:	607a      	str	r2, [r7, #4]
 8001d16:	817b      	strh	r3, [r7, #10]
 8001d18:	466b      	mov	r3, sp
 8001d1a:	461e      	mov	r6, r3
	ILI9341_DATA(display);
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	8a5a      	ldrh	r2, [r3, #18]
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	689b      	ldr	r3, [r3, #8]
 8001d24:	619a      	str	r2, [r3, #24]

	uint32_t buffer_size = 0;
 8001d26:	2300      	movs	r3, #0
 8001d28:	637b      	str	r3, [r7, #52]	@ 0x34

	if ((size * 2) < ILI9341_BUFFER_MAX_SIZE)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	005b      	lsls	r3, r3, #1
 8001d2e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001d32:	d202      	bcs.n	8001d3a <ILI9341_Fill+0x32>
		buffer_size = size;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	637b      	str	r3, [r7, #52]	@ 0x34
 8001d38:	e002      	b.n	8001d40 <ILI9341_Fill+0x38>
	else
		buffer_size = ILI9341_BUFFER_MAX_SIZE;
 8001d3a:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001d3e:	637b      	str	r3, [r7, #52]	@ 0x34

	uint8_t color_shifted = color >> 8;
 8001d40:	897b      	ldrh	r3, [r7, #10]
 8001d42:	0a1b      	lsrs	r3, r3, #8
 8001d44:	b29b      	uxth	r3, r3
 8001d46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	uint8_t buffer[buffer_size];
 8001d4a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8001d4c:	460b      	mov	r3, r1
 8001d4e:	3b01      	subs	r3, #1
 8001d50:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d52:	2300      	movs	r3, #0
 8001d54:	4688      	mov	r8, r1
 8001d56:	4699      	mov	r9, r3
 8001d58:	f04f 0200 	mov.w	r2, #0
 8001d5c:	f04f 0300 	mov.w	r3, #0
 8001d60:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001d64:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001d68:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	460c      	mov	r4, r1
 8001d70:	461d      	mov	r5, r3
 8001d72:	f04f 0200 	mov.w	r2, #0
 8001d76:	f04f 0300 	mov.w	r3, #0
 8001d7a:	00eb      	lsls	r3, r5, #3
 8001d7c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001d80:	00e2      	lsls	r2, r4, #3
 8001d82:	1dcb      	adds	r3, r1, #7
 8001d84:	08db      	lsrs	r3, r3, #3
 8001d86:	00db      	lsls	r3, r3, #3
 8001d88:	ebad 0d03 	sub.w	sp, sp, r3
 8001d8c:	466b      	mov	r3, sp
 8001d8e:	3300      	adds	r3, #0
 8001d90:	623b      	str	r3, [r7, #32]

	for (uint32_t i = 0; i < buffer_size; i += 2) {
 8001d92:	2300      	movs	r3, #0
 8001d94:	633b      	str	r3, [r7, #48]	@ 0x30
 8001d96:	e00e      	b.n	8001db6 <ILI9341_Fill+0xae>
		buffer[i]     = color_shifted;
 8001d98:	6a3a      	ldr	r2, [r7, #32]
 8001d9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d9c:	4413      	add	r3, r2
 8001d9e:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8001da2:	701a      	strb	r2, [r3, #0]
		buffer[i + 1] = color;
 8001da4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001da6:	3301      	adds	r3, #1
 8001da8:	897a      	ldrh	r2, [r7, #10]
 8001daa:	b2d1      	uxtb	r1, r2
 8001dac:	6a3a      	ldr	r2, [r7, #32]
 8001dae:	54d1      	strb	r1, [r2, r3]
	for (uint32_t i = 0; i < buffer_size; i += 2) {
 8001db0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001db2:	3302      	adds	r3, #2
 8001db4:	633b      	str	r3, [r7, #48]	@ 0x30
 8001db6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001db8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001dba:	429a      	cmp	r2, r3
 8001dbc:	d3ec      	bcc.n	8001d98 <ILI9341_Fill+0x90>
	}

	uint32_t sending_size   = size * 2;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	005b      	lsls	r3, r3, #1
 8001dc2:	61fb      	str	r3, [r7, #28]
	uint32_t sending_blocks = sending_size / buffer_size;
 8001dc4:	69fa      	ldr	r2, [r7, #28]
 8001dc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001dc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dcc:	61bb      	str	r3, [r7, #24]
	uint32_t sending_remain = sending_size % buffer_size;
 8001dce:	69fb      	ldr	r3, [r7, #28]
 8001dd0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001dd2:	fbb3 f2f2 	udiv	r2, r3, r2
 8001dd6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8001dd8:	fb01 f202 	mul.w	r2, r1, r2
 8001ddc:	1a9b      	subs	r3, r3, r2
 8001dde:	617b      	str	r3, [r7, #20]

	if (sending_blocks != 0) {
 8001de0:	69bb      	ldr	r3, [r7, #24]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d011      	beq.n	8001e0a <ILI9341_Fill+0x102>
		for(uint32_t i = 0; i < sending_blocks; i++)
 8001de6:	2300      	movs	r3, #0
 8001de8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001dea:	e00a      	b.n	8001e02 <ILI9341_Fill+0xfa>
			HAL_SPI_Transmit(display->spi, (uint8_t*)buffer, buffer_size, 10);
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	6818      	ldr	r0, [r3, #0]
 8001df0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001df2:	b29a      	uxth	r2, r3
 8001df4:	230a      	movs	r3, #10
 8001df6:	6a39      	ldr	r1, [r7, #32]
 8001df8:	f006 fb05 	bl	8008406 <HAL_SPI_Transmit>
		for(uint32_t i = 0; i < sending_blocks; i++)
 8001dfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001dfe:	3301      	adds	r3, #1
 8001e00:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001e02:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001e04:	69bb      	ldr	r3, [r7, #24]
 8001e06:	429a      	cmp	r2, r3
 8001e08:	d3f0      	bcc.n	8001dec <ILI9341_Fill+0xe4>
	}

	HAL_SPI_Transmit(display->spi, (uint8_t*)buffer, sending_remain, 10);
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	6818      	ldr	r0, [r3, #0]
 8001e0e:	697b      	ldr	r3, [r7, #20]
 8001e10:	b29a      	uxth	r2, r3
 8001e12:	230a      	movs	r3, #10
 8001e14:	6a39      	ldr	r1, [r7, #32]
 8001e16:	f006 faf6 	bl	8008406 <HAL_SPI_Transmit>
 8001e1a:	46b5      	mov	sp, r6
}
 8001e1c:	bf00      	nop
 8001e1e:	373c      	adds	r7, #60	@ 0x3c
 8001e20:	46bd      	mov	sp, r7
 8001e22:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08001e26 <ILI9341_FillScreen>:

void ILI9341_FillScreen(ILI9341TypeDef *display, uint16_t color)
{
 8001e26:	b580      	push	{r7, lr}
 8001e28:	b084      	sub	sp, #16
 8001e2a:	af02      	add	r7, sp, #8
 8001e2c:	6078      	str	r0, [r7, #4]
 8001e2e:	460b      	mov	r3, r1
 8001e30:	807b      	strh	r3, [r7, #2]
	ILI9341_SELECT(display);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	8a1b      	ldrh	r3, [r3, #16]
 8001e36:	461a      	mov	r2, r3
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	0412      	lsls	r2, r2, #16
 8001e3e:	619a      	str	r2, [r3, #24]
	ILI9341_SetAddressWindow(display, 0, 0, display->width - 1, display->height - 1);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	8adb      	ldrh	r3, [r3, #22]
 8001e44:	3b01      	subs	r3, #1
 8001e46:	b29a      	uxth	r2, r3
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	8b1b      	ldrh	r3, [r3, #24]
 8001e4c:	3b01      	subs	r3, #1
 8001e4e:	b29b      	uxth	r3, r3
 8001e50:	9300      	str	r3, [sp, #0]
 8001e52:	4613      	mov	r3, r2
 8001e54:	2200      	movs	r2, #0
 8001e56:	2100      	movs	r1, #0
 8001e58:	6878      	ldr	r0, [r7, #4]
 8001e5a:	f7ff fd29 	bl	80018b0 <ILI9341_SetAddressWindow>
	ILI9341_Fill(display, color, display->width * display->height);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	8adb      	ldrh	r3, [r3, #22]
 8001e62:	461a      	mov	r2, r3
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	8b1b      	ldrh	r3, [r3, #24]
 8001e68:	fb02 f303 	mul.w	r3, r2, r3
 8001e6c:	461a      	mov	r2, r3
 8001e6e:	887b      	ldrh	r3, [r7, #2]
 8001e70:	4619      	mov	r1, r3
 8001e72:	6878      	ldr	r0, [r7, #4]
 8001e74:	f7ff ff48 	bl	8001d08 <ILI9341_Fill>
	ILI9341_UNSELECT(display);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	8a1a      	ldrh	r2, [r3, #16]
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	619a      	str	r2, [r3, #24]
}
 8001e82:	bf00      	nop
 8001e84:	3708      	adds	r7, #8
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}

08001e8a <ILI9341_FillRectangle>:

void ILI9341_FillRectangle(ILI9341TypeDef *display, uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color)
{
 8001e8a:	b580      	push	{r7, lr}
 8001e8c:	b086      	sub	sp, #24
 8001e8e:	af02      	add	r7, sp, #8
 8001e90:	60f8      	str	r0, [r7, #12]
 8001e92:	4608      	mov	r0, r1
 8001e94:	4611      	mov	r1, r2
 8001e96:	461a      	mov	r2, r3
 8001e98:	4603      	mov	r3, r0
 8001e9a:	817b      	strh	r3, [r7, #10]
 8001e9c:	460b      	mov	r3, r1
 8001e9e:	813b      	strh	r3, [r7, #8]
 8001ea0:	4613      	mov	r3, r2
 8001ea2:	80fb      	strh	r3, [r7, #6]
	if ((x >= display->width) || (y >= display->height))
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	8adb      	ldrh	r3, [r3, #22]
 8001ea8:	897a      	ldrh	r2, [r7, #10]
 8001eaa:	429a      	cmp	r2, r3
 8001eac:	d246      	bcs.n	8001f3c <ILI9341_FillRectangle+0xb2>
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	8b1b      	ldrh	r3, [r3, #24]
 8001eb2:	893a      	ldrh	r2, [r7, #8]
 8001eb4:	429a      	cmp	r2, r3
 8001eb6:	d241      	bcs.n	8001f3c <ILI9341_FillRectangle+0xb2>
		return;

	if ((x + w - 1) >= display->width)
 8001eb8:	897a      	ldrh	r2, [r7, #10]
 8001eba:	88fb      	ldrh	r3, [r7, #6]
 8001ebc:	4413      	add	r3, r2
 8001ebe:	68fa      	ldr	r2, [r7, #12]
 8001ec0:	8ad2      	ldrh	r2, [r2, #22]
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	dd04      	ble.n	8001ed0 <ILI9341_FillRectangle+0x46>
		w = display->width - x;
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	8ada      	ldrh	r2, [r3, #22]
 8001eca:	897b      	ldrh	r3, [r7, #10]
 8001ecc:	1ad3      	subs	r3, r2, r3
 8001ece:	80fb      	strh	r3, [r7, #6]

	if ((y + h - 1) >= display->height)
 8001ed0:	893a      	ldrh	r2, [r7, #8]
 8001ed2:	8b3b      	ldrh	r3, [r7, #24]
 8001ed4:	4413      	add	r3, r2
 8001ed6:	68fa      	ldr	r2, [r7, #12]
 8001ed8:	8b12      	ldrh	r2, [r2, #24]
 8001eda:	4293      	cmp	r3, r2
 8001edc:	dd04      	ble.n	8001ee8 <ILI9341_FillRectangle+0x5e>
		h = display->height - y;
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	8b1a      	ldrh	r2, [r3, #24]
 8001ee2:	893b      	ldrh	r3, [r7, #8]
 8001ee4:	1ad3      	subs	r3, r2, r3
 8001ee6:	833b      	strh	r3, [r7, #24]

	ILI9341_SELECT(display);
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	8a1b      	ldrh	r3, [r3, #16]
 8001eec:	461a      	mov	r2, r3
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	0412      	lsls	r2, r2, #16
 8001ef4:	619a      	str	r2, [r3, #24]
	ILI9341_SetAddressWindow(display, x, y, x + w - 1, y + h - 1);
 8001ef6:	897a      	ldrh	r2, [r7, #10]
 8001ef8:	88fb      	ldrh	r3, [r7, #6]
 8001efa:	4413      	add	r3, r2
 8001efc:	b29b      	uxth	r3, r3
 8001efe:	3b01      	subs	r3, #1
 8001f00:	b298      	uxth	r0, r3
 8001f02:	893a      	ldrh	r2, [r7, #8]
 8001f04:	8b3b      	ldrh	r3, [r7, #24]
 8001f06:	4413      	add	r3, r2
 8001f08:	b29b      	uxth	r3, r3
 8001f0a:	3b01      	subs	r3, #1
 8001f0c:	b29b      	uxth	r3, r3
 8001f0e:	893a      	ldrh	r2, [r7, #8]
 8001f10:	8979      	ldrh	r1, [r7, #10]
 8001f12:	9300      	str	r3, [sp, #0]
 8001f14:	4603      	mov	r3, r0
 8001f16:	68f8      	ldr	r0, [r7, #12]
 8001f18:	f7ff fcca 	bl	80018b0 <ILI9341_SetAddressWindow>
	ILI9341_Fill(display, color, w * h);
 8001f1c:	88fb      	ldrh	r3, [r7, #6]
 8001f1e:	8b3a      	ldrh	r2, [r7, #24]
 8001f20:	fb02 f303 	mul.w	r3, r2, r3
 8001f24:	461a      	mov	r2, r3
 8001f26:	8bbb      	ldrh	r3, [r7, #28]
 8001f28:	4619      	mov	r1, r3
 8001f2a:	68f8      	ldr	r0, [r7, #12]
 8001f2c:	f7ff feec 	bl	8001d08 <ILI9341_Fill>
	ILI9341_UNSELECT(display);
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	8a1a      	ldrh	r2, [r3, #16]
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	619a      	str	r2, [r3, #24]
 8001f3a:	e000      	b.n	8001f3e <ILI9341_FillRectangle+0xb4>
		return;
 8001f3c:	bf00      	nop
}
 8001f3e:	3710      	adds	r7, #16
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}

08001f44 <ILI9341_Rectangle>:

void ILI9341_Rectangle(ILI9341TypeDef *display, uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b086      	sub	sp, #24
 8001f48:	af02      	add	r7, sp, #8
 8001f4a:	60f8      	str	r0, [r7, #12]
 8001f4c:	4608      	mov	r0, r1
 8001f4e:	4611      	mov	r1, r2
 8001f50:	461a      	mov	r2, r3
 8001f52:	4603      	mov	r3, r0
 8001f54:	817b      	strh	r3, [r7, #10]
 8001f56:	460b      	mov	r3, r1
 8001f58:	813b      	strh	r3, [r7, #8]
 8001f5a:	4613      	mov	r3, r2
 8001f5c:	80fb      	strh	r3, [r7, #6]
	ILI9341_FillRectangle(display, x,     y,     w + 1, 1, color);
 8001f5e:	88fb      	ldrh	r3, [r7, #6]
 8001f60:	3301      	adds	r3, #1
 8001f62:	b298      	uxth	r0, r3
 8001f64:	893a      	ldrh	r2, [r7, #8]
 8001f66:	8979      	ldrh	r1, [r7, #10]
 8001f68:	8bbb      	ldrh	r3, [r7, #28]
 8001f6a:	9301      	str	r3, [sp, #4]
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	9300      	str	r3, [sp, #0]
 8001f70:	4603      	mov	r3, r0
 8001f72:	68f8      	ldr	r0, [r7, #12]
 8001f74:	f7ff ff89 	bl	8001e8a <ILI9341_FillRectangle>
	ILI9341_FillRectangle(display, x, y + h,     w + 1, 1, color);
 8001f78:	893a      	ldrh	r2, [r7, #8]
 8001f7a:	8b3b      	ldrh	r3, [r7, #24]
 8001f7c:	4413      	add	r3, r2
 8001f7e:	b29a      	uxth	r2, r3
 8001f80:	88fb      	ldrh	r3, [r7, #6]
 8001f82:	3301      	adds	r3, #1
 8001f84:	b298      	uxth	r0, r3
 8001f86:	8979      	ldrh	r1, [r7, #10]
 8001f88:	8bbb      	ldrh	r3, [r7, #28]
 8001f8a:	9301      	str	r3, [sp, #4]
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	9300      	str	r3, [sp, #0]
 8001f90:	4603      	mov	r3, r0
 8001f92:	68f8      	ldr	r0, [r7, #12]
 8001f94:	f7ff ff79 	bl	8001e8a <ILI9341_FillRectangle>
	ILI9341_FillRectangle(display, x,     y,     1,     h, color);
 8001f98:	893a      	ldrh	r2, [r7, #8]
 8001f9a:	8979      	ldrh	r1, [r7, #10]
 8001f9c:	8bbb      	ldrh	r3, [r7, #28]
 8001f9e:	9301      	str	r3, [sp, #4]
 8001fa0:	8b3b      	ldrh	r3, [r7, #24]
 8001fa2:	9300      	str	r3, [sp, #0]
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	68f8      	ldr	r0, [r7, #12]
 8001fa8:	f7ff ff6f 	bl	8001e8a <ILI9341_FillRectangle>
	ILI9341_FillRectangle(display, x + w, y,     1,     h, color);
 8001fac:	897a      	ldrh	r2, [r7, #10]
 8001fae:	88fb      	ldrh	r3, [r7, #6]
 8001fb0:	4413      	add	r3, r2
 8001fb2:	b299      	uxth	r1, r3
 8001fb4:	893a      	ldrh	r2, [r7, #8]
 8001fb6:	8bbb      	ldrh	r3, [r7, #28]
 8001fb8:	9301      	str	r3, [sp, #4]
 8001fba:	8b3b      	ldrh	r3, [r7, #24]
 8001fbc:	9300      	str	r3, [sp, #0]
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	68f8      	ldr	r0, [r7, #12]
 8001fc2:	f7ff ff62 	bl	8001e8a <ILI9341_FillRectangle>
}
 8001fc6:	bf00      	nop
 8001fc8:	3710      	adds	r7, #16
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}

08001fce <ILI9341_WriteChar>:

static void ILI9341_WriteChar(ILI9341TypeDef *display, uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor)
{
 8001fce:	b580      	push	{r7, lr}
 8001fd0:	b08c      	sub	sp, #48	@ 0x30
 8001fd2:	af02      	add	r7, sp, #8
 8001fd4:	60f8      	str	r0, [r7, #12]
 8001fd6:	4608      	mov	r0, r1
 8001fd8:	4611      	mov	r1, r2
 8001fda:	461a      	mov	r2, r3
 8001fdc:	4603      	mov	r3, r0
 8001fde:	817b      	strh	r3, [r7, #10]
 8001fe0:	460b      	mov	r3, r1
 8001fe2:	813b      	strh	r3, [r7, #8]
 8001fe4:	4613      	mov	r3, r2
 8001fe6:	71fb      	strb	r3, [r7, #7]
    uint32_t i, b, j;

    ILI9341_SetAddressWindow(display, x, y, x + font.width - 1, y + font.height - 1);
 8001fe8:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001fec:	461a      	mov	r2, r3
 8001fee:	897b      	ldrh	r3, [r7, #10]
 8001ff0:	4413      	add	r3, r2
 8001ff2:	b29b      	uxth	r3, r3
 8001ff4:	3b01      	subs	r3, #1
 8001ff6:	b298      	uxth	r0, r3
 8001ff8:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8001ffc:	461a      	mov	r2, r3
 8001ffe:	893b      	ldrh	r3, [r7, #8]
 8002000:	4413      	add	r3, r2
 8002002:	b29b      	uxth	r3, r3
 8002004:	3b01      	subs	r3, #1
 8002006:	b29b      	uxth	r3, r3
 8002008:	893a      	ldrh	r2, [r7, #8]
 800200a:	8979      	ldrh	r1, [r7, #10]
 800200c:	9300      	str	r3, [sp, #0]
 800200e:	4603      	mov	r3, r0
 8002010:	68f8      	ldr	r0, [r7, #12]
 8002012:	f7ff fc4d 	bl	80018b0 <ILI9341_SetAddressWindow>

    for (i = 0; i < font.height; i++) {
 8002016:	2300      	movs	r3, #0
 8002018:	627b      	str	r3, [r7, #36]	@ 0x24
 800201a:	e043      	b.n	80020a4 <ILI9341_WriteChar+0xd6>
        b = font.data[(ch - 32) * font.height + i];
 800201c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800201e:	79fb      	ldrb	r3, [r7, #7]
 8002020:	3b20      	subs	r3, #32
 8002022:	f897 1031 	ldrb.w	r1, [r7, #49]	@ 0x31
 8002026:	fb01 f303 	mul.w	r3, r1, r3
 800202a:	4619      	mov	r1, r3
 800202c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800202e:	440b      	add	r3, r1
 8002030:	005b      	lsls	r3, r3, #1
 8002032:	4413      	add	r3, r2
 8002034:	881b      	ldrh	r3, [r3, #0]
 8002036:	61fb      	str	r3, [r7, #28]
        for (j = 0; j < font.width; j++) {
 8002038:	2300      	movs	r3, #0
 800203a:	623b      	str	r3, [r7, #32]
 800203c:	e029      	b.n	8002092 <ILI9341_WriteChar+0xc4>
            if ((b << j) & 0x8000) {
 800203e:	69fa      	ldr	r2, [r7, #28]
 8002040:	6a3b      	ldr	r3, [r7, #32]
 8002042:	fa02 f303 	lsl.w	r3, r2, r3
 8002046:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800204a:	2b00      	cmp	r3, #0
 800204c:	d00f      	beq.n	800206e <ILI9341_WriteChar+0xa0>
                uint8_t data[] = { color >> 8, color & 0xFF };
 800204e:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8002050:	0a1b      	lsrs	r3, r3, #8
 8002052:	b29b      	uxth	r3, r3
 8002054:	b2db      	uxtb	r3, r3
 8002056:	763b      	strb	r3, [r7, #24]
 8002058:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800205a:	b2db      	uxtb	r3, r3
 800205c:	767b      	strb	r3, [r7, #25]
                ILI9341_WriteBuffer(display, data, sizeof(data));
 800205e:	f107 0318 	add.w	r3, r7, #24
 8002062:	2202      	movs	r2, #2
 8002064:	4619      	mov	r1, r3
 8002066:	68f8      	ldr	r0, [r7, #12]
 8002068:	f7ff fbf8 	bl	800185c <ILI9341_WriteBuffer>
 800206c:	e00e      	b.n	800208c <ILI9341_WriteChar+0xbe>
            } else {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 800206e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8002070:	0a1b      	lsrs	r3, r3, #8
 8002072:	b29b      	uxth	r3, r3
 8002074:	b2db      	uxtb	r3, r3
 8002076:	753b      	strb	r3, [r7, #20]
 8002078:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800207a:	b2db      	uxtb	r3, r3
 800207c:	757b      	strb	r3, [r7, #21]
                ILI9341_WriteBuffer(display, data, sizeof(data));
 800207e:	f107 0314 	add.w	r3, r7, #20
 8002082:	2202      	movs	r2, #2
 8002084:	4619      	mov	r1, r3
 8002086:	68f8      	ldr	r0, [r7, #12]
 8002088:	f7ff fbe8 	bl	800185c <ILI9341_WriteBuffer>
        for (j = 0; j < font.width; j++) {
 800208c:	6a3b      	ldr	r3, [r7, #32]
 800208e:	3301      	adds	r3, #1
 8002090:	623b      	str	r3, [r7, #32]
 8002092:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002096:	461a      	mov	r2, r3
 8002098:	6a3b      	ldr	r3, [r7, #32]
 800209a:	4293      	cmp	r3, r2
 800209c:	d3cf      	bcc.n	800203e <ILI9341_WriteChar+0x70>
    for (i = 0; i < font.height; i++) {
 800209e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020a0:	3301      	adds	r3, #1
 80020a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80020a4:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80020a8:	461a      	mov	r2, r3
 80020aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ac:	4293      	cmp	r3, r2
 80020ae:	d3b5      	bcc.n	800201c <ILI9341_WriteChar+0x4e>
            }
        }
    }
}
 80020b0:	bf00      	nop
 80020b2:	bf00      	nop
 80020b4:	3728      	adds	r7, #40	@ 0x28
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bd80      	pop	{r7, pc}

080020ba <ILI9341_WriteString>:

void ILI9341_WriteString(ILI9341TypeDef *display, uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor)
{
 80020ba:	b5b0      	push	{r4, r5, r7, lr}
 80020bc:	b088      	sub	sp, #32
 80020be:	af04      	add	r7, sp, #16
 80020c0:	60f8      	str	r0, [r7, #12]
 80020c2:	607b      	str	r3, [r7, #4]
 80020c4:	460b      	mov	r3, r1
 80020c6:	817b      	strh	r3, [r7, #10]
 80020c8:	4613      	mov	r3, r2
 80020ca:	813b      	strh	r3, [r7, #8]
	ILI9341_SELECT(display);
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	8a1b      	ldrh	r3, [r3, #16]
 80020d0:	461a      	mov	r2, r3
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	0412      	lsls	r2, r2, #16
 80020d8:	619a      	str	r2, [r3, #24]

    while (*str) {
 80020da:	e03b      	b.n	8002154 <ILI9341_WriteString+0x9a>
        if (x + font.width >= display->width) {
 80020dc:	897b      	ldrh	r3, [r7, #10]
 80020de:	f897 2020 	ldrb.w	r2, [r7, #32]
 80020e2:	4413      	add	r3, r2
 80020e4:	68fa      	ldr	r2, [r7, #12]
 80020e6:	8ad2      	ldrh	r2, [r2, #22]
 80020e8:	4293      	cmp	r3, r2
 80020ea:	db17      	blt.n	800211c <ILI9341_WriteString+0x62>
            x = 0;
 80020ec:	2300      	movs	r3, #0
 80020ee:	817b      	strh	r3, [r7, #10]
            y += font.height;
 80020f0:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80020f4:	461a      	mov	r2, r3
 80020f6:	893b      	ldrh	r3, [r7, #8]
 80020f8:	4413      	add	r3, r2
 80020fa:	813b      	strh	r3, [r7, #8]

            if (y + font.height >= display->height)
 80020fc:	893b      	ldrh	r3, [r7, #8]
 80020fe:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8002102:	4413      	add	r3, r2
 8002104:	68fa      	ldr	r2, [r7, #12]
 8002106:	8b12      	ldrh	r2, [r2, #24]
 8002108:	4293      	cmp	r3, r2
 800210a:	da28      	bge.n	800215e <ILI9341_WriteString+0xa4>
                break;

            if (*str == ' ') {
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	781b      	ldrb	r3, [r3, #0]
 8002110:	2b20      	cmp	r3, #32
 8002112:	d103      	bne.n	800211c <ILI9341_WriteString+0x62>
                // skip spaces in the beginning of the new line
                str++;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	3301      	adds	r3, #1
 8002118:	607b      	str	r3, [r7, #4]
                continue;
 800211a:	e01b      	b.n	8002154 <ILI9341_WriteString+0x9a>
            }
        }

        ILI9341_WriteChar(display, x, y, *str, font, color, bgcolor);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	781d      	ldrb	r5, [r3, #0]
 8002120:	893a      	ldrh	r2, [r7, #8]
 8002122:	897c      	ldrh	r4, [r7, #10]
 8002124:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8002126:	9303      	str	r3, [sp, #12]
 8002128:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800212a:	9302      	str	r3, [sp, #8]
 800212c:	466b      	mov	r3, sp
 800212e:	f107 0120 	add.w	r1, r7, #32
 8002132:	c903      	ldmia	r1, {r0, r1}
 8002134:	e883 0003 	stmia.w	r3, {r0, r1}
 8002138:	462b      	mov	r3, r5
 800213a:	4621      	mov	r1, r4
 800213c:	68f8      	ldr	r0, [r7, #12]
 800213e:	f7ff ff46 	bl	8001fce <ILI9341_WriteChar>
        x += font.width;
 8002142:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002146:	461a      	mov	r2, r3
 8002148:	897b      	ldrh	r3, [r7, #10]
 800214a:	4413      	add	r3, r2
 800214c:	817b      	strh	r3, [r7, #10]
        str++;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	3301      	adds	r3, #1
 8002152:	607b      	str	r3, [r7, #4]
    while (*str) {
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	781b      	ldrb	r3, [r3, #0]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d1bf      	bne.n	80020dc <ILI9341_WriteString+0x22>
 800215c:	e000      	b.n	8002160 <ILI9341_WriteString+0xa6>
                break;
 800215e:	bf00      	nop
    }

	ILI9341_UNSELECT(display);
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	8a1a      	ldrh	r2, [r3, #16]
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	619a      	str	r2, [r3, #24]
}
 800216a:	bf00      	nop
 800216c:	3710      	adds	r7, #16
 800216e:	46bd      	mov	sp, r7
 8002170:	bdb0      	pop	{r4, r5, r7, pc}
	...

08002174 <HAL_I2S_RxCpltCallback>:
  * @brief  I2S 
  * @param  hi2s: I2S handle
  * @retval None
  */
void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b082      	sub	sp, #8
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  // DMA 
  // 
  // speech_recognition_run(&i2s_rx_buffer[I2S_BUFFER_SIZE / 2], I2S_BUFFER_SIZE / 2);
  buffer_is_ready = 2; // 
 800217c:	4b1f      	ldr	r3, [pc, #124]	@ (80021fc <HAL_I2S_RxCpltCallback+0x88>)
 800217e:	2202      	movs	r2, #2
 8002180:	601a      	str	r2, [r3, #0]
	if(hi2s==&hi2s2){
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	4a1e      	ldr	r2, [pc, #120]	@ (8002200 <HAL_I2S_RxCpltCallback+0x8c>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d133      	bne.n	80021f2 <HAL_I2S_RxCpltCallback+0x7e>
		cb_cnt++;//
 800218a:	4b1e      	ldr	r3, [pc, #120]	@ (8002204 <HAL_I2S_RxCpltCallback+0x90>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	3301      	adds	r3, #1
 8002190:	4a1c      	ldr	r2, [pc, #112]	@ (8002204 <HAL_I2S_RxCpltCallback+0x90>)
 8002192:	6013      	str	r3, [r2, #0]
		//32
		//dat32 example: 0000fffb 00004f00
		//printf("%x\r\n",data_i2s[0]<<8);
		//printf("%x\r\n",data_i2s[1]>>8);

		val24=(i2s_rx_buffer[0]<<8)+(i2s_rx_buffer[1]>>8);
 8002194:	4b1c      	ldr	r3, [pc, #112]	@ (8002208 <HAL_I2S_RxCpltCallback+0x94>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	021a      	lsls	r2, r3, #8
 800219a:	4b1b      	ldr	r3, [pc, #108]	@ (8002208 <HAL_I2S_RxCpltCallback+0x94>)
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	0a1b      	lsrs	r3, r3, #8
 80021a0:	4413      	add	r3, r2
 80021a2:	4a1a      	ldr	r2, [pc, #104]	@ (800220c <HAL_I2S_RxCpltCallback+0x98>)
 80021a4:	6013      	str	r3, [r2, #0]
		//printf("%d\r\n",val24);
      //2432
		if(val24 & 0x800000)
 80021a6:	4b19      	ldr	r3, [pc, #100]	@ (800220c <HAL_I2S_RxCpltCallback+0x98>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d007      	beq.n	80021c2 <HAL_I2S_RxCpltCallback+0x4e>
		{//negative
			val32=0xff000000 | val24;
 80021b2:	4b16      	ldr	r3, [pc, #88]	@ (800220c <HAL_I2S_RxCpltCallback+0x98>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80021ba:	461a      	mov	r2, r3
 80021bc:	4b14      	ldr	r3, [pc, #80]	@ (8002210 <HAL_I2S_RxCpltCallback+0x9c>)
 80021be:	601a      	str	r2, [r3, #0]
 80021c0:	e004      	b.n	80021cc <HAL_I2S_RxCpltCallback+0x58>
		}
		else
		{//positive
			val32=val24;
 80021c2:	4b12      	ldr	r3, [pc, #72]	@ (800220c <HAL_I2S_RxCpltCallback+0x98>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	461a      	mov	r2, r3
 80021c8:	4b11      	ldr	r3, [pc, #68]	@ (8002210 <HAL_I2S_RxCpltCallback+0x9c>)
 80021ca:	601a      	str	r2, [r3, #0]
		}
		//
		if(cb_cnt%10==0)
 80021cc:	4b0d      	ldr	r3, [pc, #52]	@ (8002204 <HAL_I2S_RxCpltCallback+0x90>)
 80021ce:	6819      	ldr	r1, [r3, #0]
 80021d0:	4b10      	ldr	r3, [pc, #64]	@ (8002214 <HAL_I2S_RxCpltCallback+0xa0>)
 80021d2:	fba3 2301 	umull	r2, r3, r3, r1
 80021d6:	08da      	lsrs	r2, r3, #3
 80021d8:	4613      	mov	r3, r2
 80021da:	009b      	lsls	r3, r3, #2
 80021dc:	4413      	add	r3, r2
 80021de:	005b      	lsls	r3, r3, #1
 80021e0:	1aca      	subs	r2, r1, r3
 80021e2:	2a00      	cmp	r2, #0
 80021e4:	d105      	bne.n	80021f2 <HAL_I2S_RxCpltCallback+0x7e>
			printf("%d\r\n",val32);
 80021e6:	4b0a      	ldr	r3, [pc, #40]	@ (8002210 <HAL_I2S_RxCpltCallback+0x9c>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4619      	mov	r1, r3
 80021ec:	480a      	ldr	r0, [pc, #40]	@ (8002218 <HAL_I2S_RxCpltCallback+0xa4>)
 80021ee:	f009 fc59 	bl	800baa4 <iprintf>
	}
}
 80021f2:	bf00      	nop
 80021f4:	3708      	adds	r7, #8
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	2000d4c0 	.word	0x2000d4c0
 8002200:	2000d3c0 	.word	0x2000d3c0
 8002204:	2000d4c4 	.word	0x2000d4c4
 8002208:	2000d4b0 	.word	0x2000d4b0
 800220c:	2000d4c8 	.word	0x2000d4c8
 8002210:	2000d4cc 	.word	0x2000d4cc
 8002214:	cccccccd 	.word	0xcccccccd
 8002218:	0800f488 	.word	0x0800f488

0800221c <HAL_UART_RxCpltCallback>:
// --- AI  ---
//  main.c  app_x-cube-ai.c
int score_from_uart = 0;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b082      	sub	sp, #8
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  //  UART ( USART2) 
  if (huart->Instance == USART6)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a1b      	ldr	r2, [pc, #108]	@ (8002298 <HAL_UART_RxCpltCallback+0x7c>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d130      	bne.n	8002290 <HAL_UART_RxCpltCallback+0x74>
  {
    //  (Enter )
    if (rx_byte == '\r' || rx_byte == '\n' || uart_rx_index >= (UART_RX_BUFFER_SIZE - 1))
 800222e:	4b1b      	ldr	r3, [pc, #108]	@ (800229c <HAL_UART_RxCpltCallback+0x80>)
 8002230:	781b      	ldrb	r3, [r3, #0]
 8002232:	2b0d      	cmp	r3, #13
 8002234:	d008      	beq.n	8002248 <HAL_UART_RxCpltCallback+0x2c>
 8002236:	4b19      	ldr	r3, [pc, #100]	@ (800229c <HAL_UART_RxCpltCallback+0x80>)
 8002238:	781b      	ldrb	r3, [r3, #0]
 800223a:	2b0a      	cmp	r3, #10
 800223c:	d004      	beq.n	8002248 <HAL_UART_RxCpltCallback+0x2c>
 800223e:	4b18      	ldr	r3, [pc, #96]	@ (80022a0 <HAL_UART_RxCpltCallback+0x84>)
 8002240:	781b      	ldrb	r3, [r3, #0]
 8002242:	b2db      	uxtb	r3, r3
 8002244:	2b08      	cmp	r3, #8
 8002246:	d912      	bls.n	800226e <HAL_UART_RxCpltCallback+0x52>
    {
      // 1.  '\0'
      uart_rx_buffer[uart_rx_index] = '\0';
 8002248:	4b15      	ldr	r3, [pc, #84]	@ (80022a0 <HAL_UART_RxCpltCallback+0x84>)
 800224a:	781b      	ldrb	r3, [r3, #0]
 800224c:	b2db      	uxtb	r3, r3
 800224e:	461a      	mov	r2, r3
 8002250:	4b14      	ldr	r3, [pc, #80]	@ (80022a4 <HAL_UART_RxCpltCallback+0x88>)
 8002252:	2100      	movs	r1, #0
 8002254:	5499      	strb	r1, [r3, r2]

      // 2. 
      if (uart_rx_index > 0) // 
 8002256:	4b12      	ldr	r3, [pc, #72]	@ (80022a0 <HAL_UART_RxCpltCallback+0x84>)
 8002258:	781b      	ldrb	r3, [r3, #0]
 800225a:	b2db      	uxtb	r3, r3
 800225c:	2b00      	cmp	r3, #0
 800225e:	d002      	beq.n	8002266 <HAL_UART_RxCpltCallback+0x4a>
      {
        new_data_received = true;
 8002260:	4b11      	ldr	r3, [pc, #68]	@ (80022a8 <HAL_UART_RxCpltCallback+0x8c>)
 8002262:	2201      	movs	r2, #1
 8002264:	701a      	strb	r2, [r3, #0]
      }

      // 3. 
      uart_rx_index = 0;
 8002266:	4b0e      	ldr	r3, [pc, #56]	@ (80022a0 <HAL_UART_RxCpltCallback+0x84>)
 8002268:	2200      	movs	r2, #0
 800226a:	701a      	strb	r2, [r3, #0]
 800226c:	e00b      	b.n	8002286 <HAL_UART_RxCpltCallback+0x6a>
    }
    else
    {
      // 
      uart_rx_buffer[uart_rx_index++] = rx_byte;
 800226e:	4b0c      	ldr	r3, [pc, #48]	@ (80022a0 <HAL_UART_RxCpltCallback+0x84>)
 8002270:	781b      	ldrb	r3, [r3, #0]
 8002272:	b2db      	uxtb	r3, r3
 8002274:	1c5a      	adds	r2, r3, #1
 8002276:	b2d1      	uxtb	r1, r2
 8002278:	4a09      	ldr	r2, [pc, #36]	@ (80022a0 <HAL_UART_RxCpltCallback+0x84>)
 800227a:	7011      	strb	r1, [r2, #0]
 800227c:	461a      	mov	r2, r3
 800227e:	4b07      	ldr	r3, [pc, #28]	@ (800229c <HAL_UART_RxCpltCallback+0x80>)
 8002280:	7819      	ldrb	r1, [r3, #0]
 8002282:	4b08      	ldr	r3, [pc, #32]	@ (80022a4 <HAL_UART_RxCpltCallback+0x88>)
 8002284:	5499      	strb	r1, [r3, r2]
    }

    // !!!  UART  !!!
    HAL_UART_Receive_IT(&huart6, &rx_byte, 1);
 8002286:	2201      	movs	r2, #1
 8002288:	4904      	ldr	r1, [pc, #16]	@ (800229c <HAL_UART_RxCpltCallback+0x80>)
 800228a:	4808      	ldr	r0, [pc, #32]	@ (80022ac <HAL_UART_RxCpltCallback+0x90>)
 800228c:	f007 fc8f 	bl	8009bae <HAL_UART_Receive_IT>
  }
}
 8002290:	bf00      	nop
 8002292:	3708      	adds	r7, #8
 8002294:	46bd      	mov	sp, r7
 8002296:	bd80      	pop	{r7, pc}
 8002298:	40011400 	.word	0x40011400
 800229c:	2000d4da 	.word	0x2000d4da
 80022a0:	2000d4db 	.word	0x2000d4db
 80022a4:	2000d4d0 	.word	0x2000d4d0
 80022a8:	2000d4dc 	.word	0x2000d4dc
 80022ac:	200137a0 	.word	0x200137a0

080022b0 <HAL_TIM_PeriodElapsedCallback>:


uint16_t txData;
int txIndex;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b082      	sub	sp, #8
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  if(htim->Instance == TIM2)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80022c0:	d125      	bne.n	800230e <HAL_TIM_PeriodElapsedCallback+0x5e>
  {
    txData = ((uint16_t)helloworld[txIndex+1] << 8) | helloworld[txIndex];
 80022c2:	4b1e      	ldr	r3, [pc, #120]	@ (800233c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	3301      	adds	r3, #1
 80022c8:	4a1d      	ldr	r2, [pc, #116]	@ (8002340 <HAL_TIM_PeriodElapsedCallback+0x90>)
 80022ca:	5cd3      	ldrb	r3, [r2, r3]
 80022cc:	b21b      	sxth	r3, r3
 80022ce:	021b      	lsls	r3, r3, #8
 80022d0:	b21a      	sxth	r2, r3
 80022d2:	4b1a      	ldr	r3, [pc, #104]	@ (800233c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	491a      	ldr	r1, [pc, #104]	@ (8002340 <HAL_TIM_PeriodElapsedCallback+0x90>)
 80022d8:	5ccb      	ldrb	r3, [r1, r3]
 80022da:	b21b      	sxth	r3, r3
 80022dc:	4313      	orrs	r3, r2
 80022de:	b21b      	sxth	r3, r3
 80022e0:	b29a      	uxth	r2, r3
 80022e2:	4b18      	ldr	r3, [pc, #96]	@ (8002344 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80022e4:	801a      	strh	r2, [r3, #0]
    txIndex = txIndex + 2;
 80022e6:	4b15      	ldr	r3, [pc, #84]	@ (800233c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	3302      	adds	r3, #2
 80022ec:	4a13      	ldr	r2, [pc, #76]	@ (800233c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80022ee:	6013      	str	r3, [r2, #0]
    if(txIndex>53456) txIndex = 0;
 80022f0:	4b12      	ldr	r3, [pc, #72]	@ (800233c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f24d 02d0 	movw	r2, #53456	@ 0xd0d0
 80022f8:	4293      	cmp	r3, r2
 80022fa:	dd02      	ble.n	8002302 <HAL_TIM_PeriodElapsedCallback+0x52>
 80022fc:	4b0f      	ldr	r3, [pc, #60]	@ (800233c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80022fe:	2200      	movs	r2, #0
 8002300:	601a      	str	r2, [r3, #0]
    HAL_I2S_Transmit(&hi2s3, &txData, 1, 10);
 8002302:	230a      	movs	r3, #10
 8002304:	2201      	movs	r2, #1
 8002306:	490f      	ldr	r1, [pc, #60]	@ (8002344 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002308:	480f      	ldr	r0, [pc, #60]	@ (8002348 <HAL_TIM_PeriodElapsedCallback+0x98>)
 800230a:	f004 fd8d 	bl	8006e28 <HAL_I2S_Transmit>
  }

	if(htim->Instance == TIM10)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4a0e      	ldr	r2, [pc, #56]	@ (800234c <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8002314:	4293      	cmp	r3, r2
 8002316:	d10c      	bne.n	8002332 <HAL_TIM_PeriodElapsedCallback+0x82>
	{
		if (adc_available) {
 8002318:	4b0d      	ldr	r3, [pc, #52]	@ (8002350 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800231a:	781b      	ldrb	r3, [r3, #0]
 800231c:	b2db      	uxtb	r3, r3
 800231e:	2b00      	cmp	r3, #0
 8002320:	d007      	beq.n	8002332 <HAL_TIM_PeriodElapsedCallback+0x82>
			adc_available = 0;
 8002322:	4b0b      	ldr	r3, [pc, #44]	@ (8002350 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8002324:	2200      	movs	r2, #0
 8002326:	701a      	strb	r2, [r3, #0]
			HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&adc_data, 2);
 8002328:	2202      	movs	r2, #2
 800232a:	490a      	ldr	r1, [pc, #40]	@ (8002354 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800232c:	480a      	ldr	r0, [pc, #40]	@ (8002358 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 800232e:	f003 f91f 	bl	8005570 <HAL_ADC_Start_DMA>
		}
	}
}
 8002332:	bf00      	nop
 8002334:	3708      	adds	r7, #8
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}
 800233a:	bf00      	nop
 800233c:	20013538 	.word	0x20013538
 8002340:	20000010 	.word	0x20000010
 8002344:	20013534 	.word	0x20013534
 8002348:	2000d408 	.word	0x2000d408
 800234c:	40014400 	.word	0x40014400
 8002350:	2000d0e1 	.word	0x2000d0e1
 8002354:	2000d4fc 	.word	0x2000d4fc
 8002358:	2000d310 	.word	0x2000d310

0800235c <HAL_ADC_ConvCpltCallback>:


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b084      	sub	sp, #16
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
    if(hadc->Instance == ADC1)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	4a91      	ldr	r2, [pc, #580]	@ (80025b0 <HAL_ADC_ConvCpltCallback+0x254>)
 800236a:	4293      	cmp	r3, r2
 800236c:	f040 81c2 	bne.w	80026f4 <HAL_ADC_ConvCpltCallback+0x398>
    {
    	if (adc_reset_cyccnt) {
 8002370:	4b90      	ldr	r3, [pc, #576]	@ (80025b4 <HAL_ADC_ConvCpltCallback+0x258>)
 8002372:	781b      	ldrb	r3, [r3, #0]
 8002374:	b2db      	uxtb	r3, r3
 8002376:	2b00      	cmp	r3, #0
 8002378:	d00b      	beq.n	8002392 <HAL_ADC_ConvCpltCallback+0x36>
    		DWT->CYCCNT = 0U;
 800237a:	4b8f      	ldr	r3, [pc, #572]	@ (80025b8 <HAL_ADC_ConvCpltCallback+0x25c>)
 800237c:	2200      	movs	r2, #0
 800237e:	605a      	str	r2, [r3, #4]
    		adc0_time_delta = 0;
 8002380:	4b8e      	ldr	r3, [pc, #568]	@ (80025bc <HAL_ADC_ConvCpltCallback+0x260>)
 8002382:	2200      	movs	r2, #0
 8002384:	601a      	str	r2, [r3, #0]
    		adc1_time_delta = 0;
 8002386:	4b8e      	ldr	r3, [pc, #568]	@ (80025c0 <HAL_ADC_ConvCpltCallback+0x264>)
 8002388:	2200      	movs	r2, #0
 800238a:	601a      	str	r2, [r3, #0]
    		adc_reset_cyccnt = 0;
 800238c:	4b89      	ldr	r3, [pc, #548]	@ (80025b4 <HAL_ADC_ConvCpltCallback+0x258>)
 800238e:	2200      	movs	r2, #0
 8002390:	701a      	strb	r2, [r3, #0]
    	}

    	if (!adc0_filled) {
 8002392:	4b8c      	ldr	r3, [pc, #560]	@ (80025c4 <HAL_ADC_ConvCpltCallback+0x268>)
 8002394:	781b      	ldrb	r3, [r3, #0]
 8002396:	b2db      	uxtb	r3, r3
 8002398:	2b00      	cmp	r3, #0
 800239a:	f040 80a4 	bne.w	80024e6 <HAL_ADC_ConvCpltCallback+0x18a>
			adc0_time[adc0_length] = (DWT->CYCCNT - adc0_time_delta) / (SystemCoreClock / 1000000);
 800239e:	4b86      	ldr	r3, [pc, #536]	@ (80025b8 <HAL_ADC_ConvCpltCallback+0x25c>)
 80023a0:	685a      	ldr	r2, [r3, #4]
 80023a2:	4b86      	ldr	r3, [pc, #536]	@ (80025bc <HAL_ADC_ConvCpltCallback+0x260>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	1ad1      	subs	r1, r2, r3
 80023a8:	4b87      	ldr	r3, [pc, #540]	@ (80025c8 <HAL_ADC_ConvCpltCallback+0x26c>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a87      	ldr	r2, [pc, #540]	@ (80025cc <HAL_ADC_ConvCpltCallback+0x270>)
 80023ae:	fba2 2303 	umull	r2, r3, r2, r3
 80023b2:	0c9a      	lsrs	r2, r3, #18
 80023b4:	4b86      	ldr	r3, [pc, #536]	@ (80025d0 <HAL_ADC_ConvCpltCallback+0x274>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	fbb1 f2f2 	udiv	r2, r1, r2
 80023bc:	4985      	ldr	r1, [pc, #532]	@ (80025d4 <HAL_ADC_ConvCpltCallback+0x278>)
 80023be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			adc0[adc0_length] = adc_data[0] * ADC_CHANNEL0_SCALE;
 80023c2:	4b83      	ldr	r3, [pc, #524]	@ (80025d0 <HAL_ADC_ConvCpltCallback+0x274>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4a84      	ldr	r2, [pc, #528]	@ (80025d8 <HAL_ADC_ConvCpltCallback+0x27c>)
 80023c8:	8812      	ldrh	r2, [r2, #0]
 80023ca:	b291      	uxth	r1, r2
 80023cc:	4a83      	ldr	r2, [pc, #524]	@ (80025dc <HAL_ADC_ConvCpltCallback+0x280>)
 80023ce:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

			if (adc_max[0] < adc0[adc0_length])
 80023d2:	4b83      	ldr	r3, [pc, #524]	@ (80025e0 <HAL_ADC_ConvCpltCallback+0x284>)
 80023d4:	881b      	ldrh	r3, [r3, #0]
 80023d6:	b29a      	uxth	r2, r3
 80023d8:	4b7d      	ldr	r3, [pc, #500]	@ (80025d0 <HAL_ADC_ConvCpltCallback+0x274>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	497f      	ldr	r1, [pc, #508]	@ (80025dc <HAL_ADC_ConvCpltCallback+0x280>)
 80023de:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80023e2:	429a      	cmp	r2, r3
 80023e4:	d206      	bcs.n	80023f4 <HAL_ADC_ConvCpltCallback+0x98>
				adc_max[0] = adc0[adc0_length];
 80023e6:	4b7a      	ldr	r3, [pc, #488]	@ (80025d0 <HAL_ADC_ConvCpltCallback+0x274>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4a7c      	ldr	r2, [pc, #496]	@ (80025dc <HAL_ADC_ConvCpltCallback+0x280>)
 80023ec:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80023f0:	4b7b      	ldr	r3, [pc, #492]	@ (80025e0 <HAL_ADC_ConvCpltCallback+0x284>)
 80023f2:	801a      	strh	r2, [r3, #0]

			if (adc_min[0] > adc0[adc0_length])
 80023f4:	4b7b      	ldr	r3, [pc, #492]	@ (80025e4 <HAL_ADC_ConvCpltCallback+0x288>)
 80023f6:	881b      	ldrh	r3, [r3, #0]
 80023f8:	b29a      	uxth	r2, r3
 80023fa:	4b75      	ldr	r3, [pc, #468]	@ (80025d0 <HAL_ADC_ConvCpltCallback+0x274>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4977      	ldr	r1, [pc, #476]	@ (80025dc <HAL_ADC_ConvCpltCallback+0x280>)
 8002400:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002404:	429a      	cmp	r2, r3
 8002406:	d906      	bls.n	8002416 <HAL_ADC_ConvCpltCallback+0xba>
				adc_min[0] = adc0[adc0_length];
 8002408:	4b71      	ldr	r3, [pc, #452]	@ (80025d0 <HAL_ADC_ConvCpltCallback+0x274>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a73      	ldr	r2, [pc, #460]	@ (80025dc <HAL_ADC_ConvCpltCallback+0x280>)
 800240e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002412:	4b74      	ldr	r3, [pc, #464]	@ (80025e4 <HAL_ADC_ConvCpltCallback+0x288>)
 8002414:	801a      	strh	r2, [r3, #0]

			if (adc0_length < (ADC_BUFFER_SIZE - 1)) {
 8002416:	4b6e      	ldr	r3, [pc, #440]	@ (80025d0 <HAL_ADC_ConvCpltCallback+0x274>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f240 72fe 	movw	r2, #2046	@ 0x7fe
 800241e:	4293      	cmp	r3, r2
 8002420:	d85e      	bhi.n	80024e0 <HAL_ADC_ConvCpltCallback+0x184>

				uint8_t trigger = 0;
 8002422:	2300      	movs	r3, #0
 8002424:	73fb      	strb	r3, [r7, #15]

				if (trigger_mode == 0)
 8002426:	4b70      	ldr	r3, [pc, #448]	@ (80025e8 <HAL_ADC_ConvCpltCallback+0x28c>)
 8002428:	781b      	ldrb	r3, [r3, #0]
 800242a:	2b00      	cmp	r3, #0
 800242c:	d114      	bne.n	8002458 <HAL_ADC_ConvCpltCallback+0xfc>
					trigger = (adc0_prev < trigger0_value && adc0[adc0_length] > trigger0_value);
 800242e:	4b6f      	ldr	r3, [pc, #444]	@ (80025ec <HAL_ADC_ConvCpltCallback+0x290>)
 8002430:	881b      	ldrh	r3, [r3, #0]
 8002432:	b29a      	uxth	r2, r3
 8002434:	4b6e      	ldr	r3, [pc, #440]	@ (80025f0 <HAL_ADC_ConvCpltCallback+0x294>)
 8002436:	881b      	ldrh	r3, [r3, #0]
 8002438:	429a      	cmp	r2, r3
 800243a:	d20a      	bcs.n	8002452 <HAL_ADC_ConvCpltCallback+0xf6>
 800243c:	4b64      	ldr	r3, [pc, #400]	@ (80025d0 <HAL_ADC_ConvCpltCallback+0x274>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4a66      	ldr	r2, [pc, #408]	@ (80025dc <HAL_ADC_ConvCpltCallback+0x280>)
 8002442:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002446:	4b6a      	ldr	r3, [pc, #424]	@ (80025f0 <HAL_ADC_ConvCpltCallback+0x294>)
 8002448:	881b      	ldrh	r3, [r3, #0]
 800244a:	429a      	cmp	r2, r3
 800244c:	d901      	bls.n	8002452 <HAL_ADC_ConvCpltCallback+0xf6>
 800244e:	2301      	movs	r3, #1
 8002450:	e000      	b.n	8002454 <HAL_ADC_ConvCpltCallback+0xf8>
 8002452:	2300      	movs	r3, #0
 8002454:	73fb      	strb	r3, [r7, #15]
 8002456:	e013      	b.n	8002480 <HAL_ADC_ConvCpltCallback+0x124>
				else
					trigger = (adc0_prev > trigger0_value && adc0[adc0_length] < trigger0_value);
 8002458:	4b64      	ldr	r3, [pc, #400]	@ (80025ec <HAL_ADC_ConvCpltCallback+0x290>)
 800245a:	881b      	ldrh	r3, [r3, #0]
 800245c:	b29a      	uxth	r2, r3
 800245e:	4b64      	ldr	r3, [pc, #400]	@ (80025f0 <HAL_ADC_ConvCpltCallback+0x294>)
 8002460:	881b      	ldrh	r3, [r3, #0]
 8002462:	429a      	cmp	r2, r3
 8002464:	d90a      	bls.n	800247c <HAL_ADC_ConvCpltCallback+0x120>
 8002466:	4b5a      	ldr	r3, [pc, #360]	@ (80025d0 <HAL_ADC_ConvCpltCallback+0x274>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	4a5c      	ldr	r2, [pc, #368]	@ (80025dc <HAL_ADC_ConvCpltCallback+0x280>)
 800246c:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002470:	4b5f      	ldr	r3, [pc, #380]	@ (80025f0 <HAL_ADC_ConvCpltCallback+0x294>)
 8002472:	881b      	ldrh	r3, [r3, #0]
 8002474:	429a      	cmp	r2, r3
 8002476:	d201      	bcs.n	800247c <HAL_ADC_ConvCpltCallback+0x120>
 8002478:	2301      	movs	r3, #1
 800247a:	e000      	b.n	800247e <HAL_ADC_ConvCpltCallback+0x122>
 800247c:	2300      	movs	r3, #0
 800247e:	73fb      	strb	r3, [r7, #15]

				if (trigger && adc0_length != 0) {
 8002480:	7bfb      	ldrb	r3, [r7, #15]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d021      	beq.n	80024ca <HAL_ADC_ConvCpltCallback+0x16e>
 8002486:	4b52      	ldr	r3, [pc, #328]	@ (80025d0 <HAL_ADC_ConvCpltCallback+0x274>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d01d      	beq.n	80024ca <HAL_ADC_ConvCpltCallback+0x16e>
					if (!event_trigger0_detected) {
 800248e:	4b59      	ldr	r3, [pc, #356]	@ (80025f4 <HAL_ADC_ConvCpltCallback+0x298>)
 8002490:	781b      	ldrb	r3, [r3, #0]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d10a      	bne.n	80024ac <HAL_ADC_ConvCpltCallback+0x150>
						adc0_length = 0;
 8002496:	4b4e      	ldr	r3, [pc, #312]	@ (80025d0 <HAL_ADC_ConvCpltCallback+0x274>)
 8002498:	2200      	movs	r2, #0
 800249a:	601a      	str	r2, [r3, #0]
						adc0_time_delta = DWT->CYCCNT;
 800249c:	4b46      	ldr	r3, [pc, #280]	@ (80025b8 <HAL_ADC_ConvCpltCallback+0x25c>)
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	4a46      	ldr	r2, [pc, #280]	@ (80025bc <HAL_ADC_ConvCpltCallback+0x260>)
 80024a2:	6013      	str	r3, [r2, #0]
						event_trigger0_detected = 1;
 80024a4:	4b53      	ldr	r3, [pc, #332]	@ (80025f4 <HAL_ADC_ConvCpltCallback+0x298>)
 80024a6:	2201      	movs	r2, #1
 80024a8:	701a      	strb	r2, [r3, #0]
 80024aa:	e00e      	b.n	80024ca <HAL_ADC_ConvCpltCallback+0x16e>
					} else if (!adc_period0_detected) {
 80024ac:	4b52      	ldr	r3, [pc, #328]	@ (80025f8 <HAL_ADC_ConvCpltCallback+0x29c>)
 80024ae:	781b      	ldrb	r3, [r3, #0]
 80024b0:	b2db      	uxtb	r3, r3
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d109      	bne.n	80024ca <HAL_ADC_ConvCpltCallback+0x16e>
						adc_period[0] = adc0_time[adc0_length];
 80024b6:	4b46      	ldr	r3, [pc, #280]	@ (80025d0 <HAL_ADC_ConvCpltCallback+0x274>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4a46      	ldr	r2, [pc, #280]	@ (80025d4 <HAL_ADC_ConvCpltCallback+0x278>)
 80024bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024c0:	4a4e      	ldr	r2, [pc, #312]	@ (80025fc <HAL_ADC_ConvCpltCallback+0x2a0>)
 80024c2:	6013      	str	r3, [r2, #0]
						adc_period0_detected = 1;
 80024c4:	4b4c      	ldr	r3, [pc, #304]	@ (80025f8 <HAL_ADC_ConvCpltCallback+0x29c>)
 80024c6:	2201      	movs	r2, #1
 80024c8:	701a      	strb	r2, [r3, #0]
					}
				}

				adc0_prev = adc_data[0] * ADC_CHANNEL0_SCALE;
 80024ca:	4b43      	ldr	r3, [pc, #268]	@ (80025d8 <HAL_ADC_ConvCpltCallback+0x27c>)
 80024cc:	881b      	ldrh	r3, [r3, #0]
 80024ce:	b29a      	uxth	r2, r3
 80024d0:	4b46      	ldr	r3, [pc, #280]	@ (80025ec <HAL_ADC_ConvCpltCallback+0x290>)
 80024d2:	801a      	strh	r2, [r3, #0]
				adc0_length++;
 80024d4:	4b3e      	ldr	r3, [pc, #248]	@ (80025d0 <HAL_ADC_ConvCpltCallback+0x274>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	3301      	adds	r3, #1
 80024da:	4a3d      	ldr	r2, [pc, #244]	@ (80025d0 <HAL_ADC_ConvCpltCallback+0x274>)
 80024dc:	6013      	str	r3, [r2, #0]
 80024de:	e002      	b.n	80024e6 <HAL_ADC_ConvCpltCallback+0x18a>

			} else
				adc0_filled = 1;
 80024e0:	4b38      	ldr	r3, [pc, #224]	@ (80025c4 <HAL_ADC_ConvCpltCallback+0x268>)
 80024e2:	2201      	movs	r2, #1
 80024e4:	701a      	strb	r2, [r3, #0]
    	}

    	if (!adc1_filled) {
 80024e6:	4b46      	ldr	r3, [pc, #280]	@ (8002600 <HAL_ADC_ConvCpltCallback+0x2a4>)
 80024e8:	781b      	ldrb	r3, [r3, #0]
 80024ea:	b2db      	uxtb	r3, r3
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	f040 80da 	bne.w	80026a6 <HAL_ADC_ConvCpltCallback+0x34a>
			adc1_time[adc1_length] = (DWT->CYCCNT - adc1_time_delta) / (SystemCoreClock / 1000000);
 80024f2:	4b31      	ldr	r3, [pc, #196]	@ (80025b8 <HAL_ADC_ConvCpltCallback+0x25c>)
 80024f4:	685a      	ldr	r2, [r3, #4]
 80024f6:	4b32      	ldr	r3, [pc, #200]	@ (80025c0 <HAL_ADC_ConvCpltCallback+0x264>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	1ad1      	subs	r1, r2, r3
 80024fc:	4b32      	ldr	r3, [pc, #200]	@ (80025c8 <HAL_ADC_ConvCpltCallback+0x26c>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4a32      	ldr	r2, [pc, #200]	@ (80025cc <HAL_ADC_ConvCpltCallback+0x270>)
 8002502:	fba2 2303 	umull	r2, r3, r2, r3
 8002506:	0c9a      	lsrs	r2, r3, #18
 8002508:	4b3e      	ldr	r3, [pc, #248]	@ (8002604 <HAL_ADC_ConvCpltCallback+0x2a8>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	fbb1 f2f2 	udiv	r2, r1, r2
 8002510:	493d      	ldr	r1, [pc, #244]	@ (8002608 <HAL_ADC_ConvCpltCallback+0x2ac>)
 8002512:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			adc1[adc1_length] = adc_data[1] * ADC_CHANNEL1_SCALE;
 8002516:	4b3b      	ldr	r3, [pc, #236]	@ (8002604 <HAL_ADC_ConvCpltCallback+0x2a8>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4a2f      	ldr	r2, [pc, #188]	@ (80025d8 <HAL_ADC_ConvCpltCallback+0x27c>)
 800251c:	8852      	ldrh	r2, [r2, #2]
 800251e:	b291      	uxth	r1, r2
 8002520:	4a3a      	ldr	r2, [pc, #232]	@ (800260c <HAL_ADC_ConvCpltCallback+0x2b0>)
 8002522:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

			if (adc_max[1] < adc1[adc1_length])
 8002526:	4b2e      	ldr	r3, [pc, #184]	@ (80025e0 <HAL_ADC_ConvCpltCallback+0x284>)
 8002528:	885b      	ldrh	r3, [r3, #2]
 800252a:	b29a      	uxth	r2, r3
 800252c:	4b35      	ldr	r3, [pc, #212]	@ (8002604 <HAL_ADC_ConvCpltCallback+0x2a8>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4936      	ldr	r1, [pc, #216]	@ (800260c <HAL_ADC_ConvCpltCallback+0x2b0>)
 8002532:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002536:	429a      	cmp	r2, r3
 8002538:	d206      	bcs.n	8002548 <HAL_ADC_ConvCpltCallback+0x1ec>
				adc_max[1] = adc1[adc1_length];
 800253a:	4b32      	ldr	r3, [pc, #200]	@ (8002604 <HAL_ADC_ConvCpltCallback+0x2a8>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4a33      	ldr	r2, [pc, #204]	@ (800260c <HAL_ADC_ConvCpltCallback+0x2b0>)
 8002540:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002544:	4b26      	ldr	r3, [pc, #152]	@ (80025e0 <HAL_ADC_ConvCpltCallback+0x284>)
 8002546:	805a      	strh	r2, [r3, #2]

			if (adc_min[1] > adc1[adc1_length])
 8002548:	4b26      	ldr	r3, [pc, #152]	@ (80025e4 <HAL_ADC_ConvCpltCallback+0x288>)
 800254a:	885b      	ldrh	r3, [r3, #2]
 800254c:	b29a      	uxth	r2, r3
 800254e:	4b2d      	ldr	r3, [pc, #180]	@ (8002604 <HAL_ADC_ConvCpltCallback+0x2a8>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	492e      	ldr	r1, [pc, #184]	@ (800260c <HAL_ADC_ConvCpltCallback+0x2b0>)
 8002554:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002558:	429a      	cmp	r2, r3
 800255a:	d906      	bls.n	800256a <HAL_ADC_ConvCpltCallback+0x20e>
				adc_min[1] = adc1[adc1_length];
 800255c:	4b29      	ldr	r3, [pc, #164]	@ (8002604 <HAL_ADC_ConvCpltCallback+0x2a8>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a2a      	ldr	r2, [pc, #168]	@ (800260c <HAL_ADC_ConvCpltCallback+0x2b0>)
 8002562:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002566:	4b1f      	ldr	r3, [pc, #124]	@ (80025e4 <HAL_ADC_ConvCpltCallback+0x288>)
 8002568:	805a      	strh	r2, [r3, #2]

			if (adc1_length < (ADC_BUFFER_SIZE - 1)) {
 800256a:	4b26      	ldr	r3, [pc, #152]	@ (8002604 <HAL_ADC_ConvCpltCallback+0x2a8>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f240 72fe 	movw	r2, #2046	@ 0x7fe
 8002572:	4293      	cmp	r3, r2
 8002574:	f200 8094 	bhi.w	80026a0 <HAL_ADC_ConvCpltCallback+0x344>

				uint8_t trigger = 0;
 8002578:	2300      	movs	r3, #0
 800257a:	73bb      	strb	r3, [r7, #14]

				if (trigger_mode == 0)
 800257c:	4b1a      	ldr	r3, [pc, #104]	@ (80025e8 <HAL_ADC_ConvCpltCallback+0x28c>)
 800257e:	781b      	ldrb	r3, [r3, #0]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d149      	bne.n	8002618 <HAL_ADC_ConvCpltCallback+0x2bc>
					trigger = (adc1_prev < trigger1_value && adc1[adc1_length] > trigger1_value);
 8002584:	4b22      	ldr	r3, [pc, #136]	@ (8002610 <HAL_ADC_ConvCpltCallback+0x2b4>)
 8002586:	881b      	ldrh	r3, [r3, #0]
 8002588:	b29a      	uxth	r2, r3
 800258a:	4b22      	ldr	r3, [pc, #136]	@ (8002614 <HAL_ADC_ConvCpltCallback+0x2b8>)
 800258c:	881b      	ldrh	r3, [r3, #0]
 800258e:	429a      	cmp	r2, r3
 8002590:	d20a      	bcs.n	80025a8 <HAL_ADC_ConvCpltCallback+0x24c>
 8002592:	4b1c      	ldr	r3, [pc, #112]	@ (8002604 <HAL_ADC_ConvCpltCallback+0x2a8>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4a1d      	ldr	r2, [pc, #116]	@ (800260c <HAL_ADC_ConvCpltCallback+0x2b0>)
 8002598:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800259c:	4b1d      	ldr	r3, [pc, #116]	@ (8002614 <HAL_ADC_ConvCpltCallback+0x2b8>)
 800259e:	881b      	ldrh	r3, [r3, #0]
 80025a0:	429a      	cmp	r2, r3
 80025a2:	d901      	bls.n	80025a8 <HAL_ADC_ConvCpltCallback+0x24c>
 80025a4:	2301      	movs	r3, #1
 80025a6:	e000      	b.n	80025aa <HAL_ADC_ConvCpltCallback+0x24e>
 80025a8:	2300      	movs	r3, #0
 80025aa:	73bb      	strb	r3, [r7, #14]
 80025ac:	e048      	b.n	8002640 <HAL_ADC_ConvCpltCallback+0x2e4>
 80025ae:	bf00      	nop
 80025b0:	40012000 	.word	0x40012000
 80025b4:	2000d0e2 	.word	0x2000d0e2
 80025b8:	e0001000 	.word	0xe0001000
 80025bc:	20013528 	.word	0x20013528
 80025c0:	2001352c 	.word	0x2001352c
 80025c4:	2000d50c 	.word	0x2000d50c
 80025c8:	2000d10c 	.word	0x2000d10c
 80025cc:	431bde83 	.word	0x431bde83
 80025d0:	2000d504 	.word	0x2000d504
 80025d4:	2000d520 	.word	0x2000d520
 80025d8:	2000d4fc 	.word	0x2000d4fc
 80025dc:	20011520 	.word	0x20011520
 80025e0:	2000d510 	.word	0x2000d510
 80025e4:	2000d0e4 	.word	0x2000d0e4
 80025e8:	20013520 	.word	0x20013520
 80025ec:	20013530 	.word	0x20013530
 80025f0:	2000d0fc 	.word	0x2000d0fc
 80025f4:	2000d109 	.word	0x2000d109
 80025f8:	2000d51c 	.word	0x2000d51c
 80025fc:	2000d514 	.word	0x2000d514
 8002600:	2000d0e0 	.word	0x2000d0e0
 8002604:	2000d508 	.word	0x2000d508
 8002608:	2000f520 	.word	0x2000f520
 800260c:	20012520 	.word	0x20012520
 8002610:	20013532 	.word	0x20013532
 8002614:	2000d0fe 	.word	0x2000d0fe
				else
					trigger = (adc1_prev > trigger1_value && adc1[adc1_length] < trigger1_value);
 8002618:	4b38      	ldr	r3, [pc, #224]	@ (80026fc <HAL_ADC_ConvCpltCallback+0x3a0>)
 800261a:	881b      	ldrh	r3, [r3, #0]
 800261c:	b29a      	uxth	r2, r3
 800261e:	4b38      	ldr	r3, [pc, #224]	@ (8002700 <HAL_ADC_ConvCpltCallback+0x3a4>)
 8002620:	881b      	ldrh	r3, [r3, #0]
 8002622:	429a      	cmp	r2, r3
 8002624:	d90a      	bls.n	800263c <HAL_ADC_ConvCpltCallback+0x2e0>
 8002626:	4b37      	ldr	r3, [pc, #220]	@ (8002704 <HAL_ADC_ConvCpltCallback+0x3a8>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4a37      	ldr	r2, [pc, #220]	@ (8002708 <HAL_ADC_ConvCpltCallback+0x3ac>)
 800262c:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002630:	4b33      	ldr	r3, [pc, #204]	@ (8002700 <HAL_ADC_ConvCpltCallback+0x3a4>)
 8002632:	881b      	ldrh	r3, [r3, #0]
 8002634:	429a      	cmp	r2, r3
 8002636:	d201      	bcs.n	800263c <HAL_ADC_ConvCpltCallback+0x2e0>
 8002638:	2301      	movs	r3, #1
 800263a:	e000      	b.n	800263e <HAL_ADC_ConvCpltCallback+0x2e2>
 800263c:	2300      	movs	r3, #0
 800263e:	73bb      	strb	r3, [r7, #14]

				if (trigger && adc1_length != 0) {
 8002640:	7bbb      	ldrb	r3, [r7, #14]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d021      	beq.n	800268a <HAL_ADC_ConvCpltCallback+0x32e>
 8002646:	4b2f      	ldr	r3, [pc, #188]	@ (8002704 <HAL_ADC_ConvCpltCallback+0x3a8>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d01d      	beq.n	800268a <HAL_ADC_ConvCpltCallback+0x32e>
					if (!event_trigger1_detected) {
 800264e:	4b2f      	ldr	r3, [pc, #188]	@ (800270c <HAL_ADC_ConvCpltCallback+0x3b0>)
 8002650:	781b      	ldrb	r3, [r3, #0]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d10a      	bne.n	800266c <HAL_ADC_ConvCpltCallback+0x310>
						adc1_length = 0;
 8002656:	4b2b      	ldr	r3, [pc, #172]	@ (8002704 <HAL_ADC_ConvCpltCallback+0x3a8>)
 8002658:	2200      	movs	r2, #0
 800265a:	601a      	str	r2, [r3, #0]
						adc1_time_delta = DWT->CYCCNT;
 800265c:	4b2c      	ldr	r3, [pc, #176]	@ (8002710 <HAL_ADC_ConvCpltCallback+0x3b4>)
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	4a2c      	ldr	r2, [pc, #176]	@ (8002714 <HAL_ADC_ConvCpltCallback+0x3b8>)
 8002662:	6013      	str	r3, [r2, #0]
						event_trigger1_detected = 1;
 8002664:	4b29      	ldr	r3, [pc, #164]	@ (800270c <HAL_ADC_ConvCpltCallback+0x3b0>)
 8002666:	2201      	movs	r2, #1
 8002668:	701a      	strb	r2, [r3, #0]
 800266a:	e00e      	b.n	800268a <HAL_ADC_ConvCpltCallback+0x32e>
					} else if (!adc_period1_detected) {
 800266c:	4b2a      	ldr	r3, [pc, #168]	@ (8002718 <HAL_ADC_ConvCpltCallback+0x3bc>)
 800266e:	781b      	ldrb	r3, [r3, #0]
 8002670:	b2db      	uxtb	r3, r3
 8002672:	2b00      	cmp	r3, #0
 8002674:	d109      	bne.n	800268a <HAL_ADC_ConvCpltCallback+0x32e>
						adc_period[1] = adc1_time[adc1_length];
 8002676:	4b23      	ldr	r3, [pc, #140]	@ (8002704 <HAL_ADC_ConvCpltCallback+0x3a8>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4a28      	ldr	r2, [pc, #160]	@ (800271c <HAL_ADC_ConvCpltCallback+0x3c0>)
 800267c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002680:	4a27      	ldr	r2, [pc, #156]	@ (8002720 <HAL_ADC_ConvCpltCallback+0x3c4>)
 8002682:	6053      	str	r3, [r2, #4]
						adc_period1_detected = 1;
 8002684:	4b24      	ldr	r3, [pc, #144]	@ (8002718 <HAL_ADC_ConvCpltCallback+0x3bc>)
 8002686:	2201      	movs	r2, #1
 8002688:	701a      	strb	r2, [r3, #0]
					}
				}

				adc1_prev = adc_data[1] * ADC_CHANNEL1_SCALE;
 800268a:	4b26      	ldr	r3, [pc, #152]	@ (8002724 <HAL_ADC_ConvCpltCallback+0x3c8>)
 800268c:	885b      	ldrh	r3, [r3, #2]
 800268e:	b29a      	uxth	r2, r3
 8002690:	4b1a      	ldr	r3, [pc, #104]	@ (80026fc <HAL_ADC_ConvCpltCallback+0x3a0>)
 8002692:	801a      	strh	r2, [r3, #0]
				adc1_length++;
 8002694:	4b1b      	ldr	r3, [pc, #108]	@ (8002704 <HAL_ADC_ConvCpltCallback+0x3a8>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	3301      	adds	r3, #1
 800269a:	4a1a      	ldr	r2, [pc, #104]	@ (8002704 <HAL_ADC_ConvCpltCallback+0x3a8>)
 800269c:	6013      	str	r3, [r2, #0]
 800269e:	e002      	b.n	80026a6 <HAL_ADC_ConvCpltCallback+0x34a>

			} else
				adc1_filled = 1;
 80026a0:	4b21      	ldr	r3, [pc, #132]	@ (8002728 <HAL_ADC_ConvCpltCallback+0x3cc>)
 80026a2:	2201      	movs	r2, #1
 80026a4:	701a      	strb	r2, [r3, #0]
    	}

		if (adc0_filled && adc1_filled) {
 80026a6:	4b21      	ldr	r3, [pc, #132]	@ (800272c <HAL_ADC_ConvCpltCallback+0x3d0>)
 80026a8:	781b      	ldrb	r3, [r3, #0]
 80026aa:	b2db      	uxtb	r3, r3
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d012      	beq.n	80026d6 <HAL_ADC_ConvCpltCallback+0x37a>
 80026b0:	4b1d      	ldr	r3, [pc, #116]	@ (8002728 <HAL_ADC_ConvCpltCallback+0x3cc>)
 80026b2:	781b      	ldrb	r3, [r3, #0]
 80026b4:	b2db      	uxtb	r3, r3
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d00d      	beq.n	80026d6 <HAL_ADC_ConvCpltCallback+0x37a>
			event_adc = 1;
 80026ba:	4b1d      	ldr	r3, [pc, #116]	@ (8002730 <HAL_ADC_ConvCpltCallback+0x3d4>)
 80026bc:	2201      	movs	r2, #1
 80026be:	701a      	strb	r2, [r3, #0]

	    	if (!adc_immediate) {
 80026c0:	4b1c      	ldr	r3, [pc, #112]	@ (8002734 <HAL_ADC_ConvCpltCallback+0x3d8>)
 80026c2:	781b      	ldrb	r3, [r3, #0]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d114      	bne.n	80026f2 <HAL_ADC_ConvCpltCallback+0x396>
				HAL_TIM_Base_Stop_IT(&htim10);
 80026c8:	481b      	ldr	r0, [pc, #108]	@ (8002738 <HAL_ADC_ConvCpltCallback+0x3dc>)
 80026ca:	f006 f96f 	bl	80089ac <HAL_TIM_Base_Stop_IT>
				adc_available = 1;
 80026ce:	4b1b      	ldr	r3, [pc, #108]	@ (800273c <HAL_ADC_ConvCpltCallback+0x3e0>)
 80026d0:	2201      	movs	r2, #1
 80026d2:	701a      	strb	r2, [r3, #0]
	    	}

    		return;
 80026d4:	e00d      	b.n	80026f2 <HAL_ADC_ConvCpltCallback+0x396>
		}

		if (adc_immediate)
 80026d6:	4b17      	ldr	r3, [pc, #92]	@ (8002734 <HAL_ADC_ConvCpltCallback+0x3d8>)
 80026d8:	781b      	ldrb	r3, [r3, #0]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d005      	beq.n	80026ea <HAL_ADC_ConvCpltCallback+0x38e>
			HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&adc_data, 2);
 80026de:	2202      	movs	r2, #2
 80026e0:	4910      	ldr	r1, [pc, #64]	@ (8002724 <HAL_ADC_ConvCpltCallback+0x3c8>)
 80026e2:	4817      	ldr	r0, [pc, #92]	@ (8002740 <HAL_ADC_ConvCpltCallback+0x3e4>)
 80026e4:	f002 ff44 	bl	8005570 <HAL_ADC_Start_DMA>
 80026e8:	e004      	b.n	80026f4 <HAL_ADC_ConvCpltCallback+0x398>
		else
			adc_available = 1;
 80026ea:	4b14      	ldr	r3, [pc, #80]	@ (800273c <HAL_ADC_ConvCpltCallback+0x3e0>)
 80026ec:	2201      	movs	r2, #1
 80026ee:	701a      	strb	r2, [r3, #0]
 80026f0:	e000      	b.n	80026f4 <HAL_ADC_ConvCpltCallback+0x398>
    		return;
 80026f2:	bf00      	nop
    }
}
 80026f4:	3710      	adds	r7, #16
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}
 80026fa:	bf00      	nop
 80026fc:	20013532 	.word	0x20013532
 8002700:	2000d0fe 	.word	0x2000d0fe
 8002704:	2000d508 	.word	0x2000d508
 8002708:	20012520 	.word	0x20012520
 800270c:	2000d10a 	.word	0x2000d10a
 8002710:	e0001000 	.word	0xe0001000
 8002714:	2001352c 	.word	0x2001352c
 8002718:	2000d51d 	.word	0x2000d51d
 800271c:	2000f520 	.word	0x2000f520
 8002720:	2000d514 	.word	0x2000d514
 8002724:	2000d4fc 	.word	0x2000d4fc
 8002728:	2000d0e0 	.word	0x2000d0e0
 800272c:	2000d50c 	.word	0x2000d50c
 8002730:	20013521 	.word	0x20013521
 8002734:	2000d0e8 	.word	0x2000d0e8
 8002738:	20013710 	.word	0x20013710
 800273c:	2000d0e1 	.word	0x2000d0e1
 8002740:	2000d310 	.word	0x2000d310

08002744 <drawAxis>:


static void drawAxis(ILI9341TypeDef *display)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b088      	sub	sp, #32
 8002748:	af02      	add	r7, sp, #8
 800274a:	6078      	str	r0, [r7, #4]
	for (uint16_t i = 0; i < 9; i++) {
 800274c:	2300      	movs	r3, #0
 800274e:	82fb      	strh	r3, [r7, #22]
 8002750:	e034      	b.n	80027bc <drawAxis+0x78>
		uint16_t y = 20 + 25 * i;
 8002752:	8afb      	ldrh	r3, [r7, #22]
 8002754:	461a      	mov	r2, r3
 8002756:	0092      	lsls	r2, r2, #2
 8002758:	4413      	add	r3, r2
 800275a:	461a      	mov	r2, r3
 800275c:	0091      	lsls	r1, r2, #2
 800275e:	461a      	mov	r2, r3
 8002760:	460b      	mov	r3, r1
 8002762:	4413      	add	r3, r2
 8002764:	b29b      	uxth	r3, r3
 8002766:	3314      	adds	r3, #20
 8002768:	81bb      	strh	r3, [r7, #12]

		if (i == 0 || i == 8) {
 800276a:	8afb      	ldrh	r3, [r7, #22]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d002      	beq.n	8002776 <drawAxis+0x32>
 8002770:	8afb      	ldrh	r3, [r7, #22]
 8002772:	2b08      	cmp	r3, #8
 8002774:	d10c      	bne.n	8002790 <drawAxis+0x4c>
			ILI9341_FillRectangle(display, 20, y, 276, 1, ILI9341_WHITE);
 8002776:	89ba      	ldrh	r2, [r7, #12]
 8002778:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800277c:	9301      	str	r3, [sp, #4]
 800277e:	2301      	movs	r3, #1
 8002780:	9300      	str	r3, [sp, #0]
 8002782:	f44f 738a 	mov.w	r3, #276	@ 0x114
 8002786:	2114      	movs	r1, #20
 8002788:	6878      	ldr	r0, [r7, #4]
 800278a:	f7ff fb7e 	bl	8001e8a <ILI9341_FillRectangle>
			continue;
 800278e:	e012      	b.n	80027b6 <drawAxis+0x72>
		}

		for (uint16_t j = 0; j < 276; j += 2)
 8002790:	2300      	movs	r3, #0
 8002792:	82bb      	strh	r3, [r7, #20]
 8002794:	e00b      	b.n	80027ae <drawAxis+0x6a>
			ILI9341_DrawPixel(display, 20 + j, y, ILI9341_GRAY);
 8002796:	8abb      	ldrh	r3, [r7, #20]
 8002798:	3314      	adds	r3, #20
 800279a:	b299      	uxth	r1, r3
 800279c:	89ba      	ldrh	r2, [r7, #12]
 800279e:	f245 238a 	movw	r3, #21130	@ 0x528a
 80027a2:	6878      	ldr	r0, [r7, #4]
 80027a4:	f7ff fa66 	bl	8001c74 <ILI9341_DrawPixel>
		for (uint16_t j = 0; j < 276; j += 2)
 80027a8:	8abb      	ldrh	r3, [r7, #20]
 80027aa:	3302      	adds	r3, #2
 80027ac:	82bb      	strh	r3, [r7, #20]
 80027ae:	8abb      	ldrh	r3, [r7, #20]
 80027b0:	f5b3 7f8a 	cmp.w	r3, #276	@ 0x114
 80027b4:	d3ef      	bcc.n	8002796 <drawAxis+0x52>
	for (uint16_t i = 0; i < 9; i++) {
 80027b6:	8afb      	ldrh	r3, [r7, #22]
 80027b8:	3301      	adds	r3, #1
 80027ba:	82fb      	strh	r3, [r7, #22]
 80027bc:	8afb      	ldrh	r3, [r7, #22]
 80027be:	2b08      	cmp	r3, #8
 80027c0:	d9c7      	bls.n	8002752 <drawAxis+0xe>
	}

	for (uint16_t i = 0; i < 12; i++) {
 80027c2:	2300      	movs	r3, #0
 80027c4:	827b      	strh	r3, [r7, #18]
 80027c6:	e032      	b.n	800282e <drawAxis+0xea>
		uint16_t x = 20 + 25 * i;
 80027c8:	8a7b      	ldrh	r3, [r7, #18]
 80027ca:	461a      	mov	r2, r3
 80027cc:	0092      	lsls	r2, r2, #2
 80027ce:	4413      	add	r3, r2
 80027d0:	461a      	mov	r2, r3
 80027d2:	0091      	lsls	r1, r2, #2
 80027d4:	461a      	mov	r2, r3
 80027d6:	460b      	mov	r3, r1
 80027d8:	4413      	add	r3, r2
 80027da:	b29b      	uxth	r3, r3
 80027dc:	3314      	adds	r3, #20
 80027de:	81fb      	strh	r3, [r7, #14]

		if (i == 0 || i == 11) {
 80027e0:	8a7b      	ldrh	r3, [r7, #18]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d002      	beq.n	80027ec <drawAxis+0xa8>
 80027e6:	8a7b      	ldrh	r3, [r7, #18]
 80027e8:	2b0b      	cmp	r3, #11
 80027ea:	d10b      	bne.n	8002804 <drawAxis+0xc0>
			ILI9341_FillRectangle(display, x, 20, 1, 200, ILI9341_WHITE);
 80027ec:	89f9      	ldrh	r1, [r7, #14]
 80027ee:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80027f2:	9301      	str	r3, [sp, #4]
 80027f4:	23c8      	movs	r3, #200	@ 0xc8
 80027f6:	9300      	str	r3, [sp, #0]
 80027f8:	2301      	movs	r3, #1
 80027fa:	2214      	movs	r2, #20
 80027fc:	6878      	ldr	r0, [r7, #4]
 80027fe:	f7ff fb44 	bl	8001e8a <ILI9341_FillRectangle>
			continue;
 8002802:	e011      	b.n	8002828 <drawAxis+0xe4>
		}

		for (uint16_t j = 0; j < 200; j += 2)
 8002804:	2300      	movs	r3, #0
 8002806:	823b      	strh	r3, [r7, #16]
 8002808:	e00b      	b.n	8002822 <drawAxis+0xde>
			ILI9341_DrawPixel(display, x, 20 + j, ILI9341_GRAY);
 800280a:	8a3b      	ldrh	r3, [r7, #16]
 800280c:	3314      	adds	r3, #20
 800280e:	b29a      	uxth	r2, r3
 8002810:	89f9      	ldrh	r1, [r7, #14]
 8002812:	f245 238a 	movw	r3, #21130	@ 0x528a
 8002816:	6878      	ldr	r0, [r7, #4]
 8002818:	f7ff fa2c 	bl	8001c74 <ILI9341_DrawPixel>
		for (uint16_t j = 0; j < 200; j += 2)
 800281c:	8a3b      	ldrh	r3, [r7, #16]
 800281e:	3302      	adds	r3, #2
 8002820:	823b      	strh	r3, [r7, #16]
 8002822:	8a3b      	ldrh	r3, [r7, #16]
 8002824:	2bc7      	cmp	r3, #199	@ 0xc7
 8002826:	d9f0      	bls.n	800280a <drawAxis+0xc6>
	for (uint16_t i = 0; i < 12; i++) {
 8002828:	8a7b      	ldrh	r3, [r7, #18]
 800282a:	3301      	adds	r3, #1
 800282c:	827b      	strh	r3, [r7, #18]
 800282e:	8a7b      	ldrh	r3, [r7, #18]
 8002830:	2b0b      	cmp	r3, #11
 8002832:	d9c9      	bls.n	80027c8 <drawAxis+0x84>
	}
}
 8002834:	bf00      	nop
 8002836:	bf00      	nop
 8002838:	3718      	adds	r7, #24
 800283a:	46bd      	mov	sp, r7
 800283c:	bd80      	pop	{r7, pc}

0800283e <clearCursor>:

static void clearCursor(ILI9341TypeDef *display, uint16_t pos)
{
 800283e:	b580      	push	{r7, lr}
 8002840:	b084      	sub	sp, #16
 8002842:	af02      	add	r7, sp, #8
 8002844:	6078      	str	r0, [r7, #4]
 8002846:	460b      	mov	r3, r1
 8002848:	807b      	strh	r3, [r7, #2]
	ILI9341_FillRectangle(display, 0, pos - 6, 20, 11, ILI9341_BLACK);
 800284a:	887b      	ldrh	r3, [r7, #2]
 800284c:	3b06      	subs	r3, #6
 800284e:	b29a      	uxth	r2, r3
 8002850:	2300      	movs	r3, #0
 8002852:	9301      	str	r3, [sp, #4]
 8002854:	230b      	movs	r3, #11
 8002856:	9300      	str	r3, [sp, #0]
 8002858:	2314      	movs	r3, #20
 800285a:	2100      	movs	r1, #0
 800285c:	6878      	ldr	r0, [r7, #4]
 800285e:	f7ff fb14 	bl	8001e8a <ILI9341_FillRectangle>
}
 8002862:	bf00      	nop
 8002864:	3708      	adds	r7, #8
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}

0800286a <clearTrigger>:

static void clearTrigger(ILI9341TypeDef *display, uint16_t pos)
{
 800286a:	b580      	push	{r7, lr}
 800286c:	b084      	sub	sp, #16
 800286e:	af02      	add	r7, sp, #8
 8002870:	6078      	str	r0, [r7, #4]
 8002872:	460b      	mov	r3, r1
 8002874:	807b      	strh	r3, [r7, #2]
	ILI9341_FillRectangle(display, 296, pos - 6, 20, 11, ILI9341_BLACK);
 8002876:	887b      	ldrh	r3, [r7, #2]
 8002878:	3b06      	subs	r3, #6
 800287a:	b29a      	uxth	r2, r3
 800287c:	2300      	movs	r3, #0
 800287e:	9301      	str	r3, [sp, #4]
 8002880:	230b      	movs	r3, #11
 8002882:	9300      	str	r3, [sp, #0]
 8002884:	2314      	movs	r3, #20
 8002886:	f44f 7194 	mov.w	r1, #296	@ 0x128
 800288a:	6878      	ldr	r0, [r7, #4]
 800288c:	f7ff fafd 	bl	8001e8a <ILI9341_FillRectangle>
}
 8002890:	bf00      	nop
 8002892:	3708      	adds	r7, #8
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}

08002898 <drawCursor>:

static void drawCursor(ILI9341TypeDef *display, uint16_t pos, char *name, uint16_t color)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b08a      	sub	sp, #40	@ 0x28
 800289c:	af04      	add	r7, sp, #16
 800289e:	60f8      	str	r0, [r7, #12]
 80028a0:	607a      	str	r2, [r7, #4]
 80028a2:	461a      	mov	r2, r3
 80028a4:	460b      	mov	r3, r1
 80028a6:	817b      	strh	r3, [r7, #10]
 80028a8:	4613      	mov	r3, r2
 80028aa:	813b      	strh	r3, [r7, #8]
	ILI9341_FillRectangle(display, 0, pos - 6, 7 * 2, 1, color);
 80028ac:	897b      	ldrh	r3, [r7, #10]
 80028ae:	3b06      	subs	r3, #6
 80028b0:	b29a      	uxth	r2, r3
 80028b2:	893b      	ldrh	r3, [r7, #8]
 80028b4:	9301      	str	r3, [sp, #4]
 80028b6:	2301      	movs	r3, #1
 80028b8:	9300      	str	r3, [sp, #0]
 80028ba:	230e      	movs	r3, #14
 80028bc:	2100      	movs	r1, #0
 80028be:	68f8      	ldr	r0, [r7, #12]
 80028c0:	f7ff fae3 	bl	8001e8a <ILI9341_FillRectangle>
	ILI9341_WriteString(display, 0, pos - 5, name, Font_7x10, ILI9341_BLACK, color);
 80028c4:	897b      	ldrh	r3, [r7, #10]
 80028c6:	3b05      	subs	r3, #5
 80028c8:	b29a      	uxth	r2, r3
 80028ca:	893b      	ldrh	r3, [r7, #8]
 80028cc:	9303      	str	r3, [sp, #12]
 80028ce:	2300      	movs	r3, #0
 80028d0:	9302      	str	r3, [sp, #8]
 80028d2:	4919      	ldr	r1, [pc, #100]	@ (8002938 <drawCursor+0xa0>)
 80028d4:	466b      	mov	r3, sp
 80028d6:	c903      	ldmia	r1, {r0, r1}
 80028d8:	e883 0003 	stmia.w	r3, {r0, r1}
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2100      	movs	r1, #0
 80028e0:	68f8      	ldr	r0, [r7, #12]
 80028e2:	f7ff fbea 	bl	80020ba <ILI9341_WriteString>

	for (uint8_t i = 0; i < 6; i++) {
 80028e6:	2300      	movs	r3, #0
 80028e8:	75fb      	strb	r3, [r7, #23]
 80028ea:	e01d      	b.n	8002928 <drawCursor+0x90>
		for (uint8_t j = i; j < 11 - i; j++)
 80028ec:	7dfb      	ldrb	r3, [r7, #23]
 80028ee:	75bb      	strb	r3, [r7, #22]
 80028f0:	e011      	b.n	8002916 <drawCursor+0x7e>
			ILI9341_DrawPixel(display, 14 + i, pos - 6 + j, color);
 80028f2:	7dfb      	ldrb	r3, [r7, #23]
 80028f4:	b29b      	uxth	r3, r3
 80028f6:	330e      	adds	r3, #14
 80028f8:	b299      	uxth	r1, r3
 80028fa:	7dbb      	ldrb	r3, [r7, #22]
 80028fc:	b29a      	uxth	r2, r3
 80028fe:	897b      	ldrh	r3, [r7, #10]
 8002900:	4413      	add	r3, r2
 8002902:	b29b      	uxth	r3, r3
 8002904:	3b06      	subs	r3, #6
 8002906:	b29a      	uxth	r2, r3
 8002908:	893b      	ldrh	r3, [r7, #8]
 800290a:	68f8      	ldr	r0, [r7, #12]
 800290c:	f7ff f9b2 	bl	8001c74 <ILI9341_DrawPixel>
		for (uint8_t j = i; j < 11 - i; j++)
 8002910:	7dbb      	ldrb	r3, [r7, #22]
 8002912:	3301      	adds	r3, #1
 8002914:	75bb      	strb	r3, [r7, #22]
 8002916:	7dba      	ldrb	r2, [r7, #22]
 8002918:	7dfb      	ldrb	r3, [r7, #23]
 800291a:	f1c3 030b 	rsb	r3, r3, #11
 800291e:	429a      	cmp	r2, r3
 8002920:	dbe7      	blt.n	80028f2 <drawCursor+0x5a>
	for (uint8_t i = 0; i < 6; i++) {
 8002922:	7dfb      	ldrb	r3, [r7, #23]
 8002924:	3301      	adds	r3, #1
 8002926:	75fb      	strb	r3, [r7, #23]
 8002928:	7dfb      	ldrb	r3, [r7, #23]
 800292a:	2b05      	cmp	r3, #5
 800292c:	d9de      	bls.n	80028ec <drawCursor+0x54>
	}
}
 800292e:	bf00      	nop
 8002930:	bf00      	nop
 8002932:	3718      	adds	r7, #24
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}
 8002938:	20000000 	.word	0x20000000

0800293c <drawTrigger>:

static void drawTrigger(ILI9341TypeDef *display, uint16_t pos, char *name, uint16_t color)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b08a      	sub	sp, #40	@ 0x28
 8002940:	af04      	add	r7, sp, #16
 8002942:	60f8      	str	r0, [r7, #12]
 8002944:	607a      	str	r2, [r7, #4]
 8002946:	461a      	mov	r2, r3
 8002948:	460b      	mov	r3, r1
 800294a:	817b      	strh	r3, [r7, #10]
 800294c:	4613      	mov	r3, r2
 800294e:	813b      	strh	r3, [r7, #8]
	ILI9341_FillRectangle(display, 302, pos - 6, 7 * 2, 1, color);
 8002950:	897b      	ldrh	r3, [r7, #10]
 8002952:	3b06      	subs	r3, #6
 8002954:	b29a      	uxth	r2, r3
 8002956:	893b      	ldrh	r3, [r7, #8]
 8002958:	9301      	str	r3, [sp, #4]
 800295a:	2301      	movs	r3, #1
 800295c:	9300      	str	r3, [sp, #0]
 800295e:	230e      	movs	r3, #14
 8002960:	f44f 7197 	mov.w	r1, #302	@ 0x12e
 8002964:	68f8      	ldr	r0, [r7, #12]
 8002966:	f7ff fa90 	bl	8001e8a <ILI9341_FillRectangle>
	ILI9341_WriteString(display, 302, pos - 5, name, Font_7x10, ILI9341_BLACK, color);
 800296a:	897b      	ldrh	r3, [r7, #10]
 800296c:	3b05      	subs	r3, #5
 800296e:	b29a      	uxth	r2, r3
 8002970:	893b      	ldrh	r3, [r7, #8]
 8002972:	9303      	str	r3, [sp, #12]
 8002974:	2300      	movs	r3, #0
 8002976:	9302      	str	r3, [sp, #8]
 8002978:	491a      	ldr	r1, [pc, #104]	@ (80029e4 <drawTrigger+0xa8>)
 800297a:	466b      	mov	r3, sp
 800297c:	c903      	ldmia	r1, {r0, r1}
 800297e:	e883 0003 	stmia.w	r3, {r0, r1}
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	f44f 7197 	mov.w	r1, #302	@ 0x12e
 8002988:	68f8      	ldr	r0, [r7, #12]
 800298a:	f7ff fb96 	bl	80020ba <ILI9341_WriteString>

	for (uint8_t i = 0; i < 6; i++) {
 800298e:	2300      	movs	r3, #0
 8002990:	75fb      	strb	r3, [r7, #23]
 8002992:	e01f      	b.n	80029d4 <drawTrigger+0x98>
		for (uint8_t j = i; j < 11 - i; j++)
 8002994:	7dfb      	ldrb	r3, [r7, #23]
 8002996:	75bb      	strb	r3, [r7, #22]
 8002998:	e013      	b.n	80029c2 <drawTrigger+0x86>
			ILI9341_DrawPixel(display, 301 - i, pos - 6 + j, color);
 800299a:	7dfb      	ldrb	r3, [r7, #23]
 800299c:	b29b      	uxth	r3, r3
 800299e:	f5c3 7396 	rsb	r3, r3, #300	@ 0x12c
 80029a2:	3301      	adds	r3, #1
 80029a4:	b299      	uxth	r1, r3
 80029a6:	7dbb      	ldrb	r3, [r7, #22]
 80029a8:	b29a      	uxth	r2, r3
 80029aa:	897b      	ldrh	r3, [r7, #10]
 80029ac:	4413      	add	r3, r2
 80029ae:	b29b      	uxth	r3, r3
 80029b0:	3b06      	subs	r3, #6
 80029b2:	b29a      	uxth	r2, r3
 80029b4:	893b      	ldrh	r3, [r7, #8]
 80029b6:	68f8      	ldr	r0, [r7, #12]
 80029b8:	f7ff f95c 	bl	8001c74 <ILI9341_DrawPixel>
		for (uint8_t j = i; j < 11 - i; j++)
 80029bc:	7dbb      	ldrb	r3, [r7, #22]
 80029be:	3301      	adds	r3, #1
 80029c0:	75bb      	strb	r3, [r7, #22]
 80029c2:	7dba      	ldrb	r2, [r7, #22]
 80029c4:	7dfb      	ldrb	r3, [r7, #23]
 80029c6:	f1c3 030b 	rsb	r3, r3, #11
 80029ca:	429a      	cmp	r2, r3
 80029cc:	dbe5      	blt.n	800299a <drawTrigger+0x5e>
	for (uint8_t i = 0; i < 6; i++) {
 80029ce:	7dfb      	ldrb	r3, [r7, #23]
 80029d0:	3301      	adds	r3, #1
 80029d2:	75fb      	strb	r3, [r7, #23]
 80029d4:	7dfb      	ldrb	r3, [r7, #23]
 80029d6:	2b05      	cmp	r3, #5
 80029d8:	d9dc      	bls.n	8002994 <drawTrigger+0x58>
	}
}
 80029da:	bf00      	nop
 80029dc:	bf00      	nop
 80029de:	3718      	adds	r7, #24
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bd80      	pop	{r7, pc}
 80029e4:	20000000 	.word	0x20000000

080029e8 <drawSignal>:

static void drawSignal(ILI9341TypeDef *display, uint32_t *adc_time, uint16_t *adc0, uint32_t adc_length, uint16_t pixel_dirty[280][2], uint16_t cursor, uint16_t color)
{
 80029e8:	b590      	push	{r4, r7, lr}
 80029ea:	f2ad 6dd4 	subw	sp, sp, #1748	@ 0x6d4
 80029ee:	af00      	add	r7, sp, #0
 80029f0:	f507 64da 	add.w	r4, r7, #1744	@ 0x6d0
 80029f4:	f2a4 64c4 	subw	r4, r4, #1732	@ 0x6c4
 80029f8:	6020      	str	r0, [r4, #0]
 80029fa:	f507 60da 	add.w	r0, r7, #1744	@ 0x6d0
 80029fe:	f5a0 60d9 	sub.w	r0, r0, #1736	@ 0x6c8
 8002a02:	6001      	str	r1, [r0, #0]
 8002a04:	f507 61da 	add.w	r1, r7, #1744	@ 0x6d0
 8002a08:	f2a1 61cc 	subw	r1, r1, #1740	@ 0x6cc
 8002a0c:	600a      	str	r2, [r1, #0]
 8002a0e:	f507 62da 	add.w	r2, r7, #1744	@ 0x6d0
 8002a12:	f5a2 62da 	sub.w	r2, r2, #1744	@ 0x6d0
 8002a16:	6013      	str	r3, [r2, #0]
	uint16_t point[280];
	for (uint16_t i = 0; i < 280; i++)
 8002a18:	2300      	movs	r3, #0
 8002a1a:	f8a7 36ce 	strh.w	r3, [r7, #1742]	@ 0x6ce
 8002a1e:	e00d      	b.n	8002a3c <drawSignal+0x54>
		point[i] = 0;
 8002a20:	f8b7 26ce 	ldrh.w	r2, [r7, #1742]	@ 0x6ce
 8002a24:	f507 63da 	add.w	r3, r7, #1744	@ 0x6d0
 8002a28:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8002a2c:	2100      	movs	r1, #0
 8002a2e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for (uint16_t i = 0; i < 280; i++)
 8002a32:	f8b7 36ce 	ldrh.w	r3, [r7, #1742]	@ 0x6ce
 8002a36:	3301      	adds	r3, #1
 8002a38:	f8a7 36ce 	strh.w	r3, [r7, #1742]	@ 0x6ce
 8002a3c:	f8b7 36ce 	ldrh.w	r3, [r7, #1742]	@ 0x6ce
 8002a40:	f5b3 7f8c 	cmp.w	r3, #280	@ 0x118
 8002a44:	d3ec      	bcc.n	8002a20 <drawSignal+0x38>

	for (uint16_t i = 0; i < adc_length; i++) {
 8002a46:	2300      	movs	r3, #0
 8002a48:	f8a7 36cc 	strh.w	r3, [r7, #1740]	@ 0x6cc
 8002a4c:	e0a5      	b.n	8002b9a <drawSignal+0x1b2>

		float uV = (float)(adc0[i]) * 3300000.0f / 4096.0f;
 8002a4e:	f8b7 36cc 	ldrh.w	r3, [r7, #1740]	@ 0x6cc
 8002a52:	005b      	lsls	r3, r3, #1
 8002a54:	f507 62da 	add.w	r2, r7, #1744	@ 0x6d0
 8002a58:	f2a2 62cc 	subw	r2, r2, #1740	@ 0x6cc
 8002a5c:	6812      	ldr	r2, [r2, #0]
 8002a5e:	4413      	add	r3, r2
 8002a60:	881b      	ldrh	r3, [r3, #0]
 8002a62:	ee07 3a90 	vmov	s15, r3
 8002a66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a6a:	ed9f 7aa1 	vldr	s14, [pc, #644]	@ 8002cf0 <drawSignal+0x308>
 8002a6e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002a72:	eddf 6aa0 	vldr	s13, [pc, #640]	@ 8002cf4 <drawSignal+0x30c>
 8002a76:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002a7a:	f507 63d4 	add.w	r3, r7, #1696	@ 0x6a0
 8002a7e:	edc3 7a00 	vstr	s15, [r3]
		uint16_t x = (float)(adc_time[i]) * 280.0f / (float)(12.0f * xlim_us);
 8002a82:	f8b7 36cc 	ldrh.w	r3, [r7, #1740]	@ 0x6cc
 8002a86:	009b      	lsls	r3, r3, #2
 8002a88:	f507 62da 	add.w	r2, r7, #1744	@ 0x6d0
 8002a8c:	f5a2 62d9 	sub.w	r2, r2, #1736	@ 0x6c8
 8002a90:	6812      	ldr	r2, [r2, #0]
 8002a92:	4413      	add	r3, r2
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	ee07 3a90 	vmov	s15, r3
 8002a9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a9e:	ed9f 7a96 	vldr	s14, [pc, #600]	@ 8002cf8 <drawSignal+0x310>
 8002aa2:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002aa6:	4b95      	ldr	r3, [pc, #596]	@ (8002cfc <drawSignal+0x314>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	ee07 3a90 	vmov	s15, r3
 8002aae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ab2:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 8002ab6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002aba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002abe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002ac2:	ee17 3a90 	vmov	r3, s15
 8002ac6:	f8a7 36ca 	strh.w	r3, [r7, #1738]	@ 0x6ca
		uint16_t y = cursor - ((uV / (float)(ylim_uV)) * 200.0f / 8.0f);
 8002aca:	f8b7 36e4 	ldrh.w	r3, [r7, #1764]	@ 0x6e4
 8002ace:	ee07 3a90 	vmov	s15, r3
 8002ad2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002ad6:	4b8a      	ldr	r3, [pc, #552]	@ (8002d00 <drawSignal+0x318>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	ee07 3a90 	vmov	s15, r3
 8002ade:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002ae2:	f507 63d4 	add.w	r3, r7, #1696	@ 0x6a0
 8002ae6:	ed93 6a00 	vldr	s12, [r3]
 8002aea:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8002aee:	eddf 6a85 	vldr	s13, [pc, #532]	@ 8002d04 <drawSignal+0x31c>
 8002af2:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002af6:	eeb2 6a00 	vmov.f32	s12, #32	@ 0x41000000  8.0
 8002afa:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002afe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b02:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b06:	ee17 3a90 	vmov	r3, s15
 8002b0a:	f8a7 36c8 	strh.w	r3, [r7, #1736]	@ 0x6c8

		if (x < 0)
			x = 0;

		if (x > 274)
 8002b0e:	f8b7 36ca 	ldrh.w	r3, [r7, #1738]	@ 0x6ca
 8002b12:	f5b3 7f89 	cmp.w	r3, #274	@ 0x112
 8002b16:	d903      	bls.n	8002b20 <drawSignal+0x138>
			x = 274;
 8002b18:	f44f 7389 	mov.w	r3, #274	@ 0x112
 8002b1c:	f8a7 36ca 	strh.w	r3, [r7, #1738]	@ 0x6ca

		if (y < 21)
 8002b20:	f8b7 36c8 	ldrh.w	r3, [r7, #1736]	@ 0x6c8
 8002b24:	2b14      	cmp	r3, #20
 8002b26:	d802      	bhi.n	8002b2e <drawSignal+0x146>
			y = 21;
 8002b28:	2315      	movs	r3, #21
 8002b2a:	f8a7 36c8 	strh.w	r3, [r7, #1736]	@ 0x6c8

		if (y > 219)
 8002b2e:	f8b7 36c8 	ldrh.w	r3, [r7, #1736]	@ 0x6c8
 8002b32:	2bdb      	cmp	r3, #219	@ 0xdb
 8002b34:	d902      	bls.n	8002b3c <drawSignal+0x154>
			y = 219;
 8002b36:	23db      	movs	r3, #219	@ 0xdb
 8002b38:	f8a7 36c8 	strh.w	r3, [r7, #1736]	@ 0x6c8

		point[x] += (float)(y - point[x]) * 1.0f;
 8002b3c:	f8b7 26ca 	ldrh.w	r2, [r7, #1738]	@ 0x6ca
 8002b40:	f507 63da 	add.w	r3, r7, #1744	@ 0x6d0
 8002b44:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8002b48:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002b4c:	ee07 3a90 	vmov	s15, r3
 8002b50:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002b54:	f8b7 36c8 	ldrh.w	r3, [r7, #1736]	@ 0x6c8
 8002b58:	f8b7 16ca 	ldrh.w	r1, [r7, #1738]	@ 0x6ca
 8002b5c:	f507 62da 	add.w	r2, r7, #1744	@ 0x6d0
 8002b60:	f5a2 7218 	sub.w	r2, r2, #608	@ 0x260
 8002b64:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8002b68:	1a9b      	subs	r3, r3, r2
 8002b6a:	ee07 3a90 	vmov	s15, r3
 8002b6e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b76:	f8b7 26ca 	ldrh.w	r2, [r7, #1738]	@ 0x6ca
 8002b7a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b7e:	ee17 3a90 	vmov	r3, s15
 8002b82:	b299      	uxth	r1, r3
 8002b84:	f507 63da 	add.w	r3, r7, #1744	@ 0x6d0
 8002b88:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8002b8c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for (uint16_t i = 0; i < adc_length; i++) {
 8002b90:	f8b7 36cc 	ldrh.w	r3, [r7, #1740]	@ 0x6cc
 8002b94:	3301      	adds	r3, #1
 8002b96:	f8a7 36cc 	strh.w	r3, [r7, #1740]	@ 0x6cc
 8002b9a:	f8b7 36cc 	ldrh.w	r3, [r7, #1740]	@ 0x6cc
 8002b9e:	f507 62da 	add.w	r2, r7, #1744	@ 0x6d0
 8002ba2:	f5a2 62da 	sub.w	r2, r2, #1744	@ 0x6d0
 8002ba6:	6812      	ldr	r2, [r2, #0]
 8002ba8:	429a      	cmp	r2, r3
 8002baa:	f63f af50 	bhi.w	8002a4e <drawSignal+0x66>
	}

	uint16_t pixel[280][2];
	for (uint16_t i = 0; i < 280; i++) {
 8002bae:	2300      	movs	r3, #0
 8002bb0:	f8a7 36c6 	strh.w	r3, [r7, #1734]	@ 0x6c6
 8002bb4:	e017      	b.n	8002be6 <drawSignal+0x1fe>
		pixel[i][0] = 220;
 8002bb6:	f8b7 26c6 	ldrh.w	r2, [r7, #1734]	@ 0x6c6
 8002bba:	f507 63da 	add.w	r3, r7, #1744	@ 0x6d0
 8002bbe:	f5a3 63d8 	sub.w	r3, r3, #1728	@ 0x6c0
 8002bc2:	21dc      	movs	r1, #220	@ 0xdc
 8002bc4:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
		pixel[i][1] = 20;
 8002bc8:	f8b7 36c6 	ldrh.w	r3, [r7, #1734]	@ 0x6c6
 8002bcc:	f507 62da 	add.w	r2, r7, #1744	@ 0x6d0
 8002bd0:	f5a2 62d8 	sub.w	r2, r2, #1728	@ 0x6c0
 8002bd4:	009b      	lsls	r3, r3, #2
 8002bd6:	4413      	add	r3, r2
 8002bd8:	2214      	movs	r2, #20
 8002bda:	805a      	strh	r2, [r3, #2]
	for (uint16_t i = 0; i < 280; i++) {
 8002bdc:	f8b7 36c6 	ldrh.w	r3, [r7, #1734]	@ 0x6c6
 8002be0:	3301      	adds	r3, #1
 8002be2:	f8a7 36c6 	strh.w	r3, [r7, #1734]	@ 0x6c6
 8002be6:	f8b7 36c6 	ldrh.w	r3, [r7, #1734]	@ 0x6c6
 8002bea:	f5b3 7f8c 	cmp.w	r3, #280	@ 0x118
 8002bee:	d3e2      	bcc.n	8002bb6 <drawSignal+0x1ce>
	}

	for (uint16_t i = 1; i <= 279; i++) {
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	f8a7 36c4 	strh.w	r3, [r7, #1732]	@ 0x6c4
 8002bf6:	e11b      	b.n	8002e30 <drawSignal+0x448>

		if (point[i] == 0)
 8002bf8:	f8b7 26c4 	ldrh.w	r2, [r7, #1732]	@ 0x6c4
 8002bfc:	f507 63da 	add.w	r3, r7, #1744	@ 0x6d0
 8002c00:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8002c04:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	f000 8105 	beq.w	8002e18 <drawSignal+0x430>
			continue;

		int16_t x1 = i;
 8002c0e:	f8b7 36c4 	ldrh.w	r3, [r7, #1732]	@ 0x6c4
 8002c12:	f8a7 36b2 	strh.w	r3, [r7, #1714]	@ 0x6b2
		int16_t x0 = x1 - 1;
 8002c16:	f8b7 36b2 	ldrh.w	r3, [r7, #1714]	@ 0x6b2
 8002c1a:	3b01      	subs	r3, #1
 8002c1c:	b29b      	uxth	r3, r3
 8002c1e:	f8a7 36c2 	strh.w	r3, [r7, #1730]	@ 0x6c2

		for (; x0 >= 0; x0--) {
 8002c22:	e010      	b.n	8002c46 <drawSignal+0x25e>
			if (point[x0] != 0)
 8002c24:	f9b7 26c2 	ldrsh.w	r2, [r7, #1730]	@ 0x6c2
 8002c28:	f507 63da 	add.w	r3, r7, #1744	@ 0x6d0
 8002c2c:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8002c30:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d10b      	bne.n	8002c50 <drawSignal+0x268>
		for (; x0 >= 0; x0--) {
 8002c38:	f9b7 36c2 	ldrsh.w	r3, [r7, #1730]	@ 0x6c2
 8002c3c:	b29b      	uxth	r3, r3
 8002c3e:	3b01      	subs	r3, #1
 8002c40:	b29b      	uxth	r3, r3
 8002c42:	f8a7 36c2 	strh.w	r3, [r7, #1730]	@ 0x6c2
 8002c46:	f9b7 36c2 	ldrsh.w	r3, [r7, #1730]	@ 0x6c2
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	daea      	bge.n	8002c24 <drawSignal+0x23c>
 8002c4e:	e000      	b.n	8002c52 <drawSignal+0x26a>
				break;
 8002c50:	bf00      	nop
		}

		if (x0 == 0 && point[x0] == 0)
 8002c52:	f9b7 36c2 	ldrsh.w	r3, [r7, #1730]	@ 0x6c2
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d10a      	bne.n	8002c70 <drawSignal+0x288>
 8002c5a:	f9b7 26c2 	ldrsh.w	r2, [r7, #1730]	@ 0x6c2
 8002c5e:	f507 63da 	add.w	r3, r7, #1744	@ 0x6d0
 8002c62:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8002c66:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	f000 81fa 	beq.w	8003064 <drawSignal+0x67c>
			return;

		int16_t y0 = point[x0];
 8002c70:	f9b7 26c2 	ldrsh.w	r2, [r7, #1730]	@ 0x6c2
 8002c74:	f507 63da 	add.w	r3, r7, #1744	@ 0x6d0
 8002c78:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8002c7c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002c80:	f8a7 36c0 	strh.w	r3, [r7, #1728]	@ 0x6c0
		int16_t y1 = point[x1];
 8002c84:	f9b7 26b2 	ldrsh.w	r2, [r7, #1714]	@ 0x6b2
 8002c88:	f507 63da 	add.w	r3, r7, #1744	@ 0x6d0
 8002c8c:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8002c90:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002c94:	f8a7 36b0 	strh.w	r3, [r7, #1712]	@ 0x6b0

		int16_t dx = (x1 - x0) > 0 ? (x1 - x0) : -(x1 - x0);
 8002c98:	f9b7 26b2 	ldrsh.w	r2, [r7, #1714]	@ 0x6b2
 8002c9c:	f9b7 36c2 	ldrsh.w	r3, [r7, #1730]	@ 0x6c2
 8002ca0:	1ad3      	subs	r3, r2, r3
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	bfb8      	it	lt
 8002ca6:	425b      	neglt	r3, r3
 8002ca8:	f8a7 36ae 	strh.w	r3, [r7, #1710]	@ 0x6ae
		int16_t sx = x0 < x1 ? 1 : -1;
 8002cac:	f9b7 26c2 	ldrsh.w	r2, [r7, #1730]	@ 0x6c2
 8002cb0:	f9b7 36b2 	ldrsh.w	r3, [r7, #1714]	@ 0x6b2
 8002cb4:	429a      	cmp	r2, r3
 8002cb6:	da01      	bge.n	8002cbc <drawSignal+0x2d4>
 8002cb8:	2301      	movs	r3, #1
 8002cba:	e001      	b.n	8002cc0 <drawSignal+0x2d8>
 8002cbc:	f04f 33ff 	mov.w	r3, #4294967295
 8002cc0:	f8a7 36ac 	strh.w	r3, [r7, #1708]	@ 0x6ac
		int16_t dy = (y1 - y0) > 0 ? -(y1 - y0) : (y1 - y0);
 8002cc4:	f9b7 26b0 	ldrsh.w	r2, [r7, #1712]	@ 0x6b0
 8002cc8:	f9b7 36c0 	ldrsh.w	r3, [r7, #1728]	@ 0x6c0
 8002ccc:	1ad3      	subs	r3, r2, r3
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	bfb8      	it	lt
 8002cd2:	425b      	neglt	r3, r3
 8002cd4:	b29b      	uxth	r3, r3
 8002cd6:	425b      	negs	r3, r3
 8002cd8:	b29b      	uxth	r3, r3
 8002cda:	f8a7 36aa 	strh.w	r3, [r7, #1706]	@ 0x6aa
		int16_t sy = y0 < y1 ? 1 : -1;
 8002cde:	f9b7 26c0 	ldrsh.w	r2, [r7, #1728]	@ 0x6c0
 8002ce2:	f9b7 36b0 	ldrsh.w	r3, [r7, #1712]	@ 0x6b0
 8002ce6:	429a      	cmp	r2, r3
 8002ce8:	da0e      	bge.n	8002d08 <drawSignal+0x320>
 8002cea:	2301      	movs	r3, #1
 8002cec:	e00e      	b.n	8002d0c <drawSignal+0x324>
 8002cee:	bf00      	nop
 8002cf0:	4a496a80 	.word	0x4a496a80
 8002cf4:	45800000 	.word	0x45800000
 8002cf8:	438c0000 	.word	0x438c0000
 8002cfc:	2000d0ec 	.word	0x2000d0ec
 8002d00:	2000d0f0 	.word	0x2000d0f0
 8002d04:	43480000 	.word	0x43480000
 8002d08:	f04f 33ff 	mov.w	r3, #4294967295
 8002d0c:	f8a7 36a8 	strh.w	r3, [r7, #1704]	@ 0x6a8
		int16_t error = dx + dy;
 8002d10:	f8b7 26ae 	ldrh.w	r2, [r7, #1710]	@ 0x6ae
 8002d14:	f8b7 36aa 	ldrh.w	r3, [r7, #1706]	@ 0x6aa
 8002d18:	4413      	add	r3, r2
 8002d1a:	b29b      	uxth	r3, r3
 8002d1c:	f8a7 36be 	strh.w	r3, [r7, #1726]	@ 0x6be

		while (1) {

			if (pixel[x0][0] > y0)
 8002d20:	f9b7 26c2 	ldrsh.w	r2, [r7, #1730]	@ 0x6c2
 8002d24:	f507 63da 	add.w	r3, r7, #1744	@ 0x6d0
 8002d28:	f5a3 63d8 	sub.w	r3, r3, #1728	@ 0x6c0
 8002d2c:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 8002d30:	461a      	mov	r2, r3
 8002d32:	f9b7 36c0 	ldrsh.w	r3, [r7, #1728]	@ 0x6c0
 8002d36:	429a      	cmp	r2, r3
 8002d38:	dd09      	ble.n	8002d4e <drawSignal+0x366>
				pixel[x0][0] = y0;
 8002d3a:	f9b7 26c2 	ldrsh.w	r2, [r7, #1730]	@ 0x6c2
 8002d3e:	f8b7 16c0 	ldrh.w	r1, [r7, #1728]	@ 0x6c0
 8002d42:	f507 63da 	add.w	r3, r7, #1744	@ 0x6d0
 8002d46:	f5a3 63d8 	sub.w	r3, r3, #1728	@ 0x6c0
 8002d4a:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]

			if (pixel[x0][1] < y0)
 8002d4e:	f9b7 36c2 	ldrsh.w	r3, [r7, #1730]	@ 0x6c2
 8002d52:	f507 62da 	add.w	r2, r7, #1744	@ 0x6d0
 8002d56:	f5a2 62d8 	sub.w	r2, r2, #1728	@ 0x6c0
 8002d5a:	009b      	lsls	r3, r3, #2
 8002d5c:	4413      	add	r3, r2
 8002d5e:	885b      	ldrh	r3, [r3, #2]
 8002d60:	461a      	mov	r2, r3
 8002d62:	f9b7 36c0 	ldrsh.w	r3, [r7, #1728]	@ 0x6c0
 8002d66:	429a      	cmp	r2, r3
 8002d68:	da0b      	bge.n	8002d82 <drawSignal+0x39a>
				pixel[x0][1] = y0;
 8002d6a:	f9b7 36c2 	ldrsh.w	r3, [r7, #1730]	@ 0x6c2
 8002d6e:	f8b7 16c0 	ldrh.w	r1, [r7, #1728]	@ 0x6c0
 8002d72:	f507 62da 	add.w	r2, r7, #1744	@ 0x6d0
 8002d76:	f5a2 62d8 	sub.w	r2, r2, #1728	@ 0x6c0
 8002d7a:	009b      	lsls	r3, r3, #2
 8002d7c:	4413      	add	r3, r2
 8002d7e:	460a      	mov	r2, r1
 8002d80:	805a      	strh	r2, [r3, #2]

			if (x0 == x1 && y0 == y1)
 8002d82:	f9b7 26c2 	ldrsh.w	r2, [r7, #1730]	@ 0x6c2
 8002d86:	f9b7 36b2 	ldrsh.w	r3, [r7, #1714]	@ 0x6b2
 8002d8a:	429a      	cmp	r2, r3
 8002d8c:	d105      	bne.n	8002d9a <drawSignal+0x3b2>
 8002d8e:	f9b7 26c0 	ldrsh.w	r2, [r7, #1728]	@ 0x6c0
 8002d92:	f9b7 36b0 	ldrsh.w	r3, [r7, #1712]	@ 0x6b0
 8002d96:	429a      	cmp	r2, r3
 8002d98:	d040      	beq.n	8002e1c <drawSignal+0x434>
				break;

			int16_t e2 = 2 * error;
 8002d9a:	f8b7 36be 	ldrh.w	r3, [r7, #1726]	@ 0x6be
 8002d9e:	005b      	lsls	r3, r3, #1
 8002da0:	b29b      	uxth	r3, r3
 8002da2:	f8a7 36a6 	strh.w	r3, [r7, #1702]	@ 0x6a6

			if (e2 >= dy) {
 8002da6:	f9b7 26a6 	ldrsh.w	r2, [r7, #1702]	@ 0x6a6
 8002daa:	f9b7 36aa 	ldrsh.w	r3, [r7, #1706]	@ 0x6aa
 8002dae:	429a      	cmp	r2, r3
 8002db0:	db15      	blt.n	8002dde <drawSignal+0x3f6>
				if (x0 == x1)
 8002db2:	f9b7 26c2 	ldrsh.w	r2, [r7, #1730]	@ 0x6c2
 8002db6:	f9b7 36b2 	ldrsh.w	r3, [r7, #1714]	@ 0x6b2
 8002dba:	429a      	cmp	r2, r3
 8002dbc:	d030      	beq.n	8002e20 <drawSignal+0x438>
					break;

				error = error + dy;
 8002dbe:	f8b7 26be 	ldrh.w	r2, [r7, #1726]	@ 0x6be
 8002dc2:	f8b7 36aa 	ldrh.w	r3, [r7, #1706]	@ 0x6aa
 8002dc6:	4413      	add	r3, r2
 8002dc8:	b29b      	uxth	r3, r3
 8002dca:	f8a7 36be 	strh.w	r3, [r7, #1726]	@ 0x6be
				x0 = x0 + sx;
 8002dce:	f8b7 26c2 	ldrh.w	r2, [r7, #1730]	@ 0x6c2
 8002dd2:	f8b7 36ac 	ldrh.w	r3, [r7, #1708]	@ 0x6ac
 8002dd6:	4413      	add	r3, r2
 8002dd8:	b29b      	uxth	r3, r3
 8002dda:	f8a7 36c2 	strh.w	r3, [r7, #1730]	@ 0x6c2
			}

			if (e2 <= dx) {
 8002dde:	f9b7 26a6 	ldrsh.w	r2, [r7, #1702]	@ 0x6a6
 8002de2:	f9b7 36ae 	ldrsh.w	r3, [r7, #1710]	@ 0x6ae
 8002de6:	429a      	cmp	r2, r3
 8002de8:	dc9a      	bgt.n	8002d20 <drawSignal+0x338>
				if (y0 == y1)
 8002dea:	f9b7 26c0 	ldrsh.w	r2, [r7, #1728]	@ 0x6c0
 8002dee:	f9b7 36b0 	ldrsh.w	r3, [r7, #1712]	@ 0x6b0
 8002df2:	429a      	cmp	r2, r3
 8002df4:	d016      	beq.n	8002e24 <drawSignal+0x43c>
					break;

				error = error + dx;
 8002df6:	f8b7 26be 	ldrh.w	r2, [r7, #1726]	@ 0x6be
 8002dfa:	f8b7 36ae 	ldrh.w	r3, [r7, #1710]	@ 0x6ae
 8002dfe:	4413      	add	r3, r2
 8002e00:	b29b      	uxth	r3, r3
 8002e02:	f8a7 36be 	strh.w	r3, [r7, #1726]	@ 0x6be
				y0 = y0 + sy;
 8002e06:	f8b7 26c0 	ldrh.w	r2, [r7, #1728]	@ 0x6c0
 8002e0a:	f8b7 36a8 	ldrh.w	r3, [r7, #1704]	@ 0x6a8
 8002e0e:	4413      	add	r3, r2
 8002e10:	b29b      	uxth	r3, r3
 8002e12:	f8a7 36c0 	strh.w	r3, [r7, #1728]	@ 0x6c0
		while (1) {
 8002e16:	e783      	b.n	8002d20 <drawSignal+0x338>
			continue;
 8002e18:	bf00      	nop
 8002e1a:	e004      	b.n	8002e26 <drawSignal+0x43e>
				break;
 8002e1c:	bf00      	nop
 8002e1e:	e002      	b.n	8002e26 <drawSignal+0x43e>
					break;
 8002e20:	bf00      	nop
 8002e22:	e000      	b.n	8002e26 <drawSignal+0x43e>
					break;
 8002e24:	bf00      	nop
	for (uint16_t i = 1; i <= 279; i++) {
 8002e26:	f8b7 36c4 	ldrh.w	r3, [r7, #1732]	@ 0x6c4
 8002e2a:	3301      	adds	r3, #1
 8002e2c:	f8a7 36c4 	strh.w	r3, [r7, #1732]	@ 0x6c4
 8002e30:	f8b7 36c4 	ldrh.w	r3, [r7, #1732]	@ 0x6c4
 8002e34:	f5b3 7f8c 	cmp.w	r3, #280	@ 0x118
 8002e38:	f4ff aede 	bcc.w	8002bf8 <drawSignal+0x210>
			}
		}
	}

	for (uint16_t i = 1; i <= 279; i++) {
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	f8a7 36bc 	strh.w	r3, [r7, #1724]	@ 0x6bc
 8002e42:	e108      	b.n	8003056 <drawSignal+0x66e>
		uint16_t min = pixel[i][0] < pixel_dirty[i][0] ? pixel[i][0] : pixel_dirty[i][0];
 8002e44:	f8b7 36bc 	ldrh.w	r3, [r7, #1724]	@ 0x6bc
 8002e48:	009b      	lsls	r3, r3, #2
 8002e4a:	f8d7 26e0 	ldr.w	r2, [r7, #1760]	@ 0x6e0
 8002e4e:	4413      	add	r3, r2
 8002e50:	881a      	ldrh	r2, [r3, #0]
 8002e52:	f8b7 16bc 	ldrh.w	r1, [r7, #1724]	@ 0x6bc
 8002e56:	f507 63da 	add.w	r3, r7, #1744	@ 0x6d0
 8002e5a:	f5a3 63d8 	sub.w	r3, r3, #1728	@ 0x6c0
 8002e5e:	f833 3021 	ldrh.w	r3, [r3, r1, lsl #2]
 8002e62:	4293      	cmp	r3, r2
 8002e64:	bf28      	it	cs
 8002e66:	4613      	movcs	r3, r2
 8002e68:	f8a7 36b6 	strh.w	r3, [r7, #1718]	@ 0x6b6
		uint16_t max = pixel[i][1] > pixel_dirty[i][1] ? pixel[i][1] : pixel_dirty[i][1];
 8002e6c:	f8b7 36bc 	ldrh.w	r3, [r7, #1724]	@ 0x6bc
 8002e70:	009b      	lsls	r3, r3, #2
 8002e72:	f8d7 26e0 	ldr.w	r2, [r7, #1760]	@ 0x6e0
 8002e76:	4413      	add	r3, r2
 8002e78:	885a      	ldrh	r2, [r3, #2]
 8002e7a:	f8b7 36bc 	ldrh.w	r3, [r7, #1724]	@ 0x6bc
 8002e7e:	f507 61da 	add.w	r1, r7, #1744	@ 0x6d0
 8002e82:	f5a1 61d8 	sub.w	r1, r1, #1728	@ 0x6c0
 8002e86:	009b      	lsls	r3, r3, #2
 8002e88:	440b      	add	r3, r1
 8002e8a:	885b      	ldrh	r3, [r3, #2]
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	bf38      	it	cc
 8002e90:	4613      	movcc	r3, r2
 8002e92:	f8a7 36b4 	strh.w	r3, [r7, #1716]	@ 0x6b4

		for (uint16_t j = min; j <= max; j++) {
 8002e96:	f8b7 36b6 	ldrh.w	r3, [r7, #1718]	@ 0x6b6
 8002e9a:	f8a7 36ba 	strh.w	r3, [r7, #1722]	@ 0x6ba
 8002e9e:	e0af      	b.n	8003000 <drawSignal+0x618>
			uint8_t draw = 0;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	f887 36b9 	strb.w	r3, [r7, #1721]	@ 0x6b9
			if (j >= pixel[i][0] && j <= pixel[i][1])
 8002ea6:	f8b7 26bc 	ldrh.w	r2, [r7, #1724]	@ 0x6bc
 8002eaa:	f507 63da 	add.w	r3, r7, #1744	@ 0x6d0
 8002eae:	f5a3 63d8 	sub.w	r3, r3, #1728	@ 0x6c0
 8002eb2:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 8002eb6:	f8b7 26ba 	ldrh.w	r2, [r7, #1722]	@ 0x6ba
 8002eba:	429a      	cmp	r2, r3
 8002ebc:	d30f      	bcc.n	8002ede <drawSignal+0x4f6>
 8002ebe:	f8b7 36bc 	ldrh.w	r3, [r7, #1724]	@ 0x6bc
 8002ec2:	f507 62da 	add.w	r2, r7, #1744	@ 0x6d0
 8002ec6:	f5a2 62d8 	sub.w	r2, r2, #1728	@ 0x6c0
 8002eca:	009b      	lsls	r3, r3, #2
 8002ecc:	4413      	add	r3, r2
 8002ece:	885b      	ldrh	r3, [r3, #2]
 8002ed0:	f8b7 26ba 	ldrh.w	r2, [r7, #1722]	@ 0x6ba
 8002ed4:	429a      	cmp	r2, r3
 8002ed6:	d802      	bhi.n	8002ede <drawSignal+0x4f6>
				draw = 1;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	f887 36b9 	strb.w	r3, [r7, #1721]	@ 0x6b9

			uint8_t clear = 0;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	f887 36b8 	strb.w	r3, [r7, #1720]	@ 0x6b8
			if (j >= pixel_dirty[i][0] && j <= pixel_dirty[i][1])
 8002ee4:	f8b7 36bc 	ldrh.w	r3, [r7, #1724]	@ 0x6bc
 8002ee8:	009b      	lsls	r3, r3, #2
 8002eea:	f8d7 26e0 	ldr.w	r2, [r7, #1760]	@ 0x6e0
 8002eee:	4413      	add	r3, r2
 8002ef0:	881b      	ldrh	r3, [r3, #0]
 8002ef2:	f8b7 26ba 	ldrh.w	r2, [r7, #1722]	@ 0x6ba
 8002ef6:	429a      	cmp	r2, r3
 8002ef8:	d30d      	bcc.n	8002f16 <drawSignal+0x52e>
 8002efa:	f8b7 36bc 	ldrh.w	r3, [r7, #1724]	@ 0x6bc
 8002efe:	009b      	lsls	r3, r3, #2
 8002f00:	f8d7 26e0 	ldr.w	r2, [r7, #1760]	@ 0x6e0
 8002f04:	4413      	add	r3, r2
 8002f06:	885b      	ldrh	r3, [r3, #2]
 8002f08:	f8b7 26ba 	ldrh.w	r2, [r7, #1722]	@ 0x6ba
 8002f0c:	429a      	cmp	r2, r3
 8002f0e:	d802      	bhi.n	8002f16 <drawSignal+0x52e>
				clear = 1;
 8002f10:	2301      	movs	r3, #1
 8002f12:	f887 36b8 	strb.w	r3, [r7, #1720]	@ 0x6b8

			if (draw && !clear && j > 21)
 8002f16:	f897 36b9 	ldrb.w	r3, [r7, #1721]	@ 0x6b9
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d016      	beq.n	8002f4c <drawSignal+0x564>
 8002f1e:	f897 36b8 	ldrb.w	r3, [r7, #1720]	@ 0x6b8
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d112      	bne.n	8002f4c <drawSignal+0x564>
 8002f26:	f8b7 36ba 	ldrh.w	r3, [r7, #1722]	@ 0x6ba
 8002f2a:	2b15      	cmp	r3, #21
 8002f2c:	d90e      	bls.n	8002f4c <drawSignal+0x564>
				ILI9341_DrawPixel(display, i + 20, j, color);
 8002f2e:	f8b7 36bc 	ldrh.w	r3, [r7, #1724]	@ 0x6bc
 8002f32:	3314      	adds	r3, #20
 8002f34:	b299      	uxth	r1, r3
 8002f36:	f8b7 36e8 	ldrh.w	r3, [r7, #1768]	@ 0x6e8
 8002f3a:	f8b7 26ba 	ldrh.w	r2, [r7, #1722]	@ 0x6ba
 8002f3e:	f507 60da 	add.w	r0, r7, #1744	@ 0x6d0
 8002f42:	f2a0 60c4 	subw	r0, r0, #1732	@ 0x6c4
 8002f46:	6800      	ldr	r0, [r0, #0]
 8002f48:	f7fe fe94 	bl	8001c74 <ILI9341_DrawPixel>

			if (!draw && clear) {
 8002f4c:	f897 36b9 	ldrb.w	r3, [r7, #1721]	@ 0x6b9
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d150      	bne.n	8002ff6 <drawSignal+0x60e>
 8002f54:	f897 36b8 	ldrb.w	r3, [r7, #1720]	@ 0x6b8
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d04c      	beq.n	8002ff6 <drawSignal+0x60e>
				if (((i % 25) == 0 && (j % 2) == 0) || ((i % 2) == 0 && ((j - 20) % 25) == 0))
 8002f5c:	f8b7 26bc 	ldrh.w	r2, [r7, #1724]	@ 0x6bc
 8002f60:	4b43      	ldr	r3, [pc, #268]	@ (8003070 <drawSignal+0x688>)
 8002f62:	fba3 1302 	umull	r1, r3, r3, r2
 8002f66:	08d9      	lsrs	r1, r3, #3
 8002f68:	460b      	mov	r3, r1
 8002f6a:	009b      	lsls	r3, r3, #2
 8002f6c:	440b      	add	r3, r1
 8002f6e:	0099      	lsls	r1, r3, #2
 8002f70:	440b      	add	r3, r1
 8002f72:	1ad3      	subs	r3, r2, r3
 8002f74:	b29b      	uxth	r3, r3
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d106      	bne.n	8002f88 <drawSignal+0x5a0>
 8002f7a:	f8b7 36ba 	ldrh.w	r3, [r7, #1722]	@ 0x6ba
 8002f7e:	f003 0301 	and.w	r3, r3, #1
 8002f82:	b29b      	uxth	r3, r3
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d018      	beq.n	8002fba <drawSignal+0x5d2>
 8002f88:	f8b7 36bc 	ldrh.w	r3, [r7, #1724]	@ 0x6bc
 8002f8c:	f003 0301 	and.w	r3, r3, #1
 8002f90:	b29b      	uxth	r3, r3
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d121      	bne.n	8002fda <drawSignal+0x5f2>
 8002f96:	f8b7 36ba 	ldrh.w	r3, [r7, #1722]	@ 0x6ba
 8002f9a:	f1a3 0114 	sub.w	r1, r3, #20
 8002f9e:	4b34      	ldr	r3, [pc, #208]	@ (8003070 <drawSignal+0x688>)
 8002fa0:	fb83 2301 	smull	r2, r3, r3, r1
 8002fa4:	10da      	asrs	r2, r3, #3
 8002fa6:	17cb      	asrs	r3, r1, #31
 8002fa8:	1ad2      	subs	r2, r2, r3
 8002faa:	4613      	mov	r3, r2
 8002fac:	009b      	lsls	r3, r3, #2
 8002fae:	4413      	add	r3, r2
 8002fb0:	009a      	lsls	r2, r3, #2
 8002fb2:	4413      	add	r3, r2
 8002fb4:	1aca      	subs	r2, r1, r3
 8002fb6:	2a00      	cmp	r2, #0
 8002fb8:	d10f      	bne.n	8002fda <drawSignal+0x5f2>
					ILI9341_DrawPixel(display, i + 20, j,  ILI9341_GRAY);
 8002fba:	f8b7 36bc 	ldrh.w	r3, [r7, #1724]	@ 0x6bc
 8002fbe:	3314      	adds	r3, #20
 8002fc0:	b299      	uxth	r1, r3
 8002fc2:	f8b7 26ba 	ldrh.w	r2, [r7, #1722]	@ 0x6ba
 8002fc6:	f507 63da 	add.w	r3, r7, #1744	@ 0x6d0
 8002fca:	f2a3 60c4 	subw	r0, r3, #1732	@ 0x6c4
 8002fce:	f245 238a 	movw	r3, #21130	@ 0x528a
 8002fd2:	6800      	ldr	r0, [r0, #0]
 8002fd4:	f7fe fe4e 	bl	8001c74 <ILI9341_DrawPixel>
 8002fd8:	e00d      	b.n	8002ff6 <drawSignal+0x60e>
				else
					ILI9341_DrawPixel(display, i + 20, j, ILI9341_BLACK);
 8002fda:	f8b7 36bc 	ldrh.w	r3, [r7, #1724]	@ 0x6bc
 8002fde:	3314      	adds	r3, #20
 8002fe0:	b299      	uxth	r1, r3
 8002fe2:	f8b7 26ba 	ldrh.w	r2, [r7, #1722]	@ 0x6ba
 8002fe6:	f507 63da 	add.w	r3, r7, #1744	@ 0x6d0
 8002fea:	f2a3 60c4 	subw	r0, r3, #1732	@ 0x6c4
 8002fee:	2300      	movs	r3, #0
 8002ff0:	6800      	ldr	r0, [r0, #0]
 8002ff2:	f7fe fe3f 	bl	8001c74 <ILI9341_DrawPixel>
		for (uint16_t j = min; j <= max; j++) {
 8002ff6:	f8b7 36ba 	ldrh.w	r3, [r7, #1722]	@ 0x6ba
 8002ffa:	3301      	adds	r3, #1
 8002ffc:	f8a7 36ba 	strh.w	r3, [r7, #1722]	@ 0x6ba
 8003000:	f8b7 26ba 	ldrh.w	r2, [r7, #1722]	@ 0x6ba
 8003004:	f8b7 36b4 	ldrh.w	r3, [r7, #1716]	@ 0x6b4
 8003008:	429a      	cmp	r2, r3
 800300a:	f67f af49 	bls.w	8002ea0 <drawSignal+0x4b8>
			}
		}

		pixel_dirty[i][0] = pixel[i][0];
 800300e:	f8b7 16bc 	ldrh.w	r1, [r7, #1724]	@ 0x6bc
 8003012:	f8b7 36bc 	ldrh.w	r3, [r7, #1724]	@ 0x6bc
 8003016:	009b      	lsls	r3, r3, #2
 8003018:	f8d7 26e0 	ldr.w	r2, [r7, #1760]	@ 0x6e0
 800301c:	4413      	add	r3, r2
 800301e:	f507 62da 	add.w	r2, r7, #1744	@ 0x6d0
 8003022:	f5a2 62d8 	sub.w	r2, r2, #1728	@ 0x6c0
 8003026:	f832 2021 	ldrh.w	r2, [r2, r1, lsl #2]
 800302a:	801a      	strh	r2, [r3, #0]
		pixel_dirty[i][1] = pixel[i][1];
 800302c:	f8b7 36bc 	ldrh.w	r3, [r7, #1724]	@ 0x6bc
 8003030:	f8b7 26bc 	ldrh.w	r2, [r7, #1724]	@ 0x6bc
 8003034:	0092      	lsls	r2, r2, #2
 8003036:	f8d7 16e0 	ldr.w	r1, [r7, #1760]	@ 0x6e0
 800303a:	440a      	add	r2, r1
 800303c:	f507 61da 	add.w	r1, r7, #1744	@ 0x6d0
 8003040:	f5a1 61d8 	sub.w	r1, r1, #1728	@ 0x6c0
 8003044:	009b      	lsls	r3, r3, #2
 8003046:	440b      	add	r3, r1
 8003048:	885b      	ldrh	r3, [r3, #2]
 800304a:	8053      	strh	r3, [r2, #2]
	for (uint16_t i = 1; i <= 279; i++) {
 800304c:	f8b7 36bc 	ldrh.w	r3, [r7, #1724]	@ 0x6bc
 8003050:	3301      	adds	r3, #1
 8003052:	f8a7 36bc 	strh.w	r3, [r7, #1724]	@ 0x6bc
 8003056:	f8b7 36bc 	ldrh.w	r3, [r7, #1724]	@ 0x6bc
 800305a:	f5b3 7f8c 	cmp.w	r3, #280	@ 0x118
 800305e:	f4ff aef1 	bcc.w	8002e44 <drawSignal+0x45c>
 8003062:	e000      	b.n	8003066 <drawSignal+0x67e>
			return;
 8003064:	bf00      	nop
	}
}
 8003066:	f207 67d4 	addw	r7, r7, #1748	@ 0x6d4
 800306a:	46bd      	mov	sp, r7
 800306c:	bd90      	pop	{r4, r7, pc}
 800306e:	bf00      	nop
 8003070:	51eb851f 	.word	0x51eb851f

08003074 <clearSignal>:

static void clearSignal(ILI9341TypeDef *display, uint16_t pixel_dirty[280][2])
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b084      	sub	sp, #16
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
 800307c:	6039      	str	r1, [r7, #0]
	for (uint16_t i = 1; i <= 279; i++) {
 800307e:	2301      	movs	r3, #1
 8003080:	81fb      	strh	r3, [r7, #14]
 8003082:	e05d      	b.n	8003140 <clearSignal+0xcc>
		for (uint16_t j = pixel_dirty[i][0]; j <= pixel_dirty[i][1]; j++) {
 8003084:	89fb      	ldrh	r3, [r7, #14]
 8003086:	009b      	lsls	r3, r3, #2
 8003088:	683a      	ldr	r2, [r7, #0]
 800308a:	4413      	add	r3, r2
 800308c:	881b      	ldrh	r3, [r3, #0]
 800308e:	81bb      	strh	r3, [r7, #12]
 8003090:	e03f      	b.n	8003112 <clearSignal+0x9e>
			if (((i % 25) == 0 && (j % 2) == 0) || ((i % 2) == 0 && ((j - 20) % 25) == 0))
 8003092:	89fa      	ldrh	r2, [r7, #14]
 8003094:	4b2f      	ldr	r3, [pc, #188]	@ (8003154 <clearSignal+0xe0>)
 8003096:	fba3 1302 	umull	r1, r3, r3, r2
 800309a:	08d9      	lsrs	r1, r3, #3
 800309c:	460b      	mov	r3, r1
 800309e:	009b      	lsls	r3, r3, #2
 80030a0:	440b      	add	r3, r1
 80030a2:	0099      	lsls	r1, r3, #2
 80030a4:	440b      	add	r3, r1
 80030a6:	1ad3      	subs	r3, r2, r3
 80030a8:	b29b      	uxth	r3, r3
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d105      	bne.n	80030ba <clearSignal+0x46>
 80030ae:	89bb      	ldrh	r3, [r7, #12]
 80030b0:	f003 0301 	and.w	r3, r3, #1
 80030b4:	b29b      	uxth	r3, r3
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d016      	beq.n	80030e8 <clearSignal+0x74>
 80030ba:	89fb      	ldrh	r3, [r7, #14]
 80030bc:	f003 0301 	and.w	r3, r3, #1
 80030c0:	b29b      	uxth	r3, r3
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d11a      	bne.n	80030fc <clearSignal+0x88>
 80030c6:	89bb      	ldrh	r3, [r7, #12]
 80030c8:	f1a3 0114 	sub.w	r1, r3, #20
 80030cc:	4b21      	ldr	r3, [pc, #132]	@ (8003154 <clearSignal+0xe0>)
 80030ce:	fb83 2301 	smull	r2, r3, r3, r1
 80030d2:	10da      	asrs	r2, r3, #3
 80030d4:	17cb      	asrs	r3, r1, #31
 80030d6:	1ad2      	subs	r2, r2, r3
 80030d8:	4613      	mov	r3, r2
 80030da:	009b      	lsls	r3, r3, #2
 80030dc:	4413      	add	r3, r2
 80030de:	009a      	lsls	r2, r3, #2
 80030e0:	4413      	add	r3, r2
 80030e2:	1aca      	subs	r2, r1, r3
 80030e4:	2a00      	cmp	r2, #0
 80030e6:	d109      	bne.n	80030fc <clearSignal+0x88>
				ILI9341_DrawPixel(display, i + 20, j,  ILI9341_GRAY);
 80030e8:	89fb      	ldrh	r3, [r7, #14]
 80030ea:	3314      	adds	r3, #20
 80030ec:	b299      	uxth	r1, r3
 80030ee:	89ba      	ldrh	r2, [r7, #12]
 80030f0:	f245 238a 	movw	r3, #21130	@ 0x528a
 80030f4:	6878      	ldr	r0, [r7, #4]
 80030f6:	f7fe fdbd 	bl	8001c74 <ILI9341_DrawPixel>
 80030fa:	e007      	b.n	800310c <clearSignal+0x98>
			else
				ILI9341_DrawPixel(display, i + 20, j, ILI9341_BLACK);
 80030fc:	89fb      	ldrh	r3, [r7, #14]
 80030fe:	3314      	adds	r3, #20
 8003100:	b299      	uxth	r1, r3
 8003102:	89ba      	ldrh	r2, [r7, #12]
 8003104:	2300      	movs	r3, #0
 8003106:	6878      	ldr	r0, [r7, #4]
 8003108:	f7fe fdb4 	bl	8001c74 <ILI9341_DrawPixel>
		for (uint16_t j = pixel_dirty[i][0]; j <= pixel_dirty[i][1]; j++) {
 800310c:	89bb      	ldrh	r3, [r7, #12]
 800310e:	3301      	adds	r3, #1
 8003110:	81bb      	strh	r3, [r7, #12]
 8003112:	89fb      	ldrh	r3, [r7, #14]
 8003114:	009b      	lsls	r3, r3, #2
 8003116:	683a      	ldr	r2, [r7, #0]
 8003118:	4413      	add	r3, r2
 800311a:	885b      	ldrh	r3, [r3, #2]
 800311c:	89ba      	ldrh	r2, [r7, #12]
 800311e:	429a      	cmp	r2, r3
 8003120:	d9b7      	bls.n	8003092 <clearSignal+0x1e>
		}

		pixel_dirty[i][0] = 0;
 8003122:	89fb      	ldrh	r3, [r7, #14]
 8003124:	009b      	lsls	r3, r3, #2
 8003126:	683a      	ldr	r2, [r7, #0]
 8003128:	4413      	add	r3, r2
 800312a:	2200      	movs	r2, #0
 800312c:	801a      	strh	r2, [r3, #0]
		pixel_dirty[i][1] = 0;
 800312e:	89fb      	ldrh	r3, [r7, #14]
 8003130:	009b      	lsls	r3, r3, #2
 8003132:	683a      	ldr	r2, [r7, #0]
 8003134:	4413      	add	r3, r2
 8003136:	2200      	movs	r2, #0
 8003138:	805a      	strh	r2, [r3, #2]
	for (uint16_t i = 1; i <= 279; i++) {
 800313a:	89fb      	ldrh	r3, [r7, #14]
 800313c:	3301      	adds	r3, #1
 800313e:	81fb      	strh	r3, [r7, #14]
 8003140:	89fb      	ldrh	r3, [r7, #14]
 8003142:	f5b3 7f8c 	cmp.w	r3, #280	@ 0x118
 8003146:	d39d      	bcc.n	8003084 <clearSignal+0x10>
	}
}
 8003148:	bf00      	nop
 800314a:	bf00      	nop
 800314c:	3710      	adds	r7, #16
 800314e:	46bd      	mov	sp, r7
 8003150:	bd80      	pop	{r7, pc}
 8003152:	bf00      	nop
 8003154:	51eb851f 	.word	0x51eb851f

08003158 <drawSignalParam>:

static void drawSignalParam(ILI9341TypeDef *display, char *string, size_t size, uint16_t adc_max, uint16_t adc_min, uint32_t adc_period)
{
 8003158:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800315c:	b096      	sub	sp, #88	@ 0x58
 800315e:	af0c      	add	r7, sp, #48	@ 0x30
 8003160:	60f8      	str	r0, [r7, #12]
 8003162:	60b9      	str	r1, [r7, #8]
 8003164:	607a      	str	r2, [r7, #4]
 8003166:	807b      	strh	r3, [r7, #2]
	float max  = (float)(adc_max) * 3300000.0f / 4096.0f;
 8003168:	887b      	ldrh	r3, [r7, #2]
 800316a:	ee07 3a90 	vmov	s15, r3
 800316e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003172:	ed9f 7a7f 	vldr	s14, [pc, #508]	@ 8003370 <drawSignalParam+0x218>
 8003176:	ee27 7a87 	vmul.f32	s14, s15, s14
 800317a:	eddf 6a7e 	vldr	s13, [pc, #504]	@ 8003374 <drawSignalParam+0x21c>
 800317e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003182:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	float min  = (float)(adc_min) * 3300000.0f / 4096.0f;
 8003186:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800318a:	ee07 3a90 	vmov	s15, r3
 800318e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003192:	ed9f 7a77 	vldr	s14, [pc, #476]	@ 8003370 <drawSignalParam+0x218>
 8003196:	ee27 7a87 	vmul.f32	s14, s15, s14
 800319a:	eddf 6a76 	vldr	s13, [pc, #472]	@ 8003374 <drawSignalParam+0x21c>
 800319e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80031a2:	edc7 7a08 	vstr	s15, [r7, #32]
	float freq = 1.0f / ((float)(adc_period) / 1000000.0f);
 80031a6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80031a8:	ee07 3a90 	vmov	s15, r3
 80031ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031b0:	eddf 6a71 	vldr	s13, [pc, #452]	@ 8003378 <drawSignalParam+0x220>
 80031b4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80031b8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80031bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80031c0:	edc7 7a07 	vstr	s15, [r7, #28]
	char *max_postfix  = "";
 80031c4:	4b6d      	ldr	r3, [pc, #436]	@ (800337c <drawSignalParam+0x224>)
 80031c6:	61bb      	str	r3, [r7, #24]
	char *min_postfix  = "";
 80031c8:	4b6c      	ldr	r3, [pc, #432]	@ (800337c <drawSignalParam+0x224>)
 80031ca:	617b      	str	r3, [r7, #20]
	char *freq_postfix = "";
 80031cc:	4b6b      	ldr	r3, [pc, #428]	@ (800337c <drawSignalParam+0x224>)
 80031ce:	613b      	str	r3, [r7, #16]

	if (max >= 1000000.0f) {
 80031d0:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80031d4:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8003378 <drawSignalParam+0x220>
 80031d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031e0:	db0a      	blt.n	80031f8 <drawSignalParam+0xa0>
		max /= 1000000.0f;
 80031e2:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80031e6:	eddf 6a64 	vldr	s13, [pc, #400]	@ 8003378 <drawSignalParam+0x220>
 80031ea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80031ee:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		max_postfix = " V";
 80031f2:	4b63      	ldr	r3, [pc, #396]	@ (8003380 <drawSignalParam+0x228>)
 80031f4:	61bb      	str	r3, [r7, #24]
 80031f6:	e015      	b.n	8003224 <drawSignalParam+0xcc>
	} else if (max >= 1000.0f) {
 80031f8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80031fc:	ed9f 7a61 	vldr	s14, [pc, #388]	@ 8003384 <drawSignalParam+0x22c>
 8003200:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003204:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003208:	db0a      	blt.n	8003220 <drawSignalParam+0xc8>
		max /= 1000.0f;
 800320a:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800320e:	eddf 6a5d 	vldr	s13, [pc, #372]	@ 8003384 <drawSignalParam+0x22c>
 8003212:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003216:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		max_postfix = "mV";
 800321a:	4b5b      	ldr	r3, [pc, #364]	@ (8003388 <drawSignalParam+0x230>)
 800321c:	61bb      	str	r3, [r7, #24]
 800321e:	e001      	b.n	8003224 <drawSignalParam+0xcc>
	} else
		max_postfix = "uV";
 8003220:	4b5a      	ldr	r3, [pc, #360]	@ (800338c <drawSignalParam+0x234>)
 8003222:	61bb      	str	r3, [r7, #24]

	if (min >= 1000000.0f) {
 8003224:	edd7 7a08 	vldr	s15, [r7, #32]
 8003228:	ed9f 7a53 	vldr	s14, [pc, #332]	@ 8003378 <drawSignalParam+0x220>
 800322c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003230:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003234:	db0a      	blt.n	800324c <drawSignalParam+0xf4>
		min /= 1000000.0f;
 8003236:	ed97 7a08 	vldr	s14, [r7, #32]
 800323a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8003378 <drawSignalParam+0x220>
 800323e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003242:	edc7 7a08 	vstr	s15, [r7, #32]
		min_postfix = " V";
 8003246:	4b4e      	ldr	r3, [pc, #312]	@ (8003380 <drawSignalParam+0x228>)
 8003248:	617b      	str	r3, [r7, #20]
 800324a:	e015      	b.n	8003278 <drawSignalParam+0x120>
	} else if (min >= 1000.0f) {
 800324c:	edd7 7a08 	vldr	s15, [r7, #32]
 8003250:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 8003384 <drawSignalParam+0x22c>
 8003254:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003258:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800325c:	db0a      	blt.n	8003274 <drawSignalParam+0x11c>
		min /= 1000.0f;
 800325e:	ed97 7a08 	vldr	s14, [r7, #32]
 8003262:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003384 <drawSignalParam+0x22c>
 8003266:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800326a:	edc7 7a08 	vstr	s15, [r7, #32]
		min_postfix = "mV";
 800326e:	4b46      	ldr	r3, [pc, #280]	@ (8003388 <drawSignalParam+0x230>)
 8003270:	617b      	str	r3, [r7, #20]
 8003272:	e001      	b.n	8003278 <drawSignalParam+0x120>
	} else
		min_postfix = "uV";
 8003274:	4b45      	ldr	r3, [pc, #276]	@ (800338c <drawSignalParam+0x234>)
 8003276:	617b      	str	r3, [r7, #20]

	if (freq >= 1000000.0f) {
 8003278:	edd7 7a07 	vldr	s15, [r7, #28]
 800327c:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8003378 <drawSignalParam+0x220>
 8003280:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003284:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003288:	db0a      	blt.n	80032a0 <drawSignalParam+0x148>
		freq /= 1000000.0f;
 800328a:	ed97 7a07 	vldr	s14, [r7, #28]
 800328e:	eddf 6a3a 	vldr	s13, [pc, #232]	@ 8003378 <drawSignalParam+0x220>
 8003292:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003296:	edc7 7a07 	vstr	s15, [r7, #28]
		freq_postfix = "MHz";
 800329a:	4b3d      	ldr	r3, [pc, #244]	@ (8003390 <drawSignalParam+0x238>)
 800329c:	613b      	str	r3, [r7, #16]
 800329e:	e015      	b.n	80032cc <drawSignalParam+0x174>
	} else if (freq >= 1000.0f) {
 80032a0:	edd7 7a07 	vldr	s15, [r7, #28]
 80032a4:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 8003384 <drawSignalParam+0x22c>
 80032a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032b0:	db0a      	blt.n	80032c8 <drawSignalParam+0x170>
		freq /= 1000.0f;
 80032b2:	ed97 7a07 	vldr	s14, [r7, #28]
 80032b6:	eddf 6a33 	vldr	s13, [pc, #204]	@ 8003384 <drawSignalParam+0x22c>
 80032ba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80032be:	edc7 7a07 	vstr	s15, [r7, #28]
		freq_postfix = "kHz";
 80032c2:	4b34      	ldr	r3, [pc, #208]	@ (8003394 <drawSignalParam+0x23c>)
 80032c4:	613b      	str	r3, [r7, #16]
 80032c6:	e001      	b.n	80032cc <drawSignalParam+0x174>
	} else
		freq_postfix = " Hz";
 80032c8:	4b33      	ldr	r3, [pc, #204]	@ (8003398 <drawSignalParam+0x240>)
 80032ca:	613b      	str	r3, [r7, #16]

	if (adc_period != 0)
 80032cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d020      	beq.n	8003314 <drawSignalParam+0x1bc>
		snprintf(string, size, "ampl:%3.1f%s~%3.1f%s freq:%3.0f%s  ", min, min_postfix, max, max_postfix, freq, freq_postfix);
 80032d2:	6a38      	ldr	r0, [r7, #32]
 80032d4:	f7fd f940 	bl	8000558 <__aeabi_f2d>
 80032d8:	4604      	mov	r4, r0
 80032da:	460d      	mov	r5, r1
 80032dc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80032de:	f7fd f93b 	bl	8000558 <__aeabi_f2d>
 80032e2:	4680      	mov	r8, r0
 80032e4:	4689      	mov	r9, r1
 80032e6:	69f8      	ldr	r0, [r7, #28]
 80032e8:	f7fd f936 	bl	8000558 <__aeabi_f2d>
 80032ec:	4602      	mov	r2, r0
 80032ee:	460b      	mov	r3, r1
 80032f0:	6939      	ldr	r1, [r7, #16]
 80032f2:	910a      	str	r1, [sp, #40]	@ 0x28
 80032f4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80032f8:	69bb      	ldr	r3, [r7, #24]
 80032fa:	9306      	str	r3, [sp, #24]
 80032fc:	e9cd 8904 	strd	r8, r9, [sp, #16]
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	9302      	str	r3, [sp, #8]
 8003304:	e9cd 4500 	strd	r4, r5, [sp]
 8003308:	4a24      	ldr	r2, [pc, #144]	@ (800339c <drawSignalParam+0x244>)
 800330a:	6879      	ldr	r1, [r7, #4]
 800330c:	68b8      	ldr	r0, [r7, #8]
 800330e:	f008 fc39 	bl	800bb84 <sniprintf>
 8003312:	e016      	b.n	8003342 <drawSignalParam+0x1ea>
	else
		snprintf(string, size, "ampl:%3.1f%s~%3.1f%s freq:??? Hz  ", min, min_postfix, max, max_postfix);
 8003314:	6a38      	ldr	r0, [r7, #32]
 8003316:	f7fd f91f 	bl	8000558 <__aeabi_f2d>
 800331a:	4604      	mov	r4, r0
 800331c:	460d      	mov	r5, r1
 800331e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003320:	f7fd f91a 	bl	8000558 <__aeabi_f2d>
 8003324:	4602      	mov	r2, r0
 8003326:	460b      	mov	r3, r1
 8003328:	69b9      	ldr	r1, [r7, #24]
 800332a:	9106      	str	r1, [sp, #24]
 800332c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003330:	697b      	ldr	r3, [r7, #20]
 8003332:	9302      	str	r3, [sp, #8]
 8003334:	e9cd 4500 	strd	r4, r5, [sp]
 8003338:	4a19      	ldr	r2, [pc, #100]	@ (80033a0 <drawSignalParam+0x248>)
 800333a:	6879      	ldr	r1, [r7, #4]
 800333c:	68b8      	ldr	r0, [r7, #8]
 800333e:	f008 fc21 	bl	800bb84 <sniprintf>

	ILI9341_WriteString(display, 98, 225, string, Font_7x10, ILI9341_WHITE, ILI9341_BLACK);
 8003342:	2300      	movs	r3, #0
 8003344:	9303      	str	r3, [sp, #12]
 8003346:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800334a:	9302      	str	r3, [sp, #8]
 800334c:	4a15      	ldr	r2, [pc, #84]	@ (80033a4 <drawSignalParam+0x24c>)
 800334e:	466b      	mov	r3, sp
 8003350:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003354:	e883 0003 	stmia.w	r3, {r0, r1}
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	22e1      	movs	r2, #225	@ 0xe1
 800335c:	2162      	movs	r1, #98	@ 0x62
 800335e:	68f8      	ldr	r0, [r7, #12]
 8003360:	f7fe feab 	bl	80020ba <ILI9341_WriteString>
}
 8003364:	bf00      	nop
 8003366:	3728      	adds	r7, #40	@ 0x28
 8003368:	46bd      	mov	sp, r7
 800336a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800336e:	bf00      	nop
 8003370:	4a496a80 	.word	0x4a496a80
 8003374:	45800000 	.word	0x45800000
 8003378:	49742400 	.word	0x49742400
 800337c:	0800f490 	.word	0x0800f490
 8003380:	0800f494 	.word	0x0800f494
 8003384:	447a0000 	.word	0x447a0000
 8003388:	0800f498 	.word	0x0800f498
 800338c:	0800f49c 	.word	0x0800f49c
 8003390:	0800f4a0 	.word	0x0800f4a0
 8003394:	0800f4a4 	.word	0x0800f4a4
 8003398:	0800f4a8 	.word	0x0800f4a8
 800339c:	0800f4ac 	.word	0x0800f4ac
 80033a0:	0800f4d0 	.word	0x0800f4d0
 80033a4:	20000000 	.word	0x20000000

080033a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80033a8:	b5b0      	push	{r4, r5, r7, lr}
 80033aa:	f6ad 2dd8 	subw	sp, sp, #2776	@ 0xad8
 80033ae:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80033b0:	f002 f804 	bl	80053bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80033b4:	f001 f988 	bl	80046c8 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80033b8:	f001 f9ee 	bl	8004798 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80033bc:	f7fe f832 	bl	8001424 <MX_GPIO_Init>
  MX_DMA_Init();
 80033c0:	f7fd fffa 	bl	80013b8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80033c4:	f001 fef6 	bl	80051b4 <MX_USART2_UART_Init>
  MX_I2S2_Init();
 80033c8:	f7fe f8cc 	bl	8001564 <MX_I2S2_Init>
  MX_USART6_UART_Init();
 80033cc:	f001 ff1c 	bl	8005208 <MX_USART6_UART_Init>
  MX_CRC_Init();
 80033d0:	f7fd ffbc 	bl	800134c <MX_CRC_Init>
  MX_I2S3_Init();
 80033d4:	f7fe f8f4 	bl	80015c0 <MX_I2S3_Init>
  MX_TIM2_Init();
 80033d8:	f001 fcbc 	bl	8004d54 <MX_TIM2_Init>
  MX_SPI5_Init();
 80033dc:	f001 fa38 	bl	8004850 <MX_SPI5_Init>
  MX_TIM1_Init();
 80033e0:	f001 fc16 	bl	8004c10 <MX_TIM1_Init>
  MX_ADC1_Init();
 80033e4:	f7fd fea4 	bl	8001130 <MX_ADC1_Init>
  MX_FATFS_Init();
 80033e8:	f007 fb72 	bl	800aad0 <MX_FATFS_Init>
  MX_SPI4_Init();
 80033ec:	f001 f9fa 	bl	80047e4 <MX_SPI4_Init>
  MX_TIM10_Init();
 80033f0:	f001 fda4 	bl	8004f3c <MX_TIM10_Init>
  MX_TIM3_Init();
 80033f4:	f001 fcfa 	bl	8004dec <MX_TIM3_Init>
  MX_TIM4_Init();
 80033f8:	f001 fd4c 	bl	8004e94 <MX_TIM4_Init>
  {
      Error_Handler();
  }
#endif

  if (HAL_UART_Receive_IT(&huart6, &rx_byte, 1) != HAL_OK)
 80033fc:	2201      	movs	r2, #1
 80033fe:	49ad      	ldr	r1, [pc, #692]	@ (80036b4 <main+0x30c>)
 8003400:	48ad      	ldr	r0, [pc, #692]	@ (80036b8 <main+0x310>)
 8003402:	f006 fbd4 	bl	8009bae <HAL_UART_Receive_IT>
 8003406:	4603      	mov	r3, r0
 8003408:	2b00      	cmp	r3, #0
 800340a:	d001      	beq.n	8003410 <main+0x68>
  {
      Error_Handler();
 800340c:	f001 f9e4 	bl	80047d8 <Error_Handler>
  }

  printf("AI Model Application Started...\r\n");
 8003410:	48aa      	ldr	r0, [pc, #680]	@ (80036bc <main+0x314>)
 8003412:	f008 fbaf 	bl	800bb74 <puts>


  txIndex = 0;
 8003416:	4baa      	ldr	r3, [pc, #680]	@ (80036c0 <main+0x318>)
 8003418:	2200      	movs	r2, #0
 800341a:	601a      	str	r2, [r3, #0]

  // For DWT->CYCCNT ...
  SCB_DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800341c:	4ba9      	ldr	r3, [pc, #676]	@ (80036c4 <main+0x31c>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4aa8      	ldr	r2, [pc, #672]	@ (80036c4 <main+0x31c>)
 8003422:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003426:	6013      	str	r3, [r2, #0]
  DWT_CONTROL |= DWT_CTRL_CYCCNTENA_Msk;
 8003428:	4ba7      	ldr	r3, [pc, #668]	@ (80036c8 <main+0x320>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4aa6      	ldr	r2, [pc, #664]	@ (80036c8 <main+0x320>)
 800342e:	f043 0301 	orr.w	r3, r3, #1
 8003432:	6013      	str	r3, [r2, #0]

  // Display init
  display.spi             = &hspi5;
 8003434:	4ba5      	ldr	r3, [pc, #660]	@ (80036cc <main+0x324>)
 8003436:	4aa6      	ldr	r2, [pc, #664]	@ (80036d0 <main+0x328>)
 8003438:	601a      	str	r2, [r3, #0]
  display.cs_gpio_port    = ILI9341_CS_GPIO_Port;
 800343a:	4ba4      	ldr	r3, [pc, #656]	@ (80036cc <main+0x324>)
 800343c:	4aa5      	ldr	r2, [pc, #660]	@ (80036d4 <main+0x32c>)
 800343e:	605a      	str	r2, [r3, #4]
  display.dc_gpio_port    = ILI9341_DC_GPIO_Port;
 8003440:	4ba2      	ldr	r3, [pc, #648]	@ (80036cc <main+0x324>)
 8003442:	4aa5      	ldr	r2, [pc, #660]	@ (80036d8 <main+0x330>)
 8003444:	609a      	str	r2, [r3, #8]
  display.reset_gpio_port = ILI9341_RESET_GPIO_Port;
 8003446:	4ba1      	ldr	r3, [pc, #644]	@ (80036cc <main+0x324>)
 8003448:	4aa3      	ldr	r2, [pc, #652]	@ (80036d8 <main+0x330>)
 800344a:	60da      	str	r2, [r3, #12]
  display.cs_pin          = ILI9341_CS_Pin;
 800344c:	4b9f      	ldr	r3, [pc, #636]	@ (80036cc <main+0x324>)
 800344e:	2202      	movs	r2, #2
 8003450:	821a      	strh	r2, [r3, #16]
  display.dc_pin          = ILI9341_DC_Pin;
 8003452:	4b9e      	ldr	r3, [pc, #632]	@ (80036cc <main+0x324>)
 8003454:	2201      	movs	r2, #1
 8003456:	825a      	strh	r2, [r3, #18]
  display.reset_pin       = ILI9341_RESET_Pin;
 8003458:	4b9c      	ldr	r3, [pc, #624]	@ (80036cc <main+0x324>)
 800345a:	2202      	movs	r2, #2
 800345c:	829a      	strh	r2, [r3, #20]
  display.width           = 320;
 800345e:	4b9b      	ldr	r3, [pc, #620]	@ (80036cc <main+0x324>)
 8003460:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8003464:	82da      	strh	r2, [r3, #22]
  display.height          = 240;
 8003466:	4b99      	ldr	r3, [pc, #612]	@ (80036cc <main+0x324>)
 8003468:	22f0      	movs	r2, #240	@ 0xf0
 800346a:	831a      	strh	r2, [r3, #24]
  display.orientation     = ILI9341_ORIENTATION_ROTATE_RIGHT;
 800346c:	4b97      	ldr	r3, [pc, #604]	@ (80036cc <main+0x324>)
 800346e:	22e8      	movs	r2, #232	@ 0xe8
 8003470:	769a      	strb	r2, [r3, #26]

  ILI9341_UNSELECT(&display);
 8003472:	4b96      	ldr	r3, [pc, #600]	@ (80036cc <main+0x324>)
 8003474:	8a1a      	ldrh	r2, [r3, #16]
 8003476:	4b95      	ldr	r3, [pc, #596]	@ (80036cc <main+0x324>)
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	619a      	str	r2, [r3, #24]
  ILI9341_Init(&display);
 800347c:	4893      	ldr	r0, [pc, #588]	@ (80036cc <main+0x324>)
 800347e:	f7fe fa85 	bl	800198c <ILI9341_Init>

  // Local vars
  char string[255];

  uint8_t  menu_extended         = 0;
 8003482:	2300      	movs	r3, #0
 8003484:	f887 3ac7 	strb.w	r3, [r7, #2759]	@ 0xac7
  uint8_t  menu_channel0_enabled = 1;
 8003488:	2301      	movs	r3, #1
 800348a:	f887 3ac6 	strb.w	r3, [r7, #2758]	@ 0xac6
  uint8_t  menu_channel1_enabled = 1;//0;
 800348e:	2301      	movs	r3, #1
 8003490:	f887 3ac5 	strb.w	r3, [r7, #2757]	@ 0xac5
  int8_t   menu_selected_item    = 2;
 8003494:	2302      	movs	r3, #2
 8003496:	f887 3ac4 	strb.w	r3, [r7, #2756]	@ 0xac4
  uint16_t menu_selector_x       = 96;
 800349a:	2360      	movs	r3, #96	@ 0x60
 800349c:	f8a7 3ac2 	strh.w	r3, [r7, #2754]	@ 0xac2
  uint16_t menu_selector_y       = 3;
 80034a0:	2303      	movs	r3, #3
 80034a2:	f8a7 3ac0 	strh.w	r3, [r7, #2752]	@ 0xac0

  uint8_t  mode = 0;
 80034a6:	2300      	movs	r3, #0
 80034a8:	f887 3abf 	strb.w	r3, [r7, #2751]	@ 0xabf
  uint8_t  mode_seconds = 5;
 80034ac:	2305      	movs	r3, #5
 80034ae:	f887 3abe 	strb.w	r3, [r7, #2750]	@ 0xabe
  uint8_t  mode_voltage = 6;
 80034b2:	2306      	movs	r3, #6
 80034b4:	f887 3abd 	strb.w	r3, [r7, #2749]	@ 0xabd

  uint16_t encoder0_prev = 0;
 80034b8:	2300      	movs	r3, #0
 80034ba:	f8a7 3aba 	strh.w	r3, [r7, #2746]	@ 0xaba
  uint16_t encoder1_prev = 0;
 80034be:	2300      	movs	r3, #0
 80034c0:	f8a7 3ab8 	strh.w	r3, [r7, #2744]	@ 0xab8

  uint8_t  frames = 0;
 80034c4:	2300      	movs	r3, #0
 80034c6:	f887 3ab7 	strb.w	r3, [r7, #2743]	@ 0xab7
  uint32_t frames_ticks = HAL_GetTick();
 80034ca:	f001 ffdd 	bl	8005488 <HAL_GetTick>
 80034ce:	f8c7 0ab0 	str.w	r0, [r7, #2736]	@ 0xab0

  uint16_t pixel_dirty0[280][2];
  uint16_t pixel_dirty1[280][2];
  for (uint16_t i = 0; i < 280; i++) {
 80034d2:	2300      	movs	r3, #0
 80034d4:	f8a7 3aae 	strh.w	r3, [r7, #2734]	@ 0xaae
 80034d8:	e02a      	b.n	8003530 <main+0x188>
	  pixel_dirty0[i][0] = 0;
 80034da:	f8b7 2aae 	ldrh.w	r2, [r7, #2734]	@ 0xaae
 80034de:	f607 23c8 	addw	r3, r7, #2760	@ 0xac8
 80034e2:	f2a3 539c 	subw	r3, r3, #1436	@ 0x59c
 80034e6:	2100      	movs	r1, #0
 80034e8:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
	  pixel_dirty0[i][1] = 0;
 80034ec:	f8b7 3aae 	ldrh.w	r3, [r7, #2734]	@ 0xaae
 80034f0:	f607 22c8 	addw	r2, r7, #2760	@ 0xac8
 80034f4:	f2a2 529c 	subw	r2, r2, #1436	@ 0x59c
 80034f8:	009b      	lsls	r3, r3, #2
 80034fa:	4413      	add	r3, r2
 80034fc:	2200      	movs	r2, #0
 80034fe:	805a      	strh	r2, [r3, #2]
	  pixel_dirty1[i][0] = 0;
 8003500:	f8b7 2aae 	ldrh.w	r2, [r7, #2734]	@ 0xaae
 8003504:	f607 23c8 	addw	r3, r7, #2760	@ 0xac8
 8003508:	f6a3 13fc 	subw	r3, r3, #2556	@ 0x9fc
 800350c:	2100      	movs	r1, #0
 800350e:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
	  pixel_dirty1[i][1] = 0;
 8003512:	f8b7 3aae 	ldrh.w	r3, [r7, #2734]	@ 0xaae
 8003516:	f607 22c8 	addw	r2, r7, #2760	@ 0xac8
 800351a:	f6a2 12fc 	subw	r2, r2, #2556	@ 0x9fc
 800351e:	009b      	lsls	r3, r3, #2
 8003520:	4413      	add	r3, r2
 8003522:	2200      	movs	r2, #0
 8003524:	805a      	strh	r2, [r3, #2]
  for (uint16_t i = 0; i < 280; i++) {
 8003526:	f8b7 3aae 	ldrh.w	r3, [r7, #2734]	@ 0xaae
 800352a:	3301      	adds	r3, #1
 800352c:	f8a7 3aae 	strh.w	r3, [r7, #2734]	@ 0xaae
 8003530:	f8b7 3aae 	ldrh.w	r3, [r7, #2734]	@ 0xaae
 8003534:	f5b3 7f8c 	cmp.w	r3, #280	@ 0x118
 8003538:	d3cf      	bcc.n	80034da <main+0x132>
  }

  // Dispaly freq. (for debug)
  ILI9341_FillScreen(&display, ILI9341_BLACK);
 800353a:	2100      	movs	r1, #0
 800353c:	4863      	ldr	r0, [pc, #396]	@ (80036cc <main+0x324>)
 800353e:	f7fe fc72 	bl	8001e26 <ILI9341_FillScreen>

  snprintf(string, 255, "Oscilloscope");
 8003542:	f607 138c 	addw	r3, r7, #2444	@ 0x98c
 8003546:	4a65      	ldr	r2, [pc, #404]	@ (80036dc <main+0x334>)
 8003548:	21ff      	movs	r1, #255	@ 0xff
 800354a:	4618      	mov	r0, r3
 800354c:	f008 fb1a 	bl	800bb84 <sniprintf>
  ILI9341_WriteString(&display, 0, 18 * 0, string, Font_11x18, ILI9341_BLACK, ILI9341_WHITE);
 8003550:	f607 138c 	addw	r3, r7, #2444	@ 0x98c
 8003554:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003558:	9203      	str	r2, [sp, #12]
 800355a:	2200      	movs	r2, #0
 800355c:	9202      	str	r2, [sp, #8]
 800355e:	4960      	ldr	r1, [pc, #384]	@ (80036e0 <main+0x338>)
 8003560:	466a      	mov	r2, sp
 8003562:	c903      	ldmia	r1, {r0, r1}
 8003564:	e882 0003 	stmia.w	r2, {r0, r1}
 8003568:	2200      	movs	r2, #0
 800356a:	2100      	movs	r1, #0
 800356c:	4857      	ldr	r0, [pc, #348]	@ (80036cc <main+0x324>)
 800356e:	f7fe fda4 	bl	80020ba <ILI9341_WriteString>

  snprintf(string, 255, "SYCLK = %ldMHz", HAL_RCC_GetSysClockFreq()/1000000);
 8003572:	f004 fc33 	bl	8007ddc <HAL_RCC_GetSysClockFreq>
 8003576:	4603      	mov	r3, r0
 8003578:	4a5a      	ldr	r2, [pc, #360]	@ (80036e4 <main+0x33c>)
 800357a:	fba2 2303 	umull	r2, r3, r2, r3
 800357e:	0c9b      	lsrs	r3, r3, #18
 8003580:	f607 108c 	addw	r0, r7, #2444	@ 0x98c
 8003584:	4a58      	ldr	r2, [pc, #352]	@ (80036e8 <main+0x340>)
 8003586:	21ff      	movs	r1, #255	@ 0xff
 8003588:	f008 fafc 	bl	800bb84 <sniprintf>
  ILI9341_WriteString(&display, 0, 18 * 1, string, Font_11x18, ILI9341_BLACK, ILI9341_WHITE);
 800358c:	f607 138c 	addw	r3, r7, #2444	@ 0x98c
 8003590:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003594:	9203      	str	r2, [sp, #12]
 8003596:	2200      	movs	r2, #0
 8003598:	9202      	str	r2, [sp, #8]
 800359a:	4951      	ldr	r1, [pc, #324]	@ (80036e0 <main+0x338>)
 800359c:	466a      	mov	r2, sp
 800359e:	c903      	ldmia	r1, {r0, r1}
 80035a0:	e882 0003 	stmia.w	r2, {r0, r1}
 80035a4:	2212      	movs	r2, #18
 80035a6:	2100      	movs	r1, #0
 80035a8:	4848      	ldr	r0, [pc, #288]	@ (80036cc <main+0x324>)
 80035aa:	f7fe fd86 	bl	80020ba <ILI9341_WriteString>

  snprintf(string, 255, "HCLK  = %ldMHz", HAL_RCC_GetHCLKFreq()/1000000);
 80035ae:	f004 fd1b 	bl	8007fe8 <HAL_RCC_GetHCLKFreq>
 80035b2:	4603      	mov	r3, r0
 80035b4:	4a4b      	ldr	r2, [pc, #300]	@ (80036e4 <main+0x33c>)
 80035b6:	fba2 2303 	umull	r2, r3, r2, r3
 80035ba:	0c9b      	lsrs	r3, r3, #18
 80035bc:	f607 108c 	addw	r0, r7, #2444	@ 0x98c
 80035c0:	4a4a      	ldr	r2, [pc, #296]	@ (80036ec <main+0x344>)
 80035c2:	21ff      	movs	r1, #255	@ 0xff
 80035c4:	f008 fade 	bl	800bb84 <sniprintf>
  ILI9341_WriteString(&display, 0, 18 * 2, string, Font_11x18, ILI9341_BLACK, ILI9341_WHITE);
 80035c8:	f607 138c 	addw	r3, r7, #2444	@ 0x98c
 80035cc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80035d0:	9203      	str	r2, [sp, #12]
 80035d2:	2200      	movs	r2, #0
 80035d4:	9202      	str	r2, [sp, #8]
 80035d6:	4942      	ldr	r1, [pc, #264]	@ (80036e0 <main+0x338>)
 80035d8:	466a      	mov	r2, sp
 80035da:	c903      	ldmia	r1, {r0, r1}
 80035dc:	e882 0003 	stmia.w	r2, {r0, r1}
 80035e0:	2224      	movs	r2, #36	@ 0x24
 80035e2:	2100      	movs	r1, #0
 80035e4:	4839      	ldr	r0, [pc, #228]	@ (80036cc <main+0x324>)
 80035e6:	f7fe fd68 	bl	80020ba <ILI9341_WriteString>

  snprintf(string, 255, "APB1  = %ldMHz", HAL_RCC_GetPCLK1Freq()/1000000);
 80035ea:	f004 fd09 	bl	8008000 <HAL_RCC_GetPCLK1Freq>
 80035ee:	4603      	mov	r3, r0
 80035f0:	4a3c      	ldr	r2, [pc, #240]	@ (80036e4 <main+0x33c>)
 80035f2:	fba2 2303 	umull	r2, r3, r2, r3
 80035f6:	0c9b      	lsrs	r3, r3, #18
 80035f8:	f607 108c 	addw	r0, r7, #2444	@ 0x98c
 80035fc:	4a3c      	ldr	r2, [pc, #240]	@ (80036f0 <main+0x348>)
 80035fe:	21ff      	movs	r1, #255	@ 0xff
 8003600:	f008 fac0 	bl	800bb84 <sniprintf>
  ILI9341_WriteString(&display, 0, 18 * 3, string, Font_11x18, ILI9341_BLACK, ILI9341_WHITE);
 8003604:	f607 138c 	addw	r3, r7, #2444	@ 0x98c
 8003608:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800360c:	9203      	str	r2, [sp, #12]
 800360e:	2200      	movs	r2, #0
 8003610:	9202      	str	r2, [sp, #8]
 8003612:	4933      	ldr	r1, [pc, #204]	@ (80036e0 <main+0x338>)
 8003614:	466a      	mov	r2, sp
 8003616:	c903      	ldmia	r1, {r0, r1}
 8003618:	e882 0003 	stmia.w	r2, {r0, r1}
 800361c:	2236      	movs	r2, #54	@ 0x36
 800361e:	2100      	movs	r1, #0
 8003620:	482a      	ldr	r0, [pc, #168]	@ (80036cc <main+0x324>)
 8003622:	f7fe fd4a 	bl	80020ba <ILI9341_WriteString>

  snprintf(string, 255, "APB2  = %ldMHz", HAL_RCC_GetPCLK2Freq()/1000000);
 8003626:	f004 fcff 	bl	8008028 <HAL_RCC_GetPCLK2Freq>
 800362a:	4603      	mov	r3, r0
 800362c:	4a2d      	ldr	r2, [pc, #180]	@ (80036e4 <main+0x33c>)
 800362e:	fba2 2303 	umull	r2, r3, r2, r3
 8003632:	0c9b      	lsrs	r3, r3, #18
 8003634:	f607 108c 	addw	r0, r7, #2444	@ 0x98c
 8003638:	4a2e      	ldr	r2, [pc, #184]	@ (80036f4 <main+0x34c>)
 800363a:	21ff      	movs	r1, #255	@ 0xff
 800363c:	f008 faa2 	bl	800bb84 <sniprintf>
  ILI9341_WriteString(&display, 0, 18 * 4, string, Font_11x18, ILI9341_BLACK, ILI9341_WHITE);
 8003640:	f607 138c 	addw	r3, r7, #2444	@ 0x98c
 8003644:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003648:	9203      	str	r2, [sp, #12]
 800364a:	2200      	movs	r2, #0
 800364c:	9202      	str	r2, [sp, #8]
 800364e:	4924      	ldr	r1, [pc, #144]	@ (80036e0 <main+0x338>)
 8003650:	466a      	mov	r2, sp
 8003652:	c903      	ldmia	r1, {r0, r1}
 8003654:	e882 0003 	stmia.w	r2, {r0, r1}
 8003658:	2248      	movs	r2, #72	@ 0x48
 800365a:	2100      	movs	r1, #0
 800365c:	481b      	ldr	r0, [pc, #108]	@ (80036cc <main+0x324>)
 800365e:	f7fe fd2c 	bl	80020ba <ILI9341_WriteString>

  HAL_Delay(1000);
 8003662:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003666:	f001 ff1b 	bl	80054a0 <HAL_Delay>
  ILI9341_FillScreen(&display, ILI9341_BLACK);
 800366a:	2100      	movs	r1, #0
 800366c:	4817      	ldr	r0, [pc, #92]	@ (80036cc <main+0x324>)
 800366e:	f7fe fbda 	bl	8001e26 <ILI9341_FillScreen>

  adc_reset_cyccnt = 1;
 8003672:	4b21      	ldr	r3, [pc, #132]	@ (80036f8 <main+0x350>)
 8003674:	2201      	movs	r2, #1
 8003676:	701a      	strb	r2, [r3, #0]
  if (adc_immediate) {
 8003678:	4b20      	ldr	r3, [pc, #128]	@ (80036fc <main+0x354>)
 800367a:	781b      	ldrb	r3, [r3, #0]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d005      	beq.n	800368c <main+0x2e4>
	  // The ADC starts immediately after the previous measurement is handled
	  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&adc_data, 2);
 8003680:	2202      	movs	r2, #2
 8003682:	491f      	ldr	r1, [pc, #124]	@ (8003700 <main+0x358>)
 8003684:	481f      	ldr	r0, [pc, #124]	@ (8003704 <main+0x35c>)
 8003686:	f001 ff73 	bl	8005570 <HAL_ADC_Start_DMA>
 800368a:	e002      	b.n	8003692 <main+0x2ea>
  } else {
	  // ADC starts by timer
	  HAL_TIM_Base_Start_IT(&htim10);
 800368c:	481e      	ldr	r0, [pc, #120]	@ (8003708 <main+0x360>)
 800368e:	f005 f92b 	bl	80088e8 <HAL_TIM_Base_Start_IT>
  }

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8003692:	2100      	movs	r1, #0
 8003694:	481d      	ldr	r0, [pc, #116]	@ (800370c <main+0x364>)
 8003696:	f005 fa11 	bl	8008abc <HAL_TIM_PWM_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	 if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_RESET)
 800369a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800369e:	480e      	ldr	r0, [pc, #56]	@ (80036d8 <main+0x330>)
 80036a0:	f003 fa2c 	bl	8006afc <HAL_GPIO_ReadPin>
 80036a4:	4603      	mov	r3, r0
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d134      	bne.n	8003714 <main+0x36c>
	 {

		  HAL_TIM_Base_Start_IT(&htim2);
 80036aa:	4819      	ldr	r0, [pc, #100]	@ (8003710 <main+0x368>)
 80036ac:	f005 f91c 	bl	80088e8 <HAL_TIM_Base_Start_IT>
 80036b0:	e036      	b.n	8003720 <main+0x378>
 80036b2:	bf00      	nop
 80036b4:	2000d4da 	.word	0x2000d4da
 80036b8:	200137a0 	.word	0x200137a0
 80036bc:	0800f4f4 	.word	0x0800f4f4
 80036c0:	20013538 	.word	0x20013538
 80036c4:	e000edfc 	.word	0xe000edfc
 80036c8:	e0001000 	.word	0xe0001000
 80036cc:	2000d4e0 	.word	0x2000d4e0
 80036d0:	20013594 	.word	0x20013594
 80036d4:	40020400 	.word	0x40020400
 80036d8:	40020800 	.word	0x40020800
 80036dc:	0800f518 	.word	0x0800f518
 80036e0:	20000008 	.word	0x20000008
 80036e4:	431bde83 	.word	0x431bde83
 80036e8:	0800f528 	.word	0x0800f528
 80036ec:	0800f538 	.word	0x0800f538
 80036f0:	0800f548 	.word	0x0800f548
 80036f4:	0800f558 	.word	0x0800f558
 80036f8:	2000d0e2 	.word	0x2000d0e2
 80036fc:	2000d0e8 	.word	0x2000d0e8
 8003700:	2000d4fc 	.word	0x2000d4fc
 8003704:	2000d310 	.word	0x2000d310
 8003708:	20013710 	.word	0x20013710
 800370c:	200135f0 	.word	0x200135f0
 8003710:	20013638 	.word	0x20013638
	 }
	 else
	 {
		  txIndex = 0;
 8003714:	4ba7      	ldr	r3, [pc, #668]	@ (80039b4 <main+0x60c>)
 8003716:	2200      	movs	r2, #0
 8003718:	601a      	str	r2, [r3, #0]
		  HAL_TIM_Base_Stop_IT(&htim2);
 800371a:	48a7      	ldr	r0, [pc, #668]	@ (80039b8 <main+0x610>)
 800371c:	f005 f946 	bl	80089ac <HAL_TIM_Base_Stop_IT>
	 }

		// Draw axis
		if (event_axis) {
 8003720:	4ba6      	ldr	r3, [pc, #664]	@ (80039bc <main+0x614>)
 8003722:	781b      	ldrb	r3, [r3, #0]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d005      	beq.n	8003734 <main+0x38c>
			drawAxis(&display);
 8003728:	48a5      	ldr	r0, [pc, #660]	@ (80039c0 <main+0x618>)
 800372a:	f7ff f80b 	bl	8002744 <drawAxis>
			event_axis = 0;
 800372e:	4ba3      	ldr	r3, [pc, #652]	@ (80039bc <main+0x614>)
 8003730:	2200      	movs	r2, #0
 8003732:	701a      	strb	r2, [r3, #0]
		}

		uint8_t local_event_adc = 0;
 8003734:	2300      	movs	r3, #0
 8003736:	f887 3aad 	strb.w	r3, [r7, #2733]	@ 0xaad
		if (event_adc) {
 800373a:	4ba2      	ldr	r3, [pc, #648]	@ (80039c4 <main+0x61c>)
 800373c:	781b      	ldrb	r3, [r3, #0]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d005      	beq.n	800374e <main+0x3a6>
			local_event_adc = 1;
 8003742:	2301      	movs	r3, #1
 8003744:	f887 3aad 	strb.w	r3, [r7, #2733]	@ 0xaad
			event_adc = 0;
 8003748:	4b9e      	ldr	r3, [pc, #632]	@ (80039c4 <main+0x61c>)
 800374a:	2200      	movs	r2, #0
 800374c:	701a      	strb	r2, [r3, #0]
		}

		// Draw signals
		if (local_event_adc) {
 800374e:	f897 3aad 	ldrb.w	r3, [r7, #2733]	@ 0xaad
 8003752:	2b00      	cmp	r3, #0
 8003754:	d029      	beq.n	80037aa <main+0x402>

			if (menu_channel0_enabled)
 8003756:	f897 3ac6 	ldrb.w	r3, [r7, #2758]	@ 0xac6
 800375a:	2b00      	cmp	r3, #0
 800375c:	d010      	beq.n	8003780 <main+0x3d8>
				drawSignal(&display, adc0_time, adc0, adc0_length, pixel_dirty0, cursor0, ILI9341_YELLOW);
 800375e:	4b9a      	ldr	r3, [pc, #616]	@ (80039c8 <main+0x620>)
 8003760:	681a      	ldr	r2, [r3, #0]
 8003762:	4b9a      	ldr	r3, [pc, #616]	@ (80039cc <main+0x624>)
 8003764:	881b      	ldrh	r3, [r3, #0]
 8003766:	f64f 71e0 	movw	r1, #65504	@ 0xffe0
 800376a:	9102      	str	r1, [sp, #8]
 800376c:	9301      	str	r3, [sp, #4]
 800376e:	f207 532c 	addw	r3, r7, #1324	@ 0x52c
 8003772:	9300      	str	r3, [sp, #0]
 8003774:	4613      	mov	r3, r2
 8003776:	4a96      	ldr	r2, [pc, #600]	@ (80039d0 <main+0x628>)
 8003778:	4996      	ldr	r1, [pc, #600]	@ (80039d4 <main+0x62c>)
 800377a:	4891      	ldr	r0, [pc, #580]	@ (80039c0 <main+0x618>)
 800377c:	f7ff f934 	bl	80029e8 <drawSignal>

			if (menu_channel1_enabled)
 8003780:	f897 3ac5 	ldrb.w	r3, [r7, #2757]	@ 0xac5
 8003784:	2b00      	cmp	r3, #0
 8003786:	d010      	beq.n	80037aa <main+0x402>
				drawSignal(&display, adc1_time, adc1, adc1_length, pixel_dirty1, cursor1, ILI9341_CYAN);
 8003788:	4b93      	ldr	r3, [pc, #588]	@ (80039d8 <main+0x630>)
 800378a:	681a      	ldr	r2, [r3, #0]
 800378c:	4b93      	ldr	r3, [pc, #588]	@ (80039dc <main+0x634>)
 800378e:	881b      	ldrh	r3, [r3, #0]
 8003790:	f240 71ff 	movw	r1, #2047	@ 0x7ff
 8003794:	9102      	str	r1, [sp, #8]
 8003796:	9301      	str	r3, [sp, #4]
 8003798:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800379c:	9300      	str	r3, [sp, #0]
 800379e:	4613      	mov	r3, r2
 80037a0:	4a8f      	ldr	r2, [pc, #572]	@ (80039e0 <main+0x638>)
 80037a2:	4990      	ldr	r1, [pc, #576]	@ (80039e4 <main+0x63c>)
 80037a4:	4886      	ldr	r0, [pc, #536]	@ (80039c0 <main+0x618>)
 80037a6:	f7ff f91f 	bl	80029e8 <drawSignal>

		}

		// Draw FPS
		if (frames > 60) {
 80037aa:	f897 3ab7 	ldrb.w	r3, [r7, #2743]	@ 0xab7
 80037ae:	2b3c      	cmp	r3, #60	@ 0x3c
 80037b0:	d933      	bls.n	800381a <main+0x472>
			snprintf(string, 255, "FPS: %5i", (int)(1000.0f / ((float)(HAL_GetTick() - frames_ticks) / 60.0f)));
 80037b2:	f001 fe69 	bl	8005488 <HAL_GetTick>
 80037b6:	4602      	mov	r2, r0
 80037b8:	f8d7 3ab0 	ldr.w	r3, [r7, #2736]	@ 0xab0
 80037bc:	1ad3      	subs	r3, r2, r3
 80037be:	ee07 3a90 	vmov	s15, r3
 80037c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80037c6:	eddf 6a88 	vldr	s13, [pc, #544]	@ 80039e8 <main+0x640>
 80037ca:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80037ce:	eddf 6a87 	vldr	s13, [pc, #540]	@ 80039ec <main+0x644>
 80037d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80037d6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80037da:	f607 108c 	addw	r0, r7, #2444	@ 0x98c
 80037de:	ee17 3a90 	vmov	r3, s15
 80037e2:	4a83      	ldr	r2, [pc, #524]	@ (80039f0 <main+0x648>)
 80037e4:	21ff      	movs	r1, #255	@ 0xff
 80037e6:	f008 f9cd 	bl	800bb84 <sniprintf>
			ILI9341_WriteString(&display, 225, 5, string, Font_7x10, ILI9341_WHITE, ILI9341_BLACK);
 80037ea:	f607 138c 	addw	r3, r7, #2444	@ 0x98c
 80037ee:	2200      	movs	r2, #0
 80037f0:	9203      	str	r2, [sp, #12]
 80037f2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80037f6:	9202      	str	r2, [sp, #8]
 80037f8:	497e      	ldr	r1, [pc, #504]	@ (80039f4 <main+0x64c>)
 80037fa:	466a      	mov	r2, sp
 80037fc:	c903      	ldmia	r1, {r0, r1}
 80037fe:	e882 0003 	stmia.w	r2, {r0, r1}
 8003802:	2205      	movs	r2, #5
 8003804:	21e1      	movs	r1, #225	@ 0xe1
 8003806:	486e      	ldr	r0, [pc, #440]	@ (80039c0 <main+0x618>)
 8003808:	f7fe fc57 	bl	80020ba <ILI9341_WriteString>

			frames = 0;
 800380c:	2300      	movs	r3, #0
 800380e:	f887 3ab7 	strb.w	r3, [r7, #2743]	@ 0xab7
			frames_ticks = HAL_GetTick();
 8003812:	f001 fe39 	bl	8005488 <HAL_GetTick>
 8003816:	f8c7 0ab0 	str.w	r0, [r7, #2736]	@ 0xab0
		}

		// Handle button events
		if (event_button0) {
 800381a:	4b77      	ldr	r3, [pc, #476]	@ (80039f8 <main+0x650>)
 800381c:	781b      	ldrb	r3, [r3, #0]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d033      	beq.n	800388a <main+0x4e2>

			if (!menu_extended) {
 8003822:	f897 3ac7 	ldrb.w	r3, [r7, #2759]	@ 0xac7
 8003826:	2b00      	cmp	r3, #0
 8003828:	d12c      	bne.n	8003884 <main+0x4dc>
				ILI9341_Rectangle(&display, menu_selector_x, menu_selector_y, 38, 13, ILI9341_BLACK);
 800382a:	f8b7 2ac0 	ldrh.w	r2, [r7, #2752]	@ 0xac0
 800382e:	f8b7 1ac2 	ldrh.w	r1, [r7, #2754]	@ 0xac2
 8003832:	2300      	movs	r3, #0
 8003834:	9301      	str	r3, [sp, #4]
 8003836:	230d      	movs	r3, #13
 8003838:	9300      	str	r3, [sp, #0]
 800383a:	2326      	movs	r3, #38	@ 0x26
 800383c:	4860      	ldr	r0, [pc, #384]	@ (80039c0 <main+0x618>)
 800383e:	f7fe fb81 	bl	8001f44 <ILI9341_Rectangle>

				menu_selected_item++;
 8003842:	f997 3ac4 	ldrsb.w	r3, [r7, #2756]	@ 0xac4
 8003846:	b2db      	uxtb	r3, r3
 8003848:	3301      	adds	r3, #1
 800384a:	b2db      	uxtb	r3, r3
 800384c:	f887 3ac4 	strb.w	r3, [r7, #2756]	@ 0xac4

				if (menu_selected_item > 3)
 8003850:	f997 3ac4 	ldrsb.w	r3, [r7, #2756]	@ 0xac4
 8003854:	2b03      	cmp	r3, #3
 8003856:	dd02      	ble.n	800385e <main+0x4b6>
					menu_selected_item = 2;
 8003858:	2302      	movs	r3, #2
 800385a:	f887 3ac4 	strb.w	r3, [r7, #2756]	@ 0xac4

				menu_selector_x = 20 + 38 * menu_selected_item;
 800385e:	f997 3ac4 	ldrsb.w	r3, [r7, #2756]	@ 0xac4
 8003862:	b29b      	uxth	r3, r3
 8003864:	461a      	mov	r2, r3
 8003866:	00d2      	lsls	r2, r2, #3
 8003868:	441a      	add	r2, r3
 800386a:	0052      	lsls	r2, r2, #1
 800386c:	4413      	add	r3, r2
 800386e:	005b      	lsls	r3, r3, #1
 8003870:	b29b      	uxth	r3, r3
 8003872:	3314      	adds	r3, #20
 8003874:	f8a7 3ac2 	strh.w	r3, [r7, #2754]	@ 0xac2
				menu_selector_y = 3;
 8003878:	2303      	movs	r3, #3
 800387a:	f8a7 3ac0 	strh.w	r3, [r7, #2752]	@ 0xac0

				event_selector = 1;
 800387e:	4b5f      	ldr	r3, [pc, #380]	@ (80039fc <main+0x654>)
 8003880:	2201      	movs	r2, #1
 8003882:	701a      	strb	r2, [r3, #0]
			}

			event_button0 = 0;
 8003884:	4b5c      	ldr	r3, [pc, #368]	@ (80039f8 <main+0x650>)
 8003886:	2200      	movs	r2, #0
 8003888:	701a      	strb	r2, [r3, #0]
		}

		if (event_button1) {
 800388a:	4b5d      	ldr	r3, [pc, #372]	@ (8003a00 <main+0x658>)
 800388c:	781b      	ldrb	r3, [r3, #0]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d03b      	beq.n	800390a <main+0x562>
			menu_extended = !menu_extended;
 8003892:	f897 3ac7 	ldrb.w	r3, [r7, #2759]	@ 0xac7
 8003896:	2b00      	cmp	r3, #0
 8003898:	bf0c      	ite	eq
 800389a:	2301      	moveq	r3, #1
 800389c:	2300      	movne	r3, #0
 800389e:	b2db      	uxtb	r3, r3
 80038a0:	f887 3ac7 	strb.w	r3, [r7, #2759]	@ 0xac7

			if (!menu_extended) {
 80038a4:	f897 3ac7 	ldrb.w	r3, [r7, #2759]	@ 0xac7
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d125      	bne.n	80038f8 <main+0x550>
				ILI9341_Rectangle(&display, menu_selector_x, menu_selector_y, 38, 13, ILI9341_BLACK);
 80038ac:	f8b7 2ac0 	ldrh.w	r2, [r7, #2752]	@ 0xac0
 80038b0:	f8b7 1ac2 	ldrh.w	r1, [r7, #2754]	@ 0xac2
 80038b4:	2300      	movs	r3, #0
 80038b6:	9301      	str	r3, [sp, #4]
 80038b8:	230d      	movs	r3, #13
 80038ba:	9300      	str	r3, [sp, #0]
 80038bc:	2326      	movs	r3, #38	@ 0x26
 80038be:	4840      	ldr	r0, [pc, #256]	@ (80039c0 <main+0x618>)
 80038c0:	f7fe fb40 	bl	8001f44 <ILI9341_Rectangle>

				menu_selected_item = 2;
 80038c4:	2302      	movs	r3, #2
 80038c6:	f887 3ac4 	strb.w	r3, [r7, #2756]	@ 0xac4

				menu_selector_x = 20 + 38 * menu_selected_item;
 80038ca:	f997 3ac4 	ldrsb.w	r3, [r7, #2756]	@ 0xac4
 80038ce:	b29b      	uxth	r3, r3
 80038d0:	461a      	mov	r2, r3
 80038d2:	00d2      	lsls	r2, r2, #3
 80038d4:	441a      	add	r2, r3
 80038d6:	0052      	lsls	r2, r2, #1
 80038d8:	4413      	add	r3, r2
 80038da:	005b      	lsls	r3, r3, #1
 80038dc:	b29b      	uxth	r3, r3
 80038de:	3314      	adds	r3, #20
 80038e0:	f8a7 3ac2 	strh.w	r3, [r7, #2754]	@ 0xac2
				menu_selector_y = 3;
 80038e4:	2303      	movs	r3, #3
 80038e6:	f8a7 3ac0 	strh.w	r3, [r7, #2752]	@ 0xac0

				mode = 0;
 80038ea:	2300      	movs	r3, #0
 80038ec:	f887 3abf 	strb.w	r3, [r7, #2751]	@ 0xabf
				event_selector = 1;
 80038f0:	4b42      	ldr	r3, [pc, #264]	@ (80039fc <main+0x654>)
 80038f2:	2201      	movs	r2, #1
 80038f4:	701a      	strb	r2, [r3, #0]
 80038f6:	e002      	b.n	80038fe <main+0x556>
			} else
				mode = 1;
 80038f8:	2301      	movs	r3, #1
 80038fa:	f887 3abf 	strb.w	r3, [r7, #2751]	@ 0xabf

			event_mode = 1;
 80038fe:	4b41      	ldr	r3, [pc, #260]	@ (8003a04 <main+0x65c>)
 8003900:	2201      	movs	r2, #1
 8003902:	701a      	strb	r2, [r3, #0]
			event_button1 = 0;
 8003904:	4b3e      	ldr	r3, [pc, #248]	@ (8003a00 <main+0x658>)
 8003906:	2200      	movs	r2, #0
 8003908:	701a      	strb	r2, [r3, #0]
		}

		if (event_button2) {
 800390a:	4b3f      	ldr	r3, [pc, #252]	@ (8003a08 <main+0x660>)
 800390c:	781b      	ldrb	r3, [r3, #0]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d039      	beq.n	8003986 <main+0x5de>
			if (menu_selected_item == 2) {
 8003912:	f997 3ac4 	ldrsb.w	r3, [r7, #2756]	@ 0xac4
 8003916:	2b02      	cmp	r3, #2
 8003918:	d112      	bne.n	8003940 <main+0x598>
				menu_channel0_enabled = !menu_channel0_enabled;
 800391a:	f897 3ac6 	ldrb.w	r3, [r7, #2758]	@ 0xac6
 800391e:	2b00      	cmp	r3, #0
 8003920:	bf0c      	ite	eq
 8003922:	2301      	moveq	r3, #1
 8003924:	2300      	movne	r3, #0
 8003926:	b2db      	uxtb	r3, r3
 8003928:	f887 3ac6 	strb.w	r3, [r7, #2758]	@ 0xac6

				if (!menu_channel0_enabled)
 800392c:	f897 3ac6 	ldrb.w	r3, [r7, #2758]	@ 0xac6
 8003930:	2b00      	cmp	r3, #0
 8003932:	d105      	bne.n	8003940 <main+0x598>
					clearSignal(&display, pixel_dirty0);
 8003934:	f207 532c 	addw	r3, r7, #1324	@ 0x52c
 8003938:	4619      	mov	r1, r3
 800393a:	4821      	ldr	r0, [pc, #132]	@ (80039c0 <main+0x618>)
 800393c:	f7ff fb9a 	bl	8003074 <clearSignal>
			}

			if (menu_selected_item == 3) {
 8003940:	f997 3ac4 	ldrsb.w	r3, [r7, #2756]	@ 0xac4
 8003944:	2b03      	cmp	r3, #3
 8003946:	d112      	bne.n	800396e <main+0x5c6>
				menu_channel1_enabled = !menu_channel1_enabled;
 8003948:	f897 3ac5 	ldrb.w	r3, [r7, #2757]	@ 0xac5
 800394c:	2b00      	cmp	r3, #0
 800394e:	bf0c      	ite	eq
 8003950:	2301      	moveq	r3, #1
 8003952:	2300      	movne	r3, #0
 8003954:	b2db      	uxtb	r3, r3
 8003956:	f887 3ac5 	strb.w	r3, [r7, #2757]	@ 0xac5

				if (!menu_channel1_enabled)
 800395a:	f897 3ac5 	ldrb.w	r3, [r7, #2757]	@ 0xac5
 800395e:	2b00      	cmp	r3, #0
 8003960:	d105      	bne.n	800396e <main+0x5c6>
					clearSignal(&display, pixel_dirty1);
 8003962:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8003966:	4619      	mov	r1, r3
 8003968:	4815      	ldr	r0, [pc, #84]	@ (80039c0 <main+0x618>)
 800396a:	f7ff fb83 	bl	8003074 <clearSignal>
			}

			event_cursor  = 1;
 800396e:	4b27      	ldr	r3, [pc, #156]	@ (8003a0c <main+0x664>)
 8003970:	2201      	movs	r2, #1
 8003972:	701a      	strb	r2, [r3, #0]
			event_trigger = 1;
 8003974:	4b26      	ldr	r3, [pc, #152]	@ (8003a10 <main+0x668>)
 8003976:	2201      	movs	r2, #1
 8003978:	701a      	strb	r2, [r3, #0]
			event_channel = 1;
 800397a:	4b26      	ldr	r3, [pc, #152]	@ (8003a14 <main+0x66c>)
 800397c:	2201      	movs	r2, #1
 800397e:	701a      	strb	r2, [r3, #0]
			event_button2 = 0;
 8003980:	4b21      	ldr	r3, [pc, #132]	@ (8003a08 <main+0x660>)
 8003982:	2200      	movs	r2, #0
 8003984:	701a      	strb	r2, [r3, #0]
		}

		// Handle UI redraw channel events
		if (event_channel) {
 8003986:	4b23      	ldr	r3, [pc, #140]	@ (8003a14 <main+0x66c>)
 8003988:	781b      	ldrb	r3, [r3, #0]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d06d      	beq.n	8003a6a <main+0x6c2>
			uint16_t channel0_color = menu_channel0_enabled ? ILI9341_YELLOW  : ILI9341_COLOR565(60, 60, 0);
 800398e:	f897 3ac6 	ldrb.w	r3, [r7, #2758]	@ 0xac6
 8003992:	2b00      	cmp	r3, #0
 8003994:	d002      	beq.n	800399c <main+0x5f4>
 8003996:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 800399a:	e001      	b.n	80039a0 <main+0x5f8>
 800399c:	f643 13e0 	movw	r3, #14816	@ 0x39e0
 80039a0:	f8a7 3a9e 	strh.w	r3, [r7, #2718]	@ 0xa9e
			uint16_t channel1_color = menu_channel1_enabled ? ILI9341_CYAN    : ILI9341_COLOR565(0, 60, 60);
 80039a4:	f897 3ac5 	ldrb.w	r3, [r7, #2757]	@ 0xac5
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d035      	beq.n	8003a18 <main+0x670>
 80039ac:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80039b0:	e034      	b.n	8003a1c <main+0x674>
 80039b2:	bf00      	nop
 80039b4:	20013538 	.word	0x20013538
 80039b8:	20013638 	.word	0x20013638
 80039bc:	2000d100 	.word	0x2000d100
 80039c0:	2000d4e0 	.word	0x2000d4e0
 80039c4:	20013521 	.word	0x20013521
 80039c8:	2000d504 	.word	0x2000d504
 80039cc:	2000d0f4 	.word	0x2000d0f4
 80039d0:	20011520 	.word	0x20011520
 80039d4:	2000d520 	.word	0x2000d520
 80039d8:	2000d508 	.word	0x2000d508
 80039dc:	2000d0f6 	.word	0x2000d0f6
 80039e0:	20012520 	.word	0x20012520
 80039e4:	2000f520 	.word	0x2000f520
 80039e8:	42700000 	.word	0x42700000
 80039ec:	447a0000 	.word	0x447a0000
 80039f0:	0800f568 	.word	0x0800f568
 80039f4:	20000000 	.word	0x20000000
 80039f8:	20013522 	.word	0x20013522
 80039fc:	2000d107 	.word	0x2000d107
 8003a00:	20013523 	.word	0x20013523
 8003a04:	2000d101 	.word	0x2000d101
 8003a08:	20013524 	.word	0x20013524
 8003a0c:	2000d102 	.word	0x2000d102
 8003a10:	2000d103 	.word	0x2000d103
 8003a14:	2000d104 	.word	0x2000d104
 8003a18:	f240 13e7 	movw	r3, #487	@ 0x1e7
 8003a1c:	f8a7 3a9c 	strh.w	r3, [r7, #2716]	@ 0xa9c

			ILI9341_WriteString(&display, 110 - 12, 5, " CH1 ", Font_7x10, ILI9341_BLACK, channel0_color);
 8003a20:	f8b7 3a9e 	ldrh.w	r3, [r7, #2718]	@ 0xa9e
 8003a24:	9303      	str	r3, [sp, #12]
 8003a26:	2300      	movs	r3, #0
 8003a28:	9302      	str	r3, [sp, #8]
 8003a2a:	4a50      	ldr	r2, [pc, #320]	@ (8003b6c <main+0x7c4>)
 8003a2c:	466b      	mov	r3, sp
 8003a2e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003a32:	e883 0003 	stmia.w	r3, {r0, r1}
 8003a36:	4b4e      	ldr	r3, [pc, #312]	@ (8003b70 <main+0x7c8>)
 8003a38:	2205      	movs	r2, #5
 8003a3a:	2162      	movs	r1, #98	@ 0x62
 8003a3c:	484d      	ldr	r0, [pc, #308]	@ (8003b74 <main+0x7cc>)
 8003a3e:	f7fe fb3c 	bl	80020ba <ILI9341_WriteString>
			ILI9341_WriteString(&display, 148 - 12, 5, " CH2 ", Font_7x10, ILI9341_BLACK, channel1_color);
 8003a42:	f8b7 3a9c 	ldrh.w	r3, [r7, #2716]	@ 0xa9c
 8003a46:	9303      	str	r3, [sp, #12]
 8003a48:	2300      	movs	r3, #0
 8003a4a:	9302      	str	r3, [sp, #8]
 8003a4c:	4a47      	ldr	r2, [pc, #284]	@ (8003b6c <main+0x7c4>)
 8003a4e:	466b      	mov	r3, sp
 8003a50:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003a54:	e883 0003 	stmia.w	r3, {r0, r1}
 8003a58:	4b47      	ldr	r3, [pc, #284]	@ (8003b78 <main+0x7d0>)
 8003a5a:	2205      	movs	r2, #5
 8003a5c:	2188      	movs	r1, #136	@ 0x88
 8003a5e:	4845      	ldr	r0, [pc, #276]	@ (8003b74 <main+0x7cc>)
 8003a60:	f7fe fb2b 	bl	80020ba <ILI9341_WriteString>

			event_channel = 0;
 8003a64:	4b45      	ldr	r3, [pc, #276]	@ (8003b7c <main+0x7d4>)
 8003a66:	2200      	movs	r2, #0
 8003a68:	701a      	strb	r2, [r3, #0]
		}

		// Handle encoder0
		int32_t encoder0_curr = __HAL_TIM_GET_COUNTER(&htim3);
 8003a6a:	4b45      	ldr	r3, [pc, #276]	@ (8003b80 <main+0x7d8>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a70:	f8c7 3a98 	str.w	r3, [r7, #2712]	@ 0xa98
		encoder0_curr = 32767 - ((encoder0_curr - 1) & 0xFFFF) / 2;
 8003a74:	f8d7 3a98 	ldr.w	r3, [r7, #2712]	@ 0xa98
 8003a78:	3b01      	subs	r3, #1
 8003a7a:	b29b      	uxth	r3, r3
 8003a7c:	0fda      	lsrs	r2, r3, #31
 8003a7e:	4413      	add	r3, r2
 8003a80:	105b      	asrs	r3, r3, #1
 8003a82:	425b      	negs	r3, r3
 8003a84:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 8003a88:	337f      	adds	r3, #127	@ 0x7f
 8003a8a:	f8c7 3a98 	str.w	r3, [r7, #2712]	@ 0xa98

		if(encoder0_curr != encoder0_prev) {
 8003a8e:	f8b7 3aba 	ldrh.w	r3, [r7, #2746]	@ 0xaba
 8003a92:	f8d7 2a98 	ldr.w	r2, [r7, #2712]	@ 0xa98
 8003a96:	429a      	cmp	r2, r3
 8003a98:	f000 80c2 	beq.w	8003c20 <main+0x878>
			int32_t delta = encoder0_curr - encoder0_prev;
 8003a9c:	f8b7 3aba 	ldrh.w	r3, [r7, #2746]	@ 0xaba
 8003aa0:	f8d7 2a98 	ldr.w	r2, [r7, #2712]	@ 0xa98
 8003aa4:	1ad3      	subs	r3, r2, r3
 8003aa6:	f8c7 3aa8 	str.w	r3, [r7, #2728]	@ 0xaa8

			if (delta > 10)
 8003aaa:	f8d7 3aa8 	ldr.w	r3, [r7, #2728]	@ 0xaa8
 8003aae:	2b0a      	cmp	r3, #10
 8003ab0:	dd03      	ble.n	8003aba <main+0x712>
				delta = -1;
 8003ab2:	f04f 33ff 	mov.w	r3, #4294967295
 8003ab6:	f8c7 3aa8 	str.w	r3, [r7, #2728]	@ 0xaa8

			if (delta < -10)
 8003aba:	f8d7 3aa8 	ldr.w	r3, [r7, #2728]	@ 0xaa8
 8003abe:	f113 0f0a 	cmn.w	r3, #10
 8003ac2:	da02      	bge.n	8003aca <main+0x722>
				delta = 1;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	f8c7 3aa8 	str.w	r3, [r7, #2728]	@ 0xaa8

			if (menu_extended) {
 8003aca:	f897 3ac7 	ldrb.w	r3, [r7, #2759]	@ 0xac7
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d05a      	beq.n	8003b88 <main+0x7e0>
				ILI9341_Rectangle(&display, menu_selector_x, menu_selector_y, 38, 13, ILI9341_BLACK);
 8003ad2:	f8b7 2ac0 	ldrh.w	r2, [r7, #2752]	@ 0xac0
 8003ad6:	f8b7 1ac2 	ldrh.w	r1, [r7, #2754]	@ 0xac2
 8003ada:	2300      	movs	r3, #0
 8003adc:	9301      	str	r3, [sp, #4]
 8003ade:	230d      	movs	r3, #13
 8003ae0:	9300      	str	r3, [sp, #0]
 8003ae2:	2326      	movs	r3, #38	@ 0x26
 8003ae4:	4823      	ldr	r0, [pc, #140]	@ (8003b74 <main+0x7cc>)
 8003ae6:	f7fe fa2d 	bl	8001f44 <ILI9341_Rectangle>

				menu_selected_item += delta;
 8003aea:	f8d7 3aa8 	ldr.w	r3, [r7, #2728]	@ 0xaa8
 8003aee:	b2da      	uxtb	r2, r3
 8003af0:	f897 3ac4 	ldrb.w	r3, [r7, #2756]	@ 0xac4
 8003af4:	4413      	add	r3, r2
 8003af6:	b2db      	uxtb	r3, r3
 8003af8:	f887 3ac4 	strb.w	r3, [r7, #2756]	@ 0xac4

				if (menu_selected_item < 0)
 8003afc:	f997 3ac4 	ldrsb.w	r3, [r7, #2756]	@ 0xac4
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	da02      	bge.n	8003b0a <main+0x762>
					menu_selected_item = 0;
 8003b04:	2300      	movs	r3, #0
 8003b06:	f887 3ac4 	strb.w	r3, [r7, #2756]	@ 0xac4

				if (menu_selected_item > 5)
 8003b0a:	f997 3ac4 	ldrsb.w	r3, [r7, #2756]	@ 0xac4
 8003b0e:	2b05      	cmp	r3, #5
 8003b10:	dd02      	ble.n	8003b18 <main+0x770>
					menu_selected_item = 5;
 8003b12:	2305      	movs	r3, #5
 8003b14:	f887 3ac4 	strb.w	r3, [r7, #2756]	@ 0xac4

				if (menu_selected_item < 4) {
 8003b18:	f997 3ac4 	ldrsb.w	r3, [r7, #2756]	@ 0xac4
 8003b1c:	2b03      	cmp	r3, #3
 8003b1e:	dc10      	bgt.n	8003b42 <main+0x79a>
					menu_selector_x = 20 + 38 * menu_selected_item;
 8003b20:	f997 3ac4 	ldrsb.w	r3, [r7, #2756]	@ 0xac4
 8003b24:	b29b      	uxth	r3, r3
 8003b26:	461a      	mov	r2, r3
 8003b28:	00d2      	lsls	r2, r2, #3
 8003b2a:	441a      	add	r2, r3
 8003b2c:	0052      	lsls	r2, r2, #1
 8003b2e:	4413      	add	r3, r2
 8003b30:	005b      	lsls	r3, r3, #1
 8003b32:	b29b      	uxth	r3, r3
 8003b34:	3314      	adds	r3, #20
 8003b36:	f8a7 3ac2 	strh.w	r3, [r7, #2754]	@ 0xac2
					menu_selector_y = 3;
 8003b3a:	2303      	movs	r3, #3
 8003b3c:	f8a7 3ac0 	strh.w	r3, [r7, #2752]	@ 0xac0
 8003b40:	e010      	b.n	8003b64 <main+0x7bc>
				} else {
					menu_selector_x = 20 + 38 * (menu_selected_item - 4);
 8003b42:	f997 3ac4 	ldrsb.w	r3, [r7, #2756]	@ 0xac4
 8003b46:	3b04      	subs	r3, #4
 8003b48:	b29b      	uxth	r3, r3
 8003b4a:	461a      	mov	r2, r3
 8003b4c:	00d2      	lsls	r2, r2, #3
 8003b4e:	441a      	add	r2, r3
 8003b50:	0052      	lsls	r2, r2, #1
 8003b52:	4413      	add	r3, r2
 8003b54:	005b      	lsls	r3, r3, #1
 8003b56:	b29b      	uxth	r3, r3
 8003b58:	3314      	adds	r3, #20
 8003b5a:	f8a7 3ac2 	strh.w	r3, [r7, #2754]	@ 0xac2
					menu_selector_y = 223;
 8003b5e:	23df      	movs	r3, #223	@ 0xdf
 8003b60:	f8a7 3ac0 	strh.w	r3, [r7, #2752]	@ 0xac0
				}

				event_selector = 1;
 8003b64:	4b07      	ldr	r3, [pc, #28]	@ (8003b84 <main+0x7dc>)
 8003b66:	2201      	movs	r2, #1
 8003b68:	701a      	strb	r2, [r3, #0]
 8003b6a:	e04f      	b.n	8003c0c <main+0x864>
 8003b6c:	20000000 	.word	0x20000000
 8003b70:	0800f574 	.word	0x0800f574
 8003b74:	2000d4e0 	.word	0x2000d4e0
 8003b78:	0800f57c 	.word	0x0800f57c
 8003b7c:	2000d104 	.word	0x2000d104
 8003b80:	20013680 	.word	0x20013680
 8003b84:	2000d107 	.word	0x2000d107

			} else {

				if (menu_selected_item == 2) {
 8003b88:	f997 3ac4 	ldrsb.w	r3, [r7, #2756]	@ 0xac4
 8003b8c:	2b02      	cmp	r3, #2
 8003b8e:	d11c      	bne.n	8003bca <main+0x822>
					clearCursor(&display, cursor0);
 8003b90:	4b9a      	ldr	r3, [pc, #616]	@ (8003dfc <main+0xa54>)
 8003b92:	881b      	ldrh	r3, [r3, #0]
 8003b94:	4619      	mov	r1, r3
 8003b96:	489a      	ldr	r0, [pc, #616]	@ (8003e00 <main+0xa58>)
 8003b98:	f7fe fe51 	bl	800283e <clearCursor>
					cursor0 += delta;
 8003b9c:	f8d7 3aa8 	ldr.w	r3, [r7, #2728]	@ 0xaa8
 8003ba0:	b29a      	uxth	r2, r3
 8003ba2:	4b96      	ldr	r3, [pc, #600]	@ (8003dfc <main+0xa54>)
 8003ba4:	881b      	ldrh	r3, [r3, #0]
 8003ba6:	4413      	add	r3, r2
 8003ba8:	b29a      	uxth	r2, r3
 8003baa:	4b94      	ldr	r3, [pc, #592]	@ (8003dfc <main+0xa54>)
 8003bac:	801a      	strh	r2, [r3, #0]

					if (cursor0 < 20)
 8003bae:	4b93      	ldr	r3, [pc, #588]	@ (8003dfc <main+0xa54>)
 8003bb0:	881b      	ldrh	r3, [r3, #0]
 8003bb2:	2b13      	cmp	r3, #19
 8003bb4:	d802      	bhi.n	8003bbc <main+0x814>
						cursor0 = 20;
 8003bb6:	4b91      	ldr	r3, [pc, #580]	@ (8003dfc <main+0xa54>)
 8003bb8:	2214      	movs	r2, #20
 8003bba:	801a      	strh	r2, [r3, #0]

					if (cursor0 > 220)
 8003bbc:	4b8f      	ldr	r3, [pc, #572]	@ (8003dfc <main+0xa54>)
 8003bbe:	881b      	ldrh	r3, [r3, #0]
 8003bc0:	2bdc      	cmp	r3, #220	@ 0xdc
 8003bc2:	d902      	bls.n	8003bca <main+0x822>
						cursor0 = 220;
 8003bc4:	4b8d      	ldr	r3, [pc, #564]	@ (8003dfc <main+0xa54>)
 8003bc6:	22dc      	movs	r2, #220	@ 0xdc
 8003bc8:	801a      	strh	r2, [r3, #0]
				}

				if (menu_selected_item == 3) {
 8003bca:	f997 3ac4 	ldrsb.w	r3, [r7, #2756]	@ 0xac4
 8003bce:	2b03      	cmp	r3, #3
 8003bd0:	d11c      	bne.n	8003c0c <main+0x864>
					clearCursor(&display, cursor1);
 8003bd2:	4b8c      	ldr	r3, [pc, #560]	@ (8003e04 <main+0xa5c>)
 8003bd4:	881b      	ldrh	r3, [r3, #0]
 8003bd6:	4619      	mov	r1, r3
 8003bd8:	4889      	ldr	r0, [pc, #548]	@ (8003e00 <main+0xa58>)
 8003bda:	f7fe fe30 	bl	800283e <clearCursor>
					cursor1 += delta;
 8003bde:	f8d7 3aa8 	ldr.w	r3, [r7, #2728]	@ 0xaa8
 8003be2:	b29a      	uxth	r2, r3
 8003be4:	4b87      	ldr	r3, [pc, #540]	@ (8003e04 <main+0xa5c>)
 8003be6:	881b      	ldrh	r3, [r3, #0]
 8003be8:	4413      	add	r3, r2
 8003bea:	b29a      	uxth	r2, r3
 8003bec:	4b85      	ldr	r3, [pc, #532]	@ (8003e04 <main+0xa5c>)
 8003bee:	801a      	strh	r2, [r3, #0]

					if (cursor1 < 20)
 8003bf0:	4b84      	ldr	r3, [pc, #528]	@ (8003e04 <main+0xa5c>)
 8003bf2:	881b      	ldrh	r3, [r3, #0]
 8003bf4:	2b13      	cmp	r3, #19
 8003bf6:	d802      	bhi.n	8003bfe <main+0x856>
						cursor1 = 20;
 8003bf8:	4b82      	ldr	r3, [pc, #520]	@ (8003e04 <main+0xa5c>)
 8003bfa:	2214      	movs	r2, #20
 8003bfc:	801a      	strh	r2, [r3, #0]

					if (cursor1 > 220)
 8003bfe:	4b81      	ldr	r3, [pc, #516]	@ (8003e04 <main+0xa5c>)
 8003c00:	881b      	ldrh	r3, [r3, #0]
 8003c02:	2bdc      	cmp	r3, #220	@ 0xdc
 8003c04:	d902      	bls.n	8003c0c <main+0x864>
						cursor1 = 220;
 8003c06:	4b7f      	ldr	r3, [pc, #508]	@ (8003e04 <main+0xa5c>)
 8003c08:	22dc      	movs	r2, #220	@ 0xdc
 8003c0a:	801a      	strh	r2, [r3, #0]
				}

			}

			event_cursor = 1;
 8003c0c:	4b7e      	ldr	r3, [pc, #504]	@ (8003e08 <main+0xa60>)
 8003c0e:	2201      	movs	r2, #1
 8003c10:	701a      	strb	r2, [r3, #0]
			event_trigger = 1;
 8003c12:	4b7e      	ldr	r3, [pc, #504]	@ (8003e0c <main+0xa64>)
 8003c14:	2201      	movs	r2, #1
 8003c16:	701a      	strb	r2, [r3, #0]
			encoder0_prev = encoder0_curr;
 8003c18:	f8d7 3a98 	ldr.w	r3, [r7, #2712]	@ 0xa98
 8003c1c:	f8a7 3aba 	strh.w	r3, [r7, #2746]	@ 0xaba
		}

		// Handle UI redraw cursor events
		if (event_cursor) {
 8003c20:	4b79      	ldr	r3, [pc, #484]	@ (8003e08 <main+0xa60>)
 8003c22:	781b      	ldrb	r3, [r3, #0]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d026      	beq.n	8003c76 <main+0x8ce>
			clearCursor(&display, cursor0);
 8003c28:	4b74      	ldr	r3, [pc, #464]	@ (8003dfc <main+0xa54>)
 8003c2a:	881b      	ldrh	r3, [r3, #0]
 8003c2c:	4619      	mov	r1, r3
 8003c2e:	4874      	ldr	r0, [pc, #464]	@ (8003e00 <main+0xa58>)
 8003c30:	f7fe fe05 	bl	800283e <clearCursor>
			clearCursor(&display, cursor1);
 8003c34:	4b73      	ldr	r3, [pc, #460]	@ (8003e04 <main+0xa5c>)
 8003c36:	881b      	ldrh	r3, [r3, #0]
 8003c38:	4619      	mov	r1, r3
 8003c3a:	4871      	ldr	r0, [pc, #452]	@ (8003e00 <main+0xa58>)
 8003c3c:	f7fe fdff 	bl	800283e <clearCursor>

			if (menu_channel0_enabled)
 8003c40:	f897 3ac6 	ldrb.w	r3, [r7, #2758]	@ 0xac6
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d007      	beq.n	8003c58 <main+0x8b0>
				drawCursor(&display, cursor0, "C1", ILI9341_YELLOW);
 8003c48:	4b6c      	ldr	r3, [pc, #432]	@ (8003dfc <main+0xa54>)
 8003c4a:	8819      	ldrh	r1, [r3, #0]
 8003c4c:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8003c50:	4a6f      	ldr	r2, [pc, #444]	@ (8003e10 <main+0xa68>)
 8003c52:	486b      	ldr	r0, [pc, #428]	@ (8003e00 <main+0xa58>)
 8003c54:	f7fe fe20 	bl	8002898 <drawCursor>

			if (menu_channel1_enabled)
 8003c58:	f897 3ac5 	ldrb.w	r3, [r7, #2757]	@ 0xac5
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d007      	beq.n	8003c70 <main+0x8c8>
				drawCursor(&display, cursor1, "C2", ILI9341_CYAN);
 8003c60:	4b68      	ldr	r3, [pc, #416]	@ (8003e04 <main+0xa5c>)
 8003c62:	8819      	ldrh	r1, [r3, #0]
 8003c64:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8003c68:	4a6a      	ldr	r2, [pc, #424]	@ (8003e14 <main+0xa6c>)
 8003c6a:	4865      	ldr	r0, [pc, #404]	@ (8003e00 <main+0xa58>)
 8003c6c:	f7fe fe14 	bl	8002898 <drawCursor>

			event_cursor = 0;
 8003c70:	4b65      	ldr	r3, [pc, #404]	@ (8003e08 <main+0xa60>)
 8003c72:	2200      	movs	r2, #0
 8003c74:	701a      	strb	r2, [r3, #0]
		}

		// Handle encoder1
		int32_t encoder1_curr = __HAL_TIM_GET_COUNTER(&htim4);
 8003c76:	4b68      	ldr	r3, [pc, #416]	@ (8003e18 <main+0xa70>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c7c:	f8c7 3a94 	str.w	r3, [r7, #2708]	@ 0xa94
		encoder1_curr = 32767 - ((encoder1_curr - 1) & 0xFFFF) / 2;
 8003c80:	f8d7 3a94 	ldr.w	r3, [r7, #2708]	@ 0xa94
 8003c84:	3b01      	subs	r3, #1
 8003c86:	b29b      	uxth	r3, r3
 8003c88:	0fda      	lsrs	r2, r3, #31
 8003c8a:	4413      	add	r3, r2
 8003c8c:	105b      	asrs	r3, r3, #1
 8003c8e:	425b      	negs	r3, r3
 8003c90:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 8003c94:	337f      	adds	r3, #127	@ 0x7f
 8003c96:	f8c7 3a94 	str.w	r3, [r7, #2708]	@ 0xa94

		if(encoder1_curr != encoder1_prev || event_trigger) {
 8003c9a:	f8b7 3ab8 	ldrh.w	r3, [r7, #2744]	@ 0xab8
 8003c9e:	f8d7 2a94 	ldr.w	r2, [r7, #2708]	@ 0xa94
 8003ca2:	429a      	cmp	r2, r3
 8003ca4:	d104      	bne.n	8003cb0 <main+0x908>
 8003ca6:	4b59      	ldr	r3, [pc, #356]	@ (8003e0c <main+0xa64>)
 8003ca8:	781b      	ldrb	r3, [r3, #0]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	f000 8231 	beq.w	8004112 <main+0xd6a>
			int32_t delta = encoder1_curr - encoder1_prev;
 8003cb0:	f8b7 3ab8 	ldrh.w	r3, [r7, #2744]	@ 0xab8
 8003cb4:	f8d7 2a94 	ldr.w	r2, [r7, #2708]	@ 0xa94
 8003cb8:	1ad3      	subs	r3, r2, r3
 8003cba:	f8c7 3aa4 	str.w	r3, [r7, #2724]	@ 0xaa4

			if (delta > 10)
 8003cbe:	f8d7 3aa4 	ldr.w	r3, [r7, #2724]	@ 0xaa4
 8003cc2:	2b0a      	cmp	r3, #10
 8003cc4:	dd03      	ble.n	8003cce <main+0x926>
				delta = -1;
 8003cc6:	f04f 33ff 	mov.w	r3, #4294967295
 8003cca:	f8c7 3aa4 	str.w	r3, [r7, #2724]	@ 0xaa4

			if (delta < -10)
 8003cce:	f8d7 3aa4 	ldr.w	r3, [r7, #2724]	@ 0xaa4
 8003cd2:	f113 0f0a 	cmn.w	r3, #10
 8003cd6:	da02      	bge.n	8003cde <main+0x936>
				delta = 1;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	f8c7 3aa4 	str.w	r3, [r7, #2724]	@ 0xaa4

			if (menu_extended) {
 8003cde:	f897 3ac7 	ldrb.w	r3, [r7, #2759]	@ 0xac7
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	f000 8152 	beq.w	8003f8c <main+0xbe4>

				if (menu_selected_item == 1) {
 8003ce8:	f997 3ac4 	ldrsb.w	r3, [r7, #2756]	@ 0xac4
 8003cec:	2b01      	cmp	r3, #1
 8003cee:	d112      	bne.n	8003d16 <main+0x96e>
					trigger_mode += delta;
 8003cf0:	f8d7 3aa4 	ldr.w	r3, [r7, #2724]	@ 0xaa4
 8003cf4:	b2da      	uxtb	r2, r3
 8003cf6:	4b49      	ldr	r3, [pc, #292]	@ (8003e1c <main+0xa74>)
 8003cf8:	781b      	ldrb	r3, [r3, #0]
 8003cfa:	4413      	add	r3, r2
 8003cfc:	b2da      	uxtb	r2, r3
 8003cfe:	4b47      	ldr	r3, [pc, #284]	@ (8003e1c <main+0xa74>)
 8003d00:	701a      	strb	r2, [r3, #0]

					if (trigger_mode < 0)
						trigger_mode = 0;

					if (trigger_mode > 1)
 8003d02:	4b46      	ldr	r3, [pc, #280]	@ (8003e1c <main+0xa74>)
 8003d04:	781b      	ldrb	r3, [r3, #0]
 8003d06:	2b01      	cmp	r3, #1
 8003d08:	d902      	bls.n	8003d10 <main+0x968>
						trigger_mode = 1;
 8003d0a:	4b44      	ldr	r3, [pc, #272]	@ (8003e1c <main+0xa74>)
 8003d0c:	2201      	movs	r2, #1
 8003d0e:	701a      	strb	r2, [r3, #0]

					event_trigger_mode = 1;
 8003d10:	4b43      	ldr	r3, [pc, #268]	@ (8003e20 <main+0xa78>)
 8003d12:	2201      	movs	r2, #1
 8003d14:	701a      	strb	r2, [r3, #0]
				}

				if (menu_selected_item == 4) {
 8003d16:	f997 3ac4 	ldrsb.w	r3, [r7, #2756]	@ 0xac4
 8003d1a:	2b04      	cmp	r3, #4
 8003d1c:	f040 80ef 	bne.w	8003efe <main+0xb56>
					mode_seconds += delta;
 8003d20:	f8d7 3aa4 	ldr.w	r3, [r7, #2724]	@ 0xaa4
 8003d24:	b2da      	uxtb	r2, r3
 8003d26:	f897 3abe 	ldrb.w	r3, [r7, #2750]	@ 0xabe
 8003d2a:	4413      	add	r3, r2
 8003d2c:	f887 3abe 	strb.w	r3, [r7, #2750]	@ 0xabe

					if (mode_seconds < 0)
						mode_seconds = 0;

					if (mode_seconds > 16)
 8003d30:	f897 3abe 	ldrb.w	r3, [r7, #2750]	@ 0xabe
 8003d34:	2b10      	cmp	r3, #16
 8003d36:	d902      	bls.n	8003d3e <main+0x996>
						mode_seconds = 16;
 8003d38:	2310      	movs	r3, #16
 8003d3a:	f887 3abe 	strb.w	r3, [r7, #2750]	@ 0xabe

					uint32_t list_seconds[17] = {
 8003d3e:	f607 23c8 	addw	r3, r7, #2760	@ 0xac8
 8003d42:	f6a3 23c8 	subw	r3, r3, #2760	@ 0xac8
 8003d46:	4a37      	ldr	r2, [pc, #220]	@ (8003e24 <main+0xa7c>)
 8003d48:	4618      	mov	r0, r3
 8003d4a:	4611      	mov	r1, r2
 8003d4c:	2344      	movs	r3, #68	@ 0x44
 8003d4e:	461a      	mov	r2, r3
 8003d50:	f008 f8c7 	bl	800bee2 <memcpy>
						200000,
						500000,
						1000000
					};

					xlim_us = list_seconds[mode_seconds];
 8003d54:	f897 2abe 	ldrb.w	r2, [r7, #2750]	@ 0xabe
 8003d58:	f607 23c8 	addw	r3, r7, #2760	@ 0xac8
 8003d5c:	f6a3 23c8 	subw	r3, r3, #2760	@ 0xac8
 8003d60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d64:	4a30      	ldr	r2, [pc, #192]	@ (8003e28 <main+0xa80>)
 8003d66:	6013      	str	r3, [r2, #0]

					if (adc_immediate) {
 8003d68:	4b30      	ldr	r3, [pc, #192]	@ (8003e2c <main+0xa84>)
 8003d6a:	781b      	ldrb	r3, [r3, #0]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d005      	beq.n	8003d7c <main+0x9d4>
						HAL_TIM_Base_Stop_IT(&htim10);
 8003d70:	482f      	ldr	r0, [pc, #188]	@ (8003e30 <main+0xa88>)
 8003d72:	f004 fe1b 	bl	80089ac <HAL_TIM_Base_Stop_IT>
						adc_available = 1;
 8003d76:	4b2f      	ldr	r3, [pc, #188]	@ (8003e34 <main+0xa8c>)
 8003d78:	2201      	movs	r2, #1
 8003d7a:	701a      	strb	r2, [r3, #0]
					}

					HAL_ADC_Stop_DMA(&hadc1);
 8003d7c:	482e      	ldr	r0, [pc, #184]	@ (8003e38 <main+0xa90>)
 8003d7e:	f001 fceb 	bl	8005758 <HAL_ADC_Stop_DMA>

					adc_reset_cyccnt = 1;
 8003d82:	4b2e      	ldr	r3, [pc, #184]	@ (8003e3c <main+0xa94>)
 8003d84:	2201      	movs	r2, #1
 8003d86:	701a      	strb	r2, [r3, #0]
					adc0_length = 0;
 8003d88:	4b2d      	ldr	r3, [pc, #180]	@ (8003e40 <main+0xa98>)
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	601a      	str	r2, [r3, #0]
					adc1_length = 0;
 8003d8e:	4b2d      	ldr	r3, [pc, #180]	@ (8003e44 <main+0xa9c>)
 8003d90:	2200      	movs	r2, #0
 8003d92:	601a      	str	r2, [r3, #0]
					adc_max[0] = 0;
 8003d94:	4b2c      	ldr	r3, [pc, #176]	@ (8003e48 <main+0xaa0>)
 8003d96:	2200      	movs	r2, #0
 8003d98:	801a      	strh	r2, [r3, #0]
					adc_max[1] = 0;
 8003d9a:	4b2b      	ldr	r3, [pc, #172]	@ (8003e48 <main+0xaa0>)
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	805a      	strh	r2, [r3, #2]
					adc_min[0] = -1;
 8003da0:	4b2a      	ldr	r3, [pc, #168]	@ (8003e4c <main+0xaa4>)
 8003da2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003da6:	801a      	strh	r2, [r3, #0]
					adc_min[1] = -1;
 8003da8:	4b28      	ldr	r3, [pc, #160]	@ (8003e4c <main+0xaa4>)
 8003daa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003dae:	805a      	strh	r2, [r3, #2]
					adc_period[0] = 0;
 8003db0:	4b27      	ldr	r3, [pc, #156]	@ (8003e50 <main+0xaa8>)
 8003db2:	2200      	movs	r2, #0
 8003db4:	601a      	str	r2, [r3, #0]
					adc_period[1] = 0;
 8003db6:	4b26      	ldr	r3, [pc, #152]	@ (8003e50 <main+0xaa8>)
 8003db8:	2200      	movs	r2, #0
 8003dba:	605a      	str	r2, [r3, #4]
					adc_period0_detected = 0;
 8003dbc:	4b25      	ldr	r3, [pc, #148]	@ (8003e54 <main+0xaac>)
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	701a      	strb	r2, [r3, #0]
					adc_period1_detected = 0;
 8003dc2:	4b25      	ldr	r3, [pc, #148]	@ (8003e58 <main+0xab0>)
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	701a      	strb	r2, [r3, #0]
					event_trigger0_detected = 0;
 8003dc8:	4b24      	ldr	r3, [pc, #144]	@ (8003e5c <main+0xab4>)
 8003dca:	2200      	movs	r2, #0
 8003dcc:	701a      	strb	r2, [r3, #0]
					event_trigger1_detected = 0;
 8003dce:	4b24      	ldr	r3, [pc, #144]	@ (8003e60 <main+0xab8>)
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	701a      	strb	r2, [r3, #0]

					if (menu_channel0_enabled)
 8003dd4:	f897 3ac6 	ldrb.w	r3, [r7, #2758]	@ 0xac6
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d003      	beq.n	8003de4 <main+0xa3c>
						adc0_filled = 0;
 8003ddc:	4b21      	ldr	r3, [pc, #132]	@ (8003e64 <main+0xabc>)
 8003dde:	2200      	movs	r2, #0
 8003de0:	701a      	strb	r2, [r3, #0]
 8003de2:	e002      	b.n	8003dea <main+0xa42>
					else
						adc0_filled = 1;
 8003de4:	4b1f      	ldr	r3, [pc, #124]	@ (8003e64 <main+0xabc>)
 8003de6:	2201      	movs	r2, #1
 8003de8:	701a      	strb	r2, [r3, #0]

					if (menu_channel1_enabled)
 8003dea:	f897 3ac5 	ldrb.w	r3, [r7, #2757]	@ 0xac5
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d03c      	beq.n	8003e6c <main+0xac4>
						adc1_filled = 0;
 8003df2:	4b1d      	ldr	r3, [pc, #116]	@ (8003e68 <main+0xac0>)
 8003df4:	2200      	movs	r2, #0
 8003df6:	701a      	strb	r2, [r3, #0]
 8003df8:	e03b      	b.n	8003e72 <main+0xaca>
 8003dfa:	bf00      	nop
 8003dfc:	2000d0f4 	.word	0x2000d0f4
 8003e00:	2000d4e0 	.word	0x2000d4e0
 8003e04:	2000d0f6 	.word	0x2000d0f6
 8003e08:	2000d102 	.word	0x2000d102
 8003e0c:	2000d103 	.word	0x2000d103
 8003e10:	0800f584 	.word	0x0800f584
 8003e14:	0800f588 	.word	0x0800f588
 8003e18:	200136c8 	.word	0x200136c8
 8003e1c:	20013520 	.word	0x20013520
 8003e20:	2000d108 	.word	0x2000d108
 8003e24:	0800f5e4 	.word	0x0800f5e4
 8003e28:	2000d0ec 	.word	0x2000d0ec
 8003e2c:	2000d0e8 	.word	0x2000d0e8
 8003e30:	20013710 	.word	0x20013710
 8003e34:	2000d0e1 	.word	0x2000d0e1
 8003e38:	2000d310 	.word	0x2000d310
 8003e3c:	2000d0e2 	.word	0x2000d0e2
 8003e40:	2000d504 	.word	0x2000d504
 8003e44:	2000d508 	.word	0x2000d508
 8003e48:	2000d510 	.word	0x2000d510
 8003e4c:	2000d0e4 	.word	0x2000d0e4
 8003e50:	2000d514 	.word	0x2000d514
 8003e54:	2000d51c 	.word	0x2000d51c
 8003e58:	2000d51d 	.word	0x2000d51d
 8003e5c:	2000d109 	.word	0x2000d109
 8003e60:	2000d10a 	.word	0x2000d10a
 8003e64:	2000d50c 	.word	0x2000d50c
 8003e68:	2000d0e0 	.word	0x2000d0e0
					else
						adc1_filled = 1;
 8003e6c:	4b3c      	ldr	r3, [pc, #240]	@ (8003f60 <main+0xbb8>)
 8003e6e:	2201      	movs	r2, #1
 8003e70:	701a      	strb	r2, [r3, #0]

					adc_immediate = xlim_us <= 500;
 8003e72:	4b3c      	ldr	r3, [pc, #240]	@ (8003f64 <main+0xbbc>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8003e7a:	bf94      	ite	ls
 8003e7c:	2301      	movls	r3, #1
 8003e7e:	2300      	movhi	r3, #0
 8003e80:	b2db      	uxtb	r3, r3
 8003e82:	461a      	mov	r2, r3
 8003e84:	4b38      	ldr	r3, [pc, #224]	@ (8003f68 <main+0xbc0>)
 8003e86:	701a      	strb	r2, [r3, #0]

					if (!adc_immediate) {
 8003e88:	4b37      	ldr	r3, [pc, #220]	@ (8003f68 <main+0xbc0>)
 8003e8a:	781b      	ldrb	r3, [r3, #0]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d12b      	bne.n	8003ee8 <main+0xb40>
						uint32_t list_timer_settings[17][2] = {
 8003e90:	f607 23c8 	addw	r3, r7, #2760	@ 0xac8
 8003e94:	f6a3 2384 	subw	r3, r3, #2692	@ 0xa84
 8003e98:	4a34      	ldr	r2, [pc, #208]	@ (8003f6c <main+0xbc4>)
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	4611      	mov	r1, r2
 8003e9e:	2388      	movs	r3, #136	@ 0x88
 8003ea0:	461a      	mov	r2, r3
 8003ea2:	f008 f81e 	bl	800bee2 <memcpy>
							{  8228, 100 },
							{ 20570, 100 },
							{ 41142, 100 }
						};

						htim10.Init.Prescaler = list_timer_settings[mode_seconds][0];
 8003ea6:	f897 2abe 	ldrb.w	r2, [r7, #2750]	@ 0xabe
 8003eaa:	f607 23c8 	addw	r3, r7, #2760	@ 0xac8
 8003eae:	f6a3 2384 	subw	r3, r3, #2692	@ 0xa84
 8003eb2:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
 8003eb6:	4a2e      	ldr	r2, [pc, #184]	@ (8003f70 <main+0xbc8>)
 8003eb8:	6053      	str	r3, [r2, #4]
						htim10.Init.Period    = list_timer_settings[mode_seconds][1];
 8003eba:	f897 3abe 	ldrb.w	r3, [r7, #2750]	@ 0xabe
 8003ebe:	f607 22c8 	addw	r2, r7, #2760	@ 0xac8
 8003ec2:	f6a2 2284 	subw	r2, r2, #2692	@ 0xa84
 8003ec6:	00db      	lsls	r3, r3, #3
 8003ec8:	4413      	add	r3, r2
 8003eca:	685b      	ldr	r3, [r3, #4]
 8003ecc:	4a28      	ldr	r2, [pc, #160]	@ (8003f70 <main+0xbc8>)
 8003ece:	60d3      	str	r3, [r2, #12]

						if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8003ed0:	4827      	ldr	r0, [pc, #156]	@ (8003f70 <main+0xbc8>)
 8003ed2:	f004 fcb9 	bl	8008848 <HAL_TIM_Base_Init>
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d001      	beq.n	8003ee0 <main+0xb38>
							Error_Handler();
 8003edc:	f000 fc7c 	bl	80047d8 <Error_Handler>

						HAL_TIM_Base_Start_IT(&htim10);
 8003ee0:	4823      	ldr	r0, [pc, #140]	@ (8003f70 <main+0xbc8>)
 8003ee2:	f004 fd01 	bl	80088e8 <HAL_TIM_Base_Start_IT>
 8003ee6:	e004      	b.n	8003ef2 <main+0xb4a>
					} else
						HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&adc_data, 2);
 8003ee8:	2202      	movs	r2, #2
 8003eea:	4922      	ldr	r1, [pc, #136]	@ (8003f74 <main+0xbcc>)
 8003eec:	4822      	ldr	r0, [pc, #136]	@ (8003f78 <main+0xbd0>)
 8003eee:	f001 fb3f 	bl	8005570 <HAL_ADC_Start_DMA>

					local_event_adc = 0;
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	f887 3aad 	strb.w	r3, [r7, #2733]	@ 0xaad
					event_seconds = 1;
 8003ef8:	4b20      	ldr	r3, [pc, #128]	@ (8003f7c <main+0xbd4>)
 8003efa:	2201      	movs	r2, #1
 8003efc:	701a      	strb	r2, [r3, #0]
				}

				if (menu_selected_item == 5) {
 8003efe:	f997 3ac4 	ldrsb.w	r3, [r7, #2756]	@ 0xac4
 8003f02:	2b05      	cmp	r3, #5
 8003f04:	f040 80fe 	bne.w	8004104 <main+0xd5c>
					mode_voltage += delta;
 8003f08:	f8d7 3aa4 	ldr.w	r3, [r7, #2724]	@ 0xaa4
 8003f0c:	b2da      	uxtb	r2, r3
 8003f0e:	f897 3abd 	ldrb.w	r3, [r7, #2749]	@ 0xabd
 8003f12:	4413      	add	r3, r2
 8003f14:	f887 3abd 	strb.w	r3, [r7, #2749]	@ 0xabd

					if (mode_voltage < 0)
						mode_voltage = 0;

					if (mode_voltage > 9)
 8003f18:	f897 3abd 	ldrb.w	r3, [r7, #2749]	@ 0xabd
 8003f1c:	2b09      	cmp	r3, #9
 8003f1e:	d902      	bls.n	8003f26 <main+0xb7e>
						mode_voltage = 9;
 8003f20:	2309      	movs	r3, #9
 8003f22:	f887 3abd 	strb.w	r3, [r7, #2749]	@ 0xabd

					uint32_t list_voltage[10] = {
 8003f26:	f607 23c8 	addw	r3, r7, #2760	@ 0xac8
 8003f2a:	f6a3 2384 	subw	r3, r3, #2692	@ 0xa84
 8003f2e:	4a14      	ldr	r2, [pc, #80]	@ (8003f80 <main+0xbd8>)
 8003f30:	461c      	mov	r4, r3
 8003f32:	4615      	mov	r5, r2
 8003f34:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003f36:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003f38:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003f3a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003f3c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8003f40:	e884 0003 	stmia.w	r4, {r0, r1}
						2000000,
						5000000,
						10000000
					};

					ylim_uV = list_voltage[mode_voltage];
 8003f44:	f897 2abd 	ldrb.w	r2, [r7, #2749]	@ 0xabd
 8003f48:	f607 23c8 	addw	r3, r7, #2760	@ 0xac8
 8003f4c:	f6a3 2384 	subw	r3, r3, #2692	@ 0xa84
 8003f50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f54:	4a0b      	ldr	r2, [pc, #44]	@ (8003f84 <main+0xbdc>)
 8003f56:	6013      	str	r3, [r2, #0]

					event_voltage = 1;
 8003f58:	4b0b      	ldr	r3, [pc, #44]	@ (8003f88 <main+0xbe0>)
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	701a      	strb	r2, [r3, #0]
 8003f5e:	e0d1      	b.n	8004104 <main+0xd5c>
 8003f60:	2000d0e0 	.word	0x2000d0e0
 8003f64:	2000d0ec 	.word	0x2000d0ec
 8003f68:	2000d0e8 	.word	0x2000d0e8
 8003f6c:	0800f628 	.word	0x0800f628
 8003f70:	20013710 	.word	0x20013710
 8003f74:	2000d4fc 	.word	0x2000d4fc
 8003f78:	2000d310 	.word	0x2000d310
 8003f7c:	2000d105 	.word	0x2000d105
 8003f80:	0800f6b0 	.word	0x0800f6b0
 8003f84:	2000d0f0 	.word	0x2000d0f0
 8003f88:	2000d106 	.word	0x2000d106
				}

			} else {

				if (menu_selected_item == 2) {
 8003f8c:	f997 3ac4 	ldrsb.w	r3, [r7, #2756]	@ 0xac4
 8003f90:	2b02      	cmp	r3, #2
 8003f92:	d159      	bne.n	8004048 <main+0xca0>
					clearTrigger(&display, trigger0);
 8003f94:	4bb2      	ldr	r3, [pc, #712]	@ (8004260 <main+0xeb8>)
 8003f96:	881b      	ldrh	r3, [r3, #0]
 8003f98:	4619      	mov	r1, r3
 8003f9a:	48b2      	ldr	r0, [pc, #712]	@ (8004264 <main+0xebc>)
 8003f9c:	f7fe fc65 	bl	800286a <clearTrigger>
					trigger0 += delta;
 8003fa0:	f8d7 3aa4 	ldr.w	r3, [r7, #2724]	@ 0xaa4
 8003fa4:	b29a      	uxth	r2, r3
 8003fa6:	4bae      	ldr	r3, [pc, #696]	@ (8004260 <main+0xeb8>)
 8003fa8:	881b      	ldrh	r3, [r3, #0]
 8003faa:	4413      	add	r3, r2
 8003fac:	b29a      	uxth	r2, r3
 8003fae:	4bac      	ldr	r3, [pc, #688]	@ (8004260 <main+0xeb8>)
 8003fb0:	801a      	strh	r2, [r3, #0]

					if (trigger0 < 20)
 8003fb2:	4bab      	ldr	r3, [pc, #684]	@ (8004260 <main+0xeb8>)
 8003fb4:	881b      	ldrh	r3, [r3, #0]
 8003fb6:	2b13      	cmp	r3, #19
 8003fb8:	d802      	bhi.n	8003fc0 <main+0xc18>
						trigger0 = 20;
 8003fba:	4ba9      	ldr	r3, [pc, #676]	@ (8004260 <main+0xeb8>)
 8003fbc:	2214      	movs	r2, #20
 8003fbe:	801a      	strh	r2, [r3, #0]

					if (trigger0 > 220)
 8003fc0:	4ba7      	ldr	r3, [pc, #668]	@ (8004260 <main+0xeb8>)
 8003fc2:	881b      	ldrh	r3, [r3, #0]
 8003fc4:	2bdc      	cmp	r3, #220	@ 0xdc
 8003fc6:	d902      	bls.n	8003fce <main+0xc26>
						trigger0 = 220;
 8003fc8:	4ba5      	ldr	r3, [pc, #660]	@ (8004260 <main+0xeb8>)
 8003fca:	22dc      	movs	r2, #220	@ 0xdc
 8003fcc:	801a      	strh	r2, [r3, #0]

					if (trigger0 > cursor0)
 8003fce:	4ba4      	ldr	r3, [pc, #656]	@ (8004260 <main+0xeb8>)
 8003fd0:	881a      	ldrh	r2, [r3, #0]
 8003fd2:	4ba5      	ldr	r3, [pc, #660]	@ (8004268 <main+0xec0>)
 8003fd4:	881b      	ldrh	r3, [r3, #0]
 8003fd6:	429a      	cmp	r2, r3
 8003fd8:	d903      	bls.n	8003fe2 <main+0xc3a>
						trigger0 = cursor0;
 8003fda:	4ba3      	ldr	r3, [pc, #652]	@ (8004268 <main+0xec0>)
 8003fdc:	881a      	ldrh	r2, [r3, #0]
 8003fde:	4ba0      	ldr	r3, [pc, #640]	@ (8004260 <main+0xeb8>)
 8003fe0:	801a      	strh	r2, [r3, #0]

					float uV = -((float)(ylim_uV) * ((8.0f * (trigger0 - cursor0)) / 200.0f));
 8003fe2:	4ba2      	ldr	r3, [pc, #648]	@ (800426c <main+0xec4>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	ee07 3a90 	vmov	s15, r3
 8003fea:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003fee:	4b9c      	ldr	r3, [pc, #624]	@ (8004260 <main+0xeb8>)
 8003ff0:	881b      	ldrh	r3, [r3, #0]
 8003ff2:	461a      	mov	r2, r3
 8003ff4:	4b9c      	ldr	r3, [pc, #624]	@ (8004268 <main+0xec0>)
 8003ff6:	881b      	ldrh	r3, [r3, #0]
 8003ff8:	1ad3      	subs	r3, r2, r3
 8003ffa:	ee07 3a90 	vmov	s15, r3
 8003ffe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004002:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 8004006:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800400a:	ed9f 6a99 	vldr	s12, [pc, #612]	@ 8004270 <main+0xec8>
 800400e:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8004012:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004016:	eef1 7a67 	vneg.f32	s15, s15
 800401a:	f507 6329 	add.w	r3, r7, #2704	@ 0xa90
 800401e:	edc3 7a00 	vstr	s15, [r3]
					trigger0_value = uV * 4096.0f / 3300000.0f;
 8004022:	f507 6329 	add.w	r3, r7, #2704	@ 0xa90
 8004026:	edd3 7a00 	vldr	s15, [r3]
 800402a:	ed9f 7a92 	vldr	s14, [pc, #584]	@ 8004274 <main+0xecc>
 800402e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004032:	eddf 6a91 	vldr	s13, [pc, #580]	@ 8004278 <main+0xed0>
 8004036:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800403a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800403e:	ee17 3a90 	vmov	r3, s15
 8004042:	b29a      	uxth	r2, r3
 8004044:	4b8d      	ldr	r3, [pc, #564]	@ (800427c <main+0xed4>)
 8004046:	801a      	strh	r2, [r3, #0]
				}

				if (menu_selected_item == 3) {
 8004048:	f997 3ac4 	ldrsb.w	r3, [r7, #2756]	@ 0xac4
 800404c:	2b03      	cmp	r3, #3
 800404e:	d159      	bne.n	8004104 <main+0xd5c>
					clearTrigger(&display, trigger1);
 8004050:	4b8b      	ldr	r3, [pc, #556]	@ (8004280 <main+0xed8>)
 8004052:	881b      	ldrh	r3, [r3, #0]
 8004054:	4619      	mov	r1, r3
 8004056:	4883      	ldr	r0, [pc, #524]	@ (8004264 <main+0xebc>)
 8004058:	f7fe fc07 	bl	800286a <clearTrigger>
					trigger1 += delta;
 800405c:	f8d7 3aa4 	ldr.w	r3, [r7, #2724]	@ 0xaa4
 8004060:	b29a      	uxth	r2, r3
 8004062:	4b87      	ldr	r3, [pc, #540]	@ (8004280 <main+0xed8>)
 8004064:	881b      	ldrh	r3, [r3, #0]
 8004066:	4413      	add	r3, r2
 8004068:	b29a      	uxth	r2, r3
 800406a:	4b85      	ldr	r3, [pc, #532]	@ (8004280 <main+0xed8>)
 800406c:	801a      	strh	r2, [r3, #0]

					if (trigger1 < 20)
 800406e:	4b84      	ldr	r3, [pc, #528]	@ (8004280 <main+0xed8>)
 8004070:	881b      	ldrh	r3, [r3, #0]
 8004072:	2b13      	cmp	r3, #19
 8004074:	d802      	bhi.n	800407c <main+0xcd4>
						trigger1 = 20;
 8004076:	4b82      	ldr	r3, [pc, #520]	@ (8004280 <main+0xed8>)
 8004078:	2214      	movs	r2, #20
 800407a:	801a      	strh	r2, [r3, #0]

					if (trigger1 > 220)
 800407c:	4b80      	ldr	r3, [pc, #512]	@ (8004280 <main+0xed8>)
 800407e:	881b      	ldrh	r3, [r3, #0]
 8004080:	2bdc      	cmp	r3, #220	@ 0xdc
 8004082:	d902      	bls.n	800408a <main+0xce2>
						trigger1 = 220;
 8004084:	4b7e      	ldr	r3, [pc, #504]	@ (8004280 <main+0xed8>)
 8004086:	22dc      	movs	r2, #220	@ 0xdc
 8004088:	801a      	strh	r2, [r3, #0]

					if (trigger1 > cursor1)
 800408a:	4b7d      	ldr	r3, [pc, #500]	@ (8004280 <main+0xed8>)
 800408c:	881a      	ldrh	r2, [r3, #0]
 800408e:	4b7d      	ldr	r3, [pc, #500]	@ (8004284 <main+0xedc>)
 8004090:	881b      	ldrh	r3, [r3, #0]
 8004092:	429a      	cmp	r2, r3
 8004094:	d903      	bls.n	800409e <main+0xcf6>
						trigger1 = cursor1;
 8004096:	4b7b      	ldr	r3, [pc, #492]	@ (8004284 <main+0xedc>)
 8004098:	881a      	ldrh	r2, [r3, #0]
 800409a:	4b79      	ldr	r3, [pc, #484]	@ (8004280 <main+0xed8>)
 800409c:	801a      	strh	r2, [r3, #0]

					float uV = -((float)(ylim_uV) * ((8.0f * (trigger1 - cursor1)) / 200.0f));
 800409e:	4b73      	ldr	r3, [pc, #460]	@ (800426c <main+0xec4>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	ee07 3a90 	vmov	s15, r3
 80040a6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80040aa:	4b75      	ldr	r3, [pc, #468]	@ (8004280 <main+0xed8>)
 80040ac:	881b      	ldrh	r3, [r3, #0]
 80040ae:	461a      	mov	r2, r3
 80040b0:	4b74      	ldr	r3, [pc, #464]	@ (8004284 <main+0xedc>)
 80040b2:	881b      	ldrh	r3, [r3, #0]
 80040b4:	1ad3      	subs	r3, r2, r3
 80040b6:	ee07 3a90 	vmov	s15, r3
 80040ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80040be:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 80040c2:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80040c6:	ed9f 6a6a 	vldr	s12, [pc, #424]	@ 8004270 <main+0xec8>
 80040ca:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80040ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040d2:	eef1 7a67 	vneg.f32	s15, s15
 80040d6:	f607 238c 	addw	r3, r7, #2700	@ 0xa8c
 80040da:	edc3 7a00 	vstr	s15, [r3]
					trigger1_value = uV * 4096.0f / 3300000.0f;
 80040de:	f607 238c 	addw	r3, r7, #2700	@ 0xa8c
 80040e2:	edd3 7a00 	vldr	s15, [r3]
 80040e6:	ed9f 7a63 	vldr	s14, [pc, #396]	@ 8004274 <main+0xecc>
 80040ea:	ee27 7a87 	vmul.f32	s14, s15, s14
 80040ee:	eddf 6a62 	vldr	s13, [pc, #392]	@ 8004278 <main+0xed0>
 80040f2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80040f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80040fa:	ee17 3a90 	vmov	r3, s15
 80040fe:	b29a      	uxth	r2, r3
 8004100:	4b61      	ldr	r3, [pc, #388]	@ (8004288 <main+0xee0>)
 8004102:	801a      	strh	r2, [r3, #0]
				}

			}

			event_trigger = 1;
 8004104:	4b61      	ldr	r3, [pc, #388]	@ (800428c <main+0xee4>)
 8004106:	2201      	movs	r2, #1
 8004108:	701a      	strb	r2, [r3, #0]
			encoder1_prev = encoder1_curr;
 800410a:	f8d7 3a94 	ldr.w	r3, [r7, #2708]	@ 0xa94
 800410e:	f8a7 3ab8 	strh.w	r3, [r7, #2744]	@ 0xab8
		}

		// Handle UI redraw trigger events
		if (event_trigger) {
 8004112:	4b5e      	ldr	r3, [pc, #376]	@ (800428c <main+0xee4>)
 8004114:	781b      	ldrb	r3, [r3, #0]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d026      	beq.n	8004168 <main+0xdc0>
			clearTrigger(&display, trigger0);
 800411a:	4b51      	ldr	r3, [pc, #324]	@ (8004260 <main+0xeb8>)
 800411c:	881b      	ldrh	r3, [r3, #0]
 800411e:	4619      	mov	r1, r3
 8004120:	4850      	ldr	r0, [pc, #320]	@ (8004264 <main+0xebc>)
 8004122:	f7fe fba2 	bl	800286a <clearTrigger>
			clearTrigger(&display, trigger1);
 8004126:	4b56      	ldr	r3, [pc, #344]	@ (8004280 <main+0xed8>)
 8004128:	881b      	ldrh	r3, [r3, #0]
 800412a:	4619      	mov	r1, r3
 800412c:	484d      	ldr	r0, [pc, #308]	@ (8004264 <main+0xebc>)
 800412e:	f7fe fb9c 	bl	800286a <clearTrigger>

			if (menu_channel0_enabled)
 8004132:	f897 3ac6 	ldrb.w	r3, [r7, #2758]	@ 0xac6
 8004136:	2b00      	cmp	r3, #0
 8004138:	d007      	beq.n	800414a <main+0xda2>
				drawTrigger(&display, trigger0, "T1", ILI9341_YELLOW);
 800413a:	4b49      	ldr	r3, [pc, #292]	@ (8004260 <main+0xeb8>)
 800413c:	8819      	ldrh	r1, [r3, #0]
 800413e:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8004142:	4a53      	ldr	r2, [pc, #332]	@ (8004290 <main+0xee8>)
 8004144:	4847      	ldr	r0, [pc, #284]	@ (8004264 <main+0xebc>)
 8004146:	f7fe fbf9 	bl	800293c <drawTrigger>

			if (menu_channel1_enabled)
 800414a:	f897 3ac5 	ldrb.w	r3, [r7, #2757]	@ 0xac5
 800414e:	2b00      	cmp	r3, #0
 8004150:	d007      	beq.n	8004162 <main+0xdba>
				drawTrigger(&display, trigger1, "T2", ILI9341_CYAN);
 8004152:	4b4b      	ldr	r3, [pc, #300]	@ (8004280 <main+0xed8>)
 8004154:	8819      	ldrh	r1, [r3, #0]
 8004156:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800415a:	4a4e      	ldr	r2, [pc, #312]	@ (8004294 <main+0xeec>)
 800415c:	4841      	ldr	r0, [pc, #260]	@ (8004264 <main+0xebc>)
 800415e:	f7fe fbed 	bl	800293c <drawTrigger>

			event_trigger = 0;
 8004162:	4b4a      	ldr	r3, [pc, #296]	@ (800428c <main+0xee4>)
 8004164:	2200      	movs	r2, #0
 8004166:	701a      	strb	r2, [r3, #0]
		}

		// Handle UI redraw selector events
		if (event_selector) {
 8004168:	4b4b      	ldr	r3, [pc, #300]	@ (8004298 <main+0xef0>)
 800416a:	781b      	ldrb	r3, [r3, #0]
 800416c:	2b00      	cmp	r3, #0
 800416e:	d00f      	beq.n	8004190 <main+0xde8>
			ILI9341_Rectangle(&display, menu_selector_x, menu_selector_y, 38, 13, ILI9341_WHITE);
 8004170:	f8b7 2ac0 	ldrh.w	r2, [r7, #2752]	@ 0xac0
 8004174:	f8b7 1ac2 	ldrh.w	r1, [r7, #2754]	@ 0xac2
 8004178:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800417c:	9301      	str	r3, [sp, #4]
 800417e:	230d      	movs	r3, #13
 8004180:	9300      	str	r3, [sp, #0]
 8004182:	2326      	movs	r3, #38	@ 0x26
 8004184:	4837      	ldr	r0, [pc, #220]	@ (8004264 <main+0xebc>)
 8004186:	f7fd fedd 	bl	8001f44 <ILI9341_Rectangle>
			event_selector = 0;
 800418a:	4b43      	ldr	r3, [pc, #268]	@ (8004298 <main+0xef0>)
 800418c:	2200      	movs	r2, #0
 800418e:	701a      	strb	r2, [r3, #0]
		}

		// Handle UI redraw mode events
		if (event_mode) {
 8004190:	4b42      	ldr	r3, [pc, #264]	@ (800429c <main+0xef4>)
 8004192:	781b      	ldrb	r3, [r3, #0]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d040      	beq.n	800421a <main+0xe72>
			if (mode == 0)
 8004198:	f897 3abf 	ldrb.w	r3, [r7, #2751]	@ 0xabf
 800419c:	2b00      	cmp	r3, #0
 800419e:	d110      	bne.n	80041c2 <main+0xe1a>
				ILI9341_WriteString(&display, 22, 5, " RUN ", Font_7x10, ILI9341_BLACK, ILI9341_GREEN);
 80041a0:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80041a4:	9303      	str	r3, [sp, #12]
 80041a6:	2300      	movs	r3, #0
 80041a8:	9302      	str	r3, [sp, #8]
 80041aa:	4a3d      	ldr	r2, [pc, #244]	@ (80042a0 <main+0xef8>)
 80041ac:	466b      	mov	r3, sp
 80041ae:	e892 0003 	ldmia.w	r2, {r0, r1}
 80041b2:	e883 0003 	stmia.w	r3, {r0, r1}
 80041b6:	4b3b      	ldr	r3, [pc, #236]	@ (80042a4 <main+0xefc>)
 80041b8:	2205      	movs	r2, #5
 80041ba:	2116      	movs	r1, #22
 80041bc:	4829      	ldr	r0, [pc, #164]	@ (8004264 <main+0xebc>)
 80041be:	f7fd ff7c 	bl	80020ba <ILI9341_WriteString>

			if (mode == 1)
 80041c2:	f897 3abf 	ldrb.w	r3, [r7, #2751]	@ 0xabf
 80041c6:	2b01      	cmp	r3, #1
 80041c8:	d10f      	bne.n	80041ea <main+0xe42>
				ILI9341_WriteString(&display, 22, 5, "MENU:", Font_7x10, ILI9341_BLACK, ILI9341_BLUE);
 80041ca:	231f      	movs	r3, #31
 80041cc:	9303      	str	r3, [sp, #12]
 80041ce:	2300      	movs	r3, #0
 80041d0:	9302      	str	r3, [sp, #8]
 80041d2:	4a33      	ldr	r2, [pc, #204]	@ (80042a0 <main+0xef8>)
 80041d4:	466b      	mov	r3, sp
 80041d6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80041da:	e883 0003 	stmia.w	r3, {r0, r1}
 80041de:	4b32      	ldr	r3, [pc, #200]	@ (80042a8 <main+0xf00>)
 80041e0:	2205      	movs	r2, #5
 80041e2:	2116      	movs	r1, #22
 80041e4:	481f      	ldr	r0, [pc, #124]	@ (8004264 <main+0xebc>)
 80041e6:	f7fd ff68 	bl	80020ba <ILI9341_WriteString>

			if (mode == 2)
 80041ea:	f897 3abf 	ldrb.w	r3, [r7, #2751]	@ 0xabf
 80041ee:	2b02      	cmp	r3, #2
 80041f0:	d110      	bne.n	8004214 <main+0xe6c>
				ILI9341_WriteString(&display, 22, 5, "HOLD:", Font_7x10, ILI9341_BLACK, ILI9341_YELLOW);
 80041f2:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80041f6:	9303      	str	r3, [sp, #12]
 80041f8:	2300      	movs	r3, #0
 80041fa:	9302      	str	r3, [sp, #8]
 80041fc:	4a28      	ldr	r2, [pc, #160]	@ (80042a0 <main+0xef8>)
 80041fe:	466b      	mov	r3, sp
 8004200:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004204:	e883 0003 	stmia.w	r3, {r0, r1}
 8004208:	4b28      	ldr	r3, [pc, #160]	@ (80042ac <main+0xf04>)
 800420a:	2205      	movs	r2, #5
 800420c:	2116      	movs	r1, #22
 800420e:	4815      	ldr	r0, [pc, #84]	@ (8004264 <main+0xebc>)
 8004210:	f7fd ff53 	bl	80020ba <ILI9341_WriteString>

			event_mode = 0;
 8004214:	4b21      	ldr	r3, [pc, #132]	@ (800429c <main+0xef4>)
 8004216:	2200      	movs	r2, #0
 8004218:	701a      	strb	r2, [r3, #0]
		}

		// Handle UI redraw trigger mode events
		if (event_trigger_mode) {
 800421a:	4b25      	ldr	r3, [pc, #148]	@ (80042b0 <main+0xf08>)
 800421c:	781b      	ldrb	r3, [r3, #0]
 800421e:	2b00      	cmp	r3, #0
 8004220:	f000 80d1 	beq.w	80043c6 <main+0x101e>
			ILI9341_FillRectangle(&display, 61,  5, 33, 10, ILI9341_BLACK);
 8004224:	2300      	movs	r3, #0
 8004226:	9301      	str	r3, [sp, #4]
 8004228:	230a      	movs	r3, #10
 800422a:	9300      	str	r3, [sp, #0]
 800422c:	2321      	movs	r3, #33	@ 0x21
 800422e:	2205      	movs	r2, #5
 8004230:	213d      	movs	r1, #61	@ 0x3d
 8004232:	480c      	ldr	r0, [pc, #48]	@ (8004264 <main+0xebc>)
 8004234:	f7fd fe29 	bl	8001e8a <ILI9341_FillRectangle>
			ILI9341_FillRectangle(&display, 61, 14, 11, 1, ILI9341_WHITE);
 8004238:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800423c:	9301      	str	r3, [sp, #4]
 800423e:	2301      	movs	r3, #1
 8004240:	9300      	str	r3, [sp, #0]
 8004242:	230b      	movs	r3, #11
 8004244:	220e      	movs	r2, #14
 8004246:	213d      	movs	r1, #61	@ 0x3d
 8004248:	4806      	ldr	r0, [pc, #24]	@ (8004264 <main+0xebc>)
 800424a:	f7fd fe1e 	bl	8001e8a <ILI9341_FillRectangle>
			ILI9341_FillRectangle(&display, 72,  5, 11, 1, ILI9341_WHITE);
 800424e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004252:	9301      	str	r3, [sp, #4]
 8004254:	2301      	movs	r3, #1
 8004256:	9300      	str	r3, [sp, #0]
 8004258:	230b      	movs	r3, #11
 800425a:	2205      	movs	r2, #5
 800425c:	2148      	movs	r1, #72	@ 0x48
 800425e:	e029      	b.n	80042b4 <main+0xf0c>
 8004260:	2000d0f8 	.word	0x2000d0f8
 8004264:	2000d4e0 	.word	0x2000d4e0
 8004268:	2000d0f4 	.word	0x2000d0f4
 800426c:	2000d0f0 	.word	0x2000d0f0
 8004270:	43480000 	.word	0x43480000
 8004274:	45800000 	.word	0x45800000
 8004278:	4a496a80 	.word	0x4a496a80
 800427c:	2000d0fc 	.word	0x2000d0fc
 8004280:	2000d0fa 	.word	0x2000d0fa
 8004284:	2000d0f6 	.word	0x2000d0f6
 8004288:	2000d0fe 	.word	0x2000d0fe
 800428c:	2000d103 	.word	0x2000d103
 8004290:	0800f58c 	.word	0x0800f58c
 8004294:	0800f590 	.word	0x0800f590
 8004298:	2000d107 	.word	0x2000d107
 800429c:	2000d101 	.word	0x2000d101
 80042a0:	20000000 	.word	0x20000000
 80042a4:	0800f594 	.word	0x0800f594
 80042a8:	0800f59c 	.word	0x0800f59c
 80042ac:	0800f5a4 	.word	0x0800f5a4
 80042b0:	2000d108 	.word	0x2000d108
 80042b4:	48a4      	ldr	r0, [pc, #656]	@ (8004548 <main+0x11a0>)
 80042b6:	f7fd fde8 	bl	8001e8a <ILI9341_FillRectangle>
			ILI9341_FillRectangle(&display, 83, 14, 11, 1, ILI9341_WHITE);
 80042ba:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80042be:	9301      	str	r3, [sp, #4]
 80042c0:	2301      	movs	r3, #1
 80042c2:	9300      	str	r3, [sp, #0]
 80042c4:	230b      	movs	r3, #11
 80042c6:	220e      	movs	r2, #14
 80042c8:	2153      	movs	r1, #83	@ 0x53
 80042ca:	489f      	ldr	r0, [pc, #636]	@ (8004548 <main+0x11a0>)
 80042cc:	f7fd fddd 	bl	8001e8a <ILI9341_FillRectangle>
			ILI9341_FillRectangle(&display, 72,  5, 1, 10, ILI9341_WHITE);
 80042d0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80042d4:	9301      	str	r3, [sp, #4]
 80042d6:	230a      	movs	r3, #10
 80042d8:	9300      	str	r3, [sp, #0]
 80042da:	2301      	movs	r3, #1
 80042dc:	2205      	movs	r2, #5
 80042de:	2148      	movs	r1, #72	@ 0x48
 80042e0:	4899      	ldr	r0, [pc, #612]	@ (8004548 <main+0x11a0>)
 80042e2:	f7fd fdd2 	bl	8001e8a <ILI9341_FillRectangle>
			ILI9341_FillRectangle(&display, 82,  5, 1, 10, ILI9341_WHITE);
 80042e6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80042ea:	9301      	str	r3, [sp, #4]
 80042ec:	230a      	movs	r3, #10
 80042ee:	9300      	str	r3, [sp, #0]
 80042f0:	2301      	movs	r3, #1
 80042f2:	2205      	movs	r2, #5
 80042f4:	2152      	movs	r1, #82	@ 0x52
 80042f6:	4894      	ldr	r0, [pc, #592]	@ (8004548 <main+0x11a0>)
 80042f8:	f7fd fdc7 	bl	8001e8a <ILI9341_FillRectangle>

			if (trigger_mode == 0) {
 80042fc:	4b93      	ldr	r3, [pc, #588]	@ (800454c <main+0x11a4>)
 80042fe:	781b      	ldrb	r3, [r3, #0]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d12f      	bne.n	8004364 <main+0xfbc>
				for (uint8_t i = 0; i < 4; i++) {
 8004304:	2300      	movs	r3, #0
 8004306:	f887 3aa3 	strb.w	r3, [r7, #2723]	@ 0xaa3
 800430a:	e026      	b.n	800435a <main+0xfb2>
					for (uint8_t j = i; j < (7 - i); j++)
 800430c:	f897 3aa3 	ldrb.w	r3, [r7, #2723]	@ 0xaa3
 8004310:	f887 3aa2 	strb.w	r3, [r7, #2722]	@ 0xaa2
 8004314:	e014      	b.n	8004340 <main+0xf98>
						ILI9341_DrawPixel(&display, 69 + j, 11 - i, ILI9341_GREEN);
 8004316:	f897 3aa2 	ldrb.w	r3, [r7, #2722]	@ 0xaa2
 800431a:	b29b      	uxth	r3, r3
 800431c:	3345      	adds	r3, #69	@ 0x45
 800431e:	b299      	uxth	r1, r3
 8004320:	f897 3aa3 	ldrb.w	r3, [r7, #2723]	@ 0xaa3
 8004324:	b29b      	uxth	r3, r3
 8004326:	f1c3 030b 	rsb	r3, r3, #11
 800432a:	b29a      	uxth	r2, r3
 800432c:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8004330:	4885      	ldr	r0, [pc, #532]	@ (8004548 <main+0x11a0>)
 8004332:	f7fd fc9f 	bl	8001c74 <ILI9341_DrawPixel>
					for (uint8_t j = i; j < (7 - i); j++)
 8004336:	f897 3aa2 	ldrb.w	r3, [r7, #2722]	@ 0xaa2
 800433a:	3301      	adds	r3, #1
 800433c:	f887 3aa2 	strb.w	r3, [r7, #2722]	@ 0xaa2
 8004340:	f897 2aa2 	ldrb.w	r2, [r7, #2722]	@ 0xaa2
 8004344:	f897 3aa3 	ldrb.w	r3, [r7, #2723]	@ 0xaa3
 8004348:	f1c3 0307 	rsb	r3, r3, #7
 800434c:	429a      	cmp	r2, r3
 800434e:	dbe2      	blt.n	8004316 <main+0xf6e>
				for (uint8_t i = 0; i < 4; i++) {
 8004350:	f897 3aa3 	ldrb.w	r3, [r7, #2723]	@ 0xaa3
 8004354:	3301      	adds	r3, #1
 8004356:	f887 3aa3 	strb.w	r3, [r7, #2723]	@ 0xaa3
 800435a:	f897 3aa3 	ldrb.w	r3, [r7, #2723]	@ 0xaa3
 800435e:	2b03      	cmp	r3, #3
 8004360:	d9d4      	bls.n	800430c <main+0xf64>
 8004362:	e02d      	b.n	80043c0 <main+0x1018>
				}
			} else {
				for (uint8_t i = 0; i < 4; i++) {
 8004364:	2300      	movs	r3, #0
 8004366:	f887 3aa1 	strb.w	r3, [r7, #2721]	@ 0xaa1
 800436a:	e025      	b.n	80043b8 <main+0x1010>
				  for (uint8_t j = i; j < (7 - i); j++)
 800436c:	f897 3aa1 	ldrb.w	r3, [r7, #2721]	@ 0xaa1
 8004370:	f887 3aa0 	strb.w	r3, [r7, #2720]	@ 0xaa0
 8004374:	e013      	b.n	800439e <main+0xff6>
					  ILI9341_DrawPixel(&display, 79 + j, 8 + i, ILI9341_RED);
 8004376:	f897 3aa0 	ldrb.w	r3, [r7, #2720]	@ 0xaa0
 800437a:	b29b      	uxth	r3, r3
 800437c:	334f      	adds	r3, #79	@ 0x4f
 800437e:	b299      	uxth	r1, r3
 8004380:	f897 3aa1 	ldrb.w	r3, [r7, #2721]	@ 0xaa1
 8004384:	b29b      	uxth	r3, r3
 8004386:	3308      	adds	r3, #8
 8004388:	b29a      	uxth	r2, r3
 800438a:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800438e:	486e      	ldr	r0, [pc, #440]	@ (8004548 <main+0x11a0>)
 8004390:	f7fd fc70 	bl	8001c74 <ILI9341_DrawPixel>
				  for (uint8_t j = i; j < (7 - i); j++)
 8004394:	f897 3aa0 	ldrb.w	r3, [r7, #2720]	@ 0xaa0
 8004398:	3301      	adds	r3, #1
 800439a:	f887 3aa0 	strb.w	r3, [r7, #2720]	@ 0xaa0
 800439e:	f897 2aa0 	ldrb.w	r2, [r7, #2720]	@ 0xaa0
 80043a2:	f897 3aa1 	ldrb.w	r3, [r7, #2721]	@ 0xaa1
 80043a6:	f1c3 0307 	rsb	r3, r3, #7
 80043aa:	429a      	cmp	r2, r3
 80043ac:	dbe3      	blt.n	8004376 <main+0xfce>
				for (uint8_t i = 0; i < 4; i++) {
 80043ae:	f897 3aa1 	ldrb.w	r3, [r7, #2721]	@ 0xaa1
 80043b2:	3301      	adds	r3, #1
 80043b4:	f887 3aa1 	strb.w	r3, [r7, #2721]	@ 0xaa1
 80043b8:	f897 3aa1 	ldrb.w	r3, [r7, #2721]	@ 0xaa1
 80043bc:	2b03      	cmp	r3, #3
 80043be:	d9d5      	bls.n	800436c <main+0xfc4>
				}
			}

			event_trigger_mode = 0;
 80043c0:	4b63      	ldr	r3, [pc, #396]	@ (8004550 <main+0x11a8>)
 80043c2:	2200      	movs	r2, #0
 80043c4:	701a      	strb	r2, [r3, #0]
		}

		// Handle UI redraw seconds events
		if (event_seconds) {
 80043c6:	4b63      	ldr	r3, [pc, #396]	@ (8004554 <main+0x11ac>)
 80043c8:	781b      	ldrb	r3, [r3, #0]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d03f      	beq.n	800444e <main+0x10a6>
			if (xlim_us >= 1000000)
 80043ce:	4b62      	ldr	r3, [pc, #392]	@ (8004558 <main+0x11b0>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	4a62      	ldr	r2, [pc, #392]	@ (800455c <main+0x11b4>)
 80043d4:	4293      	cmp	r3, r2
 80043d6:	d90c      	bls.n	80043f2 <main+0x104a>
				snprintf(string, 255, "%3li s",  xlim_us / 1000000);
 80043d8:	4b5f      	ldr	r3, [pc, #380]	@ (8004558 <main+0x11b0>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4a60      	ldr	r2, [pc, #384]	@ (8004560 <main+0x11b8>)
 80043de:	fba2 2303 	umull	r2, r3, r2, r3
 80043e2:	0c9b      	lsrs	r3, r3, #18
 80043e4:	f607 108c 	addw	r0, r7, #2444	@ 0x98c
 80043e8:	4a5e      	ldr	r2, [pc, #376]	@ (8004564 <main+0x11bc>)
 80043ea:	21ff      	movs	r1, #255	@ 0xff
 80043ec:	f007 fbca 	bl	800bb84 <sniprintf>
 80043f0:	e019      	b.n	8004426 <main+0x107e>
			else if (xlim_us >= 1000)
 80043f2:	4b59      	ldr	r3, [pc, #356]	@ (8004558 <main+0x11b0>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80043fa:	d30c      	bcc.n	8004416 <main+0x106e>
				snprintf(string, 255, "%3lims", xlim_us / 1000);
 80043fc:	4b56      	ldr	r3, [pc, #344]	@ (8004558 <main+0x11b0>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4a59      	ldr	r2, [pc, #356]	@ (8004568 <main+0x11c0>)
 8004402:	fba2 2303 	umull	r2, r3, r2, r3
 8004406:	099b      	lsrs	r3, r3, #6
 8004408:	f607 108c 	addw	r0, r7, #2444	@ 0x98c
 800440c:	4a57      	ldr	r2, [pc, #348]	@ (800456c <main+0x11c4>)
 800440e:	21ff      	movs	r1, #255	@ 0xff
 8004410:	f007 fbb8 	bl	800bb84 <sniprintf>
 8004414:	e007      	b.n	8004426 <main+0x107e>
			else
				snprintf(string, 255, "%3lius", xlim_us);
 8004416:	4b50      	ldr	r3, [pc, #320]	@ (8004558 <main+0x11b0>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f607 108c 	addw	r0, r7, #2444	@ 0x98c
 800441e:	4a54      	ldr	r2, [pc, #336]	@ (8004570 <main+0x11c8>)
 8004420:	21ff      	movs	r1, #255	@ 0xff
 8004422:	f007 fbaf 	bl	800bb84 <sniprintf>

			ILI9341_WriteString(&display, 22, 225, string, Font_7x10, ILI9341_BLACK, ILI9341_WHITE);
 8004426:	f607 138c 	addw	r3, r7, #2444	@ 0x98c
 800442a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800442e:	9203      	str	r2, [sp, #12]
 8004430:	2200      	movs	r2, #0
 8004432:	9202      	str	r2, [sp, #8]
 8004434:	494f      	ldr	r1, [pc, #316]	@ (8004574 <main+0x11cc>)
 8004436:	466a      	mov	r2, sp
 8004438:	c903      	ldmia	r1, {r0, r1}
 800443a:	e882 0003 	stmia.w	r2, {r0, r1}
 800443e:	22e1      	movs	r2, #225	@ 0xe1
 8004440:	2116      	movs	r1, #22
 8004442:	4841      	ldr	r0, [pc, #260]	@ (8004548 <main+0x11a0>)
 8004444:	f7fd fe39 	bl	80020ba <ILI9341_WriteString>

			event_seconds = 0;
 8004448:	4b42      	ldr	r3, [pc, #264]	@ (8004554 <main+0x11ac>)
 800444a:	2200      	movs	r2, #0
 800444c:	701a      	strb	r2, [r3, #0]
		}

		// Handle UI redraw voltage events
		if (event_voltage) {
 800444e:	4b4a      	ldr	r3, [pc, #296]	@ (8004578 <main+0x11d0>)
 8004450:	781b      	ldrb	r3, [r3, #0]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d03f      	beq.n	80044d6 <main+0x112e>
			if (ylim_uV >= 1000000)
 8004456:	4b49      	ldr	r3, [pc, #292]	@ (800457c <main+0x11d4>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4a40      	ldr	r2, [pc, #256]	@ (800455c <main+0x11b4>)
 800445c:	4293      	cmp	r3, r2
 800445e:	d90c      	bls.n	800447a <main+0x10d2>
				snprintf(string, 255, "%3li V",  ylim_uV / 1000000);
 8004460:	4b46      	ldr	r3, [pc, #280]	@ (800457c <main+0x11d4>)
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4a3e      	ldr	r2, [pc, #248]	@ (8004560 <main+0x11b8>)
 8004466:	fba2 2303 	umull	r2, r3, r2, r3
 800446a:	0c9b      	lsrs	r3, r3, #18
 800446c:	f607 108c 	addw	r0, r7, #2444	@ 0x98c
 8004470:	4a43      	ldr	r2, [pc, #268]	@ (8004580 <main+0x11d8>)
 8004472:	21ff      	movs	r1, #255	@ 0xff
 8004474:	f007 fb86 	bl	800bb84 <sniprintf>
 8004478:	e019      	b.n	80044ae <main+0x1106>
			else if (ylim_uV >= 1000)
 800447a:	4b40      	ldr	r3, [pc, #256]	@ (800457c <main+0x11d4>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004482:	d30c      	bcc.n	800449e <main+0x10f6>
				snprintf(string, 255, "%3limV", ylim_uV / 1000);
 8004484:	4b3d      	ldr	r3, [pc, #244]	@ (800457c <main+0x11d4>)
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	4a37      	ldr	r2, [pc, #220]	@ (8004568 <main+0x11c0>)
 800448a:	fba2 2303 	umull	r2, r3, r2, r3
 800448e:	099b      	lsrs	r3, r3, #6
 8004490:	f607 108c 	addw	r0, r7, #2444	@ 0x98c
 8004494:	4a3b      	ldr	r2, [pc, #236]	@ (8004584 <main+0x11dc>)
 8004496:	21ff      	movs	r1, #255	@ 0xff
 8004498:	f007 fb74 	bl	800bb84 <sniprintf>
 800449c:	e007      	b.n	80044ae <main+0x1106>
			else
				snprintf(string, 255, "%3liuV", ylim_uV);
 800449e:	4b37      	ldr	r3, [pc, #220]	@ (800457c <main+0x11d4>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f607 108c 	addw	r0, r7, #2444	@ 0x98c
 80044a6:	4a38      	ldr	r2, [pc, #224]	@ (8004588 <main+0x11e0>)
 80044a8:	21ff      	movs	r1, #255	@ 0xff
 80044aa:	f007 fb6b 	bl	800bb84 <sniprintf>

			ILI9341_WriteString(&display, 60, 225, string, Font_7x10, ILI9341_BLACK, ILI9341_WHITE);
 80044ae:	f607 138c 	addw	r3, r7, #2444	@ 0x98c
 80044b2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80044b6:	9203      	str	r2, [sp, #12]
 80044b8:	2200      	movs	r2, #0
 80044ba:	9202      	str	r2, [sp, #8]
 80044bc:	492d      	ldr	r1, [pc, #180]	@ (8004574 <main+0x11cc>)
 80044be:	466a      	mov	r2, sp
 80044c0:	c903      	ldmia	r1, {r0, r1}
 80044c2:	e882 0003 	stmia.w	r2, {r0, r1}
 80044c6:	22e1      	movs	r2, #225	@ 0xe1
 80044c8:	213c      	movs	r1, #60	@ 0x3c
 80044ca:	481f      	ldr	r0, [pc, #124]	@ (8004548 <main+0x11a0>)
 80044cc:	f7fd fdf5 	bl	80020ba <ILI9341_WriteString>

			event_voltage = 0;
 80044d0:	4b29      	ldr	r3, [pc, #164]	@ (8004578 <main+0x11d0>)
 80044d2:	2200      	movs	r2, #0
 80044d4:	701a      	strb	r2, [r3, #0]
		}

		snprintf(string, 255, "T:%i%i", event_trigger0_detected, event_trigger1_detected);
 80044d6:	4b2d      	ldr	r3, [pc, #180]	@ (800458c <main+0x11e4>)
 80044d8:	781b      	ldrb	r3, [r3, #0]
 80044da:	461a      	mov	r2, r3
 80044dc:	4b2c      	ldr	r3, [pc, #176]	@ (8004590 <main+0x11e8>)
 80044de:	781b      	ldrb	r3, [r3, #0]
 80044e0:	f607 108c 	addw	r0, r7, #2444	@ 0x98c
 80044e4:	9300      	str	r3, [sp, #0]
 80044e6:	4613      	mov	r3, r2
 80044e8:	4a2a      	ldr	r2, [pc, #168]	@ (8004594 <main+0x11ec>)
 80044ea:	21ff      	movs	r1, #255	@ 0xff
 80044ec:	f007 fb4a 	bl	800bb84 <sniprintf>
		ILI9341_WriteString(&display, 195, 5, string, Font_7x10, ILI9341_WHITE, ILI9341_BLACK);
 80044f0:	f607 138c 	addw	r3, r7, #2444	@ 0x98c
 80044f4:	2200      	movs	r2, #0
 80044f6:	9203      	str	r2, [sp, #12]
 80044f8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80044fc:	9202      	str	r2, [sp, #8]
 80044fe:	491d      	ldr	r1, [pc, #116]	@ (8004574 <main+0x11cc>)
 8004500:	466a      	mov	r2, sp
 8004502:	c903      	ldmia	r1, {r0, r1}
 8004504:	e882 0003 	stmia.w	r2, {r0, r1}
 8004508:	2205      	movs	r2, #5
 800450a:	21c3      	movs	r1, #195	@ 0xc3
 800450c:	480e      	ldr	r0, [pc, #56]	@ (8004548 <main+0x11a0>)
 800450e:	f7fd fdd4 	bl	80020ba <ILI9341_WriteString>

		if (menu_channel1_enabled && menu_selected_item == 3) {
 8004512:	f897 3ac5 	ldrb.w	r3, [r7, #2757]	@ 0xac5
 8004516:	2b00      	cmp	r3, #0
 8004518:	d044      	beq.n	80045a4 <main+0x11fc>
 800451a:	f997 3ac4 	ldrsb.w	r3, [r7, #2756]	@ 0xac4
 800451e:	2b03      	cmp	r3, #3
 8004520:	d140      	bne.n	80045a4 <main+0x11fc>
			//if (adc_period1_detected)
				drawSignalParam(&display, string, 255, adc_max[1], adc_min[1], adc_period[1]);
 8004522:	4b1d      	ldr	r3, [pc, #116]	@ (8004598 <main+0x11f0>)
 8004524:	885b      	ldrh	r3, [r3, #2]
 8004526:	b298      	uxth	r0, r3
 8004528:	4b1c      	ldr	r3, [pc, #112]	@ (800459c <main+0x11f4>)
 800452a:	885b      	ldrh	r3, [r3, #2]
 800452c:	b29b      	uxth	r3, r3
 800452e:	4a1c      	ldr	r2, [pc, #112]	@ (80045a0 <main+0x11f8>)
 8004530:	6852      	ldr	r2, [r2, #4]
 8004532:	f607 118c 	addw	r1, r7, #2444	@ 0x98c
 8004536:	9201      	str	r2, [sp, #4]
 8004538:	9300      	str	r3, [sp, #0]
 800453a:	4603      	mov	r3, r0
 800453c:	22ff      	movs	r2, #255	@ 0xff
 800453e:	4802      	ldr	r0, [pc, #8]	@ (8004548 <main+0x11a0>)
 8004540:	f7fe fe0a 	bl	8003158 <drawSignalParam>
 8004544:	e043      	b.n	80045ce <main+0x1226>
 8004546:	bf00      	nop
 8004548:	2000d4e0 	.word	0x2000d4e0
 800454c:	20013520 	.word	0x20013520
 8004550:	2000d108 	.word	0x2000d108
 8004554:	2000d105 	.word	0x2000d105
 8004558:	2000d0ec 	.word	0x2000d0ec
 800455c:	000f423f 	.word	0x000f423f
 8004560:	431bde83 	.word	0x431bde83
 8004564:	0800f5ac 	.word	0x0800f5ac
 8004568:	10624dd3 	.word	0x10624dd3
 800456c:	0800f5b4 	.word	0x0800f5b4
 8004570:	0800f5bc 	.word	0x0800f5bc
 8004574:	20000000 	.word	0x20000000
 8004578:	2000d106 	.word	0x2000d106
 800457c:	2000d0f0 	.word	0x2000d0f0
 8004580:	0800f5c4 	.word	0x0800f5c4
 8004584:	0800f5cc 	.word	0x0800f5cc
 8004588:	0800f5d4 	.word	0x0800f5d4
 800458c:	2000d109 	.word	0x2000d109
 8004590:	2000d10a 	.word	0x2000d10a
 8004594:	0800f5dc 	.word	0x0800f5dc
 8004598:	2000d510 	.word	0x2000d510
 800459c:	2000d0e4 	.word	0x2000d0e4
 80045a0:	2000d514 	.word	0x2000d514
		} else if (menu_channel0_enabled) {
 80045a4:	f897 3ac6 	ldrb.w	r3, [r7, #2758]	@ 0xac6
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d010      	beq.n	80045ce <main+0x1226>
			//if (adc_period0_detected)
				drawSignalParam(&display, string, 255, adc_max[0], adc_min[0], adc_period[0]);
 80045ac:	4b35      	ldr	r3, [pc, #212]	@ (8004684 <main+0x12dc>)
 80045ae:	881b      	ldrh	r3, [r3, #0]
 80045b0:	b298      	uxth	r0, r3
 80045b2:	4b35      	ldr	r3, [pc, #212]	@ (8004688 <main+0x12e0>)
 80045b4:	881b      	ldrh	r3, [r3, #0]
 80045b6:	b29b      	uxth	r3, r3
 80045b8:	4a34      	ldr	r2, [pc, #208]	@ (800468c <main+0x12e4>)
 80045ba:	6812      	ldr	r2, [r2, #0]
 80045bc:	f607 118c 	addw	r1, r7, #2444	@ 0x98c
 80045c0:	9201      	str	r2, [sp, #4]
 80045c2:	9300      	str	r3, [sp, #0]
 80045c4:	4603      	mov	r3, r0
 80045c6:	22ff      	movs	r2, #255	@ 0xff
 80045c8:	4831      	ldr	r0, [pc, #196]	@ (8004690 <main+0x12e8>)
 80045ca:	f7fe fdc5 	bl	8003158 <drawSignalParam>
		}

		// Restart ADC ...
		if (local_event_adc) {
 80045ce:	f897 3aad 	ldrb.w	r3, [r7, #2733]	@ 0xaad
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d04e      	beq.n	8004674 <main+0x12cc>
			adc_reset_cyccnt = 1;
 80045d6:	4b2f      	ldr	r3, [pc, #188]	@ (8004694 <main+0x12ec>)
 80045d8:	2201      	movs	r2, #1
 80045da:	701a      	strb	r2, [r3, #0]
			adc0_length = 0;
 80045dc:	4b2e      	ldr	r3, [pc, #184]	@ (8004698 <main+0x12f0>)
 80045de:	2200      	movs	r2, #0
 80045e0:	601a      	str	r2, [r3, #0]
			adc1_length = 0;
 80045e2:	4b2e      	ldr	r3, [pc, #184]	@ (800469c <main+0x12f4>)
 80045e4:	2200      	movs	r2, #0
 80045e6:	601a      	str	r2, [r3, #0]
			adc_max[0] = 0;
 80045e8:	4b26      	ldr	r3, [pc, #152]	@ (8004684 <main+0x12dc>)
 80045ea:	2200      	movs	r2, #0
 80045ec:	801a      	strh	r2, [r3, #0]
			adc_max[1] = 0;
 80045ee:	4b25      	ldr	r3, [pc, #148]	@ (8004684 <main+0x12dc>)
 80045f0:	2200      	movs	r2, #0
 80045f2:	805a      	strh	r2, [r3, #2]
			adc_min[0] = -1;
 80045f4:	4b24      	ldr	r3, [pc, #144]	@ (8004688 <main+0x12e0>)
 80045f6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80045fa:	801a      	strh	r2, [r3, #0]
			adc_min[1] = -1;
 80045fc:	4b22      	ldr	r3, [pc, #136]	@ (8004688 <main+0x12e0>)
 80045fe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004602:	805a      	strh	r2, [r3, #2]
			adc_period[0] = 0;
 8004604:	4b21      	ldr	r3, [pc, #132]	@ (800468c <main+0x12e4>)
 8004606:	2200      	movs	r2, #0
 8004608:	601a      	str	r2, [r3, #0]
			adc_period[1] = 0;
 800460a:	4b20      	ldr	r3, [pc, #128]	@ (800468c <main+0x12e4>)
 800460c:	2200      	movs	r2, #0
 800460e:	605a      	str	r2, [r3, #4]
			adc_period0_detected = 0;
 8004610:	4b23      	ldr	r3, [pc, #140]	@ (80046a0 <main+0x12f8>)
 8004612:	2200      	movs	r2, #0
 8004614:	701a      	strb	r2, [r3, #0]
			adc_period1_detected = 0;
 8004616:	4b23      	ldr	r3, [pc, #140]	@ (80046a4 <main+0x12fc>)
 8004618:	2200      	movs	r2, #0
 800461a:	701a      	strb	r2, [r3, #0]
			event_trigger0_detected = 0;
 800461c:	4b22      	ldr	r3, [pc, #136]	@ (80046a8 <main+0x1300>)
 800461e:	2200      	movs	r2, #0
 8004620:	701a      	strb	r2, [r3, #0]
			event_trigger1_detected = 0;
 8004622:	4b22      	ldr	r3, [pc, #136]	@ (80046ac <main+0x1304>)
 8004624:	2200      	movs	r2, #0
 8004626:	701a      	strb	r2, [r3, #0]

			if (menu_channel0_enabled)
 8004628:	f897 3ac6 	ldrb.w	r3, [r7, #2758]	@ 0xac6
 800462c:	2b00      	cmp	r3, #0
 800462e:	d003      	beq.n	8004638 <main+0x1290>
				adc0_filled = 0;
 8004630:	4b1f      	ldr	r3, [pc, #124]	@ (80046b0 <main+0x1308>)
 8004632:	2200      	movs	r2, #0
 8004634:	701a      	strb	r2, [r3, #0]
 8004636:	e002      	b.n	800463e <main+0x1296>
			else
				adc0_filled = 1;
 8004638:	4b1d      	ldr	r3, [pc, #116]	@ (80046b0 <main+0x1308>)
 800463a:	2201      	movs	r2, #1
 800463c:	701a      	strb	r2, [r3, #0]

			if (menu_channel1_enabled)
 800463e:	f897 3ac5 	ldrb.w	r3, [r7, #2757]	@ 0xac5
 8004642:	2b00      	cmp	r3, #0
 8004644:	d003      	beq.n	800464e <main+0x12a6>
				adc1_filled = 0;
 8004646:	4b1b      	ldr	r3, [pc, #108]	@ (80046b4 <main+0x130c>)
 8004648:	2200      	movs	r2, #0
 800464a:	701a      	strb	r2, [r3, #0]
 800464c:	e002      	b.n	8004654 <main+0x12ac>
			else
				adc1_filled = 1;
 800464e:	4b19      	ldr	r3, [pc, #100]	@ (80046b4 <main+0x130c>)
 8004650:	2201      	movs	r2, #1
 8004652:	701a      	strb	r2, [r3, #0]

			if (adc_immediate) {
 8004654:	4b18      	ldr	r3, [pc, #96]	@ (80046b8 <main+0x1310>)
 8004656:	781b      	ldrb	r3, [r3, #0]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d005      	beq.n	8004668 <main+0x12c0>
				// The ADC starts immediately after the previous measurement is handled
				HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&adc_data, 2);
 800465c:	2202      	movs	r2, #2
 800465e:	4917      	ldr	r1, [pc, #92]	@ (80046bc <main+0x1314>)
 8004660:	4817      	ldr	r0, [pc, #92]	@ (80046c0 <main+0x1318>)
 8004662:	f000 ff85 	bl	8005570 <HAL_ADC_Start_DMA>
 8004666:	e002      	b.n	800466e <main+0x12c6>
			} else {
				// ADC starts by timer
				HAL_TIM_Base_Start_IT(&htim10);
 8004668:	4816      	ldr	r0, [pc, #88]	@ (80046c4 <main+0x131c>)
 800466a:	f004 f93d 	bl	80088e8 <HAL_TIM_Base_Start_IT>
			}

			local_event_adc = 0;
 800466e:	2300      	movs	r3, #0
 8004670:	f887 3aad 	strb.w	r3, [r7, #2733]	@ 0xaad
		}

		frames++;
 8004674:	f897 3ab7 	ldrb.w	r3, [r7, #2743]	@ 0xab7
 8004678:	3301      	adds	r3, #1
 800467a:	f887 3ab7 	strb.w	r3, [r7, #2743]	@ 0xab7
  {
 800467e:	f7ff b80c 	b.w	800369a <main+0x2f2>
 8004682:	bf00      	nop
 8004684:	2000d510 	.word	0x2000d510
 8004688:	2000d0e4 	.word	0x2000d0e4
 800468c:	2000d514 	.word	0x2000d514
 8004690:	2000d4e0 	.word	0x2000d4e0
 8004694:	2000d0e2 	.word	0x2000d0e2
 8004698:	2000d504 	.word	0x2000d504
 800469c:	2000d508 	.word	0x2000d508
 80046a0:	2000d51c 	.word	0x2000d51c
 80046a4:	2000d51d 	.word	0x2000d51d
 80046a8:	2000d109 	.word	0x2000d109
 80046ac:	2000d10a 	.word	0x2000d10a
 80046b0:	2000d50c 	.word	0x2000d50c
 80046b4:	2000d0e0 	.word	0x2000d0e0
 80046b8:	2000d0e8 	.word	0x2000d0e8
 80046bc:	2000d4fc 	.word	0x2000d4fc
 80046c0:	2000d310 	.word	0x2000d310
 80046c4:	20013710 	.word	0x20013710

080046c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b094      	sub	sp, #80	@ 0x50
 80046cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80046ce:	f107 0320 	add.w	r3, r7, #32
 80046d2:	2230      	movs	r2, #48	@ 0x30
 80046d4:	2100      	movs	r1, #0
 80046d6:	4618      	mov	r0, r3
 80046d8:	f007 fb84 	bl	800bde4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80046dc:	f107 030c 	add.w	r3, r7, #12
 80046e0:	2200      	movs	r2, #0
 80046e2:	601a      	str	r2, [r3, #0]
 80046e4:	605a      	str	r2, [r3, #4]
 80046e6:	609a      	str	r2, [r3, #8]
 80046e8:	60da      	str	r2, [r3, #12]
 80046ea:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80046ec:	2300      	movs	r3, #0
 80046ee:	60bb      	str	r3, [r7, #8]
 80046f0:	4b27      	ldr	r3, [pc, #156]	@ (8004790 <SystemClock_Config+0xc8>)
 80046f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046f4:	4a26      	ldr	r2, [pc, #152]	@ (8004790 <SystemClock_Config+0xc8>)
 80046f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046fa:	6413      	str	r3, [r2, #64]	@ 0x40
 80046fc:	4b24      	ldr	r3, [pc, #144]	@ (8004790 <SystemClock_Config+0xc8>)
 80046fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004700:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004704:	60bb      	str	r3, [r7, #8]
 8004706:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004708:	2300      	movs	r3, #0
 800470a:	607b      	str	r3, [r7, #4]
 800470c:	4b21      	ldr	r3, [pc, #132]	@ (8004794 <SystemClock_Config+0xcc>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4a20      	ldr	r2, [pc, #128]	@ (8004794 <SystemClock_Config+0xcc>)
 8004712:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004716:	6013      	str	r3, [r2, #0]
 8004718:	4b1e      	ldr	r3, [pc, #120]	@ (8004794 <SystemClock_Config+0xcc>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004720:	607b      	str	r3, [r7, #4]
 8004722:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004724:	2302      	movs	r3, #2
 8004726:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004728:	2301      	movs	r3, #1
 800472a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800472c:	2310      	movs	r3, #16
 800472e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004730:	2302      	movs	r3, #2
 8004732:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004734:	2300      	movs	r3, #0
 8004736:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8004738:	2308      	movs	r3, #8
 800473a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 800473c:	2364      	movs	r3, #100	@ 0x64
 800473e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004740:	2302      	movs	r3, #2
 8004742:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8004744:	2307      	movs	r3, #7
 8004746:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004748:	f107 0320 	add.w	r3, r7, #32
 800474c:	4618      	mov	r0, r3
 800474e:	f002 ffe7 	bl	8007720 <HAL_RCC_OscConfig>
 8004752:	4603      	mov	r3, r0
 8004754:	2b00      	cmp	r3, #0
 8004756:	d001      	beq.n	800475c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8004758:	f000 f83e 	bl	80047d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800475c:	230f      	movs	r3, #15
 800475e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004760:	2302      	movs	r3, #2
 8004762:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004764:	2300      	movs	r3, #0
 8004766:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004768:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800476c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800476e:	2300      	movs	r3, #0
 8004770:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8004772:	f107 030c 	add.w	r3, r7, #12
 8004776:	2103      	movs	r1, #3
 8004778:	4618      	mov	r0, r3
 800477a:	f003 fa49 	bl	8007c10 <HAL_RCC_ClockConfig>
 800477e:	4603      	mov	r3, r0
 8004780:	2b00      	cmp	r3, #0
 8004782:	d001      	beq.n	8004788 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8004784:	f000 f828 	bl	80047d8 <Error_Handler>
  }
}
 8004788:	bf00      	nop
 800478a:	3750      	adds	r7, #80	@ 0x50
 800478c:	46bd      	mov	sp, r7
 800478e:	bd80      	pop	{r7, pc}
 8004790:	40023800 	.word	0x40023800
 8004794:	40007000 	.word	0x40007000

08004798 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b086      	sub	sp, #24
 800479c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800479e:	463b      	mov	r3, r7
 80047a0:	2200      	movs	r2, #0
 80047a2:	601a      	str	r2, [r3, #0]
 80047a4:	605a      	str	r2, [r3, #4]
 80047a6:	609a      	str	r2, [r3, #8]
 80047a8:	60da      	str	r2, [r3, #12]
 80047aa:	611a      	str	r2, [r3, #16]
 80047ac:	615a      	str	r2, [r3, #20]

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80047ae:	2301      	movs	r3, #1
 80047b0:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 80047b2:	23c0      	movs	r3, #192	@ 0xc0
 80047b4:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLLI2S.PLLI2SM = 16;
 80047b6:	2310      	movs	r3, #16
 80047b8:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80047ba:	2302      	movs	r3, #2
 80047bc:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80047be:	463b      	mov	r3, r7
 80047c0:	4618      	mov	r0, r3
 80047c2:	f003 fc45 	bl	8008050 <HAL_RCCEx_PeriphCLKConfig>
 80047c6:	4603      	mov	r3, r0
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d001      	beq.n	80047d0 <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 80047cc:	f000 f804 	bl	80047d8 <Error_Handler>
  }
}
 80047d0:	bf00      	nop
 80047d2:	3718      	adds	r7, #24
 80047d4:	46bd      	mov	sp, r7
 80047d6:	bd80      	pop	{r7, pc}

080047d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80047d8:	b480      	push	{r7}
 80047da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80047dc:	b672      	cpsid	i
}
 80047de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80047e0:	bf00      	nop
 80047e2:	e7fd      	b.n	80047e0 <Error_Handler+0x8>

080047e4 <MX_SPI4_Init>:
SPI_HandleTypeDef hspi4;
SPI_HandleTypeDef hspi5;

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 80047e8:	4b17      	ldr	r3, [pc, #92]	@ (8004848 <MX_SPI4_Init+0x64>)
 80047ea:	4a18      	ldr	r2, [pc, #96]	@ (800484c <MX_SPI4_Init+0x68>)
 80047ec:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 80047ee:	4b16      	ldr	r3, [pc, #88]	@ (8004848 <MX_SPI4_Init+0x64>)
 80047f0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80047f4:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 80047f6:	4b14      	ldr	r3, [pc, #80]	@ (8004848 <MX_SPI4_Init+0x64>)
 80047f8:	2200      	movs	r2, #0
 80047fa:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 80047fc:	4b12      	ldr	r3, [pc, #72]	@ (8004848 <MX_SPI4_Init+0x64>)
 80047fe:	2200      	movs	r2, #0
 8004800:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004802:	4b11      	ldr	r3, [pc, #68]	@ (8004848 <MX_SPI4_Init+0x64>)
 8004804:	2200      	movs	r2, #0
 8004806:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004808:	4b0f      	ldr	r3, [pc, #60]	@ (8004848 <MX_SPI4_Init+0x64>)
 800480a:	2200      	movs	r2, #0
 800480c:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 800480e:	4b0e      	ldr	r3, [pc, #56]	@ (8004848 <MX_SPI4_Init+0x64>)
 8004810:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004814:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004816:	4b0c      	ldr	r3, [pc, #48]	@ (8004848 <MX_SPI4_Init+0x64>)
 8004818:	2200      	movs	r2, #0
 800481a:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800481c:	4b0a      	ldr	r3, [pc, #40]	@ (8004848 <MX_SPI4_Init+0x64>)
 800481e:	2200      	movs	r2, #0
 8004820:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8004822:	4b09      	ldr	r3, [pc, #36]	@ (8004848 <MX_SPI4_Init+0x64>)
 8004824:	2200      	movs	r2, #0
 8004826:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004828:	4b07      	ldr	r3, [pc, #28]	@ (8004848 <MX_SPI4_Init+0x64>)
 800482a:	2200      	movs	r2, #0
 800482c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 10;
 800482e:	4b06      	ldr	r3, [pc, #24]	@ (8004848 <MX_SPI4_Init+0x64>)
 8004830:	220a      	movs	r2, #10
 8004832:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8004834:	4804      	ldr	r0, [pc, #16]	@ (8004848 <MX_SPI4_Init+0x64>)
 8004836:	f003 fd5d 	bl	80082f4 <HAL_SPI_Init>
 800483a:	4603      	mov	r3, r0
 800483c:	2b00      	cmp	r3, #0
 800483e:	d001      	beq.n	8004844 <MX_SPI4_Init+0x60>
  {
    Error_Handler();
 8004840:	f7ff ffca 	bl	80047d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8004844:	bf00      	nop
 8004846:	bd80      	pop	{r7, pc}
 8004848:	2001353c 	.word	0x2001353c
 800484c:	40013400 	.word	0x40013400

08004850 <MX_SPI5_Init>:
/* SPI5 init function */
void MX_SPI5_Init(void)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	af00      	add	r7, sp, #0
  /* USER CODE END SPI5_Init 0 */

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  hspi5.Instance = SPI5;
 8004854:	4b17      	ldr	r3, [pc, #92]	@ (80048b4 <MX_SPI5_Init+0x64>)
 8004856:	4a18      	ldr	r2, [pc, #96]	@ (80048b8 <MX_SPI5_Init+0x68>)
 8004858:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 800485a:	4b16      	ldr	r3, [pc, #88]	@ (80048b4 <MX_SPI5_Init+0x64>)
 800485c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004860:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8004862:	4b14      	ldr	r3, [pc, #80]	@ (80048b4 <MX_SPI5_Init+0x64>)
 8004864:	2200      	movs	r2, #0
 8004866:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8004868:	4b12      	ldr	r3, [pc, #72]	@ (80048b4 <MX_SPI5_Init+0x64>)
 800486a:	2200      	movs	r2, #0
 800486c:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 800486e:	4b11      	ldr	r3, [pc, #68]	@ (80048b4 <MX_SPI5_Init+0x64>)
 8004870:	2200      	movs	r2, #0
 8004872:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004874:	4b0f      	ldr	r3, [pc, #60]	@ (80048b4 <MX_SPI5_Init+0x64>)
 8004876:	2200      	movs	r2, #0
 8004878:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 800487a:	4b0e      	ldr	r3, [pc, #56]	@ (80048b4 <MX_SPI5_Init+0x64>)
 800487c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004880:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004882:	4b0c      	ldr	r3, [pc, #48]	@ (80048b4 <MX_SPI5_Init+0x64>)
 8004884:	2200      	movs	r2, #0
 8004886:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004888:	4b0a      	ldr	r3, [pc, #40]	@ (80048b4 <MX_SPI5_Init+0x64>)
 800488a:	2200      	movs	r2, #0
 800488c:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 800488e:	4b09      	ldr	r3, [pc, #36]	@ (80048b4 <MX_SPI5_Init+0x64>)
 8004890:	2200      	movs	r2, #0
 8004892:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004894:	4b07      	ldr	r3, [pc, #28]	@ (80048b4 <MX_SPI5_Init+0x64>)
 8004896:	2200      	movs	r2, #0
 8004898:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 800489a:	4b06      	ldr	r3, [pc, #24]	@ (80048b4 <MX_SPI5_Init+0x64>)
 800489c:	220a      	movs	r2, #10
 800489e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 80048a0:	4804      	ldr	r0, [pc, #16]	@ (80048b4 <MX_SPI5_Init+0x64>)
 80048a2:	f003 fd27 	bl	80082f4 <HAL_SPI_Init>
 80048a6:	4603      	mov	r3, r0
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d001      	beq.n	80048b0 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 80048ac:	f7ff ff94 	bl	80047d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 80048b0:	bf00      	nop
 80048b2:	bd80      	pop	{r7, pc}
 80048b4:	20013594 	.word	0x20013594
 80048b8:	40015000 	.word	0x40015000

080048bc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	b08e      	sub	sp, #56	@ 0x38
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80048c8:	2200      	movs	r2, #0
 80048ca:	601a      	str	r2, [r3, #0]
 80048cc:	605a      	str	r2, [r3, #4]
 80048ce:	609a      	str	r2, [r3, #8]
 80048d0:	60da      	str	r2, [r3, #12]
 80048d2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI4)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a59      	ldr	r2, [pc, #356]	@ (8004a40 <HAL_SPI_MspInit+0x184>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d15c      	bne.n	8004998 <HAL_SPI_MspInit+0xdc>
  {
  /* USER CODE BEGIN SPI4_MspInit 0 */

  /* USER CODE END SPI4_MspInit 0 */
    /* SPI4 clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 80048de:	2300      	movs	r3, #0
 80048e0:	623b      	str	r3, [r7, #32]
 80048e2:	4b58      	ldr	r3, [pc, #352]	@ (8004a44 <HAL_SPI_MspInit+0x188>)
 80048e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048e6:	4a57      	ldr	r2, [pc, #348]	@ (8004a44 <HAL_SPI_MspInit+0x188>)
 80048e8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80048ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80048ee:	4b55      	ldr	r3, [pc, #340]	@ (8004a44 <HAL_SPI_MspInit+0x188>)
 80048f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048f2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80048f6:	623b      	str	r3, [r7, #32]
 80048f8:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80048fa:	2300      	movs	r3, #0
 80048fc:	61fb      	str	r3, [r7, #28]
 80048fe:	4b51      	ldr	r3, [pc, #324]	@ (8004a44 <HAL_SPI_MspInit+0x188>)
 8004900:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004902:	4a50      	ldr	r2, [pc, #320]	@ (8004a44 <HAL_SPI_MspInit+0x188>)
 8004904:	f043 0301 	orr.w	r3, r3, #1
 8004908:	6313      	str	r3, [r2, #48]	@ 0x30
 800490a:	4b4e      	ldr	r3, [pc, #312]	@ (8004a44 <HAL_SPI_MspInit+0x188>)
 800490c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800490e:	f003 0301 	and.w	r3, r3, #1
 8004912:	61fb      	str	r3, [r7, #28]
 8004914:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004916:	2300      	movs	r3, #0
 8004918:	61bb      	str	r3, [r7, #24]
 800491a:	4b4a      	ldr	r3, [pc, #296]	@ (8004a44 <HAL_SPI_MspInit+0x188>)
 800491c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800491e:	4a49      	ldr	r2, [pc, #292]	@ (8004a44 <HAL_SPI_MspInit+0x188>)
 8004920:	f043 0302 	orr.w	r3, r3, #2
 8004924:	6313      	str	r3, [r2, #48]	@ 0x30
 8004926:	4b47      	ldr	r3, [pc, #284]	@ (8004a44 <HAL_SPI_MspInit+0x188>)
 8004928:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800492a:	f003 0302 	and.w	r3, r3, #2
 800492e:	61bb      	str	r3, [r7, #24]
 8004930:	69bb      	ldr	r3, [r7, #24]
    /**SPI4 GPIO Configuration
    PA1     ------> SPI4_MOSI
    PB13     ------> SPI4_SCK
    PA11     ------> SPI4_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8004932:	2302      	movs	r3, #2
 8004934:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004936:	2302      	movs	r3, #2
 8004938:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800493a:	2300      	movs	r3, #0
 800493c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800493e:	2303      	movs	r3, #3
 8004940:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8004942:	2305      	movs	r3, #5
 8004944:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004946:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800494a:	4619      	mov	r1, r3
 800494c:	483e      	ldr	r0, [pc, #248]	@ (8004a48 <HAL_SPI_MspInit+0x18c>)
 800494e:	f001 ff51 	bl	80067f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8004952:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004956:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004958:	2302      	movs	r3, #2
 800495a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800495c:	2300      	movs	r3, #0
 800495e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004960:	2303      	movs	r3, #3
 8004962:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI4;
 8004964:	2306      	movs	r3, #6
 8004966:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004968:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800496c:	4619      	mov	r1, r3
 800496e:	4837      	ldr	r0, [pc, #220]	@ (8004a4c <HAL_SPI_MspInit+0x190>)
 8004970:	f001 ff40 	bl	80067f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8004974:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004978:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800497a:	2302      	movs	r3, #2
 800497c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800497e:	2300      	movs	r3, #0
 8004980:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004982:	2303      	movs	r3, #3
 8004984:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI4;
 8004986:	2306      	movs	r3, #6
 8004988:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800498a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800498e:	4619      	mov	r1, r3
 8004990:	482d      	ldr	r0, [pc, #180]	@ (8004a48 <HAL_SPI_MspInit+0x18c>)
 8004992:	f001 ff2f 	bl	80067f4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 8004996:	e04f      	b.n	8004a38 <HAL_SPI_MspInit+0x17c>
  else if(spiHandle->Instance==SPI5)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	4a2c      	ldr	r2, [pc, #176]	@ (8004a50 <HAL_SPI_MspInit+0x194>)
 800499e:	4293      	cmp	r3, r2
 80049a0:	d14a      	bne.n	8004a38 <HAL_SPI_MspInit+0x17c>
    __HAL_RCC_SPI5_CLK_ENABLE();
 80049a2:	2300      	movs	r3, #0
 80049a4:	617b      	str	r3, [r7, #20]
 80049a6:	4b27      	ldr	r3, [pc, #156]	@ (8004a44 <HAL_SPI_MspInit+0x188>)
 80049a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049aa:	4a26      	ldr	r2, [pc, #152]	@ (8004a44 <HAL_SPI_MspInit+0x188>)
 80049ac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80049b0:	6453      	str	r3, [r2, #68]	@ 0x44
 80049b2:	4b24      	ldr	r3, [pc, #144]	@ (8004a44 <HAL_SPI_MspInit+0x188>)
 80049b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80049ba:	617b      	str	r3, [r7, #20]
 80049bc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80049be:	2300      	movs	r3, #0
 80049c0:	613b      	str	r3, [r7, #16]
 80049c2:	4b20      	ldr	r3, [pc, #128]	@ (8004a44 <HAL_SPI_MspInit+0x188>)
 80049c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049c6:	4a1f      	ldr	r2, [pc, #124]	@ (8004a44 <HAL_SPI_MspInit+0x188>)
 80049c8:	f043 0302 	orr.w	r3, r3, #2
 80049cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80049ce:	4b1d      	ldr	r3, [pc, #116]	@ (8004a44 <HAL_SPI_MspInit+0x188>)
 80049d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049d2:	f003 0302 	and.w	r3, r3, #2
 80049d6:	613b      	str	r3, [r7, #16]
 80049d8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80049da:	2300      	movs	r3, #0
 80049dc:	60fb      	str	r3, [r7, #12]
 80049de:	4b19      	ldr	r3, [pc, #100]	@ (8004a44 <HAL_SPI_MspInit+0x188>)
 80049e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049e2:	4a18      	ldr	r2, [pc, #96]	@ (8004a44 <HAL_SPI_MspInit+0x188>)
 80049e4:	f043 0301 	orr.w	r3, r3, #1
 80049e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80049ea:	4b16      	ldr	r3, [pc, #88]	@ (8004a44 <HAL_SPI_MspInit+0x188>)
 80049ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049ee:	f003 0301 	and.w	r3, r3, #1
 80049f2:	60fb      	str	r3, [r7, #12]
 80049f4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80049f6:	2301      	movs	r3, #1
 80049f8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049fa:	2302      	movs	r3, #2
 80049fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049fe:	2300      	movs	r3, #0
 8004a00:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a02:	2303      	movs	r3, #3
 8004a04:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI5;
 8004a06:	2306      	movs	r3, #6
 8004a08:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a0a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004a0e:	4619      	mov	r1, r3
 8004a10:	480e      	ldr	r0, [pc, #56]	@ (8004a4c <HAL_SPI_MspInit+0x190>)
 8004a12:	f001 feef 	bl	80067f4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8004a16:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8004a1a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a1c:	2302      	movs	r3, #2
 8004a1e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a20:	2300      	movs	r3, #0
 8004a22:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a24:	2303      	movs	r3, #3
 8004a26:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI5;
 8004a28:	2306      	movs	r3, #6
 8004a2a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a2c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004a30:	4619      	mov	r1, r3
 8004a32:	4805      	ldr	r0, [pc, #20]	@ (8004a48 <HAL_SPI_MspInit+0x18c>)
 8004a34:	f001 fede 	bl	80067f4 <HAL_GPIO_Init>
}
 8004a38:	bf00      	nop
 8004a3a:	3738      	adds	r7, #56	@ 0x38
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	bd80      	pop	{r7, pc}
 8004a40:	40013400 	.word	0x40013400
 8004a44:	40023800 	.word	0x40023800
 8004a48:	40020000 	.word	0x40020000
 8004a4c:	40020400 	.word	0x40020400
 8004a50:	40015000 	.word	0x40015000

08004a54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	b082      	sub	sp, #8
 8004a58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	607b      	str	r3, [r7, #4]
 8004a5e:	4b10      	ldr	r3, [pc, #64]	@ (8004aa0 <HAL_MspInit+0x4c>)
 8004a60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a62:	4a0f      	ldr	r2, [pc, #60]	@ (8004aa0 <HAL_MspInit+0x4c>)
 8004a64:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004a68:	6453      	str	r3, [r2, #68]	@ 0x44
 8004a6a:	4b0d      	ldr	r3, [pc, #52]	@ (8004aa0 <HAL_MspInit+0x4c>)
 8004a6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a6e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004a72:	607b      	str	r3, [r7, #4]
 8004a74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004a76:	2300      	movs	r3, #0
 8004a78:	603b      	str	r3, [r7, #0]
 8004a7a:	4b09      	ldr	r3, [pc, #36]	@ (8004aa0 <HAL_MspInit+0x4c>)
 8004a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a7e:	4a08      	ldr	r2, [pc, #32]	@ (8004aa0 <HAL_MspInit+0x4c>)
 8004a80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a84:	6413      	str	r3, [r2, #64]	@ 0x40
 8004a86:	4b06      	ldr	r3, [pc, #24]	@ (8004aa0 <HAL_MspInit+0x4c>)
 8004a88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a8e:	603b      	str	r3, [r7, #0]
 8004a90:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8004a92:	2007      	movs	r0, #7
 8004a94:	f001 fa4e 	bl	8005f34 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004a98:	bf00      	nop
 8004a9a:	3708      	adds	r7, #8
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	bd80      	pop	{r7, pc}
 8004aa0:	40023800 	.word	0x40023800

08004aa4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004aa4:	b480      	push	{r7}
 8004aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004aa8:	bf00      	nop
 8004aaa:	e7fd      	b.n	8004aa8 <NMI_Handler+0x4>

08004aac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004aac:	b480      	push	{r7}
 8004aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004ab0:	bf00      	nop
 8004ab2:	e7fd      	b.n	8004ab0 <HardFault_Handler+0x4>

08004ab4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004ab8:	bf00      	nop
 8004aba:	e7fd      	b.n	8004ab8 <MemManage_Handler+0x4>

08004abc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004abc:	b480      	push	{r7}
 8004abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004ac0:	bf00      	nop
 8004ac2:	e7fd      	b.n	8004ac0 <BusFault_Handler+0x4>

08004ac4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004ac8:	bf00      	nop
 8004aca:	e7fd      	b.n	8004ac8 <UsageFault_Handler+0x4>

08004acc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004acc:	b480      	push	{r7}
 8004ace:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004ad0:	bf00      	nop
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad8:	4770      	bx	lr

08004ada <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004ada:	b480      	push	{r7}
 8004adc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004ade:	bf00      	nop
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae6:	4770      	bx	lr

08004ae8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004ae8:	b480      	push	{r7}
 8004aea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004aec:	bf00      	nop
 8004aee:	46bd      	mov	sp, r7
 8004af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af4:	4770      	bx	lr

08004af6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004af6:	b580      	push	{r7, lr}
 8004af8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004afa:	f000 fcb1 	bl	8005460 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004afe:	bf00      	nop
 8004b00:	bd80      	pop	{r7, pc}
	...

08004b04 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8004b08:	4802      	ldr	r0, [pc, #8]	@ (8004b14 <DMA1_Stream3_IRQHandler+0x10>)
 8004b0a:	f001 fc09 	bl	8006320 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8004b0e:	bf00      	nop
 8004b10:	bd80      	pop	{r7, pc}
 8004b12:	bf00      	nop
 8004b14:	2000d450 	.word	0x2000d450

08004b18 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004b1c:	4803      	ldr	r0, [pc, #12]	@ (8004b2c <TIM1_UP_TIM10_IRQHandler+0x14>)
 8004b1e:	f004 f923 	bl	8008d68 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 8004b22:	4803      	ldr	r0, [pc, #12]	@ (8004b30 <TIM1_UP_TIM10_IRQHandler+0x18>)
 8004b24:	f004 f920 	bl	8008d68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8004b28:	bf00      	nop
 8004b2a:	bd80      	pop	{r7, pc}
 8004b2c:	200135f0 	.word	0x200135f0
 8004b30:	20013710 	.word	0x20013710

08004b34 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004b38:	4802      	ldr	r0, [pc, #8]	@ (8004b44 <TIM2_IRQHandler+0x10>)
 8004b3a:	f004 f915 	bl	8008d68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004b3e:	bf00      	nop
 8004b40:	bd80      	pop	{r7, pc}
 8004b42:	bf00      	nop
 8004b44:	20013638 	.word	0x20013638

08004b48 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8004b4c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8004b50:	f002 f806 	bl	8006b60 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004b54:	bf00      	nop
 8004b56:	bd80      	pop	{r7, pc}

08004b58 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004b5c:	4802      	ldr	r0, [pc, #8]	@ (8004b68 <DMA2_Stream0_IRQHandler+0x10>)
 8004b5e:	f001 fbdf 	bl	8006320 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8004b62:	bf00      	nop
 8004b64:	bd80      	pop	{r7, pc}
 8004b66:	bf00      	nop
 8004b68:	2000d358 	.word	0x2000d358

08004b6c <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8004b70:	4802      	ldr	r0, [pc, #8]	@ (8004b7c <USART6_IRQHandler+0x10>)
 8004b72:	f005 f841 	bl	8009bf8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8004b76:	bf00      	nop
 8004b78:	bd80      	pop	{r7, pc}
 8004b7a:	bf00      	nop
 8004b7c:	200137a0 	.word	0x200137a0

08004b80 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b086      	sub	sp, #24
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004b88:	4a14      	ldr	r2, [pc, #80]	@ (8004bdc <_sbrk+0x5c>)
 8004b8a:	4b15      	ldr	r3, [pc, #84]	@ (8004be0 <_sbrk+0x60>)
 8004b8c:	1ad3      	subs	r3, r2, r3
 8004b8e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004b90:	697b      	ldr	r3, [r7, #20]
 8004b92:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004b94:	4b13      	ldr	r3, [pc, #76]	@ (8004be4 <_sbrk+0x64>)
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d102      	bne.n	8004ba2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004b9c:	4b11      	ldr	r3, [pc, #68]	@ (8004be4 <_sbrk+0x64>)
 8004b9e:	4a12      	ldr	r2, [pc, #72]	@ (8004be8 <_sbrk+0x68>)
 8004ba0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004ba2:	4b10      	ldr	r3, [pc, #64]	@ (8004be4 <_sbrk+0x64>)
 8004ba4:	681a      	ldr	r2, [r3, #0]
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	4413      	add	r3, r2
 8004baa:	693a      	ldr	r2, [r7, #16]
 8004bac:	429a      	cmp	r2, r3
 8004bae:	d207      	bcs.n	8004bc0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004bb0:	f007 f96a 	bl	800be88 <__errno>
 8004bb4:	4603      	mov	r3, r0
 8004bb6:	220c      	movs	r2, #12
 8004bb8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004bba:	f04f 33ff 	mov.w	r3, #4294967295
 8004bbe:	e009      	b.n	8004bd4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004bc0:	4b08      	ldr	r3, [pc, #32]	@ (8004be4 <_sbrk+0x64>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004bc6:	4b07      	ldr	r3, [pc, #28]	@ (8004be4 <_sbrk+0x64>)
 8004bc8:	681a      	ldr	r2, [r3, #0]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	4413      	add	r3, r2
 8004bce:	4a05      	ldr	r2, [pc, #20]	@ (8004be4 <_sbrk+0x64>)
 8004bd0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
}
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	3718      	adds	r7, #24
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	bd80      	pop	{r7, pc}
 8004bdc:	20020000 	.word	0x20020000
 8004be0:	00000800 	.word	0x00000800
 8004be4:	200135ec 	.word	0x200135ec
 8004be8:	20013950 	.word	0x20013950

08004bec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004bec:	b480      	push	{r7}
 8004bee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004bf0:	4b06      	ldr	r3, [pc, #24]	@ (8004c0c <SystemInit+0x20>)
 8004bf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bf6:	4a05      	ldr	r2, [pc, #20]	@ (8004c0c <SystemInit+0x20>)
 8004bf8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004bfc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004c00:	bf00      	nop
 8004c02:	46bd      	mov	sp, r7
 8004c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c08:	4770      	bx	lr
 8004c0a:	bf00      	nop
 8004c0c:	e000ed00 	.word	0xe000ed00

08004c10 <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim10;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b096      	sub	sp, #88	@ 0x58
 8004c14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004c16:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	601a      	str	r2, [r3, #0]
 8004c1e:	605a      	str	r2, [r3, #4]
 8004c20:	609a      	str	r2, [r3, #8]
 8004c22:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004c24:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8004c28:	2200      	movs	r2, #0
 8004c2a:	601a      	str	r2, [r3, #0]
 8004c2c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004c2e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004c32:	2200      	movs	r2, #0
 8004c34:	601a      	str	r2, [r3, #0]
 8004c36:	605a      	str	r2, [r3, #4]
 8004c38:	609a      	str	r2, [r3, #8]
 8004c3a:	60da      	str	r2, [r3, #12]
 8004c3c:	611a      	str	r2, [r3, #16]
 8004c3e:	615a      	str	r2, [r3, #20]
 8004c40:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004c42:	1d3b      	adds	r3, r7, #4
 8004c44:	2220      	movs	r2, #32
 8004c46:	2100      	movs	r1, #0
 8004c48:	4618      	mov	r0, r3
 8004c4a:	f007 f8cb 	bl	800bde4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8004c4e:	4b3f      	ldr	r3, [pc, #252]	@ (8004d4c <MX_TIM1_Init+0x13c>)
 8004c50:	4a3f      	ldr	r2, [pc, #252]	@ (8004d50 <MX_TIM1_Init+0x140>)
 8004c52:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 100-1;
 8004c54:	4b3d      	ldr	r3, [pc, #244]	@ (8004d4c <MX_TIM1_Init+0x13c>)
 8004c56:	2263      	movs	r2, #99	@ 0x63
 8004c58:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004c5a:	4b3c      	ldr	r3, [pc, #240]	@ (8004d4c <MX_TIM1_Init+0x13c>)
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 8004c60:	4b3a      	ldr	r3, [pc, #232]	@ (8004d4c <MX_TIM1_Init+0x13c>)
 8004c62:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8004c66:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004c68:	4b38      	ldr	r3, [pc, #224]	@ (8004d4c <MX_TIM1_Init+0x13c>)
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8004c6e:	4b37      	ldr	r3, [pc, #220]	@ (8004d4c <MX_TIM1_Init+0x13c>)
 8004c70:	2200      	movs	r2, #0
 8004c72:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004c74:	4b35      	ldr	r3, [pc, #212]	@ (8004d4c <MX_TIM1_Init+0x13c>)
 8004c76:	2200      	movs	r2, #0
 8004c78:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8004c7a:	4834      	ldr	r0, [pc, #208]	@ (8004d4c <MX_TIM1_Init+0x13c>)
 8004c7c:	f003 fde4 	bl	8008848 <HAL_TIM_Base_Init>
 8004c80:	4603      	mov	r3, r0
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d001      	beq.n	8004c8a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8004c86:	f7ff fda7 	bl	80047d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004c8a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004c8e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8004c90:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8004c94:	4619      	mov	r1, r3
 8004c96:	482d      	ldr	r0, [pc, #180]	@ (8004d4c <MX_TIM1_Init+0x13c>)
 8004c98:	f004 fa18 	bl	80090cc <HAL_TIM_ConfigClockSource>
 8004c9c:	4603      	mov	r3, r0
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d001      	beq.n	8004ca6 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8004ca2:	f7ff fd99 	bl	80047d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004ca6:	4829      	ldr	r0, [pc, #164]	@ (8004d4c <MX_TIM1_Init+0x13c>)
 8004ca8:	f003 feaf 	bl	8008a0a <HAL_TIM_PWM_Init>
 8004cac:	4603      	mov	r3, r0
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d001      	beq.n	8004cb6 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8004cb2:	f7ff fd91 	bl	80047d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004cba:	2300      	movs	r3, #0
 8004cbc:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004cbe:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8004cc2:	4619      	mov	r1, r3
 8004cc4:	4821      	ldr	r0, [pc, #132]	@ (8004d4c <MX_TIM1_Init+0x13c>)
 8004cc6:	f004 fdc3 	bl	8009850 <HAL_TIMEx_MasterConfigSynchronization>
 8004cca:	4603      	mov	r3, r0
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d001      	beq.n	8004cd4 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8004cd0:	f7ff fd82 	bl	80047d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004cd4:	2360      	movs	r3, #96	@ 0x60
 8004cd6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 500;
 8004cd8:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8004cdc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004cde:	2300      	movs	r3, #0
 8004ce0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004cea:	2300      	movs	r3, #0
 8004cec:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004cee:	2300      	movs	r3, #0
 8004cf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004cf2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	4619      	mov	r1, r3
 8004cfa:	4814      	ldr	r0, [pc, #80]	@ (8004d4c <MX_TIM1_Init+0x13c>)
 8004cfc:	f004 f924 	bl	8008f48 <HAL_TIM_PWM_ConfigChannel>
 8004d00:	4603      	mov	r3, r0
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d001      	beq.n	8004d0a <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 8004d06:	f7ff fd67 	bl	80047d8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004d0e:	2300      	movs	r3, #0
 8004d10:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004d12:	2300      	movs	r3, #0
 8004d14:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8004d16:	2300      	movs	r3, #0
 8004d18:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004d1e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004d22:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004d24:	2300      	movs	r3, #0
 8004d26:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8004d28:	1d3b      	adds	r3, r7, #4
 8004d2a:	4619      	mov	r1, r3
 8004d2c:	4807      	ldr	r0, [pc, #28]	@ (8004d4c <MX_TIM1_Init+0x13c>)
 8004d2e:	f004 fdfd 	bl	800992c <HAL_TIMEx_ConfigBreakDeadTime>
 8004d32:	4603      	mov	r3, r0
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d001      	beq.n	8004d3c <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 8004d38:	f7ff fd4e 	bl	80047d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8004d3c:	4803      	ldr	r0, [pc, #12]	@ (8004d4c <MX_TIM1_Init+0x13c>)
 8004d3e:	f000 f9ff 	bl	8005140 <HAL_TIM_MspPostInit>

}
 8004d42:	bf00      	nop
 8004d44:	3758      	adds	r7, #88	@ 0x58
 8004d46:	46bd      	mov	sp, r7
 8004d48:	bd80      	pop	{r7, pc}
 8004d4a:	bf00      	nop
 8004d4c:	200135f0 	.word	0x200135f0
 8004d50:	40010000 	.word	0x40010000

08004d54 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b086      	sub	sp, #24
 8004d58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004d5a:	f107 0308 	add.w	r3, r7, #8
 8004d5e:	2200      	movs	r2, #0
 8004d60:	601a      	str	r2, [r3, #0]
 8004d62:	605a      	str	r2, [r3, #4]
 8004d64:	609a      	str	r2, [r3, #8]
 8004d66:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004d68:	463b      	mov	r3, r7
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	601a      	str	r2, [r3, #0]
 8004d6e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004d70:	4b1d      	ldr	r3, [pc, #116]	@ (8004de8 <MX_TIM2_Init+0x94>)
 8004d72:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8004d76:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 100-1;
 8004d78:	4b1b      	ldr	r3, [pc, #108]	@ (8004de8 <MX_TIM2_Init+0x94>)
 8004d7a:	2263      	movs	r2, #99	@ 0x63
 8004d7c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004d7e:	4b1a      	ldr	r3, [pc, #104]	@ (8004de8 <MX_TIM2_Init+0x94>)
 8004d80:	2200      	movs	r2, #0
 8004d82:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 32-1;
 8004d84:	4b18      	ldr	r3, [pc, #96]	@ (8004de8 <MX_TIM2_Init+0x94>)
 8004d86:	221f      	movs	r2, #31
 8004d88:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004d8a:	4b17      	ldr	r3, [pc, #92]	@ (8004de8 <MX_TIM2_Init+0x94>)
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004d90:	4b15      	ldr	r3, [pc, #84]	@ (8004de8 <MX_TIM2_Init+0x94>)
 8004d92:	2200      	movs	r2, #0
 8004d94:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004d96:	4814      	ldr	r0, [pc, #80]	@ (8004de8 <MX_TIM2_Init+0x94>)
 8004d98:	f003 fd56 	bl	8008848 <HAL_TIM_Base_Init>
 8004d9c:	4603      	mov	r3, r0
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d001      	beq.n	8004da6 <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 8004da2:	f7ff fd19 	bl	80047d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004da6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004daa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004dac:	f107 0308 	add.w	r3, r7, #8
 8004db0:	4619      	mov	r1, r3
 8004db2:	480d      	ldr	r0, [pc, #52]	@ (8004de8 <MX_TIM2_Init+0x94>)
 8004db4:	f004 f98a 	bl	80090cc <HAL_TIM_ConfigClockSource>
 8004db8:	4603      	mov	r3, r0
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d001      	beq.n	8004dc2 <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 8004dbe:	f7ff fd0b 	bl	80047d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004dca:	463b      	mov	r3, r7
 8004dcc:	4619      	mov	r1, r3
 8004dce:	4806      	ldr	r0, [pc, #24]	@ (8004de8 <MX_TIM2_Init+0x94>)
 8004dd0:	f004 fd3e 	bl	8009850 <HAL_TIMEx_MasterConfigSynchronization>
 8004dd4:	4603      	mov	r3, r0
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d001      	beq.n	8004dde <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8004dda:	f7ff fcfd 	bl	80047d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8004dde:	bf00      	nop
 8004de0:	3718      	adds	r7, #24
 8004de2:	46bd      	mov	sp, r7
 8004de4:	bd80      	pop	{r7, pc}
 8004de6:	bf00      	nop
 8004de8:	20013638 	.word	0x20013638

08004dec <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b08c      	sub	sp, #48	@ 0x30
 8004df0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8004df2:	f107 030c 	add.w	r3, r7, #12
 8004df6:	2224      	movs	r2, #36	@ 0x24
 8004df8:	2100      	movs	r1, #0
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	f006 fff2 	bl	800bde4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004e00:	1d3b      	adds	r3, r7, #4
 8004e02:	2200      	movs	r2, #0
 8004e04:	601a      	str	r2, [r3, #0]
 8004e06:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8004e08:	4b20      	ldr	r3, [pc, #128]	@ (8004e8c <MX_TIM3_Init+0xa0>)
 8004e0a:	4a21      	ldr	r2, [pc, #132]	@ (8004e90 <MX_TIM3_Init+0xa4>)
 8004e0c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8004e0e:	4b1f      	ldr	r3, [pc, #124]	@ (8004e8c <MX_TIM3_Init+0xa0>)
 8004e10:	2200      	movs	r2, #0
 8004e12:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004e14:	4b1d      	ldr	r3, [pc, #116]	@ (8004e8c <MX_TIM3_Init+0xa0>)
 8004e16:	2200      	movs	r2, #0
 8004e18:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8004e1a:	4b1c      	ldr	r3, [pc, #112]	@ (8004e8c <MX_TIM3_Init+0xa0>)
 8004e1c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004e20:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004e22:	4b1a      	ldr	r3, [pc, #104]	@ (8004e8c <MX_TIM3_Init+0xa0>)
 8004e24:	2200      	movs	r2, #0
 8004e26:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004e28:	4b18      	ldr	r3, [pc, #96]	@ (8004e8c <MX_TIM3_Init+0xa0>)
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8004e2e:	2301      	movs	r3, #1
 8004e30:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8004e32:	2300      	movs	r3, #0
 8004e34:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8004e36:	2301      	movs	r3, #1
 8004e38:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8004e3e:	2300      	movs	r3, #0
 8004e40:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8004e42:	2300      	movs	r3, #0
 8004e44:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004e46:	2301      	movs	r3, #1
 8004e48:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8004e4e:	2300      	movs	r3, #0
 8004e50:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8004e52:	f107 030c 	add.w	r3, r7, #12
 8004e56:	4619      	mov	r1, r3
 8004e58:	480c      	ldr	r0, [pc, #48]	@ (8004e8c <MX_TIM3_Init+0xa0>)
 8004e5a:	f003 fedf 	bl	8008c1c <HAL_TIM_Encoder_Init>
 8004e5e:	4603      	mov	r3, r0
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d001      	beq.n	8004e68 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8004e64:	f7ff fcb8 	bl	80047d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004e68:	2300      	movs	r3, #0
 8004e6a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004e70:	1d3b      	adds	r3, r7, #4
 8004e72:	4619      	mov	r1, r3
 8004e74:	4805      	ldr	r0, [pc, #20]	@ (8004e8c <MX_TIM3_Init+0xa0>)
 8004e76:	f004 fceb 	bl	8009850 <HAL_TIMEx_MasterConfigSynchronization>
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d001      	beq.n	8004e84 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8004e80:	f7ff fcaa 	bl	80047d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8004e84:	bf00      	nop
 8004e86:	3730      	adds	r7, #48	@ 0x30
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	bd80      	pop	{r7, pc}
 8004e8c:	20013680 	.word	0x20013680
 8004e90:	40000400 	.word	0x40000400

08004e94 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b08c      	sub	sp, #48	@ 0x30
 8004e98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8004e9a:	f107 030c 	add.w	r3, r7, #12
 8004e9e:	2224      	movs	r2, #36	@ 0x24
 8004ea0:	2100      	movs	r1, #0
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	f006 ff9e 	bl	800bde4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004ea8:	1d3b      	adds	r3, r7, #4
 8004eaa:	2200      	movs	r2, #0
 8004eac:	601a      	str	r2, [r3, #0]
 8004eae:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8004eb0:	4b20      	ldr	r3, [pc, #128]	@ (8004f34 <MX_TIM4_Init+0xa0>)
 8004eb2:	4a21      	ldr	r2, [pc, #132]	@ (8004f38 <MX_TIM4_Init+0xa4>)
 8004eb4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8004eb6:	4b1f      	ldr	r3, [pc, #124]	@ (8004f34 <MX_TIM4_Init+0xa0>)
 8004eb8:	2200      	movs	r2, #0
 8004eba:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004ebc:	4b1d      	ldr	r3, [pc, #116]	@ (8004f34 <MX_TIM4_Init+0xa0>)
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8004ec2:	4b1c      	ldr	r3, [pc, #112]	@ (8004f34 <MX_TIM4_Init+0xa0>)
 8004ec4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004ec8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004eca:	4b1a      	ldr	r3, [pc, #104]	@ (8004f34 <MX_TIM4_Init+0xa0>)
 8004ecc:	2200      	movs	r2, #0
 8004ece:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004ed0:	4b18      	ldr	r3, [pc, #96]	@ (8004f34 <MX_TIM4_Init+0xa0>)
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8004eda:	2300      	movs	r3, #0
 8004edc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8004ede:	2301      	movs	r3, #1
 8004ee0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8004eea:	2300      	movs	r3, #0
 8004eec:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004eee:	2301      	movs	r3, #1
 8004ef0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8004efa:	f107 030c 	add.w	r3, r7, #12
 8004efe:	4619      	mov	r1, r3
 8004f00:	480c      	ldr	r0, [pc, #48]	@ (8004f34 <MX_TIM4_Init+0xa0>)
 8004f02:	f003 fe8b 	bl	8008c1c <HAL_TIM_Encoder_Init>
 8004f06:	4603      	mov	r3, r0
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d001      	beq.n	8004f10 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8004f0c:	f7ff fc64 	bl	80047d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004f10:	2300      	movs	r3, #0
 8004f12:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004f14:	2300      	movs	r3, #0
 8004f16:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004f18:	1d3b      	adds	r3, r7, #4
 8004f1a:	4619      	mov	r1, r3
 8004f1c:	4805      	ldr	r0, [pc, #20]	@ (8004f34 <MX_TIM4_Init+0xa0>)
 8004f1e:	f004 fc97 	bl	8009850 <HAL_TIMEx_MasterConfigSynchronization>
 8004f22:	4603      	mov	r3, r0
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d001      	beq.n	8004f2c <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8004f28:	f7ff fc56 	bl	80047d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8004f2c:	bf00      	nop
 8004f2e:	3730      	adds	r7, #48	@ 0x30
 8004f30:	46bd      	mov	sp, r7
 8004f32:	bd80      	pop	{r7, pc}
 8004f34:	200136c8 	.word	0x200136c8
 8004f38:	40000800 	.word	0x40000800

08004f3c <MX_TIM10_Init>:
/* TIM10 init function */
void MX_TIM10_Init(void)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8004f40:	4b0e      	ldr	r3, [pc, #56]	@ (8004f7c <MX_TIM10_Init+0x40>)
 8004f42:	4a0f      	ldr	r2, [pc, #60]	@ (8004f80 <MX_TIM10_Init+0x44>)
 8004f44:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 8004f46:	4b0d      	ldr	r3, [pc, #52]	@ (8004f7c <MX_TIM10_Init+0x40>)
 8004f48:	2200      	movs	r2, #0
 8004f4a:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004f4c:	4b0b      	ldr	r3, [pc, #44]	@ (8004f7c <MX_TIM10_Init+0x40>)
 8004f4e:	2200      	movs	r2, #0
 8004f50:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 288-1;
 8004f52:	4b0a      	ldr	r3, [pc, #40]	@ (8004f7c <MX_TIM10_Init+0x40>)
 8004f54:	f240 121f 	movw	r2, #287	@ 0x11f
 8004f58:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004f5a:	4b08      	ldr	r3, [pc, #32]	@ (8004f7c <MX_TIM10_Init+0x40>)
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004f60:	4b06      	ldr	r3, [pc, #24]	@ (8004f7c <MX_TIM10_Init+0x40>)
 8004f62:	2200      	movs	r2, #0
 8004f64:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8004f66:	4805      	ldr	r0, [pc, #20]	@ (8004f7c <MX_TIM10_Init+0x40>)
 8004f68:	f003 fc6e 	bl	8008848 <HAL_TIM_Base_Init>
 8004f6c:	4603      	mov	r3, r0
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d001      	beq.n	8004f76 <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 8004f72:	f7ff fc31 	bl	80047d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8004f76:	bf00      	nop
 8004f78:	bd80      	pop	{r7, pc}
 8004f7a:	bf00      	nop
 8004f7c:	20013710 	.word	0x20013710
 8004f80:	40014400 	.word	0x40014400

08004f84 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b086      	sub	sp, #24
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	4a2a      	ldr	r2, [pc, #168]	@ (800503c <HAL_TIM_Base_MspInit+0xb8>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d116      	bne.n	8004fc4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004f96:	2300      	movs	r3, #0
 8004f98:	617b      	str	r3, [r7, #20]
 8004f9a:	4b29      	ldr	r3, [pc, #164]	@ (8005040 <HAL_TIM_Base_MspInit+0xbc>)
 8004f9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f9e:	4a28      	ldr	r2, [pc, #160]	@ (8005040 <HAL_TIM_Base_MspInit+0xbc>)
 8004fa0:	f043 0301 	orr.w	r3, r3, #1
 8004fa4:	6453      	str	r3, [r2, #68]	@ 0x44
 8004fa6:	4b26      	ldr	r3, [pc, #152]	@ (8005040 <HAL_TIM_Base_MspInit+0xbc>)
 8004fa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004faa:	f003 0301 	and.w	r3, r3, #1
 8004fae:	617b      	str	r3, [r7, #20]
 8004fb0:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	2100      	movs	r1, #0
 8004fb6:	2019      	movs	r0, #25
 8004fb8:	f000 ffc7 	bl	8005f4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8004fbc:	2019      	movs	r0, #25
 8004fbe:	f000 ffe0 	bl	8005f82 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }
}
 8004fc2:	e036      	b.n	8005032 <HAL_TIM_Base_MspInit+0xae>
  else if(tim_baseHandle->Instance==TIM2)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fcc:	d116      	bne.n	8004ffc <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004fce:	2300      	movs	r3, #0
 8004fd0:	613b      	str	r3, [r7, #16]
 8004fd2:	4b1b      	ldr	r3, [pc, #108]	@ (8005040 <HAL_TIM_Base_MspInit+0xbc>)
 8004fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fd6:	4a1a      	ldr	r2, [pc, #104]	@ (8005040 <HAL_TIM_Base_MspInit+0xbc>)
 8004fd8:	f043 0301 	orr.w	r3, r3, #1
 8004fdc:	6413      	str	r3, [r2, #64]	@ 0x40
 8004fde:	4b18      	ldr	r3, [pc, #96]	@ (8005040 <HAL_TIM_Base_MspInit+0xbc>)
 8004fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fe2:	f003 0301 	and.w	r3, r3, #1
 8004fe6:	613b      	str	r3, [r7, #16]
 8004fe8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004fea:	2200      	movs	r2, #0
 8004fec:	2100      	movs	r1, #0
 8004fee:	201c      	movs	r0, #28
 8004ff0:	f000 ffab 	bl	8005f4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004ff4:	201c      	movs	r0, #28
 8004ff6:	f000 ffc4 	bl	8005f82 <HAL_NVIC_EnableIRQ>
}
 8004ffa:	e01a      	b.n	8005032 <HAL_TIM_Base_MspInit+0xae>
  else if(tim_baseHandle->Instance==TIM10)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4a10      	ldr	r2, [pc, #64]	@ (8005044 <HAL_TIM_Base_MspInit+0xc0>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d115      	bne.n	8005032 <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8005006:	2300      	movs	r3, #0
 8005008:	60fb      	str	r3, [r7, #12]
 800500a:	4b0d      	ldr	r3, [pc, #52]	@ (8005040 <HAL_TIM_Base_MspInit+0xbc>)
 800500c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800500e:	4a0c      	ldr	r2, [pc, #48]	@ (8005040 <HAL_TIM_Base_MspInit+0xbc>)
 8005010:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005014:	6453      	str	r3, [r2, #68]	@ 0x44
 8005016:	4b0a      	ldr	r3, [pc, #40]	@ (8005040 <HAL_TIM_Base_MspInit+0xbc>)
 8005018:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800501a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800501e:	60fb      	str	r3, [r7, #12]
 8005020:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8005022:	2200      	movs	r2, #0
 8005024:	2100      	movs	r1, #0
 8005026:	2019      	movs	r0, #25
 8005028:	f000 ff8f 	bl	8005f4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800502c:	2019      	movs	r0, #25
 800502e:	f000 ffa8 	bl	8005f82 <HAL_NVIC_EnableIRQ>
}
 8005032:	bf00      	nop
 8005034:	3718      	adds	r7, #24
 8005036:	46bd      	mov	sp, r7
 8005038:	bd80      	pop	{r7, pc}
 800503a:	bf00      	nop
 800503c:	40010000 	.word	0x40010000
 8005040:	40023800 	.word	0x40023800
 8005044:	40014400 	.word	0x40014400

08005048 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b08c      	sub	sp, #48	@ 0x30
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005050:	f107 031c 	add.w	r3, r7, #28
 8005054:	2200      	movs	r2, #0
 8005056:	601a      	str	r2, [r3, #0]
 8005058:	605a      	str	r2, [r3, #4]
 800505a:	609a      	str	r2, [r3, #8]
 800505c:	60da      	str	r2, [r3, #12]
 800505e:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	4a32      	ldr	r2, [pc, #200]	@ (8005130 <HAL_TIM_Encoder_MspInit+0xe8>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d12c      	bne.n	80050c4 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800506a:	2300      	movs	r3, #0
 800506c:	61bb      	str	r3, [r7, #24]
 800506e:	4b31      	ldr	r3, [pc, #196]	@ (8005134 <HAL_TIM_Encoder_MspInit+0xec>)
 8005070:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005072:	4a30      	ldr	r2, [pc, #192]	@ (8005134 <HAL_TIM_Encoder_MspInit+0xec>)
 8005074:	f043 0302 	orr.w	r3, r3, #2
 8005078:	6413      	str	r3, [r2, #64]	@ 0x40
 800507a:	4b2e      	ldr	r3, [pc, #184]	@ (8005134 <HAL_TIM_Encoder_MspInit+0xec>)
 800507c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800507e:	f003 0302 	and.w	r3, r3, #2
 8005082:	61bb      	str	r3, [r7, #24]
 8005084:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005086:	2300      	movs	r3, #0
 8005088:	617b      	str	r3, [r7, #20]
 800508a:	4b2a      	ldr	r3, [pc, #168]	@ (8005134 <HAL_TIM_Encoder_MspInit+0xec>)
 800508c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800508e:	4a29      	ldr	r2, [pc, #164]	@ (8005134 <HAL_TIM_Encoder_MspInit+0xec>)
 8005090:	f043 0302 	orr.w	r3, r3, #2
 8005094:	6313      	str	r3, [r2, #48]	@ 0x30
 8005096:	4b27      	ldr	r3, [pc, #156]	@ (8005134 <HAL_TIM_Encoder_MspInit+0xec>)
 8005098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800509a:	f003 0302 	and.w	r3, r3, #2
 800509e:	617b      	str	r3, [r7, #20]
 80050a0:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = ENCODER1_INB_Pin|ENCODER1_INA_Pin;
 80050a2:	2330      	movs	r3, #48	@ 0x30
 80050a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80050a6:	2302      	movs	r3, #2
 80050a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050aa:	2300      	movs	r3, #0
 80050ac:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80050ae:	2300      	movs	r3, #0
 80050b0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80050b2:	2302      	movs	r3, #2
 80050b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80050b6:	f107 031c 	add.w	r3, r7, #28
 80050ba:	4619      	mov	r1, r3
 80050bc:	481e      	ldr	r0, [pc, #120]	@ (8005138 <HAL_TIM_Encoder_MspInit+0xf0>)
 80050be:	f001 fb99 	bl	80067f4 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80050c2:	e030      	b.n	8005126 <HAL_TIM_Encoder_MspInit+0xde>
  else if(tim_encoderHandle->Instance==TIM4)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	4a1c      	ldr	r2, [pc, #112]	@ (800513c <HAL_TIM_Encoder_MspInit+0xf4>)
 80050ca:	4293      	cmp	r3, r2
 80050cc:	d12b      	bne.n	8005126 <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80050ce:	2300      	movs	r3, #0
 80050d0:	613b      	str	r3, [r7, #16]
 80050d2:	4b18      	ldr	r3, [pc, #96]	@ (8005134 <HAL_TIM_Encoder_MspInit+0xec>)
 80050d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050d6:	4a17      	ldr	r2, [pc, #92]	@ (8005134 <HAL_TIM_Encoder_MspInit+0xec>)
 80050d8:	f043 0304 	orr.w	r3, r3, #4
 80050dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80050de:	4b15      	ldr	r3, [pc, #84]	@ (8005134 <HAL_TIM_Encoder_MspInit+0xec>)
 80050e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050e2:	f003 0304 	and.w	r3, r3, #4
 80050e6:	613b      	str	r3, [r7, #16]
 80050e8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80050ea:	2300      	movs	r3, #0
 80050ec:	60fb      	str	r3, [r7, #12]
 80050ee:	4b11      	ldr	r3, [pc, #68]	@ (8005134 <HAL_TIM_Encoder_MspInit+0xec>)
 80050f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050f2:	4a10      	ldr	r2, [pc, #64]	@ (8005134 <HAL_TIM_Encoder_MspInit+0xec>)
 80050f4:	f043 0302 	orr.w	r3, r3, #2
 80050f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80050fa:	4b0e      	ldr	r3, [pc, #56]	@ (8005134 <HAL_TIM_Encoder_MspInit+0xec>)
 80050fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050fe:	f003 0302 	and.w	r3, r3, #2
 8005102:	60fb      	str	r3, [r7, #12]
 8005104:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENCODER0_INB_Pin|ENCODER0_INA_Pin;
 8005106:	23c0      	movs	r3, #192	@ 0xc0
 8005108:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800510a:	2302      	movs	r3, #2
 800510c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800510e:	2300      	movs	r3, #0
 8005110:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005112:	2300      	movs	r3, #0
 8005114:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8005116:	2302      	movs	r3, #2
 8005118:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800511a:	f107 031c 	add.w	r3, r7, #28
 800511e:	4619      	mov	r1, r3
 8005120:	4805      	ldr	r0, [pc, #20]	@ (8005138 <HAL_TIM_Encoder_MspInit+0xf0>)
 8005122:	f001 fb67 	bl	80067f4 <HAL_GPIO_Init>
}
 8005126:	bf00      	nop
 8005128:	3730      	adds	r7, #48	@ 0x30
 800512a:	46bd      	mov	sp, r7
 800512c:	bd80      	pop	{r7, pc}
 800512e:	bf00      	nop
 8005130:	40000400 	.word	0x40000400
 8005134:	40023800 	.word	0x40023800
 8005138:	40020400 	.word	0x40020400
 800513c:	40000800 	.word	0x40000800

08005140 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b088      	sub	sp, #32
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005148:	f107 030c 	add.w	r3, r7, #12
 800514c:	2200      	movs	r2, #0
 800514e:	601a      	str	r2, [r3, #0]
 8005150:	605a      	str	r2, [r3, #4]
 8005152:	609a      	str	r2, [r3, #8]
 8005154:	60da      	str	r2, [r3, #12]
 8005156:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	4a12      	ldr	r2, [pc, #72]	@ (80051a8 <HAL_TIM_MspPostInit+0x68>)
 800515e:	4293      	cmp	r3, r2
 8005160:	d11e      	bne.n	80051a0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005162:	2300      	movs	r3, #0
 8005164:	60bb      	str	r3, [r7, #8]
 8005166:	4b11      	ldr	r3, [pc, #68]	@ (80051ac <HAL_TIM_MspPostInit+0x6c>)
 8005168:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800516a:	4a10      	ldr	r2, [pc, #64]	@ (80051ac <HAL_TIM_MspPostInit+0x6c>)
 800516c:	f043 0301 	orr.w	r3, r3, #1
 8005170:	6313      	str	r3, [r2, #48]	@ 0x30
 8005172:	4b0e      	ldr	r3, [pc, #56]	@ (80051ac <HAL_TIM_MspPostInit+0x6c>)
 8005174:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005176:	f003 0301 	and.w	r3, r3, #1
 800517a:	60bb      	str	r3, [r7, #8]
 800517c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800517e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005182:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005184:	2302      	movs	r3, #2
 8005186:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005188:	2300      	movs	r3, #0
 800518a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800518c:	2300      	movs	r3, #0
 800518e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005190:	2301      	movs	r3, #1
 8005192:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005194:	f107 030c 	add.w	r3, r7, #12
 8005198:	4619      	mov	r1, r3
 800519a:	4805      	ldr	r0, [pc, #20]	@ (80051b0 <HAL_TIM_MspPostInit+0x70>)
 800519c:	f001 fb2a 	bl	80067f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80051a0:	bf00      	nop
 80051a2:	3720      	adds	r7, #32
 80051a4:	46bd      	mov	sp, r7
 80051a6:	bd80      	pop	{r7, pc}
 80051a8:	40010000 	.word	0x40010000
 80051ac:	40023800 	.word	0x40023800
 80051b0:	40020000 	.word	0x40020000

080051b4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart6;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80051b8:	4b11      	ldr	r3, [pc, #68]	@ (8005200 <MX_USART2_UART_Init+0x4c>)
 80051ba:	4a12      	ldr	r2, [pc, #72]	@ (8005204 <MX_USART2_UART_Init+0x50>)
 80051bc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80051be:	4b10      	ldr	r3, [pc, #64]	@ (8005200 <MX_USART2_UART_Init+0x4c>)
 80051c0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80051c4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80051c6:	4b0e      	ldr	r3, [pc, #56]	@ (8005200 <MX_USART2_UART_Init+0x4c>)
 80051c8:	2200      	movs	r2, #0
 80051ca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80051cc:	4b0c      	ldr	r3, [pc, #48]	@ (8005200 <MX_USART2_UART_Init+0x4c>)
 80051ce:	2200      	movs	r2, #0
 80051d0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80051d2:	4b0b      	ldr	r3, [pc, #44]	@ (8005200 <MX_USART2_UART_Init+0x4c>)
 80051d4:	2200      	movs	r2, #0
 80051d6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80051d8:	4b09      	ldr	r3, [pc, #36]	@ (8005200 <MX_USART2_UART_Init+0x4c>)
 80051da:	220c      	movs	r2, #12
 80051dc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80051de:	4b08      	ldr	r3, [pc, #32]	@ (8005200 <MX_USART2_UART_Init+0x4c>)
 80051e0:	2200      	movs	r2, #0
 80051e2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80051e4:	4b06      	ldr	r3, [pc, #24]	@ (8005200 <MX_USART2_UART_Init+0x4c>)
 80051e6:	2200      	movs	r2, #0
 80051e8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80051ea:	4805      	ldr	r0, [pc, #20]	@ (8005200 <MX_USART2_UART_Init+0x4c>)
 80051ec:	f004 fc04 	bl	80099f8 <HAL_UART_Init>
 80051f0:	4603      	mov	r3, r0
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d001      	beq.n	80051fa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80051f6:	f7ff faef 	bl	80047d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80051fa:	bf00      	nop
 80051fc:	bd80      	pop	{r7, pc}
 80051fe:	bf00      	nop
 8005200:	20013758 	.word	0x20013758
 8005204:	40004400 	.word	0x40004400

08005208 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800520c:	4b11      	ldr	r3, [pc, #68]	@ (8005254 <MX_USART6_UART_Init+0x4c>)
 800520e:	4a12      	ldr	r2, [pc, #72]	@ (8005258 <MX_USART6_UART_Init+0x50>)
 8005210:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8005212:	4b10      	ldr	r3, [pc, #64]	@ (8005254 <MX_USART6_UART_Init+0x4c>)
 8005214:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005218:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800521a:	4b0e      	ldr	r3, [pc, #56]	@ (8005254 <MX_USART6_UART_Init+0x4c>)
 800521c:	2200      	movs	r2, #0
 800521e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8005220:	4b0c      	ldr	r3, [pc, #48]	@ (8005254 <MX_USART6_UART_Init+0x4c>)
 8005222:	2200      	movs	r2, #0
 8005224:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8005226:	4b0b      	ldr	r3, [pc, #44]	@ (8005254 <MX_USART6_UART_Init+0x4c>)
 8005228:	2200      	movs	r2, #0
 800522a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800522c:	4b09      	ldr	r3, [pc, #36]	@ (8005254 <MX_USART6_UART_Init+0x4c>)
 800522e:	220c      	movs	r2, #12
 8005230:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005232:	4b08      	ldr	r3, [pc, #32]	@ (8005254 <MX_USART6_UART_Init+0x4c>)
 8005234:	2200      	movs	r2, #0
 8005236:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8005238:	4b06      	ldr	r3, [pc, #24]	@ (8005254 <MX_USART6_UART_Init+0x4c>)
 800523a:	2200      	movs	r2, #0
 800523c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800523e:	4805      	ldr	r0, [pc, #20]	@ (8005254 <MX_USART6_UART_Init+0x4c>)
 8005240:	f004 fbda 	bl	80099f8 <HAL_UART_Init>
 8005244:	4603      	mov	r3, r0
 8005246:	2b00      	cmp	r3, #0
 8005248:	d001      	beq.n	800524e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800524a:	f7ff fac5 	bl	80047d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800524e:	bf00      	nop
 8005250:	bd80      	pop	{r7, pc}
 8005252:	bf00      	nop
 8005254:	200137a0 	.word	0x200137a0
 8005258:	40011400 	.word	0x40011400

0800525c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800525c:	b580      	push	{r7, lr}
 800525e:	b08c      	sub	sp, #48	@ 0x30
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005264:	f107 031c 	add.w	r3, r7, #28
 8005268:	2200      	movs	r2, #0
 800526a:	601a      	str	r2, [r3, #0]
 800526c:	605a      	str	r2, [r3, #4]
 800526e:	609a      	str	r2, [r3, #8]
 8005270:	60da      	str	r2, [r3, #12]
 8005272:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4a36      	ldr	r2, [pc, #216]	@ (8005354 <HAL_UART_MspInit+0xf8>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d12c      	bne.n	80052d8 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800527e:	2300      	movs	r3, #0
 8005280:	61bb      	str	r3, [r7, #24]
 8005282:	4b35      	ldr	r3, [pc, #212]	@ (8005358 <HAL_UART_MspInit+0xfc>)
 8005284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005286:	4a34      	ldr	r2, [pc, #208]	@ (8005358 <HAL_UART_MspInit+0xfc>)
 8005288:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800528c:	6413      	str	r3, [r2, #64]	@ 0x40
 800528e:	4b32      	ldr	r3, [pc, #200]	@ (8005358 <HAL_UART_MspInit+0xfc>)
 8005290:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005292:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005296:	61bb      	str	r3, [r7, #24]
 8005298:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800529a:	2300      	movs	r3, #0
 800529c:	617b      	str	r3, [r7, #20]
 800529e:	4b2e      	ldr	r3, [pc, #184]	@ (8005358 <HAL_UART_MspInit+0xfc>)
 80052a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052a2:	4a2d      	ldr	r2, [pc, #180]	@ (8005358 <HAL_UART_MspInit+0xfc>)
 80052a4:	f043 0301 	orr.w	r3, r3, #1
 80052a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80052aa:	4b2b      	ldr	r3, [pc, #172]	@ (8005358 <HAL_UART_MspInit+0xfc>)
 80052ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052ae:	f003 0301 	and.w	r3, r3, #1
 80052b2:	617b      	str	r3, [r7, #20]
 80052b4:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80052b6:	230c      	movs	r3, #12
 80052b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80052ba:	2302      	movs	r3, #2
 80052bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052be:	2300      	movs	r3, #0
 80052c0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80052c2:	2303      	movs	r3, #3
 80052c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80052c6:	2307      	movs	r3, #7
 80052c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80052ca:	f107 031c 	add.w	r3, r7, #28
 80052ce:	4619      	mov	r1, r3
 80052d0:	4822      	ldr	r0, [pc, #136]	@ (800535c <HAL_UART_MspInit+0x100>)
 80052d2:	f001 fa8f 	bl	80067f4 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 80052d6:	e038      	b.n	800534a <HAL_UART_MspInit+0xee>
  else if(uartHandle->Instance==USART6)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4a20      	ldr	r2, [pc, #128]	@ (8005360 <HAL_UART_MspInit+0x104>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d133      	bne.n	800534a <HAL_UART_MspInit+0xee>
    __HAL_RCC_USART6_CLK_ENABLE();
 80052e2:	2300      	movs	r3, #0
 80052e4:	613b      	str	r3, [r7, #16]
 80052e6:	4b1c      	ldr	r3, [pc, #112]	@ (8005358 <HAL_UART_MspInit+0xfc>)
 80052e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052ea:	4a1b      	ldr	r2, [pc, #108]	@ (8005358 <HAL_UART_MspInit+0xfc>)
 80052ec:	f043 0320 	orr.w	r3, r3, #32
 80052f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80052f2:	4b19      	ldr	r3, [pc, #100]	@ (8005358 <HAL_UART_MspInit+0xfc>)
 80052f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052f6:	f003 0320 	and.w	r3, r3, #32
 80052fa:	613b      	str	r3, [r7, #16]
 80052fc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80052fe:	2300      	movs	r3, #0
 8005300:	60fb      	str	r3, [r7, #12]
 8005302:	4b15      	ldr	r3, [pc, #84]	@ (8005358 <HAL_UART_MspInit+0xfc>)
 8005304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005306:	4a14      	ldr	r2, [pc, #80]	@ (8005358 <HAL_UART_MspInit+0xfc>)
 8005308:	f043 0304 	orr.w	r3, r3, #4
 800530c:	6313      	str	r3, [r2, #48]	@ 0x30
 800530e:	4b12      	ldr	r3, [pc, #72]	@ (8005358 <HAL_UART_MspInit+0xfc>)
 8005310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005312:	f003 0304 	and.w	r3, r3, #4
 8005316:	60fb      	str	r3, [r7, #12]
 8005318:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800531a:	23c0      	movs	r3, #192	@ 0xc0
 800531c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800531e:	2302      	movs	r3, #2
 8005320:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005322:	2300      	movs	r3, #0
 8005324:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005326:	2303      	movs	r3, #3
 8005328:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800532a:	2308      	movs	r3, #8
 800532c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800532e:	f107 031c 	add.w	r3, r7, #28
 8005332:	4619      	mov	r1, r3
 8005334:	480b      	ldr	r0, [pc, #44]	@ (8005364 <HAL_UART_MspInit+0x108>)
 8005336:	f001 fa5d 	bl	80067f4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 800533a:	2200      	movs	r2, #0
 800533c:	2100      	movs	r1, #0
 800533e:	2047      	movs	r0, #71	@ 0x47
 8005340:	f000 fe03 	bl	8005f4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8005344:	2047      	movs	r0, #71	@ 0x47
 8005346:	f000 fe1c 	bl	8005f82 <HAL_NVIC_EnableIRQ>
}
 800534a:	bf00      	nop
 800534c:	3730      	adds	r7, #48	@ 0x30
 800534e:	46bd      	mov	sp, r7
 8005350:	bd80      	pop	{r7, pc}
 8005352:	bf00      	nop
 8005354:	40004400 	.word	0x40004400
 8005358:	40023800 	.word	0x40023800
 800535c:	40020000 	.word	0x40020000
 8005360:	40011400 	.word	0x40011400
 8005364:	40020800 	.word	0x40020800

08005368 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8005368:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80053a0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800536c:	f7ff fc3e 	bl	8004bec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005370:	480c      	ldr	r0, [pc, #48]	@ (80053a4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005372:	490d      	ldr	r1, [pc, #52]	@ (80053a8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005374:	4a0d      	ldr	r2, [pc, #52]	@ (80053ac <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005376:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005378:	e002      	b.n	8005380 <LoopCopyDataInit>

0800537a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800537a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800537c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800537e:	3304      	adds	r3, #4

08005380 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005380:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005382:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005384:	d3f9      	bcc.n	800537a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005386:	4a0a      	ldr	r2, [pc, #40]	@ (80053b0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005388:	4c0a      	ldr	r4, [pc, #40]	@ (80053b4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800538a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800538c:	e001      	b.n	8005392 <LoopFillZerobss>

0800538e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800538e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005390:	3204      	adds	r2, #4

08005392 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005392:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005394:	d3fb      	bcc.n	800538e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005396:	f006 fd7d 	bl	800be94 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800539a:	f7fe f805 	bl	80033a8 <main>
  bx  lr    
 800539e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80053a0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80053a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80053a8:	2000d2f4 	.word	0x2000d2f4
  ldr r2, =_sidata
 80053ac:	08010ffc 	.word	0x08010ffc
  ldr r2, =_sbss
 80053b0:	2000d2f4 	.word	0x2000d2f4
  ldr r4, =_ebss
 80053b4:	2001394c 	.word	0x2001394c

080053b8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80053b8:	e7fe      	b.n	80053b8 <ADC_IRQHandler>
	...

080053bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80053c0:	4b0e      	ldr	r3, [pc, #56]	@ (80053fc <HAL_Init+0x40>)
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	4a0d      	ldr	r2, [pc, #52]	@ (80053fc <HAL_Init+0x40>)
 80053c6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80053ca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80053cc:	4b0b      	ldr	r3, [pc, #44]	@ (80053fc <HAL_Init+0x40>)
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	4a0a      	ldr	r2, [pc, #40]	@ (80053fc <HAL_Init+0x40>)
 80053d2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80053d6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80053d8:	4b08      	ldr	r3, [pc, #32]	@ (80053fc <HAL_Init+0x40>)
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4a07      	ldr	r2, [pc, #28]	@ (80053fc <HAL_Init+0x40>)
 80053de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80053e2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80053e4:	2003      	movs	r0, #3
 80053e6:	f000 fda5 	bl	8005f34 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80053ea:	2000      	movs	r0, #0
 80053ec:	f000 f808 	bl	8005400 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80053f0:	f7ff fb30 	bl	8004a54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80053f4:	2300      	movs	r3, #0
}
 80053f6:	4618      	mov	r0, r3
 80053f8:	bd80      	pop	{r7, pc}
 80053fa:	bf00      	nop
 80053fc:	40023c00 	.word	0x40023c00

08005400 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b082      	sub	sp, #8
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005408:	4b12      	ldr	r3, [pc, #72]	@ (8005454 <HAL_InitTick+0x54>)
 800540a:	681a      	ldr	r2, [r3, #0]
 800540c:	4b12      	ldr	r3, [pc, #72]	@ (8005458 <HAL_InitTick+0x58>)
 800540e:	781b      	ldrb	r3, [r3, #0]
 8005410:	4619      	mov	r1, r3
 8005412:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005416:	fbb3 f3f1 	udiv	r3, r3, r1
 800541a:	fbb2 f3f3 	udiv	r3, r2, r3
 800541e:	4618      	mov	r0, r3
 8005420:	f000 fdbd 	bl	8005f9e <HAL_SYSTICK_Config>
 8005424:	4603      	mov	r3, r0
 8005426:	2b00      	cmp	r3, #0
 8005428:	d001      	beq.n	800542e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800542a:	2301      	movs	r3, #1
 800542c:	e00e      	b.n	800544c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2b0f      	cmp	r3, #15
 8005432:	d80a      	bhi.n	800544a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005434:	2200      	movs	r2, #0
 8005436:	6879      	ldr	r1, [r7, #4]
 8005438:	f04f 30ff 	mov.w	r0, #4294967295
 800543c:	f000 fd85 	bl	8005f4a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005440:	4a06      	ldr	r2, [pc, #24]	@ (800545c <HAL_InitTick+0x5c>)
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005446:	2300      	movs	r3, #0
 8005448:	e000      	b.n	800544c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800544a:	2301      	movs	r3, #1
}
 800544c:	4618      	mov	r0, r3
 800544e:	3708      	adds	r7, #8
 8005450:	46bd      	mov	sp, r7
 8005452:	bd80      	pop	{r7, pc}
 8005454:	2000d10c 	.word	0x2000d10c
 8005458:	2000d114 	.word	0x2000d114
 800545c:	2000d110 	.word	0x2000d110

08005460 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005460:	b480      	push	{r7}
 8005462:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005464:	4b06      	ldr	r3, [pc, #24]	@ (8005480 <HAL_IncTick+0x20>)
 8005466:	781b      	ldrb	r3, [r3, #0]
 8005468:	461a      	mov	r2, r3
 800546a:	4b06      	ldr	r3, [pc, #24]	@ (8005484 <HAL_IncTick+0x24>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	4413      	add	r3, r2
 8005470:	4a04      	ldr	r2, [pc, #16]	@ (8005484 <HAL_IncTick+0x24>)
 8005472:	6013      	str	r3, [r2, #0]
}
 8005474:	bf00      	nop
 8005476:	46bd      	mov	sp, r7
 8005478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547c:	4770      	bx	lr
 800547e:	bf00      	nop
 8005480:	2000d114 	.word	0x2000d114
 8005484:	200137e8 	.word	0x200137e8

08005488 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005488:	b480      	push	{r7}
 800548a:	af00      	add	r7, sp, #0
  return uwTick;
 800548c:	4b03      	ldr	r3, [pc, #12]	@ (800549c <HAL_GetTick+0x14>)
 800548e:	681b      	ldr	r3, [r3, #0]
}
 8005490:	4618      	mov	r0, r3
 8005492:	46bd      	mov	sp, r7
 8005494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005498:	4770      	bx	lr
 800549a:	bf00      	nop
 800549c:	200137e8 	.word	0x200137e8

080054a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b084      	sub	sp, #16
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80054a8:	f7ff ffee 	bl	8005488 <HAL_GetTick>
 80054ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054b8:	d005      	beq.n	80054c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80054ba:	4b0a      	ldr	r3, [pc, #40]	@ (80054e4 <HAL_Delay+0x44>)
 80054bc:	781b      	ldrb	r3, [r3, #0]
 80054be:	461a      	mov	r2, r3
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	4413      	add	r3, r2
 80054c4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80054c6:	bf00      	nop
 80054c8:	f7ff ffde 	bl	8005488 <HAL_GetTick>
 80054cc:	4602      	mov	r2, r0
 80054ce:	68bb      	ldr	r3, [r7, #8]
 80054d0:	1ad3      	subs	r3, r2, r3
 80054d2:	68fa      	ldr	r2, [r7, #12]
 80054d4:	429a      	cmp	r2, r3
 80054d6:	d8f7      	bhi.n	80054c8 <HAL_Delay+0x28>
  {
  }
}
 80054d8:	bf00      	nop
 80054da:	bf00      	nop
 80054dc:	3710      	adds	r7, #16
 80054de:	46bd      	mov	sp, r7
 80054e0:	bd80      	pop	{r7, pc}
 80054e2:	bf00      	nop
 80054e4:	2000d114 	.word	0x2000d114

080054e8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b084      	sub	sp, #16
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80054f0:	2300      	movs	r3, #0
 80054f2:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d101      	bne.n	80054fe <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80054fa:	2301      	movs	r3, #1
 80054fc:	e033      	b.n	8005566 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005502:	2b00      	cmp	r3, #0
 8005504:	d109      	bne.n	800551a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005506:	6878      	ldr	r0, [r7, #4]
 8005508:	f7fb fe8e 	bl	8001228 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2200      	movs	r2, #0
 8005510:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	2200      	movs	r2, #0
 8005516:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800551e:	f003 0310 	and.w	r3, r3, #16
 8005522:	2b00      	cmp	r3, #0
 8005524:	d118      	bne.n	8005558 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800552a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800552e:	f023 0302 	bic.w	r3, r3, #2
 8005532:	f043 0202 	orr.w	r2, r3, #2
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800553a:	6878      	ldr	r0, [r7, #4]
 800553c:	f000 faac 	bl	8005a98 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2200      	movs	r2, #0
 8005544:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800554a:	f023 0303 	bic.w	r3, r3, #3
 800554e:	f043 0201 	orr.w	r2, r3, #1
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	641a      	str	r2, [r3, #64]	@ 0x40
 8005556:	e001      	b.n	800555c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005558:	2301      	movs	r3, #1
 800555a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2200      	movs	r2, #0
 8005560:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005564:	7bfb      	ldrb	r3, [r7, #15]
}
 8005566:	4618      	mov	r0, r3
 8005568:	3710      	adds	r7, #16
 800556a:	46bd      	mov	sp, r7
 800556c:	bd80      	pop	{r7, pc}
	...

08005570 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8005570:	b580      	push	{r7, lr}
 8005572:	b088      	sub	sp, #32
 8005574:	af00      	add	r7, sp, #0
 8005576:	60f8      	str	r0, [r7, #12]
 8005578:	60b9      	str	r1, [r7, #8]
 800557a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800557c:	2300      	movs	r3, #0
 800557e:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005580:	2300      	movs	r3, #0
 8005582:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800558a:	2b01      	cmp	r3, #1
 800558c:	d101      	bne.n	8005592 <HAL_ADC_Start_DMA+0x22>
 800558e:	2302      	movs	r3, #2
 8005590:	e0d0      	b.n	8005734 <HAL_ADC_Start_DMA+0x1c4>
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	2201      	movs	r2, #1
 8005596:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	689b      	ldr	r3, [r3, #8]
 80055a0:	f003 0301 	and.w	r3, r3, #1
 80055a4:	2b01      	cmp	r3, #1
 80055a6:	d018      	beq.n	80055da <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	689a      	ldr	r2, [r3, #8]
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f042 0201 	orr.w	r2, r2, #1
 80055b6:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80055b8:	4b60      	ldr	r3, [pc, #384]	@ (800573c <HAL_ADC_Start_DMA+0x1cc>)
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	4a60      	ldr	r2, [pc, #384]	@ (8005740 <HAL_ADC_Start_DMA+0x1d0>)
 80055be:	fba2 2303 	umull	r2, r3, r2, r3
 80055c2:	0c9a      	lsrs	r2, r3, #18
 80055c4:	4613      	mov	r3, r2
 80055c6:	005b      	lsls	r3, r3, #1
 80055c8:	4413      	add	r3, r2
 80055ca:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 80055cc:	e002      	b.n	80055d4 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 80055ce:	697b      	ldr	r3, [r7, #20]
 80055d0:	3b01      	subs	r3, #1
 80055d2:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 80055d4:	697b      	ldr	r3, [r7, #20]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d1f9      	bne.n	80055ce <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	689b      	ldr	r3, [r3, #8]
 80055e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80055e8:	d107      	bne.n	80055fa <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	689a      	ldr	r2, [r3, #8]
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80055f8:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	689b      	ldr	r3, [r3, #8]
 8005600:	f003 0301 	and.w	r3, r3, #1
 8005604:	2b01      	cmp	r3, #1
 8005606:	f040 8088 	bne.w	800571a <HAL_ADC_Start_DMA+0x1aa>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800560e:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8005612:	f023 0301 	bic.w	r3, r3, #1
 8005616:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	685b      	ldr	r3, [r3, #4]
 8005624:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005628:	2b00      	cmp	r3, #0
 800562a:	d007      	beq.n	800563c <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005630:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005634:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005640:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005644:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005648:	d106      	bne.n	8005658 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800564e:	f023 0206 	bic.w	r2, r3, #6
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	645a      	str	r2, [r3, #68]	@ 0x44
 8005656:	e002      	b.n	800565e <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	2200      	movs	r2, #0
 800565c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	2200      	movs	r2, #0
 8005662:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005666:	4b37      	ldr	r3, [pc, #220]	@ (8005744 <HAL_ADC_Start_DMA+0x1d4>)
 8005668:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800566e:	4a36      	ldr	r2, [pc, #216]	@ (8005748 <HAL_ADC_Start_DMA+0x1d8>)
 8005670:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005676:	4a35      	ldr	r2, [pc, #212]	@ (800574c <HAL_ADC_Start_DMA+0x1dc>)
 8005678:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800567e:	4a34      	ldr	r2, [pc, #208]	@ (8005750 <HAL_ADC_Start_DMA+0x1e0>)
 8005680:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800568a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	685a      	ldr	r2, [r3, #4]
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800569a:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	689a      	ldr	r2, [r3, #8]
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80056aa:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	334c      	adds	r3, #76	@ 0x4c
 80056b6:	4619      	mov	r1, r3
 80056b8:	68ba      	ldr	r2, [r7, #8]
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	f000 fd46 	bl	800614c <HAL_DMA_Start_IT>
 80056c0:	4603      	mov	r3, r0
 80056c2:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80056c4:	69bb      	ldr	r3, [r7, #24]
 80056c6:	685b      	ldr	r3, [r3, #4]
 80056c8:	f003 031f 	and.w	r3, r3, #31
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d10f      	bne.n	80056f0 <HAL_ADC_Start_DMA+0x180>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	689b      	ldr	r3, [r3, #8]
 80056d6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d129      	bne.n	8005732 <HAL_ADC_Start_DMA+0x1c2>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	689a      	ldr	r2, [r3, #8]
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80056ec:	609a      	str	r2, [r3, #8]
 80056ee:	e020      	b.n	8005732 <HAL_ADC_Start_DMA+0x1c2>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	4a17      	ldr	r2, [pc, #92]	@ (8005754 <HAL_ADC_Start_DMA+0x1e4>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d11b      	bne.n	8005732 <HAL_ADC_Start_DMA+0x1c2>
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	689b      	ldr	r3, [r3, #8]
 8005700:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005704:	2b00      	cmp	r3, #0
 8005706:	d114      	bne.n	8005732 <HAL_ADC_Start_DMA+0x1c2>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	689a      	ldr	r2, [r3, #8]
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8005716:	609a      	str	r2, [r3, #8]
 8005718:	e00b      	b.n	8005732 <HAL_ADC_Start_DMA+0x1c2>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800571e:	f043 0210 	orr.w	r2, r3, #16
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800572a:	f043 0201 	orr.w	r2, r3, #1
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8005732:	7ffb      	ldrb	r3, [r7, #31]
}
 8005734:	4618      	mov	r0, r3
 8005736:	3720      	adds	r7, #32
 8005738:	46bd      	mov	sp, r7
 800573a:	bd80      	pop	{r7, pc}
 800573c:	2000d10c 	.word	0x2000d10c
 8005740:	431bde83 	.word	0x431bde83
 8005744:	40012300 	.word	0x40012300
 8005748:	08005c91 	.word	0x08005c91
 800574c:	08005d4b 	.word	0x08005d4b
 8005750:	08005d67 	.word	0x08005d67
 8005754:	40012000 	.word	0x40012000

08005758 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8005758:	b580      	push	{r7, lr}
 800575a:	b084      	sub	sp, #16
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005760:	2300      	movs	r3, #0
 8005762:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800576a:	2b01      	cmp	r3, #1
 800576c:	d101      	bne.n	8005772 <HAL_ADC_Stop_DMA+0x1a>
 800576e:	2302      	movs	r3, #2
 8005770:	e048      	b.n	8005804 <HAL_ADC_Stop_DMA+0xac>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2201      	movs	r2, #1
 8005776:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	689a      	ldr	r2, [r3, #8]
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f022 0201 	bic.w	r2, r2, #1
 8005788:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	689b      	ldr	r3, [r3, #8]
 8005790:	f003 0301 	and.w	r3, r3, #1
 8005794:	2b00      	cmp	r3, #0
 8005796:	d130      	bne.n	80057fa <HAL_ADC_Stop_DMA+0xa2>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	689a      	ldr	r2, [r3, #8]
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80057a6:	609a      	str	r2, [r3, #8]

    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057ac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80057b0:	b2db      	uxtb	r3, r3
 80057b2:	2b02      	cmp	r3, #2
 80057b4:	d10f      	bne.n	80057d6 <HAL_ADC_Stop_DMA+0x7e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057ba:	4618      	mov	r0, r3
 80057bc:	f000 fd1e 	bl	80061fc <HAL_DMA_Abort>
 80057c0:	4603      	mov	r3, r0
 80057c2:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 80057c4:	7bfb      	ldrb	r3, [r7, #15]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d005      	beq.n	80057d6 <HAL_ADC_Stop_DMA+0x7e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057ce:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	685a      	ldr	r2, [r3, #4]
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
 80057e4:	605a      	str	r2, [r3, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057ea:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80057ee:	f023 0301 	bic.w	r3, r3, #1
 80057f2:	f043 0201 	orr.w	r2, r3, #1
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2200      	movs	r2, #0
 80057fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005802:	7bfb      	ldrb	r3, [r7, #15]
}
 8005804:	4618      	mov	r0, r3
 8005806:	3710      	adds	r7, #16
 8005808:	46bd      	mov	sp, r7
 800580a:	bd80      	pop	{r7, pc}

0800580c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800580c:	b480      	push	{r7}
 800580e:	b083      	sub	sp, #12
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8005814:	bf00      	nop
 8005816:	370c      	adds	r7, #12
 8005818:	46bd      	mov	sp, r7
 800581a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581e:	4770      	bx	lr

08005820 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005820:	b480      	push	{r7}
 8005822:	b083      	sub	sp, #12
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8005828:	bf00      	nop
 800582a:	370c      	adds	r7, #12
 800582c:	46bd      	mov	sp, r7
 800582e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005832:	4770      	bx	lr

08005834 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8005834:	b480      	push	{r7}
 8005836:	b085      	sub	sp, #20
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
 800583c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800583e:	2300      	movs	r3, #0
 8005840:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005848:	2b01      	cmp	r3, #1
 800584a:	d101      	bne.n	8005850 <HAL_ADC_ConfigChannel+0x1c>
 800584c:	2302      	movs	r3, #2
 800584e:	e113      	b.n	8005a78 <HAL_ADC_ConfigChannel+0x244>
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2201      	movs	r2, #1
 8005854:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	2b09      	cmp	r3, #9
 800585e:	d925      	bls.n	80058ac <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	68d9      	ldr	r1, [r3, #12]
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	b29b      	uxth	r3, r3
 800586c:	461a      	mov	r2, r3
 800586e:	4613      	mov	r3, r2
 8005870:	005b      	lsls	r3, r3, #1
 8005872:	4413      	add	r3, r2
 8005874:	3b1e      	subs	r3, #30
 8005876:	2207      	movs	r2, #7
 8005878:	fa02 f303 	lsl.w	r3, r2, r3
 800587c:	43da      	mvns	r2, r3
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	400a      	ands	r2, r1
 8005884:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	68d9      	ldr	r1, [r3, #12]
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	689a      	ldr	r2, [r3, #8]
 8005890:	683b      	ldr	r3, [r7, #0]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	b29b      	uxth	r3, r3
 8005896:	4618      	mov	r0, r3
 8005898:	4603      	mov	r3, r0
 800589a:	005b      	lsls	r3, r3, #1
 800589c:	4403      	add	r3, r0
 800589e:	3b1e      	subs	r3, #30
 80058a0:	409a      	lsls	r2, r3
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	430a      	orrs	r2, r1
 80058a8:	60da      	str	r2, [r3, #12]
 80058aa:	e022      	b.n	80058f2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	6919      	ldr	r1, [r3, #16]
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	b29b      	uxth	r3, r3
 80058b8:	461a      	mov	r2, r3
 80058ba:	4613      	mov	r3, r2
 80058bc:	005b      	lsls	r3, r3, #1
 80058be:	4413      	add	r3, r2
 80058c0:	2207      	movs	r2, #7
 80058c2:	fa02 f303 	lsl.w	r3, r2, r3
 80058c6:	43da      	mvns	r2, r3
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	400a      	ands	r2, r1
 80058ce:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	6919      	ldr	r1, [r3, #16]
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	689a      	ldr	r2, [r3, #8]
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	b29b      	uxth	r3, r3
 80058e0:	4618      	mov	r0, r3
 80058e2:	4603      	mov	r3, r0
 80058e4:	005b      	lsls	r3, r3, #1
 80058e6:	4403      	add	r3, r0
 80058e8:	409a      	lsls	r2, r3
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	430a      	orrs	r2, r1
 80058f0:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	685b      	ldr	r3, [r3, #4]
 80058f6:	2b06      	cmp	r3, #6
 80058f8:	d824      	bhi.n	8005944 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	685a      	ldr	r2, [r3, #4]
 8005904:	4613      	mov	r3, r2
 8005906:	009b      	lsls	r3, r3, #2
 8005908:	4413      	add	r3, r2
 800590a:	3b05      	subs	r3, #5
 800590c:	221f      	movs	r2, #31
 800590e:	fa02 f303 	lsl.w	r3, r2, r3
 8005912:	43da      	mvns	r2, r3
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	400a      	ands	r2, r1
 800591a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	b29b      	uxth	r3, r3
 8005928:	4618      	mov	r0, r3
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	685a      	ldr	r2, [r3, #4]
 800592e:	4613      	mov	r3, r2
 8005930:	009b      	lsls	r3, r3, #2
 8005932:	4413      	add	r3, r2
 8005934:	3b05      	subs	r3, #5
 8005936:	fa00 f203 	lsl.w	r2, r0, r3
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	430a      	orrs	r2, r1
 8005940:	635a      	str	r2, [r3, #52]	@ 0x34
 8005942:	e04c      	b.n	80059de <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	2b0c      	cmp	r3, #12
 800594a:	d824      	bhi.n	8005996 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	685a      	ldr	r2, [r3, #4]
 8005956:	4613      	mov	r3, r2
 8005958:	009b      	lsls	r3, r3, #2
 800595a:	4413      	add	r3, r2
 800595c:	3b23      	subs	r3, #35	@ 0x23
 800595e:	221f      	movs	r2, #31
 8005960:	fa02 f303 	lsl.w	r3, r2, r3
 8005964:	43da      	mvns	r2, r3
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	400a      	ands	r2, r1
 800596c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	b29b      	uxth	r3, r3
 800597a:	4618      	mov	r0, r3
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	685a      	ldr	r2, [r3, #4]
 8005980:	4613      	mov	r3, r2
 8005982:	009b      	lsls	r3, r3, #2
 8005984:	4413      	add	r3, r2
 8005986:	3b23      	subs	r3, #35	@ 0x23
 8005988:	fa00 f203 	lsl.w	r2, r0, r3
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	430a      	orrs	r2, r1
 8005992:	631a      	str	r2, [r3, #48]	@ 0x30
 8005994:	e023      	b.n	80059de <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	685a      	ldr	r2, [r3, #4]
 80059a0:	4613      	mov	r3, r2
 80059a2:	009b      	lsls	r3, r3, #2
 80059a4:	4413      	add	r3, r2
 80059a6:	3b41      	subs	r3, #65	@ 0x41
 80059a8:	221f      	movs	r2, #31
 80059aa:	fa02 f303 	lsl.w	r3, r2, r3
 80059ae:	43da      	mvns	r2, r3
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	400a      	ands	r2, r1
 80059b6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	b29b      	uxth	r3, r3
 80059c4:	4618      	mov	r0, r3
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	685a      	ldr	r2, [r3, #4]
 80059ca:	4613      	mov	r3, r2
 80059cc:	009b      	lsls	r3, r3, #2
 80059ce:	4413      	add	r3, r2
 80059d0:	3b41      	subs	r3, #65	@ 0x41
 80059d2:	fa00 f203 	lsl.w	r2, r0, r3
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	430a      	orrs	r2, r1
 80059dc:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80059de:	4b29      	ldr	r3, [pc, #164]	@ (8005a84 <HAL_ADC_ConfigChannel+0x250>)
 80059e0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	4a28      	ldr	r2, [pc, #160]	@ (8005a88 <HAL_ADC_ConfigChannel+0x254>)
 80059e8:	4293      	cmp	r3, r2
 80059ea:	d10f      	bne.n	8005a0c <HAL_ADC_ConfigChannel+0x1d8>
 80059ec:	683b      	ldr	r3, [r7, #0]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	2b12      	cmp	r3, #18
 80059f2:	d10b      	bne.n	8005a0c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	685b      	ldr	r3, [r3, #4]
 80059f8:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	685b      	ldr	r3, [r3, #4]
 8005a04:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	4a1d      	ldr	r2, [pc, #116]	@ (8005a88 <HAL_ADC_ConfigChannel+0x254>)
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d12b      	bne.n	8005a6e <HAL_ADC_ConfigChannel+0x23a>
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	4a1c      	ldr	r2, [pc, #112]	@ (8005a8c <HAL_ADC_ConfigChannel+0x258>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d003      	beq.n	8005a28 <HAL_ADC_ConfigChannel+0x1f4>
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	2b11      	cmp	r3, #17
 8005a26:	d122      	bne.n	8005a6e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	685b      	ldr	r3, [r3, #4]
 8005a2c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	685b      	ldr	r3, [r3, #4]
 8005a38:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	4a11      	ldr	r2, [pc, #68]	@ (8005a8c <HAL_ADC_ConfigChannel+0x258>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d111      	bne.n	8005a6e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005a4a:	4b11      	ldr	r3, [pc, #68]	@ (8005a90 <HAL_ADC_ConfigChannel+0x25c>)
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	4a11      	ldr	r2, [pc, #68]	@ (8005a94 <HAL_ADC_ConfigChannel+0x260>)
 8005a50:	fba2 2303 	umull	r2, r3, r2, r3
 8005a54:	0c9a      	lsrs	r2, r3, #18
 8005a56:	4613      	mov	r3, r2
 8005a58:	009b      	lsls	r3, r3, #2
 8005a5a:	4413      	add	r3, r2
 8005a5c:	005b      	lsls	r3, r3, #1
 8005a5e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8005a60:	e002      	b.n	8005a68 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8005a62:	68bb      	ldr	r3, [r7, #8]
 8005a64:	3b01      	subs	r3, #1
 8005a66:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8005a68:	68bb      	ldr	r3, [r7, #8]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d1f9      	bne.n	8005a62 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2200      	movs	r2, #0
 8005a72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8005a76:	2300      	movs	r3, #0
}
 8005a78:	4618      	mov	r0, r3
 8005a7a:	3714      	adds	r7, #20
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a82:	4770      	bx	lr
 8005a84:	40012300 	.word	0x40012300
 8005a88:	40012000 	.word	0x40012000
 8005a8c:	10000012 	.word	0x10000012
 8005a90:	2000d10c 	.word	0x2000d10c
 8005a94:	431bde83 	.word	0x431bde83

08005a98 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005a98:	b480      	push	{r7}
 8005a9a:	b085      	sub	sp, #20
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005aa0:	4b79      	ldr	r3, [pc, #484]	@ (8005c88 <ADC_Init+0x1f0>)
 8005aa2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	685b      	ldr	r3, [r3, #4]
 8005aa8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	685a      	ldr	r2, [r3, #4]
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	685b      	ldr	r3, [r3, #4]
 8005ab8:	431a      	orrs	r2, r3
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	685a      	ldr	r2, [r3, #4]
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005acc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	6859      	ldr	r1, [r3, #4]
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	691b      	ldr	r3, [r3, #16]
 8005ad8:	021a      	lsls	r2, r3, #8
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	430a      	orrs	r2, r1
 8005ae0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	685a      	ldr	r2, [r3, #4]
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8005af0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	6859      	ldr	r1, [r3, #4]
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	689a      	ldr	r2, [r3, #8]
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	430a      	orrs	r2, r1
 8005b02:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	689a      	ldr	r2, [r3, #8]
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005b12:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	6899      	ldr	r1, [r3, #8]
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	68da      	ldr	r2, [r3, #12]
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	430a      	orrs	r2, r1
 8005b24:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b2a:	4a58      	ldr	r2, [pc, #352]	@ (8005c8c <ADC_Init+0x1f4>)
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d022      	beq.n	8005b76 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	689a      	ldr	r2, [r3, #8]
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005b3e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	6899      	ldr	r1, [r3, #8]
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	430a      	orrs	r2, r1
 8005b50:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	689a      	ldr	r2, [r3, #8]
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005b60:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	6899      	ldr	r1, [r3, #8]
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	430a      	orrs	r2, r1
 8005b72:	609a      	str	r2, [r3, #8]
 8005b74:	e00f      	b.n	8005b96 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	689a      	ldr	r2, [r3, #8]
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005b84:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	689a      	ldr	r2, [r3, #8]
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005b94:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	689a      	ldr	r2, [r3, #8]
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f022 0202 	bic.w	r2, r2, #2
 8005ba4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	6899      	ldr	r1, [r3, #8]
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	7e1b      	ldrb	r3, [r3, #24]
 8005bb0:	005a      	lsls	r2, r3, #1
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	430a      	orrs	r2, r1
 8005bb8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d01b      	beq.n	8005bfc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	685a      	ldr	r2, [r3, #4]
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005bd2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	685a      	ldr	r2, [r3, #4]
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8005be2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	6859      	ldr	r1, [r3, #4]
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bee:	3b01      	subs	r3, #1
 8005bf0:	035a      	lsls	r2, r3, #13
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	430a      	orrs	r2, r1
 8005bf8:	605a      	str	r2, [r3, #4]
 8005bfa:	e007      	b.n	8005c0c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	685a      	ldr	r2, [r3, #4]
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005c0a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8005c1a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	69db      	ldr	r3, [r3, #28]
 8005c26:	3b01      	subs	r3, #1
 8005c28:	051a      	lsls	r2, r3, #20
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	430a      	orrs	r2, r1
 8005c30:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	689a      	ldr	r2, [r3, #8]
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8005c40:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	6899      	ldr	r1, [r3, #8]
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005c4e:	025a      	lsls	r2, r3, #9
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	430a      	orrs	r2, r1
 8005c56:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	689a      	ldr	r2, [r3, #8]
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c66:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	6899      	ldr	r1, [r3, #8]
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	695b      	ldr	r3, [r3, #20]
 8005c72:	029a      	lsls	r2, r3, #10
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	430a      	orrs	r2, r1
 8005c7a:	609a      	str	r2, [r3, #8]
}
 8005c7c:	bf00      	nop
 8005c7e:	3714      	adds	r7, #20
 8005c80:	46bd      	mov	sp, r7
 8005c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c86:	4770      	bx	lr
 8005c88:	40012300 	.word	0x40012300
 8005c8c:	0f000001 	.word	0x0f000001

08005c90 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8005c90:	b580      	push	{r7, lr}
 8005c92:	b084      	sub	sp, #16
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c9c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ca2:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d13c      	bne.n	8005d24 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cae:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	689b      	ldr	r3, [r3, #8]
 8005cbc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d12b      	bne.n	8005d1c <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d127      	bne.n	8005d1c <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cd2:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d006      	beq.n	8005ce8 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	689b      	ldr	r3, [r3, #8]
 8005ce0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d119      	bne.n	8005d1c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	685a      	ldr	r2, [r3, #4]
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f022 0220 	bic.w	r2, r2, #32
 8005cf6:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cfc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d08:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d105      	bne.n	8005d1c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d14:	f043 0201 	orr.w	r2, r3, #1
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005d1c:	68f8      	ldr	r0, [r7, #12]
 8005d1e:	f7fc fb1d 	bl	800235c <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8005d22:	e00e      	b.n	8005d42 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d28:	f003 0310 	and.w	r3, r3, #16
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d003      	beq.n	8005d38 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8005d30:	68f8      	ldr	r0, [r7, #12]
 8005d32:	f7ff fd75 	bl	8005820 <HAL_ADC_ErrorCallback>
}
 8005d36:	e004      	b.n	8005d42 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d3e:	6878      	ldr	r0, [r7, #4]
 8005d40:	4798      	blx	r3
}
 8005d42:	bf00      	nop
 8005d44:	3710      	adds	r7, #16
 8005d46:	46bd      	mov	sp, r7
 8005d48:	bd80      	pop	{r7, pc}

08005d4a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8005d4a:	b580      	push	{r7, lr}
 8005d4c:	b084      	sub	sp, #16
 8005d4e:	af00      	add	r7, sp, #0
 8005d50:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d56:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005d58:	68f8      	ldr	r0, [r7, #12]
 8005d5a:	f7ff fd57 	bl	800580c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005d5e:	bf00      	nop
 8005d60:	3710      	adds	r7, #16
 8005d62:	46bd      	mov	sp, r7
 8005d64:	bd80      	pop	{r7, pc}

08005d66 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8005d66:	b580      	push	{r7, lr}
 8005d68:	b084      	sub	sp, #16
 8005d6a:	af00      	add	r7, sp, #0
 8005d6c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d72:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	2240      	movs	r2, #64	@ 0x40
 8005d78:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d7e:	f043 0204 	orr.w	r2, r3, #4
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005d86:	68f8      	ldr	r0, [r7, #12]
 8005d88:	f7ff fd4a 	bl	8005820 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005d8c:	bf00      	nop
 8005d8e:	3710      	adds	r7, #16
 8005d90:	46bd      	mov	sp, r7
 8005d92:	bd80      	pop	{r7, pc}

08005d94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005d94:	b480      	push	{r7}
 8005d96:	b085      	sub	sp, #20
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	f003 0307 	and.w	r3, r3, #7
 8005da2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005da4:	4b0c      	ldr	r3, [pc, #48]	@ (8005dd8 <__NVIC_SetPriorityGrouping+0x44>)
 8005da6:	68db      	ldr	r3, [r3, #12]
 8005da8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005daa:	68ba      	ldr	r2, [r7, #8]
 8005dac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005db0:	4013      	ands	r3, r2
 8005db2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005db8:	68bb      	ldr	r3, [r7, #8]
 8005dba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005dbc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005dc0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005dc4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005dc6:	4a04      	ldr	r2, [pc, #16]	@ (8005dd8 <__NVIC_SetPriorityGrouping+0x44>)
 8005dc8:	68bb      	ldr	r3, [r7, #8]
 8005dca:	60d3      	str	r3, [r2, #12]
}
 8005dcc:	bf00      	nop
 8005dce:	3714      	adds	r7, #20
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd6:	4770      	bx	lr
 8005dd8:	e000ed00 	.word	0xe000ed00

08005ddc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005ddc:	b480      	push	{r7}
 8005dde:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005de0:	4b04      	ldr	r3, [pc, #16]	@ (8005df4 <__NVIC_GetPriorityGrouping+0x18>)
 8005de2:	68db      	ldr	r3, [r3, #12]
 8005de4:	0a1b      	lsrs	r3, r3, #8
 8005de6:	f003 0307 	and.w	r3, r3, #7
}
 8005dea:	4618      	mov	r0, r3
 8005dec:	46bd      	mov	sp, r7
 8005dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df2:	4770      	bx	lr
 8005df4:	e000ed00 	.word	0xe000ed00

08005df8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005df8:	b480      	push	{r7}
 8005dfa:	b083      	sub	sp, #12
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	4603      	mov	r3, r0
 8005e00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005e02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	db0b      	blt.n	8005e22 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005e0a:	79fb      	ldrb	r3, [r7, #7]
 8005e0c:	f003 021f 	and.w	r2, r3, #31
 8005e10:	4907      	ldr	r1, [pc, #28]	@ (8005e30 <__NVIC_EnableIRQ+0x38>)
 8005e12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e16:	095b      	lsrs	r3, r3, #5
 8005e18:	2001      	movs	r0, #1
 8005e1a:	fa00 f202 	lsl.w	r2, r0, r2
 8005e1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005e22:	bf00      	nop
 8005e24:	370c      	adds	r7, #12
 8005e26:	46bd      	mov	sp, r7
 8005e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2c:	4770      	bx	lr
 8005e2e:	bf00      	nop
 8005e30:	e000e100 	.word	0xe000e100

08005e34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005e34:	b480      	push	{r7}
 8005e36:	b083      	sub	sp, #12
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	4603      	mov	r3, r0
 8005e3c:	6039      	str	r1, [r7, #0]
 8005e3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005e40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	db0a      	blt.n	8005e5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	b2da      	uxtb	r2, r3
 8005e4c:	490c      	ldr	r1, [pc, #48]	@ (8005e80 <__NVIC_SetPriority+0x4c>)
 8005e4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e52:	0112      	lsls	r2, r2, #4
 8005e54:	b2d2      	uxtb	r2, r2
 8005e56:	440b      	add	r3, r1
 8005e58:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005e5c:	e00a      	b.n	8005e74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	b2da      	uxtb	r2, r3
 8005e62:	4908      	ldr	r1, [pc, #32]	@ (8005e84 <__NVIC_SetPriority+0x50>)
 8005e64:	79fb      	ldrb	r3, [r7, #7]
 8005e66:	f003 030f 	and.w	r3, r3, #15
 8005e6a:	3b04      	subs	r3, #4
 8005e6c:	0112      	lsls	r2, r2, #4
 8005e6e:	b2d2      	uxtb	r2, r2
 8005e70:	440b      	add	r3, r1
 8005e72:	761a      	strb	r2, [r3, #24]
}
 8005e74:	bf00      	nop
 8005e76:	370c      	adds	r7, #12
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7e:	4770      	bx	lr
 8005e80:	e000e100 	.word	0xe000e100
 8005e84:	e000ed00 	.word	0xe000ed00

08005e88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005e88:	b480      	push	{r7}
 8005e8a:	b089      	sub	sp, #36	@ 0x24
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	60f8      	str	r0, [r7, #12]
 8005e90:	60b9      	str	r1, [r7, #8]
 8005e92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	f003 0307 	and.w	r3, r3, #7
 8005e9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005e9c:	69fb      	ldr	r3, [r7, #28]
 8005e9e:	f1c3 0307 	rsb	r3, r3, #7
 8005ea2:	2b04      	cmp	r3, #4
 8005ea4:	bf28      	it	cs
 8005ea6:	2304      	movcs	r3, #4
 8005ea8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005eaa:	69fb      	ldr	r3, [r7, #28]
 8005eac:	3304      	adds	r3, #4
 8005eae:	2b06      	cmp	r3, #6
 8005eb0:	d902      	bls.n	8005eb8 <NVIC_EncodePriority+0x30>
 8005eb2:	69fb      	ldr	r3, [r7, #28]
 8005eb4:	3b03      	subs	r3, #3
 8005eb6:	e000      	b.n	8005eba <NVIC_EncodePriority+0x32>
 8005eb8:	2300      	movs	r3, #0
 8005eba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005ebc:	f04f 32ff 	mov.w	r2, #4294967295
 8005ec0:	69bb      	ldr	r3, [r7, #24]
 8005ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ec6:	43da      	mvns	r2, r3
 8005ec8:	68bb      	ldr	r3, [r7, #8]
 8005eca:	401a      	ands	r2, r3
 8005ecc:	697b      	ldr	r3, [r7, #20]
 8005ece:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005ed0:	f04f 31ff 	mov.w	r1, #4294967295
 8005ed4:	697b      	ldr	r3, [r7, #20]
 8005ed6:	fa01 f303 	lsl.w	r3, r1, r3
 8005eda:	43d9      	mvns	r1, r3
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005ee0:	4313      	orrs	r3, r2
         );
}
 8005ee2:	4618      	mov	r0, r3
 8005ee4:	3724      	adds	r7, #36	@ 0x24
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eec:	4770      	bx	lr
	...

08005ef0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005ef0:	b580      	push	{r7, lr}
 8005ef2:	b082      	sub	sp, #8
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	3b01      	subs	r3, #1
 8005efc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005f00:	d301      	bcc.n	8005f06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005f02:	2301      	movs	r3, #1
 8005f04:	e00f      	b.n	8005f26 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005f06:	4a0a      	ldr	r2, [pc, #40]	@ (8005f30 <SysTick_Config+0x40>)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	3b01      	subs	r3, #1
 8005f0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005f0e:	210f      	movs	r1, #15
 8005f10:	f04f 30ff 	mov.w	r0, #4294967295
 8005f14:	f7ff ff8e 	bl	8005e34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005f18:	4b05      	ldr	r3, [pc, #20]	@ (8005f30 <SysTick_Config+0x40>)
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005f1e:	4b04      	ldr	r3, [pc, #16]	@ (8005f30 <SysTick_Config+0x40>)
 8005f20:	2207      	movs	r2, #7
 8005f22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005f24:	2300      	movs	r3, #0
}
 8005f26:	4618      	mov	r0, r3
 8005f28:	3708      	adds	r7, #8
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	bd80      	pop	{r7, pc}
 8005f2e:	bf00      	nop
 8005f30:	e000e010 	.word	0xe000e010

08005f34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b082      	sub	sp, #8
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005f3c:	6878      	ldr	r0, [r7, #4]
 8005f3e:	f7ff ff29 	bl	8005d94 <__NVIC_SetPriorityGrouping>
}
 8005f42:	bf00      	nop
 8005f44:	3708      	adds	r7, #8
 8005f46:	46bd      	mov	sp, r7
 8005f48:	bd80      	pop	{r7, pc}

08005f4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005f4a:	b580      	push	{r7, lr}
 8005f4c:	b086      	sub	sp, #24
 8005f4e:	af00      	add	r7, sp, #0
 8005f50:	4603      	mov	r3, r0
 8005f52:	60b9      	str	r1, [r7, #8]
 8005f54:	607a      	str	r2, [r7, #4]
 8005f56:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005f58:	2300      	movs	r3, #0
 8005f5a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005f5c:	f7ff ff3e 	bl	8005ddc <__NVIC_GetPriorityGrouping>
 8005f60:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005f62:	687a      	ldr	r2, [r7, #4]
 8005f64:	68b9      	ldr	r1, [r7, #8]
 8005f66:	6978      	ldr	r0, [r7, #20]
 8005f68:	f7ff ff8e 	bl	8005e88 <NVIC_EncodePriority>
 8005f6c:	4602      	mov	r2, r0
 8005f6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005f72:	4611      	mov	r1, r2
 8005f74:	4618      	mov	r0, r3
 8005f76:	f7ff ff5d 	bl	8005e34 <__NVIC_SetPriority>
}
 8005f7a:	bf00      	nop
 8005f7c:	3718      	adds	r7, #24
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	bd80      	pop	{r7, pc}

08005f82 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005f82:	b580      	push	{r7, lr}
 8005f84:	b082      	sub	sp, #8
 8005f86:	af00      	add	r7, sp, #0
 8005f88:	4603      	mov	r3, r0
 8005f8a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005f8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f90:	4618      	mov	r0, r3
 8005f92:	f7ff ff31 	bl	8005df8 <__NVIC_EnableIRQ>
}
 8005f96:	bf00      	nop
 8005f98:	3708      	adds	r7, #8
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	bd80      	pop	{r7, pc}

08005f9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005f9e:	b580      	push	{r7, lr}
 8005fa0:	b082      	sub	sp, #8
 8005fa2:	af00      	add	r7, sp, #0
 8005fa4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005fa6:	6878      	ldr	r0, [r7, #4]
 8005fa8:	f7ff ffa2 	bl	8005ef0 <SysTick_Config>
 8005fac:	4603      	mov	r3, r0
}
 8005fae:	4618      	mov	r0, r3
 8005fb0:	3708      	adds	r7, #8
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	bd80      	pop	{r7, pc}

08005fb6 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8005fb6:	b580      	push	{r7, lr}
 8005fb8:	b082      	sub	sp, #8
 8005fba:	af00      	add	r7, sp, #0
 8005fbc:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d101      	bne.n	8005fc8 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8005fc4:	2301      	movs	r3, #1
 8005fc6:	e00e      	b.n	8005fe6 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	795b      	ldrb	r3, [r3, #5]
 8005fcc:	b2db      	uxtb	r3, r3
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d105      	bne.n	8005fde <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8005fd8:	6878      	ldr	r0, [r7, #4]
 8005fda:	f7fb f9cb 	bl	8001374 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	2201      	movs	r2, #1
 8005fe2:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005fe4:	2300      	movs	r3, #0
}
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	3708      	adds	r7, #8
 8005fea:	46bd      	mov	sp, r7
 8005fec:	bd80      	pop	{r7, pc}
	...

08005ff0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	b086      	sub	sp, #24
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005ff8:	2300      	movs	r3, #0
 8005ffa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005ffc:	f7ff fa44 	bl	8005488 <HAL_GetTick>
 8006000:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	2b00      	cmp	r3, #0
 8006006:	d101      	bne.n	800600c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006008:	2301      	movs	r3, #1
 800600a:	e099      	b.n	8006140 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2202      	movs	r2, #2
 8006010:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2200      	movs	r2, #0
 8006018:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	681a      	ldr	r2, [r3, #0]
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f022 0201 	bic.w	r2, r2, #1
 800602a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800602c:	e00f      	b.n	800604e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800602e:	f7ff fa2b 	bl	8005488 <HAL_GetTick>
 8006032:	4602      	mov	r2, r0
 8006034:	693b      	ldr	r3, [r7, #16]
 8006036:	1ad3      	subs	r3, r2, r3
 8006038:	2b05      	cmp	r3, #5
 800603a:	d908      	bls.n	800604e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2220      	movs	r2, #32
 8006040:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	2203      	movs	r2, #3
 8006046:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800604a:	2303      	movs	r3, #3
 800604c:	e078      	b.n	8006140 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f003 0301 	and.w	r3, r3, #1
 8006058:	2b00      	cmp	r3, #0
 800605a:	d1e8      	bne.n	800602e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006064:	697a      	ldr	r2, [r7, #20]
 8006066:	4b38      	ldr	r3, [pc, #224]	@ (8006148 <HAL_DMA_Init+0x158>)
 8006068:	4013      	ands	r3, r2
 800606a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	685a      	ldr	r2, [r3, #4]
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	689b      	ldr	r3, [r3, #8]
 8006074:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800607a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	691b      	ldr	r3, [r3, #16]
 8006080:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006086:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	699b      	ldr	r3, [r3, #24]
 800608c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006092:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6a1b      	ldr	r3, [r3, #32]
 8006098:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800609a:	697a      	ldr	r2, [r7, #20]
 800609c:	4313      	orrs	r3, r2
 800609e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060a4:	2b04      	cmp	r3, #4
 80060a6:	d107      	bne.n	80060b8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060b0:	4313      	orrs	r3, r2
 80060b2:	697a      	ldr	r2, [r7, #20]
 80060b4:	4313      	orrs	r3, r2
 80060b6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	697a      	ldr	r2, [r7, #20]
 80060be:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	695b      	ldr	r3, [r3, #20]
 80060c6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80060c8:	697b      	ldr	r3, [r7, #20]
 80060ca:	f023 0307 	bic.w	r3, r3, #7
 80060ce:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060d4:	697a      	ldr	r2, [r7, #20]
 80060d6:	4313      	orrs	r3, r2
 80060d8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060de:	2b04      	cmp	r3, #4
 80060e0:	d117      	bne.n	8006112 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060e6:	697a      	ldr	r2, [r7, #20]
 80060e8:	4313      	orrs	r3, r2
 80060ea:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d00e      	beq.n	8006112 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80060f4:	6878      	ldr	r0, [r7, #4]
 80060f6:	f000 fb01 	bl	80066fc <DMA_CheckFifoParam>
 80060fa:	4603      	mov	r3, r0
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d008      	beq.n	8006112 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2240      	movs	r2, #64	@ 0x40
 8006104:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	2201      	movs	r2, #1
 800610a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800610e:	2301      	movs	r3, #1
 8006110:	e016      	b.n	8006140 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	697a      	ldr	r2, [r7, #20]
 8006118:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800611a:	6878      	ldr	r0, [r7, #4]
 800611c:	f000 fab8 	bl	8006690 <DMA_CalcBaseAndBitshift>
 8006120:	4603      	mov	r3, r0
 8006122:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006128:	223f      	movs	r2, #63	@ 0x3f
 800612a:	409a      	lsls	r2, r3
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2200      	movs	r2, #0
 8006134:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	2201      	movs	r2, #1
 800613a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800613e:	2300      	movs	r3, #0
}
 8006140:	4618      	mov	r0, r3
 8006142:	3718      	adds	r7, #24
 8006144:	46bd      	mov	sp, r7
 8006146:	bd80      	pop	{r7, pc}
 8006148:	f010803f 	.word	0xf010803f

0800614c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800614c:	b580      	push	{r7, lr}
 800614e:	b086      	sub	sp, #24
 8006150:	af00      	add	r7, sp, #0
 8006152:	60f8      	str	r0, [r7, #12]
 8006154:	60b9      	str	r1, [r7, #8]
 8006156:	607a      	str	r2, [r7, #4]
 8006158:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800615a:	2300      	movs	r3, #0
 800615c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006162:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800616a:	2b01      	cmp	r3, #1
 800616c:	d101      	bne.n	8006172 <HAL_DMA_Start_IT+0x26>
 800616e:	2302      	movs	r3, #2
 8006170:	e040      	b.n	80061f4 <HAL_DMA_Start_IT+0xa8>
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	2201      	movs	r2, #1
 8006176:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006180:	b2db      	uxtb	r3, r3
 8006182:	2b01      	cmp	r3, #1
 8006184:	d12f      	bne.n	80061e6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	2202      	movs	r2, #2
 800618a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	2200      	movs	r2, #0
 8006192:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	687a      	ldr	r2, [r7, #4]
 8006198:	68b9      	ldr	r1, [r7, #8]
 800619a:	68f8      	ldr	r0, [r7, #12]
 800619c:	f000 fa4a 	bl	8006634 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80061a4:	223f      	movs	r2, #63	@ 0x3f
 80061a6:	409a      	lsls	r2, r3
 80061a8:	693b      	ldr	r3, [r7, #16]
 80061aa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	681a      	ldr	r2, [r3, #0]
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f042 0216 	orr.w	r2, r2, #22
 80061ba:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d007      	beq.n	80061d4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	681a      	ldr	r2, [r3, #0]
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f042 0208 	orr.w	r2, r2, #8
 80061d2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	681a      	ldr	r2, [r3, #0]
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f042 0201 	orr.w	r2, r2, #1
 80061e2:	601a      	str	r2, [r3, #0]
 80061e4:	e005      	b.n	80061f2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	2200      	movs	r2, #0
 80061ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80061ee:	2302      	movs	r3, #2
 80061f0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80061f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80061f4:	4618      	mov	r0, r3
 80061f6:	3718      	adds	r7, #24
 80061f8:	46bd      	mov	sp, r7
 80061fa:	bd80      	pop	{r7, pc}

080061fc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	b084      	sub	sp, #16
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006208:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800620a:	f7ff f93d 	bl	8005488 <HAL_GetTick>
 800620e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006216:	b2db      	uxtb	r3, r3
 8006218:	2b02      	cmp	r3, #2
 800621a:	d008      	beq.n	800622e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2280      	movs	r2, #128	@ 0x80
 8006220:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	2200      	movs	r2, #0
 8006226:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800622a:	2301      	movs	r3, #1
 800622c:	e052      	b.n	80062d4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	681a      	ldr	r2, [r3, #0]
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f022 0216 	bic.w	r2, r2, #22
 800623c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	695a      	ldr	r2, [r3, #20]
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800624c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006252:	2b00      	cmp	r3, #0
 8006254:	d103      	bne.n	800625e <HAL_DMA_Abort+0x62>
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800625a:	2b00      	cmp	r3, #0
 800625c:	d007      	beq.n	800626e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	681a      	ldr	r2, [r3, #0]
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f022 0208 	bic.w	r2, r2, #8
 800626c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	681a      	ldr	r2, [r3, #0]
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f022 0201 	bic.w	r2, r2, #1
 800627c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800627e:	e013      	b.n	80062a8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006280:	f7ff f902 	bl	8005488 <HAL_GetTick>
 8006284:	4602      	mov	r2, r0
 8006286:	68bb      	ldr	r3, [r7, #8]
 8006288:	1ad3      	subs	r3, r2, r3
 800628a:	2b05      	cmp	r3, #5
 800628c:	d90c      	bls.n	80062a8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2220      	movs	r2, #32
 8006292:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2203      	movs	r2, #3
 8006298:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2200      	movs	r2, #0
 80062a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80062a4:	2303      	movs	r3, #3
 80062a6:	e015      	b.n	80062d4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f003 0301 	and.w	r3, r3, #1
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d1e4      	bne.n	8006280 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80062ba:	223f      	movs	r2, #63	@ 0x3f
 80062bc:	409a      	lsls	r2, r3
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	2201      	movs	r2, #1
 80062c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2200      	movs	r2, #0
 80062ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80062d2:	2300      	movs	r3, #0
}
 80062d4:	4618      	mov	r0, r3
 80062d6:	3710      	adds	r7, #16
 80062d8:	46bd      	mov	sp, r7
 80062da:	bd80      	pop	{r7, pc}

080062dc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80062dc:	b480      	push	{r7}
 80062de:	b083      	sub	sp, #12
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80062ea:	b2db      	uxtb	r3, r3
 80062ec:	2b02      	cmp	r3, #2
 80062ee:	d004      	beq.n	80062fa <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2280      	movs	r2, #128	@ 0x80
 80062f4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80062f6:	2301      	movs	r3, #1
 80062f8:	e00c      	b.n	8006314 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	2205      	movs	r2, #5
 80062fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	681a      	ldr	r2, [r3, #0]
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f022 0201 	bic.w	r2, r2, #1
 8006310:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006312:	2300      	movs	r3, #0
}
 8006314:	4618      	mov	r0, r3
 8006316:	370c      	adds	r7, #12
 8006318:	46bd      	mov	sp, r7
 800631a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631e:	4770      	bx	lr

08006320 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006320:	b580      	push	{r7, lr}
 8006322:	b086      	sub	sp, #24
 8006324:	af00      	add	r7, sp, #0
 8006326:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8006328:	2300      	movs	r3, #0
 800632a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800632c:	4b8e      	ldr	r3, [pc, #568]	@ (8006568 <HAL_DMA_IRQHandler+0x248>)
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	4a8e      	ldr	r2, [pc, #568]	@ (800656c <HAL_DMA_IRQHandler+0x24c>)
 8006332:	fba2 2303 	umull	r2, r3, r2, r3
 8006336:	0a9b      	lsrs	r3, r3, #10
 8006338:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800633e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006340:	693b      	ldr	r3, [r7, #16]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800634a:	2208      	movs	r2, #8
 800634c:	409a      	lsls	r2, r3
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	4013      	ands	r3, r2
 8006352:	2b00      	cmp	r3, #0
 8006354:	d01a      	beq.n	800638c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f003 0304 	and.w	r3, r3, #4
 8006360:	2b00      	cmp	r3, #0
 8006362:	d013      	beq.n	800638c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	681a      	ldr	r2, [r3, #0]
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f022 0204 	bic.w	r2, r2, #4
 8006372:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006378:	2208      	movs	r2, #8
 800637a:	409a      	lsls	r2, r3
 800637c:	693b      	ldr	r3, [r7, #16]
 800637e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006384:	f043 0201 	orr.w	r2, r3, #1
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006390:	2201      	movs	r2, #1
 8006392:	409a      	lsls	r2, r3
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	4013      	ands	r3, r2
 8006398:	2b00      	cmp	r3, #0
 800639a:	d012      	beq.n	80063c2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	695b      	ldr	r3, [r3, #20]
 80063a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d00b      	beq.n	80063c2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063ae:	2201      	movs	r2, #1
 80063b0:	409a      	lsls	r2, r3
 80063b2:	693b      	ldr	r3, [r7, #16]
 80063b4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063ba:	f043 0202 	orr.w	r2, r3, #2
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063c6:	2204      	movs	r2, #4
 80063c8:	409a      	lsls	r2, r3
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	4013      	ands	r3, r2
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d012      	beq.n	80063f8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f003 0302 	and.w	r3, r3, #2
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d00b      	beq.n	80063f8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063e4:	2204      	movs	r2, #4
 80063e6:	409a      	lsls	r2, r3
 80063e8:	693b      	ldr	r3, [r7, #16]
 80063ea:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063f0:	f043 0204 	orr.w	r2, r3, #4
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063fc:	2210      	movs	r2, #16
 80063fe:	409a      	lsls	r2, r3
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	4013      	ands	r3, r2
 8006404:	2b00      	cmp	r3, #0
 8006406:	d043      	beq.n	8006490 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f003 0308 	and.w	r3, r3, #8
 8006412:	2b00      	cmp	r3, #0
 8006414:	d03c      	beq.n	8006490 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800641a:	2210      	movs	r2, #16
 800641c:	409a      	lsls	r2, r3
 800641e:	693b      	ldr	r3, [r7, #16]
 8006420:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800642c:	2b00      	cmp	r3, #0
 800642e:	d018      	beq.n	8006462 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800643a:	2b00      	cmp	r3, #0
 800643c:	d108      	bne.n	8006450 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006442:	2b00      	cmp	r3, #0
 8006444:	d024      	beq.n	8006490 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800644a:	6878      	ldr	r0, [r7, #4]
 800644c:	4798      	blx	r3
 800644e:	e01f      	b.n	8006490 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006454:	2b00      	cmp	r3, #0
 8006456:	d01b      	beq.n	8006490 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800645c:	6878      	ldr	r0, [r7, #4]
 800645e:	4798      	blx	r3
 8006460:	e016      	b.n	8006490 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800646c:	2b00      	cmp	r3, #0
 800646e:	d107      	bne.n	8006480 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	681a      	ldr	r2, [r3, #0]
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	f022 0208 	bic.w	r2, r2, #8
 800647e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006484:	2b00      	cmp	r3, #0
 8006486:	d003      	beq.n	8006490 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800648c:	6878      	ldr	r0, [r7, #4]
 800648e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006494:	2220      	movs	r2, #32
 8006496:	409a      	lsls	r2, r3
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	4013      	ands	r3, r2
 800649c:	2b00      	cmp	r3, #0
 800649e:	f000 808f 	beq.w	80065c0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f003 0310 	and.w	r3, r3, #16
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	f000 8087 	beq.w	80065c0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064b6:	2220      	movs	r2, #32
 80064b8:	409a      	lsls	r2, r3
 80064ba:	693b      	ldr	r3, [r7, #16]
 80064bc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80064c4:	b2db      	uxtb	r3, r3
 80064c6:	2b05      	cmp	r3, #5
 80064c8:	d136      	bne.n	8006538 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	681a      	ldr	r2, [r3, #0]
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f022 0216 	bic.w	r2, r2, #22
 80064d8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	695a      	ldr	r2, [r3, #20]
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80064e8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d103      	bne.n	80064fa <HAL_DMA_IRQHandler+0x1da>
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d007      	beq.n	800650a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	681a      	ldr	r2, [r3, #0]
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	f022 0208 	bic.w	r2, r2, #8
 8006508:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800650e:	223f      	movs	r2, #63	@ 0x3f
 8006510:	409a      	lsls	r2, r3
 8006512:	693b      	ldr	r3, [r7, #16]
 8006514:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	2201      	movs	r2, #1
 800651a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	2200      	movs	r2, #0
 8006522:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800652a:	2b00      	cmp	r3, #0
 800652c:	d07e      	beq.n	800662c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006532:	6878      	ldr	r0, [r7, #4]
 8006534:	4798      	blx	r3
        }
        return;
 8006536:	e079      	b.n	800662c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006542:	2b00      	cmp	r3, #0
 8006544:	d01d      	beq.n	8006582 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006550:	2b00      	cmp	r3, #0
 8006552:	d10d      	bne.n	8006570 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006558:	2b00      	cmp	r3, #0
 800655a:	d031      	beq.n	80065c0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006560:	6878      	ldr	r0, [r7, #4]
 8006562:	4798      	blx	r3
 8006564:	e02c      	b.n	80065c0 <HAL_DMA_IRQHandler+0x2a0>
 8006566:	bf00      	nop
 8006568:	2000d10c 	.word	0x2000d10c
 800656c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006574:	2b00      	cmp	r3, #0
 8006576:	d023      	beq.n	80065c0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800657c:	6878      	ldr	r0, [r7, #4]
 800657e:	4798      	blx	r3
 8006580:	e01e      	b.n	80065c0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800658c:	2b00      	cmp	r3, #0
 800658e:	d10f      	bne.n	80065b0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	681a      	ldr	r2, [r3, #0]
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f022 0210 	bic.w	r2, r2, #16
 800659e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2201      	movs	r2, #1
 80065a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2200      	movs	r2, #0
 80065ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d003      	beq.n	80065c0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065bc:	6878      	ldr	r0, [r7, #4]
 80065be:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d032      	beq.n	800662e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065cc:	f003 0301 	and.w	r3, r3, #1
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d022      	beq.n	800661a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2205      	movs	r2, #5
 80065d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	681a      	ldr	r2, [r3, #0]
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f022 0201 	bic.w	r2, r2, #1
 80065ea:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80065ec:	68bb      	ldr	r3, [r7, #8]
 80065ee:	3301      	adds	r3, #1
 80065f0:	60bb      	str	r3, [r7, #8]
 80065f2:	697a      	ldr	r2, [r7, #20]
 80065f4:	429a      	cmp	r2, r3
 80065f6:	d307      	bcc.n	8006608 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f003 0301 	and.w	r3, r3, #1
 8006602:	2b00      	cmp	r3, #0
 8006604:	d1f2      	bne.n	80065ec <HAL_DMA_IRQHandler+0x2cc>
 8006606:	e000      	b.n	800660a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8006608:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	2201      	movs	r2, #1
 800660e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	2200      	movs	r2, #0
 8006616:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800661e:	2b00      	cmp	r3, #0
 8006620:	d005      	beq.n	800662e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006626:	6878      	ldr	r0, [r7, #4]
 8006628:	4798      	blx	r3
 800662a:	e000      	b.n	800662e <HAL_DMA_IRQHandler+0x30e>
        return;
 800662c:	bf00      	nop
    }
  }
}
 800662e:	3718      	adds	r7, #24
 8006630:	46bd      	mov	sp, r7
 8006632:	bd80      	pop	{r7, pc}

08006634 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006634:	b480      	push	{r7}
 8006636:	b085      	sub	sp, #20
 8006638:	af00      	add	r7, sp, #0
 800663a:	60f8      	str	r0, [r7, #12]
 800663c:	60b9      	str	r1, [r7, #8]
 800663e:	607a      	str	r2, [r7, #4]
 8006640:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	681a      	ldr	r2, [r3, #0]
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006650:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	683a      	ldr	r2, [r7, #0]
 8006658:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	689b      	ldr	r3, [r3, #8]
 800665e:	2b40      	cmp	r3, #64	@ 0x40
 8006660:	d108      	bne.n	8006674 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	687a      	ldr	r2, [r7, #4]
 8006668:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	68ba      	ldr	r2, [r7, #8]
 8006670:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8006672:	e007      	b.n	8006684 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	68ba      	ldr	r2, [r7, #8]
 800667a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	687a      	ldr	r2, [r7, #4]
 8006682:	60da      	str	r2, [r3, #12]
}
 8006684:	bf00      	nop
 8006686:	3714      	adds	r7, #20
 8006688:	46bd      	mov	sp, r7
 800668a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668e:	4770      	bx	lr

08006690 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006690:	b480      	push	{r7}
 8006692:	b085      	sub	sp, #20
 8006694:	af00      	add	r7, sp, #0
 8006696:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	b2db      	uxtb	r3, r3
 800669e:	3b10      	subs	r3, #16
 80066a0:	4a14      	ldr	r2, [pc, #80]	@ (80066f4 <DMA_CalcBaseAndBitshift+0x64>)
 80066a2:	fba2 2303 	umull	r2, r3, r2, r3
 80066a6:	091b      	lsrs	r3, r3, #4
 80066a8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80066aa:	4a13      	ldr	r2, [pc, #76]	@ (80066f8 <DMA_CalcBaseAndBitshift+0x68>)
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	4413      	add	r3, r2
 80066b0:	781b      	ldrb	r3, [r3, #0]
 80066b2:	461a      	mov	r2, r3
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	2b03      	cmp	r3, #3
 80066bc:	d909      	bls.n	80066d2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80066c6:	f023 0303 	bic.w	r3, r3, #3
 80066ca:	1d1a      	adds	r2, r3, #4
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	659a      	str	r2, [r3, #88]	@ 0x58
 80066d0:	e007      	b.n	80066e2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80066da:	f023 0303 	bic.w	r3, r3, #3
 80066de:	687a      	ldr	r2, [r7, #4]
 80066e0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80066e6:	4618      	mov	r0, r3
 80066e8:	3714      	adds	r7, #20
 80066ea:	46bd      	mov	sp, r7
 80066ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f0:	4770      	bx	lr
 80066f2:	bf00      	nop
 80066f4:	aaaaaaab 	.word	0xaaaaaaab
 80066f8:	08010bb8 	.word	0x08010bb8

080066fc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80066fc:	b480      	push	{r7}
 80066fe:	b085      	sub	sp, #20
 8006700:	af00      	add	r7, sp, #0
 8006702:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006704:	2300      	movs	r3, #0
 8006706:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800670c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	699b      	ldr	r3, [r3, #24]
 8006712:	2b00      	cmp	r3, #0
 8006714:	d11f      	bne.n	8006756 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8006716:	68bb      	ldr	r3, [r7, #8]
 8006718:	2b03      	cmp	r3, #3
 800671a:	d856      	bhi.n	80067ca <DMA_CheckFifoParam+0xce>
 800671c:	a201      	add	r2, pc, #4	@ (adr r2, 8006724 <DMA_CheckFifoParam+0x28>)
 800671e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006722:	bf00      	nop
 8006724:	08006735 	.word	0x08006735
 8006728:	08006747 	.word	0x08006747
 800672c:	08006735 	.word	0x08006735
 8006730:	080067cb 	.word	0x080067cb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006738:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800673c:	2b00      	cmp	r3, #0
 800673e:	d046      	beq.n	80067ce <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006740:	2301      	movs	r3, #1
 8006742:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006744:	e043      	b.n	80067ce <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800674a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800674e:	d140      	bne.n	80067d2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006750:	2301      	movs	r3, #1
 8006752:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006754:	e03d      	b.n	80067d2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	699b      	ldr	r3, [r3, #24]
 800675a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800675e:	d121      	bne.n	80067a4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006760:	68bb      	ldr	r3, [r7, #8]
 8006762:	2b03      	cmp	r3, #3
 8006764:	d837      	bhi.n	80067d6 <DMA_CheckFifoParam+0xda>
 8006766:	a201      	add	r2, pc, #4	@ (adr r2, 800676c <DMA_CheckFifoParam+0x70>)
 8006768:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800676c:	0800677d 	.word	0x0800677d
 8006770:	08006783 	.word	0x08006783
 8006774:	0800677d 	.word	0x0800677d
 8006778:	08006795 	.word	0x08006795
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800677c:	2301      	movs	r3, #1
 800677e:	73fb      	strb	r3, [r7, #15]
      break;
 8006780:	e030      	b.n	80067e4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006786:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800678a:	2b00      	cmp	r3, #0
 800678c:	d025      	beq.n	80067da <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800678e:	2301      	movs	r3, #1
 8006790:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006792:	e022      	b.n	80067da <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006798:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800679c:	d11f      	bne.n	80067de <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800679e:	2301      	movs	r3, #1
 80067a0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80067a2:	e01c      	b.n	80067de <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80067a4:	68bb      	ldr	r3, [r7, #8]
 80067a6:	2b02      	cmp	r3, #2
 80067a8:	d903      	bls.n	80067b2 <DMA_CheckFifoParam+0xb6>
 80067aa:	68bb      	ldr	r3, [r7, #8]
 80067ac:	2b03      	cmp	r3, #3
 80067ae:	d003      	beq.n	80067b8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80067b0:	e018      	b.n	80067e4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80067b2:	2301      	movs	r3, #1
 80067b4:	73fb      	strb	r3, [r7, #15]
      break;
 80067b6:	e015      	b.n	80067e4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067bc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d00e      	beq.n	80067e2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80067c4:	2301      	movs	r3, #1
 80067c6:	73fb      	strb	r3, [r7, #15]
      break;
 80067c8:	e00b      	b.n	80067e2 <DMA_CheckFifoParam+0xe6>
      break;
 80067ca:	bf00      	nop
 80067cc:	e00a      	b.n	80067e4 <DMA_CheckFifoParam+0xe8>
      break;
 80067ce:	bf00      	nop
 80067d0:	e008      	b.n	80067e4 <DMA_CheckFifoParam+0xe8>
      break;
 80067d2:	bf00      	nop
 80067d4:	e006      	b.n	80067e4 <DMA_CheckFifoParam+0xe8>
      break;
 80067d6:	bf00      	nop
 80067d8:	e004      	b.n	80067e4 <DMA_CheckFifoParam+0xe8>
      break;
 80067da:	bf00      	nop
 80067dc:	e002      	b.n	80067e4 <DMA_CheckFifoParam+0xe8>
      break;   
 80067de:	bf00      	nop
 80067e0:	e000      	b.n	80067e4 <DMA_CheckFifoParam+0xe8>
      break;
 80067e2:	bf00      	nop
    }
  } 
  
  return status; 
 80067e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80067e6:	4618      	mov	r0, r3
 80067e8:	3714      	adds	r7, #20
 80067ea:	46bd      	mov	sp, r7
 80067ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f0:	4770      	bx	lr
 80067f2:	bf00      	nop

080067f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80067f4:	b480      	push	{r7}
 80067f6:	b089      	sub	sp, #36	@ 0x24
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	6078      	str	r0, [r7, #4]
 80067fc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80067fe:	2300      	movs	r3, #0
 8006800:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006802:	2300      	movs	r3, #0
 8006804:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006806:	2300      	movs	r3, #0
 8006808:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800680a:	2300      	movs	r3, #0
 800680c:	61fb      	str	r3, [r7, #28]
 800680e:	e159      	b.n	8006ac4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006810:	2201      	movs	r2, #1
 8006812:	69fb      	ldr	r3, [r7, #28]
 8006814:	fa02 f303 	lsl.w	r3, r2, r3
 8006818:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	697a      	ldr	r2, [r7, #20]
 8006820:	4013      	ands	r3, r2
 8006822:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006824:	693a      	ldr	r2, [r7, #16]
 8006826:	697b      	ldr	r3, [r7, #20]
 8006828:	429a      	cmp	r2, r3
 800682a:	f040 8148 	bne.w	8006abe <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800682e:	683b      	ldr	r3, [r7, #0]
 8006830:	685b      	ldr	r3, [r3, #4]
 8006832:	f003 0303 	and.w	r3, r3, #3
 8006836:	2b01      	cmp	r3, #1
 8006838:	d005      	beq.n	8006846 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800683a:	683b      	ldr	r3, [r7, #0]
 800683c:	685b      	ldr	r3, [r3, #4]
 800683e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006842:	2b02      	cmp	r3, #2
 8006844:	d130      	bne.n	80068a8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	689b      	ldr	r3, [r3, #8]
 800684a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800684c:	69fb      	ldr	r3, [r7, #28]
 800684e:	005b      	lsls	r3, r3, #1
 8006850:	2203      	movs	r2, #3
 8006852:	fa02 f303 	lsl.w	r3, r2, r3
 8006856:	43db      	mvns	r3, r3
 8006858:	69ba      	ldr	r2, [r7, #24]
 800685a:	4013      	ands	r3, r2
 800685c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800685e:	683b      	ldr	r3, [r7, #0]
 8006860:	68da      	ldr	r2, [r3, #12]
 8006862:	69fb      	ldr	r3, [r7, #28]
 8006864:	005b      	lsls	r3, r3, #1
 8006866:	fa02 f303 	lsl.w	r3, r2, r3
 800686a:	69ba      	ldr	r2, [r7, #24]
 800686c:	4313      	orrs	r3, r2
 800686e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	69ba      	ldr	r2, [r7, #24]
 8006874:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	685b      	ldr	r3, [r3, #4]
 800687a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800687c:	2201      	movs	r2, #1
 800687e:	69fb      	ldr	r3, [r7, #28]
 8006880:	fa02 f303 	lsl.w	r3, r2, r3
 8006884:	43db      	mvns	r3, r3
 8006886:	69ba      	ldr	r2, [r7, #24]
 8006888:	4013      	ands	r3, r2
 800688a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	685b      	ldr	r3, [r3, #4]
 8006890:	091b      	lsrs	r3, r3, #4
 8006892:	f003 0201 	and.w	r2, r3, #1
 8006896:	69fb      	ldr	r3, [r7, #28]
 8006898:	fa02 f303 	lsl.w	r3, r2, r3
 800689c:	69ba      	ldr	r2, [r7, #24]
 800689e:	4313      	orrs	r3, r2
 80068a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	69ba      	ldr	r2, [r7, #24]
 80068a6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	685b      	ldr	r3, [r3, #4]
 80068ac:	f003 0303 	and.w	r3, r3, #3
 80068b0:	2b03      	cmp	r3, #3
 80068b2:	d017      	beq.n	80068e4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	68db      	ldr	r3, [r3, #12]
 80068b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80068ba:	69fb      	ldr	r3, [r7, #28]
 80068bc:	005b      	lsls	r3, r3, #1
 80068be:	2203      	movs	r2, #3
 80068c0:	fa02 f303 	lsl.w	r3, r2, r3
 80068c4:	43db      	mvns	r3, r3
 80068c6:	69ba      	ldr	r2, [r7, #24]
 80068c8:	4013      	ands	r3, r2
 80068ca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80068cc:	683b      	ldr	r3, [r7, #0]
 80068ce:	689a      	ldr	r2, [r3, #8]
 80068d0:	69fb      	ldr	r3, [r7, #28]
 80068d2:	005b      	lsls	r3, r3, #1
 80068d4:	fa02 f303 	lsl.w	r3, r2, r3
 80068d8:	69ba      	ldr	r2, [r7, #24]
 80068da:	4313      	orrs	r3, r2
 80068dc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	69ba      	ldr	r2, [r7, #24]
 80068e2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	685b      	ldr	r3, [r3, #4]
 80068e8:	f003 0303 	and.w	r3, r3, #3
 80068ec:	2b02      	cmp	r3, #2
 80068ee:	d123      	bne.n	8006938 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80068f0:	69fb      	ldr	r3, [r7, #28]
 80068f2:	08da      	lsrs	r2, r3, #3
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	3208      	adds	r2, #8
 80068f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80068fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80068fe:	69fb      	ldr	r3, [r7, #28]
 8006900:	f003 0307 	and.w	r3, r3, #7
 8006904:	009b      	lsls	r3, r3, #2
 8006906:	220f      	movs	r2, #15
 8006908:	fa02 f303 	lsl.w	r3, r2, r3
 800690c:	43db      	mvns	r3, r3
 800690e:	69ba      	ldr	r2, [r7, #24]
 8006910:	4013      	ands	r3, r2
 8006912:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006914:	683b      	ldr	r3, [r7, #0]
 8006916:	691a      	ldr	r2, [r3, #16]
 8006918:	69fb      	ldr	r3, [r7, #28]
 800691a:	f003 0307 	and.w	r3, r3, #7
 800691e:	009b      	lsls	r3, r3, #2
 8006920:	fa02 f303 	lsl.w	r3, r2, r3
 8006924:	69ba      	ldr	r2, [r7, #24]
 8006926:	4313      	orrs	r3, r2
 8006928:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800692a:	69fb      	ldr	r3, [r7, #28]
 800692c:	08da      	lsrs	r2, r3, #3
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	3208      	adds	r2, #8
 8006932:	69b9      	ldr	r1, [r7, #24]
 8006934:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800693e:	69fb      	ldr	r3, [r7, #28]
 8006940:	005b      	lsls	r3, r3, #1
 8006942:	2203      	movs	r2, #3
 8006944:	fa02 f303 	lsl.w	r3, r2, r3
 8006948:	43db      	mvns	r3, r3
 800694a:	69ba      	ldr	r2, [r7, #24]
 800694c:	4013      	ands	r3, r2
 800694e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	685b      	ldr	r3, [r3, #4]
 8006954:	f003 0203 	and.w	r2, r3, #3
 8006958:	69fb      	ldr	r3, [r7, #28]
 800695a:	005b      	lsls	r3, r3, #1
 800695c:	fa02 f303 	lsl.w	r3, r2, r3
 8006960:	69ba      	ldr	r2, [r7, #24]
 8006962:	4313      	orrs	r3, r2
 8006964:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	69ba      	ldr	r2, [r7, #24]
 800696a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800696c:	683b      	ldr	r3, [r7, #0]
 800696e:	685b      	ldr	r3, [r3, #4]
 8006970:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006974:	2b00      	cmp	r3, #0
 8006976:	f000 80a2 	beq.w	8006abe <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800697a:	2300      	movs	r3, #0
 800697c:	60fb      	str	r3, [r7, #12]
 800697e:	4b57      	ldr	r3, [pc, #348]	@ (8006adc <HAL_GPIO_Init+0x2e8>)
 8006980:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006982:	4a56      	ldr	r2, [pc, #344]	@ (8006adc <HAL_GPIO_Init+0x2e8>)
 8006984:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006988:	6453      	str	r3, [r2, #68]	@ 0x44
 800698a:	4b54      	ldr	r3, [pc, #336]	@ (8006adc <HAL_GPIO_Init+0x2e8>)
 800698c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800698e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006992:	60fb      	str	r3, [r7, #12]
 8006994:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006996:	4a52      	ldr	r2, [pc, #328]	@ (8006ae0 <HAL_GPIO_Init+0x2ec>)
 8006998:	69fb      	ldr	r3, [r7, #28]
 800699a:	089b      	lsrs	r3, r3, #2
 800699c:	3302      	adds	r3, #2
 800699e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80069a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80069a4:	69fb      	ldr	r3, [r7, #28]
 80069a6:	f003 0303 	and.w	r3, r3, #3
 80069aa:	009b      	lsls	r3, r3, #2
 80069ac:	220f      	movs	r2, #15
 80069ae:	fa02 f303 	lsl.w	r3, r2, r3
 80069b2:	43db      	mvns	r3, r3
 80069b4:	69ba      	ldr	r2, [r7, #24]
 80069b6:	4013      	ands	r3, r2
 80069b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	4a49      	ldr	r2, [pc, #292]	@ (8006ae4 <HAL_GPIO_Init+0x2f0>)
 80069be:	4293      	cmp	r3, r2
 80069c0:	d019      	beq.n	80069f6 <HAL_GPIO_Init+0x202>
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	4a48      	ldr	r2, [pc, #288]	@ (8006ae8 <HAL_GPIO_Init+0x2f4>)
 80069c6:	4293      	cmp	r3, r2
 80069c8:	d013      	beq.n	80069f2 <HAL_GPIO_Init+0x1fe>
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	4a47      	ldr	r2, [pc, #284]	@ (8006aec <HAL_GPIO_Init+0x2f8>)
 80069ce:	4293      	cmp	r3, r2
 80069d0:	d00d      	beq.n	80069ee <HAL_GPIO_Init+0x1fa>
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	4a46      	ldr	r2, [pc, #280]	@ (8006af0 <HAL_GPIO_Init+0x2fc>)
 80069d6:	4293      	cmp	r3, r2
 80069d8:	d007      	beq.n	80069ea <HAL_GPIO_Init+0x1f6>
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	4a45      	ldr	r2, [pc, #276]	@ (8006af4 <HAL_GPIO_Init+0x300>)
 80069de:	4293      	cmp	r3, r2
 80069e0:	d101      	bne.n	80069e6 <HAL_GPIO_Init+0x1f2>
 80069e2:	2304      	movs	r3, #4
 80069e4:	e008      	b.n	80069f8 <HAL_GPIO_Init+0x204>
 80069e6:	2307      	movs	r3, #7
 80069e8:	e006      	b.n	80069f8 <HAL_GPIO_Init+0x204>
 80069ea:	2303      	movs	r3, #3
 80069ec:	e004      	b.n	80069f8 <HAL_GPIO_Init+0x204>
 80069ee:	2302      	movs	r3, #2
 80069f0:	e002      	b.n	80069f8 <HAL_GPIO_Init+0x204>
 80069f2:	2301      	movs	r3, #1
 80069f4:	e000      	b.n	80069f8 <HAL_GPIO_Init+0x204>
 80069f6:	2300      	movs	r3, #0
 80069f8:	69fa      	ldr	r2, [r7, #28]
 80069fa:	f002 0203 	and.w	r2, r2, #3
 80069fe:	0092      	lsls	r2, r2, #2
 8006a00:	4093      	lsls	r3, r2
 8006a02:	69ba      	ldr	r2, [r7, #24]
 8006a04:	4313      	orrs	r3, r2
 8006a06:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006a08:	4935      	ldr	r1, [pc, #212]	@ (8006ae0 <HAL_GPIO_Init+0x2ec>)
 8006a0a:	69fb      	ldr	r3, [r7, #28]
 8006a0c:	089b      	lsrs	r3, r3, #2
 8006a0e:	3302      	adds	r3, #2
 8006a10:	69ba      	ldr	r2, [r7, #24]
 8006a12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006a16:	4b38      	ldr	r3, [pc, #224]	@ (8006af8 <HAL_GPIO_Init+0x304>)
 8006a18:	689b      	ldr	r3, [r3, #8]
 8006a1a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006a1c:	693b      	ldr	r3, [r7, #16]
 8006a1e:	43db      	mvns	r3, r3
 8006a20:	69ba      	ldr	r2, [r7, #24]
 8006a22:	4013      	ands	r3, r2
 8006a24:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006a26:	683b      	ldr	r3, [r7, #0]
 8006a28:	685b      	ldr	r3, [r3, #4]
 8006a2a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d003      	beq.n	8006a3a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8006a32:	69ba      	ldr	r2, [r7, #24]
 8006a34:	693b      	ldr	r3, [r7, #16]
 8006a36:	4313      	orrs	r3, r2
 8006a38:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006a3a:	4a2f      	ldr	r2, [pc, #188]	@ (8006af8 <HAL_GPIO_Init+0x304>)
 8006a3c:	69bb      	ldr	r3, [r7, #24]
 8006a3e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006a40:	4b2d      	ldr	r3, [pc, #180]	@ (8006af8 <HAL_GPIO_Init+0x304>)
 8006a42:	68db      	ldr	r3, [r3, #12]
 8006a44:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006a46:	693b      	ldr	r3, [r7, #16]
 8006a48:	43db      	mvns	r3, r3
 8006a4a:	69ba      	ldr	r2, [r7, #24]
 8006a4c:	4013      	ands	r3, r2
 8006a4e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006a50:	683b      	ldr	r3, [r7, #0]
 8006a52:	685b      	ldr	r3, [r3, #4]
 8006a54:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d003      	beq.n	8006a64 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8006a5c:	69ba      	ldr	r2, [r7, #24]
 8006a5e:	693b      	ldr	r3, [r7, #16]
 8006a60:	4313      	orrs	r3, r2
 8006a62:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006a64:	4a24      	ldr	r2, [pc, #144]	@ (8006af8 <HAL_GPIO_Init+0x304>)
 8006a66:	69bb      	ldr	r3, [r7, #24]
 8006a68:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006a6a:	4b23      	ldr	r3, [pc, #140]	@ (8006af8 <HAL_GPIO_Init+0x304>)
 8006a6c:	685b      	ldr	r3, [r3, #4]
 8006a6e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006a70:	693b      	ldr	r3, [r7, #16]
 8006a72:	43db      	mvns	r3, r3
 8006a74:	69ba      	ldr	r2, [r7, #24]
 8006a76:	4013      	ands	r3, r2
 8006a78:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006a7a:	683b      	ldr	r3, [r7, #0]
 8006a7c:	685b      	ldr	r3, [r3, #4]
 8006a7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d003      	beq.n	8006a8e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8006a86:	69ba      	ldr	r2, [r7, #24]
 8006a88:	693b      	ldr	r3, [r7, #16]
 8006a8a:	4313      	orrs	r3, r2
 8006a8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006a8e:	4a1a      	ldr	r2, [pc, #104]	@ (8006af8 <HAL_GPIO_Init+0x304>)
 8006a90:	69bb      	ldr	r3, [r7, #24]
 8006a92:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006a94:	4b18      	ldr	r3, [pc, #96]	@ (8006af8 <HAL_GPIO_Init+0x304>)
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006a9a:	693b      	ldr	r3, [r7, #16]
 8006a9c:	43db      	mvns	r3, r3
 8006a9e:	69ba      	ldr	r2, [r7, #24]
 8006aa0:	4013      	ands	r3, r2
 8006aa2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	685b      	ldr	r3, [r3, #4]
 8006aa8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d003      	beq.n	8006ab8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8006ab0:	69ba      	ldr	r2, [r7, #24]
 8006ab2:	693b      	ldr	r3, [r7, #16]
 8006ab4:	4313      	orrs	r3, r2
 8006ab6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006ab8:	4a0f      	ldr	r2, [pc, #60]	@ (8006af8 <HAL_GPIO_Init+0x304>)
 8006aba:	69bb      	ldr	r3, [r7, #24]
 8006abc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006abe:	69fb      	ldr	r3, [r7, #28]
 8006ac0:	3301      	adds	r3, #1
 8006ac2:	61fb      	str	r3, [r7, #28]
 8006ac4:	69fb      	ldr	r3, [r7, #28]
 8006ac6:	2b0f      	cmp	r3, #15
 8006ac8:	f67f aea2 	bls.w	8006810 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006acc:	bf00      	nop
 8006ace:	bf00      	nop
 8006ad0:	3724      	adds	r7, #36	@ 0x24
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad8:	4770      	bx	lr
 8006ada:	bf00      	nop
 8006adc:	40023800 	.word	0x40023800
 8006ae0:	40013800 	.word	0x40013800
 8006ae4:	40020000 	.word	0x40020000
 8006ae8:	40020400 	.word	0x40020400
 8006aec:	40020800 	.word	0x40020800
 8006af0:	40020c00 	.word	0x40020c00
 8006af4:	40021000 	.word	0x40021000
 8006af8:	40013c00 	.word	0x40013c00

08006afc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006afc:	b480      	push	{r7}
 8006afe:	b085      	sub	sp, #20
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	6078      	str	r0, [r7, #4]
 8006b04:	460b      	mov	r3, r1
 8006b06:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	691a      	ldr	r2, [r3, #16]
 8006b0c:	887b      	ldrh	r3, [r7, #2]
 8006b0e:	4013      	ands	r3, r2
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d002      	beq.n	8006b1a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006b14:	2301      	movs	r3, #1
 8006b16:	73fb      	strb	r3, [r7, #15]
 8006b18:	e001      	b.n	8006b1e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006b1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b20:	4618      	mov	r0, r3
 8006b22:	3714      	adds	r7, #20
 8006b24:	46bd      	mov	sp, r7
 8006b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2a:	4770      	bx	lr

08006b2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006b2c:	b480      	push	{r7}
 8006b2e:	b083      	sub	sp, #12
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	6078      	str	r0, [r7, #4]
 8006b34:	460b      	mov	r3, r1
 8006b36:	807b      	strh	r3, [r7, #2]
 8006b38:	4613      	mov	r3, r2
 8006b3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006b3c:	787b      	ldrb	r3, [r7, #1]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d003      	beq.n	8006b4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006b42:	887a      	ldrh	r2, [r7, #2]
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006b48:	e003      	b.n	8006b52 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006b4a:	887b      	ldrh	r3, [r7, #2]
 8006b4c:	041a      	lsls	r2, r3, #16
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	619a      	str	r2, [r3, #24]
}
 8006b52:	bf00      	nop
 8006b54:	370c      	adds	r7, #12
 8006b56:	46bd      	mov	sp, r7
 8006b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5c:	4770      	bx	lr
	...

08006b60 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006b60:	b580      	push	{r7, lr}
 8006b62:	b082      	sub	sp, #8
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	4603      	mov	r3, r0
 8006b68:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006b6a:	4b08      	ldr	r3, [pc, #32]	@ (8006b8c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006b6c:	695a      	ldr	r2, [r3, #20]
 8006b6e:	88fb      	ldrh	r3, [r7, #6]
 8006b70:	4013      	ands	r3, r2
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d006      	beq.n	8006b84 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006b76:	4a05      	ldr	r2, [pc, #20]	@ (8006b8c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006b78:	88fb      	ldrh	r3, [r7, #6]
 8006b7a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006b7c:	88fb      	ldrh	r3, [r7, #6]
 8006b7e:	4618      	mov	r0, r3
 8006b80:	f000 f806 	bl	8006b90 <HAL_GPIO_EXTI_Callback>
  }
}
 8006b84:	bf00      	nop
 8006b86:	3708      	adds	r7, #8
 8006b88:	46bd      	mov	sp, r7
 8006b8a:	bd80      	pop	{r7, pc}
 8006b8c:	40013c00 	.word	0x40013c00

08006b90 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006b90:	b480      	push	{r7}
 8006b92:	b083      	sub	sp, #12
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	4603      	mov	r3, r0
 8006b98:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8006b9a:	bf00      	nop
 8006b9c:	370c      	adds	r7, #12
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba4:	4770      	bx	lr
	...

08006ba8 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b088      	sub	sp, #32
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d101      	bne.n	8006bba <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8006bb6:	2301      	movs	r3, #1
 8006bb8:	e128      	b.n	8006e0c <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006bc0:	b2db      	uxtb	r3, r3
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d109      	bne.n	8006bda <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	2200      	movs	r2, #0
 8006bca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	4a90      	ldr	r2, [pc, #576]	@ (8006e14 <HAL_I2S_Init+0x26c>)
 8006bd2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8006bd4:	6878      	ldr	r0, [r7, #4]
 8006bd6:	f7fa fd21 	bl	800161c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2202      	movs	r2, #2
 8006bde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	69db      	ldr	r3, [r3, #28]
 8006be8:	687a      	ldr	r2, [r7, #4]
 8006bea:	6812      	ldr	r2, [r2, #0]
 8006bec:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8006bf0:	f023 030f 	bic.w	r3, r3, #15
 8006bf4:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	2202      	movs	r2, #2
 8006bfc:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	695b      	ldr	r3, [r3, #20]
 8006c02:	2b02      	cmp	r3, #2
 8006c04:	d060      	beq.n	8006cc8 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	68db      	ldr	r3, [r3, #12]
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d102      	bne.n	8006c14 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8006c0e:	2310      	movs	r3, #16
 8006c10:	617b      	str	r3, [r7, #20]
 8006c12:	e001      	b.n	8006c18 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8006c14:	2320      	movs	r3, #32
 8006c16:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	689b      	ldr	r3, [r3, #8]
 8006c1c:	2b20      	cmp	r3, #32
 8006c1e:	d802      	bhi.n	8006c26 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8006c20:	697b      	ldr	r3, [r7, #20]
 8006c22:	005b      	lsls	r3, r3, #1
 8006c24:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8006c26:	2001      	movs	r0, #1
 8006c28:	f001 fb02 	bl	8008230 <HAL_RCCEx_GetPeriphCLKFreq>
 8006c2c:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	691b      	ldr	r3, [r3, #16]
 8006c32:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c36:	d125      	bne.n	8006c84 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	68db      	ldr	r3, [r3, #12]
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d010      	beq.n	8006c62 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006c40:	697b      	ldr	r3, [r7, #20]
 8006c42:	009b      	lsls	r3, r3, #2
 8006c44:	68fa      	ldr	r2, [r7, #12]
 8006c46:	fbb2 f2f3 	udiv	r2, r2, r3
 8006c4a:	4613      	mov	r3, r2
 8006c4c:	009b      	lsls	r3, r3, #2
 8006c4e:	4413      	add	r3, r2
 8006c50:	005b      	lsls	r3, r3, #1
 8006c52:	461a      	mov	r2, r3
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	695b      	ldr	r3, [r3, #20]
 8006c58:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c5c:	3305      	adds	r3, #5
 8006c5e:	613b      	str	r3, [r7, #16]
 8006c60:	e01f      	b.n	8006ca2 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006c62:	697b      	ldr	r3, [r7, #20]
 8006c64:	00db      	lsls	r3, r3, #3
 8006c66:	68fa      	ldr	r2, [r7, #12]
 8006c68:	fbb2 f2f3 	udiv	r2, r2, r3
 8006c6c:	4613      	mov	r3, r2
 8006c6e:	009b      	lsls	r3, r3, #2
 8006c70:	4413      	add	r3, r2
 8006c72:	005b      	lsls	r3, r3, #1
 8006c74:	461a      	mov	r2, r3
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	695b      	ldr	r3, [r3, #20]
 8006c7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c7e:	3305      	adds	r3, #5
 8006c80:	613b      	str	r3, [r7, #16]
 8006c82:	e00e      	b.n	8006ca2 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006c84:	68fa      	ldr	r2, [r7, #12]
 8006c86:	697b      	ldr	r3, [r7, #20]
 8006c88:	fbb2 f2f3 	udiv	r2, r2, r3
 8006c8c:	4613      	mov	r3, r2
 8006c8e:	009b      	lsls	r3, r3, #2
 8006c90:	4413      	add	r3, r2
 8006c92:	005b      	lsls	r3, r3, #1
 8006c94:	461a      	mov	r2, r3
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	695b      	ldr	r3, [r3, #20]
 8006c9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c9e:	3305      	adds	r3, #5
 8006ca0:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8006ca2:	693b      	ldr	r3, [r7, #16]
 8006ca4:	4a5c      	ldr	r2, [pc, #368]	@ (8006e18 <HAL_I2S_Init+0x270>)
 8006ca6:	fba2 2303 	umull	r2, r3, r2, r3
 8006caa:	08db      	lsrs	r3, r3, #3
 8006cac:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8006cae:	693b      	ldr	r3, [r7, #16]
 8006cb0:	f003 0301 	and.w	r3, r3, #1
 8006cb4:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8006cb6:	693a      	ldr	r2, [r7, #16]
 8006cb8:	69bb      	ldr	r3, [r7, #24]
 8006cba:	1ad3      	subs	r3, r2, r3
 8006cbc:	085b      	lsrs	r3, r3, #1
 8006cbe:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8006cc0:	69bb      	ldr	r3, [r7, #24]
 8006cc2:	021b      	lsls	r3, r3, #8
 8006cc4:	61bb      	str	r3, [r7, #24]
 8006cc6:	e003      	b.n	8006cd0 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8006cc8:	2302      	movs	r3, #2
 8006cca:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8006ccc:	2300      	movs	r3, #0
 8006cce:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8006cd0:	69fb      	ldr	r3, [r7, #28]
 8006cd2:	2b01      	cmp	r3, #1
 8006cd4:	d902      	bls.n	8006cdc <HAL_I2S_Init+0x134>
 8006cd6:	69fb      	ldr	r3, [r7, #28]
 8006cd8:	2bff      	cmp	r3, #255	@ 0xff
 8006cda:	d907      	bls.n	8006cec <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ce0:	f043 0210 	orr.w	r2, r3, #16
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8006ce8:	2301      	movs	r3, #1
 8006cea:	e08f      	b.n	8006e0c <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	691a      	ldr	r2, [r3, #16]
 8006cf0:	69bb      	ldr	r3, [r7, #24]
 8006cf2:	ea42 0103 	orr.w	r1, r2, r3
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	69fa      	ldr	r2, [r7, #28]
 8006cfc:	430a      	orrs	r2, r1
 8006cfe:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	69db      	ldr	r3, [r3, #28]
 8006d06:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8006d0a:	f023 030f 	bic.w	r3, r3, #15
 8006d0e:	687a      	ldr	r2, [r7, #4]
 8006d10:	6851      	ldr	r1, [r2, #4]
 8006d12:	687a      	ldr	r2, [r7, #4]
 8006d14:	6892      	ldr	r2, [r2, #8]
 8006d16:	4311      	orrs	r1, r2
 8006d18:	687a      	ldr	r2, [r7, #4]
 8006d1a:	68d2      	ldr	r2, [r2, #12]
 8006d1c:	4311      	orrs	r1, r2
 8006d1e:	687a      	ldr	r2, [r7, #4]
 8006d20:	6992      	ldr	r2, [r2, #24]
 8006d22:	430a      	orrs	r2, r1
 8006d24:	431a      	orrs	r2, r3
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006d2e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	6a1b      	ldr	r3, [r3, #32]
 8006d34:	2b01      	cmp	r3, #1
 8006d36:	d161      	bne.n	8006dfc <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	4a38      	ldr	r2, [pc, #224]	@ (8006e1c <HAL_I2S_Init+0x274>)
 8006d3c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	4a37      	ldr	r2, [pc, #220]	@ (8006e20 <HAL_I2S_Init+0x278>)
 8006d44:	4293      	cmp	r3, r2
 8006d46:	d101      	bne.n	8006d4c <HAL_I2S_Init+0x1a4>
 8006d48:	4b36      	ldr	r3, [pc, #216]	@ (8006e24 <HAL_I2S_Init+0x27c>)
 8006d4a:	e001      	b.n	8006d50 <HAL_I2S_Init+0x1a8>
 8006d4c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006d50:	69db      	ldr	r3, [r3, #28]
 8006d52:	687a      	ldr	r2, [r7, #4]
 8006d54:	6812      	ldr	r2, [r2, #0]
 8006d56:	4932      	ldr	r1, [pc, #200]	@ (8006e20 <HAL_I2S_Init+0x278>)
 8006d58:	428a      	cmp	r2, r1
 8006d5a:	d101      	bne.n	8006d60 <HAL_I2S_Init+0x1b8>
 8006d5c:	4a31      	ldr	r2, [pc, #196]	@ (8006e24 <HAL_I2S_Init+0x27c>)
 8006d5e:	e001      	b.n	8006d64 <HAL_I2S_Init+0x1bc>
 8006d60:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8006d64:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8006d68:	f023 030f 	bic.w	r3, r3, #15
 8006d6c:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	4a2b      	ldr	r2, [pc, #172]	@ (8006e20 <HAL_I2S_Init+0x278>)
 8006d74:	4293      	cmp	r3, r2
 8006d76:	d101      	bne.n	8006d7c <HAL_I2S_Init+0x1d4>
 8006d78:	4b2a      	ldr	r3, [pc, #168]	@ (8006e24 <HAL_I2S_Init+0x27c>)
 8006d7a:	e001      	b.n	8006d80 <HAL_I2S_Init+0x1d8>
 8006d7c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006d80:	2202      	movs	r2, #2
 8006d82:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	4a25      	ldr	r2, [pc, #148]	@ (8006e20 <HAL_I2S_Init+0x278>)
 8006d8a:	4293      	cmp	r3, r2
 8006d8c:	d101      	bne.n	8006d92 <HAL_I2S_Init+0x1ea>
 8006d8e:	4b25      	ldr	r3, [pc, #148]	@ (8006e24 <HAL_I2S_Init+0x27c>)
 8006d90:	e001      	b.n	8006d96 <HAL_I2S_Init+0x1ee>
 8006d92:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006d96:	69db      	ldr	r3, [r3, #28]
 8006d98:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	685b      	ldr	r3, [r3, #4]
 8006d9e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006da2:	d003      	beq.n	8006dac <HAL_I2S_Init+0x204>
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	685b      	ldr	r3, [r3, #4]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d103      	bne.n	8006db4 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8006dac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006db0:	613b      	str	r3, [r7, #16]
 8006db2:	e001      	b.n	8006db8 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8006db4:	2300      	movs	r3, #0
 8006db6:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8006db8:	693b      	ldr	r3, [r7, #16]
 8006dba:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	689b      	ldr	r3, [r3, #8]
 8006dc0:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8006dc2:	4313      	orrs	r3, r2
 8006dc4:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	68db      	ldr	r3, [r3, #12]
 8006dca:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8006dcc:	4313      	orrs	r3, r2
 8006dce:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	699b      	ldr	r3, [r3, #24]
 8006dd4:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8006dd6:	4313      	orrs	r3, r2
 8006dd8:	b29a      	uxth	r2, r3
 8006dda:	897b      	ldrh	r3, [r7, #10]
 8006ddc:	4313      	orrs	r3, r2
 8006dde:	b29b      	uxth	r3, r3
 8006de0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8006de4:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	4a0d      	ldr	r2, [pc, #52]	@ (8006e20 <HAL_I2S_Init+0x278>)
 8006dec:	4293      	cmp	r3, r2
 8006dee:	d101      	bne.n	8006df4 <HAL_I2S_Init+0x24c>
 8006df0:	4b0c      	ldr	r3, [pc, #48]	@ (8006e24 <HAL_I2S_Init+0x27c>)
 8006df2:	e001      	b.n	8006df8 <HAL_I2S_Init+0x250>
 8006df4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006df8:	897a      	ldrh	r2, [r7, #10]
 8006dfa:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2200      	movs	r2, #0
 8006e00:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	2201      	movs	r2, #1
 8006e06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8006e0a:	2300      	movs	r3, #0
}
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	3720      	adds	r7, #32
 8006e10:	46bd      	mov	sp, r7
 8006e12:	bd80      	pop	{r7, pc}
 8006e14:	080070e5 	.word	0x080070e5
 8006e18:	cccccccd 	.word	0xcccccccd
 8006e1c:	0800726d 	.word	0x0800726d
 8006e20:	40003800 	.word	0x40003800
 8006e24:	40003400 	.word	0x40003400

08006e28 <HAL_I2S_Transmit>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	b086      	sub	sp, #24
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	60f8      	str	r0, [r7, #12]
 8006e30:	60b9      	str	r1, [r7, #8]
 8006e32:	603b      	str	r3, [r7, #0]
 8006e34:	4613      	mov	r3, r2
 8006e36:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8006e38:	68bb      	ldr	r3, [r7, #8]
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d002      	beq.n	8006e44 <HAL_I2S_Transmit+0x1c>
 8006e3e:	88fb      	ldrh	r3, [r7, #6]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d101      	bne.n	8006e48 <HAL_I2S_Transmit+0x20>
  {
    return  HAL_ERROR;
 8006e44:	2301      	movs	r3, #1
 8006e46:	e0d8      	b.n	8006ffa <HAL_I2S_Transmit+0x1d2>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006e4e:	b2db      	uxtb	r3, r3
 8006e50:	2b01      	cmp	r3, #1
 8006e52:	d001      	beq.n	8006e58 <HAL_I2S_Transmit+0x30>
  {
    return HAL_BUSY;
 8006e54:	2302      	movs	r3, #2
 8006e56:	e0d0      	b.n	8006ffa <HAL_I2S_Transmit+0x1d2>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006e5e:	b2db      	uxtb	r3, r3
 8006e60:	2b01      	cmp	r3, #1
 8006e62:	d101      	bne.n	8006e68 <HAL_I2S_Transmit+0x40>
 8006e64:	2302      	movs	r3, #2
 8006e66:	e0c8      	b.n	8006ffa <HAL_I2S_Transmit+0x1d2>
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	2201      	movs	r2, #1
 8006e6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	2203      	movs	r2, #3
 8006e74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pTxBuffPtr = pData;
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	68ba      	ldr	r2, [r7, #8]
 8006e82:	625a      	str	r2, [r3, #36]	@ 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	69db      	ldr	r3, [r3, #28]
 8006e8a:	f003 0307 	and.w	r3, r3, #7
 8006e8e:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8006e90:	697b      	ldr	r3, [r7, #20]
 8006e92:	2b03      	cmp	r3, #3
 8006e94:	d002      	beq.n	8006e9c <HAL_I2S_Transmit+0x74>
 8006e96:	697b      	ldr	r3, [r7, #20]
 8006e98:	2b05      	cmp	r3, #5
 8006e9a:	d10a      	bne.n	8006eb2 <HAL_I2S_Transmit+0x8a>
  {
    hi2s->TxXferSize = (Size << 1U);
 8006e9c:	88fb      	ldrh	r3, [r7, #6]
 8006e9e:	005b      	lsls	r3, r3, #1
 8006ea0:	b29a      	uxth	r2, r3
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 8006ea6:	88fb      	ldrh	r3, [r7, #6]
 8006ea8:	005b      	lsls	r3, r3, #1
 8006eaa:	b29a      	uxth	r2, r3
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006eb0:	e005      	b.n	8006ebe <HAL_I2S_Transmit+0x96>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	88fa      	ldrh	r2, [r7, #6]
 8006eb6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	88fa      	ldrh	r2, [r7, #6]
 8006ebc:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }

  tmpreg_cfgr = hi2s->Instance->I2SCFGR;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	69db      	ldr	r3, [r3, #28]
 8006ec4:	617b      	str	r3, [r7, #20]

  /* Check if the I2S is already enabled */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	69db      	ldr	r3, [r3, #28]
 8006ecc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ed0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ed4:	d007      	beq.n	8006ee6 <HAL_I2S_Transmit+0xbe>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	69da      	ldr	r2, [r3, #28]
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006ee4:	61da      	str	r2, [r3, #28]
  }

  /* Wait until TXE flag is set */
  if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, Timeout) != HAL_OK)
 8006ee6:	683b      	ldr	r3, [r7, #0]
 8006ee8:	2201      	movs	r2, #1
 8006eea:	2102      	movs	r1, #2
 8006eec:	68f8      	ldr	r0, [r7, #12]
 8006eee:	f000 f983 	bl	80071f8 <I2S_WaitFlagStateUntilTimeout>
 8006ef2:	4603      	mov	r3, r0
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d04e      	beq.n	8006f96 <HAL_I2S_Transmit+0x16e>
  {
    /* Set the error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006efc:	f043 0201 	orr.w	r2, r3, #1
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	2201      	movs	r2, #1
 8006f08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    __HAL_UNLOCK(hi2s);
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	2200      	movs	r2, #0
 8006f10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 8006f14:	2301      	movs	r3, #1
 8006f16:	e070      	b.n	8006ffa <HAL_I2S_Transmit+0x1d2>
  }

  while (hi2s->TxXferCount > 0U)
  {
    hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f1c:	881a      	ldrh	r2, [r3, #0]
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	60da      	str	r2, [r3, #12]
    hi2s->pTxBuffPtr++;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f28:	1c9a      	adds	r2, r3, #2
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2s->TxXferCount--;
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f32:	b29b      	uxth	r3, r3
 8006f34:	3b01      	subs	r3, #1
 8006f36:	b29a      	uxth	r2, r3
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, Timeout) != HAL_OK)
 8006f3c:	683b      	ldr	r3, [r7, #0]
 8006f3e:	2201      	movs	r2, #1
 8006f40:	2102      	movs	r1, #2
 8006f42:	68f8      	ldr	r0, [r7, #12]
 8006f44:	f000 f958 	bl	80071f8 <I2S_WaitFlagStateUntilTimeout>
 8006f48:	4603      	mov	r3, r0
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d00f      	beq.n	8006f6e <HAL_I2S_Transmit+0x146>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f52:	f043 0201 	orr.w	r2, r3, #1
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	2201      	movs	r2, #1
 8006f5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      __HAL_UNLOCK(hi2s);
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	2200      	movs	r2, #0
 8006f66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8006f6a:	2301      	movs	r3, #1
 8006f6c:	e045      	b.n	8006ffa <HAL_I2S_Transmit+0x1d2>
    }

    /* Check if an underrun occurs */
    if (__HAL_I2S_GET_FLAG(hi2s, I2S_FLAG_UDR) == SET)
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	689b      	ldr	r3, [r3, #8]
 8006f74:	f003 0308 	and.w	r3, r3, #8
 8006f78:	2b08      	cmp	r3, #8
 8006f7a:	d10c      	bne.n	8006f96 <HAL_I2S_Transmit+0x16e>
    {
      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	613b      	str	r3, [r7, #16]
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	689b      	ldr	r3, [r3, #8]
 8006f86:	613b      	str	r3, [r7, #16]
 8006f88:	693b      	ldr	r3, [r7, #16]

      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f8e:	f043 0204 	orr.w	r2, r3, #4
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	645a      	str	r2, [r3, #68]	@ 0x44
  while (hi2s->TxXferCount > 0U)
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f9a:	b29b      	uxth	r3, r3
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d1bb      	bne.n	8006f18 <HAL_I2S_Transmit+0xf0>
    }
  }

  /* Check if Slave mode is selected */
  if (((tmpreg_cfgr & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_TX)
 8006fa0:	697b      	ldr	r3, [r7, #20]
 8006fa2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d005      	beq.n	8006fb6 <HAL_I2S_Transmit+0x18e>
      || ((tmpreg_cfgr & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_RX))
 8006faa:	697b      	ldr	r3, [r7, #20]
 8006fac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006fb0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006fb4:	d118      	bne.n	8006fe8 <HAL_I2S_Transmit+0x1c0>
  {
    /* Wait until Busy flag is reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, Timeout) != HAL_OK)
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	2200      	movs	r2, #0
 8006fba:	2180      	movs	r1, #128	@ 0x80
 8006fbc:	68f8      	ldr	r0, [r7, #12]
 8006fbe:	f000 f91b 	bl	80071f8 <I2S_WaitFlagStateUntilTimeout>
 8006fc2:	4603      	mov	r3, r0
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d00f      	beq.n	8006fe8 <HAL_I2S_Transmit+0x1c0>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fcc:	f043 0201 	orr.w	r2, r3, #1
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	2201      	movs	r2, #1
 8006fd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      __HAL_UNLOCK(hi2s);
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	2200      	movs	r2, #0
 8006fe0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8006fe4:	2301      	movs	r3, #1
 8006fe6:	e008      	b.n	8006ffa <HAL_I2S_Transmit+0x1d2>
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	2201      	movs	r2, #1
 8006fec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  __HAL_UNLOCK(hi2s);
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  return HAL_OK;
 8006ff8:	2300      	movs	r3, #0
}
 8006ffa:	4618      	mov	r0, r3
 8006ffc:	3718      	adds	r7, #24
 8006ffe:	46bd      	mov	sp, r7
 8007000:	bd80      	pop	{r7, pc}

08007002 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8007002:	b480      	push	{r7}
 8007004:	b083      	sub	sp, #12
 8007006:	af00      	add	r7, sp, #0
 8007008:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 800700a:	bf00      	nop
 800700c:	370c      	adds	r7, #12
 800700e:	46bd      	mov	sp, r7
 8007010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007014:	4770      	bx	lr

08007016 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8007016:	b480      	push	{r7}
 8007018:	b083      	sub	sp, #12
 800701a:	af00      	add	r7, sp, #0
 800701c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 800701e:	bf00      	nop
 8007020:	370c      	adds	r7, #12
 8007022:	46bd      	mov	sp, r7
 8007024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007028:	4770      	bx	lr

0800702a <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800702a:	b580      	push	{r7, lr}
 800702c:	b082      	sub	sp, #8
 800702e:	af00      	add	r7, sp, #0
 8007030:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007036:	881a      	ldrh	r2, [r3, #0]
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007042:	1c9a      	adds	r2, r3, #2
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800704c:	b29b      	uxth	r3, r3
 800704e:	3b01      	subs	r3, #1
 8007050:	b29a      	uxth	r2, r3
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800705a:	b29b      	uxth	r3, r3
 800705c:	2b00      	cmp	r3, #0
 800705e:	d10e      	bne.n	800707e <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	685a      	ldr	r2, [r3, #4]
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800706e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2201      	movs	r2, #1
 8007074:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8007078:	6878      	ldr	r0, [r7, #4]
 800707a:	f7ff ffc2 	bl	8007002 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800707e:	bf00      	nop
 8007080:	3708      	adds	r7, #8
 8007082:	46bd      	mov	sp, r7
 8007084:	bd80      	pop	{r7, pc}

08007086 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8007086:	b580      	push	{r7, lr}
 8007088:	b082      	sub	sp, #8
 800708a:	af00      	add	r7, sp, #0
 800708c:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	68da      	ldr	r2, [r3, #12]
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007098:	b292      	uxth	r2, r2
 800709a:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070a0:	1c9a      	adds	r2, r3, #2
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80070aa:	b29b      	uxth	r3, r3
 80070ac:	3b01      	subs	r3, #1
 80070ae:	b29a      	uxth	r2, r3
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80070b8:	b29b      	uxth	r3, r3
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d10e      	bne.n	80070dc <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	685a      	ldr	r2, [r3, #4]
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80070cc:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	2201      	movs	r2, #1
 80070d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80070d6:	6878      	ldr	r0, [r7, #4]
 80070d8:	f7fb f84c 	bl	8002174 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80070dc:	bf00      	nop
 80070de:	3708      	adds	r7, #8
 80070e0:	46bd      	mov	sp, r7
 80070e2:	bd80      	pop	{r7, pc}

080070e4 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80070e4:	b580      	push	{r7, lr}
 80070e6:	b086      	sub	sp, #24
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	689b      	ldr	r3, [r3, #8]
 80070f2:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80070fa:	b2db      	uxtb	r3, r3
 80070fc:	2b04      	cmp	r3, #4
 80070fe:	d13a      	bne.n	8007176 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8007100:	697b      	ldr	r3, [r7, #20]
 8007102:	f003 0301 	and.w	r3, r3, #1
 8007106:	2b01      	cmp	r3, #1
 8007108:	d109      	bne.n	800711e <I2S_IRQHandler+0x3a>
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	685b      	ldr	r3, [r3, #4]
 8007110:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007114:	2b40      	cmp	r3, #64	@ 0x40
 8007116:	d102      	bne.n	800711e <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8007118:	6878      	ldr	r0, [r7, #4]
 800711a:	f7ff ffb4 	bl	8007086 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800711e:	697b      	ldr	r3, [r7, #20]
 8007120:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007124:	2b40      	cmp	r3, #64	@ 0x40
 8007126:	d126      	bne.n	8007176 <I2S_IRQHandler+0x92>
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	685b      	ldr	r3, [r3, #4]
 800712e:	f003 0320 	and.w	r3, r3, #32
 8007132:	2b20      	cmp	r3, #32
 8007134:	d11f      	bne.n	8007176 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	685a      	ldr	r2, [r3, #4]
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8007144:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8007146:	2300      	movs	r3, #0
 8007148:	613b      	str	r3, [r7, #16]
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	68db      	ldr	r3, [r3, #12]
 8007150:	613b      	str	r3, [r7, #16]
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	689b      	ldr	r3, [r3, #8]
 8007158:	613b      	str	r3, [r7, #16]
 800715a:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	2201      	movs	r2, #1
 8007160:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007168:	f043 0202 	orr.w	r2, r3, #2
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007170:	6878      	ldr	r0, [r7, #4]
 8007172:	f7ff ff50 	bl	8007016 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800717c:	b2db      	uxtb	r3, r3
 800717e:	2b03      	cmp	r3, #3
 8007180:	d136      	bne.n	80071f0 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8007182:	697b      	ldr	r3, [r7, #20]
 8007184:	f003 0302 	and.w	r3, r3, #2
 8007188:	2b02      	cmp	r3, #2
 800718a:	d109      	bne.n	80071a0 <I2S_IRQHandler+0xbc>
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	685b      	ldr	r3, [r3, #4]
 8007192:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007196:	2b80      	cmp	r3, #128	@ 0x80
 8007198:	d102      	bne.n	80071a0 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800719a:	6878      	ldr	r0, [r7, #4]
 800719c:	f7ff ff45 	bl	800702a <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80071a0:	697b      	ldr	r3, [r7, #20]
 80071a2:	f003 0308 	and.w	r3, r3, #8
 80071a6:	2b08      	cmp	r3, #8
 80071a8:	d122      	bne.n	80071f0 <I2S_IRQHandler+0x10c>
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	685b      	ldr	r3, [r3, #4]
 80071b0:	f003 0320 	and.w	r3, r3, #32
 80071b4:	2b20      	cmp	r3, #32
 80071b6:	d11b      	bne.n	80071f0 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	685a      	ldr	r2, [r3, #4]
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80071c6:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80071c8:	2300      	movs	r3, #0
 80071ca:	60fb      	str	r3, [r7, #12]
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	689b      	ldr	r3, [r3, #8]
 80071d2:	60fb      	str	r3, [r7, #12]
 80071d4:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	2201      	movs	r2, #1
 80071da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071e2:	f043 0204 	orr.w	r2, r3, #4
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80071ea:	6878      	ldr	r0, [r7, #4]
 80071ec:	f7ff ff13 	bl	8007016 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80071f0:	bf00      	nop
 80071f2:	3718      	adds	r7, #24
 80071f4:	46bd      	mov	sp, r7
 80071f6:	bd80      	pop	{r7, pc}

080071f8 <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b086      	sub	sp, #24
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	60f8      	str	r0, [r7, #12]
 8007200:	60b9      	str	r1, [r7, #8]
 8007202:	603b      	str	r3, [r7, #0]
 8007204:	4613      	mov	r3, r2
 8007206:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8007208:	f7fe f93e 	bl	8005488 <HAL_GetTick>
 800720c:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 800720e:	e018      	b.n	8007242 <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007210:	683b      	ldr	r3, [r7, #0]
 8007212:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007216:	d014      	beq.n	8007242 <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 8007218:	f7fe f936 	bl	8005488 <HAL_GetTick>
 800721c:	4602      	mov	r2, r0
 800721e:	697b      	ldr	r3, [r7, #20]
 8007220:	1ad3      	subs	r3, r2, r3
 8007222:	683a      	ldr	r2, [r7, #0]
 8007224:	429a      	cmp	r2, r3
 8007226:	d902      	bls.n	800722e <I2S_WaitFlagStateUntilTimeout+0x36>
 8007228:	683b      	ldr	r3, [r7, #0]
 800722a:	2b00      	cmp	r3, #0
 800722c:	d109      	bne.n	8007242 <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	2201      	movs	r2, #1
 8007232:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	2200      	movs	r2, #0
 800723a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 800723e:	2303      	movs	r3, #3
 8007240:	e00f      	b.n	8007262 <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	689a      	ldr	r2, [r3, #8]
 8007248:	68bb      	ldr	r3, [r7, #8]
 800724a:	4013      	ands	r3, r2
 800724c:	68ba      	ldr	r2, [r7, #8]
 800724e:	429a      	cmp	r2, r3
 8007250:	bf0c      	ite	eq
 8007252:	2301      	moveq	r3, #1
 8007254:	2300      	movne	r3, #0
 8007256:	b2db      	uxtb	r3, r3
 8007258:	461a      	mov	r2, r3
 800725a:	79fb      	ldrb	r3, [r7, #7]
 800725c:	429a      	cmp	r2, r3
 800725e:	d1d7      	bne.n	8007210 <I2S_WaitFlagStateUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 8007260:	2300      	movs	r3, #0
}
 8007262:	4618      	mov	r0, r3
 8007264:	3718      	adds	r7, #24
 8007266:	46bd      	mov	sp, r7
 8007268:	bd80      	pop	{r7, pc}
	...

0800726c <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800726c:	b580      	push	{r7, lr}
 800726e:	b088      	sub	sp, #32
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	689b      	ldr	r3, [r3, #8]
 800727a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	4a92      	ldr	r2, [pc, #584]	@ (80074cc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007282:	4293      	cmp	r3, r2
 8007284:	d101      	bne.n	800728a <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8007286:	4b92      	ldr	r3, [pc, #584]	@ (80074d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007288:	e001      	b.n	800728e <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800728a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800728e:	689b      	ldr	r3, [r3, #8]
 8007290:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	685b      	ldr	r3, [r3, #4]
 8007298:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	4a8b      	ldr	r2, [pc, #556]	@ (80074cc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80072a0:	4293      	cmp	r3, r2
 80072a2:	d101      	bne.n	80072a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80072a4:	4b8a      	ldr	r3, [pc, #552]	@ (80074d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80072a6:	e001      	b.n	80072ac <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80072a8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80072ac:	685b      	ldr	r3, [r3, #4]
 80072ae:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	685b      	ldr	r3, [r3, #4]
 80072b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80072b8:	d004      	beq.n	80072c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	685b      	ldr	r3, [r3, #4]
 80072be:	2b00      	cmp	r3, #0
 80072c0:	f040 8099 	bne.w	80073f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80072c4:	69fb      	ldr	r3, [r7, #28]
 80072c6:	f003 0302 	and.w	r3, r3, #2
 80072ca:	2b02      	cmp	r3, #2
 80072cc:	d107      	bne.n	80072de <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80072ce:	697b      	ldr	r3, [r7, #20]
 80072d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d002      	beq.n	80072de <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80072d8:	6878      	ldr	r0, [r7, #4]
 80072da:	f000 f925 	bl	8007528 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80072de:	69bb      	ldr	r3, [r7, #24]
 80072e0:	f003 0301 	and.w	r3, r3, #1
 80072e4:	2b01      	cmp	r3, #1
 80072e6:	d107      	bne.n	80072f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 80072e8:	693b      	ldr	r3, [r7, #16]
 80072ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d002      	beq.n	80072f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 80072f2:	6878      	ldr	r0, [r7, #4]
 80072f4:	f000 f9c8 	bl	8007688 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80072f8:	69bb      	ldr	r3, [r7, #24]
 80072fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072fe:	2b40      	cmp	r3, #64	@ 0x40
 8007300:	d13a      	bne.n	8007378 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8007302:	693b      	ldr	r3, [r7, #16]
 8007304:	f003 0320 	and.w	r3, r3, #32
 8007308:	2b00      	cmp	r3, #0
 800730a:	d035      	beq.n	8007378 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	4a6e      	ldr	r2, [pc, #440]	@ (80074cc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007312:	4293      	cmp	r3, r2
 8007314:	d101      	bne.n	800731a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8007316:	4b6e      	ldr	r3, [pc, #440]	@ (80074d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8007318:	e001      	b.n	800731e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800731a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800731e:	685a      	ldr	r2, [r3, #4]
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	4969      	ldr	r1, [pc, #420]	@ (80074cc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007326:	428b      	cmp	r3, r1
 8007328:	d101      	bne.n	800732e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800732a:	4b69      	ldr	r3, [pc, #420]	@ (80074d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800732c:	e001      	b.n	8007332 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800732e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007332:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8007336:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	685a      	ldr	r2, [r3, #4]
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8007346:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8007348:	2300      	movs	r3, #0
 800734a:	60fb      	str	r3, [r7, #12]
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	68db      	ldr	r3, [r3, #12]
 8007352:	60fb      	str	r3, [r7, #12]
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	689b      	ldr	r3, [r3, #8]
 800735a:	60fb      	str	r3, [r7, #12]
 800735c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	2201      	movs	r2, #1
 8007362:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800736a:	f043 0202 	orr.w	r2, r3, #2
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007372:	6878      	ldr	r0, [r7, #4]
 8007374:	f7ff fe4f 	bl	8007016 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8007378:	69fb      	ldr	r3, [r7, #28]
 800737a:	f003 0308 	and.w	r3, r3, #8
 800737e:	2b08      	cmp	r3, #8
 8007380:	f040 80c3 	bne.w	800750a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8007384:	697b      	ldr	r3, [r7, #20]
 8007386:	f003 0320 	and.w	r3, r3, #32
 800738a:	2b00      	cmp	r3, #0
 800738c:	f000 80bd 	beq.w	800750a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	685a      	ldr	r2, [r3, #4]
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800739e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	4a49      	ldr	r2, [pc, #292]	@ (80074cc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80073a6:	4293      	cmp	r3, r2
 80073a8:	d101      	bne.n	80073ae <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80073aa:	4b49      	ldr	r3, [pc, #292]	@ (80074d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80073ac:	e001      	b.n	80073b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80073ae:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80073b2:	685a      	ldr	r2, [r3, #4]
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	4944      	ldr	r1, [pc, #272]	@ (80074cc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80073ba:	428b      	cmp	r3, r1
 80073bc:	d101      	bne.n	80073c2 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80073be:	4b44      	ldr	r3, [pc, #272]	@ (80074d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80073c0:	e001      	b.n	80073c6 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80073c2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80073c6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80073ca:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80073cc:	2300      	movs	r3, #0
 80073ce:	60bb      	str	r3, [r7, #8]
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	689b      	ldr	r3, [r3, #8]
 80073d6:	60bb      	str	r3, [r7, #8]
 80073d8:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	2201      	movs	r2, #1
 80073de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073e6:	f043 0204 	orr.w	r2, r3, #4
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80073ee:	6878      	ldr	r0, [r7, #4]
 80073f0:	f7ff fe11 	bl	8007016 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80073f4:	e089      	b.n	800750a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 80073f6:	69bb      	ldr	r3, [r7, #24]
 80073f8:	f003 0302 	and.w	r3, r3, #2
 80073fc:	2b02      	cmp	r3, #2
 80073fe:	d107      	bne.n	8007410 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8007400:	693b      	ldr	r3, [r7, #16]
 8007402:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007406:	2b00      	cmp	r3, #0
 8007408:	d002      	beq.n	8007410 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800740a:	6878      	ldr	r0, [r7, #4]
 800740c:	f000 f8be 	bl	800758c <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8007410:	69fb      	ldr	r3, [r7, #28]
 8007412:	f003 0301 	and.w	r3, r3, #1
 8007416:	2b01      	cmp	r3, #1
 8007418:	d107      	bne.n	800742a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800741a:	697b      	ldr	r3, [r7, #20]
 800741c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007420:	2b00      	cmp	r3, #0
 8007422:	d002      	beq.n	800742a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8007424:	6878      	ldr	r0, [r7, #4]
 8007426:	f000 f8fd 	bl	8007624 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800742a:	69fb      	ldr	r3, [r7, #28]
 800742c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007430:	2b40      	cmp	r3, #64	@ 0x40
 8007432:	d12f      	bne.n	8007494 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8007434:	697b      	ldr	r3, [r7, #20]
 8007436:	f003 0320 	and.w	r3, r3, #32
 800743a:	2b00      	cmp	r3, #0
 800743c:	d02a      	beq.n	8007494 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	685a      	ldr	r2, [r3, #4]
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800744c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	4a1e      	ldr	r2, [pc, #120]	@ (80074cc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007454:	4293      	cmp	r3, r2
 8007456:	d101      	bne.n	800745c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8007458:	4b1d      	ldr	r3, [pc, #116]	@ (80074d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800745a:	e001      	b.n	8007460 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 800745c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007460:	685a      	ldr	r2, [r3, #4]
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	4919      	ldr	r1, [pc, #100]	@ (80074cc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8007468:	428b      	cmp	r3, r1
 800746a:	d101      	bne.n	8007470 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 800746c:	4b18      	ldr	r3, [pc, #96]	@ (80074d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800746e:	e001      	b.n	8007474 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8007470:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8007474:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8007478:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2201      	movs	r2, #1
 800747e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007486:	f043 0202 	orr.w	r2, r3, #2
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800748e:	6878      	ldr	r0, [r7, #4]
 8007490:	f7ff fdc1 	bl	8007016 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8007494:	69bb      	ldr	r3, [r7, #24]
 8007496:	f003 0308 	and.w	r3, r3, #8
 800749a:	2b08      	cmp	r3, #8
 800749c:	d136      	bne.n	800750c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 800749e:	693b      	ldr	r3, [r7, #16]
 80074a0:	f003 0320 	and.w	r3, r3, #32
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d031      	beq.n	800750c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	4a07      	ldr	r2, [pc, #28]	@ (80074cc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80074ae:	4293      	cmp	r3, r2
 80074b0:	d101      	bne.n	80074b6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80074b2:	4b07      	ldr	r3, [pc, #28]	@ (80074d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80074b4:	e001      	b.n	80074ba <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80074b6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80074ba:	685a      	ldr	r2, [r3, #4]
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	4902      	ldr	r1, [pc, #8]	@ (80074cc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80074c2:	428b      	cmp	r3, r1
 80074c4:	d106      	bne.n	80074d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80074c6:	4b02      	ldr	r3, [pc, #8]	@ (80074d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80074c8:	e006      	b.n	80074d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80074ca:	bf00      	nop
 80074cc:	40003800 	.word	0x40003800
 80074d0:	40003400 	.word	0x40003400
 80074d4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80074d8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80074dc:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	685a      	ldr	r2, [r3, #4]
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80074ec:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	2201      	movs	r2, #1
 80074f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074fa:	f043 0204 	orr.w	r2, r3, #4
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007502:	6878      	ldr	r0, [r7, #4]
 8007504:	f7ff fd87 	bl	8007016 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007508:	e000      	b.n	800750c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800750a:	bf00      	nop
}
 800750c:	bf00      	nop
 800750e:	3720      	adds	r7, #32
 8007510:	46bd      	mov	sp, r7
 8007512:	bd80      	pop	{r7, pc}

08007514 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8007514:	b480      	push	{r7}
 8007516:	b083      	sub	sp, #12
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 800751c:	bf00      	nop
 800751e:	370c      	adds	r7, #12
 8007520:	46bd      	mov	sp, r7
 8007522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007526:	4770      	bx	lr

08007528 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8007528:	b580      	push	{r7, lr}
 800752a:	b082      	sub	sp, #8
 800752c:	af00      	add	r7, sp, #0
 800752e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007534:	1c99      	adds	r1, r3, #2
 8007536:	687a      	ldr	r2, [r7, #4]
 8007538:	6251      	str	r1, [r2, #36]	@ 0x24
 800753a:	881a      	ldrh	r2, [r3, #0]
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007546:	b29b      	uxth	r3, r3
 8007548:	3b01      	subs	r3, #1
 800754a:	b29a      	uxth	r2, r3
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007554:	b29b      	uxth	r3, r3
 8007556:	2b00      	cmp	r3, #0
 8007558:	d113      	bne.n	8007582 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	685a      	ldr	r2, [r3, #4]
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8007568:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800756e:	b29b      	uxth	r3, r3
 8007570:	2b00      	cmp	r3, #0
 8007572:	d106      	bne.n	8007582 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2201      	movs	r2, #1
 8007578:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800757c:	6878      	ldr	r0, [r7, #4]
 800757e:	f7ff ffc9 	bl	8007514 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007582:	bf00      	nop
 8007584:	3708      	adds	r7, #8
 8007586:	46bd      	mov	sp, r7
 8007588:	bd80      	pop	{r7, pc}
	...

0800758c <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800758c:	b580      	push	{r7, lr}
 800758e:	b082      	sub	sp, #8
 8007590:	af00      	add	r7, sp, #0
 8007592:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007598:	1c99      	adds	r1, r3, #2
 800759a:	687a      	ldr	r2, [r7, #4]
 800759c:	6251      	str	r1, [r2, #36]	@ 0x24
 800759e:	8819      	ldrh	r1, [r3, #0]
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	4a1d      	ldr	r2, [pc, #116]	@ (800761c <I2SEx_TxISR_I2SExt+0x90>)
 80075a6:	4293      	cmp	r3, r2
 80075a8:	d101      	bne.n	80075ae <I2SEx_TxISR_I2SExt+0x22>
 80075aa:	4b1d      	ldr	r3, [pc, #116]	@ (8007620 <I2SEx_TxISR_I2SExt+0x94>)
 80075ac:	e001      	b.n	80075b2 <I2SEx_TxISR_I2SExt+0x26>
 80075ae:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80075b2:	460a      	mov	r2, r1
 80075b4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80075ba:	b29b      	uxth	r3, r3
 80075bc:	3b01      	subs	r3, #1
 80075be:	b29a      	uxth	r2, r3
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80075c8:	b29b      	uxth	r3, r3
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d121      	bne.n	8007612 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	4a12      	ldr	r2, [pc, #72]	@ (800761c <I2SEx_TxISR_I2SExt+0x90>)
 80075d4:	4293      	cmp	r3, r2
 80075d6:	d101      	bne.n	80075dc <I2SEx_TxISR_I2SExt+0x50>
 80075d8:	4b11      	ldr	r3, [pc, #68]	@ (8007620 <I2SEx_TxISR_I2SExt+0x94>)
 80075da:	e001      	b.n	80075e0 <I2SEx_TxISR_I2SExt+0x54>
 80075dc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80075e0:	685a      	ldr	r2, [r3, #4]
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	490d      	ldr	r1, [pc, #52]	@ (800761c <I2SEx_TxISR_I2SExt+0x90>)
 80075e8:	428b      	cmp	r3, r1
 80075ea:	d101      	bne.n	80075f0 <I2SEx_TxISR_I2SExt+0x64>
 80075ec:	4b0c      	ldr	r3, [pc, #48]	@ (8007620 <I2SEx_TxISR_I2SExt+0x94>)
 80075ee:	e001      	b.n	80075f4 <I2SEx_TxISR_I2SExt+0x68>
 80075f0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80075f4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80075f8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80075fe:	b29b      	uxth	r3, r3
 8007600:	2b00      	cmp	r3, #0
 8007602:	d106      	bne.n	8007612 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	2201      	movs	r2, #1
 8007608:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800760c:	6878      	ldr	r0, [r7, #4]
 800760e:	f7ff ff81 	bl	8007514 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007612:	bf00      	nop
 8007614:	3708      	adds	r7, #8
 8007616:	46bd      	mov	sp, r7
 8007618:	bd80      	pop	{r7, pc}
 800761a:	bf00      	nop
 800761c:	40003800 	.word	0x40003800
 8007620:	40003400 	.word	0x40003400

08007624 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8007624:	b580      	push	{r7, lr}
 8007626:	b082      	sub	sp, #8
 8007628:	af00      	add	r7, sp, #0
 800762a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	68d8      	ldr	r0, [r3, #12]
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007636:	1c99      	adds	r1, r3, #2
 8007638:	687a      	ldr	r2, [r7, #4]
 800763a:	62d1      	str	r1, [r2, #44]	@ 0x2c
 800763c:	b282      	uxth	r2, r0
 800763e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8007644:	b29b      	uxth	r3, r3
 8007646:	3b01      	subs	r3, #1
 8007648:	b29a      	uxth	r2, r3
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8007652:	b29b      	uxth	r3, r3
 8007654:	2b00      	cmp	r3, #0
 8007656:	d113      	bne.n	8007680 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	685a      	ldr	r2, [r3, #4]
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8007666:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800766c:	b29b      	uxth	r3, r3
 800766e:	2b00      	cmp	r3, #0
 8007670:	d106      	bne.n	8007680 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	2201      	movs	r2, #1
 8007676:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800767a:	6878      	ldr	r0, [r7, #4]
 800767c:	f7ff ff4a 	bl	8007514 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007680:	bf00      	nop
 8007682:	3708      	adds	r7, #8
 8007684:	46bd      	mov	sp, r7
 8007686:	bd80      	pop	{r7, pc}

08007688 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8007688:	b580      	push	{r7, lr}
 800768a:	b082      	sub	sp, #8
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	4a20      	ldr	r2, [pc, #128]	@ (8007718 <I2SEx_RxISR_I2SExt+0x90>)
 8007696:	4293      	cmp	r3, r2
 8007698:	d101      	bne.n	800769e <I2SEx_RxISR_I2SExt+0x16>
 800769a:	4b20      	ldr	r3, [pc, #128]	@ (800771c <I2SEx_RxISR_I2SExt+0x94>)
 800769c:	e001      	b.n	80076a2 <I2SEx_RxISR_I2SExt+0x1a>
 800769e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80076a2:	68d8      	ldr	r0, [r3, #12]
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076a8:	1c99      	adds	r1, r3, #2
 80076aa:	687a      	ldr	r2, [r7, #4]
 80076ac:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80076ae:	b282      	uxth	r2, r0
 80076b0:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80076b6:	b29b      	uxth	r3, r3
 80076b8:	3b01      	subs	r3, #1
 80076ba:	b29a      	uxth	r2, r3
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80076c4:	b29b      	uxth	r3, r3
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d121      	bne.n	800770e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	4a12      	ldr	r2, [pc, #72]	@ (8007718 <I2SEx_RxISR_I2SExt+0x90>)
 80076d0:	4293      	cmp	r3, r2
 80076d2:	d101      	bne.n	80076d8 <I2SEx_RxISR_I2SExt+0x50>
 80076d4:	4b11      	ldr	r3, [pc, #68]	@ (800771c <I2SEx_RxISR_I2SExt+0x94>)
 80076d6:	e001      	b.n	80076dc <I2SEx_RxISR_I2SExt+0x54>
 80076d8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80076dc:	685a      	ldr	r2, [r3, #4]
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	490d      	ldr	r1, [pc, #52]	@ (8007718 <I2SEx_RxISR_I2SExt+0x90>)
 80076e4:	428b      	cmp	r3, r1
 80076e6:	d101      	bne.n	80076ec <I2SEx_RxISR_I2SExt+0x64>
 80076e8:	4b0c      	ldr	r3, [pc, #48]	@ (800771c <I2SEx_RxISR_I2SExt+0x94>)
 80076ea:	e001      	b.n	80076f0 <I2SEx_RxISR_I2SExt+0x68>
 80076ec:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80076f0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80076f4:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80076fa:	b29b      	uxth	r3, r3
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d106      	bne.n	800770e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	2201      	movs	r2, #1
 8007704:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007708:	6878      	ldr	r0, [r7, #4]
 800770a:	f7ff ff03 	bl	8007514 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800770e:	bf00      	nop
 8007710:	3708      	adds	r7, #8
 8007712:	46bd      	mov	sp, r7
 8007714:	bd80      	pop	{r7, pc}
 8007716:	bf00      	nop
 8007718:	40003800 	.word	0x40003800
 800771c:	40003400 	.word	0x40003400

08007720 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007720:	b580      	push	{r7, lr}
 8007722:	b086      	sub	sp, #24
 8007724:	af00      	add	r7, sp, #0
 8007726:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	2b00      	cmp	r3, #0
 800772c:	d101      	bne.n	8007732 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800772e:	2301      	movs	r3, #1
 8007730:	e267      	b.n	8007c02 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f003 0301 	and.w	r3, r3, #1
 800773a:	2b00      	cmp	r3, #0
 800773c:	d075      	beq.n	800782a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800773e:	4b88      	ldr	r3, [pc, #544]	@ (8007960 <HAL_RCC_OscConfig+0x240>)
 8007740:	689b      	ldr	r3, [r3, #8]
 8007742:	f003 030c 	and.w	r3, r3, #12
 8007746:	2b04      	cmp	r3, #4
 8007748:	d00c      	beq.n	8007764 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800774a:	4b85      	ldr	r3, [pc, #532]	@ (8007960 <HAL_RCC_OscConfig+0x240>)
 800774c:	689b      	ldr	r3, [r3, #8]
 800774e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8007752:	2b08      	cmp	r3, #8
 8007754:	d112      	bne.n	800777c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007756:	4b82      	ldr	r3, [pc, #520]	@ (8007960 <HAL_RCC_OscConfig+0x240>)
 8007758:	685b      	ldr	r3, [r3, #4]
 800775a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800775e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007762:	d10b      	bne.n	800777c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007764:	4b7e      	ldr	r3, [pc, #504]	@ (8007960 <HAL_RCC_OscConfig+0x240>)
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800776c:	2b00      	cmp	r3, #0
 800776e:	d05b      	beq.n	8007828 <HAL_RCC_OscConfig+0x108>
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	685b      	ldr	r3, [r3, #4]
 8007774:	2b00      	cmp	r3, #0
 8007776:	d157      	bne.n	8007828 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007778:	2301      	movs	r3, #1
 800777a:	e242      	b.n	8007c02 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	685b      	ldr	r3, [r3, #4]
 8007780:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007784:	d106      	bne.n	8007794 <HAL_RCC_OscConfig+0x74>
 8007786:	4b76      	ldr	r3, [pc, #472]	@ (8007960 <HAL_RCC_OscConfig+0x240>)
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	4a75      	ldr	r2, [pc, #468]	@ (8007960 <HAL_RCC_OscConfig+0x240>)
 800778c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007790:	6013      	str	r3, [r2, #0]
 8007792:	e01d      	b.n	80077d0 <HAL_RCC_OscConfig+0xb0>
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	685b      	ldr	r3, [r3, #4]
 8007798:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800779c:	d10c      	bne.n	80077b8 <HAL_RCC_OscConfig+0x98>
 800779e:	4b70      	ldr	r3, [pc, #448]	@ (8007960 <HAL_RCC_OscConfig+0x240>)
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	4a6f      	ldr	r2, [pc, #444]	@ (8007960 <HAL_RCC_OscConfig+0x240>)
 80077a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80077a8:	6013      	str	r3, [r2, #0]
 80077aa:	4b6d      	ldr	r3, [pc, #436]	@ (8007960 <HAL_RCC_OscConfig+0x240>)
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	4a6c      	ldr	r2, [pc, #432]	@ (8007960 <HAL_RCC_OscConfig+0x240>)
 80077b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80077b4:	6013      	str	r3, [r2, #0]
 80077b6:	e00b      	b.n	80077d0 <HAL_RCC_OscConfig+0xb0>
 80077b8:	4b69      	ldr	r3, [pc, #420]	@ (8007960 <HAL_RCC_OscConfig+0x240>)
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	4a68      	ldr	r2, [pc, #416]	@ (8007960 <HAL_RCC_OscConfig+0x240>)
 80077be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80077c2:	6013      	str	r3, [r2, #0]
 80077c4:	4b66      	ldr	r3, [pc, #408]	@ (8007960 <HAL_RCC_OscConfig+0x240>)
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	4a65      	ldr	r2, [pc, #404]	@ (8007960 <HAL_RCC_OscConfig+0x240>)
 80077ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80077ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	685b      	ldr	r3, [r3, #4]
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d013      	beq.n	8007800 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80077d8:	f7fd fe56 	bl	8005488 <HAL_GetTick>
 80077dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80077de:	e008      	b.n	80077f2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80077e0:	f7fd fe52 	bl	8005488 <HAL_GetTick>
 80077e4:	4602      	mov	r2, r0
 80077e6:	693b      	ldr	r3, [r7, #16]
 80077e8:	1ad3      	subs	r3, r2, r3
 80077ea:	2b64      	cmp	r3, #100	@ 0x64
 80077ec:	d901      	bls.n	80077f2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80077ee:	2303      	movs	r3, #3
 80077f0:	e207      	b.n	8007c02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80077f2:	4b5b      	ldr	r3, [pc, #364]	@ (8007960 <HAL_RCC_OscConfig+0x240>)
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d0f0      	beq.n	80077e0 <HAL_RCC_OscConfig+0xc0>
 80077fe:	e014      	b.n	800782a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007800:	f7fd fe42 	bl	8005488 <HAL_GetTick>
 8007804:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007806:	e008      	b.n	800781a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007808:	f7fd fe3e 	bl	8005488 <HAL_GetTick>
 800780c:	4602      	mov	r2, r0
 800780e:	693b      	ldr	r3, [r7, #16]
 8007810:	1ad3      	subs	r3, r2, r3
 8007812:	2b64      	cmp	r3, #100	@ 0x64
 8007814:	d901      	bls.n	800781a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007816:	2303      	movs	r3, #3
 8007818:	e1f3      	b.n	8007c02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800781a:	4b51      	ldr	r3, [pc, #324]	@ (8007960 <HAL_RCC_OscConfig+0x240>)
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007822:	2b00      	cmp	r3, #0
 8007824:	d1f0      	bne.n	8007808 <HAL_RCC_OscConfig+0xe8>
 8007826:	e000      	b.n	800782a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007828:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	f003 0302 	and.w	r3, r3, #2
 8007832:	2b00      	cmp	r3, #0
 8007834:	d063      	beq.n	80078fe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8007836:	4b4a      	ldr	r3, [pc, #296]	@ (8007960 <HAL_RCC_OscConfig+0x240>)
 8007838:	689b      	ldr	r3, [r3, #8]
 800783a:	f003 030c 	and.w	r3, r3, #12
 800783e:	2b00      	cmp	r3, #0
 8007840:	d00b      	beq.n	800785a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007842:	4b47      	ldr	r3, [pc, #284]	@ (8007960 <HAL_RCC_OscConfig+0x240>)
 8007844:	689b      	ldr	r3, [r3, #8]
 8007846:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800784a:	2b08      	cmp	r3, #8
 800784c:	d11c      	bne.n	8007888 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800784e:	4b44      	ldr	r3, [pc, #272]	@ (8007960 <HAL_RCC_OscConfig+0x240>)
 8007850:	685b      	ldr	r3, [r3, #4]
 8007852:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007856:	2b00      	cmp	r3, #0
 8007858:	d116      	bne.n	8007888 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800785a:	4b41      	ldr	r3, [pc, #260]	@ (8007960 <HAL_RCC_OscConfig+0x240>)
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	f003 0302 	and.w	r3, r3, #2
 8007862:	2b00      	cmp	r3, #0
 8007864:	d005      	beq.n	8007872 <HAL_RCC_OscConfig+0x152>
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	68db      	ldr	r3, [r3, #12]
 800786a:	2b01      	cmp	r3, #1
 800786c:	d001      	beq.n	8007872 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800786e:	2301      	movs	r3, #1
 8007870:	e1c7      	b.n	8007c02 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007872:	4b3b      	ldr	r3, [pc, #236]	@ (8007960 <HAL_RCC_OscConfig+0x240>)
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	691b      	ldr	r3, [r3, #16]
 800787e:	00db      	lsls	r3, r3, #3
 8007880:	4937      	ldr	r1, [pc, #220]	@ (8007960 <HAL_RCC_OscConfig+0x240>)
 8007882:	4313      	orrs	r3, r2
 8007884:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007886:	e03a      	b.n	80078fe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	68db      	ldr	r3, [r3, #12]
 800788c:	2b00      	cmp	r3, #0
 800788e:	d020      	beq.n	80078d2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007890:	4b34      	ldr	r3, [pc, #208]	@ (8007964 <HAL_RCC_OscConfig+0x244>)
 8007892:	2201      	movs	r2, #1
 8007894:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007896:	f7fd fdf7 	bl	8005488 <HAL_GetTick>
 800789a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800789c:	e008      	b.n	80078b0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800789e:	f7fd fdf3 	bl	8005488 <HAL_GetTick>
 80078a2:	4602      	mov	r2, r0
 80078a4:	693b      	ldr	r3, [r7, #16]
 80078a6:	1ad3      	subs	r3, r2, r3
 80078a8:	2b02      	cmp	r3, #2
 80078aa:	d901      	bls.n	80078b0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80078ac:	2303      	movs	r3, #3
 80078ae:	e1a8      	b.n	8007c02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80078b0:	4b2b      	ldr	r3, [pc, #172]	@ (8007960 <HAL_RCC_OscConfig+0x240>)
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	f003 0302 	and.w	r3, r3, #2
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d0f0      	beq.n	800789e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80078bc:	4b28      	ldr	r3, [pc, #160]	@ (8007960 <HAL_RCC_OscConfig+0x240>)
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	691b      	ldr	r3, [r3, #16]
 80078c8:	00db      	lsls	r3, r3, #3
 80078ca:	4925      	ldr	r1, [pc, #148]	@ (8007960 <HAL_RCC_OscConfig+0x240>)
 80078cc:	4313      	orrs	r3, r2
 80078ce:	600b      	str	r3, [r1, #0]
 80078d0:	e015      	b.n	80078fe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80078d2:	4b24      	ldr	r3, [pc, #144]	@ (8007964 <HAL_RCC_OscConfig+0x244>)
 80078d4:	2200      	movs	r2, #0
 80078d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078d8:	f7fd fdd6 	bl	8005488 <HAL_GetTick>
 80078dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80078de:	e008      	b.n	80078f2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80078e0:	f7fd fdd2 	bl	8005488 <HAL_GetTick>
 80078e4:	4602      	mov	r2, r0
 80078e6:	693b      	ldr	r3, [r7, #16]
 80078e8:	1ad3      	subs	r3, r2, r3
 80078ea:	2b02      	cmp	r3, #2
 80078ec:	d901      	bls.n	80078f2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80078ee:	2303      	movs	r3, #3
 80078f0:	e187      	b.n	8007c02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80078f2:	4b1b      	ldr	r3, [pc, #108]	@ (8007960 <HAL_RCC_OscConfig+0x240>)
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	f003 0302 	and.w	r3, r3, #2
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d1f0      	bne.n	80078e0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	f003 0308 	and.w	r3, r3, #8
 8007906:	2b00      	cmp	r3, #0
 8007908:	d036      	beq.n	8007978 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	695b      	ldr	r3, [r3, #20]
 800790e:	2b00      	cmp	r3, #0
 8007910:	d016      	beq.n	8007940 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007912:	4b15      	ldr	r3, [pc, #84]	@ (8007968 <HAL_RCC_OscConfig+0x248>)
 8007914:	2201      	movs	r2, #1
 8007916:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007918:	f7fd fdb6 	bl	8005488 <HAL_GetTick>
 800791c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800791e:	e008      	b.n	8007932 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007920:	f7fd fdb2 	bl	8005488 <HAL_GetTick>
 8007924:	4602      	mov	r2, r0
 8007926:	693b      	ldr	r3, [r7, #16]
 8007928:	1ad3      	subs	r3, r2, r3
 800792a:	2b02      	cmp	r3, #2
 800792c:	d901      	bls.n	8007932 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800792e:	2303      	movs	r3, #3
 8007930:	e167      	b.n	8007c02 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007932:	4b0b      	ldr	r3, [pc, #44]	@ (8007960 <HAL_RCC_OscConfig+0x240>)
 8007934:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007936:	f003 0302 	and.w	r3, r3, #2
 800793a:	2b00      	cmp	r3, #0
 800793c:	d0f0      	beq.n	8007920 <HAL_RCC_OscConfig+0x200>
 800793e:	e01b      	b.n	8007978 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007940:	4b09      	ldr	r3, [pc, #36]	@ (8007968 <HAL_RCC_OscConfig+0x248>)
 8007942:	2200      	movs	r2, #0
 8007944:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007946:	f7fd fd9f 	bl	8005488 <HAL_GetTick>
 800794a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800794c:	e00e      	b.n	800796c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800794e:	f7fd fd9b 	bl	8005488 <HAL_GetTick>
 8007952:	4602      	mov	r2, r0
 8007954:	693b      	ldr	r3, [r7, #16]
 8007956:	1ad3      	subs	r3, r2, r3
 8007958:	2b02      	cmp	r3, #2
 800795a:	d907      	bls.n	800796c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800795c:	2303      	movs	r3, #3
 800795e:	e150      	b.n	8007c02 <HAL_RCC_OscConfig+0x4e2>
 8007960:	40023800 	.word	0x40023800
 8007964:	42470000 	.word	0x42470000
 8007968:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800796c:	4b88      	ldr	r3, [pc, #544]	@ (8007b90 <HAL_RCC_OscConfig+0x470>)
 800796e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007970:	f003 0302 	and.w	r3, r3, #2
 8007974:	2b00      	cmp	r3, #0
 8007976:	d1ea      	bne.n	800794e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	f003 0304 	and.w	r3, r3, #4
 8007980:	2b00      	cmp	r3, #0
 8007982:	f000 8097 	beq.w	8007ab4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007986:	2300      	movs	r3, #0
 8007988:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800798a:	4b81      	ldr	r3, [pc, #516]	@ (8007b90 <HAL_RCC_OscConfig+0x470>)
 800798c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800798e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007992:	2b00      	cmp	r3, #0
 8007994:	d10f      	bne.n	80079b6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007996:	2300      	movs	r3, #0
 8007998:	60bb      	str	r3, [r7, #8]
 800799a:	4b7d      	ldr	r3, [pc, #500]	@ (8007b90 <HAL_RCC_OscConfig+0x470>)
 800799c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800799e:	4a7c      	ldr	r2, [pc, #496]	@ (8007b90 <HAL_RCC_OscConfig+0x470>)
 80079a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80079a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80079a6:	4b7a      	ldr	r3, [pc, #488]	@ (8007b90 <HAL_RCC_OscConfig+0x470>)
 80079a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80079ae:	60bb      	str	r3, [r7, #8]
 80079b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80079b2:	2301      	movs	r3, #1
 80079b4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80079b6:	4b77      	ldr	r3, [pc, #476]	@ (8007b94 <HAL_RCC_OscConfig+0x474>)
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d118      	bne.n	80079f4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80079c2:	4b74      	ldr	r3, [pc, #464]	@ (8007b94 <HAL_RCC_OscConfig+0x474>)
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	4a73      	ldr	r2, [pc, #460]	@ (8007b94 <HAL_RCC_OscConfig+0x474>)
 80079c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80079cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80079ce:	f7fd fd5b 	bl	8005488 <HAL_GetTick>
 80079d2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80079d4:	e008      	b.n	80079e8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80079d6:	f7fd fd57 	bl	8005488 <HAL_GetTick>
 80079da:	4602      	mov	r2, r0
 80079dc:	693b      	ldr	r3, [r7, #16]
 80079de:	1ad3      	subs	r3, r2, r3
 80079e0:	2b02      	cmp	r3, #2
 80079e2:	d901      	bls.n	80079e8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80079e4:	2303      	movs	r3, #3
 80079e6:	e10c      	b.n	8007c02 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80079e8:	4b6a      	ldr	r3, [pc, #424]	@ (8007b94 <HAL_RCC_OscConfig+0x474>)
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d0f0      	beq.n	80079d6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	689b      	ldr	r3, [r3, #8]
 80079f8:	2b01      	cmp	r3, #1
 80079fa:	d106      	bne.n	8007a0a <HAL_RCC_OscConfig+0x2ea>
 80079fc:	4b64      	ldr	r3, [pc, #400]	@ (8007b90 <HAL_RCC_OscConfig+0x470>)
 80079fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a00:	4a63      	ldr	r2, [pc, #396]	@ (8007b90 <HAL_RCC_OscConfig+0x470>)
 8007a02:	f043 0301 	orr.w	r3, r3, #1
 8007a06:	6713      	str	r3, [r2, #112]	@ 0x70
 8007a08:	e01c      	b.n	8007a44 <HAL_RCC_OscConfig+0x324>
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	689b      	ldr	r3, [r3, #8]
 8007a0e:	2b05      	cmp	r3, #5
 8007a10:	d10c      	bne.n	8007a2c <HAL_RCC_OscConfig+0x30c>
 8007a12:	4b5f      	ldr	r3, [pc, #380]	@ (8007b90 <HAL_RCC_OscConfig+0x470>)
 8007a14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a16:	4a5e      	ldr	r2, [pc, #376]	@ (8007b90 <HAL_RCC_OscConfig+0x470>)
 8007a18:	f043 0304 	orr.w	r3, r3, #4
 8007a1c:	6713      	str	r3, [r2, #112]	@ 0x70
 8007a1e:	4b5c      	ldr	r3, [pc, #368]	@ (8007b90 <HAL_RCC_OscConfig+0x470>)
 8007a20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a22:	4a5b      	ldr	r2, [pc, #364]	@ (8007b90 <HAL_RCC_OscConfig+0x470>)
 8007a24:	f043 0301 	orr.w	r3, r3, #1
 8007a28:	6713      	str	r3, [r2, #112]	@ 0x70
 8007a2a:	e00b      	b.n	8007a44 <HAL_RCC_OscConfig+0x324>
 8007a2c:	4b58      	ldr	r3, [pc, #352]	@ (8007b90 <HAL_RCC_OscConfig+0x470>)
 8007a2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a30:	4a57      	ldr	r2, [pc, #348]	@ (8007b90 <HAL_RCC_OscConfig+0x470>)
 8007a32:	f023 0301 	bic.w	r3, r3, #1
 8007a36:	6713      	str	r3, [r2, #112]	@ 0x70
 8007a38:	4b55      	ldr	r3, [pc, #340]	@ (8007b90 <HAL_RCC_OscConfig+0x470>)
 8007a3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a3c:	4a54      	ldr	r2, [pc, #336]	@ (8007b90 <HAL_RCC_OscConfig+0x470>)
 8007a3e:	f023 0304 	bic.w	r3, r3, #4
 8007a42:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	689b      	ldr	r3, [r3, #8]
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d015      	beq.n	8007a78 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a4c:	f7fd fd1c 	bl	8005488 <HAL_GetTick>
 8007a50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007a52:	e00a      	b.n	8007a6a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007a54:	f7fd fd18 	bl	8005488 <HAL_GetTick>
 8007a58:	4602      	mov	r2, r0
 8007a5a:	693b      	ldr	r3, [r7, #16]
 8007a5c:	1ad3      	subs	r3, r2, r3
 8007a5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007a62:	4293      	cmp	r3, r2
 8007a64:	d901      	bls.n	8007a6a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007a66:	2303      	movs	r3, #3
 8007a68:	e0cb      	b.n	8007c02 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007a6a:	4b49      	ldr	r3, [pc, #292]	@ (8007b90 <HAL_RCC_OscConfig+0x470>)
 8007a6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a6e:	f003 0302 	and.w	r3, r3, #2
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d0ee      	beq.n	8007a54 <HAL_RCC_OscConfig+0x334>
 8007a76:	e014      	b.n	8007aa2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007a78:	f7fd fd06 	bl	8005488 <HAL_GetTick>
 8007a7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007a7e:	e00a      	b.n	8007a96 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007a80:	f7fd fd02 	bl	8005488 <HAL_GetTick>
 8007a84:	4602      	mov	r2, r0
 8007a86:	693b      	ldr	r3, [r7, #16]
 8007a88:	1ad3      	subs	r3, r2, r3
 8007a8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007a8e:	4293      	cmp	r3, r2
 8007a90:	d901      	bls.n	8007a96 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007a92:	2303      	movs	r3, #3
 8007a94:	e0b5      	b.n	8007c02 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007a96:	4b3e      	ldr	r3, [pc, #248]	@ (8007b90 <HAL_RCC_OscConfig+0x470>)
 8007a98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a9a:	f003 0302 	and.w	r3, r3, #2
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d1ee      	bne.n	8007a80 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007aa2:	7dfb      	ldrb	r3, [r7, #23]
 8007aa4:	2b01      	cmp	r3, #1
 8007aa6:	d105      	bne.n	8007ab4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007aa8:	4b39      	ldr	r3, [pc, #228]	@ (8007b90 <HAL_RCC_OscConfig+0x470>)
 8007aaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007aac:	4a38      	ldr	r2, [pc, #224]	@ (8007b90 <HAL_RCC_OscConfig+0x470>)
 8007aae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007ab2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	699b      	ldr	r3, [r3, #24]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	f000 80a1 	beq.w	8007c00 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007abe:	4b34      	ldr	r3, [pc, #208]	@ (8007b90 <HAL_RCC_OscConfig+0x470>)
 8007ac0:	689b      	ldr	r3, [r3, #8]
 8007ac2:	f003 030c 	and.w	r3, r3, #12
 8007ac6:	2b08      	cmp	r3, #8
 8007ac8:	d05c      	beq.n	8007b84 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	699b      	ldr	r3, [r3, #24]
 8007ace:	2b02      	cmp	r3, #2
 8007ad0:	d141      	bne.n	8007b56 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007ad2:	4b31      	ldr	r3, [pc, #196]	@ (8007b98 <HAL_RCC_OscConfig+0x478>)
 8007ad4:	2200      	movs	r2, #0
 8007ad6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007ad8:	f7fd fcd6 	bl	8005488 <HAL_GetTick>
 8007adc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007ade:	e008      	b.n	8007af2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007ae0:	f7fd fcd2 	bl	8005488 <HAL_GetTick>
 8007ae4:	4602      	mov	r2, r0
 8007ae6:	693b      	ldr	r3, [r7, #16]
 8007ae8:	1ad3      	subs	r3, r2, r3
 8007aea:	2b02      	cmp	r3, #2
 8007aec:	d901      	bls.n	8007af2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007aee:	2303      	movs	r3, #3
 8007af0:	e087      	b.n	8007c02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007af2:	4b27      	ldr	r3, [pc, #156]	@ (8007b90 <HAL_RCC_OscConfig+0x470>)
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d1f0      	bne.n	8007ae0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	69da      	ldr	r2, [r3, #28]
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	6a1b      	ldr	r3, [r3, #32]
 8007b06:	431a      	orrs	r2, r3
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b0c:	019b      	lsls	r3, r3, #6
 8007b0e:	431a      	orrs	r2, r3
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b14:	085b      	lsrs	r3, r3, #1
 8007b16:	3b01      	subs	r3, #1
 8007b18:	041b      	lsls	r3, r3, #16
 8007b1a:	431a      	orrs	r2, r3
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b20:	061b      	lsls	r3, r3, #24
 8007b22:	491b      	ldr	r1, [pc, #108]	@ (8007b90 <HAL_RCC_OscConfig+0x470>)
 8007b24:	4313      	orrs	r3, r2
 8007b26:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007b28:	4b1b      	ldr	r3, [pc, #108]	@ (8007b98 <HAL_RCC_OscConfig+0x478>)
 8007b2a:	2201      	movs	r2, #1
 8007b2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007b2e:	f7fd fcab 	bl	8005488 <HAL_GetTick>
 8007b32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007b34:	e008      	b.n	8007b48 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007b36:	f7fd fca7 	bl	8005488 <HAL_GetTick>
 8007b3a:	4602      	mov	r2, r0
 8007b3c:	693b      	ldr	r3, [r7, #16]
 8007b3e:	1ad3      	subs	r3, r2, r3
 8007b40:	2b02      	cmp	r3, #2
 8007b42:	d901      	bls.n	8007b48 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007b44:	2303      	movs	r3, #3
 8007b46:	e05c      	b.n	8007c02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007b48:	4b11      	ldr	r3, [pc, #68]	@ (8007b90 <HAL_RCC_OscConfig+0x470>)
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d0f0      	beq.n	8007b36 <HAL_RCC_OscConfig+0x416>
 8007b54:	e054      	b.n	8007c00 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007b56:	4b10      	ldr	r3, [pc, #64]	@ (8007b98 <HAL_RCC_OscConfig+0x478>)
 8007b58:	2200      	movs	r2, #0
 8007b5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007b5c:	f7fd fc94 	bl	8005488 <HAL_GetTick>
 8007b60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007b62:	e008      	b.n	8007b76 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007b64:	f7fd fc90 	bl	8005488 <HAL_GetTick>
 8007b68:	4602      	mov	r2, r0
 8007b6a:	693b      	ldr	r3, [r7, #16]
 8007b6c:	1ad3      	subs	r3, r2, r3
 8007b6e:	2b02      	cmp	r3, #2
 8007b70:	d901      	bls.n	8007b76 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007b72:	2303      	movs	r3, #3
 8007b74:	e045      	b.n	8007c02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007b76:	4b06      	ldr	r3, [pc, #24]	@ (8007b90 <HAL_RCC_OscConfig+0x470>)
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d1f0      	bne.n	8007b64 <HAL_RCC_OscConfig+0x444>
 8007b82:	e03d      	b.n	8007c00 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	699b      	ldr	r3, [r3, #24]
 8007b88:	2b01      	cmp	r3, #1
 8007b8a:	d107      	bne.n	8007b9c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007b8c:	2301      	movs	r3, #1
 8007b8e:	e038      	b.n	8007c02 <HAL_RCC_OscConfig+0x4e2>
 8007b90:	40023800 	.word	0x40023800
 8007b94:	40007000 	.word	0x40007000
 8007b98:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007b9c:	4b1b      	ldr	r3, [pc, #108]	@ (8007c0c <HAL_RCC_OscConfig+0x4ec>)
 8007b9e:	685b      	ldr	r3, [r3, #4]
 8007ba0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	699b      	ldr	r3, [r3, #24]
 8007ba6:	2b01      	cmp	r3, #1
 8007ba8:	d028      	beq.n	8007bfc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007bb4:	429a      	cmp	r2, r3
 8007bb6:	d121      	bne.n	8007bfc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007bc2:	429a      	cmp	r2, r3
 8007bc4:	d11a      	bne.n	8007bfc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007bc6:	68fa      	ldr	r2, [r7, #12]
 8007bc8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007bcc:	4013      	ands	r3, r2
 8007bce:	687a      	ldr	r2, [r7, #4]
 8007bd0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007bd2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007bd4:	4293      	cmp	r3, r2
 8007bd6:	d111      	bne.n	8007bfc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007be2:	085b      	lsrs	r3, r3, #1
 8007be4:	3b01      	subs	r3, #1
 8007be6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007be8:	429a      	cmp	r2, r3
 8007bea:	d107      	bne.n	8007bfc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bf6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007bf8:	429a      	cmp	r2, r3
 8007bfa:	d001      	beq.n	8007c00 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8007bfc:	2301      	movs	r3, #1
 8007bfe:	e000      	b.n	8007c02 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007c00:	2300      	movs	r3, #0
}
 8007c02:	4618      	mov	r0, r3
 8007c04:	3718      	adds	r7, #24
 8007c06:	46bd      	mov	sp, r7
 8007c08:	bd80      	pop	{r7, pc}
 8007c0a:	bf00      	nop
 8007c0c:	40023800 	.word	0x40023800

08007c10 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007c10:	b580      	push	{r7, lr}
 8007c12:	b084      	sub	sp, #16
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	6078      	str	r0, [r7, #4]
 8007c18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d101      	bne.n	8007c24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007c20:	2301      	movs	r3, #1
 8007c22:	e0cc      	b.n	8007dbe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007c24:	4b68      	ldr	r3, [pc, #416]	@ (8007dc8 <HAL_RCC_ClockConfig+0x1b8>)
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f003 0307 	and.w	r3, r3, #7
 8007c2c:	683a      	ldr	r2, [r7, #0]
 8007c2e:	429a      	cmp	r2, r3
 8007c30:	d90c      	bls.n	8007c4c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007c32:	4b65      	ldr	r3, [pc, #404]	@ (8007dc8 <HAL_RCC_ClockConfig+0x1b8>)
 8007c34:	683a      	ldr	r2, [r7, #0]
 8007c36:	b2d2      	uxtb	r2, r2
 8007c38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007c3a:	4b63      	ldr	r3, [pc, #396]	@ (8007dc8 <HAL_RCC_ClockConfig+0x1b8>)
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	f003 0307 	and.w	r3, r3, #7
 8007c42:	683a      	ldr	r2, [r7, #0]
 8007c44:	429a      	cmp	r2, r3
 8007c46:	d001      	beq.n	8007c4c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007c48:	2301      	movs	r3, #1
 8007c4a:	e0b8      	b.n	8007dbe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	f003 0302 	and.w	r3, r3, #2
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d020      	beq.n	8007c9a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	f003 0304 	and.w	r3, r3, #4
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d005      	beq.n	8007c70 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007c64:	4b59      	ldr	r3, [pc, #356]	@ (8007dcc <HAL_RCC_ClockConfig+0x1bc>)
 8007c66:	689b      	ldr	r3, [r3, #8]
 8007c68:	4a58      	ldr	r2, [pc, #352]	@ (8007dcc <HAL_RCC_ClockConfig+0x1bc>)
 8007c6a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007c6e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	f003 0308 	and.w	r3, r3, #8
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d005      	beq.n	8007c88 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007c7c:	4b53      	ldr	r3, [pc, #332]	@ (8007dcc <HAL_RCC_ClockConfig+0x1bc>)
 8007c7e:	689b      	ldr	r3, [r3, #8]
 8007c80:	4a52      	ldr	r2, [pc, #328]	@ (8007dcc <HAL_RCC_ClockConfig+0x1bc>)
 8007c82:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007c86:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007c88:	4b50      	ldr	r3, [pc, #320]	@ (8007dcc <HAL_RCC_ClockConfig+0x1bc>)
 8007c8a:	689b      	ldr	r3, [r3, #8]
 8007c8c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	689b      	ldr	r3, [r3, #8]
 8007c94:	494d      	ldr	r1, [pc, #308]	@ (8007dcc <HAL_RCC_ClockConfig+0x1bc>)
 8007c96:	4313      	orrs	r3, r2
 8007c98:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	f003 0301 	and.w	r3, r3, #1
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d044      	beq.n	8007d30 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	685b      	ldr	r3, [r3, #4]
 8007caa:	2b01      	cmp	r3, #1
 8007cac:	d107      	bne.n	8007cbe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007cae:	4b47      	ldr	r3, [pc, #284]	@ (8007dcc <HAL_RCC_ClockConfig+0x1bc>)
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d119      	bne.n	8007cee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007cba:	2301      	movs	r3, #1
 8007cbc:	e07f      	b.n	8007dbe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	685b      	ldr	r3, [r3, #4]
 8007cc2:	2b02      	cmp	r3, #2
 8007cc4:	d003      	beq.n	8007cce <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007cca:	2b03      	cmp	r3, #3
 8007ccc:	d107      	bne.n	8007cde <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007cce:	4b3f      	ldr	r3, [pc, #252]	@ (8007dcc <HAL_RCC_ClockConfig+0x1bc>)
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d109      	bne.n	8007cee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007cda:	2301      	movs	r3, #1
 8007cdc:	e06f      	b.n	8007dbe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007cde:	4b3b      	ldr	r3, [pc, #236]	@ (8007dcc <HAL_RCC_ClockConfig+0x1bc>)
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	f003 0302 	and.w	r3, r3, #2
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d101      	bne.n	8007cee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007cea:	2301      	movs	r3, #1
 8007cec:	e067      	b.n	8007dbe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007cee:	4b37      	ldr	r3, [pc, #220]	@ (8007dcc <HAL_RCC_ClockConfig+0x1bc>)
 8007cf0:	689b      	ldr	r3, [r3, #8]
 8007cf2:	f023 0203 	bic.w	r2, r3, #3
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	685b      	ldr	r3, [r3, #4]
 8007cfa:	4934      	ldr	r1, [pc, #208]	@ (8007dcc <HAL_RCC_ClockConfig+0x1bc>)
 8007cfc:	4313      	orrs	r3, r2
 8007cfe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007d00:	f7fd fbc2 	bl	8005488 <HAL_GetTick>
 8007d04:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007d06:	e00a      	b.n	8007d1e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007d08:	f7fd fbbe 	bl	8005488 <HAL_GetTick>
 8007d0c:	4602      	mov	r2, r0
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	1ad3      	subs	r3, r2, r3
 8007d12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007d16:	4293      	cmp	r3, r2
 8007d18:	d901      	bls.n	8007d1e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007d1a:	2303      	movs	r3, #3
 8007d1c:	e04f      	b.n	8007dbe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007d1e:	4b2b      	ldr	r3, [pc, #172]	@ (8007dcc <HAL_RCC_ClockConfig+0x1bc>)
 8007d20:	689b      	ldr	r3, [r3, #8]
 8007d22:	f003 020c 	and.w	r2, r3, #12
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	685b      	ldr	r3, [r3, #4]
 8007d2a:	009b      	lsls	r3, r3, #2
 8007d2c:	429a      	cmp	r2, r3
 8007d2e:	d1eb      	bne.n	8007d08 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007d30:	4b25      	ldr	r3, [pc, #148]	@ (8007dc8 <HAL_RCC_ClockConfig+0x1b8>)
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	f003 0307 	and.w	r3, r3, #7
 8007d38:	683a      	ldr	r2, [r7, #0]
 8007d3a:	429a      	cmp	r2, r3
 8007d3c:	d20c      	bcs.n	8007d58 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007d3e:	4b22      	ldr	r3, [pc, #136]	@ (8007dc8 <HAL_RCC_ClockConfig+0x1b8>)
 8007d40:	683a      	ldr	r2, [r7, #0]
 8007d42:	b2d2      	uxtb	r2, r2
 8007d44:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007d46:	4b20      	ldr	r3, [pc, #128]	@ (8007dc8 <HAL_RCC_ClockConfig+0x1b8>)
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	f003 0307 	and.w	r3, r3, #7
 8007d4e:	683a      	ldr	r2, [r7, #0]
 8007d50:	429a      	cmp	r2, r3
 8007d52:	d001      	beq.n	8007d58 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007d54:	2301      	movs	r3, #1
 8007d56:	e032      	b.n	8007dbe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	f003 0304 	and.w	r3, r3, #4
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d008      	beq.n	8007d76 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007d64:	4b19      	ldr	r3, [pc, #100]	@ (8007dcc <HAL_RCC_ClockConfig+0x1bc>)
 8007d66:	689b      	ldr	r3, [r3, #8]
 8007d68:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	68db      	ldr	r3, [r3, #12]
 8007d70:	4916      	ldr	r1, [pc, #88]	@ (8007dcc <HAL_RCC_ClockConfig+0x1bc>)
 8007d72:	4313      	orrs	r3, r2
 8007d74:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	f003 0308 	and.w	r3, r3, #8
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d009      	beq.n	8007d96 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007d82:	4b12      	ldr	r3, [pc, #72]	@ (8007dcc <HAL_RCC_ClockConfig+0x1bc>)
 8007d84:	689b      	ldr	r3, [r3, #8]
 8007d86:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	691b      	ldr	r3, [r3, #16]
 8007d8e:	00db      	lsls	r3, r3, #3
 8007d90:	490e      	ldr	r1, [pc, #56]	@ (8007dcc <HAL_RCC_ClockConfig+0x1bc>)
 8007d92:	4313      	orrs	r3, r2
 8007d94:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007d96:	f000 f821 	bl	8007ddc <HAL_RCC_GetSysClockFreq>
 8007d9a:	4602      	mov	r2, r0
 8007d9c:	4b0b      	ldr	r3, [pc, #44]	@ (8007dcc <HAL_RCC_ClockConfig+0x1bc>)
 8007d9e:	689b      	ldr	r3, [r3, #8]
 8007da0:	091b      	lsrs	r3, r3, #4
 8007da2:	f003 030f 	and.w	r3, r3, #15
 8007da6:	490a      	ldr	r1, [pc, #40]	@ (8007dd0 <HAL_RCC_ClockConfig+0x1c0>)
 8007da8:	5ccb      	ldrb	r3, [r1, r3]
 8007daa:	fa22 f303 	lsr.w	r3, r2, r3
 8007dae:	4a09      	ldr	r2, [pc, #36]	@ (8007dd4 <HAL_RCC_ClockConfig+0x1c4>)
 8007db0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8007db2:	4b09      	ldr	r3, [pc, #36]	@ (8007dd8 <HAL_RCC_ClockConfig+0x1c8>)
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	4618      	mov	r0, r3
 8007db8:	f7fd fb22 	bl	8005400 <HAL_InitTick>

  return HAL_OK;
 8007dbc:	2300      	movs	r3, #0
}
 8007dbe:	4618      	mov	r0, r3
 8007dc0:	3710      	adds	r7, #16
 8007dc2:	46bd      	mov	sp, r7
 8007dc4:	bd80      	pop	{r7, pc}
 8007dc6:	bf00      	nop
 8007dc8:	40023c00 	.word	0x40023c00
 8007dcc:	40023800 	.word	0x40023800
 8007dd0:	08010ba0 	.word	0x08010ba0
 8007dd4:	2000d10c 	.word	0x2000d10c
 8007dd8:	2000d110 	.word	0x2000d110

08007ddc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007ddc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007de0:	b094      	sub	sp, #80	@ 0x50
 8007de2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007de4:	2300      	movs	r3, #0
 8007de6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8007de8:	2300      	movs	r3, #0
 8007dea:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8007dec:	2300      	movs	r3, #0
 8007dee:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8007df0:	2300      	movs	r3, #0
 8007df2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007df4:	4b79      	ldr	r3, [pc, #484]	@ (8007fdc <HAL_RCC_GetSysClockFreq+0x200>)
 8007df6:	689b      	ldr	r3, [r3, #8]
 8007df8:	f003 030c 	and.w	r3, r3, #12
 8007dfc:	2b08      	cmp	r3, #8
 8007dfe:	d00d      	beq.n	8007e1c <HAL_RCC_GetSysClockFreq+0x40>
 8007e00:	2b08      	cmp	r3, #8
 8007e02:	f200 80e1 	bhi.w	8007fc8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d002      	beq.n	8007e10 <HAL_RCC_GetSysClockFreq+0x34>
 8007e0a:	2b04      	cmp	r3, #4
 8007e0c:	d003      	beq.n	8007e16 <HAL_RCC_GetSysClockFreq+0x3a>
 8007e0e:	e0db      	b.n	8007fc8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007e10:	4b73      	ldr	r3, [pc, #460]	@ (8007fe0 <HAL_RCC_GetSysClockFreq+0x204>)
 8007e12:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007e14:	e0db      	b.n	8007fce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007e16:	4b73      	ldr	r3, [pc, #460]	@ (8007fe4 <HAL_RCC_GetSysClockFreq+0x208>)
 8007e18:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007e1a:	e0d8      	b.n	8007fce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007e1c:	4b6f      	ldr	r3, [pc, #444]	@ (8007fdc <HAL_RCC_GetSysClockFreq+0x200>)
 8007e1e:	685b      	ldr	r3, [r3, #4]
 8007e20:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007e24:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007e26:	4b6d      	ldr	r3, [pc, #436]	@ (8007fdc <HAL_RCC_GetSysClockFreq+0x200>)
 8007e28:	685b      	ldr	r3, [r3, #4]
 8007e2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d063      	beq.n	8007efa <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007e32:	4b6a      	ldr	r3, [pc, #424]	@ (8007fdc <HAL_RCC_GetSysClockFreq+0x200>)
 8007e34:	685b      	ldr	r3, [r3, #4]
 8007e36:	099b      	lsrs	r3, r3, #6
 8007e38:	2200      	movs	r2, #0
 8007e3a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007e3c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8007e3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e44:	633b      	str	r3, [r7, #48]	@ 0x30
 8007e46:	2300      	movs	r3, #0
 8007e48:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e4a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8007e4e:	4622      	mov	r2, r4
 8007e50:	462b      	mov	r3, r5
 8007e52:	f04f 0000 	mov.w	r0, #0
 8007e56:	f04f 0100 	mov.w	r1, #0
 8007e5a:	0159      	lsls	r1, r3, #5
 8007e5c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007e60:	0150      	lsls	r0, r2, #5
 8007e62:	4602      	mov	r2, r0
 8007e64:	460b      	mov	r3, r1
 8007e66:	4621      	mov	r1, r4
 8007e68:	1a51      	subs	r1, r2, r1
 8007e6a:	6139      	str	r1, [r7, #16]
 8007e6c:	4629      	mov	r1, r5
 8007e6e:	eb63 0301 	sbc.w	r3, r3, r1
 8007e72:	617b      	str	r3, [r7, #20]
 8007e74:	f04f 0200 	mov.w	r2, #0
 8007e78:	f04f 0300 	mov.w	r3, #0
 8007e7c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007e80:	4659      	mov	r1, fp
 8007e82:	018b      	lsls	r3, r1, #6
 8007e84:	4651      	mov	r1, sl
 8007e86:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007e8a:	4651      	mov	r1, sl
 8007e8c:	018a      	lsls	r2, r1, #6
 8007e8e:	4651      	mov	r1, sl
 8007e90:	ebb2 0801 	subs.w	r8, r2, r1
 8007e94:	4659      	mov	r1, fp
 8007e96:	eb63 0901 	sbc.w	r9, r3, r1
 8007e9a:	f04f 0200 	mov.w	r2, #0
 8007e9e:	f04f 0300 	mov.w	r3, #0
 8007ea2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007ea6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007eaa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007eae:	4690      	mov	r8, r2
 8007eb0:	4699      	mov	r9, r3
 8007eb2:	4623      	mov	r3, r4
 8007eb4:	eb18 0303 	adds.w	r3, r8, r3
 8007eb8:	60bb      	str	r3, [r7, #8]
 8007eba:	462b      	mov	r3, r5
 8007ebc:	eb49 0303 	adc.w	r3, r9, r3
 8007ec0:	60fb      	str	r3, [r7, #12]
 8007ec2:	f04f 0200 	mov.w	r2, #0
 8007ec6:	f04f 0300 	mov.w	r3, #0
 8007eca:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8007ece:	4629      	mov	r1, r5
 8007ed0:	024b      	lsls	r3, r1, #9
 8007ed2:	4621      	mov	r1, r4
 8007ed4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007ed8:	4621      	mov	r1, r4
 8007eda:	024a      	lsls	r2, r1, #9
 8007edc:	4610      	mov	r0, r2
 8007ede:	4619      	mov	r1, r3
 8007ee0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007ee6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007ee8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007eec:	f7f8 fed4 	bl	8000c98 <__aeabi_uldivmod>
 8007ef0:	4602      	mov	r2, r0
 8007ef2:	460b      	mov	r3, r1
 8007ef4:	4613      	mov	r3, r2
 8007ef6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007ef8:	e058      	b.n	8007fac <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007efa:	4b38      	ldr	r3, [pc, #224]	@ (8007fdc <HAL_RCC_GetSysClockFreq+0x200>)
 8007efc:	685b      	ldr	r3, [r3, #4]
 8007efe:	099b      	lsrs	r3, r3, #6
 8007f00:	2200      	movs	r2, #0
 8007f02:	4618      	mov	r0, r3
 8007f04:	4611      	mov	r1, r2
 8007f06:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007f0a:	623b      	str	r3, [r7, #32]
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007f10:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007f14:	4642      	mov	r2, r8
 8007f16:	464b      	mov	r3, r9
 8007f18:	f04f 0000 	mov.w	r0, #0
 8007f1c:	f04f 0100 	mov.w	r1, #0
 8007f20:	0159      	lsls	r1, r3, #5
 8007f22:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007f26:	0150      	lsls	r0, r2, #5
 8007f28:	4602      	mov	r2, r0
 8007f2a:	460b      	mov	r3, r1
 8007f2c:	4641      	mov	r1, r8
 8007f2e:	ebb2 0a01 	subs.w	sl, r2, r1
 8007f32:	4649      	mov	r1, r9
 8007f34:	eb63 0b01 	sbc.w	fp, r3, r1
 8007f38:	f04f 0200 	mov.w	r2, #0
 8007f3c:	f04f 0300 	mov.w	r3, #0
 8007f40:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007f44:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007f48:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007f4c:	ebb2 040a 	subs.w	r4, r2, sl
 8007f50:	eb63 050b 	sbc.w	r5, r3, fp
 8007f54:	f04f 0200 	mov.w	r2, #0
 8007f58:	f04f 0300 	mov.w	r3, #0
 8007f5c:	00eb      	lsls	r3, r5, #3
 8007f5e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007f62:	00e2      	lsls	r2, r4, #3
 8007f64:	4614      	mov	r4, r2
 8007f66:	461d      	mov	r5, r3
 8007f68:	4643      	mov	r3, r8
 8007f6a:	18e3      	adds	r3, r4, r3
 8007f6c:	603b      	str	r3, [r7, #0]
 8007f6e:	464b      	mov	r3, r9
 8007f70:	eb45 0303 	adc.w	r3, r5, r3
 8007f74:	607b      	str	r3, [r7, #4]
 8007f76:	f04f 0200 	mov.w	r2, #0
 8007f7a:	f04f 0300 	mov.w	r3, #0
 8007f7e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007f82:	4629      	mov	r1, r5
 8007f84:	028b      	lsls	r3, r1, #10
 8007f86:	4621      	mov	r1, r4
 8007f88:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007f8c:	4621      	mov	r1, r4
 8007f8e:	028a      	lsls	r2, r1, #10
 8007f90:	4610      	mov	r0, r2
 8007f92:	4619      	mov	r1, r3
 8007f94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007f96:	2200      	movs	r2, #0
 8007f98:	61bb      	str	r3, [r7, #24]
 8007f9a:	61fa      	str	r2, [r7, #28]
 8007f9c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007fa0:	f7f8 fe7a 	bl	8000c98 <__aeabi_uldivmod>
 8007fa4:	4602      	mov	r2, r0
 8007fa6:	460b      	mov	r3, r1
 8007fa8:	4613      	mov	r3, r2
 8007faa:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007fac:	4b0b      	ldr	r3, [pc, #44]	@ (8007fdc <HAL_RCC_GetSysClockFreq+0x200>)
 8007fae:	685b      	ldr	r3, [r3, #4]
 8007fb0:	0c1b      	lsrs	r3, r3, #16
 8007fb2:	f003 0303 	and.w	r3, r3, #3
 8007fb6:	3301      	adds	r3, #1
 8007fb8:	005b      	lsls	r3, r3, #1
 8007fba:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8007fbc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007fbe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007fc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007fc4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007fc6:	e002      	b.n	8007fce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007fc8:	4b05      	ldr	r3, [pc, #20]	@ (8007fe0 <HAL_RCC_GetSysClockFreq+0x204>)
 8007fca:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007fcc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007fce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8007fd0:	4618      	mov	r0, r3
 8007fd2:	3750      	adds	r7, #80	@ 0x50
 8007fd4:	46bd      	mov	sp, r7
 8007fd6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007fda:	bf00      	nop
 8007fdc:	40023800 	.word	0x40023800
 8007fe0:	00f42400 	.word	0x00f42400
 8007fe4:	007a1200 	.word	0x007a1200

08007fe8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007fe8:	b480      	push	{r7}
 8007fea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007fec:	4b03      	ldr	r3, [pc, #12]	@ (8007ffc <HAL_RCC_GetHCLKFreq+0x14>)
 8007fee:	681b      	ldr	r3, [r3, #0]
}
 8007ff0:	4618      	mov	r0, r3
 8007ff2:	46bd      	mov	sp, r7
 8007ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff8:	4770      	bx	lr
 8007ffa:	bf00      	nop
 8007ffc:	2000d10c 	.word	0x2000d10c

08008000 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008000:	b580      	push	{r7, lr}
 8008002:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008004:	f7ff fff0 	bl	8007fe8 <HAL_RCC_GetHCLKFreq>
 8008008:	4602      	mov	r2, r0
 800800a:	4b05      	ldr	r3, [pc, #20]	@ (8008020 <HAL_RCC_GetPCLK1Freq+0x20>)
 800800c:	689b      	ldr	r3, [r3, #8]
 800800e:	0a9b      	lsrs	r3, r3, #10
 8008010:	f003 0307 	and.w	r3, r3, #7
 8008014:	4903      	ldr	r1, [pc, #12]	@ (8008024 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008016:	5ccb      	ldrb	r3, [r1, r3]
 8008018:	fa22 f303 	lsr.w	r3, r2, r3
}
 800801c:	4618      	mov	r0, r3
 800801e:	bd80      	pop	{r7, pc}
 8008020:	40023800 	.word	0x40023800
 8008024:	08010bb0 	.word	0x08010bb0

08008028 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008028:	b580      	push	{r7, lr}
 800802a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800802c:	f7ff ffdc 	bl	8007fe8 <HAL_RCC_GetHCLKFreq>
 8008030:	4602      	mov	r2, r0
 8008032:	4b05      	ldr	r3, [pc, #20]	@ (8008048 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008034:	689b      	ldr	r3, [r3, #8]
 8008036:	0b5b      	lsrs	r3, r3, #13
 8008038:	f003 0307 	and.w	r3, r3, #7
 800803c:	4903      	ldr	r1, [pc, #12]	@ (800804c <HAL_RCC_GetPCLK2Freq+0x24>)
 800803e:	5ccb      	ldrb	r3, [r1, r3]
 8008040:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008044:	4618      	mov	r0, r3
 8008046:	bd80      	pop	{r7, pc}
 8008048:	40023800 	.word	0x40023800
 800804c:	08010bb0 	.word	0x08010bb0

08008050 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008050:	b580      	push	{r7, lr}
 8008052:	b086      	sub	sp, #24
 8008054:	af00      	add	r7, sp, #0
 8008056:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008058:	2300      	movs	r3, #0
 800805a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800805c:	2300      	movs	r3, #0
 800805e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	f003 0301 	and.w	r3, r3, #1
 8008068:	2b00      	cmp	r3, #0
 800806a:	d105      	bne.n	8008078 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8008074:	2b00      	cmp	r3, #0
 8008076:	d038      	beq.n	80080ea <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8008078:	4b68      	ldr	r3, [pc, #416]	@ (800821c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800807a:	2200      	movs	r2, #0
 800807c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800807e:	f7fd fa03 	bl	8005488 <HAL_GetTick>
 8008082:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008084:	e008      	b.n	8008098 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008086:	f7fd f9ff 	bl	8005488 <HAL_GetTick>
 800808a:	4602      	mov	r2, r0
 800808c:	697b      	ldr	r3, [r7, #20]
 800808e:	1ad3      	subs	r3, r2, r3
 8008090:	2b02      	cmp	r3, #2
 8008092:	d901      	bls.n	8008098 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008094:	2303      	movs	r3, #3
 8008096:	e0bd      	b.n	8008214 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008098:	4b61      	ldr	r3, [pc, #388]	@ (8008220 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d1f0      	bne.n	8008086 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN,
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	685a      	ldr	r2, [r3, #4]
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	689b      	ldr	r3, [r3, #8]
 80080ac:	019b      	lsls	r3, r3, #6
 80080ae:	431a      	orrs	r2, r3
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	68db      	ldr	r3, [r3, #12]
 80080b4:	071b      	lsls	r3, r3, #28
 80080b6:	495a      	ldr	r1, [pc, #360]	@ (8008220 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80080b8:	4313      	orrs	r3, r2
 80080ba:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80080be:	4b57      	ldr	r3, [pc, #348]	@ (800821c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80080c0:	2201      	movs	r2, #1
 80080c2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80080c4:	f7fd f9e0 	bl	8005488 <HAL_GetTick>
 80080c8:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80080ca:	e008      	b.n	80080de <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80080cc:	f7fd f9dc 	bl	8005488 <HAL_GetTick>
 80080d0:	4602      	mov	r2, r0
 80080d2:	697b      	ldr	r3, [r7, #20]
 80080d4:	1ad3      	subs	r3, r2, r3
 80080d6:	2b02      	cmp	r3, #2
 80080d8:	d901      	bls.n	80080de <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80080da:	2303      	movs	r3, #3
 80080dc:	e09a      	b.n	8008214 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80080de:	4b50      	ldr	r3, [pc, #320]	@ (8008220 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d0f0      	beq.n	80080cc <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	f003 0302 	and.w	r3, r3, #2
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	f000 8083 	beq.w	80081fe <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80080f8:	2300      	movs	r3, #0
 80080fa:	60fb      	str	r3, [r7, #12]
 80080fc:	4b48      	ldr	r3, [pc, #288]	@ (8008220 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80080fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008100:	4a47      	ldr	r2, [pc, #284]	@ (8008220 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008102:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008106:	6413      	str	r3, [r2, #64]	@ 0x40
 8008108:	4b45      	ldr	r3, [pc, #276]	@ (8008220 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800810a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800810c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008110:	60fb      	str	r3, [r7, #12]
 8008112:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8008114:	4b43      	ldr	r3, [pc, #268]	@ (8008224 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	4a42      	ldr	r2, [pc, #264]	@ (8008224 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800811a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800811e:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008120:	f7fd f9b2 	bl	8005488 <HAL_GetTick>
 8008124:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8008126:	e008      	b.n	800813a <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008128:	f7fd f9ae 	bl	8005488 <HAL_GetTick>
 800812c:	4602      	mov	r2, r0
 800812e:	697b      	ldr	r3, [r7, #20]
 8008130:	1ad3      	subs	r3, r2, r3
 8008132:	2b02      	cmp	r3, #2
 8008134:	d901      	bls.n	800813a <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8008136:	2303      	movs	r3, #3
 8008138:	e06c      	b.n	8008214 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800813a:	4b3a      	ldr	r3, [pc, #232]	@ (8008224 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008142:	2b00      	cmp	r3, #0
 8008144:	d0f0      	beq.n	8008128 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008146:	4b36      	ldr	r3, [pc, #216]	@ (8008220 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008148:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800814a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800814e:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008150:	693b      	ldr	r3, [r7, #16]
 8008152:	2b00      	cmp	r3, #0
 8008154:	d02f      	beq.n	80081b6 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	691b      	ldr	r3, [r3, #16]
 800815a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800815e:	693a      	ldr	r2, [r7, #16]
 8008160:	429a      	cmp	r2, r3
 8008162:	d028      	beq.n	80081b6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008164:	4b2e      	ldr	r3, [pc, #184]	@ (8008220 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008166:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008168:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800816c:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800816e:	4b2e      	ldr	r3, [pc, #184]	@ (8008228 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8008170:	2201      	movs	r2, #1
 8008172:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008174:	4b2c      	ldr	r3, [pc, #176]	@ (8008228 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8008176:	2200      	movs	r2, #0
 8008178:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800817a:	4a29      	ldr	r2, [pc, #164]	@ (8008220 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800817c:	693b      	ldr	r3, [r7, #16]
 800817e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8008180:	4b27      	ldr	r3, [pc, #156]	@ (8008220 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008182:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008184:	f003 0301 	and.w	r3, r3, #1
 8008188:	2b01      	cmp	r3, #1
 800818a:	d114      	bne.n	80081b6 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800818c:	f7fd f97c 	bl	8005488 <HAL_GetTick>
 8008190:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008192:	e00a      	b.n	80081aa <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008194:	f7fd f978 	bl	8005488 <HAL_GetTick>
 8008198:	4602      	mov	r2, r0
 800819a:	697b      	ldr	r3, [r7, #20]
 800819c:	1ad3      	subs	r3, r2, r3
 800819e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80081a2:	4293      	cmp	r3, r2
 80081a4:	d901      	bls.n	80081aa <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80081a6:	2303      	movs	r3, #3
 80081a8:	e034      	b.n	8008214 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80081aa:	4b1d      	ldr	r3, [pc, #116]	@ (8008220 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80081ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80081ae:	f003 0302 	and.w	r3, r3, #2
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d0ee      	beq.n	8008194 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	691b      	ldr	r3, [r3, #16]
 80081ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80081be:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80081c2:	d10d      	bne.n	80081e0 <HAL_RCCEx_PeriphCLKConfig+0x190>
 80081c4:	4b16      	ldr	r3, [pc, #88]	@ (8008220 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80081c6:	689b      	ldr	r3, [r3, #8]
 80081c8:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	691b      	ldr	r3, [r3, #16]
 80081d0:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80081d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80081d8:	4911      	ldr	r1, [pc, #68]	@ (8008220 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80081da:	4313      	orrs	r3, r2
 80081dc:	608b      	str	r3, [r1, #8]
 80081de:	e005      	b.n	80081ec <HAL_RCCEx_PeriphCLKConfig+0x19c>
 80081e0:	4b0f      	ldr	r3, [pc, #60]	@ (8008220 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80081e2:	689b      	ldr	r3, [r3, #8]
 80081e4:	4a0e      	ldr	r2, [pc, #56]	@ (8008220 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80081e6:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80081ea:	6093      	str	r3, [r2, #8]
 80081ec:	4b0c      	ldr	r3, [pc, #48]	@ (8008220 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80081ee:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	691b      	ldr	r3, [r3, #16]
 80081f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80081f8:	4909      	ldr	r1, [pc, #36]	@ (8008220 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80081fa:	4313      	orrs	r3, r2
 80081fc:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	f003 0308 	and.w	r3, r3, #8
 8008206:	2b00      	cmp	r3, #0
 8008208:	d003      	beq.n	8008212 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	7d1a      	ldrb	r2, [r3, #20]
 800820e:	4b07      	ldr	r3, [pc, #28]	@ (800822c <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8008210:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8008212:	2300      	movs	r3, #0
}
 8008214:	4618      	mov	r0, r3
 8008216:	3718      	adds	r7, #24
 8008218:	46bd      	mov	sp, r7
 800821a:	bd80      	pop	{r7, pc}
 800821c:	42470068 	.word	0x42470068
 8008220:	40023800 	.word	0x40023800
 8008224:	40007000 	.word	0x40007000
 8008228:	42470e40 	.word	0x42470e40
 800822c:	424711e0 	.word	0x424711e0

08008230 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8008230:	b480      	push	{r7}
 8008232:	b087      	sub	sp, #28
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8008238:	2300      	movs	r3, #0
 800823a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 800823c:	2300      	movs	r3, #0
 800823e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8008240:	2300      	movs	r3, #0
 8008242:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8008244:	2300      	movs	r3, #0
 8008246:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	2b01      	cmp	r3, #1
 800824c:	d141      	bne.n	80082d2 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800824e:	4b25      	ldr	r3, [pc, #148]	@ (80082e4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8008250:	689b      	ldr	r3, [r3, #8]
 8008252:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008256:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	2b00      	cmp	r3, #0
 800825c:	d006      	beq.n	800826c <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008264:	d131      	bne.n	80082ca <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8008266:	4b20      	ldr	r3, [pc, #128]	@ (80082e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8008268:	617b      	str	r3, [r7, #20]
          break;
 800826a:	e031      	b.n	80082d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800826c:	4b1d      	ldr	r3, [pc, #116]	@ (80082e4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800826e:	685b      	ldr	r3, [r3, #4]
 8008270:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008274:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008278:	d109      	bne.n	800828e <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800827a:	4b1a      	ldr	r3, [pc, #104]	@ (80082e4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800827c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008280:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008284:	4a19      	ldr	r2, [pc, #100]	@ (80082ec <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8008286:	fbb2 f3f3 	udiv	r3, r2, r3
 800828a:	613b      	str	r3, [r7, #16]
 800828c:	e008      	b.n	80082a0 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800828e:	4b15      	ldr	r3, [pc, #84]	@ (80082e4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8008290:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008294:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008298:	4a15      	ldr	r2, [pc, #84]	@ (80082f0 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 800829a:	fbb2 f3f3 	udiv	r3, r2, r3
 800829e:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80082a0:	4b10      	ldr	r3, [pc, #64]	@ (80082e4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80082a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80082a6:	099b      	lsrs	r3, r3, #6
 80082a8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80082ac:	693b      	ldr	r3, [r7, #16]
 80082ae:	fb02 f303 	mul.w	r3, r2, r3
 80082b2:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80082b4:	4b0b      	ldr	r3, [pc, #44]	@ (80082e4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80082b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80082ba:	0f1b      	lsrs	r3, r3, #28
 80082bc:	f003 0307 	and.w	r3, r3, #7
 80082c0:	68ba      	ldr	r2, [r7, #8]
 80082c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80082c6:	617b      	str	r3, [r7, #20]
          break;
 80082c8:	e002      	b.n	80082d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 80082ca:	2300      	movs	r3, #0
 80082cc:	617b      	str	r3, [r7, #20]
          break;
 80082ce:	bf00      	nop
        }
      }
      break;
 80082d0:	e000      	b.n	80082d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
    }
    default:
    {
      break;
 80082d2:	bf00      	nop
    }
  }
  return frequency;
 80082d4:	697b      	ldr	r3, [r7, #20]
}
 80082d6:	4618      	mov	r0, r3
 80082d8:	371c      	adds	r7, #28
 80082da:	46bd      	mov	sp, r7
 80082dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e0:	4770      	bx	lr
 80082e2:	bf00      	nop
 80082e4:	40023800 	.word	0x40023800
 80082e8:	00bb8000 	.word	0x00bb8000
 80082ec:	007a1200 	.word	0x007a1200
 80082f0:	00f42400 	.word	0x00f42400

080082f4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80082f4:	b580      	push	{r7, lr}
 80082f6:	b082      	sub	sp, #8
 80082f8:	af00      	add	r7, sp, #0
 80082fa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d101      	bne.n	8008306 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008302:	2301      	movs	r3, #1
 8008304:	e07b      	b.n	80083fe <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800830a:	2b00      	cmp	r3, #0
 800830c:	d108      	bne.n	8008320 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	685b      	ldr	r3, [r3, #4]
 8008312:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008316:	d009      	beq.n	800832c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	2200      	movs	r2, #0
 800831c:	61da      	str	r2, [r3, #28]
 800831e:	e005      	b.n	800832c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	2200      	movs	r2, #0
 8008324:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	2200      	movs	r2, #0
 800832a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	2200      	movs	r2, #0
 8008330:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008338:	b2db      	uxtb	r3, r3
 800833a:	2b00      	cmp	r3, #0
 800833c:	d106      	bne.n	800834c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	2200      	movs	r2, #0
 8008342:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008346:	6878      	ldr	r0, [r7, #4]
 8008348:	f7fc fab8 	bl	80048bc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	2202      	movs	r2, #2
 8008350:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	681a      	ldr	r2, [r3, #0]
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008362:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	685b      	ldr	r3, [r3, #4]
 8008368:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	689b      	ldr	r3, [r3, #8]
 8008370:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8008374:	431a      	orrs	r2, r3
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	68db      	ldr	r3, [r3, #12]
 800837a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800837e:	431a      	orrs	r2, r3
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	691b      	ldr	r3, [r3, #16]
 8008384:	f003 0302 	and.w	r3, r3, #2
 8008388:	431a      	orrs	r2, r3
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	695b      	ldr	r3, [r3, #20]
 800838e:	f003 0301 	and.w	r3, r3, #1
 8008392:	431a      	orrs	r2, r3
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	699b      	ldr	r3, [r3, #24]
 8008398:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800839c:	431a      	orrs	r2, r3
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	69db      	ldr	r3, [r3, #28]
 80083a2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80083a6:	431a      	orrs	r2, r3
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	6a1b      	ldr	r3, [r3, #32]
 80083ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80083b0:	ea42 0103 	orr.w	r1, r2, r3
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083b8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	430a      	orrs	r2, r1
 80083c2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	699b      	ldr	r3, [r3, #24]
 80083c8:	0c1b      	lsrs	r3, r3, #16
 80083ca:	f003 0104 	and.w	r1, r3, #4
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083d2:	f003 0210 	and.w	r2, r3, #16
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	430a      	orrs	r2, r1
 80083dc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	69da      	ldr	r2, [r3, #28]
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80083ec:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	2200      	movs	r2, #0
 80083f2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2201      	movs	r2, #1
 80083f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80083fc:	2300      	movs	r3, #0
}
 80083fe:	4618      	mov	r0, r3
 8008400:	3708      	adds	r7, #8
 8008402:	46bd      	mov	sp, r7
 8008404:	bd80      	pop	{r7, pc}

08008406 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008406:	b580      	push	{r7, lr}
 8008408:	b088      	sub	sp, #32
 800840a:	af00      	add	r7, sp, #0
 800840c:	60f8      	str	r0, [r7, #12]
 800840e:	60b9      	str	r1, [r7, #8]
 8008410:	603b      	str	r3, [r7, #0]
 8008412:	4613      	mov	r3, r2
 8008414:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008416:	f7fd f837 	bl	8005488 <HAL_GetTick>
 800841a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800841c:	88fb      	ldrh	r3, [r7, #6]
 800841e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008426:	b2db      	uxtb	r3, r3
 8008428:	2b01      	cmp	r3, #1
 800842a:	d001      	beq.n	8008430 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800842c:	2302      	movs	r3, #2
 800842e:	e12a      	b.n	8008686 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8008430:	68bb      	ldr	r3, [r7, #8]
 8008432:	2b00      	cmp	r3, #0
 8008434:	d002      	beq.n	800843c <HAL_SPI_Transmit+0x36>
 8008436:	88fb      	ldrh	r3, [r7, #6]
 8008438:	2b00      	cmp	r3, #0
 800843a:	d101      	bne.n	8008440 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800843c:	2301      	movs	r3, #1
 800843e:	e122      	b.n	8008686 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008446:	2b01      	cmp	r3, #1
 8008448:	d101      	bne.n	800844e <HAL_SPI_Transmit+0x48>
 800844a:	2302      	movs	r3, #2
 800844c:	e11b      	b.n	8008686 <HAL_SPI_Transmit+0x280>
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	2201      	movs	r2, #1
 8008452:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	2203      	movs	r2, #3
 800845a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	2200      	movs	r2, #0
 8008462:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	68ba      	ldr	r2, [r7, #8]
 8008468:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	88fa      	ldrh	r2, [r7, #6]
 800846e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	88fa      	ldrh	r2, [r7, #6]
 8008474:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	2200      	movs	r2, #0
 800847a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	2200      	movs	r2, #0
 8008480:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	2200      	movs	r2, #0
 8008486:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	2200      	movs	r2, #0
 800848c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	2200      	movs	r2, #0
 8008492:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	689b      	ldr	r3, [r3, #8]
 8008498:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800849c:	d10f      	bne.n	80084be <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	681a      	ldr	r2, [r3, #0]
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80084ac:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	681a      	ldr	r2, [r3, #0]
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80084bc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80084c8:	2b40      	cmp	r3, #64	@ 0x40
 80084ca:	d007      	beq.n	80084dc <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	681a      	ldr	r2, [r3, #0]
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80084da:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	68db      	ldr	r3, [r3, #12]
 80084e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80084e4:	d152      	bne.n	800858c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	685b      	ldr	r3, [r3, #4]
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d002      	beq.n	80084f4 <HAL_SPI_Transmit+0xee>
 80084ee:	8b7b      	ldrh	r3, [r7, #26]
 80084f0:	2b01      	cmp	r3, #1
 80084f2:	d145      	bne.n	8008580 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084f8:	881a      	ldrh	r2, [r3, #0]
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008504:	1c9a      	adds	r2, r3, #2
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800850e:	b29b      	uxth	r3, r3
 8008510:	3b01      	subs	r3, #1
 8008512:	b29a      	uxth	r2, r3
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008518:	e032      	b.n	8008580 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	689b      	ldr	r3, [r3, #8]
 8008520:	f003 0302 	and.w	r3, r3, #2
 8008524:	2b02      	cmp	r3, #2
 8008526:	d112      	bne.n	800854e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800852c:	881a      	ldrh	r2, [r3, #0]
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008538:	1c9a      	adds	r2, r3, #2
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008542:	b29b      	uxth	r3, r3
 8008544:	3b01      	subs	r3, #1
 8008546:	b29a      	uxth	r2, r3
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800854c:	e018      	b.n	8008580 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800854e:	f7fc ff9b 	bl	8005488 <HAL_GetTick>
 8008552:	4602      	mov	r2, r0
 8008554:	69fb      	ldr	r3, [r7, #28]
 8008556:	1ad3      	subs	r3, r2, r3
 8008558:	683a      	ldr	r2, [r7, #0]
 800855a:	429a      	cmp	r2, r3
 800855c:	d803      	bhi.n	8008566 <HAL_SPI_Transmit+0x160>
 800855e:	683b      	ldr	r3, [r7, #0]
 8008560:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008564:	d102      	bne.n	800856c <HAL_SPI_Transmit+0x166>
 8008566:	683b      	ldr	r3, [r7, #0]
 8008568:	2b00      	cmp	r3, #0
 800856a:	d109      	bne.n	8008580 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	2201      	movs	r2, #1
 8008570:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	2200      	movs	r2, #0
 8008578:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800857c:	2303      	movs	r3, #3
 800857e:	e082      	b.n	8008686 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008584:	b29b      	uxth	r3, r3
 8008586:	2b00      	cmp	r3, #0
 8008588:	d1c7      	bne.n	800851a <HAL_SPI_Transmit+0x114>
 800858a:	e053      	b.n	8008634 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	685b      	ldr	r3, [r3, #4]
 8008590:	2b00      	cmp	r3, #0
 8008592:	d002      	beq.n	800859a <HAL_SPI_Transmit+0x194>
 8008594:	8b7b      	ldrh	r3, [r7, #26]
 8008596:	2b01      	cmp	r3, #1
 8008598:	d147      	bne.n	800862a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	330c      	adds	r3, #12
 80085a4:	7812      	ldrb	r2, [r2, #0]
 80085a6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085ac:	1c5a      	adds	r2, r3, #1
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80085b6:	b29b      	uxth	r3, r3
 80085b8:	3b01      	subs	r3, #1
 80085ba:	b29a      	uxth	r2, r3
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80085c0:	e033      	b.n	800862a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	689b      	ldr	r3, [r3, #8]
 80085c8:	f003 0302 	and.w	r3, r3, #2
 80085cc:	2b02      	cmp	r3, #2
 80085ce:	d113      	bne.n	80085f8 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	330c      	adds	r3, #12
 80085da:	7812      	ldrb	r2, [r2, #0]
 80085dc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085e2:	1c5a      	adds	r2, r3, #1
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80085ec:	b29b      	uxth	r3, r3
 80085ee:	3b01      	subs	r3, #1
 80085f0:	b29a      	uxth	r2, r3
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	86da      	strh	r2, [r3, #54]	@ 0x36
 80085f6:	e018      	b.n	800862a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80085f8:	f7fc ff46 	bl	8005488 <HAL_GetTick>
 80085fc:	4602      	mov	r2, r0
 80085fe:	69fb      	ldr	r3, [r7, #28]
 8008600:	1ad3      	subs	r3, r2, r3
 8008602:	683a      	ldr	r2, [r7, #0]
 8008604:	429a      	cmp	r2, r3
 8008606:	d803      	bhi.n	8008610 <HAL_SPI_Transmit+0x20a>
 8008608:	683b      	ldr	r3, [r7, #0]
 800860a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800860e:	d102      	bne.n	8008616 <HAL_SPI_Transmit+0x210>
 8008610:	683b      	ldr	r3, [r7, #0]
 8008612:	2b00      	cmp	r3, #0
 8008614:	d109      	bne.n	800862a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	2201      	movs	r2, #1
 800861a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	2200      	movs	r2, #0
 8008622:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8008626:	2303      	movs	r3, #3
 8008628:	e02d      	b.n	8008686 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800862e:	b29b      	uxth	r3, r3
 8008630:	2b00      	cmp	r3, #0
 8008632:	d1c6      	bne.n	80085c2 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008634:	69fa      	ldr	r2, [r7, #28]
 8008636:	6839      	ldr	r1, [r7, #0]
 8008638:	68f8      	ldr	r0, [r7, #12]
 800863a:	f000 f8b1 	bl	80087a0 <SPI_EndRxTxTransaction>
 800863e:	4603      	mov	r3, r0
 8008640:	2b00      	cmp	r3, #0
 8008642:	d002      	beq.n	800864a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	2220      	movs	r2, #32
 8008648:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	689b      	ldr	r3, [r3, #8]
 800864e:	2b00      	cmp	r3, #0
 8008650:	d10a      	bne.n	8008668 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008652:	2300      	movs	r3, #0
 8008654:	617b      	str	r3, [r7, #20]
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	68db      	ldr	r3, [r3, #12]
 800865c:	617b      	str	r3, [r7, #20]
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	689b      	ldr	r3, [r3, #8]
 8008664:	617b      	str	r3, [r7, #20]
 8008666:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	2201      	movs	r2, #1
 800866c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	2200      	movs	r2, #0
 8008674:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800867c:	2b00      	cmp	r3, #0
 800867e:	d001      	beq.n	8008684 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8008680:	2301      	movs	r3, #1
 8008682:	e000      	b.n	8008686 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8008684:	2300      	movs	r3, #0
  }
}
 8008686:	4618      	mov	r0, r3
 8008688:	3720      	adds	r7, #32
 800868a:	46bd      	mov	sp, r7
 800868c:	bd80      	pop	{r7, pc}
	...

08008690 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008690:	b580      	push	{r7, lr}
 8008692:	b088      	sub	sp, #32
 8008694:	af00      	add	r7, sp, #0
 8008696:	60f8      	str	r0, [r7, #12]
 8008698:	60b9      	str	r1, [r7, #8]
 800869a:	603b      	str	r3, [r7, #0]
 800869c:	4613      	mov	r3, r2
 800869e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80086a0:	f7fc fef2 	bl	8005488 <HAL_GetTick>
 80086a4:	4602      	mov	r2, r0
 80086a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086a8:	1a9b      	subs	r3, r3, r2
 80086aa:	683a      	ldr	r2, [r7, #0]
 80086ac:	4413      	add	r3, r2
 80086ae:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80086b0:	f7fc feea 	bl	8005488 <HAL_GetTick>
 80086b4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80086b6:	4b39      	ldr	r3, [pc, #228]	@ (800879c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	015b      	lsls	r3, r3, #5
 80086bc:	0d1b      	lsrs	r3, r3, #20
 80086be:	69fa      	ldr	r2, [r7, #28]
 80086c0:	fb02 f303 	mul.w	r3, r2, r3
 80086c4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80086c6:	e055      	b.n	8008774 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80086c8:	683b      	ldr	r3, [r7, #0]
 80086ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086ce:	d051      	beq.n	8008774 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80086d0:	f7fc feda 	bl	8005488 <HAL_GetTick>
 80086d4:	4602      	mov	r2, r0
 80086d6:	69bb      	ldr	r3, [r7, #24]
 80086d8:	1ad3      	subs	r3, r2, r3
 80086da:	69fa      	ldr	r2, [r7, #28]
 80086dc:	429a      	cmp	r2, r3
 80086de:	d902      	bls.n	80086e6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80086e0:	69fb      	ldr	r3, [r7, #28]
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d13d      	bne.n	8008762 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	685a      	ldr	r2, [r3, #4]
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80086f4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	685b      	ldr	r3, [r3, #4]
 80086fa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80086fe:	d111      	bne.n	8008724 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	689b      	ldr	r3, [r3, #8]
 8008704:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008708:	d004      	beq.n	8008714 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	689b      	ldr	r3, [r3, #8]
 800870e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008712:	d107      	bne.n	8008724 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	681a      	ldr	r2, [r3, #0]
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008722:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008728:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800872c:	d10f      	bne.n	800874e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	681a      	ldr	r2, [r3, #0]
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800873c:	601a      	str	r2, [r3, #0]
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	681a      	ldr	r2, [r3, #0]
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800874c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	2201      	movs	r2, #1
 8008752:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	2200      	movs	r2, #0
 800875a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800875e:	2303      	movs	r3, #3
 8008760:	e018      	b.n	8008794 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008762:	697b      	ldr	r3, [r7, #20]
 8008764:	2b00      	cmp	r3, #0
 8008766:	d102      	bne.n	800876e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8008768:	2300      	movs	r3, #0
 800876a:	61fb      	str	r3, [r7, #28]
 800876c:	e002      	b.n	8008774 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800876e:	697b      	ldr	r3, [r7, #20]
 8008770:	3b01      	subs	r3, #1
 8008772:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	689a      	ldr	r2, [r3, #8]
 800877a:	68bb      	ldr	r3, [r7, #8]
 800877c:	4013      	ands	r3, r2
 800877e:	68ba      	ldr	r2, [r7, #8]
 8008780:	429a      	cmp	r2, r3
 8008782:	bf0c      	ite	eq
 8008784:	2301      	moveq	r3, #1
 8008786:	2300      	movne	r3, #0
 8008788:	b2db      	uxtb	r3, r3
 800878a:	461a      	mov	r2, r3
 800878c:	79fb      	ldrb	r3, [r7, #7]
 800878e:	429a      	cmp	r2, r3
 8008790:	d19a      	bne.n	80086c8 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8008792:	2300      	movs	r3, #0
}
 8008794:	4618      	mov	r0, r3
 8008796:	3720      	adds	r7, #32
 8008798:	46bd      	mov	sp, r7
 800879a:	bd80      	pop	{r7, pc}
 800879c:	2000d10c 	.word	0x2000d10c

080087a0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80087a0:	b580      	push	{r7, lr}
 80087a2:	b088      	sub	sp, #32
 80087a4:	af02      	add	r7, sp, #8
 80087a6:	60f8      	str	r0, [r7, #12]
 80087a8:	60b9      	str	r1, [r7, #8]
 80087aa:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	9300      	str	r3, [sp, #0]
 80087b0:	68bb      	ldr	r3, [r7, #8]
 80087b2:	2201      	movs	r2, #1
 80087b4:	2102      	movs	r1, #2
 80087b6:	68f8      	ldr	r0, [r7, #12]
 80087b8:	f7ff ff6a 	bl	8008690 <SPI_WaitFlagStateUntilTimeout>
 80087bc:	4603      	mov	r3, r0
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d007      	beq.n	80087d2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80087c6:	f043 0220 	orr.w	r2, r3, #32
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80087ce:	2303      	movs	r3, #3
 80087d0:	e032      	b.n	8008838 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80087d2:	4b1b      	ldr	r3, [pc, #108]	@ (8008840 <SPI_EndRxTxTransaction+0xa0>)
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	4a1b      	ldr	r2, [pc, #108]	@ (8008844 <SPI_EndRxTxTransaction+0xa4>)
 80087d8:	fba2 2303 	umull	r2, r3, r2, r3
 80087dc:	0d5b      	lsrs	r3, r3, #21
 80087de:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80087e2:	fb02 f303 	mul.w	r3, r2, r3
 80087e6:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	685b      	ldr	r3, [r3, #4]
 80087ec:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80087f0:	d112      	bne.n	8008818 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	9300      	str	r3, [sp, #0]
 80087f6:	68bb      	ldr	r3, [r7, #8]
 80087f8:	2200      	movs	r2, #0
 80087fa:	2180      	movs	r1, #128	@ 0x80
 80087fc:	68f8      	ldr	r0, [r7, #12]
 80087fe:	f7ff ff47 	bl	8008690 <SPI_WaitFlagStateUntilTimeout>
 8008802:	4603      	mov	r3, r0
 8008804:	2b00      	cmp	r3, #0
 8008806:	d016      	beq.n	8008836 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800880c:	f043 0220 	orr.w	r2, r3, #32
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8008814:	2303      	movs	r3, #3
 8008816:	e00f      	b.n	8008838 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008818:	697b      	ldr	r3, [r7, #20]
 800881a:	2b00      	cmp	r3, #0
 800881c:	d00a      	beq.n	8008834 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800881e:	697b      	ldr	r3, [r7, #20]
 8008820:	3b01      	subs	r3, #1
 8008822:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	689b      	ldr	r3, [r3, #8]
 800882a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800882e:	2b80      	cmp	r3, #128	@ 0x80
 8008830:	d0f2      	beq.n	8008818 <SPI_EndRxTxTransaction+0x78>
 8008832:	e000      	b.n	8008836 <SPI_EndRxTxTransaction+0x96>
        break;
 8008834:	bf00      	nop
  }

  return HAL_OK;
 8008836:	2300      	movs	r3, #0
}
 8008838:	4618      	mov	r0, r3
 800883a:	3718      	adds	r7, #24
 800883c:	46bd      	mov	sp, r7
 800883e:	bd80      	pop	{r7, pc}
 8008840:	2000d10c 	.word	0x2000d10c
 8008844:	165e9f81 	.word	0x165e9f81

08008848 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008848:	b580      	push	{r7, lr}
 800884a:	b082      	sub	sp, #8
 800884c:	af00      	add	r7, sp, #0
 800884e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	2b00      	cmp	r3, #0
 8008854:	d101      	bne.n	800885a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008856:	2301      	movs	r3, #1
 8008858:	e041      	b.n	80088de <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008860:	b2db      	uxtb	r3, r3
 8008862:	2b00      	cmp	r3, #0
 8008864:	d106      	bne.n	8008874 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	2200      	movs	r2, #0
 800886a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800886e:	6878      	ldr	r0, [r7, #4]
 8008870:	f7fc fb88 	bl	8004f84 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	2202      	movs	r2, #2
 8008878:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681a      	ldr	r2, [r3, #0]
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	3304      	adds	r3, #4
 8008884:	4619      	mov	r1, r3
 8008886:	4610      	mov	r0, r2
 8008888:	f000 fd10 	bl	80092ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	2201      	movs	r2, #1
 8008890:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	2201      	movs	r2, #1
 8008898:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	2201      	movs	r2, #1
 80088a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	2201      	movs	r2, #1
 80088a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	2201      	movs	r2, #1
 80088b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	2201      	movs	r2, #1
 80088b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	2201      	movs	r2, #1
 80088c0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	2201      	movs	r2, #1
 80088c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	2201      	movs	r2, #1
 80088d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	2201      	movs	r2, #1
 80088d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80088dc:	2300      	movs	r3, #0
}
 80088de:	4618      	mov	r0, r3
 80088e0:	3708      	adds	r7, #8
 80088e2:	46bd      	mov	sp, r7
 80088e4:	bd80      	pop	{r7, pc}
	...

080088e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80088e8:	b480      	push	{r7}
 80088ea:	b085      	sub	sp, #20
 80088ec:	af00      	add	r7, sp, #0
 80088ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80088f6:	b2db      	uxtb	r3, r3
 80088f8:	2b01      	cmp	r3, #1
 80088fa:	d001      	beq.n	8008900 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80088fc:	2301      	movs	r3, #1
 80088fe:	e044      	b.n	800898a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	2202      	movs	r2, #2
 8008904:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	68da      	ldr	r2, [r3, #12]
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	f042 0201 	orr.w	r2, r2, #1
 8008916:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	4a1e      	ldr	r2, [pc, #120]	@ (8008998 <HAL_TIM_Base_Start_IT+0xb0>)
 800891e:	4293      	cmp	r3, r2
 8008920:	d018      	beq.n	8008954 <HAL_TIM_Base_Start_IT+0x6c>
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800892a:	d013      	beq.n	8008954 <HAL_TIM_Base_Start_IT+0x6c>
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	4a1a      	ldr	r2, [pc, #104]	@ (800899c <HAL_TIM_Base_Start_IT+0xb4>)
 8008932:	4293      	cmp	r3, r2
 8008934:	d00e      	beq.n	8008954 <HAL_TIM_Base_Start_IT+0x6c>
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	4a19      	ldr	r2, [pc, #100]	@ (80089a0 <HAL_TIM_Base_Start_IT+0xb8>)
 800893c:	4293      	cmp	r3, r2
 800893e:	d009      	beq.n	8008954 <HAL_TIM_Base_Start_IT+0x6c>
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	4a17      	ldr	r2, [pc, #92]	@ (80089a4 <HAL_TIM_Base_Start_IT+0xbc>)
 8008946:	4293      	cmp	r3, r2
 8008948:	d004      	beq.n	8008954 <HAL_TIM_Base_Start_IT+0x6c>
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	4a16      	ldr	r2, [pc, #88]	@ (80089a8 <HAL_TIM_Base_Start_IT+0xc0>)
 8008950:	4293      	cmp	r3, r2
 8008952:	d111      	bne.n	8008978 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	689b      	ldr	r3, [r3, #8]
 800895a:	f003 0307 	and.w	r3, r3, #7
 800895e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	2b06      	cmp	r3, #6
 8008964:	d010      	beq.n	8008988 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	681a      	ldr	r2, [r3, #0]
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	f042 0201 	orr.w	r2, r2, #1
 8008974:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008976:	e007      	b.n	8008988 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	681a      	ldr	r2, [r3, #0]
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	f042 0201 	orr.w	r2, r2, #1
 8008986:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008988:	2300      	movs	r3, #0
}
 800898a:	4618      	mov	r0, r3
 800898c:	3714      	adds	r7, #20
 800898e:	46bd      	mov	sp, r7
 8008990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008994:	4770      	bx	lr
 8008996:	bf00      	nop
 8008998:	40010000 	.word	0x40010000
 800899c:	40000400 	.word	0x40000400
 80089a0:	40000800 	.word	0x40000800
 80089a4:	40000c00 	.word	0x40000c00
 80089a8:	40014000 	.word	0x40014000

080089ac <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80089ac:	b480      	push	{r7}
 80089ae:	b083      	sub	sp, #12
 80089b0:	af00      	add	r7, sp, #0
 80089b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	68da      	ldr	r2, [r3, #12]
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	f022 0201 	bic.w	r2, r2, #1
 80089c2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	6a1a      	ldr	r2, [r3, #32]
 80089ca:	f241 1311 	movw	r3, #4369	@ 0x1111
 80089ce:	4013      	ands	r3, r2
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d10f      	bne.n	80089f4 <HAL_TIM_Base_Stop_IT+0x48>
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	6a1a      	ldr	r2, [r3, #32]
 80089da:	f240 4344 	movw	r3, #1092	@ 0x444
 80089de:	4013      	ands	r3, r2
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d107      	bne.n	80089f4 <HAL_TIM_Base_Stop_IT+0x48>
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	681a      	ldr	r2, [r3, #0]
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	f022 0201 	bic.w	r2, r2, #1
 80089f2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	2201      	movs	r2, #1
 80089f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80089fc:	2300      	movs	r3, #0
}
 80089fe:	4618      	mov	r0, r3
 8008a00:	370c      	adds	r7, #12
 8008a02:	46bd      	mov	sp, r7
 8008a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a08:	4770      	bx	lr

08008a0a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008a0a:	b580      	push	{r7, lr}
 8008a0c:	b082      	sub	sp, #8
 8008a0e:	af00      	add	r7, sp, #0
 8008a10:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d101      	bne.n	8008a1c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008a18:	2301      	movs	r3, #1
 8008a1a:	e041      	b.n	8008aa0 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008a22:	b2db      	uxtb	r3, r3
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d106      	bne.n	8008a36 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	2200      	movs	r2, #0
 8008a2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008a30:	6878      	ldr	r0, [r7, #4]
 8008a32:	f000 f839 	bl	8008aa8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	2202      	movs	r2, #2
 8008a3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681a      	ldr	r2, [r3, #0]
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	3304      	adds	r3, #4
 8008a46:	4619      	mov	r1, r3
 8008a48:	4610      	mov	r0, r2
 8008a4a:	f000 fc2f 	bl	80092ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	2201      	movs	r2, #1
 8008a52:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	2201      	movs	r2, #1
 8008a5a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	2201      	movs	r2, #1
 8008a62:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	2201      	movs	r2, #1
 8008a6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	2201      	movs	r2, #1
 8008a72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	2201      	movs	r2, #1
 8008a7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	2201      	movs	r2, #1
 8008a82:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	2201      	movs	r2, #1
 8008a8a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	2201      	movs	r2, #1
 8008a92:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	2201      	movs	r2, #1
 8008a9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008a9e:	2300      	movs	r3, #0
}
 8008aa0:	4618      	mov	r0, r3
 8008aa2:	3708      	adds	r7, #8
 8008aa4:	46bd      	mov	sp, r7
 8008aa6:	bd80      	pop	{r7, pc}

08008aa8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008aa8:	b480      	push	{r7}
 8008aaa:	b083      	sub	sp, #12
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008ab0:	bf00      	nop
 8008ab2:	370c      	adds	r7, #12
 8008ab4:	46bd      	mov	sp, r7
 8008ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aba:	4770      	bx	lr

08008abc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008abc:	b580      	push	{r7, lr}
 8008abe:	b084      	sub	sp, #16
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	6078      	str	r0, [r7, #4]
 8008ac4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008ac6:	683b      	ldr	r3, [r7, #0]
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d109      	bne.n	8008ae0 <HAL_TIM_PWM_Start+0x24>
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008ad2:	b2db      	uxtb	r3, r3
 8008ad4:	2b01      	cmp	r3, #1
 8008ad6:	bf14      	ite	ne
 8008ad8:	2301      	movne	r3, #1
 8008ada:	2300      	moveq	r3, #0
 8008adc:	b2db      	uxtb	r3, r3
 8008ade:	e022      	b.n	8008b26 <HAL_TIM_PWM_Start+0x6a>
 8008ae0:	683b      	ldr	r3, [r7, #0]
 8008ae2:	2b04      	cmp	r3, #4
 8008ae4:	d109      	bne.n	8008afa <HAL_TIM_PWM_Start+0x3e>
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008aec:	b2db      	uxtb	r3, r3
 8008aee:	2b01      	cmp	r3, #1
 8008af0:	bf14      	ite	ne
 8008af2:	2301      	movne	r3, #1
 8008af4:	2300      	moveq	r3, #0
 8008af6:	b2db      	uxtb	r3, r3
 8008af8:	e015      	b.n	8008b26 <HAL_TIM_PWM_Start+0x6a>
 8008afa:	683b      	ldr	r3, [r7, #0]
 8008afc:	2b08      	cmp	r3, #8
 8008afe:	d109      	bne.n	8008b14 <HAL_TIM_PWM_Start+0x58>
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008b06:	b2db      	uxtb	r3, r3
 8008b08:	2b01      	cmp	r3, #1
 8008b0a:	bf14      	ite	ne
 8008b0c:	2301      	movne	r3, #1
 8008b0e:	2300      	moveq	r3, #0
 8008b10:	b2db      	uxtb	r3, r3
 8008b12:	e008      	b.n	8008b26 <HAL_TIM_PWM_Start+0x6a>
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008b1a:	b2db      	uxtb	r3, r3
 8008b1c:	2b01      	cmp	r3, #1
 8008b1e:	bf14      	ite	ne
 8008b20:	2301      	movne	r3, #1
 8008b22:	2300      	moveq	r3, #0
 8008b24:	b2db      	uxtb	r3, r3
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d001      	beq.n	8008b2e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8008b2a:	2301      	movs	r3, #1
 8008b2c:	e068      	b.n	8008c00 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008b2e:	683b      	ldr	r3, [r7, #0]
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d104      	bne.n	8008b3e <HAL_TIM_PWM_Start+0x82>
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	2202      	movs	r2, #2
 8008b38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008b3c:	e013      	b.n	8008b66 <HAL_TIM_PWM_Start+0xaa>
 8008b3e:	683b      	ldr	r3, [r7, #0]
 8008b40:	2b04      	cmp	r3, #4
 8008b42:	d104      	bne.n	8008b4e <HAL_TIM_PWM_Start+0x92>
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	2202      	movs	r2, #2
 8008b48:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008b4c:	e00b      	b.n	8008b66 <HAL_TIM_PWM_Start+0xaa>
 8008b4e:	683b      	ldr	r3, [r7, #0]
 8008b50:	2b08      	cmp	r3, #8
 8008b52:	d104      	bne.n	8008b5e <HAL_TIM_PWM_Start+0xa2>
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	2202      	movs	r2, #2
 8008b58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008b5c:	e003      	b.n	8008b66 <HAL_TIM_PWM_Start+0xaa>
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	2202      	movs	r2, #2
 8008b62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	2201      	movs	r2, #1
 8008b6c:	6839      	ldr	r1, [r7, #0]
 8008b6e:	4618      	mov	r0, r3
 8008b70:	f000 fe48 	bl	8009804 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	4a23      	ldr	r2, [pc, #140]	@ (8008c08 <HAL_TIM_PWM_Start+0x14c>)
 8008b7a:	4293      	cmp	r3, r2
 8008b7c:	d107      	bne.n	8008b8e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008b8c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	4a1d      	ldr	r2, [pc, #116]	@ (8008c08 <HAL_TIM_PWM_Start+0x14c>)
 8008b94:	4293      	cmp	r3, r2
 8008b96:	d018      	beq.n	8008bca <HAL_TIM_PWM_Start+0x10e>
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ba0:	d013      	beq.n	8008bca <HAL_TIM_PWM_Start+0x10e>
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	4a19      	ldr	r2, [pc, #100]	@ (8008c0c <HAL_TIM_PWM_Start+0x150>)
 8008ba8:	4293      	cmp	r3, r2
 8008baa:	d00e      	beq.n	8008bca <HAL_TIM_PWM_Start+0x10e>
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	4a17      	ldr	r2, [pc, #92]	@ (8008c10 <HAL_TIM_PWM_Start+0x154>)
 8008bb2:	4293      	cmp	r3, r2
 8008bb4:	d009      	beq.n	8008bca <HAL_TIM_PWM_Start+0x10e>
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	4a16      	ldr	r2, [pc, #88]	@ (8008c14 <HAL_TIM_PWM_Start+0x158>)
 8008bbc:	4293      	cmp	r3, r2
 8008bbe:	d004      	beq.n	8008bca <HAL_TIM_PWM_Start+0x10e>
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	4a14      	ldr	r2, [pc, #80]	@ (8008c18 <HAL_TIM_PWM_Start+0x15c>)
 8008bc6:	4293      	cmp	r3, r2
 8008bc8:	d111      	bne.n	8008bee <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	689b      	ldr	r3, [r3, #8]
 8008bd0:	f003 0307 	and.w	r3, r3, #7
 8008bd4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	2b06      	cmp	r3, #6
 8008bda:	d010      	beq.n	8008bfe <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	681a      	ldr	r2, [r3, #0]
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	f042 0201 	orr.w	r2, r2, #1
 8008bea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008bec:	e007      	b.n	8008bfe <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	681a      	ldr	r2, [r3, #0]
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	f042 0201 	orr.w	r2, r2, #1
 8008bfc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008bfe:	2300      	movs	r3, #0
}
 8008c00:	4618      	mov	r0, r3
 8008c02:	3710      	adds	r7, #16
 8008c04:	46bd      	mov	sp, r7
 8008c06:	bd80      	pop	{r7, pc}
 8008c08:	40010000 	.word	0x40010000
 8008c0c:	40000400 	.word	0x40000400
 8008c10:	40000800 	.word	0x40000800
 8008c14:	40000c00 	.word	0x40000c00
 8008c18:	40014000 	.word	0x40014000

08008c1c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8008c1c:	b580      	push	{r7, lr}
 8008c1e:	b086      	sub	sp, #24
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	6078      	str	r0, [r7, #4]
 8008c24:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d101      	bne.n	8008c30 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8008c2c:	2301      	movs	r3, #1
 8008c2e:	e097      	b.n	8008d60 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008c36:	b2db      	uxtb	r3, r3
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d106      	bne.n	8008c4a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	2200      	movs	r2, #0
 8008c40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8008c44:	6878      	ldr	r0, [r7, #4]
 8008c46:	f7fc f9ff 	bl	8005048 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	2202      	movs	r2, #2
 8008c4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	689b      	ldr	r3, [r3, #8]
 8008c58:	687a      	ldr	r2, [r7, #4]
 8008c5a:	6812      	ldr	r2, [r2, #0]
 8008c5c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008c60:	f023 0307 	bic.w	r3, r3, #7
 8008c64:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681a      	ldr	r2, [r3, #0]
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	3304      	adds	r3, #4
 8008c6e:	4619      	mov	r1, r3
 8008c70:	4610      	mov	r0, r2
 8008c72:	f000 fb1b 	bl	80092ac <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	689b      	ldr	r3, [r3, #8]
 8008c7c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	699b      	ldr	r3, [r3, #24]
 8008c84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	6a1b      	ldr	r3, [r3, #32]
 8008c8c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8008c8e:	683b      	ldr	r3, [r7, #0]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	697a      	ldr	r2, [r7, #20]
 8008c94:	4313      	orrs	r3, r2
 8008c96:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008c98:	693b      	ldr	r3, [r7, #16]
 8008c9a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008c9e:	f023 0303 	bic.w	r3, r3, #3
 8008ca2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008ca4:	683b      	ldr	r3, [r7, #0]
 8008ca6:	689a      	ldr	r2, [r3, #8]
 8008ca8:	683b      	ldr	r3, [r7, #0]
 8008caa:	699b      	ldr	r3, [r3, #24]
 8008cac:	021b      	lsls	r3, r3, #8
 8008cae:	4313      	orrs	r3, r2
 8008cb0:	693a      	ldr	r2, [r7, #16]
 8008cb2:	4313      	orrs	r3, r2
 8008cb4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8008cb6:	693b      	ldr	r3, [r7, #16]
 8008cb8:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8008cbc:	f023 030c 	bic.w	r3, r3, #12
 8008cc0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008cc2:	693b      	ldr	r3, [r7, #16]
 8008cc4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008cc8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008ccc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008cce:	683b      	ldr	r3, [r7, #0]
 8008cd0:	68da      	ldr	r2, [r3, #12]
 8008cd2:	683b      	ldr	r3, [r7, #0]
 8008cd4:	69db      	ldr	r3, [r3, #28]
 8008cd6:	021b      	lsls	r3, r3, #8
 8008cd8:	4313      	orrs	r3, r2
 8008cda:	693a      	ldr	r2, [r7, #16]
 8008cdc:	4313      	orrs	r3, r2
 8008cde:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008ce0:	683b      	ldr	r3, [r7, #0]
 8008ce2:	691b      	ldr	r3, [r3, #16]
 8008ce4:	011a      	lsls	r2, r3, #4
 8008ce6:	683b      	ldr	r3, [r7, #0]
 8008ce8:	6a1b      	ldr	r3, [r3, #32]
 8008cea:	031b      	lsls	r3, r3, #12
 8008cec:	4313      	orrs	r3, r2
 8008cee:	693a      	ldr	r2, [r7, #16]
 8008cf0:	4313      	orrs	r3, r2
 8008cf2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8008cfa:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8008d02:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8008d04:	683b      	ldr	r3, [r7, #0]
 8008d06:	685a      	ldr	r2, [r3, #4]
 8008d08:	683b      	ldr	r3, [r7, #0]
 8008d0a:	695b      	ldr	r3, [r3, #20]
 8008d0c:	011b      	lsls	r3, r3, #4
 8008d0e:	4313      	orrs	r3, r2
 8008d10:	68fa      	ldr	r2, [r7, #12]
 8008d12:	4313      	orrs	r3, r2
 8008d14:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	697a      	ldr	r2, [r7, #20]
 8008d1c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	693a      	ldr	r2, [r7, #16]
 8008d24:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	68fa      	ldr	r2, [r7, #12]
 8008d2c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	2201      	movs	r2, #1
 8008d32:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	2201      	movs	r2, #1
 8008d3a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	2201      	movs	r2, #1
 8008d42:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	2201      	movs	r2, #1
 8008d4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	2201      	movs	r2, #1
 8008d52:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	2201      	movs	r2, #1
 8008d5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008d5e:	2300      	movs	r3, #0
}
 8008d60:	4618      	mov	r0, r3
 8008d62:	3718      	adds	r7, #24
 8008d64:	46bd      	mov	sp, r7
 8008d66:	bd80      	pop	{r7, pc}

08008d68 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008d68:	b580      	push	{r7, lr}
 8008d6a:	b084      	sub	sp, #16
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	68db      	ldr	r3, [r3, #12]
 8008d76:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	691b      	ldr	r3, [r3, #16]
 8008d7e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008d80:	68bb      	ldr	r3, [r7, #8]
 8008d82:	f003 0302 	and.w	r3, r3, #2
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d020      	beq.n	8008dcc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	f003 0302 	and.w	r3, r3, #2
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d01b      	beq.n	8008dcc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	f06f 0202 	mvn.w	r2, #2
 8008d9c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	2201      	movs	r2, #1
 8008da2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	699b      	ldr	r3, [r3, #24]
 8008daa:	f003 0303 	and.w	r3, r3, #3
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d003      	beq.n	8008dba <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008db2:	6878      	ldr	r0, [r7, #4]
 8008db4:	f000 fa5b 	bl	800926e <HAL_TIM_IC_CaptureCallback>
 8008db8:	e005      	b.n	8008dc6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008dba:	6878      	ldr	r0, [r7, #4]
 8008dbc:	f000 fa4d 	bl	800925a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008dc0:	6878      	ldr	r0, [r7, #4]
 8008dc2:	f000 fa5e 	bl	8009282 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	2200      	movs	r2, #0
 8008dca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008dcc:	68bb      	ldr	r3, [r7, #8]
 8008dce:	f003 0304 	and.w	r3, r3, #4
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d020      	beq.n	8008e18 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	f003 0304 	and.w	r3, r3, #4
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d01b      	beq.n	8008e18 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	f06f 0204 	mvn.w	r2, #4
 8008de8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	2202      	movs	r2, #2
 8008dee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	699b      	ldr	r3, [r3, #24]
 8008df6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d003      	beq.n	8008e06 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008dfe:	6878      	ldr	r0, [r7, #4]
 8008e00:	f000 fa35 	bl	800926e <HAL_TIM_IC_CaptureCallback>
 8008e04:	e005      	b.n	8008e12 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e06:	6878      	ldr	r0, [r7, #4]
 8008e08:	f000 fa27 	bl	800925a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e0c:	6878      	ldr	r0, [r7, #4]
 8008e0e:	f000 fa38 	bl	8009282 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	2200      	movs	r2, #0
 8008e16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008e18:	68bb      	ldr	r3, [r7, #8]
 8008e1a:	f003 0308 	and.w	r3, r3, #8
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d020      	beq.n	8008e64 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	f003 0308 	and.w	r3, r3, #8
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d01b      	beq.n	8008e64 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	f06f 0208 	mvn.w	r2, #8
 8008e34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	2204      	movs	r2, #4
 8008e3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	69db      	ldr	r3, [r3, #28]
 8008e42:	f003 0303 	and.w	r3, r3, #3
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d003      	beq.n	8008e52 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008e4a:	6878      	ldr	r0, [r7, #4]
 8008e4c:	f000 fa0f 	bl	800926e <HAL_TIM_IC_CaptureCallback>
 8008e50:	e005      	b.n	8008e5e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e52:	6878      	ldr	r0, [r7, #4]
 8008e54:	f000 fa01 	bl	800925a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e58:	6878      	ldr	r0, [r7, #4]
 8008e5a:	f000 fa12 	bl	8009282 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	2200      	movs	r2, #0
 8008e62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008e64:	68bb      	ldr	r3, [r7, #8]
 8008e66:	f003 0310 	and.w	r3, r3, #16
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d020      	beq.n	8008eb0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	f003 0310 	and.w	r3, r3, #16
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d01b      	beq.n	8008eb0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	f06f 0210 	mvn.w	r2, #16
 8008e80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	2208      	movs	r2, #8
 8008e86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	69db      	ldr	r3, [r3, #28]
 8008e8e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d003      	beq.n	8008e9e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008e96:	6878      	ldr	r0, [r7, #4]
 8008e98:	f000 f9e9 	bl	800926e <HAL_TIM_IC_CaptureCallback>
 8008e9c:	e005      	b.n	8008eaa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e9e:	6878      	ldr	r0, [r7, #4]
 8008ea0:	f000 f9db 	bl	800925a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ea4:	6878      	ldr	r0, [r7, #4]
 8008ea6:	f000 f9ec 	bl	8009282 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	2200      	movs	r2, #0
 8008eae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008eb0:	68bb      	ldr	r3, [r7, #8]
 8008eb2:	f003 0301 	and.w	r3, r3, #1
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d00c      	beq.n	8008ed4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	f003 0301 	and.w	r3, r3, #1
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d007      	beq.n	8008ed4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	f06f 0201 	mvn.w	r2, #1
 8008ecc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008ece:	6878      	ldr	r0, [r7, #4]
 8008ed0:	f7f9 f9ee 	bl	80022b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8008ed4:	68bb      	ldr	r3, [r7, #8]
 8008ed6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d00c      	beq.n	8008ef8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d007      	beq.n	8008ef8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008ef0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008ef2:	6878      	ldr	r0, [r7, #4]
 8008ef4:	f000 fd76 	bl	80099e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008ef8:	68bb      	ldr	r3, [r7, #8]
 8008efa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d00c      	beq.n	8008f1c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d007      	beq.n	8008f1c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008f14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008f16:	6878      	ldr	r0, [r7, #4]
 8008f18:	f000 f9bd 	bl	8009296 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008f1c:	68bb      	ldr	r3, [r7, #8]
 8008f1e:	f003 0320 	and.w	r3, r3, #32
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d00c      	beq.n	8008f40 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	f003 0320 	and.w	r3, r3, #32
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d007      	beq.n	8008f40 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	f06f 0220 	mvn.w	r2, #32
 8008f38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008f3a:	6878      	ldr	r0, [r7, #4]
 8008f3c:	f000 fd48 	bl	80099d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008f40:	bf00      	nop
 8008f42:	3710      	adds	r7, #16
 8008f44:	46bd      	mov	sp, r7
 8008f46:	bd80      	pop	{r7, pc}

08008f48 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008f48:	b580      	push	{r7, lr}
 8008f4a:	b086      	sub	sp, #24
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	60f8      	str	r0, [r7, #12]
 8008f50:	60b9      	str	r1, [r7, #8]
 8008f52:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008f54:	2300      	movs	r3, #0
 8008f56:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008f5e:	2b01      	cmp	r3, #1
 8008f60:	d101      	bne.n	8008f66 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008f62:	2302      	movs	r3, #2
 8008f64:	e0ae      	b.n	80090c4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	2201      	movs	r2, #1
 8008f6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	2b0c      	cmp	r3, #12
 8008f72:	f200 809f 	bhi.w	80090b4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008f76:	a201      	add	r2, pc, #4	@ (adr r2, 8008f7c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008f78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f7c:	08008fb1 	.word	0x08008fb1
 8008f80:	080090b5 	.word	0x080090b5
 8008f84:	080090b5 	.word	0x080090b5
 8008f88:	080090b5 	.word	0x080090b5
 8008f8c:	08008ff1 	.word	0x08008ff1
 8008f90:	080090b5 	.word	0x080090b5
 8008f94:	080090b5 	.word	0x080090b5
 8008f98:	080090b5 	.word	0x080090b5
 8008f9c:	08009033 	.word	0x08009033
 8008fa0:	080090b5 	.word	0x080090b5
 8008fa4:	080090b5 	.word	0x080090b5
 8008fa8:	080090b5 	.word	0x080090b5
 8008fac:	08009073 	.word	0x08009073
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	68b9      	ldr	r1, [r7, #8]
 8008fb6:	4618      	mov	r0, r3
 8008fb8:	f000 f9fe 	bl	80093b8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	699a      	ldr	r2, [r3, #24]
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	f042 0208 	orr.w	r2, r2, #8
 8008fca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	699a      	ldr	r2, [r3, #24]
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	f022 0204 	bic.w	r2, r2, #4
 8008fda:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	6999      	ldr	r1, [r3, #24]
 8008fe2:	68bb      	ldr	r3, [r7, #8]
 8008fe4:	691a      	ldr	r2, [r3, #16]
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	430a      	orrs	r2, r1
 8008fec:	619a      	str	r2, [r3, #24]
      break;
 8008fee:	e064      	b.n	80090ba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	68b9      	ldr	r1, [r7, #8]
 8008ff6:	4618      	mov	r0, r3
 8008ff8:	f000 fa44 	bl	8009484 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	699a      	ldr	r2, [r3, #24]
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800900a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	699a      	ldr	r2, [r3, #24]
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800901a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	6999      	ldr	r1, [r3, #24]
 8009022:	68bb      	ldr	r3, [r7, #8]
 8009024:	691b      	ldr	r3, [r3, #16]
 8009026:	021a      	lsls	r2, r3, #8
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	430a      	orrs	r2, r1
 800902e:	619a      	str	r2, [r3, #24]
      break;
 8009030:	e043      	b.n	80090ba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	68b9      	ldr	r1, [r7, #8]
 8009038:	4618      	mov	r0, r3
 800903a:	f000 fa8f 	bl	800955c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	69da      	ldr	r2, [r3, #28]
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	f042 0208 	orr.w	r2, r2, #8
 800904c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	69da      	ldr	r2, [r3, #28]
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	f022 0204 	bic.w	r2, r2, #4
 800905c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	69d9      	ldr	r1, [r3, #28]
 8009064:	68bb      	ldr	r3, [r7, #8]
 8009066:	691a      	ldr	r2, [r3, #16]
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	430a      	orrs	r2, r1
 800906e:	61da      	str	r2, [r3, #28]
      break;
 8009070:	e023      	b.n	80090ba <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	68b9      	ldr	r1, [r7, #8]
 8009078:	4618      	mov	r0, r3
 800907a:	f000 fad9 	bl	8009630 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	69da      	ldr	r2, [r3, #28]
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800908c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	69da      	ldr	r2, [r3, #28]
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800909c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	69d9      	ldr	r1, [r3, #28]
 80090a4:	68bb      	ldr	r3, [r7, #8]
 80090a6:	691b      	ldr	r3, [r3, #16]
 80090a8:	021a      	lsls	r2, r3, #8
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	430a      	orrs	r2, r1
 80090b0:	61da      	str	r2, [r3, #28]
      break;
 80090b2:	e002      	b.n	80090ba <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80090b4:	2301      	movs	r3, #1
 80090b6:	75fb      	strb	r3, [r7, #23]
      break;
 80090b8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	2200      	movs	r2, #0
 80090be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80090c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80090c4:	4618      	mov	r0, r3
 80090c6:	3718      	adds	r7, #24
 80090c8:	46bd      	mov	sp, r7
 80090ca:	bd80      	pop	{r7, pc}

080090cc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80090cc:	b580      	push	{r7, lr}
 80090ce:	b084      	sub	sp, #16
 80090d0:	af00      	add	r7, sp, #0
 80090d2:	6078      	str	r0, [r7, #4]
 80090d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80090d6:	2300      	movs	r3, #0
 80090d8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80090e0:	2b01      	cmp	r3, #1
 80090e2:	d101      	bne.n	80090e8 <HAL_TIM_ConfigClockSource+0x1c>
 80090e4:	2302      	movs	r3, #2
 80090e6:	e0b4      	b.n	8009252 <HAL_TIM_ConfigClockSource+0x186>
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	2201      	movs	r2, #1
 80090ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	2202      	movs	r2, #2
 80090f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	689b      	ldr	r3, [r3, #8]
 80090fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009100:	68bb      	ldr	r3, [r7, #8]
 8009102:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8009106:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009108:	68bb      	ldr	r3, [r7, #8]
 800910a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800910e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	68ba      	ldr	r2, [r7, #8]
 8009116:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009118:	683b      	ldr	r3, [r7, #0]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009120:	d03e      	beq.n	80091a0 <HAL_TIM_ConfigClockSource+0xd4>
 8009122:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009126:	f200 8087 	bhi.w	8009238 <HAL_TIM_ConfigClockSource+0x16c>
 800912a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800912e:	f000 8086 	beq.w	800923e <HAL_TIM_ConfigClockSource+0x172>
 8009132:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009136:	d87f      	bhi.n	8009238 <HAL_TIM_ConfigClockSource+0x16c>
 8009138:	2b70      	cmp	r3, #112	@ 0x70
 800913a:	d01a      	beq.n	8009172 <HAL_TIM_ConfigClockSource+0xa6>
 800913c:	2b70      	cmp	r3, #112	@ 0x70
 800913e:	d87b      	bhi.n	8009238 <HAL_TIM_ConfigClockSource+0x16c>
 8009140:	2b60      	cmp	r3, #96	@ 0x60
 8009142:	d050      	beq.n	80091e6 <HAL_TIM_ConfigClockSource+0x11a>
 8009144:	2b60      	cmp	r3, #96	@ 0x60
 8009146:	d877      	bhi.n	8009238 <HAL_TIM_ConfigClockSource+0x16c>
 8009148:	2b50      	cmp	r3, #80	@ 0x50
 800914a:	d03c      	beq.n	80091c6 <HAL_TIM_ConfigClockSource+0xfa>
 800914c:	2b50      	cmp	r3, #80	@ 0x50
 800914e:	d873      	bhi.n	8009238 <HAL_TIM_ConfigClockSource+0x16c>
 8009150:	2b40      	cmp	r3, #64	@ 0x40
 8009152:	d058      	beq.n	8009206 <HAL_TIM_ConfigClockSource+0x13a>
 8009154:	2b40      	cmp	r3, #64	@ 0x40
 8009156:	d86f      	bhi.n	8009238 <HAL_TIM_ConfigClockSource+0x16c>
 8009158:	2b30      	cmp	r3, #48	@ 0x30
 800915a:	d064      	beq.n	8009226 <HAL_TIM_ConfigClockSource+0x15a>
 800915c:	2b30      	cmp	r3, #48	@ 0x30
 800915e:	d86b      	bhi.n	8009238 <HAL_TIM_ConfigClockSource+0x16c>
 8009160:	2b20      	cmp	r3, #32
 8009162:	d060      	beq.n	8009226 <HAL_TIM_ConfigClockSource+0x15a>
 8009164:	2b20      	cmp	r3, #32
 8009166:	d867      	bhi.n	8009238 <HAL_TIM_ConfigClockSource+0x16c>
 8009168:	2b00      	cmp	r3, #0
 800916a:	d05c      	beq.n	8009226 <HAL_TIM_ConfigClockSource+0x15a>
 800916c:	2b10      	cmp	r3, #16
 800916e:	d05a      	beq.n	8009226 <HAL_TIM_ConfigClockSource+0x15a>
 8009170:	e062      	b.n	8009238 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009176:	683b      	ldr	r3, [r7, #0]
 8009178:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800917a:	683b      	ldr	r3, [r7, #0]
 800917c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800917e:	683b      	ldr	r3, [r7, #0]
 8009180:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009182:	f000 fb1f 	bl	80097c4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	689b      	ldr	r3, [r3, #8]
 800918c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800918e:	68bb      	ldr	r3, [r7, #8]
 8009190:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8009194:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	68ba      	ldr	r2, [r7, #8]
 800919c:	609a      	str	r2, [r3, #8]
      break;
 800919e:	e04f      	b.n	8009240 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80091a4:	683b      	ldr	r3, [r7, #0]
 80091a6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80091a8:	683b      	ldr	r3, [r7, #0]
 80091aa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80091ac:	683b      	ldr	r3, [r7, #0]
 80091ae:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80091b0:	f000 fb08 	bl	80097c4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	689a      	ldr	r2, [r3, #8]
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80091c2:	609a      	str	r2, [r3, #8]
      break;
 80091c4:	e03c      	b.n	8009240 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80091ca:	683b      	ldr	r3, [r7, #0]
 80091cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80091ce:	683b      	ldr	r3, [r7, #0]
 80091d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80091d2:	461a      	mov	r2, r3
 80091d4:	f000 fa7c 	bl	80096d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	2150      	movs	r1, #80	@ 0x50
 80091de:	4618      	mov	r0, r3
 80091e0:	f000 fad5 	bl	800978e <TIM_ITRx_SetConfig>
      break;
 80091e4:	e02c      	b.n	8009240 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80091ea:	683b      	ldr	r3, [r7, #0]
 80091ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80091ee:	683b      	ldr	r3, [r7, #0]
 80091f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80091f2:	461a      	mov	r2, r3
 80091f4:	f000 fa9b 	bl	800972e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	2160      	movs	r1, #96	@ 0x60
 80091fe:	4618      	mov	r0, r3
 8009200:	f000 fac5 	bl	800978e <TIM_ITRx_SetConfig>
      break;
 8009204:	e01c      	b.n	8009240 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800920a:	683b      	ldr	r3, [r7, #0]
 800920c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800920e:	683b      	ldr	r3, [r7, #0]
 8009210:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009212:	461a      	mov	r2, r3
 8009214:	f000 fa5c 	bl	80096d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	2140      	movs	r1, #64	@ 0x40
 800921e:	4618      	mov	r0, r3
 8009220:	f000 fab5 	bl	800978e <TIM_ITRx_SetConfig>
      break;
 8009224:	e00c      	b.n	8009240 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	681a      	ldr	r2, [r3, #0]
 800922a:	683b      	ldr	r3, [r7, #0]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	4619      	mov	r1, r3
 8009230:	4610      	mov	r0, r2
 8009232:	f000 faac 	bl	800978e <TIM_ITRx_SetConfig>
      break;
 8009236:	e003      	b.n	8009240 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009238:	2301      	movs	r3, #1
 800923a:	73fb      	strb	r3, [r7, #15]
      break;
 800923c:	e000      	b.n	8009240 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800923e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	2201      	movs	r2, #1
 8009244:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	2200      	movs	r2, #0
 800924c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009250:	7bfb      	ldrb	r3, [r7, #15]
}
 8009252:	4618      	mov	r0, r3
 8009254:	3710      	adds	r7, #16
 8009256:	46bd      	mov	sp, r7
 8009258:	bd80      	pop	{r7, pc}

0800925a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800925a:	b480      	push	{r7}
 800925c:	b083      	sub	sp, #12
 800925e:	af00      	add	r7, sp, #0
 8009260:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009262:	bf00      	nop
 8009264:	370c      	adds	r7, #12
 8009266:	46bd      	mov	sp, r7
 8009268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800926c:	4770      	bx	lr

0800926e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800926e:	b480      	push	{r7}
 8009270:	b083      	sub	sp, #12
 8009272:	af00      	add	r7, sp, #0
 8009274:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009276:	bf00      	nop
 8009278:	370c      	adds	r7, #12
 800927a:	46bd      	mov	sp, r7
 800927c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009280:	4770      	bx	lr

08009282 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009282:	b480      	push	{r7}
 8009284:	b083      	sub	sp, #12
 8009286:	af00      	add	r7, sp, #0
 8009288:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800928a:	bf00      	nop
 800928c:	370c      	adds	r7, #12
 800928e:	46bd      	mov	sp, r7
 8009290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009294:	4770      	bx	lr

08009296 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009296:	b480      	push	{r7}
 8009298:	b083      	sub	sp, #12
 800929a:	af00      	add	r7, sp, #0
 800929c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800929e:	bf00      	nop
 80092a0:	370c      	adds	r7, #12
 80092a2:	46bd      	mov	sp, r7
 80092a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a8:	4770      	bx	lr
	...

080092ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80092ac:	b480      	push	{r7}
 80092ae:	b085      	sub	sp, #20
 80092b0:	af00      	add	r7, sp, #0
 80092b2:	6078      	str	r0, [r7, #4]
 80092b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	4a37      	ldr	r2, [pc, #220]	@ (800939c <TIM_Base_SetConfig+0xf0>)
 80092c0:	4293      	cmp	r3, r2
 80092c2:	d00f      	beq.n	80092e4 <TIM_Base_SetConfig+0x38>
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80092ca:	d00b      	beq.n	80092e4 <TIM_Base_SetConfig+0x38>
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	4a34      	ldr	r2, [pc, #208]	@ (80093a0 <TIM_Base_SetConfig+0xf4>)
 80092d0:	4293      	cmp	r3, r2
 80092d2:	d007      	beq.n	80092e4 <TIM_Base_SetConfig+0x38>
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	4a33      	ldr	r2, [pc, #204]	@ (80093a4 <TIM_Base_SetConfig+0xf8>)
 80092d8:	4293      	cmp	r3, r2
 80092da:	d003      	beq.n	80092e4 <TIM_Base_SetConfig+0x38>
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	4a32      	ldr	r2, [pc, #200]	@ (80093a8 <TIM_Base_SetConfig+0xfc>)
 80092e0:	4293      	cmp	r3, r2
 80092e2:	d108      	bne.n	80092f6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80092ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80092ec:	683b      	ldr	r3, [r7, #0]
 80092ee:	685b      	ldr	r3, [r3, #4]
 80092f0:	68fa      	ldr	r2, [r7, #12]
 80092f2:	4313      	orrs	r3, r2
 80092f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	4a28      	ldr	r2, [pc, #160]	@ (800939c <TIM_Base_SetConfig+0xf0>)
 80092fa:	4293      	cmp	r3, r2
 80092fc:	d01b      	beq.n	8009336 <TIM_Base_SetConfig+0x8a>
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009304:	d017      	beq.n	8009336 <TIM_Base_SetConfig+0x8a>
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	4a25      	ldr	r2, [pc, #148]	@ (80093a0 <TIM_Base_SetConfig+0xf4>)
 800930a:	4293      	cmp	r3, r2
 800930c:	d013      	beq.n	8009336 <TIM_Base_SetConfig+0x8a>
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	4a24      	ldr	r2, [pc, #144]	@ (80093a4 <TIM_Base_SetConfig+0xf8>)
 8009312:	4293      	cmp	r3, r2
 8009314:	d00f      	beq.n	8009336 <TIM_Base_SetConfig+0x8a>
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	4a23      	ldr	r2, [pc, #140]	@ (80093a8 <TIM_Base_SetConfig+0xfc>)
 800931a:	4293      	cmp	r3, r2
 800931c:	d00b      	beq.n	8009336 <TIM_Base_SetConfig+0x8a>
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	4a22      	ldr	r2, [pc, #136]	@ (80093ac <TIM_Base_SetConfig+0x100>)
 8009322:	4293      	cmp	r3, r2
 8009324:	d007      	beq.n	8009336 <TIM_Base_SetConfig+0x8a>
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	4a21      	ldr	r2, [pc, #132]	@ (80093b0 <TIM_Base_SetConfig+0x104>)
 800932a:	4293      	cmp	r3, r2
 800932c:	d003      	beq.n	8009336 <TIM_Base_SetConfig+0x8a>
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	4a20      	ldr	r2, [pc, #128]	@ (80093b4 <TIM_Base_SetConfig+0x108>)
 8009332:	4293      	cmp	r3, r2
 8009334:	d108      	bne.n	8009348 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800933c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800933e:	683b      	ldr	r3, [r7, #0]
 8009340:	68db      	ldr	r3, [r3, #12]
 8009342:	68fa      	ldr	r2, [r7, #12]
 8009344:	4313      	orrs	r3, r2
 8009346:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800934e:	683b      	ldr	r3, [r7, #0]
 8009350:	695b      	ldr	r3, [r3, #20]
 8009352:	4313      	orrs	r3, r2
 8009354:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009356:	683b      	ldr	r3, [r7, #0]
 8009358:	689a      	ldr	r2, [r3, #8]
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800935e:	683b      	ldr	r3, [r7, #0]
 8009360:	681a      	ldr	r2, [r3, #0]
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	4a0c      	ldr	r2, [pc, #48]	@ (800939c <TIM_Base_SetConfig+0xf0>)
 800936a:	4293      	cmp	r3, r2
 800936c:	d103      	bne.n	8009376 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800936e:	683b      	ldr	r3, [r7, #0]
 8009370:	691a      	ldr	r2, [r3, #16]
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	f043 0204 	orr.w	r2, r3, #4
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	2201      	movs	r2, #1
 8009386:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	68fa      	ldr	r2, [r7, #12]
 800938c:	601a      	str	r2, [r3, #0]
}
 800938e:	bf00      	nop
 8009390:	3714      	adds	r7, #20
 8009392:	46bd      	mov	sp, r7
 8009394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009398:	4770      	bx	lr
 800939a:	bf00      	nop
 800939c:	40010000 	.word	0x40010000
 80093a0:	40000400 	.word	0x40000400
 80093a4:	40000800 	.word	0x40000800
 80093a8:	40000c00 	.word	0x40000c00
 80093ac:	40014000 	.word	0x40014000
 80093b0:	40014400 	.word	0x40014400
 80093b4:	40014800 	.word	0x40014800

080093b8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80093b8:	b480      	push	{r7}
 80093ba:	b087      	sub	sp, #28
 80093bc:	af00      	add	r7, sp, #0
 80093be:	6078      	str	r0, [r7, #4]
 80093c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	6a1b      	ldr	r3, [r3, #32]
 80093c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	6a1b      	ldr	r3, [r3, #32]
 80093cc:	f023 0201 	bic.w	r2, r3, #1
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	685b      	ldr	r3, [r3, #4]
 80093d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	699b      	ldr	r3, [r3, #24]
 80093de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80093e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	f023 0303 	bic.w	r3, r3, #3
 80093ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80093f0:	683b      	ldr	r3, [r7, #0]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	68fa      	ldr	r2, [r7, #12]
 80093f6:	4313      	orrs	r3, r2
 80093f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80093fa:	697b      	ldr	r3, [r7, #20]
 80093fc:	f023 0302 	bic.w	r3, r3, #2
 8009400:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009402:	683b      	ldr	r3, [r7, #0]
 8009404:	689b      	ldr	r3, [r3, #8]
 8009406:	697a      	ldr	r2, [r7, #20]
 8009408:	4313      	orrs	r3, r2
 800940a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	4a1c      	ldr	r2, [pc, #112]	@ (8009480 <TIM_OC1_SetConfig+0xc8>)
 8009410:	4293      	cmp	r3, r2
 8009412:	d10c      	bne.n	800942e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009414:	697b      	ldr	r3, [r7, #20]
 8009416:	f023 0308 	bic.w	r3, r3, #8
 800941a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800941c:	683b      	ldr	r3, [r7, #0]
 800941e:	68db      	ldr	r3, [r3, #12]
 8009420:	697a      	ldr	r2, [r7, #20]
 8009422:	4313      	orrs	r3, r2
 8009424:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009426:	697b      	ldr	r3, [r7, #20]
 8009428:	f023 0304 	bic.w	r3, r3, #4
 800942c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	4a13      	ldr	r2, [pc, #76]	@ (8009480 <TIM_OC1_SetConfig+0xc8>)
 8009432:	4293      	cmp	r3, r2
 8009434:	d111      	bne.n	800945a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009436:	693b      	ldr	r3, [r7, #16]
 8009438:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800943c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800943e:	693b      	ldr	r3, [r7, #16]
 8009440:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009444:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009446:	683b      	ldr	r3, [r7, #0]
 8009448:	695b      	ldr	r3, [r3, #20]
 800944a:	693a      	ldr	r2, [r7, #16]
 800944c:	4313      	orrs	r3, r2
 800944e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009450:	683b      	ldr	r3, [r7, #0]
 8009452:	699b      	ldr	r3, [r3, #24]
 8009454:	693a      	ldr	r2, [r7, #16]
 8009456:	4313      	orrs	r3, r2
 8009458:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	693a      	ldr	r2, [r7, #16]
 800945e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	68fa      	ldr	r2, [r7, #12]
 8009464:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009466:	683b      	ldr	r3, [r7, #0]
 8009468:	685a      	ldr	r2, [r3, #4]
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	697a      	ldr	r2, [r7, #20]
 8009472:	621a      	str	r2, [r3, #32]
}
 8009474:	bf00      	nop
 8009476:	371c      	adds	r7, #28
 8009478:	46bd      	mov	sp, r7
 800947a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800947e:	4770      	bx	lr
 8009480:	40010000 	.word	0x40010000

08009484 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009484:	b480      	push	{r7}
 8009486:	b087      	sub	sp, #28
 8009488:	af00      	add	r7, sp, #0
 800948a:	6078      	str	r0, [r7, #4]
 800948c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	6a1b      	ldr	r3, [r3, #32]
 8009492:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	6a1b      	ldr	r3, [r3, #32]
 8009498:	f023 0210 	bic.w	r2, r3, #16
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	685b      	ldr	r3, [r3, #4]
 80094a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	699b      	ldr	r3, [r3, #24]
 80094aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80094b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80094ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80094bc:	683b      	ldr	r3, [r7, #0]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	021b      	lsls	r3, r3, #8
 80094c2:	68fa      	ldr	r2, [r7, #12]
 80094c4:	4313      	orrs	r3, r2
 80094c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80094c8:	697b      	ldr	r3, [r7, #20]
 80094ca:	f023 0320 	bic.w	r3, r3, #32
 80094ce:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80094d0:	683b      	ldr	r3, [r7, #0]
 80094d2:	689b      	ldr	r3, [r3, #8]
 80094d4:	011b      	lsls	r3, r3, #4
 80094d6:	697a      	ldr	r2, [r7, #20]
 80094d8:	4313      	orrs	r3, r2
 80094da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	4a1e      	ldr	r2, [pc, #120]	@ (8009558 <TIM_OC2_SetConfig+0xd4>)
 80094e0:	4293      	cmp	r3, r2
 80094e2:	d10d      	bne.n	8009500 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80094e4:	697b      	ldr	r3, [r7, #20]
 80094e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80094ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80094ec:	683b      	ldr	r3, [r7, #0]
 80094ee:	68db      	ldr	r3, [r3, #12]
 80094f0:	011b      	lsls	r3, r3, #4
 80094f2:	697a      	ldr	r2, [r7, #20]
 80094f4:	4313      	orrs	r3, r2
 80094f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80094f8:	697b      	ldr	r3, [r7, #20]
 80094fa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80094fe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	4a15      	ldr	r2, [pc, #84]	@ (8009558 <TIM_OC2_SetConfig+0xd4>)
 8009504:	4293      	cmp	r3, r2
 8009506:	d113      	bne.n	8009530 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009508:	693b      	ldr	r3, [r7, #16]
 800950a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800950e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009510:	693b      	ldr	r3, [r7, #16]
 8009512:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009516:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009518:	683b      	ldr	r3, [r7, #0]
 800951a:	695b      	ldr	r3, [r3, #20]
 800951c:	009b      	lsls	r3, r3, #2
 800951e:	693a      	ldr	r2, [r7, #16]
 8009520:	4313      	orrs	r3, r2
 8009522:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009524:	683b      	ldr	r3, [r7, #0]
 8009526:	699b      	ldr	r3, [r3, #24]
 8009528:	009b      	lsls	r3, r3, #2
 800952a:	693a      	ldr	r2, [r7, #16]
 800952c:	4313      	orrs	r3, r2
 800952e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	693a      	ldr	r2, [r7, #16]
 8009534:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	68fa      	ldr	r2, [r7, #12]
 800953a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800953c:	683b      	ldr	r3, [r7, #0]
 800953e:	685a      	ldr	r2, [r3, #4]
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	697a      	ldr	r2, [r7, #20]
 8009548:	621a      	str	r2, [r3, #32]
}
 800954a:	bf00      	nop
 800954c:	371c      	adds	r7, #28
 800954e:	46bd      	mov	sp, r7
 8009550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009554:	4770      	bx	lr
 8009556:	bf00      	nop
 8009558:	40010000 	.word	0x40010000

0800955c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800955c:	b480      	push	{r7}
 800955e:	b087      	sub	sp, #28
 8009560:	af00      	add	r7, sp, #0
 8009562:	6078      	str	r0, [r7, #4]
 8009564:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	6a1b      	ldr	r3, [r3, #32]
 800956a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	6a1b      	ldr	r3, [r3, #32]
 8009570:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	685b      	ldr	r3, [r3, #4]
 800957c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	69db      	ldr	r3, [r3, #28]
 8009582:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800958a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	f023 0303 	bic.w	r3, r3, #3
 8009592:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009594:	683b      	ldr	r3, [r7, #0]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	68fa      	ldr	r2, [r7, #12]
 800959a:	4313      	orrs	r3, r2
 800959c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800959e:	697b      	ldr	r3, [r7, #20]
 80095a0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80095a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80095a6:	683b      	ldr	r3, [r7, #0]
 80095a8:	689b      	ldr	r3, [r3, #8]
 80095aa:	021b      	lsls	r3, r3, #8
 80095ac:	697a      	ldr	r2, [r7, #20]
 80095ae:	4313      	orrs	r3, r2
 80095b0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	4a1d      	ldr	r2, [pc, #116]	@ (800962c <TIM_OC3_SetConfig+0xd0>)
 80095b6:	4293      	cmp	r3, r2
 80095b8:	d10d      	bne.n	80095d6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80095ba:	697b      	ldr	r3, [r7, #20]
 80095bc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80095c0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80095c2:	683b      	ldr	r3, [r7, #0]
 80095c4:	68db      	ldr	r3, [r3, #12]
 80095c6:	021b      	lsls	r3, r3, #8
 80095c8:	697a      	ldr	r2, [r7, #20]
 80095ca:	4313      	orrs	r3, r2
 80095cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80095ce:	697b      	ldr	r3, [r7, #20]
 80095d0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80095d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	4a14      	ldr	r2, [pc, #80]	@ (800962c <TIM_OC3_SetConfig+0xd0>)
 80095da:	4293      	cmp	r3, r2
 80095dc:	d113      	bne.n	8009606 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80095de:	693b      	ldr	r3, [r7, #16]
 80095e0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80095e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80095e6:	693b      	ldr	r3, [r7, #16]
 80095e8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80095ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80095ee:	683b      	ldr	r3, [r7, #0]
 80095f0:	695b      	ldr	r3, [r3, #20]
 80095f2:	011b      	lsls	r3, r3, #4
 80095f4:	693a      	ldr	r2, [r7, #16]
 80095f6:	4313      	orrs	r3, r2
 80095f8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80095fa:	683b      	ldr	r3, [r7, #0]
 80095fc:	699b      	ldr	r3, [r3, #24]
 80095fe:	011b      	lsls	r3, r3, #4
 8009600:	693a      	ldr	r2, [r7, #16]
 8009602:	4313      	orrs	r3, r2
 8009604:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	693a      	ldr	r2, [r7, #16]
 800960a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	68fa      	ldr	r2, [r7, #12]
 8009610:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009612:	683b      	ldr	r3, [r7, #0]
 8009614:	685a      	ldr	r2, [r3, #4]
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	697a      	ldr	r2, [r7, #20]
 800961e:	621a      	str	r2, [r3, #32]
}
 8009620:	bf00      	nop
 8009622:	371c      	adds	r7, #28
 8009624:	46bd      	mov	sp, r7
 8009626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800962a:	4770      	bx	lr
 800962c:	40010000 	.word	0x40010000

08009630 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009630:	b480      	push	{r7}
 8009632:	b087      	sub	sp, #28
 8009634:	af00      	add	r7, sp, #0
 8009636:	6078      	str	r0, [r7, #4]
 8009638:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	6a1b      	ldr	r3, [r3, #32]
 800963e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	6a1b      	ldr	r3, [r3, #32]
 8009644:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	685b      	ldr	r3, [r3, #4]
 8009650:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	69db      	ldr	r3, [r3, #28]
 8009656:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800965e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009666:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009668:	683b      	ldr	r3, [r7, #0]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	021b      	lsls	r3, r3, #8
 800966e:	68fa      	ldr	r2, [r7, #12]
 8009670:	4313      	orrs	r3, r2
 8009672:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009674:	693b      	ldr	r3, [r7, #16]
 8009676:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800967a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800967c:	683b      	ldr	r3, [r7, #0]
 800967e:	689b      	ldr	r3, [r3, #8]
 8009680:	031b      	lsls	r3, r3, #12
 8009682:	693a      	ldr	r2, [r7, #16]
 8009684:	4313      	orrs	r3, r2
 8009686:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	4a10      	ldr	r2, [pc, #64]	@ (80096cc <TIM_OC4_SetConfig+0x9c>)
 800968c:	4293      	cmp	r3, r2
 800968e:	d109      	bne.n	80096a4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009690:	697b      	ldr	r3, [r7, #20]
 8009692:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009696:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009698:	683b      	ldr	r3, [r7, #0]
 800969a:	695b      	ldr	r3, [r3, #20]
 800969c:	019b      	lsls	r3, r3, #6
 800969e:	697a      	ldr	r2, [r7, #20]
 80096a0:	4313      	orrs	r3, r2
 80096a2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	697a      	ldr	r2, [r7, #20]
 80096a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	68fa      	ldr	r2, [r7, #12]
 80096ae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80096b0:	683b      	ldr	r3, [r7, #0]
 80096b2:	685a      	ldr	r2, [r3, #4]
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	693a      	ldr	r2, [r7, #16]
 80096bc:	621a      	str	r2, [r3, #32]
}
 80096be:	bf00      	nop
 80096c0:	371c      	adds	r7, #28
 80096c2:	46bd      	mov	sp, r7
 80096c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096c8:	4770      	bx	lr
 80096ca:	bf00      	nop
 80096cc:	40010000 	.word	0x40010000

080096d0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80096d0:	b480      	push	{r7}
 80096d2:	b087      	sub	sp, #28
 80096d4:	af00      	add	r7, sp, #0
 80096d6:	60f8      	str	r0, [r7, #12]
 80096d8:	60b9      	str	r1, [r7, #8]
 80096da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	6a1b      	ldr	r3, [r3, #32]
 80096e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	6a1b      	ldr	r3, [r3, #32]
 80096e6:	f023 0201 	bic.w	r2, r3, #1
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	699b      	ldr	r3, [r3, #24]
 80096f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80096f4:	693b      	ldr	r3, [r7, #16]
 80096f6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80096fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	011b      	lsls	r3, r3, #4
 8009700:	693a      	ldr	r2, [r7, #16]
 8009702:	4313      	orrs	r3, r2
 8009704:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009706:	697b      	ldr	r3, [r7, #20]
 8009708:	f023 030a 	bic.w	r3, r3, #10
 800970c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800970e:	697a      	ldr	r2, [r7, #20]
 8009710:	68bb      	ldr	r3, [r7, #8]
 8009712:	4313      	orrs	r3, r2
 8009714:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	693a      	ldr	r2, [r7, #16]
 800971a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	697a      	ldr	r2, [r7, #20]
 8009720:	621a      	str	r2, [r3, #32]
}
 8009722:	bf00      	nop
 8009724:	371c      	adds	r7, #28
 8009726:	46bd      	mov	sp, r7
 8009728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800972c:	4770      	bx	lr

0800972e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800972e:	b480      	push	{r7}
 8009730:	b087      	sub	sp, #28
 8009732:	af00      	add	r7, sp, #0
 8009734:	60f8      	str	r0, [r7, #12]
 8009736:	60b9      	str	r1, [r7, #8]
 8009738:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	6a1b      	ldr	r3, [r3, #32]
 800973e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	6a1b      	ldr	r3, [r3, #32]
 8009744:	f023 0210 	bic.w	r2, r3, #16
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	699b      	ldr	r3, [r3, #24]
 8009750:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009752:	693b      	ldr	r3, [r7, #16]
 8009754:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009758:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	031b      	lsls	r3, r3, #12
 800975e:	693a      	ldr	r2, [r7, #16]
 8009760:	4313      	orrs	r3, r2
 8009762:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009764:	697b      	ldr	r3, [r7, #20]
 8009766:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800976a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800976c:	68bb      	ldr	r3, [r7, #8]
 800976e:	011b      	lsls	r3, r3, #4
 8009770:	697a      	ldr	r2, [r7, #20]
 8009772:	4313      	orrs	r3, r2
 8009774:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	693a      	ldr	r2, [r7, #16]
 800977a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	697a      	ldr	r2, [r7, #20]
 8009780:	621a      	str	r2, [r3, #32]
}
 8009782:	bf00      	nop
 8009784:	371c      	adds	r7, #28
 8009786:	46bd      	mov	sp, r7
 8009788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800978c:	4770      	bx	lr

0800978e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800978e:	b480      	push	{r7}
 8009790:	b085      	sub	sp, #20
 8009792:	af00      	add	r7, sp, #0
 8009794:	6078      	str	r0, [r7, #4]
 8009796:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	689b      	ldr	r3, [r3, #8]
 800979c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80097a4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80097a6:	683a      	ldr	r2, [r7, #0]
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	4313      	orrs	r3, r2
 80097ac:	f043 0307 	orr.w	r3, r3, #7
 80097b0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	68fa      	ldr	r2, [r7, #12]
 80097b6:	609a      	str	r2, [r3, #8]
}
 80097b8:	bf00      	nop
 80097ba:	3714      	adds	r7, #20
 80097bc:	46bd      	mov	sp, r7
 80097be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c2:	4770      	bx	lr

080097c4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80097c4:	b480      	push	{r7}
 80097c6:	b087      	sub	sp, #28
 80097c8:	af00      	add	r7, sp, #0
 80097ca:	60f8      	str	r0, [r7, #12]
 80097cc:	60b9      	str	r1, [r7, #8]
 80097ce:	607a      	str	r2, [r7, #4]
 80097d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	689b      	ldr	r3, [r3, #8]
 80097d6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80097d8:	697b      	ldr	r3, [r7, #20]
 80097da:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80097de:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80097e0:	683b      	ldr	r3, [r7, #0]
 80097e2:	021a      	lsls	r2, r3, #8
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	431a      	orrs	r2, r3
 80097e8:	68bb      	ldr	r3, [r7, #8]
 80097ea:	4313      	orrs	r3, r2
 80097ec:	697a      	ldr	r2, [r7, #20]
 80097ee:	4313      	orrs	r3, r2
 80097f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	697a      	ldr	r2, [r7, #20]
 80097f6:	609a      	str	r2, [r3, #8]
}
 80097f8:	bf00      	nop
 80097fa:	371c      	adds	r7, #28
 80097fc:	46bd      	mov	sp, r7
 80097fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009802:	4770      	bx	lr

08009804 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009804:	b480      	push	{r7}
 8009806:	b087      	sub	sp, #28
 8009808:	af00      	add	r7, sp, #0
 800980a:	60f8      	str	r0, [r7, #12]
 800980c:	60b9      	str	r1, [r7, #8]
 800980e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009810:	68bb      	ldr	r3, [r7, #8]
 8009812:	f003 031f 	and.w	r3, r3, #31
 8009816:	2201      	movs	r2, #1
 8009818:	fa02 f303 	lsl.w	r3, r2, r3
 800981c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	6a1a      	ldr	r2, [r3, #32]
 8009822:	697b      	ldr	r3, [r7, #20]
 8009824:	43db      	mvns	r3, r3
 8009826:	401a      	ands	r2, r3
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	6a1a      	ldr	r2, [r3, #32]
 8009830:	68bb      	ldr	r3, [r7, #8]
 8009832:	f003 031f 	and.w	r3, r3, #31
 8009836:	6879      	ldr	r1, [r7, #4]
 8009838:	fa01 f303 	lsl.w	r3, r1, r3
 800983c:	431a      	orrs	r2, r3
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	621a      	str	r2, [r3, #32]
}
 8009842:	bf00      	nop
 8009844:	371c      	adds	r7, #28
 8009846:	46bd      	mov	sp, r7
 8009848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800984c:	4770      	bx	lr
	...

08009850 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009850:	b480      	push	{r7}
 8009852:	b085      	sub	sp, #20
 8009854:	af00      	add	r7, sp, #0
 8009856:	6078      	str	r0, [r7, #4]
 8009858:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009860:	2b01      	cmp	r3, #1
 8009862:	d101      	bne.n	8009868 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009864:	2302      	movs	r3, #2
 8009866:	e050      	b.n	800990a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	2201      	movs	r2, #1
 800986c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	2202      	movs	r2, #2
 8009874:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	685b      	ldr	r3, [r3, #4]
 800987e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	689b      	ldr	r3, [r3, #8]
 8009886:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800988e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009890:	683b      	ldr	r3, [r7, #0]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	68fa      	ldr	r2, [r7, #12]
 8009896:	4313      	orrs	r3, r2
 8009898:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	68fa      	ldr	r2, [r7, #12]
 80098a0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	4a1c      	ldr	r2, [pc, #112]	@ (8009918 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80098a8:	4293      	cmp	r3, r2
 80098aa:	d018      	beq.n	80098de <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80098b4:	d013      	beq.n	80098de <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	4a18      	ldr	r2, [pc, #96]	@ (800991c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80098bc:	4293      	cmp	r3, r2
 80098be:	d00e      	beq.n	80098de <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	4a16      	ldr	r2, [pc, #88]	@ (8009920 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80098c6:	4293      	cmp	r3, r2
 80098c8:	d009      	beq.n	80098de <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	4a15      	ldr	r2, [pc, #84]	@ (8009924 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80098d0:	4293      	cmp	r3, r2
 80098d2:	d004      	beq.n	80098de <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	4a13      	ldr	r2, [pc, #76]	@ (8009928 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80098da:	4293      	cmp	r3, r2
 80098dc:	d10c      	bne.n	80098f8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80098de:	68bb      	ldr	r3, [r7, #8]
 80098e0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80098e4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80098e6:	683b      	ldr	r3, [r7, #0]
 80098e8:	685b      	ldr	r3, [r3, #4]
 80098ea:	68ba      	ldr	r2, [r7, #8]
 80098ec:	4313      	orrs	r3, r2
 80098ee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	68ba      	ldr	r2, [r7, #8]
 80098f6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	2201      	movs	r2, #1
 80098fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	2200      	movs	r2, #0
 8009904:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009908:	2300      	movs	r3, #0
}
 800990a:	4618      	mov	r0, r3
 800990c:	3714      	adds	r7, #20
 800990e:	46bd      	mov	sp, r7
 8009910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009914:	4770      	bx	lr
 8009916:	bf00      	nop
 8009918:	40010000 	.word	0x40010000
 800991c:	40000400 	.word	0x40000400
 8009920:	40000800 	.word	0x40000800
 8009924:	40000c00 	.word	0x40000c00
 8009928:	40014000 	.word	0x40014000

0800992c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800992c:	b480      	push	{r7}
 800992e:	b085      	sub	sp, #20
 8009930:	af00      	add	r7, sp, #0
 8009932:	6078      	str	r0, [r7, #4]
 8009934:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009936:	2300      	movs	r3, #0
 8009938:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009940:	2b01      	cmp	r3, #1
 8009942:	d101      	bne.n	8009948 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009944:	2302      	movs	r3, #2
 8009946:	e03d      	b.n	80099c4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	2201      	movs	r2, #1
 800994c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8009956:	683b      	ldr	r3, [r7, #0]
 8009958:	68db      	ldr	r3, [r3, #12]
 800995a:	4313      	orrs	r3, r2
 800995c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009964:	683b      	ldr	r3, [r7, #0]
 8009966:	689b      	ldr	r3, [r3, #8]
 8009968:	4313      	orrs	r3, r2
 800996a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8009972:	683b      	ldr	r3, [r7, #0]
 8009974:	685b      	ldr	r3, [r3, #4]
 8009976:	4313      	orrs	r3, r2
 8009978:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8009980:	683b      	ldr	r3, [r7, #0]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	4313      	orrs	r3, r2
 8009986:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800998e:	683b      	ldr	r3, [r7, #0]
 8009990:	691b      	ldr	r3, [r3, #16]
 8009992:	4313      	orrs	r3, r2
 8009994:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800999c:	683b      	ldr	r3, [r7, #0]
 800999e:	695b      	ldr	r3, [r3, #20]
 80099a0:	4313      	orrs	r3, r2
 80099a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80099aa:	683b      	ldr	r3, [r7, #0]
 80099ac:	69db      	ldr	r3, [r3, #28]
 80099ae:	4313      	orrs	r3, r2
 80099b0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	68fa      	ldr	r2, [r7, #12]
 80099b8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	2200      	movs	r2, #0
 80099be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80099c2:	2300      	movs	r3, #0
}
 80099c4:	4618      	mov	r0, r3
 80099c6:	3714      	adds	r7, #20
 80099c8:	46bd      	mov	sp, r7
 80099ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ce:	4770      	bx	lr

080099d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80099d0:	b480      	push	{r7}
 80099d2:	b083      	sub	sp, #12
 80099d4:	af00      	add	r7, sp, #0
 80099d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80099d8:	bf00      	nop
 80099da:	370c      	adds	r7, #12
 80099dc:	46bd      	mov	sp, r7
 80099de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099e2:	4770      	bx	lr

080099e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80099e4:	b480      	push	{r7}
 80099e6:	b083      	sub	sp, #12
 80099e8:	af00      	add	r7, sp, #0
 80099ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80099ec:	bf00      	nop
 80099ee:	370c      	adds	r7, #12
 80099f0:	46bd      	mov	sp, r7
 80099f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099f6:	4770      	bx	lr

080099f8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80099f8:	b580      	push	{r7, lr}
 80099fa:	b082      	sub	sp, #8
 80099fc:	af00      	add	r7, sp, #0
 80099fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d101      	bne.n	8009a0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009a06:	2301      	movs	r3, #1
 8009a08:	e042      	b.n	8009a90 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009a10:	b2db      	uxtb	r3, r3
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d106      	bne.n	8009a24 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	2200      	movs	r2, #0
 8009a1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009a1e:	6878      	ldr	r0, [r7, #4]
 8009a20:	f7fb fc1c 	bl	800525c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	2224      	movs	r2, #36	@ 0x24
 8009a28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	68da      	ldr	r2, [r3, #12]
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009a3a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009a3c:	6878      	ldr	r0, [r7, #4]
 8009a3e:	f000 fdd3 	bl	800a5e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	691a      	ldr	r2, [r3, #16]
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009a50:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	695a      	ldr	r2, [r3, #20]
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009a60:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	68da      	ldr	r2, [r3, #12]
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009a70:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	2200      	movs	r2, #0
 8009a76:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	2220      	movs	r2, #32
 8009a7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	2220      	movs	r2, #32
 8009a84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	2200      	movs	r2, #0
 8009a8c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8009a8e:	2300      	movs	r3, #0
}
 8009a90:	4618      	mov	r0, r3
 8009a92:	3708      	adds	r7, #8
 8009a94:	46bd      	mov	sp, r7
 8009a96:	bd80      	pop	{r7, pc}

08009a98 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009a98:	b580      	push	{r7, lr}
 8009a9a:	b08a      	sub	sp, #40	@ 0x28
 8009a9c:	af02      	add	r7, sp, #8
 8009a9e:	60f8      	str	r0, [r7, #12]
 8009aa0:	60b9      	str	r1, [r7, #8]
 8009aa2:	603b      	str	r3, [r7, #0]
 8009aa4:	4613      	mov	r3, r2
 8009aa6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009aa8:	2300      	movs	r3, #0
 8009aaa:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009ab2:	b2db      	uxtb	r3, r3
 8009ab4:	2b20      	cmp	r3, #32
 8009ab6:	d175      	bne.n	8009ba4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8009ab8:	68bb      	ldr	r3, [r7, #8]
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d002      	beq.n	8009ac4 <HAL_UART_Transmit+0x2c>
 8009abe:	88fb      	ldrh	r3, [r7, #6]
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d101      	bne.n	8009ac8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8009ac4:	2301      	movs	r3, #1
 8009ac6:	e06e      	b.n	8009ba6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	2200      	movs	r2, #0
 8009acc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	2221      	movs	r2, #33	@ 0x21
 8009ad2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009ad6:	f7fb fcd7 	bl	8005488 <HAL_GetTick>
 8009ada:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	88fa      	ldrh	r2, [r7, #6]
 8009ae0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	88fa      	ldrh	r2, [r7, #6]
 8009ae6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	689b      	ldr	r3, [r3, #8]
 8009aec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009af0:	d108      	bne.n	8009b04 <HAL_UART_Transmit+0x6c>
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	691b      	ldr	r3, [r3, #16]
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d104      	bne.n	8009b04 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009afa:	2300      	movs	r3, #0
 8009afc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009afe:	68bb      	ldr	r3, [r7, #8]
 8009b00:	61bb      	str	r3, [r7, #24]
 8009b02:	e003      	b.n	8009b0c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009b04:	68bb      	ldr	r3, [r7, #8]
 8009b06:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009b08:	2300      	movs	r3, #0
 8009b0a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009b0c:	e02e      	b.n	8009b6c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009b0e:	683b      	ldr	r3, [r7, #0]
 8009b10:	9300      	str	r3, [sp, #0]
 8009b12:	697b      	ldr	r3, [r7, #20]
 8009b14:	2200      	movs	r2, #0
 8009b16:	2180      	movs	r1, #128	@ 0x80
 8009b18:	68f8      	ldr	r0, [r7, #12]
 8009b1a:	f000 fb37 	bl	800a18c <UART_WaitOnFlagUntilTimeout>
 8009b1e:	4603      	mov	r3, r0
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d005      	beq.n	8009b30 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	2220      	movs	r2, #32
 8009b28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8009b2c:	2303      	movs	r3, #3
 8009b2e:	e03a      	b.n	8009ba6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8009b30:	69fb      	ldr	r3, [r7, #28]
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d10b      	bne.n	8009b4e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009b36:	69bb      	ldr	r3, [r7, #24]
 8009b38:	881b      	ldrh	r3, [r3, #0]
 8009b3a:	461a      	mov	r2, r3
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009b44:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009b46:	69bb      	ldr	r3, [r7, #24]
 8009b48:	3302      	adds	r3, #2
 8009b4a:	61bb      	str	r3, [r7, #24]
 8009b4c:	e007      	b.n	8009b5e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009b4e:	69fb      	ldr	r3, [r7, #28]
 8009b50:	781a      	ldrb	r2, [r3, #0]
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009b58:	69fb      	ldr	r3, [r7, #28]
 8009b5a:	3301      	adds	r3, #1
 8009b5c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009b62:	b29b      	uxth	r3, r3
 8009b64:	3b01      	subs	r3, #1
 8009b66:	b29a      	uxth	r2, r3
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009b70:	b29b      	uxth	r3, r3
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d1cb      	bne.n	8009b0e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009b76:	683b      	ldr	r3, [r7, #0]
 8009b78:	9300      	str	r3, [sp, #0]
 8009b7a:	697b      	ldr	r3, [r7, #20]
 8009b7c:	2200      	movs	r2, #0
 8009b7e:	2140      	movs	r1, #64	@ 0x40
 8009b80:	68f8      	ldr	r0, [r7, #12]
 8009b82:	f000 fb03 	bl	800a18c <UART_WaitOnFlagUntilTimeout>
 8009b86:	4603      	mov	r3, r0
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d005      	beq.n	8009b98 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	2220      	movs	r2, #32
 8009b90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8009b94:	2303      	movs	r3, #3
 8009b96:	e006      	b.n	8009ba6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	2220      	movs	r2, #32
 8009b9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8009ba0:	2300      	movs	r3, #0
 8009ba2:	e000      	b.n	8009ba6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8009ba4:	2302      	movs	r3, #2
  }
}
 8009ba6:	4618      	mov	r0, r3
 8009ba8:	3720      	adds	r7, #32
 8009baa:	46bd      	mov	sp, r7
 8009bac:	bd80      	pop	{r7, pc}

08009bae <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009bae:	b580      	push	{r7, lr}
 8009bb0:	b084      	sub	sp, #16
 8009bb2:	af00      	add	r7, sp, #0
 8009bb4:	60f8      	str	r0, [r7, #12]
 8009bb6:	60b9      	str	r1, [r7, #8]
 8009bb8:	4613      	mov	r3, r2
 8009bba:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009bc2:	b2db      	uxtb	r3, r3
 8009bc4:	2b20      	cmp	r3, #32
 8009bc6:	d112      	bne.n	8009bee <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8009bc8:	68bb      	ldr	r3, [r7, #8]
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d002      	beq.n	8009bd4 <HAL_UART_Receive_IT+0x26>
 8009bce:	88fb      	ldrh	r3, [r7, #6]
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d101      	bne.n	8009bd8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8009bd4:	2301      	movs	r3, #1
 8009bd6:	e00b      	b.n	8009bf0 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	2200      	movs	r2, #0
 8009bdc:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009bde:	88fb      	ldrh	r3, [r7, #6]
 8009be0:	461a      	mov	r2, r3
 8009be2:	68b9      	ldr	r1, [r7, #8]
 8009be4:	68f8      	ldr	r0, [r7, #12]
 8009be6:	f000 fb2a 	bl	800a23e <UART_Start_Receive_IT>
 8009bea:	4603      	mov	r3, r0
 8009bec:	e000      	b.n	8009bf0 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8009bee:	2302      	movs	r3, #2
  }
}
 8009bf0:	4618      	mov	r0, r3
 8009bf2:	3710      	adds	r7, #16
 8009bf4:	46bd      	mov	sp, r7
 8009bf6:	bd80      	pop	{r7, pc}

08009bf8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009bf8:	b580      	push	{r7, lr}
 8009bfa:	b0ba      	sub	sp, #232	@ 0xe8
 8009bfc:	af00      	add	r7, sp, #0
 8009bfe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	68db      	ldr	r3, [r3, #12]
 8009c10:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	695b      	ldr	r3, [r3, #20]
 8009c1a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8009c1e:	2300      	movs	r3, #0
 8009c20:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8009c24:	2300      	movs	r3, #0
 8009c26:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009c2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009c2e:	f003 030f 	and.w	r3, r3, #15
 8009c32:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8009c36:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d10f      	bne.n	8009c5e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009c3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009c42:	f003 0320 	and.w	r3, r3, #32
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d009      	beq.n	8009c5e <HAL_UART_IRQHandler+0x66>
 8009c4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009c4e:	f003 0320 	and.w	r3, r3, #32
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d003      	beq.n	8009c5e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8009c56:	6878      	ldr	r0, [r7, #4]
 8009c58:	f000 fc07 	bl	800a46a <UART_Receive_IT>
      return;
 8009c5c:	e273      	b.n	800a146 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009c5e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	f000 80de 	beq.w	8009e24 <HAL_UART_IRQHandler+0x22c>
 8009c68:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009c6c:	f003 0301 	and.w	r3, r3, #1
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d106      	bne.n	8009c82 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009c74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009c78:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	f000 80d1 	beq.w	8009e24 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009c82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009c86:	f003 0301 	and.w	r3, r3, #1
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d00b      	beq.n	8009ca6 <HAL_UART_IRQHandler+0xae>
 8009c8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009c92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d005      	beq.n	8009ca6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c9e:	f043 0201 	orr.w	r2, r3, #1
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009ca6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009caa:	f003 0304 	and.w	r3, r3, #4
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d00b      	beq.n	8009cca <HAL_UART_IRQHandler+0xd2>
 8009cb2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009cb6:	f003 0301 	and.w	r3, r3, #1
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d005      	beq.n	8009cca <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009cc2:	f043 0202 	orr.w	r2, r3, #2
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009cca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009cce:	f003 0302 	and.w	r3, r3, #2
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d00b      	beq.n	8009cee <HAL_UART_IRQHandler+0xf6>
 8009cd6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009cda:	f003 0301 	and.w	r3, r3, #1
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d005      	beq.n	8009cee <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ce6:	f043 0204 	orr.w	r2, r3, #4
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8009cee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009cf2:	f003 0308 	and.w	r3, r3, #8
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d011      	beq.n	8009d1e <HAL_UART_IRQHandler+0x126>
 8009cfa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009cfe:	f003 0320 	and.w	r3, r3, #32
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d105      	bne.n	8009d12 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009d06:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009d0a:	f003 0301 	and.w	r3, r3, #1
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d005      	beq.n	8009d1e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d16:	f043 0208 	orr.w	r2, r3, #8
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	f000 820a 	beq.w	800a13c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009d28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009d2c:	f003 0320 	and.w	r3, r3, #32
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d008      	beq.n	8009d46 <HAL_UART_IRQHandler+0x14e>
 8009d34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009d38:	f003 0320 	and.w	r3, r3, #32
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d002      	beq.n	8009d46 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009d40:	6878      	ldr	r0, [r7, #4]
 8009d42:	f000 fb92 	bl	800a46a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	695b      	ldr	r3, [r3, #20]
 8009d4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d50:	2b40      	cmp	r3, #64	@ 0x40
 8009d52:	bf0c      	ite	eq
 8009d54:	2301      	moveq	r3, #1
 8009d56:	2300      	movne	r3, #0
 8009d58:	b2db      	uxtb	r3, r3
 8009d5a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d62:	f003 0308 	and.w	r3, r3, #8
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d103      	bne.n	8009d72 <HAL_UART_IRQHandler+0x17a>
 8009d6a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d04f      	beq.n	8009e12 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009d72:	6878      	ldr	r0, [r7, #4]
 8009d74:	f000 fa9d 	bl	800a2b2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	695b      	ldr	r3, [r3, #20]
 8009d7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d82:	2b40      	cmp	r3, #64	@ 0x40
 8009d84:	d141      	bne.n	8009e0a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	3314      	adds	r3, #20
 8009d8c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d90:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009d94:	e853 3f00 	ldrex	r3, [r3]
 8009d98:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009d9c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009da0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009da4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	3314      	adds	r3, #20
 8009dae:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009db2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009db6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dba:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009dbe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009dc2:	e841 2300 	strex	r3, r2, [r1]
 8009dc6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009dca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d1d9      	bne.n	8009d86 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d013      	beq.n	8009e02 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009dde:	4a8a      	ldr	r2, [pc, #552]	@ (800a008 <HAL_UART_IRQHandler+0x410>)
 8009de0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009de6:	4618      	mov	r0, r3
 8009de8:	f7fc fa78 	bl	80062dc <HAL_DMA_Abort_IT>
 8009dec:	4603      	mov	r3, r0
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d016      	beq.n	8009e20 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009df6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009df8:	687a      	ldr	r2, [r7, #4]
 8009dfa:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8009dfc:	4610      	mov	r0, r2
 8009dfe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e00:	e00e      	b.n	8009e20 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009e02:	6878      	ldr	r0, [r7, #4]
 8009e04:	f000 f9ac 	bl	800a160 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e08:	e00a      	b.n	8009e20 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009e0a:	6878      	ldr	r0, [r7, #4]
 8009e0c:	f000 f9a8 	bl	800a160 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e10:	e006      	b.n	8009e20 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009e12:	6878      	ldr	r0, [r7, #4]
 8009e14:	f000 f9a4 	bl	800a160 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	2200      	movs	r2, #0
 8009e1c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8009e1e:	e18d      	b.n	800a13c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e20:	bf00      	nop
    return;
 8009e22:	e18b      	b.n	800a13c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e28:	2b01      	cmp	r3, #1
 8009e2a:	f040 8167 	bne.w	800a0fc <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009e2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009e32:	f003 0310 	and.w	r3, r3, #16
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	f000 8160 	beq.w	800a0fc <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8009e3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009e40:	f003 0310 	and.w	r3, r3, #16
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	f000 8159 	beq.w	800a0fc <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009e4a:	2300      	movs	r3, #0
 8009e4c:	60bb      	str	r3, [r7, #8]
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	60bb      	str	r3, [r7, #8]
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	685b      	ldr	r3, [r3, #4]
 8009e5c:	60bb      	str	r3, [r7, #8]
 8009e5e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	695b      	ldr	r3, [r3, #20]
 8009e66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e6a:	2b40      	cmp	r3, #64	@ 0x40
 8009e6c:	f040 80ce 	bne.w	800a00c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	685b      	ldr	r3, [r3, #4]
 8009e78:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009e7c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	f000 80a9 	beq.w	8009fd8 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009e8a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009e8e:	429a      	cmp	r2, r3
 8009e90:	f080 80a2 	bcs.w	8009fd8 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009e9a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ea0:	69db      	ldr	r3, [r3, #28]
 8009ea2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009ea6:	f000 8088 	beq.w	8009fba <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	330c      	adds	r3, #12
 8009eb0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009eb4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009eb8:	e853 3f00 	ldrex	r3, [r3]
 8009ebc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009ec0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009ec4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009ec8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	330c      	adds	r3, #12
 8009ed2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8009ed6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009eda:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ede:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009ee2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009ee6:	e841 2300 	strex	r3, r2, [r1]
 8009eea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8009eee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d1d9      	bne.n	8009eaa <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	3314      	adds	r3, #20
 8009efc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009efe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009f00:	e853 3f00 	ldrex	r3, [r3]
 8009f04:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009f06:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009f08:	f023 0301 	bic.w	r3, r3, #1
 8009f0c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	3314      	adds	r3, #20
 8009f16:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009f1a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009f1e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f20:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009f22:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009f26:	e841 2300 	strex	r3, r2, [r1]
 8009f2a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009f2c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d1e1      	bne.n	8009ef6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	3314      	adds	r3, #20
 8009f38:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f3a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009f3c:	e853 3f00 	ldrex	r3, [r3]
 8009f40:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009f42:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009f44:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009f48:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	3314      	adds	r3, #20
 8009f52:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009f56:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009f58:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f5a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009f5c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009f5e:	e841 2300 	strex	r3, r2, [r1]
 8009f62:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009f64:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d1e3      	bne.n	8009f32 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	2220      	movs	r2, #32
 8009f6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	2200      	movs	r2, #0
 8009f76:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	330c      	adds	r3, #12
 8009f7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f80:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009f82:	e853 3f00 	ldrex	r3, [r3]
 8009f86:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009f88:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009f8a:	f023 0310 	bic.w	r3, r3, #16
 8009f8e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	330c      	adds	r3, #12
 8009f98:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8009f9c:	65ba      	str	r2, [r7, #88]	@ 0x58
 8009f9e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fa0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009fa2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009fa4:	e841 2300 	strex	r3, r2, [r1]
 8009fa8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009faa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d1e3      	bne.n	8009f78 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009fb4:	4618      	mov	r0, r3
 8009fb6:	f7fc f921 	bl	80061fc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	2202      	movs	r2, #2
 8009fbe:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009fc8:	b29b      	uxth	r3, r3
 8009fca:	1ad3      	subs	r3, r2, r3
 8009fcc:	b29b      	uxth	r3, r3
 8009fce:	4619      	mov	r1, r3
 8009fd0:	6878      	ldr	r0, [r7, #4]
 8009fd2:	f000 f8cf 	bl	800a174 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8009fd6:	e0b3      	b.n	800a140 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009fdc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009fe0:	429a      	cmp	r2, r3
 8009fe2:	f040 80ad 	bne.w	800a140 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009fea:	69db      	ldr	r3, [r3, #28]
 8009fec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009ff0:	f040 80a6 	bne.w	800a140 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	2202      	movs	r2, #2
 8009ff8:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009ffe:	4619      	mov	r1, r3
 800a000:	6878      	ldr	r0, [r7, #4]
 800a002:	f000 f8b7 	bl	800a174 <HAL_UARTEx_RxEventCallback>
      return;
 800a006:	e09b      	b.n	800a140 <HAL_UART_IRQHandler+0x548>
 800a008:	0800a379 	.word	0x0800a379
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a014:	b29b      	uxth	r3, r3
 800a016:	1ad3      	subs	r3, r2, r3
 800a018:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a020:	b29b      	uxth	r3, r3
 800a022:	2b00      	cmp	r3, #0
 800a024:	f000 808e 	beq.w	800a144 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800a028:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	f000 8089 	beq.w	800a144 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	330c      	adds	r3, #12
 800a038:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a03a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a03c:	e853 3f00 	ldrex	r3, [r3]
 800a040:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a042:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a044:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a048:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	330c      	adds	r3, #12
 800a052:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800a056:	647a      	str	r2, [r7, #68]	@ 0x44
 800a058:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a05a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a05c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a05e:	e841 2300 	strex	r3, r2, [r1]
 800a062:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a064:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a066:	2b00      	cmp	r3, #0
 800a068:	d1e3      	bne.n	800a032 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	3314      	adds	r3, #20
 800a070:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a074:	e853 3f00 	ldrex	r3, [r3]
 800a078:	623b      	str	r3, [r7, #32]
   return(result);
 800a07a:	6a3b      	ldr	r3, [r7, #32]
 800a07c:	f023 0301 	bic.w	r3, r3, #1
 800a080:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	3314      	adds	r3, #20
 800a08a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800a08e:	633a      	str	r2, [r7, #48]	@ 0x30
 800a090:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a092:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a094:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a096:	e841 2300 	strex	r3, r2, [r1]
 800a09a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a09c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d1e3      	bne.n	800a06a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	2220      	movs	r2, #32
 800a0a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	2200      	movs	r2, #0
 800a0ae:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	330c      	adds	r3, #12
 800a0b6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0b8:	693b      	ldr	r3, [r7, #16]
 800a0ba:	e853 3f00 	ldrex	r3, [r3]
 800a0be:	60fb      	str	r3, [r7, #12]
   return(result);
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	f023 0310 	bic.w	r3, r3, #16
 800a0c6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	330c      	adds	r3, #12
 800a0d0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800a0d4:	61fa      	str	r2, [r7, #28]
 800a0d6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0d8:	69b9      	ldr	r1, [r7, #24]
 800a0da:	69fa      	ldr	r2, [r7, #28]
 800a0dc:	e841 2300 	strex	r3, r2, [r1]
 800a0e0:	617b      	str	r3, [r7, #20]
   return(result);
 800a0e2:	697b      	ldr	r3, [r7, #20]
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d1e3      	bne.n	800a0b0 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	2202      	movs	r2, #2
 800a0ec:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a0ee:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a0f2:	4619      	mov	r1, r3
 800a0f4:	6878      	ldr	r0, [r7, #4]
 800a0f6:	f000 f83d 	bl	800a174 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a0fa:	e023      	b.n	800a144 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a0fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a100:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a104:	2b00      	cmp	r3, #0
 800a106:	d009      	beq.n	800a11c <HAL_UART_IRQHandler+0x524>
 800a108:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a10c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a110:	2b00      	cmp	r3, #0
 800a112:	d003      	beq.n	800a11c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800a114:	6878      	ldr	r0, [r7, #4]
 800a116:	f000 f940 	bl	800a39a <UART_Transmit_IT>
    return;
 800a11a:	e014      	b.n	800a146 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a11c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a120:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a124:	2b00      	cmp	r3, #0
 800a126:	d00e      	beq.n	800a146 <HAL_UART_IRQHandler+0x54e>
 800a128:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a12c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a130:	2b00      	cmp	r3, #0
 800a132:	d008      	beq.n	800a146 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800a134:	6878      	ldr	r0, [r7, #4]
 800a136:	f000 f980 	bl	800a43a <UART_EndTransmit_IT>
    return;
 800a13a:	e004      	b.n	800a146 <HAL_UART_IRQHandler+0x54e>
    return;
 800a13c:	bf00      	nop
 800a13e:	e002      	b.n	800a146 <HAL_UART_IRQHandler+0x54e>
      return;
 800a140:	bf00      	nop
 800a142:	e000      	b.n	800a146 <HAL_UART_IRQHandler+0x54e>
      return;
 800a144:	bf00      	nop
  }
}
 800a146:	37e8      	adds	r7, #232	@ 0xe8
 800a148:	46bd      	mov	sp, r7
 800a14a:	bd80      	pop	{r7, pc}

0800a14c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a14c:	b480      	push	{r7}
 800a14e:	b083      	sub	sp, #12
 800a150:	af00      	add	r7, sp, #0
 800a152:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a154:	bf00      	nop
 800a156:	370c      	adds	r7, #12
 800a158:	46bd      	mov	sp, r7
 800a15a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a15e:	4770      	bx	lr

0800a160 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a160:	b480      	push	{r7}
 800a162:	b083      	sub	sp, #12
 800a164:	af00      	add	r7, sp, #0
 800a166:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a168:	bf00      	nop
 800a16a:	370c      	adds	r7, #12
 800a16c:	46bd      	mov	sp, r7
 800a16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a172:	4770      	bx	lr

0800a174 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a174:	b480      	push	{r7}
 800a176:	b083      	sub	sp, #12
 800a178:	af00      	add	r7, sp, #0
 800a17a:	6078      	str	r0, [r7, #4]
 800a17c:	460b      	mov	r3, r1
 800a17e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a180:	bf00      	nop
 800a182:	370c      	adds	r7, #12
 800a184:	46bd      	mov	sp, r7
 800a186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a18a:	4770      	bx	lr

0800a18c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800a18c:	b580      	push	{r7, lr}
 800a18e:	b086      	sub	sp, #24
 800a190:	af00      	add	r7, sp, #0
 800a192:	60f8      	str	r0, [r7, #12]
 800a194:	60b9      	str	r1, [r7, #8]
 800a196:	603b      	str	r3, [r7, #0]
 800a198:	4613      	mov	r3, r2
 800a19a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a19c:	e03b      	b.n	800a216 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a19e:	6a3b      	ldr	r3, [r7, #32]
 800a1a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1a4:	d037      	beq.n	800a216 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a1a6:	f7fb f96f 	bl	8005488 <HAL_GetTick>
 800a1aa:	4602      	mov	r2, r0
 800a1ac:	683b      	ldr	r3, [r7, #0]
 800a1ae:	1ad3      	subs	r3, r2, r3
 800a1b0:	6a3a      	ldr	r2, [r7, #32]
 800a1b2:	429a      	cmp	r2, r3
 800a1b4:	d302      	bcc.n	800a1bc <UART_WaitOnFlagUntilTimeout+0x30>
 800a1b6:	6a3b      	ldr	r3, [r7, #32]
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d101      	bne.n	800a1c0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a1bc:	2303      	movs	r3, #3
 800a1be:	e03a      	b.n	800a236 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	68db      	ldr	r3, [r3, #12]
 800a1c6:	f003 0304 	and.w	r3, r3, #4
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d023      	beq.n	800a216 <UART_WaitOnFlagUntilTimeout+0x8a>
 800a1ce:	68bb      	ldr	r3, [r7, #8]
 800a1d0:	2b80      	cmp	r3, #128	@ 0x80
 800a1d2:	d020      	beq.n	800a216 <UART_WaitOnFlagUntilTimeout+0x8a>
 800a1d4:	68bb      	ldr	r3, [r7, #8]
 800a1d6:	2b40      	cmp	r3, #64	@ 0x40
 800a1d8:	d01d      	beq.n	800a216 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	f003 0308 	and.w	r3, r3, #8
 800a1e4:	2b08      	cmp	r3, #8
 800a1e6:	d116      	bne.n	800a216 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800a1e8:	2300      	movs	r3, #0
 800a1ea:	617b      	str	r3, [r7, #20]
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	617b      	str	r3, [r7, #20]
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	685b      	ldr	r3, [r3, #4]
 800a1fa:	617b      	str	r3, [r7, #20]
 800a1fc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a1fe:	68f8      	ldr	r0, [r7, #12]
 800a200:	f000 f857 	bl	800a2b2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	2208      	movs	r2, #8
 800a208:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	2200      	movs	r2, #0
 800a20e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800a212:	2301      	movs	r3, #1
 800a214:	e00f      	b.n	800a236 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	681a      	ldr	r2, [r3, #0]
 800a21c:	68bb      	ldr	r3, [r7, #8]
 800a21e:	4013      	ands	r3, r2
 800a220:	68ba      	ldr	r2, [r7, #8]
 800a222:	429a      	cmp	r2, r3
 800a224:	bf0c      	ite	eq
 800a226:	2301      	moveq	r3, #1
 800a228:	2300      	movne	r3, #0
 800a22a:	b2db      	uxtb	r3, r3
 800a22c:	461a      	mov	r2, r3
 800a22e:	79fb      	ldrb	r3, [r7, #7]
 800a230:	429a      	cmp	r2, r3
 800a232:	d0b4      	beq.n	800a19e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a234:	2300      	movs	r3, #0
}
 800a236:	4618      	mov	r0, r3
 800a238:	3718      	adds	r7, #24
 800a23a:	46bd      	mov	sp, r7
 800a23c:	bd80      	pop	{r7, pc}

0800a23e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a23e:	b480      	push	{r7}
 800a240:	b085      	sub	sp, #20
 800a242:	af00      	add	r7, sp, #0
 800a244:	60f8      	str	r0, [r7, #12]
 800a246:	60b9      	str	r1, [r7, #8]
 800a248:	4613      	mov	r3, r2
 800a24a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	68ba      	ldr	r2, [r7, #8]
 800a250:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	88fa      	ldrh	r2, [r7, #6]
 800a256:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	88fa      	ldrh	r2, [r7, #6]
 800a25c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	2200      	movs	r2, #0
 800a262:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	2222      	movs	r2, #34	@ 0x22
 800a268:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	691b      	ldr	r3, [r3, #16]
 800a270:	2b00      	cmp	r3, #0
 800a272:	d007      	beq.n	800a284 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	68da      	ldr	r2, [r3, #12]
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a282:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	695a      	ldr	r2, [r3, #20]
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	f042 0201 	orr.w	r2, r2, #1
 800a292:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	68da      	ldr	r2, [r3, #12]
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	f042 0220 	orr.w	r2, r2, #32
 800a2a2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a2a4:	2300      	movs	r3, #0
}
 800a2a6:	4618      	mov	r0, r3
 800a2a8:	3714      	adds	r7, #20
 800a2aa:	46bd      	mov	sp, r7
 800a2ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2b0:	4770      	bx	lr

0800a2b2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a2b2:	b480      	push	{r7}
 800a2b4:	b095      	sub	sp, #84	@ 0x54
 800a2b6:	af00      	add	r7, sp, #0
 800a2b8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	330c      	adds	r3, #12
 800a2c0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a2c4:	e853 3f00 	ldrex	r3, [r3]
 800a2c8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a2ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2cc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a2d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	330c      	adds	r3, #12
 800a2d8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a2da:	643a      	str	r2, [r7, #64]	@ 0x40
 800a2dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2de:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a2e0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a2e2:	e841 2300 	strex	r3, r2, [r1]
 800a2e6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a2e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d1e5      	bne.n	800a2ba <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	3314      	adds	r3, #20
 800a2f4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2f6:	6a3b      	ldr	r3, [r7, #32]
 800a2f8:	e853 3f00 	ldrex	r3, [r3]
 800a2fc:	61fb      	str	r3, [r7, #28]
   return(result);
 800a2fe:	69fb      	ldr	r3, [r7, #28]
 800a300:	f023 0301 	bic.w	r3, r3, #1
 800a304:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	3314      	adds	r3, #20
 800a30c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a30e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a310:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a312:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a314:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a316:	e841 2300 	strex	r3, r2, [r1]
 800a31a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a31c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d1e5      	bne.n	800a2ee <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a326:	2b01      	cmp	r3, #1
 800a328:	d119      	bne.n	800a35e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	330c      	adds	r3, #12
 800a330:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	e853 3f00 	ldrex	r3, [r3]
 800a338:	60bb      	str	r3, [r7, #8]
   return(result);
 800a33a:	68bb      	ldr	r3, [r7, #8]
 800a33c:	f023 0310 	bic.w	r3, r3, #16
 800a340:	647b      	str	r3, [r7, #68]	@ 0x44
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	330c      	adds	r3, #12
 800a348:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a34a:	61ba      	str	r2, [r7, #24]
 800a34c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a34e:	6979      	ldr	r1, [r7, #20]
 800a350:	69ba      	ldr	r2, [r7, #24]
 800a352:	e841 2300 	strex	r3, r2, [r1]
 800a356:	613b      	str	r3, [r7, #16]
   return(result);
 800a358:	693b      	ldr	r3, [r7, #16]
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d1e5      	bne.n	800a32a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	2220      	movs	r2, #32
 800a362:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	2200      	movs	r2, #0
 800a36a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800a36c:	bf00      	nop
 800a36e:	3754      	adds	r7, #84	@ 0x54
 800a370:	46bd      	mov	sp, r7
 800a372:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a376:	4770      	bx	lr

0800a378 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a378:	b580      	push	{r7, lr}
 800a37a:	b084      	sub	sp, #16
 800a37c:	af00      	add	r7, sp, #0
 800a37e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a384:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	2200      	movs	r2, #0
 800a38a:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a38c:	68f8      	ldr	r0, [r7, #12]
 800a38e:	f7ff fee7 	bl	800a160 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a392:	bf00      	nop
 800a394:	3710      	adds	r7, #16
 800a396:	46bd      	mov	sp, r7
 800a398:	bd80      	pop	{r7, pc}

0800a39a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a39a:	b480      	push	{r7}
 800a39c:	b085      	sub	sp, #20
 800a39e:	af00      	add	r7, sp, #0
 800a3a0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a3a8:	b2db      	uxtb	r3, r3
 800a3aa:	2b21      	cmp	r3, #33	@ 0x21
 800a3ac:	d13e      	bne.n	800a42c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	689b      	ldr	r3, [r3, #8]
 800a3b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a3b6:	d114      	bne.n	800a3e2 <UART_Transmit_IT+0x48>
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	691b      	ldr	r3, [r3, #16]
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d110      	bne.n	800a3e2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	6a1b      	ldr	r3, [r3, #32]
 800a3c4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	881b      	ldrh	r3, [r3, #0]
 800a3ca:	461a      	mov	r2, r3
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a3d4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	6a1b      	ldr	r3, [r3, #32]
 800a3da:	1c9a      	adds	r2, r3, #2
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	621a      	str	r2, [r3, #32]
 800a3e0:	e008      	b.n	800a3f4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	6a1b      	ldr	r3, [r3, #32]
 800a3e6:	1c59      	adds	r1, r3, #1
 800a3e8:	687a      	ldr	r2, [r7, #4]
 800a3ea:	6211      	str	r1, [r2, #32]
 800a3ec:	781a      	ldrb	r2, [r3, #0]
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800a3f8:	b29b      	uxth	r3, r3
 800a3fa:	3b01      	subs	r3, #1
 800a3fc:	b29b      	uxth	r3, r3
 800a3fe:	687a      	ldr	r2, [r7, #4]
 800a400:	4619      	mov	r1, r3
 800a402:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800a404:	2b00      	cmp	r3, #0
 800a406:	d10f      	bne.n	800a428 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	68da      	ldr	r2, [r3, #12]
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a416:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	68da      	ldr	r2, [r3, #12]
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a426:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a428:	2300      	movs	r3, #0
 800a42a:	e000      	b.n	800a42e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a42c:	2302      	movs	r3, #2
  }
}
 800a42e:	4618      	mov	r0, r3
 800a430:	3714      	adds	r7, #20
 800a432:	46bd      	mov	sp, r7
 800a434:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a438:	4770      	bx	lr

0800a43a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a43a:	b580      	push	{r7, lr}
 800a43c:	b082      	sub	sp, #8
 800a43e:	af00      	add	r7, sp, #0
 800a440:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	68da      	ldr	r2, [r3, #12]
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a450:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	2220      	movs	r2, #32
 800a456:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a45a:	6878      	ldr	r0, [r7, #4]
 800a45c:	f7ff fe76 	bl	800a14c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a460:	2300      	movs	r3, #0
}
 800a462:	4618      	mov	r0, r3
 800a464:	3708      	adds	r7, #8
 800a466:	46bd      	mov	sp, r7
 800a468:	bd80      	pop	{r7, pc}

0800a46a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a46a:	b580      	push	{r7, lr}
 800a46c:	b08c      	sub	sp, #48	@ 0x30
 800a46e:	af00      	add	r7, sp, #0
 800a470:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800a472:	2300      	movs	r3, #0
 800a474:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800a476:	2300      	movs	r3, #0
 800a478:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a480:	b2db      	uxtb	r3, r3
 800a482:	2b22      	cmp	r3, #34	@ 0x22
 800a484:	f040 80aa 	bne.w	800a5dc <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	689b      	ldr	r3, [r3, #8]
 800a48c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a490:	d115      	bne.n	800a4be <UART_Receive_IT+0x54>
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	691b      	ldr	r3, [r3, #16]
 800a496:	2b00      	cmp	r3, #0
 800a498:	d111      	bne.n	800a4be <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a49e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	685b      	ldr	r3, [r3, #4]
 800a4a6:	b29b      	uxth	r3, r3
 800a4a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a4ac:	b29a      	uxth	r2, r3
 800a4ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4b0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4b6:	1c9a      	adds	r2, r3, #2
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	629a      	str	r2, [r3, #40]	@ 0x28
 800a4bc:	e024      	b.n	800a508 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	689b      	ldr	r3, [r3, #8]
 800a4c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a4cc:	d007      	beq.n	800a4de <UART_Receive_IT+0x74>
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	689b      	ldr	r3, [r3, #8]
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d10a      	bne.n	800a4ec <UART_Receive_IT+0x82>
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	691b      	ldr	r3, [r3, #16]
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d106      	bne.n	800a4ec <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	685b      	ldr	r3, [r3, #4]
 800a4e4:	b2da      	uxtb	r2, r3
 800a4e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a4e8:	701a      	strb	r2, [r3, #0]
 800a4ea:	e008      	b.n	800a4fe <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	685b      	ldr	r3, [r3, #4]
 800a4f2:	b2db      	uxtb	r3, r3
 800a4f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a4f8:	b2da      	uxtb	r2, r3
 800a4fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a4fc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a502:	1c5a      	adds	r2, r3, #1
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a50c:	b29b      	uxth	r3, r3
 800a50e:	3b01      	subs	r3, #1
 800a510:	b29b      	uxth	r3, r3
 800a512:	687a      	ldr	r2, [r7, #4]
 800a514:	4619      	mov	r1, r3
 800a516:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d15d      	bne.n	800a5d8 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	68da      	ldr	r2, [r3, #12]
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	f022 0220 	bic.w	r2, r2, #32
 800a52a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	68da      	ldr	r2, [r3, #12]
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a53a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	695a      	ldr	r2, [r3, #20]
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	f022 0201 	bic.w	r2, r2, #1
 800a54a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	2220      	movs	r2, #32
 800a550:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	2200      	movs	r2, #0
 800a558:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a55e:	2b01      	cmp	r3, #1
 800a560:	d135      	bne.n	800a5ce <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	2200      	movs	r2, #0
 800a566:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	330c      	adds	r3, #12
 800a56e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a570:	697b      	ldr	r3, [r7, #20]
 800a572:	e853 3f00 	ldrex	r3, [r3]
 800a576:	613b      	str	r3, [r7, #16]
   return(result);
 800a578:	693b      	ldr	r3, [r7, #16]
 800a57a:	f023 0310 	bic.w	r3, r3, #16
 800a57e:	627b      	str	r3, [r7, #36]	@ 0x24
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	330c      	adds	r3, #12
 800a586:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a588:	623a      	str	r2, [r7, #32]
 800a58a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a58c:	69f9      	ldr	r1, [r7, #28]
 800a58e:	6a3a      	ldr	r2, [r7, #32]
 800a590:	e841 2300 	strex	r3, r2, [r1]
 800a594:	61bb      	str	r3, [r7, #24]
   return(result);
 800a596:	69bb      	ldr	r3, [r7, #24]
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d1e5      	bne.n	800a568 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	f003 0310 	and.w	r3, r3, #16
 800a5a6:	2b10      	cmp	r3, #16
 800a5a8:	d10a      	bne.n	800a5c0 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a5aa:	2300      	movs	r3, #0
 800a5ac:	60fb      	str	r3, [r7, #12]
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	60fb      	str	r3, [r7, #12]
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	685b      	ldr	r3, [r3, #4]
 800a5bc:	60fb      	str	r3, [r7, #12]
 800a5be:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a5c4:	4619      	mov	r1, r3
 800a5c6:	6878      	ldr	r0, [r7, #4]
 800a5c8:	f7ff fdd4 	bl	800a174 <HAL_UARTEx_RxEventCallback>
 800a5cc:	e002      	b.n	800a5d4 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a5ce:	6878      	ldr	r0, [r7, #4]
 800a5d0:	f7f7 fe24 	bl	800221c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a5d4:	2300      	movs	r3, #0
 800a5d6:	e002      	b.n	800a5de <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800a5d8:	2300      	movs	r3, #0
 800a5da:	e000      	b.n	800a5de <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800a5dc:	2302      	movs	r3, #2
  }
}
 800a5de:	4618      	mov	r0, r3
 800a5e0:	3730      	adds	r7, #48	@ 0x30
 800a5e2:	46bd      	mov	sp, r7
 800a5e4:	bd80      	pop	{r7, pc}
	...

0800a5e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a5e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a5ec:	b0c0      	sub	sp, #256	@ 0x100
 800a5ee:	af00      	add	r7, sp, #0
 800a5f0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a5f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	691b      	ldr	r3, [r3, #16]
 800a5fc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800a600:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a604:	68d9      	ldr	r1, [r3, #12]
 800a606:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a60a:	681a      	ldr	r2, [r3, #0]
 800a60c:	ea40 0301 	orr.w	r3, r0, r1
 800a610:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a612:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a616:	689a      	ldr	r2, [r3, #8]
 800a618:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a61c:	691b      	ldr	r3, [r3, #16]
 800a61e:	431a      	orrs	r2, r3
 800a620:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a624:	695b      	ldr	r3, [r3, #20]
 800a626:	431a      	orrs	r2, r3
 800a628:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a62c:	69db      	ldr	r3, [r3, #28]
 800a62e:	4313      	orrs	r3, r2
 800a630:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a634:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	68db      	ldr	r3, [r3, #12]
 800a63c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800a640:	f021 010c 	bic.w	r1, r1, #12
 800a644:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a648:	681a      	ldr	r2, [r3, #0]
 800a64a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800a64e:	430b      	orrs	r3, r1
 800a650:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a652:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	695b      	ldr	r3, [r3, #20]
 800a65a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800a65e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a662:	6999      	ldr	r1, [r3, #24]
 800a664:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a668:	681a      	ldr	r2, [r3, #0]
 800a66a:	ea40 0301 	orr.w	r3, r0, r1
 800a66e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a670:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a674:	681a      	ldr	r2, [r3, #0]
 800a676:	4b8f      	ldr	r3, [pc, #572]	@ (800a8b4 <UART_SetConfig+0x2cc>)
 800a678:	429a      	cmp	r2, r3
 800a67a:	d005      	beq.n	800a688 <UART_SetConfig+0xa0>
 800a67c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a680:	681a      	ldr	r2, [r3, #0]
 800a682:	4b8d      	ldr	r3, [pc, #564]	@ (800a8b8 <UART_SetConfig+0x2d0>)
 800a684:	429a      	cmp	r2, r3
 800a686:	d104      	bne.n	800a692 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a688:	f7fd fcce 	bl	8008028 <HAL_RCC_GetPCLK2Freq>
 800a68c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800a690:	e003      	b.n	800a69a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a692:	f7fd fcb5 	bl	8008000 <HAL_RCC_GetPCLK1Freq>
 800a696:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a69a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a69e:	69db      	ldr	r3, [r3, #28]
 800a6a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a6a4:	f040 810c 	bne.w	800a8c0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a6a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a6ac:	2200      	movs	r2, #0
 800a6ae:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800a6b2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800a6b6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800a6ba:	4622      	mov	r2, r4
 800a6bc:	462b      	mov	r3, r5
 800a6be:	1891      	adds	r1, r2, r2
 800a6c0:	65b9      	str	r1, [r7, #88]	@ 0x58
 800a6c2:	415b      	adcs	r3, r3
 800a6c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a6c6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800a6ca:	4621      	mov	r1, r4
 800a6cc:	eb12 0801 	adds.w	r8, r2, r1
 800a6d0:	4629      	mov	r1, r5
 800a6d2:	eb43 0901 	adc.w	r9, r3, r1
 800a6d6:	f04f 0200 	mov.w	r2, #0
 800a6da:	f04f 0300 	mov.w	r3, #0
 800a6de:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a6e2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a6e6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a6ea:	4690      	mov	r8, r2
 800a6ec:	4699      	mov	r9, r3
 800a6ee:	4623      	mov	r3, r4
 800a6f0:	eb18 0303 	adds.w	r3, r8, r3
 800a6f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800a6f8:	462b      	mov	r3, r5
 800a6fa:	eb49 0303 	adc.w	r3, r9, r3
 800a6fe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800a702:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a706:	685b      	ldr	r3, [r3, #4]
 800a708:	2200      	movs	r2, #0
 800a70a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800a70e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800a712:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800a716:	460b      	mov	r3, r1
 800a718:	18db      	adds	r3, r3, r3
 800a71a:	653b      	str	r3, [r7, #80]	@ 0x50
 800a71c:	4613      	mov	r3, r2
 800a71e:	eb42 0303 	adc.w	r3, r2, r3
 800a722:	657b      	str	r3, [r7, #84]	@ 0x54
 800a724:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800a728:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800a72c:	f7f6 fab4 	bl	8000c98 <__aeabi_uldivmod>
 800a730:	4602      	mov	r2, r0
 800a732:	460b      	mov	r3, r1
 800a734:	4b61      	ldr	r3, [pc, #388]	@ (800a8bc <UART_SetConfig+0x2d4>)
 800a736:	fba3 2302 	umull	r2, r3, r3, r2
 800a73a:	095b      	lsrs	r3, r3, #5
 800a73c:	011c      	lsls	r4, r3, #4
 800a73e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a742:	2200      	movs	r2, #0
 800a744:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a748:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800a74c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800a750:	4642      	mov	r2, r8
 800a752:	464b      	mov	r3, r9
 800a754:	1891      	adds	r1, r2, r2
 800a756:	64b9      	str	r1, [r7, #72]	@ 0x48
 800a758:	415b      	adcs	r3, r3
 800a75a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a75c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800a760:	4641      	mov	r1, r8
 800a762:	eb12 0a01 	adds.w	sl, r2, r1
 800a766:	4649      	mov	r1, r9
 800a768:	eb43 0b01 	adc.w	fp, r3, r1
 800a76c:	f04f 0200 	mov.w	r2, #0
 800a770:	f04f 0300 	mov.w	r3, #0
 800a774:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a778:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a77c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a780:	4692      	mov	sl, r2
 800a782:	469b      	mov	fp, r3
 800a784:	4643      	mov	r3, r8
 800a786:	eb1a 0303 	adds.w	r3, sl, r3
 800a78a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a78e:	464b      	mov	r3, r9
 800a790:	eb4b 0303 	adc.w	r3, fp, r3
 800a794:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800a798:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a79c:	685b      	ldr	r3, [r3, #4]
 800a79e:	2200      	movs	r2, #0
 800a7a0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a7a4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800a7a8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800a7ac:	460b      	mov	r3, r1
 800a7ae:	18db      	adds	r3, r3, r3
 800a7b0:	643b      	str	r3, [r7, #64]	@ 0x40
 800a7b2:	4613      	mov	r3, r2
 800a7b4:	eb42 0303 	adc.w	r3, r2, r3
 800a7b8:	647b      	str	r3, [r7, #68]	@ 0x44
 800a7ba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800a7be:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800a7c2:	f7f6 fa69 	bl	8000c98 <__aeabi_uldivmod>
 800a7c6:	4602      	mov	r2, r0
 800a7c8:	460b      	mov	r3, r1
 800a7ca:	4611      	mov	r1, r2
 800a7cc:	4b3b      	ldr	r3, [pc, #236]	@ (800a8bc <UART_SetConfig+0x2d4>)
 800a7ce:	fba3 2301 	umull	r2, r3, r3, r1
 800a7d2:	095b      	lsrs	r3, r3, #5
 800a7d4:	2264      	movs	r2, #100	@ 0x64
 800a7d6:	fb02 f303 	mul.w	r3, r2, r3
 800a7da:	1acb      	subs	r3, r1, r3
 800a7dc:	00db      	lsls	r3, r3, #3
 800a7de:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800a7e2:	4b36      	ldr	r3, [pc, #216]	@ (800a8bc <UART_SetConfig+0x2d4>)
 800a7e4:	fba3 2302 	umull	r2, r3, r3, r2
 800a7e8:	095b      	lsrs	r3, r3, #5
 800a7ea:	005b      	lsls	r3, r3, #1
 800a7ec:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800a7f0:	441c      	add	r4, r3
 800a7f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a7f6:	2200      	movs	r2, #0
 800a7f8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a7fc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800a800:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800a804:	4642      	mov	r2, r8
 800a806:	464b      	mov	r3, r9
 800a808:	1891      	adds	r1, r2, r2
 800a80a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800a80c:	415b      	adcs	r3, r3
 800a80e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a810:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800a814:	4641      	mov	r1, r8
 800a816:	1851      	adds	r1, r2, r1
 800a818:	6339      	str	r1, [r7, #48]	@ 0x30
 800a81a:	4649      	mov	r1, r9
 800a81c:	414b      	adcs	r3, r1
 800a81e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a820:	f04f 0200 	mov.w	r2, #0
 800a824:	f04f 0300 	mov.w	r3, #0
 800a828:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800a82c:	4659      	mov	r1, fp
 800a82e:	00cb      	lsls	r3, r1, #3
 800a830:	4651      	mov	r1, sl
 800a832:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a836:	4651      	mov	r1, sl
 800a838:	00ca      	lsls	r2, r1, #3
 800a83a:	4610      	mov	r0, r2
 800a83c:	4619      	mov	r1, r3
 800a83e:	4603      	mov	r3, r0
 800a840:	4642      	mov	r2, r8
 800a842:	189b      	adds	r3, r3, r2
 800a844:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a848:	464b      	mov	r3, r9
 800a84a:	460a      	mov	r2, r1
 800a84c:	eb42 0303 	adc.w	r3, r2, r3
 800a850:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a854:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a858:	685b      	ldr	r3, [r3, #4]
 800a85a:	2200      	movs	r2, #0
 800a85c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a860:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800a864:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800a868:	460b      	mov	r3, r1
 800a86a:	18db      	adds	r3, r3, r3
 800a86c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a86e:	4613      	mov	r3, r2
 800a870:	eb42 0303 	adc.w	r3, r2, r3
 800a874:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a876:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800a87a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800a87e:	f7f6 fa0b 	bl	8000c98 <__aeabi_uldivmod>
 800a882:	4602      	mov	r2, r0
 800a884:	460b      	mov	r3, r1
 800a886:	4b0d      	ldr	r3, [pc, #52]	@ (800a8bc <UART_SetConfig+0x2d4>)
 800a888:	fba3 1302 	umull	r1, r3, r3, r2
 800a88c:	095b      	lsrs	r3, r3, #5
 800a88e:	2164      	movs	r1, #100	@ 0x64
 800a890:	fb01 f303 	mul.w	r3, r1, r3
 800a894:	1ad3      	subs	r3, r2, r3
 800a896:	00db      	lsls	r3, r3, #3
 800a898:	3332      	adds	r3, #50	@ 0x32
 800a89a:	4a08      	ldr	r2, [pc, #32]	@ (800a8bc <UART_SetConfig+0x2d4>)
 800a89c:	fba2 2303 	umull	r2, r3, r2, r3
 800a8a0:	095b      	lsrs	r3, r3, #5
 800a8a2:	f003 0207 	and.w	r2, r3, #7
 800a8a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	4422      	add	r2, r4
 800a8ae:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a8b0:	e106      	b.n	800aac0 <UART_SetConfig+0x4d8>
 800a8b2:	bf00      	nop
 800a8b4:	40011000 	.word	0x40011000
 800a8b8:	40011400 	.word	0x40011400
 800a8bc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a8c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a8c4:	2200      	movs	r2, #0
 800a8c6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a8ca:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800a8ce:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800a8d2:	4642      	mov	r2, r8
 800a8d4:	464b      	mov	r3, r9
 800a8d6:	1891      	adds	r1, r2, r2
 800a8d8:	6239      	str	r1, [r7, #32]
 800a8da:	415b      	adcs	r3, r3
 800a8dc:	627b      	str	r3, [r7, #36]	@ 0x24
 800a8de:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a8e2:	4641      	mov	r1, r8
 800a8e4:	1854      	adds	r4, r2, r1
 800a8e6:	4649      	mov	r1, r9
 800a8e8:	eb43 0501 	adc.w	r5, r3, r1
 800a8ec:	f04f 0200 	mov.w	r2, #0
 800a8f0:	f04f 0300 	mov.w	r3, #0
 800a8f4:	00eb      	lsls	r3, r5, #3
 800a8f6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a8fa:	00e2      	lsls	r2, r4, #3
 800a8fc:	4614      	mov	r4, r2
 800a8fe:	461d      	mov	r5, r3
 800a900:	4643      	mov	r3, r8
 800a902:	18e3      	adds	r3, r4, r3
 800a904:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a908:	464b      	mov	r3, r9
 800a90a:	eb45 0303 	adc.w	r3, r5, r3
 800a90e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a912:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a916:	685b      	ldr	r3, [r3, #4]
 800a918:	2200      	movs	r2, #0
 800a91a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a91e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800a922:	f04f 0200 	mov.w	r2, #0
 800a926:	f04f 0300 	mov.w	r3, #0
 800a92a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800a92e:	4629      	mov	r1, r5
 800a930:	008b      	lsls	r3, r1, #2
 800a932:	4621      	mov	r1, r4
 800a934:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a938:	4621      	mov	r1, r4
 800a93a:	008a      	lsls	r2, r1, #2
 800a93c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800a940:	f7f6 f9aa 	bl	8000c98 <__aeabi_uldivmod>
 800a944:	4602      	mov	r2, r0
 800a946:	460b      	mov	r3, r1
 800a948:	4b60      	ldr	r3, [pc, #384]	@ (800aacc <UART_SetConfig+0x4e4>)
 800a94a:	fba3 2302 	umull	r2, r3, r3, r2
 800a94e:	095b      	lsrs	r3, r3, #5
 800a950:	011c      	lsls	r4, r3, #4
 800a952:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a956:	2200      	movs	r2, #0
 800a958:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a95c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800a960:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800a964:	4642      	mov	r2, r8
 800a966:	464b      	mov	r3, r9
 800a968:	1891      	adds	r1, r2, r2
 800a96a:	61b9      	str	r1, [r7, #24]
 800a96c:	415b      	adcs	r3, r3
 800a96e:	61fb      	str	r3, [r7, #28]
 800a970:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a974:	4641      	mov	r1, r8
 800a976:	1851      	adds	r1, r2, r1
 800a978:	6139      	str	r1, [r7, #16]
 800a97a:	4649      	mov	r1, r9
 800a97c:	414b      	adcs	r3, r1
 800a97e:	617b      	str	r3, [r7, #20]
 800a980:	f04f 0200 	mov.w	r2, #0
 800a984:	f04f 0300 	mov.w	r3, #0
 800a988:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a98c:	4659      	mov	r1, fp
 800a98e:	00cb      	lsls	r3, r1, #3
 800a990:	4651      	mov	r1, sl
 800a992:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a996:	4651      	mov	r1, sl
 800a998:	00ca      	lsls	r2, r1, #3
 800a99a:	4610      	mov	r0, r2
 800a99c:	4619      	mov	r1, r3
 800a99e:	4603      	mov	r3, r0
 800a9a0:	4642      	mov	r2, r8
 800a9a2:	189b      	adds	r3, r3, r2
 800a9a4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a9a8:	464b      	mov	r3, r9
 800a9aa:	460a      	mov	r2, r1
 800a9ac:	eb42 0303 	adc.w	r3, r2, r3
 800a9b0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a9b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a9b8:	685b      	ldr	r3, [r3, #4]
 800a9ba:	2200      	movs	r2, #0
 800a9bc:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a9be:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800a9c0:	f04f 0200 	mov.w	r2, #0
 800a9c4:	f04f 0300 	mov.w	r3, #0
 800a9c8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800a9cc:	4649      	mov	r1, r9
 800a9ce:	008b      	lsls	r3, r1, #2
 800a9d0:	4641      	mov	r1, r8
 800a9d2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a9d6:	4641      	mov	r1, r8
 800a9d8:	008a      	lsls	r2, r1, #2
 800a9da:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800a9de:	f7f6 f95b 	bl	8000c98 <__aeabi_uldivmod>
 800a9e2:	4602      	mov	r2, r0
 800a9e4:	460b      	mov	r3, r1
 800a9e6:	4611      	mov	r1, r2
 800a9e8:	4b38      	ldr	r3, [pc, #224]	@ (800aacc <UART_SetConfig+0x4e4>)
 800a9ea:	fba3 2301 	umull	r2, r3, r3, r1
 800a9ee:	095b      	lsrs	r3, r3, #5
 800a9f0:	2264      	movs	r2, #100	@ 0x64
 800a9f2:	fb02 f303 	mul.w	r3, r2, r3
 800a9f6:	1acb      	subs	r3, r1, r3
 800a9f8:	011b      	lsls	r3, r3, #4
 800a9fa:	3332      	adds	r3, #50	@ 0x32
 800a9fc:	4a33      	ldr	r2, [pc, #204]	@ (800aacc <UART_SetConfig+0x4e4>)
 800a9fe:	fba2 2303 	umull	r2, r3, r2, r3
 800aa02:	095b      	lsrs	r3, r3, #5
 800aa04:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800aa08:	441c      	add	r4, r3
 800aa0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800aa0e:	2200      	movs	r2, #0
 800aa10:	673b      	str	r3, [r7, #112]	@ 0x70
 800aa12:	677a      	str	r2, [r7, #116]	@ 0x74
 800aa14:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800aa18:	4642      	mov	r2, r8
 800aa1a:	464b      	mov	r3, r9
 800aa1c:	1891      	adds	r1, r2, r2
 800aa1e:	60b9      	str	r1, [r7, #8]
 800aa20:	415b      	adcs	r3, r3
 800aa22:	60fb      	str	r3, [r7, #12]
 800aa24:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800aa28:	4641      	mov	r1, r8
 800aa2a:	1851      	adds	r1, r2, r1
 800aa2c:	6039      	str	r1, [r7, #0]
 800aa2e:	4649      	mov	r1, r9
 800aa30:	414b      	adcs	r3, r1
 800aa32:	607b      	str	r3, [r7, #4]
 800aa34:	f04f 0200 	mov.w	r2, #0
 800aa38:	f04f 0300 	mov.w	r3, #0
 800aa3c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800aa40:	4659      	mov	r1, fp
 800aa42:	00cb      	lsls	r3, r1, #3
 800aa44:	4651      	mov	r1, sl
 800aa46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800aa4a:	4651      	mov	r1, sl
 800aa4c:	00ca      	lsls	r2, r1, #3
 800aa4e:	4610      	mov	r0, r2
 800aa50:	4619      	mov	r1, r3
 800aa52:	4603      	mov	r3, r0
 800aa54:	4642      	mov	r2, r8
 800aa56:	189b      	adds	r3, r3, r2
 800aa58:	66bb      	str	r3, [r7, #104]	@ 0x68
 800aa5a:	464b      	mov	r3, r9
 800aa5c:	460a      	mov	r2, r1
 800aa5e:	eb42 0303 	adc.w	r3, r2, r3
 800aa62:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800aa64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aa68:	685b      	ldr	r3, [r3, #4]
 800aa6a:	2200      	movs	r2, #0
 800aa6c:	663b      	str	r3, [r7, #96]	@ 0x60
 800aa6e:	667a      	str	r2, [r7, #100]	@ 0x64
 800aa70:	f04f 0200 	mov.w	r2, #0
 800aa74:	f04f 0300 	mov.w	r3, #0
 800aa78:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800aa7c:	4649      	mov	r1, r9
 800aa7e:	008b      	lsls	r3, r1, #2
 800aa80:	4641      	mov	r1, r8
 800aa82:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800aa86:	4641      	mov	r1, r8
 800aa88:	008a      	lsls	r2, r1, #2
 800aa8a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800aa8e:	f7f6 f903 	bl	8000c98 <__aeabi_uldivmod>
 800aa92:	4602      	mov	r2, r0
 800aa94:	460b      	mov	r3, r1
 800aa96:	4b0d      	ldr	r3, [pc, #52]	@ (800aacc <UART_SetConfig+0x4e4>)
 800aa98:	fba3 1302 	umull	r1, r3, r3, r2
 800aa9c:	095b      	lsrs	r3, r3, #5
 800aa9e:	2164      	movs	r1, #100	@ 0x64
 800aaa0:	fb01 f303 	mul.w	r3, r1, r3
 800aaa4:	1ad3      	subs	r3, r2, r3
 800aaa6:	011b      	lsls	r3, r3, #4
 800aaa8:	3332      	adds	r3, #50	@ 0x32
 800aaaa:	4a08      	ldr	r2, [pc, #32]	@ (800aacc <UART_SetConfig+0x4e4>)
 800aaac:	fba2 2303 	umull	r2, r3, r2, r3
 800aab0:	095b      	lsrs	r3, r3, #5
 800aab2:	f003 020f 	and.w	r2, r3, #15
 800aab6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	4422      	add	r2, r4
 800aabe:	609a      	str	r2, [r3, #8]
}
 800aac0:	bf00      	nop
 800aac2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800aac6:	46bd      	mov	sp, r7
 800aac8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800aacc:	51eb851f 	.word	0x51eb851f

0800aad0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800aad0:	b580      	push	{r7, lr}
 800aad2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800aad4:	4904      	ldr	r1, [pc, #16]	@ (800aae8 <MX_FATFS_Init+0x18>)
 800aad6:	4805      	ldr	r0, [pc, #20]	@ (800aaec <MX_FATFS_Init+0x1c>)
 800aad8:	f000 f8b0 	bl	800ac3c <FATFS_LinkDriver>
 800aadc:	4603      	mov	r3, r0
 800aade:	461a      	mov	r2, r3
 800aae0:	4b03      	ldr	r3, [pc, #12]	@ (800aaf0 <MX_FATFS_Init+0x20>)
 800aae2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800aae4:	bf00      	nop
 800aae6:	bd80      	pop	{r7, pc}
 800aae8:	200137f0 	.word	0x200137f0
 800aaec:	2000d118 	.word	0x2000d118
 800aaf0:	200137ec 	.word	0x200137ec

0800aaf4 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800aaf4:	b480      	push	{r7}
 800aaf6:	b083      	sub	sp, #12
 800aaf8:	af00      	add	r7, sp, #0
 800aafa:	4603      	mov	r3, r0
 800aafc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800aafe:	4b06      	ldr	r3, [pc, #24]	@ (800ab18 <USER_initialize+0x24>)
 800ab00:	2201      	movs	r2, #1
 800ab02:	701a      	strb	r2, [r3, #0]
    return Stat;
 800ab04:	4b04      	ldr	r3, [pc, #16]	@ (800ab18 <USER_initialize+0x24>)
 800ab06:	781b      	ldrb	r3, [r3, #0]
 800ab08:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800ab0a:	4618      	mov	r0, r3
 800ab0c:	370c      	adds	r7, #12
 800ab0e:	46bd      	mov	sp, r7
 800ab10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab14:	4770      	bx	lr
 800ab16:	bf00      	nop
 800ab18:	2000d115 	.word	0x2000d115

0800ab1c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800ab1c:	b480      	push	{r7}
 800ab1e:	b083      	sub	sp, #12
 800ab20:	af00      	add	r7, sp, #0
 800ab22:	4603      	mov	r3, r0
 800ab24:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800ab26:	4b06      	ldr	r3, [pc, #24]	@ (800ab40 <USER_status+0x24>)
 800ab28:	2201      	movs	r2, #1
 800ab2a:	701a      	strb	r2, [r3, #0]
    return Stat;
 800ab2c:	4b04      	ldr	r3, [pc, #16]	@ (800ab40 <USER_status+0x24>)
 800ab2e:	781b      	ldrb	r3, [r3, #0]
 800ab30:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800ab32:	4618      	mov	r0, r3
 800ab34:	370c      	adds	r7, #12
 800ab36:	46bd      	mov	sp, r7
 800ab38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab3c:	4770      	bx	lr
 800ab3e:	bf00      	nop
 800ab40:	2000d115 	.word	0x2000d115

0800ab44 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800ab44:	b480      	push	{r7}
 800ab46:	b085      	sub	sp, #20
 800ab48:	af00      	add	r7, sp, #0
 800ab4a:	60b9      	str	r1, [r7, #8]
 800ab4c:	607a      	str	r2, [r7, #4]
 800ab4e:	603b      	str	r3, [r7, #0]
 800ab50:	4603      	mov	r3, r0
 800ab52:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 800ab54:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800ab56:	4618      	mov	r0, r3
 800ab58:	3714      	adds	r7, #20
 800ab5a:	46bd      	mov	sp, r7
 800ab5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab60:	4770      	bx	lr

0800ab62 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800ab62:	b480      	push	{r7}
 800ab64:	b085      	sub	sp, #20
 800ab66:	af00      	add	r7, sp, #0
 800ab68:	60b9      	str	r1, [r7, #8]
 800ab6a:	607a      	str	r2, [r7, #4]
 800ab6c:	603b      	str	r3, [r7, #0]
 800ab6e:	4603      	mov	r3, r0
 800ab70:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800ab72:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800ab74:	4618      	mov	r0, r3
 800ab76:	3714      	adds	r7, #20
 800ab78:	46bd      	mov	sp, r7
 800ab7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab7e:	4770      	bx	lr

0800ab80 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800ab80:	b480      	push	{r7}
 800ab82:	b085      	sub	sp, #20
 800ab84:	af00      	add	r7, sp, #0
 800ab86:	4603      	mov	r3, r0
 800ab88:	603a      	str	r2, [r7, #0]
 800ab8a:	71fb      	strb	r3, [r7, #7]
 800ab8c:	460b      	mov	r3, r1
 800ab8e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800ab90:	2301      	movs	r3, #1
 800ab92:	73fb      	strb	r3, [r7, #15]
    return res;
 800ab94:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800ab96:	4618      	mov	r0, r3
 800ab98:	3714      	adds	r7, #20
 800ab9a:	46bd      	mov	sp, r7
 800ab9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aba0:	4770      	bx	lr
	...

0800aba4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800aba4:	b480      	push	{r7}
 800aba6:	b087      	sub	sp, #28
 800aba8:	af00      	add	r7, sp, #0
 800abaa:	60f8      	str	r0, [r7, #12]
 800abac:	60b9      	str	r1, [r7, #8]
 800abae:	4613      	mov	r3, r2
 800abb0:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800abb2:	2301      	movs	r3, #1
 800abb4:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800abb6:	2300      	movs	r3, #0
 800abb8:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800abba:	4b1f      	ldr	r3, [pc, #124]	@ (800ac38 <FATFS_LinkDriverEx+0x94>)
 800abbc:	7a5b      	ldrb	r3, [r3, #9]
 800abbe:	b2db      	uxtb	r3, r3
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	d131      	bne.n	800ac28 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800abc4:	4b1c      	ldr	r3, [pc, #112]	@ (800ac38 <FATFS_LinkDriverEx+0x94>)
 800abc6:	7a5b      	ldrb	r3, [r3, #9]
 800abc8:	b2db      	uxtb	r3, r3
 800abca:	461a      	mov	r2, r3
 800abcc:	4b1a      	ldr	r3, [pc, #104]	@ (800ac38 <FATFS_LinkDriverEx+0x94>)
 800abce:	2100      	movs	r1, #0
 800abd0:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800abd2:	4b19      	ldr	r3, [pc, #100]	@ (800ac38 <FATFS_LinkDriverEx+0x94>)
 800abd4:	7a5b      	ldrb	r3, [r3, #9]
 800abd6:	b2db      	uxtb	r3, r3
 800abd8:	4a17      	ldr	r2, [pc, #92]	@ (800ac38 <FATFS_LinkDriverEx+0x94>)
 800abda:	009b      	lsls	r3, r3, #2
 800abdc:	4413      	add	r3, r2
 800abde:	68fa      	ldr	r2, [r7, #12]
 800abe0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800abe2:	4b15      	ldr	r3, [pc, #84]	@ (800ac38 <FATFS_LinkDriverEx+0x94>)
 800abe4:	7a5b      	ldrb	r3, [r3, #9]
 800abe6:	b2db      	uxtb	r3, r3
 800abe8:	461a      	mov	r2, r3
 800abea:	4b13      	ldr	r3, [pc, #76]	@ (800ac38 <FATFS_LinkDriverEx+0x94>)
 800abec:	4413      	add	r3, r2
 800abee:	79fa      	ldrb	r2, [r7, #7]
 800abf0:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800abf2:	4b11      	ldr	r3, [pc, #68]	@ (800ac38 <FATFS_LinkDriverEx+0x94>)
 800abf4:	7a5b      	ldrb	r3, [r3, #9]
 800abf6:	b2db      	uxtb	r3, r3
 800abf8:	1c5a      	adds	r2, r3, #1
 800abfa:	b2d1      	uxtb	r1, r2
 800abfc:	4a0e      	ldr	r2, [pc, #56]	@ (800ac38 <FATFS_LinkDriverEx+0x94>)
 800abfe:	7251      	strb	r1, [r2, #9]
 800ac00:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800ac02:	7dbb      	ldrb	r3, [r7, #22]
 800ac04:	3330      	adds	r3, #48	@ 0x30
 800ac06:	b2da      	uxtb	r2, r3
 800ac08:	68bb      	ldr	r3, [r7, #8]
 800ac0a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800ac0c:	68bb      	ldr	r3, [r7, #8]
 800ac0e:	3301      	adds	r3, #1
 800ac10:	223a      	movs	r2, #58	@ 0x3a
 800ac12:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800ac14:	68bb      	ldr	r3, [r7, #8]
 800ac16:	3302      	adds	r3, #2
 800ac18:	222f      	movs	r2, #47	@ 0x2f
 800ac1a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800ac1c:	68bb      	ldr	r3, [r7, #8]
 800ac1e:	3303      	adds	r3, #3
 800ac20:	2200      	movs	r2, #0
 800ac22:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800ac24:	2300      	movs	r3, #0
 800ac26:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800ac28:	7dfb      	ldrb	r3, [r7, #23]
}
 800ac2a:	4618      	mov	r0, r3
 800ac2c:	371c      	adds	r7, #28
 800ac2e:	46bd      	mov	sp, r7
 800ac30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac34:	4770      	bx	lr
 800ac36:	bf00      	nop
 800ac38:	200137f4 	.word	0x200137f4

0800ac3c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800ac3c:	b580      	push	{r7, lr}
 800ac3e:	b082      	sub	sp, #8
 800ac40:	af00      	add	r7, sp, #0
 800ac42:	6078      	str	r0, [r7, #4]
 800ac44:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800ac46:	2200      	movs	r2, #0
 800ac48:	6839      	ldr	r1, [r7, #0]
 800ac4a:	6878      	ldr	r0, [r7, #4]
 800ac4c:	f7ff ffaa 	bl	800aba4 <FATFS_LinkDriverEx>
 800ac50:	4603      	mov	r3, r0
}
 800ac52:	4618      	mov	r0, r3
 800ac54:	3708      	adds	r7, #8
 800ac56:	46bd      	mov	sp, r7
 800ac58:	bd80      	pop	{r7, pc}

0800ac5a <__cvt>:
 800ac5a:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ac5e:	ec57 6b10 	vmov	r6, r7, d0
 800ac62:	2f00      	cmp	r7, #0
 800ac64:	460c      	mov	r4, r1
 800ac66:	4619      	mov	r1, r3
 800ac68:	463b      	mov	r3, r7
 800ac6a:	bfbb      	ittet	lt
 800ac6c:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800ac70:	461f      	movlt	r7, r3
 800ac72:	2300      	movge	r3, #0
 800ac74:	232d      	movlt	r3, #45	@ 0x2d
 800ac76:	700b      	strb	r3, [r1, #0]
 800ac78:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ac7a:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800ac7e:	4691      	mov	r9, r2
 800ac80:	f023 0820 	bic.w	r8, r3, #32
 800ac84:	bfbc      	itt	lt
 800ac86:	4632      	movlt	r2, r6
 800ac88:	4616      	movlt	r6, r2
 800ac8a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ac8e:	d005      	beq.n	800ac9c <__cvt+0x42>
 800ac90:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800ac94:	d100      	bne.n	800ac98 <__cvt+0x3e>
 800ac96:	3401      	adds	r4, #1
 800ac98:	2102      	movs	r1, #2
 800ac9a:	e000      	b.n	800ac9e <__cvt+0x44>
 800ac9c:	2103      	movs	r1, #3
 800ac9e:	ab03      	add	r3, sp, #12
 800aca0:	9301      	str	r3, [sp, #4]
 800aca2:	ab02      	add	r3, sp, #8
 800aca4:	9300      	str	r3, [sp, #0]
 800aca6:	ec47 6b10 	vmov	d0, r6, r7
 800acaa:	4653      	mov	r3, sl
 800acac:	4622      	mov	r2, r4
 800acae:	f001 f9d3 	bl	800c058 <_dtoa_r>
 800acb2:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800acb6:	4605      	mov	r5, r0
 800acb8:	d119      	bne.n	800acee <__cvt+0x94>
 800acba:	f019 0f01 	tst.w	r9, #1
 800acbe:	d00e      	beq.n	800acde <__cvt+0x84>
 800acc0:	eb00 0904 	add.w	r9, r0, r4
 800acc4:	2200      	movs	r2, #0
 800acc6:	2300      	movs	r3, #0
 800acc8:	4630      	mov	r0, r6
 800acca:	4639      	mov	r1, r7
 800accc:	f7f5 ff04 	bl	8000ad8 <__aeabi_dcmpeq>
 800acd0:	b108      	cbz	r0, 800acd6 <__cvt+0x7c>
 800acd2:	f8cd 900c 	str.w	r9, [sp, #12]
 800acd6:	2230      	movs	r2, #48	@ 0x30
 800acd8:	9b03      	ldr	r3, [sp, #12]
 800acda:	454b      	cmp	r3, r9
 800acdc:	d31e      	bcc.n	800ad1c <__cvt+0xc2>
 800acde:	9b03      	ldr	r3, [sp, #12]
 800ace0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ace2:	1b5b      	subs	r3, r3, r5
 800ace4:	4628      	mov	r0, r5
 800ace6:	6013      	str	r3, [r2, #0]
 800ace8:	b004      	add	sp, #16
 800acea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800acee:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800acf2:	eb00 0904 	add.w	r9, r0, r4
 800acf6:	d1e5      	bne.n	800acc4 <__cvt+0x6a>
 800acf8:	7803      	ldrb	r3, [r0, #0]
 800acfa:	2b30      	cmp	r3, #48	@ 0x30
 800acfc:	d10a      	bne.n	800ad14 <__cvt+0xba>
 800acfe:	2200      	movs	r2, #0
 800ad00:	2300      	movs	r3, #0
 800ad02:	4630      	mov	r0, r6
 800ad04:	4639      	mov	r1, r7
 800ad06:	f7f5 fee7 	bl	8000ad8 <__aeabi_dcmpeq>
 800ad0a:	b918      	cbnz	r0, 800ad14 <__cvt+0xba>
 800ad0c:	f1c4 0401 	rsb	r4, r4, #1
 800ad10:	f8ca 4000 	str.w	r4, [sl]
 800ad14:	f8da 3000 	ldr.w	r3, [sl]
 800ad18:	4499      	add	r9, r3
 800ad1a:	e7d3      	b.n	800acc4 <__cvt+0x6a>
 800ad1c:	1c59      	adds	r1, r3, #1
 800ad1e:	9103      	str	r1, [sp, #12]
 800ad20:	701a      	strb	r2, [r3, #0]
 800ad22:	e7d9      	b.n	800acd8 <__cvt+0x7e>

0800ad24 <__exponent>:
 800ad24:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ad26:	2900      	cmp	r1, #0
 800ad28:	bfba      	itte	lt
 800ad2a:	4249      	neglt	r1, r1
 800ad2c:	232d      	movlt	r3, #45	@ 0x2d
 800ad2e:	232b      	movge	r3, #43	@ 0x2b
 800ad30:	2909      	cmp	r1, #9
 800ad32:	7002      	strb	r2, [r0, #0]
 800ad34:	7043      	strb	r3, [r0, #1]
 800ad36:	dd29      	ble.n	800ad8c <__exponent+0x68>
 800ad38:	f10d 0307 	add.w	r3, sp, #7
 800ad3c:	461d      	mov	r5, r3
 800ad3e:	270a      	movs	r7, #10
 800ad40:	461a      	mov	r2, r3
 800ad42:	fbb1 f6f7 	udiv	r6, r1, r7
 800ad46:	fb07 1416 	mls	r4, r7, r6, r1
 800ad4a:	3430      	adds	r4, #48	@ 0x30
 800ad4c:	f802 4c01 	strb.w	r4, [r2, #-1]
 800ad50:	460c      	mov	r4, r1
 800ad52:	2c63      	cmp	r4, #99	@ 0x63
 800ad54:	f103 33ff 	add.w	r3, r3, #4294967295
 800ad58:	4631      	mov	r1, r6
 800ad5a:	dcf1      	bgt.n	800ad40 <__exponent+0x1c>
 800ad5c:	3130      	adds	r1, #48	@ 0x30
 800ad5e:	1e94      	subs	r4, r2, #2
 800ad60:	f803 1c01 	strb.w	r1, [r3, #-1]
 800ad64:	1c41      	adds	r1, r0, #1
 800ad66:	4623      	mov	r3, r4
 800ad68:	42ab      	cmp	r3, r5
 800ad6a:	d30a      	bcc.n	800ad82 <__exponent+0x5e>
 800ad6c:	f10d 0309 	add.w	r3, sp, #9
 800ad70:	1a9b      	subs	r3, r3, r2
 800ad72:	42ac      	cmp	r4, r5
 800ad74:	bf88      	it	hi
 800ad76:	2300      	movhi	r3, #0
 800ad78:	3302      	adds	r3, #2
 800ad7a:	4403      	add	r3, r0
 800ad7c:	1a18      	subs	r0, r3, r0
 800ad7e:	b003      	add	sp, #12
 800ad80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad82:	f813 6b01 	ldrb.w	r6, [r3], #1
 800ad86:	f801 6f01 	strb.w	r6, [r1, #1]!
 800ad8a:	e7ed      	b.n	800ad68 <__exponent+0x44>
 800ad8c:	2330      	movs	r3, #48	@ 0x30
 800ad8e:	3130      	adds	r1, #48	@ 0x30
 800ad90:	7083      	strb	r3, [r0, #2]
 800ad92:	70c1      	strb	r1, [r0, #3]
 800ad94:	1d03      	adds	r3, r0, #4
 800ad96:	e7f1      	b.n	800ad7c <__exponent+0x58>

0800ad98 <_printf_float>:
 800ad98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad9c:	b08d      	sub	sp, #52	@ 0x34
 800ad9e:	460c      	mov	r4, r1
 800ada0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800ada4:	4616      	mov	r6, r2
 800ada6:	461f      	mov	r7, r3
 800ada8:	4605      	mov	r5, r0
 800adaa:	f001 f823 	bl	800bdf4 <_localeconv_r>
 800adae:	6803      	ldr	r3, [r0, #0]
 800adb0:	9304      	str	r3, [sp, #16]
 800adb2:	4618      	mov	r0, r3
 800adb4:	f7f5 fa64 	bl	8000280 <strlen>
 800adb8:	2300      	movs	r3, #0
 800adba:	930a      	str	r3, [sp, #40]	@ 0x28
 800adbc:	f8d8 3000 	ldr.w	r3, [r8]
 800adc0:	9005      	str	r0, [sp, #20]
 800adc2:	3307      	adds	r3, #7
 800adc4:	f023 0307 	bic.w	r3, r3, #7
 800adc8:	f103 0208 	add.w	r2, r3, #8
 800adcc:	f894 a018 	ldrb.w	sl, [r4, #24]
 800add0:	f8d4 b000 	ldr.w	fp, [r4]
 800add4:	f8c8 2000 	str.w	r2, [r8]
 800add8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800addc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800ade0:	9307      	str	r3, [sp, #28]
 800ade2:	f8cd 8018 	str.w	r8, [sp, #24]
 800ade6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800adea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800adee:	4b9c      	ldr	r3, [pc, #624]	@ (800b060 <_printf_float+0x2c8>)
 800adf0:	f04f 32ff 	mov.w	r2, #4294967295
 800adf4:	f7f5 fea2 	bl	8000b3c <__aeabi_dcmpun>
 800adf8:	bb70      	cbnz	r0, 800ae58 <_printf_float+0xc0>
 800adfa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800adfe:	4b98      	ldr	r3, [pc, #608]	@ (800b060 <_printf_float+0x2c8>)
 800ae00:	f04f 32ff 	mov.w	r2, #4294967295
 800ae04:	f7f5 fe7c 	bl	8000b00 <__aeabi_dcmple>
 800ae08:	bb30      	cbnz	r0, 800ae58 <_printf_float+0xc0>
 800ae0a:	2200      	movs	r2, #0
 800ae0c:	2300      	movs	r3, #0
 800ae0e:	4640      	mov	r0, r8
 800ae10:	4649      	mov	r1, r9
 800ae12:	f7f5 fe6b 	bl	8000aec <__aeabi_dcmplt>
 800ae16:	b110      	cbz	r0, 800ae1e <_printf_float+0x86>
 800ae18:	232d      	movs	r3, #45	@ 0x2d
 800ae1a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ae1e:	4a91      	ldr	r2, [pc, #580]	@ (800b064 <_printf_float+0x2cc>)
 800ae20:	4b91      	ldr	r3, [pc, #580]	@ (800b068 <_printf_float+0x2d0>)
 800ae22:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ae26:	bf8c      	ite	hi
 800ae28:	4690      	movhi	r8, r2
 800ae2a:	4698      	movls	r8, r3
 800ae2c:	2303      	movs	r3, #3
 800ae2e:	6123      	str	r3, [r4, #16]
 800ae30:	f02b 0304 	bic.w	r3, fp, #4
 800ae34:	6023      	str	r3, [r4, #0]
 800ae36:	f04f 0900 	mov.w	r9, #0
 800ae3a:	9700      	str	r7, [sp, #0]
 800ae3c:	4633      	mov	r3, r6
 800ae3e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800ae40:	4621      	mov	r1, r4
 800ae42:	4628      	mov	r0, r5
 800ae44:	f000 f9d2 	bl	800b1ec <_printf_common>
 800ae48:	3001      	adds	r0, #1
 800ae4a:	f040 808d 	bne.w	800af68 <_printf_float+0x1d0>
 800ae4e:	f04f 30ff 	mov.w	r0, #4294967295
 800ae52:	b00d      	add	sp, #52	@ 0x34
 800ae54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae58:	4642      	mov	r2, r8
 800ae5a:	464b      	mov	r3, r9
 800ae5c:	4640      	mov	r0, r8
 800ae5e:	4649      	mov	r1, r9
 800ae60:	f7f5 fe6c 	bl	8000b3c <__aeabi_dcmpun>
 800ae64:	b140      	cbz	r0, 800ae78 <_printf_float+0xe0>
 800ae66:	464b      	mov	r3, r9
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	bfbc      	itt	lt
 800ae6c:	232d      	movlt	r3, #45	@ 0x2d
 800ae6e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800ae72:	4a7e      	ldr	r2, [pc, #504]	@ (800b06c <_printf_float+0x2d4>)
 800ae74:	4b7e      	ldr	r3, [pc, #504]	@ (800b070 <_printf_float+0x2d8>)
 800ae76:	e7d4      	b.n	800ae22 <_printf_float+0x8a>
 800ae78:	6863      	ldr	r3, [r4, #4]
 800ae7a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800ae7e:	9206      	str	r2, [sp, #24]
 800ae80:	1c5a      	adds	r2, r3, #1
 800ae82:	d13b      	bne.n	800aefc <_printf_float+0x164>
 800ae84:	2306      	movs	r3, #6
 800ae86:	6063      	str	r3, [r4, #4]
 800ae88:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800ae8c:	2300      	movs	r3, #0
 800ae8e:	6022      	str	r2, [r4, #0]
 800ae90:	9303      	str	r3, [sp, #12]
 800ae92:	ab0a      	add	r3, sp, #40	@ 0x28
 800ae94:	e9cd a301 	strd	sl, r3, [sp, #4]
 800ae98:	ab09      	add	r3, sp, #36	@ 0x24
 800ae9a:	9300      	str	r3, [sp, #0]
 800ae9c:	6861      	ldr	r1, [r4, #4]
 800ae9e:	ec49 8b10 	vmov	d0, r8, r9
 800aea2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800aea6:	4628      	mov	r0, r5
 800aea8:	f7ff fed7 	bl	800ac5a <__cvt>
 800aeac:	9b06      	ldr	r3, [sp, #24]
 800aeae:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800aeb0:	2b47      	cmp	r3, #71	@ 0x47
 800aeb2:	4680      	mov	r8, r0
 800aeb4:	d129      	bne.n	800af0a <_printf_float+0x172>
 800aeb6:	1cc8      	adds	r0, r1, #3
 800aeb8:	db02      	blt.n	800aec0 <_printf_float+0x128>
 800aeba:	6863      	ldr	r3, [r4, #4]
 800aebc:	4299      	cmp	r1, r3
 800aebe:	dd41      	ble.n	800af44 <_printf_float+0x1ac>
 800aec0:	f1aa 0a02 	sub.w	sl, sl, #2
 800aec4:	fa5f fa8a 	uxtb.w	sl, sl
 800aec8:	3901      	subs	r1, #1
 800aeca:	4652      	mov	r2, sl
 800aecc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800aed0:	9109      	str	r1, [sp, #36]	@ 0x24
 800aed2:	f7ff ff27 	bl	800ad24 <__exponent>
 800aed6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800aed8:	1813      	adds	r3, r2, r0
 800aeda:	2a01      	cmp	r2, #1
 800aedc:	4681      	mov	r9, r0
 800aede:	6123      	str	r3, [r4, #16]
 800aee0:	dc02      	bgt.n	800aee8 <_printf_float+0x150>
 800aee2:	6822      	ldr	r2, [r4, #0]
 800aee4:	07d2      	lsls	r2, r2, #31
 800aee6:	d501      	bpl.n	800aeec <_printf_float+0x154>
 800aee8:	3301      	adds	r3, #1
 800aeea:	6123      	str	r3, [r4, #16]
 800aeec:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	d0a2      	beq.n	800ae3a <_printf_float+0xa2>
 800aef4:	232d      	movs	r3, #45	@ 0x2d
 800aef6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aefa:	e79e      	b.n	800ae3a <_printf_float+0xa2>
 800aefc:	9a06      	ldr	r2, [sp, #24]
 800aefe:	2a47      	cmp	r2, #71	@ 0x47
 800af00:	d1c2      	bne.n	800ae88 <_printf_float+0xf0>
 800af02:	2b00      	cmp	r3, #0
 800af04:	d1c0      	bne.n	800ae88 <_printf_float+0xf0>
 800af06:	2301      	movs	r3, #1
 800af08:	e7bd      	b.n	800ae86 <_printf_float+0xee>
 800af0a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800af0e:	d9db      	bls.n	800aec8 <_printf_float+0x130>
 800af10:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800af14:	d118      	bne.n	800af48 <_printf_float+0x1b0>
 800af16:	2900      	cmp	r1, #0
 800af18:	6863      	ldr	r3, [r4, #4]
 800af1a:	dd0b      	ble.n	800af34 <_printf_float+0x19c>
 800af1c:	6121      	str	r1, [r4, #16]
 800af1e:	b913      	cbnz	r3, 800af26 <_printf_float+0x18e>
 800af20:	6822      	ldr	r2, [r4, #0]
 800af22:	07d0      	lsls	r0, r2, #31
 800af24:	d502      	bpl.n	800af2c <_printf_float+0x194>
 800af26:	3301      	adds	r3, #1
 800af28:	440b      	add	r3, r1
 800af2a:	6123      	str	r3, [r4, #16]
 800af2c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800af2e:	f04f 0900 	mov.w	r9, #0
 800af32:	e7db      	b.n	800aeec <_printf_float+0x154>
 800af34:	b913      	cbnz	r3, 800af3c <_printf_float+0x1a4>
 800af36:	6822      	ldr	r2, [r4, #0]
 800af38:	07d2      	lsls	r2, r2, #31
 800af3a:	d501      	bpl.n	800af40 <_printf_float+0x1a8>
 800af3c:	3302      	adds	r3, #2
 800af3e:	e7f4      	b.n	800af2a <_printf_float+0x192>
 800af40:	2301      	movs	r3, #1
 800af42:	e7f2      	b.n	800af2a <_printf_float+0x192>
 800af44:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800af48:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800af4a:	4299      	cmp	r1, r3
 800af4c:	db05      	blt.n	800af5a <_printf_float+0x1c2>
 800af4e:	6823      	ldr	r3, [r4, #0]
 800af50:	6121      	str	r1, [r4, #16]
 800af52:	07d8      	lsls	r0, r3, #31
 800af54:	d5ea      	bpl.n	800af2c <_printf_float+0x194>
 800af56:	1c4b      	adds	r3, r1, #1
 800af58:	e7e7      	b.n	800af2a <_printf_float+0x192>
 800af5a:	2900      	cmp	r1, #0
 800af5c:	bfd4      	ite	le
 800af5e:	f1c1 0202 	rsble	r2, r1, #2
 800af62:	2201      	movgt	r2, #1
 800af64:	4413      	add	r3, r2
 800af66:	e7e0      	b.n	800af2a <_printf_float+0x192>
 800af68:	6823      	ldr	r3, [r4, #0]
 800af6a:	055a      	lsls	r2, r3, #21
 800af6c:	d407      	bmi.n	800af7e <_printf_float+0x1e6>
 800af6e:	6923      	ldr	r3, [r4, #16]
 800af70:	4642      	mov	r2, r8
 800af72:	4631      	mov	r1, r6
 800af74:	4628      	mov	r0, r5
 800af76:	47b8      	blx	r7
 800af78:	3001      	adds	r0, #1
 800af7a:	d12b      	bne.n	800afd4 <_printf_float+0x23c>
 800af7c:	e767      	b.n	800ae4e <_printf_float+0xb6>
 800af7e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800af82:	f240 80dd 	bls.w	800b140 <_printf_float+0x3a8>
 800af86:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800af8a:	2200      	movs	r2, #0
 800af8c:	2300      	movs	r3, #0
 800af8e:	f7f5 fda3 	bl	8000ad8 <__aeabi_dcmpeq>
 800af92:	2800      	cmp	r0, #0
 800af94:	d033      	beq.n	800affe <_printf_float+0x266>
 800af96:	4a37      	ldr	r2, [pc, #220]	@ (800b074 <_printf_float+0x2dc>)
 800af98:	2301      	movs	r3, #1
 800af9a:	4631      	mov	r1, r6
 800af9c:	4628      	mov	r0, r5
 800af9e:	47b8      	blx	r7
 800afa0:	3001      	adds	r0, #1
 800afa2:	f43f af54 	beq.w	800ae4e <_printf_float+0xb6>
 800afa6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800afaa:	4543      	cmp	r3, r8
 800afac:	db02      	blt.n	800afb4 <_printf_float+0x21c>
 800afae:	6823      	ldr	r3, [r4, #0]
 800afb0:	07d8      	lsls	r0, r3, #31
 800afb2:	d50f      	bpl.n	800afd4 <_printf_float+0x23c>
 800afb4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800afb8:	4631      	mov	r1, r6
 800afba:	4628      	mov	r0, r5
 800afbc:	47b8      	blx	r7
 800afbe:	3001      	adds	r0, #1
 800afc0:	f43f af45 	beq.w	800ae4e <_printf_float+0xb6>
 800afc4:	f04f 0900 	mov.w	r9, #0
 800afc8:	f108 38ff 	add.w	r8, r8, #4294967295
 800afcc:	f104 0a1a 	add.w	sl, r4, #26
 800afd0:	45c8      	cmp	r8, r9
 800afd2:	dc09      	bgt.n	800afe8 <_printf_float+0x250>
 800afd4:	6823      	ldr	r3, [r4, #0]
 800afd6:	079b      	lsls	r3, r3, #30
 800afd8:	f100 8103 	bmi.w	800b1e2 <_printf_float+0x44a>
 800afdc:	68e0      	ldr	r0, [r4, #12]
 800afde:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800afe0:	4298      	cmp	r0, r3
 800afe2:	bfb8      	it	lt
 800afe4:	4618      	movlt	r0, r3
 800afe6:	e734      	b.n	800ae52 <_printf_float+0xba>
 800afe8:	2301      	movs	r3, #1
 800afea:	4652      	mov	r2, sl
 800afec:	4631      	mov	r1, r6
 800afee:	4628      	mov	r0, r5
 800aff0:	47b8      	blx	r7
 800aff2:	3001      	adds	r0, #1
 800aff4:	f43f af2b 	beq.w	800ae4e <_printf_float+0xb6>
 800aff8:	f109 0901 	add.w	r9, r9, #1
 800affc:	e7e8      	b.n	800afd0 <_printf_float+0x238>
 800affe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b000:	2b00      	cmp	r3, #0
 800b002:	dc39      	bgt.n	800b078 <_printf_float+0x2e0>
 800b004:	4a1b      	ldr	r2, [pc, #108]	@ (800b074 <_printf_float+0x2dc>)
 800b006:	2301      	movs	r3, #1
 800b008:	4631      	mov	r1, r6
 800b00a:	4628      	mov	r0, r5
 800b00c:	47b8      	blx	r7
 800b00e:	3001      	adds	r0, #1
 800b010:	f43f af1d 	beq.w	800ae4e <_printf_float+0xb6>
 800b014:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b018:	ea59 0303 	orrs.w	r3, r9, r3
 800b01c:	d102      	bne.n	800b024 <_printf_float+0x28c>
 800b01e:	6823      	ldr	r3, [r4, #0]
 800b020:	07d9      	lsls	r1, r3, #31
 800b022:	d5d7      	bpl.n	800afd4 <_printf_float+0x23c>
 800b024:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b028:	4631      	mov	r1, r6
 800b02a:	4628      	mov	r0, r5
 800b02c:	47b8      	blx	r7
 800b02e:	3001      	adds	r0, #1
 800b030:	f43f af0d 	beq.w	800ae4e <_printf_float+0xb6>
 800b034:	f04f 0a00 	mov.w	sl, #0
 800b038:	f104 0b1a 	add.w	fp, r4, #26
 800b03c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b03e:	425b      	negs	r3, r3
 800b040:	4553      	cmp	r3, sl
 800b042:	dc01      	bgt.n	800b048 <_printf_float+0x2b0>
 800b044:	464b      	mov	r3, r9
 800b046:	e793      	b.n	800af70 <_printf_float+0x1d8>
 800b048:	2301      	movs	r3, #1
 800b04a:	465a      	mov	r2, fp
 800b04c:	4631      	mov	r1, r6
 800b04e:	4628      	mov	r0, r5
 800b050:	47b8      	blx	r7
 800b052:	3001      	adds	r0, #1
 800b054:	f43f aefb 	beq.w	800ae4e <_printf_float+0xb6>
 800b058:	f10a 0a01 	add.w	sl, sl, #1
 800b05c:	e7ee      	b.n	800b03c <_printf_float+0x2a4>
 800b05e:	bf00      	nop
 800b060:	7fefffff 	.word	0x7fefffff
 800b064:	08010bc4 	.word	0x08010bc4
 800b068:	08010bc0 	.word	0x08010bc0
 800b06c:	08010bcc 	.word	0x08010bcc
 800b070:	08010bc8 	.word	0x08010bc8
 800b074:	08010bd0 	.word	0x08010bd0
 800b078:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b07a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b07e:	4553      	cmp	r3, sl
 800b080:	bfa8      	it	ge
 800b082:	4653      	movge	r3, sl
 800b084:	2b00      	cmp	r3, #0
 800b086:	4699      	mov	r9, r3
 800b088:	dc36      	bgt.n	800b0f8 <_printf_float+0x360>
 800b08a:	f04f 0b00 	mov.w	fp, #0
 800b08e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b092:	f104 021a 	add.w	r2, r4, #26
 800b096:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b098:	9306      	str	r3, [sp, #24]
 800b09a:	eba3 0309 	sub.w	r3, r3, r9
 800b09e:	455b      	cmp	r3, fp
 800b0a0:	dc31      	bgt.n	800b106 <_printf_float+0x36e>
 800b0a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0a4:	459a      	cmp	sl, r3
 800b0a6:	dc3a      	bgt.n	800b11e <_printf_float+0x386>
 800b0a8:	6823      	ldr	r3, [r4, #0]
 800b0aa:	07da      	lsls	r2, r3, #31
 800b0ac:	d437      	bmi.n	800b11e <_printf_float+0x386>
 800b0ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0b0:	ebaa 0903 	sub.w	r9, sl, r3
 800b0b4:	9b06      	ldr	r3, [sp, #24]
 800b0b6:	ebaa 0303 	sub.w	r3, sl, r3
 800b0ba:	4599      	cmp	r9, r3
 800b0bc:	bfa8      	it	ge
 800b0be:	4699      	movge	r9, r3
 800b0c0:	f1b9 0f00 	cmp.w	r9, #0
 800b0c4:	dc33      	bgt.n	800b12e <_printf_float+0x396>
 800b0c6:	f04f 0800 	mov.w	r8, #0
 800b0ca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b0ce:	f104 0b1a 	add.w	fp, r4, #26
 800b0d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0d4:	ebaa 0303 	sub.w	r3, sl, r3
 800b0d8:	eba3 0309 	sub.w	r3, r3, r9
 800b0dc:	4543      	cmp	r3, r8
 800b0de:	f77f af79 	ble.w	800afd4 <_printf_float+0x23c>
 800b0e2:	2301      	movs	r3, #1
 800b0e4:	465a      	mov	r2, fp
 800b0e6:	4631      	mov	r1, r6
 800b0e8:	4628      	mov	r0, r5
 800b0ea:	47b8      	blx	r7
 800b0ec:	3001      	adds	r0, #1
 800b0ee:	f43f aeae 	beq.w	800ae4e <_printf_float+0xb6>
 800b0f2:	f108 0801 	add.w	r8, r8, #1
 800b0f6:	e7ec      	b.n	800b0d2 <_printf_float+0x33a>
 800b0f8:	4642      	mov	r2, r8
 800b0fa:	4631      	mov	r1, r6
 800b0fc:	4628      	mov	r0, r5
 800b0fe:	47b8      	blx	r7
 800b100:	3001      	adds	r0, #1
 800b102:	d1c2      	bne.n	800b08a <_printf_float+0x2f2>
 800b104:	e6a3      	b.n	800ae4e <_printf_float+0xb6>
 800b106:	2301      	movs	r3, #1
 800b108:	4631      	mov	r1, r6
 800b10a:	4628      	mov	r0, r5
 800b10c:	9206      	str	r2, [sp, #24]
 800b10e:	47b8      	blx	r7
 800b110:	3001      	adds	r0, #1
 800b112:	f43f ae9c 	beq.w	800ae4e <_printf_float+0xb6>
 800b116:	9a06      	ldr	r2, [sp, #24]
 800b118:	f10b 0b01 	add.w	fp, fp, #1
 800b11c:	e7bb      	b.n	800b096 <_printf_float+0x2fe>
 800b11e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b122:	4631      	mov	r1, r6
 800b124:	4628      	mov	r0, r5
 800b126:	47b8      	blx	r7
 800b128:	3001      	adds	r0, #1
 800b12a:	d1c0      	bne.n	800b0ae <_printf_float+0x316>
 800b12c:	e68f      	b.n	800ae4e <_printf_float+0xb6>
 800b12e:	9a06      	ldr	r2, [sp, #24]
 800b130:	464b      	mov	r3, r9
 800b132:	4442      	add	r2, r8
 800b134:	4631      	mov	r1, r6
 800b136:	4628      	mov	r0, r5
 800b138:	47b8      	blx	r7
 800b13a:	3001      	adds	r0, #1
 800b13c:	d1c3      	bne.n	800b0c6 <_printf_float+0x32e>
 800b13e:	e686      	b.n	800ae4e <_printf_float+0xb6>
 800b140:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b144:	f1ba 0f01 	cmp.w	sl, #1
 800b148:	dc01      	bgt.n	800b14e <_printf_float+0x3b6>
 800b14a:	07db      	lsls	r3, r3, #31
 800b14c:	d536      	bpl.n	800b1bc <_printf_float+0x424>
 800b14e:	2301      	movs	r3, #1
 800b150:	4642      	mov	r2, r8
 800b152:	4631      	mov	r1, r6
 800b154:	4628      	mov	r0, r5
 800b156:	47b8      	blx	r7
 800b158:	3001      	adds	r0, #1
 800b15a:	f43f ae78 	beq.w	800ae4e <_printf_float+0xb6>
 800b15e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b162:	4631      	mov	r1, r6
 800b164:	4628      	mov	r0, r5
 800b166:	47b8      	blx	r7
 800b168:	3001      	adds	r0, #1
 800b16a:	f43f ae70 	beq.w	800ae4e <_printf_float+0xb6>
 800b16e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b172:	2200      	movs	r2, #0
 800b174:	2300      	movs	r3, #0
 800b176:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b17a:	f7f5 fcad 	bl	8000ad8 <__aeabi_dcmpeq>
 800b17e:	b9c0      	cbnz	r0, 800b1b2 <_printf_float+0x41a>
 800b180:	4653      	mov	r3, sl
 800b182:	f108 0201 	add.w	r2, r8, #1
 800b186:	4631      	mov	r1, r6
 800b188:	4628      	mov	r0, r5
 800b18a:	47b8      	blx	r7
 800b18c:	3001      	adds	r0, #1
 800b18e:	d10c      	bne.n	800b1aa <_printf_float+0x412>
 800b190:	e65d      	b.n	800ae4e <_printf_float+0xb6>
 800b192:	2301      	movs	r3, #1
 800b194:	465a      	mov	r2, fp
 800b196:	4631      	mov	r1, r6
 800b198:	4628      	mov	r0, r5
 800b19a:	47b8      	blx	r7
 800b19c:	3001      	adds	r0, #1
 800b19e:	f43f ae56 	beq.w	800ae4e <_printf_float+0xb6>
 800b1a2:	f108 0801 	add.w	r8, r8, #1
 800b1a6:	45d0      	cmp	r8, sl
 800b1a8:	dbf3      	blt.n	800b192 <_printf_float+0x3fa>
 800b1aa:	464b      	mov	r3, r9
 800b1ac:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b1b0:	e6df      	b.n	800af72 <_printf_float+0x1da>
 800b1b2:	f04f 0800 	mov.w	r8, #0
 800b1b6:	f104 0b1a 	add.w	fp, r4, #26
 800b1ba:	e7f4      	b.n	800b1a6 <_printf_float+0x40e>
 800b1bc:	2301      	movs	r3, #1
 800b1be:	4642      	mov	r2, r8
 800b1c0:	e7e1      	b.n	800b186 <_printf_float+0x3ee>
 800b1c2:	2301      	movs	r3, #1
 800b1c4:	464a      	mov	r2, r9
 800b1c6:	4631      	mov	r1, r6
 800b1c8:	4628      	mov	r0, r5
 800b1ca:	47b8      	blx	r7
 800b1cc:	3001      	adds	r0, #1
 800b1ce:	f43f ae3e 	beq.w	800ae4e <_printf_float+0xb6>
 800b1d2:	f108 0801 	add.w	r8, r8, #1
 800b1d6:	68e3      	ldr	r3, [r4, #12]
 800b1d8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b1da:	1a5b      	subs	r3, r3, r1
 800b1dc:	4543      	cmp	r3, r8
 800b1de:	dcf0      	bgt.n	800b1c2 <_printf_float+0x42a>
 800b1e0:	e6fc      	b.n	800afdc <_printf_float+0x244>
 800b1e2:	f04f 0800 	mov.w	r8, #0
 800b1e6:	f104 0919 	add.w	r9, r4, #25
 800b1ea:	e7f4      	b.n	800b1d6 <_printf_float+0x43e>

0800b1ec <_printf_common>:
 800b1ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b1f0:	4616      	mov	r6, r2
 800b1f2:	4698      	mov	r8, r3
 800b1f4:	688a      	ldr	r2, [r1, #8]
 800b1f6:	690b      	ldr	r3, [r1, #16]
 800b1f8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b1fc:	4293      	cmp	r3, r2
 800b1fe:	bfb8      	it	lt
 800b200:	4613      	movlt	r3, r2
 800b202:	6033      	str	r3, [r6, #0]
 800b204:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b208:	4607      	mov	r7, r0
 800b20a:	460c      	mov	r4, r1
 800b20c:	b10a      	cbz	r2, 800b212 <_printf_common+0x26>
 800b20e:	3301      	adds	r3, #1
 800b210:	6033      	str	r3, [r6, #0]
 800b212:	6823      	ldr	r3, [r4, #0]
 800b214:	0699      	lsls	r1, r3, #26
 800b216:	bf42      	ittt	mi
 800b218:	6833      	ldrmi	r3, [r6, #0]
 800b21a:	3302      	addmi	r3, #2
 800b21c:	6033      	strmi	r3, [r6, #0]
 800b21e:	6825      	ldr	r5, [r4, #0]
 800b220:	f015 0506 	ands.w	r5, r5, #6
 800b224:	d106      	bne.n	800b234 <_printf_common+0x48>
 800b226:	f104 0a19 	add.w	sl, r4, #25
 800b22a:	68e3      	ldr	r3, [r4, #12]
 800b22c:	6832      	ldr	r2, [r6, #0]
 800b22e:	1a9b      	subs	r3, r3, r2
 800b230:	42ab      	cmp	r3, r5
 800b232:	dc26      	bgt.n	800b282 <_printf_common+0x96>
 800b234:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b238:	6822      	ldr	r2, [r4, #0]
 800b23a:	3b00      	subs	r3, #0
 800b23c:	bf18      	it	ne
 800b23e:	2301      	movne	r3, #1
 800b240:	0692      	lsls	r2, r2, #26
 800b242:	d42b      	bmi.n	800b29c <_printf_common+0xb0>
 800b244:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b248:	4641      	mov	r1, r8
 800b24a:	4638      	mov	r0, r7
 800b24c:	47c8      	blx	r9
 800b24e:	3001      	adds	r0, #1
 800b250:	d01e      	beq.n	800b290 <_printf_common+0xa4>
 800b252:	6823      	ldr	r3, [r4, #0]
 800b254:	6922      	ldr	r2, [r4, #16]
 800b256:	f003 0306 	and.w	r3, r3, #6
 800b25a:	2b04      	cmp	r3, #4
 800b25c:	bf02      	ittt	eq
 800b25e:	68e5      	ldreq	r5, [r4, #12]
 800b260:	6833      	ldreq	r3, [r6, #0]
 800b262:	1aed      	subeq	r5, r5, r3
 800b264:	68a3      	ldr	r3, [r4, #8]
 800b266:	bf0c      	ite	eq
 800b268:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b26c:	2500      	movne	r5, #0
 800b26e:	4293      	cmp	r3, r2
 800b270:	bfc4      	itt	gt
 800b272:	1a9b      	subgt	r3, r3, r2
 800b274:	18ed      	addgt	r5, r5, r3
 800b276:	2600      	movs	r6, #0
 800b278:	341a      	adds	r4, #26
 800b27a:	42b5      	cmp	r5, r6
 800b27c:	d11a      	bne.n	800b2b4 <_printf_common+0xc8>
 800b27e:	2000      	movs	r0, #0
 800b280:	e008      	b.n	800b294 <_printf_common+0xa8>
 800b282:	2301      	movs	r3, #1
 800b284:	4652      	mov	r2, sl
 800b286:	4641      	mov	r1, r8
 800b288:	4638      	mov	r0, r7
 800b28a:	47c8      	blx	r9
 800b28c:	3001      	adds	r0, #1
 800b28e:	d103      	bne.n	800b298 <_printf_common+0xac>
 800b290:	f04f 30ff 	mov.w	r0, #4294967295
 800b294:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b298:	3501      	adds	r5, #1
 800b29a:	e7c6      	b.n	800b22a <_printf_common+0x3e>
 800b29c:	18e1      	adds	r1, r4, r3
 800b29e:	1c5a      	adds	r2, r3, #1
 800b2a0:	2030      	movs	r0, #48	@ 0x30
 800b2a2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b2a6:	4422      	add	r2, r4
 800b2a8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b2ac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b2b0:	3302      	adds	r3, #2
 800b2b2:	e7c7      	b.n	800b244 <_printf_common+0x58>
 800b2b4:	2301      	movs	r3, #1
 800b2b6:	4622      	mov	r2, r4
 800b2b8:	4641      	mov	r1, r8
 800b2ba:	4638      	mov	r0, r7
 800b2bc:	47c8      	blx	r9
 800b2be:	3001      	adds	r0, #1
 800b2c0:	d0e6      	beq.n	800b290 <_printf_common+0xa4>
 800b2c2:	3601      	adds	r6, #1
 800b2c4:	e7d9      	b.n	800b27a <_printf_common+0x8e>
	...

0800b2c8 <_printf_i>:
 800b2c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b2cc:	7e0f      	ldrb	r7, [r1, #24]
 800b2ce:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b2d0:	2f78      	cmp	r7, #120	@ 0x78
 800b2d2:	4691      	mov	r9, r2
 800b2d4:	4680      	mov	r8, r0
 800b2d6:	460c      	mov	r4, r1
 800b2d8:	469a      	mov	sl, r3
 800b2da:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b2de:	d807      	bhi.n	800b2f0 <_printf_i+0x28>
 800b2e0:	2f62      	cmp	r7, #98	@ 0x62
 800b2e2:	d80a      	bhi.n	800b2fa <_printf_i+0x32>
 800b2e4:	2f00      	cmp	r7, #0
 800b2e6:	f000 80d1 	beq.w	800b48c <_printf_i+0x1c4>
 800b2ea:	2f58      	cmp	r7, #88	@ 0x58
 800b2ec:	f000 80b8 	beq.w	800b460 <_printf_i+0x198>
 800b2f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b2f4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b2f8:	e03a      	b.n	800b370 <_printf_i+0xa8>
 800b2fa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b2fe:	2b15      	cmp	r3, #21
 800b300:	d8f6      	bhi.n	800b2f0 <_printf_i+0x28>
 800b302:	a101      	add	r1, pc, #4	@ (adr r1, 800b308 <_printf_i+0x40>)
 800b304:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b308:	0800b361 	.word	0x0800b361
 800b30c:	0800b375 	.word	0x0800b375
 800b310:	0800b2f1 	.word	0x0800b2f1
 800b314:	0800b2f1 	.word	0x0800b2f1
 800b318:	0800b2f1 	.word	0x0800b2f1
 800b31c:	0800b2f1 	.word	0x0800b2f1
 800b320:	0800b375 	.word	0x0800b375
 800b324:	0800b2f1 	.word	0x0800b2f1
 800b328:	0800b2f1 	.word	0x0800b2f1
 800b32c:	0800b2f1 	.word	0x0800b2f1
 800b330:	0800b2f1 	.word	0x0800b2f1
 800b334:	0800b473 	.word	0x0800b473
 800b338:	0800b39f 	.word	0x0800b39f
 800b33c:	0800b42d 	.word	0x0800b42d
 800b340:	0800b2f1 	.word	0x0800b2f1
 800b344:	0800b2f1 	.word	0x0800b2f1
 800b348:	0800b495 	.word	0x0800b495
 800b34c:	0800b2f1 	.word	0x0800b2f1
 800b350:	0800b39f 	.word	0x0800b39f
 800b354:	0800b2f1 	.word	0x0800b2f1
 800b358:	0800b2f1 	.word	0x0800b2f1
 800b35c:	0800b435 	.word	0x0800b435
 800b360:	6833      	ldr	r3, [r6, #0]
 800b362:	1d1a      	adds	r2, r3, #4
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	6032      	str	r2, [r6, #0]
 800b368:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b36c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b370:	2301      	movs	r3, #1
 800b372:	e09c      	b.n	800b4ae <_printf_i+0x1e6>
 800b374:	6833      	ldr	r3, [r6, #0]
 800b376:	6820      	ldr	r0, [r4, #0]
 800b378:	1d19      	adds	r1, r3, #4
 800b37a:	6031      	str	r1, [r6, #0]
 800b37c:	0606      	lsls	r6, r0, #24
 800b37e:	d501      	bpl.n	800b384 <_printf_i+0xbc>
 800b380:	681d      	ldr	r5, [r3, #0]
 800b382:	e003      	b.n	800b38c <_printf_i+0xc4>
 800b384:	0645      	lsls	r5, r0, #25
 800b386:	d5fb      	bpl.n	800b380 <_printf_i+0xb8>
 800b388:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b38c:	2d00      	cmp	r5, #0
 800b38e:	da03      	bge.n	800b398 <_printf_i+0xd0>
 800b390:	232d      	movs	r3, #45	@ 0x2d
 800b392:	426d      	negs	r5, r5
 800b394:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b398:	4858      	ldr	r0, [pc, #352]	@ (800b4fc <_printf_i+0x234>)
 800b39a:	230a      	movs	r3, #10
 800b39c:	e011      	b.n	800b3c2 <_printf_i+0xfa>
 800b39e:	6821      	ldr	r1, [r4, #0]
 800b3a0:	6833      	ldr	r3, [r6, #0]
 800b3a2:	0608      	lsls	r0, r1, #24
 800b3a4:	f853 5b04 	ldr.w	r5, [r3], #4
 800b3a8:	d402      	bmi.n	800b3b0 <_printf_i+0xe8>
 800b3aa:	0649      	lsls	r1, r1, #25
 800b3ac:	bf48      	it	mi
 800b3ae:	b2ad      	uxthmi	r5, r5
 800b3b0:	2f6f      	cmp	r7, #111	@ 0x6f
 800b3b2:	4852      	ldr	r0, [pc, #328]	@ (800b4fc <_printf_i+0x234>)
 800b3b4:	6033      	str	r3, [r6, #0]
 800b3b6:	bf14      	ite	ne
 800b3b8:	230a      	movne	r3, #10
 800b3ba:	2308      	moveq	r3, #8
 800b3bc:	2100      	movs	r1, #0
 800b3be:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b3c2:	6866      	ldr	r6, [r4, #4]
 800b3c4:	60a6      	str	r6, [r4, #8]
 800b3c6:	2e00      	cmp	r6, #0
 800b3c8:	db05      	blt.n	800b3d6 <_printf_i+0x10e>
 800b3ca:	6821      	ldr	r1, [r4, #0]
 800b3cc:	432e      	orrs	r6, r5
 800b3ce:	f021 0104 	bic.w	r1, r1, #4
 800b3d2:	6021      	str	r1, [r4, #0]
 800b3d4:	d04b      	beq.n	800b46e <_printf_i+0x1a6>
 800b3d6:	4616      	mov	r6, r2
 800b3d8:	fbb5 f1f3 	udiv	r1, r5, r3
 800b3dc:	fb03 5711 	mls	r7, r3, r1, r5
 800b3e0:	5dc7      	ldrb	r7, [r0, r7]
 800b3e2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b3e6:	462f      	mov	r7, r5
 800b3e8:	42bb      	cmp	r3, r7
 800b3ea:	460d      	mov	r5, r1
 800b3ec:	d9f4      	bls.n	800b3d8 <_printf_i+0x110>
 800b3ee:	2b08      	cmp	r3, #8
 800b3f0:	d10b      	bne.n	800b40a <_printf_i+0x142>
 800b3f2:	6823      	ldr	r3, [r4, #0]
 800b3f4:	07df      	lsls	r7, r3, #31
 800b3f6:	d508      	bpl.n	800b40a <_printf_i+0x142>
 800b3f8:	6923      	ldr	r3, [r4, #16]
 800b3fa:	6861      	ldr	r1, [r4, #4]
 800b3fc:	4299      	cmp	r1, r3
 800b3fe:	bfde      	ittt	le
 800b400:	2330      	movle	r3, #48	@ 0x30
 800b402:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b406:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b40a:	1b92      	subs	r2, r2, r6
 800b40c:	6122      	str	r2, [r4, #16]
 800b40e:	f8cd a000 	str.w	sl, [sp]
 800b412:	464b      	mov	r3, r9
 800b414:	aa03      	add	r2, sp, #12
 800b416:	4621      	mov	r1, r4
 800b418:	4640      	mov	r0, r8
 800b41a:	f7ff fee7 	bl	800b1ec <_printf_common>
 800b41e:	3001      	adds	r0, #1
 800b420:	d14a      	bne.n	800b4b8 <_printf_i+0x1f0>
 800b422:	f04f 30ff 	mov.w	r0, #4294967295
 800b426:	b004      	add	sp, #16
 800b428:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b42c:	6823      	ldr	r3, [r4, #0]
 800b42e:	f043 0320 	orr.w	r3, r3, #32
 800b432:	6023      	str	r3, [r4, #0]
 800b434:	4832      	ldr	r0, [pc, #200]	@ (800b500 <_printf_i+0x238>)
 800b436:	2778      	movs	r7, #120	@ 0x78
 800b438:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b43c:	6823      	ldr	r3, [r4, #0]
 800b43e:	6831      	ldr	r1, [r6, #0]
 800b440:	061f      	lsls	r7, r3, #24
 800b442:	f851 5b04 	ldr.w	r5, [r1], #4
 800b446:	d402      	bmi.n	800b44e <_printf_i+0x186>
 800b448:	065f      	lsls	r7, r3, #25
 800b44a:	bf48      	it	mi
 800b44c:	b2ad      	uxthmi	r5, r5
 800b44e:	6031      	str	r1, [r6, #0]
 800b450:	07d9      	lsls	r1, r3, #31
 800b452:	bf44      	itt	mi
 800b454:	f043 0320 	orrmi.w	r3, r3, #32
 800b458:	6023      	strmi	r3, [r4, #0]
 800b45a:	b11d      	cbz	r5, 800b464 <_printf_i+0x19c>
 800b45c:	2310      	movs	r3, #16
 800b45e:	e7ad      	b.n	800b3bc <_printf_i+0xf4>
 800b460:	4826      	ldr	r0, [pc, #152]	@ (800b4fc <_printf_i+0x234>)
 800b462:	e7e9      	b.n	800b438 <_printf_i+0x170>
 800b464:	6823      	ldr	r3, [r4, #0]
 800b466:	f023 0320 	bic.w	r3, r3, #32
 800b46a:	6023      	str	r3, [r4, #0]
 800b46c:	e7f6      	b.n	800b45c <_printf_i+0x194>
 800b46e:	4616      	mov	r6, r2
 800b470:	e7bd      	b.n	800b3ee <_printf_i+0x126>
 800b472:	6833      	ldr	r3, [r6, #0]
 800b474:	6825      	ldr	r5, [r4, #0]
 800b476:	6961      	ldr	r1, [r4, #20]
 800b478:	1d18      	adds	r0, r3, #4
 800b47a:	6030      	str	r0, [r6, #0]
 800b47c:	062e      	lsls	r6, r5, #24
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	d501      	bpl.n	800b486 <_printf_i+0x1be>
 800b482:	6019      	str	r1, [r3, #0]
 800b484:	e002      	b.n	800b48c <_printf_i+0x1c4>
 800b486:	0668      	lsls	r0, r5, #25
 800b488:	d5fb      	bpl.n	800b482 <_printf_i+0x1ba>
 800b48a:	8019      	strh	r1, [r3, #0]
 800b48c:	2300      	movs	r3, #0
 800b48e:	6123      	str	r3, [r4, #16]
 800b490:	4616      	mov	r6, r2
 800b492:	e7bc      	b.n	800b40e <_printf_i+0x146>
 800b494:	6833      	ldr	r3, [r6, #0]
 800b496:	1d1a      	adds	r2, r3, #4
 800b498:	6032      	str	r2, [r6, #0]
 800b49a:	681e      	ldr	r6, [r3, #0]
 800b49c:	6862      	ldr	r2, [r4, #4]
 800b49e:	2100      	movs	r1, #0
 800b4a0:	4630      	mov	r0, r6
 800b4a2:	f7f4 fe9d 	bl	80001e0 <memchr>
 800b4a6:	b108      	cbz	r0, 800b4ac <_printf_i+0x1e4>
 800b4a8:	1b80      	subs	r0, r0, r6
 800b4aa:	6060      	str	r0, [r4, #4]
 800b4ac:	6863      	ldr	r3, [r4, #4]
 800b4ae:	6123      	str	r3, [r4, #16]
 800b4b0:	2300      	movs	r3, #0
 800b4b2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b4b6:	e7aa      	b.n	800b40e <_printf_i+0x146>
 800b4b8:	6923      	ldr	r3, [r4, #16]
 800b4ba:	4632      	mov	r2, r6
 800b4bc:	4649      	mov	r1, r9
 800b4be:	4640      	mov	r0, r8
 800b4c0:	47d0      	blx	sl
 800b4c2:	3001      	adds	r0, #1
 800b4c4:	d0ad      	beq.n	800b422 <_printf_i+0x15a>
 800b4c6:	6823      	ldr	r3, [r4, #0]
 800b4c8:	079b      	lsls	r3, r3, #30
 800b4ca:	d413      	bmi.n	800b4f4 <_printf_i+0x22c>
 800b4cc:	68e0      	ldr	r0, [r4, #12]
 800b4ce:	9b03      	ldr	r3, [sp, #12]
 800b4d0:	4298      	cmp	r0, r3
 800b4d2:	bfb8      	it	lt
 800b4d4:	4618      	movlt	r0, r3
 800b4d6:	e7a6      	b.n	800b426 <_printf_i+0x15e>
 800b4d8:	2301      	movs	r3, #1
 800b4da:	4632      	mov	r2, r6
 800b4dc:	4649      	mov	r1, r9
 800b4de:	4640      	mov	r0, r8
 800b4e0:	47d0      	blx	sl
 800b4e2:	3001      	adds	r0, #1
 800b4e4:	d09d      	beq.n	800b422 <_printf_i+0x15a>
 800b4e6:	3501      	adds	r5, #1
 800b4e8:	68e3      	ldr	r3, [r4, #12]
 800b4ea:	9903      	ldr	r1, [sp, #12]
 800b4ec:	1a5b      	subs	r3, r3, r1
 800b4ee:	42ab      	cmp	r3, r5
 800b4f0:	dcf2      	bgt.n	800b4d8 <_printf_i+0x210>
 800b4f2:	e7eb      	b.n	800b4cc <_printf_i+0x204>
 800b4f4:	2500      	movs	r5, #0
 800b4f6:	f104 0619 	add.w	r6, r4, #25
 800b4fa:	e7f5      	b.n	800b4e8 <_printf_i+0x220>
 800b4fc:	08010bd2 	.word	0x08010bd2
 800b500:	08010be3 	.word	0x08010be3

0800b504 <_scanf_float>:
 800b504:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b508:	b087      	sub	sp, #28
 800b50a:	4691      	mov	r9, r2
 800b50c:	9303      	str	r3, [sp, #12]
 800b50e:	688b      	ldr	r3, [r1, #8]
 800b510:	1e5a      	subs	r2, r3, #1
 800b512:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800b516:	bf81      	itttt	hi
 800b518:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800b51c:	eb03 0b05 	addhi.w	fp, r3, r5
 800b520:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800b524:	608b      	strhi	r3, [r1, #8]
 800b526:	680b      	ldr	r3, [r1, #0]
 800b528:	460a      	mov	r2, r1
 800b52a:	f04f 0500 	mov.w	r5, #0
 800b52e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800b532:	f842 3b1c 	str.w	r3, [r2], #28
 800b536:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800b53a:	4680      	mov	r8, r0
 800b53c:	460c      	mov	r4, r1
 800b53e:	bf98      	it	ls
 800b540:	f04f 0b00 	movls.w	fp, #0
 800b544:	9201      	str	r2, [sp, #4]
 800b546:	4616      	mov	r6, r2
 800b548:	46aa      	mov	sl, r5
 800b54a:	462f      	mov	r7, r5
 800b54c:	9502      	str	r5, [sp, #8]
 800b54e:	68a2      	ldr	r2, [r4, #8]
 800b550:	b15a      	cbz	r2, 800b56a <_scanf_float+0x66>
 800b552:	f8d9 3000 	ldr.w	r3, [r9]
 800b556:	781b      	ldrb	r3, [r3, #0]
 800b558:	2b4e      	cmp	r3, #78	@ 0x4e
 800b55a:	d863      	bhi.n	800b624 <_scanf_float+0x120>
 800b55c:	2b40      	cmp	r3, #64	@ 0x40
 800b55e:	d83b      	bhi.n	800b5d8 <_scanf_float+0xd4>
 800b560:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800b564:	b2c8      	uxtb	r0, r1
 800b566:	280e      	cmp	r0, #14
 800b568:	d939      	bls.n	800b5de <_scanf_float+0xda>
 800b56a:	b11f      	cbz	r7, 800b574 <_scanf_float+0x70>
 800b56c:	6823      	ldr	r3, [r4, #0]
 800b56e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b572:	6023      	str	r3, [r4, #0]
 800b574:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b578:	f1ba 0f01 	cmp.w	sl, #1
 800b57c:	f200 8114 	bhi.w	800b7a8 <_scanf_float+0x2a4>
 800b580:	9b01      	ldr	r3, [sp, #4]
 800b582:	429e      	cmp	r6, r3
 800b584:	f200 8105 	bhi.w	800b792 <_scanf_float+0x28e>
 800b588:	2001      	movs	r0, #1
 800b58a:	b007      	add	sp, #28
 800b58c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b590:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800b594:	2a0d      	cmp	r2, #13
 800b596:	d8e8      	bhi.n	800b56a <_scanf_float+0x66>
 800b598:	a101      	add	r1, pc, #4	@ (adr r1, 800b5a0 <_scanf_float+0x9c>)
 800b59a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800b59e:	bf00      	nop
 800b5a0:	0800b6e9 	.word	0x0800b6e9
 800b5a4:	0800b56b 	.word	0x0800b56b
 800b5a8:	0800b56b 	.word	0x0800b56b
 800b5ac:	0800b56b 	.word	0x0800b56b
 800b5b0:	0800b745 	.word	0x0800b745
 800b5b4:	0800b71f 	.word	0x0800b71f
 800b5b8:	0800b56b 	.word	0x0800b56b
 800b5bc:	0800b56b 	.word	0x0800b56b
 800b5c0:	0800b6f7 	.word	0x0800b6f7
 800b5c4:	0800b56b 	.word	0x0800b56b
 800b5c8:	0800b56b 	.word	0x0800b56b
 800b5cc:	0800b56b 	.word	0x0800b56b
 800b5d0:	0800b56b 	.word	0x0800b56b
 800b5d4:	0800b6b3 	.word	0x0800b6b3
 800b5d8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800b5dc:	e7da      	b.n	800b594 <_scanf_float+0x90>
 800b5de:	290e      	cmp	r1, #14
 800b5e0:	d8c3      	bhi.n	800b56a <_scanf_float+0x66>
 800b5e2:	a001      	add	r0, pc, #4	@ (adr r0, 800b5e8 <_scanf_float+0xe4>)
 800b5e4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800b5e8:	0800b6a3 	.word	0x0800b6a3
 800b5ec:	0800b56b 	.word	0x0800b56b
 800b5f0:	0800b6a3 	.word	0x0800b6a3
 800b5f4:	0800b733 	.word	0x0800b733
 800b5f8:	0800b56b 	.word	0x0800b56b
 800b5fc:	0800b645 	.word	0x0800b645
 800b600:	0800b689 	.word	0x0800b689
 800b604:	0800b689 	.word	0x0800b689
 800b608:	0800b689 	.word	0x0800b689
 800b60c:	0800b689 	.word	0x0800b689
 800b610:	0800b689 	.word	0x0800b689
 800b614:	0800b689 	.word	0x0800b689
 800b618:	0800b689 	.word	0x0800b689
 800b61c:	0800b689 	.word	0x0800b689
 800b620:	0800b689 	.word	0x0800b689
 800b624:	2b6e      	cmp	r3, #110	@ 0x6e
 800b626:	d809      	bhi.n	800b63c <_scanf_float+0x138>
 800b628:	2b60      	cmp	r3, #96	@ 0x60
 800b62a:	d8b1      	bhi.n	800b590 <_scanf_float+0x8c>
 800b62c:	2b54      	cmp	r3, #84	@ 0x54
 800b62e:	d07b      	beq.n	800b728 <_scanf_float+0x224>
 800b630:	2b59      	cmp	r3, #89	@ 0x59
 800b632:	d19a      	bne.n	800b56a <_scanf_float+0x66>
 800b634:	2d07      	cmp	r5, #7
 800b636:	d198      	bne.n	800b56a <_scanf_float+0x66>
 800b638:	2508      	movs	r5, #8
 800b63a:	e02f      	b.n	800b69c <_scanf_float+0x198>
 800b63c:	2b74      	cmp	r3, #116	@ 0x74
 800b63e:	d073      	beq.n	800b728 <_scanf_float+0x224>
 800b640:	2b79      	cmp	r3, #121	@ 0x79
 800b642:	e7f6      	b.n	800b632 <_scanf_float+0x12e>
 800b644:	6821      	ldr	r1, [r4, #0]
 800b646:	05c8      	lsls	r0, r1, #23
 800b648:	d51e      	bpl.n	800b688 <_scanf_float+0x184>
 800b64a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800b64e:	6021      	str	r1, [r4, #0]
 800b650:	3701      	adds	r7, #1
 800b652:	f1bb 0f00 	cmp.w	fp, #0
 800b656:	d003      	beq.n	800b660 <_scanf_float+0x15c>
 800b658:	3201      	adds	r2, #1
 800b65a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b65e:	60a2      	str	r2, [r4, #8]
 800b660:	68a3      	ldr	r3, [r4, #8]
 800b662:	3b01      	subs	r3, #1
 800b664:	60a3      	str	r3, [r4, #8]
 800b666:	6923      	ldr	r3, [r4, #16]
 800b668:	3301      	adds	r3, #1
 800b66a:	6123      	str	r3, [r4, #16]
 800b66c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800b670:	3b01      	subs	r3, #1
 800b672:	2b00      	cmp	r3, #0
 800b674:	f8c9 3004 	str.w	r3, [r9, #4]
 800b678:	f340 8082 	ble.w	800b780 <_scanf_float+0x27c>
 800b67c:	f8d9 3000 	ldr.w	r3, [r9]
 800b680:	3301      	adds	r3, #1
 800b682:	f8c9 3000 	str.w	r3, [r9]
 800b686:	e762      	b.n	800b54e <_scanf_float+0x4a>
 800b688:	eb1a 0105 	adds.w	r1, sl, r5
 800b68c:	f47f af6d 	bne.w	800b56a <_scanf_float+0x66>
 800b690:	6822      	ldr	r2, [r4, #0]
 800b692:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800b696:	6022      	str	r2, [r4, #0]
 800b698:	460d      	mov	r5, r1
 800b69a:	468a      	mov	sl, r1
 800b69c:	f806 3b01 	strb.w	r3, [r6], #1
 800b6a0:	e7de      	b.n	800b660 <_scanf_float+0x15c>
 800b6a2:	6822      	ldr	r2, [r4, #0]
 800b6a4:	0610      	lsls	r0, r2, #24
 800b6a6:	f57f af60 	bpl.w	800b56a <_scanf_float+0x66>
 800b6aa:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b6ae:	6022      	str	r2, [r4, #0]
 800b6b0:	e7f4      	b.n	800b69c <_scanf_float+0x198>
 800b6b2:	f1ba 0f00 	cmp.w	sl, #0
 800b6b6:	d10c      	bne.n	800b6d2 <_scanf_float+0x1ce>
 800b6b8:	b977      	cbnz	r7, 800b6d8 <_scanf_float+0x1d4>
 800b6ba:	6822      	ldr	r2, [r4, #0]
 800b6bc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800b6c0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800b6c4:	d108      	bne.n	800b6d8 <_scanf_float+0x1d4>
 800b6c6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b6ca:	6022      	str	r2, [r4, #0]
 800b6cc:	f04f 0a01 	mov.w	sl, #1
 800b6d0:	e7e4      	b.n	800b69c <_scanf_float+0x198>
 800b6d2:	f1ba 0f02 	cmp.w	sl, #2
 800b6d6:	d050      	beq.n	800b77a <_scanf_float+0x276>
 800b6d8:	2d01      	cmp	r5, #1
 800b6da:	d002      	beq.n	800b6e2 <_scanf_float+0x1de>
 800b6dc:	2d04      	cmp	r5, #4
 800b6de:	f47f af44 	bne.w	800b56a <_scanf_float+0x66>
 800b6e2:	3501      	adds	r5, #1
 800b6e4:	b2ed      	uxtb	r5, r5
 800b6e6:	e7d9      	b.n	800b69c <_scanf_float+0x198>
 800b6e8:	f1ba 0f01 	cmp.w	sl, #1
 800b6ec:	f47f af3d 	bne.w	800b56a <_scanf_float+0x66>
 800b6f0:	f04f 0a02 	mov.w	sl, #2
 800b6f4:	e7d2      	b.n	800b69c <_scanf_float+0x198>
 800b6f6:	b975      	cbnz	r5, 800b716 <_scanf_float+0x212>
 800b6f8:	2f00      	cmp	r7, #0
 800b6fa:	f47f af37 	bne.w	800b56c <_scanf_float+0x68>
 800b6fe:	6822      	ldr	r2, [r4, #0]
 800b700:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800b704:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800b708:	f040 8103 	bne.w	800b912 <_scanf_float+0x40e>
 800b70c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b710:	6022      	str	r2, [r4, #0]
 800b712:	2501      	movs	r5, #1
 800b714:	e7c2      	b.n	800b69c <_scanf_float+0x198>
 800b716:	2d03      	cmp	r5, #3
 800b718:	d0e3      	beq.n	800b6e2 <_scanf_float+0x1de>
 800b71a:	2d05      	cmp	r5, #5
 800b71c:	e7df      	b.n	800b6de <_scanf_float+0x1da>
 800b71e:	2d02      	cmp	r5, #2
 800b720:	f47f af23 	bne.w	800b56a <_scanf_float+0x66>
 800b724:	2503      	movs	r5, #3
 800b726:	e7b9      	b.n	800b69c <_scanf_float+0x198>
 800b728:	2d06      	cmp	r5, #6
 800b72a:	f47f af1e 	bne.w	800b56a <_scanf_float+0x66>
 800b72e:	2507      	movs	r5, #7
 800b730:	e7b4      	b.n	800b69c <_scanf_float+0x198>
 800b732:	6822      	ldr	r2, [r4, #0]
 800b734:	0591      	lsls	r1, r2, #22
 800b736:	f57f af18 	bpl.w	800b56a <_scanf_float+0x66>
 800b73a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800b73e:	6022      	str	r2, [r4, #0]
 800b740:	9702      	str	r7, [sp, #8]
 800b742:	e7ab      	b.n	800b69c <_scanf_float+0x198>
 800b744:	6822      	ldr	r2, [r4, #0]
 800b746:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800b74a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800b74e:	d005      	beq.n	800b75c <_scanf_float+0x258>
 800b750:	0550      	lsls	r0, r2, #21
 800b752:	f57f af0a 	bpl.w	800b56a <_scanf_float+0x66>
 800b756:	2f00      	cmp	r7, #0
 800b758:	f000 80db 	beq.w	800b912 <_scanf_float+0x40e>
 800b75c:	0591      	lsls	r1, r2, #22
 800b75e:	bf58      	it	pl
 800b760:	9902      	ldrpl	r1, [sp, #8]
 800b762:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b766:	bf58      	it	pl
 800b768:	1a79      	subpl	r1, r7, r1
 800b76a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800b76e:	bf58      	it	pl
 800b770:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800b774:	6022      	str	r2, [r4, #0]
 800b776:	2700      	movs	r7, #0
 800b778:	e790      	b.n	800b69c <_scanf_float+0x198>
 800b77a:	f04f 0a03 	mov.w	sl, #3
 800b77e:	e78d      	b.n	800b69c <_scanf_float+0x198>
 800b780:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800b784:	4649      	mov	r1, r9
 800b786:	4640      	mov	r0, r8
 800b788:	4798      	blx	r3
 800b78a:	2800      	cmp	r0, #0
 800b78c:	f43f aedf 	beq.w	800b54e <_scanf_float+0x4a>
 800b790:	e6eb      	b.n	800b56a <_scanf_float+0x66>
 800b792:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b796:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b79a:	464a      	mov	r2, r9
 800b79c:	4640      	mov	r0, r8
 800b79e:	4798      	blx	r3
 800b7a0:	6923      	ldr	r3, [r4, #16]
 800b7a2:	3b01      	subs	r3, #1
 800b7a4:	6123      	str	r3, [r4, #16]
 800b7a6:	e6eb      	b.n	800b580 <_scanf_float+0x7c>
 800b7a8:	1e6b      	subs	r3, r5, #1
 800b7aa:	2b06      	cmp	r3, #6
 800b7ac:	d824      	bhi.n	800b7f8 <_scanf_float+0x2f4>
 800b7ae:	2d02      	cmp	r5, #2
 800b7b0:	d836      	bhi.n	800b820 <_scanf_float+0x31c>
 800b7b2:	9b01      	ldr	r3, [sp, #4]
 800b7b4:	429e      	cmp	r6, r3
 800b7b6:	f67f aee7 	bls.w	800b588 <_scanf_float+0x84>
 800b7ba:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b7be:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b7c2:	464a      	mov	r2, r9
 800b7c4:	4640      	mov	r0, r8
 800b7c6:	4798      	blx	r3
 800b7c8:	6923      	ldr	r3, [r4, #16]
 800b7ca:	3b01      	subs	r3, #1
 800b7cc:	6123      	str	r3, [r4, #16]
 800b7ce:	e7f0      	b.n	800b7b2 <_scanf_float+0x2ae>
 800b7d0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b7d4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800b7d8:	464a      	mov	r2, r9
 800b7da:	4640      	mov	r0, r8
 800b7dc:	4798      	blx	r3
 800b7de:	6923      	ldr	r3, [r4, #16]
 800b7e0:	3b01      	subs	r3, #1
 800b7e2:	6123      	str	r3, [r4, #16]
 800b7e4:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b7e8:	fa5f fa8a 	uxtb.w	sl, sl
 800b7ec:	f1ba 0f02 	cmp.w	sl, #2
 800b7f0:	d1ee      	bne.n	800b7d0 <_scanf_float+0x2cc>
 800b7f2:	3d03      	subs	r5, #3
 800b7f4:	b2ed      	uxtb	r5, r5
 800b7f6:	1b76      	subs	r6, r6, r5
 800b7f8:	6823      	ldr	r3, [r4, #0]
 800b7fa:	05da      	lsls	r2, r3, #23
 800b7fc:	d530      	bpl.n	800b860 <_scanf_float+0x35c>
 800b7fe:	055b      	lsls	r3, r3, #21
 800b800:	d511      	bpl.n	800b826 <_scanf_float+0x322>
 800b802:	9b01      	ldr	r3, [sp, #4]
 800b804:	429e      	cmp	r6, r3
 800b806:	f67f aebf 	bls.w	800b588 <_scanf_float+0x84>
 800b80a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b80e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b812:	464a      	mov	r2, r9
 800b814:	4640      	mov	r0, r8
 800b816:	4798      	blx	r3
 800b818:	6923      	ldr	r3, [r4, #16]
 800b81a:	3b01      	subs	r3, #1
 800b81c:	6123      	str	r3, [r4, #16]
 800b81e:	e7f0      	b.n	800b802 <_scanf_float+0x2fe>
 800b820:	46aa      	mov	sl, r5
 800b822:	46b3      	mov	fp, r6
 800b824:	e7de      	b.n	800b7e4 <_scanf_float+0x2e0>
 800b826:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800b82a:	6923      	ldr	r3, [r4, #16]
 800b82c:	2965      	cmp	r1, #101	@ 0x65
 800b82e:	f103 33ff 	add.w	r3, r3, #4294967295
 800b832:	f106 35ff 	add.w	r5, r6, #4294967295
 800b836:	6123      	str	r3, [r4, #16]
 800b838:	d00c      	beq.n	800b854 <_scanf_float+0x350>
 800b83a:	2945      	cmp	r1, #69	@ 0x45
 800b83c:	d00a      	beq.n	800b854 <_scanf_float+0x350>
 800b83e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b842:	464a      	mov	r2, r9
 800b844:	4640      	mov	r0, r8
 800b846:	4798      	blx	r3
 800b848:	6923      	ldr	r3, [r4, #16]
 800b84a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800b84e:	3b01      	subs	r3, #1
 800b850:	1eb5      	subs	r5, r6, #2
 800b852:	6123      	str	r3, [r4, #16]
 800b854:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b858:	464a      	mov	r2, r9
 800b85a:	4640      	mov	r0, r8
 800b85c:	4798      	blx	r3
 800b85e:	462e      	mov	r6, r5
 800b860:	6822      	ldr	r2, [r4, #0]
 800b862:	f012 0210 	ands.w	r2, r2, #16
 800b866:	d001      	beq.n	800b86c <_scanf_float+0x368>
 800b868:	2000      	movs	r0, #0
 800b86a:	e68e      	b.n	800b58a <_scanf_float+0x86>
 800b86c:	7032      	strb	r2, [r6, #0]
 800b86e:	6823      	ldr	r3, [r4, #0]
 800b870:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800b874:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b878:	d125      	bne.n	800b8c6 <_scanf_float+0x3c2>
 800b87a:	9b02      	ldr	r3, [sp, #8]
 800b87c:	429f      	cmp	r7, r3
 800b87e:	d00a      	beq.n	800b896 <_scanf_float+0x392>
 800b880:	1bda      	subs	r2, r3, r7
 800b882:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800b886:	429e      	cmp	r6, r3
 800b888:	bf28      	it	cs
 800b88a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800b88e:	4922      	ldr	r1, [pc, #136]	@ (800b918 <_scanf_float+0x414>)
 800b890:	4630      	mov	r0, r6
 800b892:	f000 f9ad 	bl	800bbf0 <siprintf>
 800b896:	9901      	ldr	r1, [sp, #4]
 800b898:	2200      	movs	r2, #0
 800b89a:	4640      	mov	r0, r8
 800b89c:	f002 fd58 	bl	800e350 <_strtod_r>
 800b8a0:	9b03      	ldr	r3, [sp, #12]
 800b8a2:	6821      	ldr	r1, [r4, #0]
 800b8a4:	681b      	ldr	r3, [r3, #0]
 800b8a6:	f011 0f02 	tst.w	r1, #2
 800b8aa:	ec57 6b10 	vmov	r6, r7, d0
 800b8ae:	f103 0204 	add.w	r2, r3, #4
 800b8b2:	d015      	beq.n	800b8e0 <_scanf_float+0x3dc>
 800b8b4:	9903      	ldr	r1, [sp, #12]
 800b8b6:	600a      	str	r2, [r1, #0]
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	e9c3 6700 	strd	r6, r7, [r3]
 800b8be:	68e3      	ldr	r3, [r4, #12]
 800b8c0:	3301      	adds	r3, #1
 800b8c2:	60e3      	str	r3, [r4, #12]
 800b8c4:	e7d0      	b.n	800b868 <_scanf_float+0x364>
 800b8c6:	9b04      	ldr	r3, [sp, #16]
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	d0e4      	beq.n	800b896 <_scanf_float+0x392>
 800b8cc:	9905      	ldr	r1, [sp, #20]
 800b8ce:	230a      	movs	r3, #10
 800b8d0:	3101      	adds	r1, #1
 800b8d2:	4640      	mov	r0, r8
 800b8d4:	f002 fdbc 	bl	800e450 <_strtol_r>
 800b8d8:	9b04      	ldr	r3, [sp, #16]
 800b8da:	9e05      	ldr	r6, [sp, #20]
 800b8dc:	1ac2      	subs	r2, r0, r3
 800b8de:	e7d0      	b.n	800b882 <_scanf_float+0x37e>
 800b8e0:	f011 0f04 	tst.w	r1, #4
 800b8e4:	9903      	ldr	r1, [sp, #12]
 800b8e6:	600a      	str	r2, [r1, #0]
 800b8e8:	d1e6      	bne.n	800b8b8 <_scanf_float+0x3b4>
 800b8ea:	681d      	ldr	r5, [r3, #0]
 800b8ec:	4632      	mov	r2, r6
 800b8ee:	463b      	mov	r3, r7
 800b8f0:	4630      	mov	r0, r6
 800b8f2:	4639      	mov	r1, r7
 800b8f4:	f7f5 f922 	bl	8000b3c <__aeabi_dcmpun>
 800b8f8:	b128      	cbz	r0, 800b906 <_scanf_float+0x402>
 800b8fa:	4808      	ldr	r0, [pc, #32]	@ (800b91c <_scanf_float+0x418>)
 800b8fc:	f000 fb00 	bl	800bf00 <nanf>
 800b900:	ed85 0a00 	vstr	s0, [r5]
 800b904:	e7db      	b.n	800b8be <_scanf_float+0x3ba>
 800b906:	4630      	mov	r0, r6
 800b908:	4639      	mov	r1, r7
 800b90a:	f7f5 f975 	bl	8000bf8 <__aeabi_d2f>
 800b90e:	6028      	str	r0, [r5, #0]
 800b910:	e7d5      	b.n	800b8be <_scanf_float+0x3ba>
 800b912:	2700      	movs	r7, #0
 800b914:	e62e      	b.n	800b574 <_scanf_float+0x70>
 800b916:	bf00      	nop
 800b918:	08010bf4 	.word	0x08010bf4
 800b91c:	08010c34 	.word	0x08010c34

0800b920 <std>:
 800b920:	2300      	movs	r3, #0
 800b922:	b510      	push	{r4, lr}
 800b924:	4604      	mov	r4, r0
 800b926:	e9c0 3300 	strd	r3, r3, [r0]
 800b92a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b92e:	6083      	str	r3, [r0, #8]
 800b930:	8181      	strh	r1, [r0, #12]
 800b932:	6643      	str	r3, [r0, #100]	@ 0x64
 800b934:	81c2      	strh	r2, [r0, #14]
 800b936:	6183      	str	r3, [r0, #24]
 800b938:	4619      	mov	r1, r3
 800b93a:	2208      	movs	r2, #8
 800b93c:	305c      	adds	r0, #92	@ 0x5c
 800b93e:	f000 fa51 	bl	800bde4 <memset>
 800b942:	4b0d      	ldr	r3, [pc, #52]	@ (800b978 <std+0x58>)
 800b944:	6263      	str	r3, [r4, #36]	@ 0x24
 800b946:	4b0d      	ldr	r3, [pc, #52]	@ (800b97c <std+0x5c>)
 800b948:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b94a:	4b0d      	ldr	r3, [pc, #52]	@ (800b980 <std+0x60>)
 800b94c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b94e:	4b0d      	ldr	r3, [pc, #52]	@ (800b984 <std+0x64>)
 800b950:	6323      	str	r3, [r4, #48]	@ 0x30
 800b952:	4b0d      	ldr	r3, [pc, #52]	@ (800b988 <std+0x68>)
 800b954:	6224      	str	r4, [r4, #32]
 800b956:	429c      	cmp	r4, r3
 800b958:	d006      	beq.n	800b968 <std+0x48>
 800b95a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b95e:	4294      	cmp	r4, r2
 800b960:	d002      	beq.n	800b968 <std+0x48>
 800b962:	33d0      	adds	r3, #208	@ 0xd0
 800b964:	429c      	cmp	r4, r3
 800b966:	d105      	bne.n	800b974 <std+0x54>
 800b968:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b96c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b970:	f000 bab4 	b.w	800bedc <__retarget_lock_init_recursive>
 800b974:	bd10      	pop	{r4, pc}
 800b976:	bf00      	nop
 800b978:	0800bc35 	.word	0x0800bc35
 800b97c:	0800bc57 	.word	0x0800bc57
 800b980:	0800bc8f 	.word	0x0800bc8f
 800b984:	0800bcb3 	.word	0x0800bcb3
 800b988:	20013800 	.word	0x20013800

0800b98c <stdio_exit_handler>:
 800b98c:	4a02      	ldr	r2, [pc, #8]	@ (800b998 <stdio_exit_handler+0xc>)
 800b98e:	4903      	ldr	r1, [pc, #12]	@ (800b99c <stdio_exit_handler+0x10>)
 800b990:	4803      	ldr	r0, [pc, #12]	@ (800b9a0 <stdio_exit_handler+0x14>)
 800b992:	f000 b869 	b.w	800ba68 <_fwalk_sglue>
 800b996:	bf00      	nop
 800b998:	2000d12c 	.word	0x2000d12c
 800b99c:	0800ea91 	.word	0x0800ea91
 800b9a0:	2000d13c 	.word	0x2000d13c

0800b9a4 <cleanup_stdio>:
 800b9a4:	6841      	ldr	r1, [r0, #4]
 800b9a6:	4b0c      	ldr	r3, [pc, #48]	@ (800b9d8 <cleanup_stdio+0x34>)
 800b9a8:	4299      	cmp	r1, r3
 800b9aa:	b510      	push	{r4, lr}
 800b9ac:	4604      	mov	r4, r0
 800b9ae:	d001      	beq.n	800b9b4 <cleanup_stdio+0x10>
 800b9b0:	f003 f86e 	bl	800ea90 <_fflush_r>
 800b9b4:	68a1      	ldr	r1, [r4, #8]
 800b9b6:	4b09      	ldr	r3, [pc, #36]	@ (800b9dc <cleanup_stdio+0x38>)
 800b9b8:	4299      	cmp	r1, r3
 800b9ba:	d002      	beq.n	800b9c2 <cleanup_stdio+0x1e>
 800b9bc:	4620      	mov	r0, r4
 800b9be:	f003 f867 	bl	800ea90 <_fflush_r>
 800b9c2:	68e1      	ldr	r1, [r4, #12]
 800b9c4:	4b06      	ldr	r3, [pc, #24]	@ (800b9e0 <cleanup_stdio+0x3c>)
 800b9c6:	4299      	cmp	r1, r3
 800b9c8:	d004      	beq.n	800b9d4 <cleanup_stdio+0x30>
 800b9ca:	4620      	mov	r0, r4
 800b9cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b9d0:	f003 b85e 	b.w	800ea90 <_fflush_r>
 800b9d4:	bd10      	pop	{r4, pc}
 800b9d6:	bf00      	nop
 800b9d8:	20013800 	.word	0x20013800
 800b9dc:	20013868 	.word	0x20013868
 800b9e0:	200138d0 	.word	0x200138d0

0800b9e4 <global_stdio_init.part.0>:
 800b9e4:	b510      	push	{r4, lr}
 800b9e6:	4b0b      	ldr	r3, [pc, #44]	@ (800ba14 <global_stdio_init.part.0+0x30>)
 800b9e8:	4c0b      	ldr	r4, [pc, #44]	@ (800ba18 <global_stdio_init.part.0+0x34>)
 800b9ea:	4a0c      	ldr	r2, [pc, #48]	@ (800ba1c <global_stdio_init.part.0+0x38>)
 800b9ec:	601a      	str	r2, [r3, #0]
 800b9ee:	4620      	mov	r0, r4
 800b9f0:	2200      	movs	r2, #0
 800b9f2:	2104      	movs	r1, #4
 800b9f4:	f7ff ff94 	bl	800b920 <std>
 800b9f8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b9fc:	2201      	movs	r2, #1
 800b9fe:	2109      	movs	r1, #9
 800ba00:	f7ff ff8e 	bl	800b920 <std>
 800ba04:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ba08:	2202      	movs	r2, #2
 800ba0a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ba0e:	2112      	movs	r1, #18
 800ba10:	f7ff bf86 	b.w	800b920 <std>
 800ba14:	20013938 	.word	0x20013938
 800ba18:	20013800 	.word	0x20013800
 800ba1c:	0800b98d 	.word	0x0800b98d

0800ba20 <__sfp_lock_acquire>:
 800ba20:	4801      	ldr	r0, [pc, #4]	@ (800ba28 <__sfp_lock_acquire+0x8>)
 800ba22:	f000 ba5c 	b.w	800bede <__retarget_lock_acquire_recursive>
 800ba26:	bf00      	nop
 800ba28:	20013941 	.word	0x20013941

0800ba2c <__sfp_lock_release>:
 800ba2c:	4801      	ldr	r0, [pc, #4]	@ (800ba34 <__sfp_lock_release+0x8>)
 800ba2e:	f000 ba57 	b.w	800bee0 <__retarget_lock_release_recursive>
 800ba32:	bf00      	nop
 800ba34:	20013941 	.word	0x20013941

0800ba38 <__sinit>:
 800ba38:	b510      	push	{r4, lr}
 800ba3a:	4604      	mov	r4, r0
 800ba3c:	f7ff fff0 	bl	800ba20 <__sfp_lock_acquire>
 800ba40:	6a23      	ldr	r3, [r4, #32]
 800ba42:	b11b      	cbz	r3, 800ba4c <__sinit+0x14>
 800ba44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ba48:	f7ff bff0 	b.w	800ba2c <__sfp_lock_release>
 800ba4c:	4b04      	ldr	r3, [pc, #16]	@ (800ba60 <__sinit+0x28>)
 800ba4e:	6223      	str	r3, [r4, #32]
 800ba50:	4b04      	ldr	r3, [pc, #16]	@ (800ba64 <__sinit+0x2c>)
 800ba52:	681b      	ldr	r3, [r3, #0]
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d1f5      	bne.n	800ba44 <__sinit+0xc>
 800ba58:	f7ff ffc4 	bl	800b9e4 <global_stdio_init.part.0>
 800ba5c:	e7f2      	b.n	800ba44 <__sinit+0xc>
 800ba5e:	bf00      	nop
 800ba60:	0800b9a5 	.word	0x0800b9a5
 800ba64:	20013938 	.word	0x20013938

0800ba68 <_fwalk_sglue>:
 800ba68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba6c:	4607      	mov	r7, r0
 800ba6e:	4688      	mov	r8, r1
 800ba70:	4614      	mov	r4, r2
 800ba72:	2600      	movs	r6, #0
 800ba74:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ba78:	f1b9 0901 	subs.w	r9, r9, #1
 800ba7c:	d505      	bpl.n	800ba8a <_fwalk_sglue+0x22>
 800ba7e:	6824      	ldr	r4, [r4, #0]
 800ba80:	2c00      	cmp	r4, #0
 800ba82:	d1f7      	bne.n	800ba74 <_fwalk_sglue+0xc>
 800ba84:	4630      	mov	r0, r6
 800ba86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba8a:	89ab      	ldrh	r3, [r5, #12]
 800ba8c:	2b01      	cmp	r3, #1
 800ba8e:	d907      	bls.n	800baa0 <_fwalk_sglue+0x38>
 800ba90:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ba94:	3301      	adds	r3, #1
 800ba96:	d003      	beq.n	800baa0 <_fwalk_sglue+0x38>
 800ba98:	4629      	mov	r1, r5
 800ba9a:	4638      	mov	r0, r7
 800ba9c:	47c0      	blx	r8
 800ba9e:	4306      	orrs	r6, r0
 800baa0:	3568      	adds	r5, #104	@ 0x68
 800baa2:	e7e9      	b.n	800ba78 <_fwalk_sglue+0x10>

0800baa4 <iprintf>:
 800baa4:	b40f      	push	{r0, r1, r2, r3}
 800baa6:	b507      	push	{r0, r1, r2, lr}
 800baa8:	4906      	ldr	r1, [pc, #24]	@ (800bac4 <iprintf+0x20>)
 800baaa:	ab04      	add	r3, sp, #16
 800baac:	6808      	ldr	r0, [r1, #0]
 800baae:	f853 2b04 	ldr.w	r2, [r3], #4
 800bab2:	6881      	ldr	r1, [r0, #8]
 800bab4:	9301      	str	r3, [sp, #4]
 800bab6:	f002 fe4f 	bl	800e758 <_vfiprintf_r>
 800baba:	b003      	add	sp, #12
 800babc:	f85d eb04 	ldr.w	lr, [sp], #4
 800bac0:	b004      	add	sp, #16
 800bac2:	4770      	bx	lr
 800bac4:	2000d138 	.word	0x2000d138

0800bac8 <_puts_r>:
 800bac8:	6a03      	ldr	r3, [r0, #32]
 800baca:	b570      	push	{r4, r5, r6, lr}
 800bacc:	6884      	ldr	r4, [r0, #8]
 800bace:	4605      	mov	r5, r0
 800bad0:	460e      	mov	r6, r1
 800bad2:	b90b      	cbnz	r3, 800bad8 <_puts_r+0x10>
 800bad4:	f7ff ffb0 	bl	800ba38 <__sinit>
 800bad8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bada:	07db      	lsls	r3, r3, #31
 800badc:	d405      	bmi.n	800baea <_puts_r+0x22>
 800bade:	89a3      	ldrh	r3, [r4, #12]
 800bae0:	0598      	lsls	r0, r3, #22
 800bae2:	d402      	bmi.n	800baea <_puts_r+0x22>
 800bae4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bae6:	f000 f9fa 	bl	800bede <__retarget_lock_acquire_recursive>
 800baea:	89a3      	ldrh	r3, [r4, #12]
 800baec:	0719      	lsls	r1, r3, #28
 800baee:	d502      	bpl.n	800baf6 <_puts_r+0x2e>
 800baf0:	6923      	ldr	r3, [r4, #16]
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	d135      	bne.n	800bb62 <_puts_r+0x9a>
 800baf6:	4621      	mov	r1, r4
 800baf8:	4628      	mov	r0, r5
 800bafa:	f000 f91d 	bl	800bd38 <__swsetup_r>
 800bafe:	b380      	cbz	r0, 800bb62 <_puts_r+0x9a>
 800bb00:	f04f 35ff 	mov.w	r5, #4294967295
 800bb04:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bb06:	07da      	lsls	r2, r3, #31
 800bb08:	d405      	bmi.n	800bb16 <_puts_r+0x4e>
 800bb0a:	89a3      	ldrh	r3, [r4, #12]
 800bb0c:	059b      	lsls	r3, r3, #22
 800bb0e:	d402      	bmi.n	800bb16 <_puts_r+0x4e>
 800bb10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bb12:	f000 f9e5 	bl	800bee0 <__retarget_lock_release_recursive>
 800bb16:	4628      	mov	r0, r5
 800bb18:	bd70      	pop	{r4, r5, r6, pc}
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	da04      	bge.n	800bb28 <_puts_r+0x60>
 800bb1e:	69a2      	ldr	r2, [r4, #24]
 800bb20:	429a      	cmp	r2, r3
 800bb22:	dc17      	bgt.n	800bb54 <_puts_r+0x8c>
 800bb24:	290a      	cmp	r1, #10
 800bb26:	d015      	beq.n	800bb54 <_puts_r+0x8c>
 800bb28:	6823      	ldr	r3, [r4, #0]
 800bb2a:	1c5a      	adds	r2, r3, #1
 800bb2c:	6022      	str	r2, [r4, #0]
 800bb2e:	7019      	strb	r1, [r3, #0]
 800bb30:	68a3      	ldr	r3, [r4, #8]
 800bb32:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800bb36:	3b01      	subs	r3, #1
 800bb38:	60a3      	str	r3, [r4, #8]
 800bb3a:	2900      	cmp	r1, #0
 800bb3c:	d1ed      	bne.n	800bb1a <_puts_r+0x52>
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	da11      	bge.n	800bb66 <_puts_r+0x9e>
 800bb42:	4622      	mov	r2, r4
 800bb44:	210a      	movs	r1, #10
 800bb46:	4628      	mov	r0, r5
 800bb48:	f000 f8b7 	bl	800bcba <__swbuf_r>
 800bb4c:	3001      	adds	r0, #1
 800bb4e:	d0d7      	beq.n	800bb00 <_puts_r+0x38>
 800bb50:	250a      	movs	r5, #10
 800bb52:	e7d7      	b.n	800bb04 <_puts_r+0x3c>
 800bb54:	4622      	mov	r2, r4
 800bb56:	4628      	mov	r0, r5
 800bb58:	f000 f8af 	bl	800bcba <__swbuf_r>
 800bb5c:	3001      	adds	r0, #1
 800bb5e:	d1e7      	bne.n	800bb30 <_puts_r+0x68>
 800bb60:	e7ce      	b.n	800bb00 <_puts_r+0x38>
 800bb62:	3e01      	subs	r6, #1
 800bb64:	e7e4      	b.n	800bb30 <_puts_r+0x68>
 800bb66:	6823      	ldr	r3, [r4, #0]
 800bb68:	1c5a      	adds	r2, r3, #1
 800bb6a:	6022      	str	r2, [r4, #0]
 800bb6c:	220a      	movs	r2, #10
 800bb6e:	701a      	strb	r2, [r3, #0]
 800bb70:	e7ee      	b.n	800bb50 <_puts_r+0x88>
	...

0800bb74 <puts>:
 800bb74:	4b02      	ldr	r3, [pc, #8]	@ (800bb80 <puts+0xc>)
 800bb76:	4601      	mov	r1, r0
 800bb78:	6818      	ldr	r0, [r3, #0]
 800bb7a:	f7ff bfa5 	b.w	800bac8 <_puts_r>
 800bb7e:	bf00      	nop
 800bb80:	2000d138 	.word	0x2000d138

0800bb84 <sniprintf>:
 800bb84:	b40c      	push	{r2, r3}
 800bb86:	b530      	push	{r4, r5, lr}
 800bb88:	4b18      	ldr	r3, [pc, #96]	@ (800bbec <sniprintf+0x68>)
 800bb8a:	1e0c      	subs	r4, r1, #0
 800bb8c:	681d      	ldr	r5, [r3, #0]
 800bb8e:	b09d      	sub	sp, #116	@ 0x74
 800bb90:	da08      	bge.n	800bba4 <sniprintf+0x20>
 800bb92:	238b      	movs	r3, #139	@ 0x8b
 800bb94:	602b      	str	r3, [r5, #0]
 800bb96:	f04f 30ff 	mov.w	r0, #4294967295
 800bb9a:	b01d      	add	sp, #116	@ 0x74
 800bb9c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bba0:	b002      	add	sp, #8
 800bba2:	4770      	bx	lr
 800bba4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800bba8:	f8ad 3014 	strh.w	r3, [sp, #20]
 800bbac:	f04f 0300 	mov.w	r3, #0
 800bbb0:	931b      	str	r3, [sp, #108]	@ 0x6c
 800bbb2:	bf14      	ite	ne
 800bbb4:	f104 33ff 	addne.w	r3, r4, #4294967295
 800bbb8:	4623      	moveq	r3, r4
 800bbba:	9304      	str	r3, [sp, #16]
 800bbbc:	9307      	str	r3, [sp, #28]
 800bbbe:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800bbc2:	9002      	str	r0, [sp, #8]
 800bbc4:	9006      	str	r0, [sp, #24]
 800bbc6:	f8ad 3016 	strh.w	r3, [sp, #22]
 800bbca:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800bbcc:	ab21      	add	r3, sp, #132	@ 0x84
 800bbce:	a902      	add	r1, sp, #8
 800bbd0:	4628      	mov	r0, r5
 800bbd2:	9301      	str	r3, [sp, #4]
 800bbd4:	f002 fc9a 	bl	800e50c <_svfiprintf_r>
 800bbd8:	1c43      	adds	r3, r0, #1
 800bbda:	bfbc      	itt	lt
 800bbdc:	238b      	movlt	r3, #139	@ 0x8b
 800bbde:	602b      	strlt	r3, [r5, #0]
 800bbe0:	2c00      	cmp	r4, #0
 800bbe2:	d0da      	beq.n	800bb9a <sniprintf+0x16>
 800bbe4:	9b02      	ldr	r3, [sp, #8]
 800bbe6:	2200      	movs	r2, #0
 800bbe8:	701a      	strb	r2, [r3, #0]
 800bbea:	e7d6      	b.n	800bb9a <sniprintf+0x16>
 800bbec:	2000d138 	.word	0x2000d138

0800bbf0 <siprintf>:
 800bbf0:	b40e      	push	{r1, r2, r3}
 800bbf2:	b510      	push	{r4, lr}
 800bbf4:	b09d      	sub	sp, #116	@ 0x74
 800bbf6:	ab1f      	add	r3, sp, #124	@ 0x7c
 800bbf8:	9002      	str	r0, [sp, #8]
 800bbfa:	9006      	str	r0, [sp, #24]
 800bbfc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800bc00:	480a      	ldr	r0, [pc, #40]	@ (800bc2c <siprintf+0x3c>)
 800bc02:	9107      	str	r1, [sp, #28]
 800bc04:	9104      	str	r1, [sp, #16]
 800bc06:	490a      	ldr	r1, [pc, #40]	@ (800bc30 <siprintf+0x40>)
 800bc08:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc0c:	9105      	str	r1, [sp, #20]
 800bc0e:	2400      	movs	r4, #0
 800bc10:	a902      	add	r1, sp, #8
 800bc12:	6800      	ldr	r0, [r0, #0]
 800bc14:	9301      	str	r3, [sp, #4]
 800bc16:	941b      	str	r4, [sp, #108]	@ 0x6c
 800bc18:	f002 fc78 	bl	800e50c <_svfiprintf_r>
 800bc1c:	9b02      	ldr	r3, [sp, #8]
 800bc1e:	701c      	strb	r4, [r3, #0]
 800bc20:	b01d      	add	sp, #116	@ 0x74
 800bc22:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bc26:	b003      	add	sp, #12
 800bc28:	4770      	bx	lr
 800bc2a:	bf00      	nop
 800bc2c:	2000d138 	.word	0x2000d138
 800bc30:	ffff0208 	.word	0xffff0208

0800bc34 <__sread>:
 800bc34:	b510      	push	{r4, lr}
 800bc36:	460c      	mov	r4, r1
 800bc38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc3c:	f000 f900 	bl	800be40 <_read_r>
 800bc40:	2800      	cmp	r0, #0
 800bc42:	bfab      	itete	ge
 800bc44:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800bc46:	89a3      	ldrhlt	r3, [r4, #12]
 800bc48:	181b      	addge	r3, r3, r0
 800bc4a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800bc4e:	bfac      	ite	ge
 800bc50:	6563      	strge	r3, [r4, #84]	@ 0x54
 800bc52:	81a3      	strhlt	r3, [r4, #12]
 800bc54:	bd10      	pop	{r4, pc}

0800bc56 <__swrite>:
 800bc56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc5a:	461f      	mov	r7, r3
 800bc5c:	898b      	ldrh	r3, [r1, #12]
 800bc5e:	05db      	lsls	r3, r3, #23
 800bc60:	4605      	mov	r5, r0
 800bc62:	460c      	mov	r4, r1
 800bc64:	4616      	mov	r6, r2
 800bc66:	d505      	bpl.n	800bc74 <__swrite+0x1e>
 800bc68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc6c:	2302      	movs	r3, #2
 800bc6e:	2200      	movs	r2, #0
 800bc70:	f000 f8d4 	bl	800be1c <_lseek_r>
 800bc74:	89a3      	ldrh	r3, [r4, #12]
 800bc76:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bc7a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bc7e:	81a3      	strh	r3, [r4, #12]
 800bc80:	4632      	mov	r2, r6
 800bc82:	463b      	mov	r3, r7
 800bc84:	4628      	mov	r0, r5
 800bc86:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bc8a:	f000 b8eb 	b.w	800be64 <_write_r>

0800bc8e <__sseek>:
 800bc8e:	b510      	push	{r4, lr}
 800bc90:	460c      	mov	r4, r1
 800bc92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc96:	f000 f8c1 	bl	800be1c <_lseek_r>
 800bc9a:	1c43      	adds	r3, r0, #1
 800bc9c:	89a3      	ldrh	r3, [r4, #12]
 800bc9e:	bf15      	itete	ne
 800bca0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800bca2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800bca6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800bcaa:	81a3      	strheq	r3, [r4, #12]
 800bcac:	bf18      	it	ne
 800bcae:	81a3      	strhne	r3, [r4, #12]
 800bcb0:	bd10      	pop	{r4, pc}

0800bcb2 <__sclose>:
 800bcb2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bcb6:	f000 b8a1 	b.w	800bdfc <_close_r>

0800bcba <__swbuf_r>:
 800bcba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bcbc:	460e      	mov	r6, r1
 800bcbe:	4614      	mov	r4, r2
 800bcc0:	4605      	mov	r5, r0
 800bcc2:	b118      	cbz	r0, 800bccc <__swbuf_r+0x12>
 800bcc4:	6a03      	ldr	r3, [r0, #32]
 800bcc6:	b90b      	cbnz	r3, 800bccc <__swbuf_r+0x12>
 800bcc8:	f7ff feb6 	bl	800ba38 <__sinit>
 800bccc:	69a3      	ldr	r3, [r4, #24]
 800bcce:	60a3      	str	r3, [r4, #8]
 800bcd0:	89a3      	ldrh	r3, [r4, #12]
 800bcd2:	071a      	lsls	r2, r3, #28
 800bcd4:	d501      	bpl.n	800bcda <__swbuf_r+0x20>
 800bcd6:	6923      	ldr	r3, [r4, #16]
 800bcd8:	b943      	cbnz	r3, 800bcec <__swbuf_r+0x32>
 800bcda:	4621      	mov	r1, r4
 800bcdc:	4628      	mov	r0, r5
 800bcde:	f000 f82b 	bl	800bd38 <__swsetup_r>
 800bce2:	b118      	cbz	r0, 800bcec <__swbuf_r+0x32>
 800bce4:	f04f 37ff 	mov.w	r7, #4294967295
 800bce8:	4638      	mov	r0, r7
 800bcea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bcec:	6823      	ldr	r3, [r4, #0]
 800bcee:	6922      	ldr	r2, [r4, #16]
 800bcf0:	1a98      	subs	r0, r3, r2
 800bcf2:	6963      	ldr	r3, [r4, #20]
 800bcf4:	b2f6      	uxtb	r6, r6
 800bcf6:	4283      	cmp	r3, r0
 800bcf8:	4637      	mov	r7, r6
 800bcfa:	dc05      	bgt.n	800bd08 <__swbuf_r+0x4e>
 800bcfc:	4621      	mov	r1, r4
 800bcfe:	4628      	mov	r0, r5
 800bd00:	f002 fec6 	bl	800ea90 <_fflush_r>
 800bd04:	2800      	cmp	r0, #0
 800bd06:	d1ed      	bne.n	800bce4 <__swbuf_r+0x2a>
 800bd08:	68a3      	ldr	r3, [r4, #8]
 800bd0a:	3b01      	subs	r3, #1
 800bd0c:	60a3      	str	r3, [r4, #8]
 800bd0e:	6823      	ldr	r3, [r4, #0]
 800bd10:	1c5a      	adds	r2, r3, #1
 800bd12:	6022      	str	r2, [r4, #0]
 800bd14:	701e      	strb	r6, [r3, #0]
 800bd16:	6962      	ldr	r2, [r4, #20]
 800bd18:	1c43      	adds	r3, r0, #1
 800bd1a:	429a      	cmp	r2, r3
 800bd1c:	d004      	beq.n	800bd28 <__swbuf_r+0x6e>
 800bd1e:	89a3      	ldrh	r3, [r4, #12]
 800bd20:	07db      	lsls	r3, r3, #31
 800bd22:	d5e1      	bpl.n	800bce8 <__swbuf_r+0x2e>
 800bd24:	2e0a      	cmp	r6, #10
 800bd26:	d1df      	bne.n	800bce8 <__swbuf_r+0x2e>
 800bd28:	4621      	mov	r1, r4
 800bd2a:	4628      	mov	r0, r5
 800bd2c:	f002 feb0 	bl	800ea90 <_fflush_r>
 800bd30:	2800      	cmp	r0, #0
 800bd32:	d0d9      	beq.n	800bce8 <__swbuf_r+0x2e>
 800bd34:	e7d6      	b.n	800bce4 <__swbuf_r+0x2a>
	...

0800bd38 <__swsetup_r>:
 800bd38:	b538      	push	{r3, r4, r5, lr}
 800bd3a:	4b29      	ldr	r3, [pc, #164]	@ (800bde0 <__swsetup_r+0xa8>)
 800bd3c:	4605      	mov	r5, r0
 800bd3e:	6818      	ldr	r0, [r3, #0]
 800bd40:	460c      	mov	r4, r1
 800bd42:	b118      	cbz	r0, 800bd4c <__swsetup_r+0x14>
 800bd44:	6a03      	ldr	r3, [r0, #32]
 800bd46:	b90b      	cbnz	r3, 800bd4c <__swsetup_r+0x14>
 800bd48:	f7ff fe76 	bl	800ba38 <__sinit>
 800bd4c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd50:	0719      	lsls	r1, r3, #28
 800bd52:	d422      	bmi.n	800bd9a <__swsetup_r+0x62>
 800bd54:	06da      	lsls	r2, r3, #27
 800bd56:	d407      	bmi.n	800bd68 <__swsetup_r+0x30>
 800bd58:	2209      	movs	r2, #9
 800bd5a:	602a      	str	r2, [r5, #0]
 800bd5c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bd60:	81a3      	strh	r3, [r4, #12]
 800bd62:	f04f 30ff 	mov.w	r0, #4294967295
 800bd66:	e033      	b.n	800bdd0 <__swsetup_r+0x98>
 800bd68:	0758      	lsls	r0, r3, #29
 800bd6a:	d512      	bpl.n	800bd92 <__swsetup_r+0x5a>
 800bd6c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bd6e:	b141      	cbz	r1, 800bd82 <__swsetup_r+0x4a>
 800bd70:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bd74:	4299      	cmp	r1, r3
 800bd76:	d002      	beq.n	800bd7e <__swsetup_r+0x46>
 800bd78:	4628      	mov	r0, r5
 800bd7a:	f000 ff3d 	bl	800cbf8 <_free_r>
 800bd7e:	2300      	movs	r3, #0
 800bd80:	6363      	str	r3, [r4, #52]	@ 0x34
 800bd82:	89a3      	ldrh	r3, [r4, #12]
 800bd84:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800bd88:	81a3      	strh	r3, [r4, #12]
 800bd8a:	2300      	movs	r3, #0
 800bd8c:	6063      	str	r3, [r4, #4]
 800bd8e:	6923      	ldr	r3, [r4, #16]
 800bd90:	6023      	str	r3, [r4, #0]
 800bd92:	89a3      	ldrh	r3, [r4, #12]
 800bd94:	f043 0308 	orr.w	r3, r3, #8
 800bd98:	81a3      	strh	r3, [r4, #12]
 800bd9a:	6923      	ldr	r3, [r4, #16]
 800bd9c:	b94b      	cbnz	r3, 800bdb2 <__swsetup_r+0x7a>
 800bd9e:	89a3      	ldrh	r3, [r4, #12]
 800bda0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800bda4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bda8:	d003      	beq.n	800bdb2 <__swsetup_r+0x7a>
 800bdaa:	4621      	mov	r1, r4
 800bdac:	4628      	mov	r0, r5
 800bdae:	f002 fecf 	bl	800eb50 <__smakebuf_r>
 800bdb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bdb6:	f013 0201 	ands.w	r2, r3, #1
 800bdba:	d00a      	beq.n	800bdd2 <__swsetup_r+0x9a>
 800bdbc:	2200      	movs	r2, #0
 800bdbe:	60a2      	str	r2, [r4, #8]
 800bdc0:	6962      	ldr	r2, [r4, #20]
 800bdc2:	4252      	negs	r2, r2
 800bdc4:	61a2      	str	r2, [r4, #24]
 800bdc6:	6922      	ldr	r2, [r4, #16]
 800bdc8:	b942      	cbnz	r2, 800bddc <__swsetup_r+0xa4>
 800bdca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800bdce:	d1c5      	bne.n	800bd5c <__swsetup_r+0x24>
 800bdd0:	bd38      	pop	{r3, r4, r5, pc}
 800bdd2:	0799      	lsls	r1, r3, #30
 800bdd4:	bf58      	it	pl
 800bdd6:	6962      	ldrpl	r2, [r4, #20]
 800bdd8:	60a2      	str	r2, [r4, #8]
 800bdda:	e7f4      	b.n	800bdc6 <__swsetup_r+0x8e>
 800bddc:	2000      	movs	r0, #0
 800bdde:	e7f7      	b.n	800bdd0 <__swsetup_r+0x98>
 800bde0:	2000d138 	.word	0x2000d138

0800bde4 <memset>:
 800bde4:	4402      	add	r2, r0
 800bde6:	4603      	mov	r3, r0
 800bde8:	4293      	cmp	r3, r2
 800bdea:	d100      	bne.n	800bdee <memset+0xa>
 800bdec:	4770      	bx	lr
 800bdee:	f803 1b01 	strb.w	r1, [r3], #1
 800bdf2:	e7f9      	b.n	800bde8 <memset+0x4>

0800bdf4 <_localeconv_r>:
 800bdf4:	4800      	ldr	r0, [pc, #0]	@ (800bdf8 <_localeconv_r+0x4>)
 800bdf6:	4770      	bx	lr
 800bdf8:	2000d278 	.word	0x2000d278

0800bdfc <_close_r>:
 800bdfc:	b538      	push	{r3, r4, r5, lr}
 800bdfe:	4d06      	ldr	r5, [pc, #24]	@ (800be18 <_close_r+0x1c>)
 800be00:	2300      	movs	r3, #0
 800be02:	4604      	mov	r4, r0
 800be04:	4608      	mov	r0, r1
 800be06:	602b      	str	r3, [r5, #0]
 800be08:	f7f5 f912 	bl	8001030 <_close>
 800be0c:	1c43      	adds	r3, r0, #1
 800be0e:	d102      	bne.n	800be16 <_close_r+0x1a>
 800be10:	682b      	ldr	r3, [r5, #0]
 800be12:	b103      	cbz	r3, 800be16 <_close_r+0x1a>
 800be14:	6023      	str	r3, [r4, #0]
 800be16:	bd38      	pop	{r3, r4, r5, pc}
 800be18:	2001393c 	.word	0x2001393c

0800be1c <_lseek_r>:
 800be1c:	b538      	push	{r3, r4, r5, lr}
 800be1e:	4d07      	ldr	r5, [pc, #28]	@ (800be3c <_lseek_r+0x20>)
 800be20:	4604      	mov	r4, r0
 800be22:	4608      	mov	r0, r1
 800be24:	4611      	mov	r1, r2
 800be26:	2200      	movs	r2, #0
 800be28:	602a      	str	r2, [r5, #0]
 800be2a:	461a      	mov	r2, r3
 800be2c:	f7f5 f90c 	bl	8001048 <_lseek>
 800be30:	1c43      	adds	r3, r0, #1
 800be32:	d102      	bne.n	800be3a <_lseek_r+0x1e>
 800be34:	682b      	ldr	r3, [r5, #0]
 800be36:	b103      	cbz	r3, 800be3a <_lseek_r+0x1e>
 800be38:	6023      	str	r3, [r4, #0]
 800be3a:	bd38      	pop	{r3, r4, r5, pc}
 800be3c:	2001393c 	.word	0x2001393c

0800be40 <_read_r>:
 800be40:	b538      	push	{r3, r4, r5, lr}
 800be42:	4d07      	ldr	r5, [pc, #28]	@ (800be60 <_read_r+0x20>)
 800be44:	4604      	mov	r4, r0
 800be46:	4608      	mov	r0, r1
 800be48:	4611      	mov	r1, r2
 800be4a:	2200      	movs	r2, #0
 800be4c:	602a      	str	r2, [r5, #0]
 800be4e:	461a      	mov	r2, r3
 800be50:	f7f5 f907 	bl	8001062 <_read>
 800be54:	1c43      	adds	r3, r0, #1
 800be56:	d102      	bne.n	800be5e <_read_r+0x1e>
 800be58:	682b      	ldr	r3, [r5, #0]
 800be5a:	b103      	cbz	r3, 800be5e <_read_r+0x1e>
 800be5c:	6023      	str	r3, [r4, #0]
 800be5e:	bd38      	pop	{r3, r4, r5, pc}
 800be60:	2001393c 	.word	0x2001393c

0800be64 <_write_r>:
 800be64:	b538      	push	{r3, r4, r5, lr}
 800be66:	4d07      	ldr	r5, [pc, #28]	@ (800be84 <_write_r+0x20>)
 800be68:	4604      	mov	r4, r0
 800be6a:	4608      	mov	r0, r1
 800be6c:	4611      	mov	r1, r2
 800be6e:	2200      	movs	r2, #0
 800be70:	602a      	str	r2, [r5, #0]
 800be72:	461a      	mov	r2, r3
 800be74:	f7f5 f91e 	bl	80010b4 <_write>
 800be78:	1c43      	adds	r3, r0, #1
 800be7a:	d102      	bne.n	800be82 <_write_r+0x1e>
 800be7c:	682b      	ldr	r3, [r5, #0]
 800be7e:	b103      	cbz	r3, 800be82 <_write_r+0x1e>
 800be80:	6023      	str	r3, [r4, #0]
 800be82:	bd38      	pop	{r3, r4, r5, pc}
 800be84:	2001393c 	.word	0x2001393c

0800be88 <__errno>:
 800be88:	4b01      	ldr	r3, [pc, #4]	@ (800be90 <__errno+0x8>)
 800be8a:	6818      	ldr	r0, [r3, #0]
 800be8c:	4770      	bx	lr
 800be8e:	bf00      	nop
 800be90:	2000d138 	.word	0x2000d138

0800be94 <__libc_init_array>:
 800be94:	b570      	push	{r4, r5, r6, lr}
 800be96:	4d0d      	ldr	r5, [pc, #52]	@ (800becc <__libc_init_array+0x38>)
 800be98:	4c0d      	ldr	r4, [pc, #52]	@ (800bed0 <__libc_init_array+0x3c>)
 800be9a:	1b64      	subs	r4, r4, r5
 800be9c:	10a4      	asrs	r4, r4, #2
 800be9e:	2600      	movs	r6, #0
 800bea0:	42a6      	cmp	r6, r4
 800bea2:	d109      	bne.n	800beb8 <__libc_init_array+0x24>
 800bea4:	4d0b      	ldr	r5, [pc, #44]	@ (800bed4 <__libc_init_array+0x40>)
 800bea6:	4c0c      	ldr	r4, [pc, #48]	@ (800bed8 <__libc_init_array+0x44>)
 800bea8:	f003 fae2 	bl	800f470 <_init>
 800beac:	1b64      	subs	r4, r4, r5
 800beae:	10a4      	asrs	r4, r4, #2
 800beb0:	2600      	movs	r6, #0
 800beb2:	42a6      	cmp	r6, r4
 800beb4:	d105      	bne.n	800bec2 <__libc_init_array+0x2e>
 800beb6:	bd70      	pop	{r4, r5, r6, pc}
 800beb8:	f855 3b04 	ldr.w	r3, [r5], #4
 800bebc:	4798      	blx	r3
 800bebe:	3601      	adds	r6, #1
 800bec0:	e7ee      	b.n	800bea0 <__libc_init_array+0xc>
 800bec2:	f855 3b04 	ldr.w	r3, [r5], #4
 800bec6:	4798      	blx	r3
 800bec8:	3601      	adds	r6, #1
 800beca:	e7f2      	b.n	800beb2 <__libc_init_array+0x1e>
 800becc:	08010ff4 	.word	0x08010ff4
 800bed0:	08010ff4 	.word	0x08010ff4
 800bed4:	08010ff4 	.word	0x08010ff4
 800bed8:	08010ff8 	.word	0x08010ff8

0800bedc <__retarget_lock_init_recursive>:
 800bedc:	4770      	bx	lr

0800bede <__retarget_lock_acquire_recursive>:
 800bede:	4770      	bx	lr

0800bee0 <__retarget_lock_release_recursive>:
 800bee0:	4770      	bx	lr

0800bee2 <memcpy>:
 800bee2:	440a      	add	r2, r1
 800bee4:	4291      	cmp	r1, r2
 800bee6:	f100 33ff 	add.w	r3, r0, #4294967295
 800beea:	d100      	bne.n	800beee <memcpy+0xc>
 800beec:	4770      	bx	lr
 800beee:	b510      	push	{r4, lr}
 800bef0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bef4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bef8:	4291      	cmp	r1, r2
 800befa:	d1f9      	bne.n	800bef0 <memcpy+0xe>
 800befc:	bd10      	pop	{r4, pc}
	...

0800bf00 <nanf>:
 800bf00:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800bf08 <nanf+0x8>
 800bf04:	4770      	bx	lr
 800bf06:	bf00      	nop
 800bf08:	7fc00000 	.word	0x7fc00000

0800bf0c <__assert_func>:
 800bf0c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bf0e:	4614      	mov	r4, r2
 800bf10:	461a      	mov	r2, r3
 800bf12:	4b09      	ldr	r3, [pc, #36]	@ (800bf38 <__assert_func+0x2c>)
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	4605      	mov	r5, r0
 800bf18:	68d8      	ldr	r0, [r3, #12]
 800bf1a:	b14c      	cbz	r4, 800bf30 <__assert_func+0x24>
 800bf1c:	4b07      	ldr	r3, [pc, #28]	@ (800bf3c <__assert_func+0x30>)
 800bf1e:	9100      	str	r1, [sp, #0]
 800bf20:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bf24:	4906      	ldr	r1, [pc, #24]	@ (800bf40 <__assert_func+0x34>)
 800bf26:	462b      	mov	r3, r5
 800bf28:	f002 fdda 	bl	800eae0 <fiprintf>
 800bf2c:	f002 feb4 	bl	800ec98 <abort>
 800bf30:	4b04      	ldr	r3, [pc, #16]	@ (800bf44 <__assert_func+0x38>)
 800bf32:	461c      	mov	r4, r3
 800bf34:	e7f3      	b.n	800bf1e <__assert_func+0x12>
 800bf36:	bf00      	nop
 800bf38:	2000d138 	.word	0x2000d138
 800bf3c:	08010bf9 	.word	0x08010bf9
 800bf40:	08010c06 	.word	0x08010c06
 800bf44:	08010c34 	.word	0x08010c34

0800bf48 <quorem>:
 800bf48:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf4c:	6903      	ldr	r3, [r0, #16]
 800bf4e:	690c      	ldr	r4, [r1, #16]
 800bf50:	42a3      	cmp	r3, r4
 800bf52:	4607      	mov	r7, r0
 800bf54:	db7e      	blt.n	800c054 <quorem+0x10c>
 800bf56:	3c01      	subs	r4, #1
 800bf58:	f101 0814 	add.w	r8, r1, #20
 800bf5c:	00a3      	lsls	r3, r4, #2
 800bf5e:	f100 0514 	add.w	r5, r0, #20
 800bf62:	9300      	str	r3, [sp, #0]
 800bf64:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bf68:	9301      	str	r3, [sp, #4]
 800bf6a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bf6e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bf72:	3301      	adds	r3, #1
 800bf74:	429a      	cmp	r2, r3
 800bf76:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bf7a:	fbb2 f6f3 	udiv	r6, r2, r3
 800bf7e:	d32e      	bcc.n	800bfde <quorem+0x96>
 800bf80:	f04f 0a00 	mov.w	sl, #0
 800bf84:	46c4      	mov	ip, r8
 800bf86:	46ae      	mov	lr, r5
 800bf88:	46d3      	mov	fp, sl
 800bf8a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800bf8e:	b298      	uxth	r0, r3
 800bf90:	fb06 a000 	mla	r0, r6, r0, sl
 800bf94:	0c02      	lsrs	r2, r0, #16
 800bf96:	0c1b      	lsrs	r3, r3, #16
 800bf98:	fb06 2303 	mla	r3, r6, r3, r2
 800bf9c:	f8de 2000 	ldr.w	r2, [lr]
 800bfa0:	b280      	uxth	r0, r0
 800bfa2:	b292      	uxth	r2, r2
 800bfa4:	1a12      	subs	r2, r2, r0
 800bfa6:	445a      	add	r2, fp
 800bfa8:	f8de 0000 	ldr.w	r0, [lr]
 800bfac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bfb0:	b29b      	uxth	r3, r3
 800bfb2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800bfb6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800bfba:	b292      	uxth	r2, r2
 800bfbc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800bfc0:	45e1      	cmp	r9, ip
 800bfc2:	f84e 2b04 	str.w	r2, [lr], #4
 800bfc6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800bfca:	d2de      	bcs.n	800bf8a <quorem+0x42>
 800bfcc:	9b00      	ldr	r3, [sp, #0]
 800bfce:	58eb      	ldr	r3, [r5, r3]
 800bfd0:	b92b      	cbnz	r3, 800bfde <quorem+0x96>
 800bfd2:	9b01      	ldr	r3, [sp, #4]
 800bfd4:	3b04      	subs	r3, #4
 800bfd6:	429d      	cmp	r5, r3
 800bfd8:	461a      	mov	r2, r3
 800bfda:	d32f      	bcc.n	800c03c <quorem+0xf4>
 800bfdc:	613c      	str	r4, [r7, #16]
 800bfde:	4638      	mov	r0, r7
 800bfe0:	f001 f9c6 	bl	800d370 <__mcmp>
 800bfe4:	2800      	cmp	r0, #0
 800bfe6:	db25      	blt.n	800c034 <quorem+0xec>
 800bfe8:	4629      	mov	r1, r5
 800bfea:	2000      	movs	r0, #0
 800bfec:	f858 2b04 	ldr.w	r2, [r8], #4
 800bff0:	f8d1 c000 	ldr.w	ip, [r1]
 800bff4:	fa1f fe82 	uxth.w	lr, r2
 800bff8:	fa1f f38c 	uxth.w	r3, ip
 800bffc:	eba3 030e 	sub.w	r3, r3, lr
 800c000:	4403      	add	r3, r0
 800c002:	0c12      	lsrs	r2, r2, #16
 800c004:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c008:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c00c:	b29b      	uxth	r3, r3
 800c00e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c012:	45c1      	cmp	r9, r8
 800c014:	f841 3b04 	str.w	r3, [r1], #4
 800c018:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c01c:	d2e6      	bcs.n	800bfec <quorem+0xa4>
 800c01e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c022:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c026:	b922      	cbnz	r2, 800c032 <quorem+0xea>
 800c028:	3b04      	subs	r3, #4
 800c02a:	429d      	cmp	r5, r3
 800c02c:	461a      	mov	r2, r3
 800c02e:	d30b      	bcc.n	800c048 <quorem+0x100>
 800c030:	613c      	str	r4, [r7, #16]
 800c032:	3601      	adds	r6, #1
 800c034:	4630      	mov	r0, r6
 800c036:	b003      	add	sp, #12
 800c038:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c03c:	6812      	ldr	r2, [r2, #0]
 800c03e:	3b04      	subs	r3, #4
 800c040:	2a00      	cmp	r2, #0
 800c042:	d1cb      	bne.n	800bfdc <quorem+0x94>
 800c044:	3c01      	subs	r4, #1
 800c046:	e7c6      	b.n	800bfd6 <quorem+0x8e>
 800c048:	6812      	ldr	r2, [r2, #0]
 800c04a:	3b04      	subs	r3, #4
 800c04c:	2a00      	cmp	r2, #0
 800c04e:	d1ef      	bne.n	800c030 <quorem+0xe8>
 800c050:	3c01      	subs	r4, #1
 800c052:	e7ea      	b.n	800c02a <quorem+0xe2>
 800c054:	2000      	movs	r0, #0
 800c056:	e7ee      	b.n	800c036 <quorem+0xee>

0800c058 <_dtoa_r>:
 800c058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c05c:	69c7      	ldr	r7, [r0, #28]
 800c05e:	b097      	sub	sp, #92	@ 0x5c
 800c060:	ed8d 0b04 	vstr	d0, [sp, #16]
 800c064:	ec55 4b10 	vmov	r4, r5, d0
 800c068:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800c06a:	9107      	str	r1, [sp, #28]
 800c06c:	4681      	mov	r9, r0
 800c06e:	920c      	str	r2, [sp, #48]	@ 0x30
 800c070:	9311      	str	r3, [sp, #68]	@ 0x44
 800c072:	b97f      	cbnz	r7, 800c094 <_dtoa_r+0x3c>
 800c074:	2010      	movs	r0, #16
 800c076:	f000 fe09 	bl	800cc8c <malloc>
 800c07a:	4602      	mov	r2, r0
 800c07c:	f8c9 001c 	str.w	r0, [r9, #28]
 800c080:	b920      	cbnz	r0, 800c08c <_dtoa_r+0x34>
 800c082:	4ba9      	ldr	r3, [pc, #676]	@ (800c328 <_dtoa_r+0x2d0>)
 800c084:	21ef      	movs	r1, #239	@ 0xef
 800c086:	48a9      	ldr	r0, [pc, #676]	@ (800c32c <_dtoa_r+0x2d4>)
 800c088:	f7ff ff40 	bl	800bf0c <__assert_func>
 800c08c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c090:	6007      	str	r7, [r0, #0]
 800c092:	60c7      	str	r7, [r0, #12]
 800c094:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c098:	6819      	ldr	r1, [r3, #0]
 800c09a:	b159      	cbz	r1, 800c0b4 <_dtoa_r+0x5c>
 800c09c:	685a      	ldr	r2, [r3, #4]
 800c09e:	604a      	str	r2, [r1, #4]
 800c0a0:	2301      	movs	r3, #1
 800c0a2:	4093      	lsls	r3, r2
 800c0a4:	608b      	str	r3, [r1, #8]
 800c0a6:	4648      	mov	r0, r9
 800c0a8:	f000 fee6 	bl	800ce78 <_Bfree>
 800c0ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c0b0:	2200      	movs	r2, #0
 800c0b2:	601a      	str	r2, [r3, #0]
 800c0b4:	1e2b      	subs	r3, r5, #0
 800c0b6:	bfb9      	ittee	lt
 800c0b8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c0bc:	9305      	strlt	r3, [sp, #20]
 800c0be:	2300      	movge	r3, #0
 800c0c0:	6033      	strge	r3, [r6, #0]
 800c0c2:	9f05      	ldr	r7, [sp, #20]
 800c0c4:	4b9a      	ldr	r3, [pc, #616]	@ (800c330 <_dtoa_r+0x2d8>)
 800c0c6:	bfbc      	itt	lt
 800c0c8:	2201      	movlt	r2, #1
 800c0ca:	6032      	strlt	r2, [r6, #0]
 800c0cc:	43bb      	bics	r3, r7
 800c0ce:	d112      	bne.n	800c0f6 <_dtoa_r+0x9e>
 800c0d0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c0d2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c0d6:	6013      	str	r3, [r2, #0]
 800c0d8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c0dc:	4323      	orrs	r3, r4
 800c0de:	f000 855a 	beq.w	800cb96 <_dtoa_r+0xb3e>
 800c0e2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c0e4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800c344 <_dtoa_r+0x2ec>
 800c0e8:	2b00      	cmp	r3, #0
 800c0ea:	f000 855c 	beq.w	800cba6 <_dtoa_r+0xb4e>
 800c0ee:	f10a 0303 	add.w	r3, sl, #3
 800c0f2:	f000 bd56 	b.w	800cba2 <_dtoa_r+0xb4a>
 800c0f6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800c0fa:	2200      	movs	r2, #0
 800c0fc:	ec51 0b17 	vmov	r0, r1, d7
 800c100:	2300      	movs	r3, #0
 800c102:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800c106:	f7f4 fce7 	bl	8000ad8 <__aeabi_dcmpeq>
 800c10a:	4680      	mov	r8, r0
 800c10c:	b158      	cbz	r0, 800c126 <_dtoa_r+0xce>
 800c10e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c110:	2301      	movs	r3, #1
 800c112:	6013      	str	r3, [r2, #0]
 800c114:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c116:	b113      	cbz	r3, 800c11e <_dtoa_r+0xc6>
 800c118:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c11a:	4b86      	ldr	r3, [pc, #536]	@ (800c334 <_dtoa_r+0x2dc>)
 800c11c:	6013      	str	r3, [r2, #0]
 800c11e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800c348 <_dtoa_r+0x2f0>
 800c122:	f000 bd40 	b.w	800cba6 <_dtoa_r+0xb4e>
 800c126:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800c12a:	aa14      	add	r2, sp, #80	@ 0x50
 800c12c:	a915      	add	r1, sp, #84	@ 0x54
 800c12e:	4648      	mov	r0, r9
 800c130:	f001 fa3e 	bl	800d5b0 <__d2b>
 800c134:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800c138:	9002      	str	r0, [sp, #8]
 800c13a:	2e00      	cmp	r6, #0
 800c13c:	d078      	beq.n	800c230 <_dtoa_r+0x1d8>
 800c13e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c140:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800c144:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c148:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c14c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c150:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c154:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c158:	4619      	mov	r1, r3
 800c15a:	2200      	movs	r2, #0
 800c15c:	4b76      	ldr	r3, [pc, #472]	@ (800c338 <_dtoa_r+0x2e0>)
 800c15e:	f7f4 f89b 	bl	8000298 <__aeabi_dsub>
 800c162:	a36b      	add	r3, pc, #428	@ (adr r3, 800c310 <_dtoa_r+0x2b8>)
 800c164:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c168:	f7f4 fa4e 	bl	8000608 <__aeabi_dmul>
 800c16c:	a36a      	add	r3, pc, #424	@ (adr r3, 800c318 <_dtoa_r+0x2c0>)
 800c16e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c172:	f7f4 f893 	bl	800029c <__adddf3>
 800c176:	4604      	mov	r4, r0
 800c178:	4630      	mov	r0, r6
 800c17a:	460d      	mov	r5, r1
 800c17c:	f7f4 f9da 	bl	8000534 <__aeabi_i2d>
 800c180:	a367      	add	r3, pc, #412	@ (adr r3, 800c320 <_dtoa_r+0x2c8>)
 800c182:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c186:	f7f4 fa3f 	bl	8000608 <__aeabi_dmul>
 800c18a:	4602      	mov	r2, r0
 800c18c:	460b      	mov	r3, r1
 800c18e:	4620      	mov	r0, r4
 800c190:	4629      	mov	r1, r5
 800c192:	f7f4 f883 	bl	800029c <__adddf3>
 800c196:	4604      	mov	r4, r0
 800c198:	460d      	mov	r5, r1
 800c19a:	f7f4 fce5 	bl	8000b68 <__aeabi_d2iz>
 800c19e:	2200      	movs	r2, #0
 800c1a0:	4607      	mov	r7, r0
 800c1a2:	2300      	movs	r3, #0
 800c1a4:	4620      	mov	r0, r4
 800c1a6:	4629      	mov	r1, r5
 800c1a8:	f7f4 fca0 	bl	8000aec <__aeabi_dcmplt>
 800c1ac:	b140      	cbz	r0, 800c1c0 <_dtoa_r+0x168>
 800c1ae:	4638      	mov	r0, r7
 800c1b0:	f7f4 f9c0 	bl	8000534 <__aeabi_i2d>
 800c1b4:	4622      	mov	r2, r4
 800c1b6:	462b      	mov	r3, r5
 800c1b8:	f7f4 fc8e 	bl	8000ad8 <__aeabi_dcmpeq>
 800c1bc:	b900      	cbnz	r0, 800c1c0 <_dtoa_r+0x168>
 800c1be:	3f01      	subs	r7, #1
 800c1c0:	2f16      	cmp	r7, #22
 800c1c2:	d852      	bhi.n	800c26a <_dtoa_r+0x212>
 800c1c4:	4b5d      	ldr	r3, [pc, #372]	@ (800c33c <_dtoa_r+0x2e4>)
 800c1c6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c1ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1ce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c1d2:	f7f4 fc8b 	bl	8000aec <__aeabi_dcmplt>
 800c1d6:	2800      	cmp	r0, #0
 800c1d8:	d049      	beq.n	800c26e <_dtoa_r+0x216>
 800c1da:	3f01      	subs	r7, #1
 800c1dc:	2300      	movs	r3, #0
 800c1de:	9310      	str	r3, [sp, #64]	@ 0x40
 800c1e0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c1e2:	1b9b      	subs	r3, r3, r6
 800c1e4:	1e5a      	subs	r2, r3, #1
 800c1e6:	bf45      	ittet	mi
 800c1e8:	f1c3 0301 	rsbmi	r3, r3, #1
 800c1ec:	9300      	strmi	r3, [sp, #0]
 800c1ee:	2300      	movpl	r3, #0
 800c1f0:	2300      	movmi	r3, #0
 800c1f2:	9206      	str	r2, [sp, #24]
 800c1f4:	bf54      	ite	pl
 800c1f6:	9300      	strpl	r3, [sp, #0]
 800c1f8:	9306      	strmi	r3, [sp, #24]
 800c1fa:	2f00      	cmp	r7, #0
 800c1fc:	db39      	blt.n	800c272 <_dtoa_r+0x21a>
 800c1fe:	9b06      	ldr	r3, [sp, #24]
 800c200:	970d      	str	r7, [sp, #52]	@ 0x34
 800c202:	443b      	add	r3, r7
 800c204:	9306      	str	r3, [sp, #24]
 800c206:	2300      	movs	r3, #0
 800c208:	9308      	str	r3, [sp, #32]
 800c20a:	9b07      	ldr	r3, [sp, #28]
 800c20c:	2b09      	cmp	r3, #9
 800c20e:	d863      	bhi.n	800c2d8 <_dtoa_r+0x280>
 800c210:	2b05      	cmp	r3, #5
 800c212:	bfc4      	itt	gt
 800c214:	3b04      	subgt	r3, #4
 800c216:	9307      	strgt	r3, [sp, #28]
 800c218:	9b07      	ldr	r3, [sp, #28]
 800c21a:	f1a3 0302 	sub.w	r3, r3, #2
 800c21e:	bfcc      	ite	gt
 800c220:	2400      	movgt	r4, #0
 800c222:	2401      	movle	r4, #1
 800c224:	2b03      	cmp	r3, #3
 800c226:	d863      	bhi.n	800c2f0 <_dtoa_r+0x298>
 800c228:	e8df f003 	tbb	[pc, r3]
 800c22c:	2b375452 	.word	0x2b375452
 800c230:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800c234:	441e      	add	r6, r3
 800c236:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c23a:	2b20      	cmp	r3, #32
 800c23c:	bfc1      	itttt	gt
 800c23e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c242:	409f      	lslgt	r7, r3
 800c244:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c248:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c24c:	bfd6      	itet	le
 800c24e:	f1c3 0320 	rsble	r3, r3, #32
 800c252:	ea47 0003 	orrgt.w	r0, r7, r3
 800c256:	fa04 f003 	lslle.w	r0, r4, r3
 800c25a:	f7f4 f95b 	bl	8000514 <__aeabi_ui2d>
 800c25e:	2201      	movs	r2, #1
 800c260:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c264:	3e01      	subs	r6, #1
 800c266:	9212      	str	r2, [sp, #72]	@ 0x48
 800c268:	e776      	b.n	800c158 <_dtoa_r+0x100>
 800c26a:	2301      	movs	r3, #1
 800c26c:	e7b7      	b.n	800c1de <_dtoa_r+0x186>
 800c26e:	9010      	str	r0, [sp, #64]	@ 0x40
 800c270:	e7b6      	b.n	800c1e0 <_dtoa_r+0x188>
 800c272:	9b00      	ldr	r3, [sp, #0]
 800c274:	1bdb      	subs	r3, r3, r7
 800c276:	9300      	str	r3, [sp, #0]
 800c278:	427b      	negs	r3, r7
 800c27a:	9308      	str	r3, [sp, #32]
 800c27c:	2300      	movs	r3, #0
 800c27e:	930d      	str	r3, [sp, #52]	@ 0x34
 800c280:	e7c3      	b.n	800c20a <_dtoa_r+0x1b2>
 800c282:	2301      	movs	r3, #1
 800c284:	9309      	str	r3, [sp, #36]	@ 0x24
 800c286:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c288:	eb07 0b03 	add.w	fp, r7, r3
 800c28c:	f10b 0301 	add.w	r3, fp, #1
 800c290:	2b01      	cmp	r3, #1
 800c292:	9303      	str	r3, [sp, #12]
 800c294:	bfb8      	it	lt
 800c296:	2301      	movlt	r3, #1
 800c298:	e006      	b.n	800c2a8 <_dtoa_r+0x250>
 800c29a:	2301      	movs	r3, #1
 800c29c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c29e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	dd28      	ble.n	800c2f6 <_dtoa_r+0x29e>
 800c2a4:	469b      	mov	fp, r3
 800c2a6:	9303      	str	r3, [sp, #12]
 800c2a8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800c2ac:	2100      	movs	r1, #0
 800c2ae:	2204      	movs	r2, #4
 800c2b0:	f102 0514 	add.w	r5, r2, #20
 800c2b4:	429d      	cmp	r5, r3
 800c2b6:	d926      	bls.n	800c306 <_dtoa_r+0x2ae>
 800c2b8:	6041      	str	r1, [r0, #4]
 800c2ba:	4648      	mov	r0, r9
 800c2bc:	f000 fd9c 	bl	800cdf8 <_Balloc>
 800c2c0:	4682      	mov	sl, r0
 800c2c2:	2800      	cmp	r0, #0
 800c2c4:	d142      	bne.n	800c34c <_dtoa_r+0x2f4>
 800c2c6:	4b1e      	ldr	r3, [pc, #120]	@ (800c340 <_dtoa_r+0x2e8>)
 800c2c8:	4602      	mov	r2, r0
 800c2ca:	f240 11af 	movw	r1, #431	@ 0x1af
 800c2ce:	e6da      	b.n	800c086 <_dtoa_r+0x2e>
 800c2d0:	2300      	movs	r3, #0
 800c2d2:	e7e3      	b.n	800c29c <_dtoa_r+0x244>
 800c2d4:	2300      	movs	r3, #0
 800c2d6:	e7d5      	b.n	800c284 <_dtoa_r+0x22c>
 800c2d8:	2401      	movs	r4, #1
 800c2da:	2300      	movs	r3, #0
 800c2dc:	9307      	str	r3, [sp, #28]
 800c2de:	9409      	str	r4, [sp, #36]	@ 0x24
 800c2e0:	f04f 3bff 	mov.w	fp, #4294967295
 800c2e4:	2200      	movs	r2, #0
 800c2e6:	f8cd b00c 	str.w	fp, [sp, #12]
 800c2ea:	2312      	movs	r3, #18
 800c2ec:	920c      	str	r2, [sp, #48]	@ 0x30
 800c2ee:	e7db      	b.n	800c2a8 <_dtoa_r+0x250>
 800c2f0:	2301      	movs	r3, #1
 800c2f2:	9309      	str	r3, [sp, #36]	@ 0x24
 800c2f4:	e7f4      	b.n	800c2e0 <_dtoa_r+0x288>
 800c2f6:	f04f 0b01 	mov.w	fp, #1
 800c2fa:	f8cd b00c 	str.w	fp, [sp, #12]
 800c2fe:	465b      	mov	r3, fp
 800c300:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800c304:	e7d0      	b.n	800c2a8 <_dtoa_r+0x250>
 800c306:	3101      	adds	r1, #1
 800c308:	0052      	lsls	r2, r2, #1
 800c30a:	e7d1      	b.n	800c2b0 <_dtoa_r+0x258>
 800c30c:	f3af 8000 	nop.w
 800c310:	636f4361 	.word	0x636f4361
 800c314:	3fd287a7 	.word	0x3fd287a7
 800c318:	8b60c8b3 	.word	0x8b60c8b3
 800c31c:	3fc68a28 	.word	0x3fc68a28
 800c320:	509f79fb 	.word	0x509f79fb
 800c324:	3fd34413 	.word	0x3fd34413
 800c328:	08010c42 	.word	0x08010c42
 800c32c:	08010c59 	.word	0x08010c59
 800c330:	7ff00000 	.word	0x7ff00000
 800c334:	08010bd1 	.word	0x08010bd1
 800c338:	3ff80000 	.word	0x3ff80000
 800c33c:	08010dd0 	.word	0x08010dd0
 800c340:	08010cb1 	.word	0x08010cb1
 800c344:	08010c3e 	.word	0x08010c3e
 800c348:	08010bd0 	.word	0x08010bd0
 800c34c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c350:	6018      	str	r0, [r3, #0]
 800c352:	9b03      	ldr	r3, [sp, #12]
 800c354:	2b0e      	cmp	r3, #14
 800c356:	f200 80a1 	bhi.w	800c49c <_dtoa_r+0x444>
 800c35a:	2c00      	cmp	r4, #0
 800c35c:	f000 809e 	beq.w	800c49c <_dtoa_r+0x444>
 800c360:	2f00      	cmp	r7, #0
 800c362:	dd33      	ble.n	800c3cc <_dtoa_r+0x374>
 800c364:	4b9c      	ldr	r3, [pc, #624]	@ (800c5d8 <_dtoa_r+0x580>)
 800c366:	f007 020f 	and.w	r2, r7, #15
 800c36a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c36e:	ed93 7b00 	vldr	d7, [r3]
 800c372:	05f8      	lsls	r0, r7, #23
 800c374:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800c378:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c37c:	d516      	bpl.n	800c3ac <_dtoa_r+0x354>
 800c37e:	4b97      	ldr	r3, [pc, #604]	@ (800c5dc <_dtoa_r+0x584>)
 800c380:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c384:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c388:	f7f4 fa68 	bl	800085c <__aeabi_ddiv>
 800c38c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c390:	f004 040f 	and.w	r4, r4, #15
 800c394:	2603      	movs	r6, #3
 800c396:	4d91      	ldr	r5, [pc, #580]	@ (800c5dc <_dtoa_r+0x584>)
 800c398:	b954      	cbnz	r4, 800c3b0 <_dtoa_r+0x358>
 800c39a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c39e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c3a2:	f7f4 fa5b 	bl	800085c <__aeabi_ddiv>
 800c3a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c3aa:	e028      	b.n	800c3fe <_dtoa_r+0x3a6>
 800c3ac:	2602      	movs	r6, #2
 800c3ae:	e7f2      	b.n	800c396 <_dtoa_r+0x33e>
 800c3b0:	07e1      	lsls	r1, r4, #31
 800c3b2:	d508      	bpl.n	800c3c6 <_dtoa_r+0x36e>
 800c3b4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c3b8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c3bc:	f7f4 f924 	bl	8000608 <__aeabi_dmul>
 800c3c0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c3c4:	3601      	adds	r6, #1
 800c3c6:	1064      	asrs	r4, r4, #1
 800c3c8:	3508      	adds	r5, #8
 800c3ca:	e7e5      	b.n	800c398 <_dtoa_r+0x340>
 800c3cc:	f000 80af 	beq.w	800c52e <_dtoa_r+0x4d6>
 800c3d0:	427c      	negs	r4, r7
 800c3d2:	4b81      	ldr	r3, [pc, #516]	@ (800c5d8 <_dtoa_r+0x580>)
 800c3d4:	4d81      	ldr	r5, [pc, #516]	@ (800c5dc <_dtoa_r+0x584>)
 800c3d6:	f004 020f 	and.w	r2, r4, #15
 800c3da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c3de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3e2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c3e6:	f7f4 f90f 	bl	8000608 <__aeabi_dmul>
 800c3ea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c3ee:	1124      	asrs	r4, r4, #4
 800c3f0:	2300      	movs	r3, #0
 800c3f2:	2602      	movs	r6, #2
 800c3f4:	2c00      	cmp	r4, #0
 800c3f6:	f040 808f 	bne.w	800c518 <_dtoa_r+0x4c0>
 800c3fa:	2b00      	cmp	r3, #0
 800c3fc:	d1d3      	bne.n	800c3a6 <_dtoa_r+0x34e>
 800c3fe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c400:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c404:	2b00      	cmp	r3, #0
 800c406:	f000 8094 	beq.w	800c532 <_dtoa_r+0x4da>
 800c40a:	4b75      	ldr	r3, [pc, #468]	@ (800c5e0 <_dtoa_r+0x588>)
 800c40c:	2200      	movs	r2, #0
 800c40e:	4620      	mov	r0, r4
 800c410:	4629      	mov	r1, r5
 800c412:	f7f4 fb6b 	bl	8000aec <__aeabi_dcmplt>
 800c416:	2800      	cmp	r0, #0
 800c418:	f000 808b 	beq.w	800c532 <_dtoa_r+0x4da>
 800c41c:	9b03      	ldr	r3, [sp, #12]
 800c41e:	2b00      	cmp	r3, #0
 800c420:	f000 8087 	beq.w	800c532 <_dtoa_r+0x4da>
 800c424:	f1bb 0f00 	cmp.w	fp, #0
 800c428:	dd34      	ble.n	800c494 <_dtoa_r+0x43c>
 800c42a:	4620      	mov	r0, r4
 800c42c:	4b6d      	ldr	r3, [pc, #436]	@ (800c5e4 <_dtoa_r+0x58c>)
 800c42e:	2200      	movs	r2, #0
 800c430:	4629      	mov	r1, r5
 800c432:	f7f4 f8e9 	bl	8000608 <__aeabi_dmul>
 800c436:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c43a:	f107 38ff 	add.w	r8, r7, #4294967295
 800c43e:	3601      	adds	r6, #1
 800c440:	465c      	mov	r4, fp
 800c442:	4630      	mov	r0, r6
 800c444:	f7f4 f876 	bl	8000534 <__aeabi_i2d>
 800c448:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c44c:	f7f4 f8dc 	bl	8000608 <__aeabi_dmul>
 800c450:	4b65      	ldr	r3, [pc, #404]	@ (800c5e8 <_dtoa_r+0x590>)
 800c452:	2200      	movs	r2, #0
 800c454:	f7f3 ff22 	bl	800029c <__adddf3>
 800c458:	4605      	mov	r5, r0
 800c45a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c45e:	2c00      	cmp	r4, #0
 800c460:	d16a      	bne.n	800c538 <_dtoa_r+0x4e0>
 800c462:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c466:	4b61      	ldr	r3, [pc, #388]	@ (800c5ec <_dtoa_r+0x594>)
 800c468:	2200      	movs	r2, #0
 800c46a:	f7f3 ff15 	bl	8000298 <__aeabi_dsub>
 800c46e:	4602      	mov	r2, r0
 800c470:	460b      	mov	r3, r1
 800c472:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c476:	462a      	mov	r2, r5
 800c478:	4633      	mov	r3, r6
 800c47a:	f7f4 fb55 	bl	8000b28 <__aeabi_dcmpgt>
 800c47e:	2800      	cmp	r0, #0
 800c480:	f040 8298 	bne.w	800c9b4 <_dtoa_r+0x95c>
 800c484:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c488:	462a      	mov	r2, r5
 800c48a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c48e:	f7f4 fb2d 	bl	8000aec <__aeabi_dcmplt>
 800c492:	bb38      	cbnz	r0, 800c4e4 <_dtoa_r+0x48c>
 800c494:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800c498:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c49c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	f2c0 8157 	blt.w	800c752 <_dtoa_r+0x6fa>
 800c4a4:	2f0e      	cmp	r7, #14
 800c4a6:	f300 8154 	bgt.w	800c752 <_dtoa_r+0x6fa>
 800c4aa:	4b4b      	ldr	r3, [pc, #300]	@ (800c5d8 <_dtoa_r+0x580>)
 800c4ac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c4b0:	ed93 7b00 	vldr	d7, [r3]
 800c4b4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c4b6:	2b00      	cmp	r3, #0
 800c4b8:	ed8d 7b00 	vstr	d7, [sp]
 800c4bc:	f280 80e5 	bge.w	800c68a <_dtoa_r+0x632>
 800c4c0:	9b03      	ldr	r3, [sp, #12]
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	f300 80e1 	bgt.w	800c68a <_dtoa_r+0x632>
 800c4c8:	d10c      	bne.n	800c4e4 <_dtoa_r+0x48c>
 800c4ca:	4b48      	ldr	r3, [pc, #288]	@ (800c5ec <_dtoa_r+0x594>)
 800c4cc:	2200      	movs	r2, #0
 800c4ce:	ec51 0b17 	vmov	r0, r1, d7
 800c4d2:	f7f4 f899 	bl	8000608 <__aeabi_dmul>
 800c4d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c4da:	f7f4 fb1b 	bl	8000b14 <__aeabi_dcmpge>
 800c4de:	2800      	cmp	r0, #0
 800c4e0:	f000 8266 	beq.w	800c9b0 <_dtoa_r+0x958>
 800c4e4:	2400      	movs	r4, #0
 800c4e6:	4625      	mov	r5, r4
 800c4e8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c4ea:	4656      	mov	r6, sl
 800c4ec:	ea6f 0803 	mvn.w	r8, r3
 800c4f0:	2700      	movs	r7, #0
 800c4f2:	4621      	mov	r1, r4
 800c4f4:	4648      	mov	r0, r9
 800c4f6:	f000 fcbf 	bl	800ce78 <_Bfree>
 800c4fa:	2d00      	cmp	r5, #0
 800c4fc:	f000 80bd 	beq.w	800c67a <_dtoa_r+0x622>
 800c500:	b12f      	cbz	r7, 800c50e <_dtoa_r+0x4b6>
 800c502:	42af      	cmp	r7, r5
 800c504:	d003      	beq.n	800c50e <_dtoa_r+0x4b6>
 800c506:	4639      	mov	r1, r7
 800c508:	4648      	mov	r0, r9
 800c50a:	f000 fcb5 	bl	800ce78 <_Bfree>
 800c50e:	4629      	mov	r1, r5
 800c510:	4648      	mov	r0, r9
 800c512:	f000 fcb1 	bl	800ce78 <_Bfree>
 800c516:	e0b0      	b.n	800c67a <_dtoa_r+0x622>
 800c518:	07e2      	lsls	r2, r4, #31
 800c51a:	d505      	bpl.n	800c528 <_dtoa_r+0x4d0>
 800c51c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c520:	f7f4 f872 	bl	8000608 <__aeabi_dmul>
 800c524:	3601      	adds	r6, #1
 800c526:	2301      	movs	r3, #1
 800c528:	1064      	asrs	r4, r4, #1
 800c52a:	3508      	adds	r5, #8
 800c52c:	e762      	b.n	800c3f4 <_dtoa_r+0x39c>
 800c52e:	2602      	movs	r6, #2
 800c530:	e765      	b.n	800c3fe <_dtoa_r+0x3a6>
 800c532:	9c03      	ldr	r4, [sp, #12]
 800c534:	46b8      	mov	r8, r7
 800c536:	e784      	b.n	800c442 <_dtoa_r+0x3ea>
 800c538:	4b27      	ldr	r3, [pc, #156]	@ (800c5d8 <_dtoa_r+0x580>)
 800c53a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c53c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c540:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c544:	4454      	add	r4, sl
 800c546:	2900      	cmp	r1, #0
 800c548:	d054      	beq.n	800c5f4 <_dtoa_r+0x59c>
 800c54a:	4929      	ldr	r1, [pc, #164]	@ (800c5f0 <_dtoa_r+0x598>)
 800c54c:	2000      	movs	r0, #0
 800c54e:	f7f4 f985 	bl	800085c <__aeabi_ddiv>
 800c552:	4633      	mov	r3, r6
 800c554:	462a      	mov	r2, r5
 800c556:	f7f3 fe9f 	bl	8000298 <__aeabi_dsub>
 800c55a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c55e:	4656      	mov	r6, sl
 800c560:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c564:	f7f4 fb00 	bl	8000b68 <__aeabi_d2iz>
 800c568:	4605      	mov	r5, r0
 800c56a:	f7f3 ffe3 	bl	8000534 <__aeabi_i2d>
 800c56e:	4602      	mov	r2, r0
 800c570:	460b      	mov	r3, r1
 800c572:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c576:	f7f3 fe8f 	bl	8000298 <__aeabi_dsub>
 800c57a:	3530      	adds	r5, #48	@ 0x30
 800c57c:	4602      	mov	r2, r0
 800c57e:	460b      	mov	r3, r1
 800c580:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c584:	f806 5b01 	strb.w	r5, [r6], #1
 800c588:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c58c:	f7f4 faae 	bl	8000aec <__aeabi_dcmplt>
 800c590:	2800      	cmp	r0, #0
 800c592:	d172      	bne.n	800c67a <_dtoa_r+0x622>
 800c594:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c598:	4911      	ldr	r1, [pc, #68]	@ (800c5e0 <_dtoa_r+0x588>)
 800c59a:	2000      	movs	r0, #0
 800c59c:	f7f3 fe7c 	bl	8000298 <__aeabi_dsub>
 800c5a0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c5a4:	f7f4 faa2 	bl	8000aec <__aeabi_dcmplt>
 800c5a8:	2800      	cmp	r0, #0
 800c5aa:	f040 80b4 	bne.w	800c716 <_dtoa_r+0x6be>
 800c5ae:	42a6      	cmp	r6, r4
 800c5b0:	f43f af70 	beq.w	800c494 <_dtoa_r+0x43c>
 800c5b4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c5b8:	4b0a      	ldr	r3, [pc, #40]	@ (800c5e4 <_dtoa_r+0x58c>)
 800c5ba:	2200      	movs	r2, #0
 800c5bc:	f7f4 f824 	bl	8000608 <__aeabi_dmul>
 800c5c0:	4b08      	ldr	r3, [pc, #32]	@ (800c5e4 <_dtoa_r+0x58c>)
 800c5c2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c5c6:	2200      	movs	r2, #0
 800c5c8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c5cc:	f7f4 f81c 	bl	8000608 <__aeabi_dmul>
 800c5d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c5d4:	e7c4      	b.n	800c560 <_dtoa_r+0x508>
 800c5d6:	bf00      	nop
 800c5d8:	08010dd0 	.word	0x08010dd0
 800c5dc:	08010da8 	.word	0x08010da8
 800c5e0:	3ff00000 	.word	0x3ff00000
 800c5e4:	40240000 	.word	0x40240000
 800c5e8:	401c0000 	.word	0x401c0000
 800c5ec:	40140000 	.word	0x40140000
 800c5f0:	3fe00000 	.word	0x3fe00000
 800c5f4:	4631      	mov	r1, r6
 800c5f6:	4628      	mov	r0, r5
 800c5f8:	f7f4 f806 	bl	8000608 <__aeabi_dmul>
 800c5fc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c600:	9413      	str	r4, [sp, #76]	@ 0x4c
 800c602:	4656      	mov	r6, sl
 800c604:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c608:	f7f4 faae 	bl	8000b68 <__aeabi_d2iz>
 800c60c:	4605      	mov	r5, r0
 800c60e:	f7f3 ff91 	bl	8000534 <__aeabi_i2d>
 800c612:	4602      	mov	r2, r0
 800c614:	460b      	mov	r3, r1
 800c616:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c61a:	f7f3 fe3d 	bl	8000298 <__aeabi_dsub>
 800c61e:	3530      	adds	r5, #48	@ 0x30
 800c620:	f806 5b01 	strb.w	r5, [r6], #1
 800c624:	4602      	mov	r2, r0
 800c626:	460b      	mov	r3, r1
 800c628:	42a6      	cmp	r6, r4
 800c62a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c62e:	f04f 0200 	mov.w	r2, #0
 800c632:	d124      	bne.n	800c67e <_dtoa_r+0x626>
 800c634:	4baf      	ldr	r3, [pc, #700]	@ (800c8f4 <_dtoa_r+0x89c>)
 800c636:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c63a:	f7f3 fe2f 	bl	800029c <__adddf3>
 800c63e:	4602      	mov	r2, r0
 800c640:	460b      	mov	r3, r1
 800c642:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c646:	f7f4 fa6f 	bl	8000b28 <__aeabi_dcmpgt>
 800c64a:	2800      	cmp	r0, #0
 800c64c:	d163      	bne.n	800c716 <_dtoa_r+0x6be>
 800c64e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c652:	49a8      	ldr	r1, [pc, #672]	@ (800c8f4 <_dtoa_r+0x89c>)
 800c654:	2000      	movs	r0, #0
 800c656:	f7f3 fe1f 	bl	8000298 <__aeabi_dsub>
 800c65a:	4602      	mov	r2, r0
 800c65c:	460b      	mov	r3, r1
 800c65e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c662:	f7f4 fa43 	bl	8000aec <__aeabi_dcmplt>
 800c666:	2800      	cmp	r0, #0
 800c668:	f43f af14 	beq.w	800c494 <_dtoa_r+0x43c>
 800c66c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800c66e:	1e73      	subs	r3, r6, #1
 800c670:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c672:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c676:	2b30      	cmp	r3, #48	@ 0x30
 800c678:	d0f8      	beq.n	800c66c <_dtoa_r+0x614>
 800c67a:	4647      	mov	r7, r8
 800c67c:	e03b      	b.n	800c6f6 <_dtoa_r+0x69e>
 800c67e:	4b9e      	ldr	r3, [pc, #632]	@ (800c8f8 <_dtoa_r+0x8a0>)
 800c680:	f7f3 ffc2 	bl	8000608 <__aeabi_dmul>
 800c684:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c688:	e7bc      	b.n	800c604 <_dtoa_r+0x5ac>
 800c68a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c68e:	4656      	mov	r6, sl
 800c690:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c694:	4620      	mov	r0, r4
 800c696:	4629      	mov	r1, r5
 800c698:	f7f4 f8e0 	bl	800085c <__aeabi_ddiv>
 800c69c:	f7f4 fa64 	bl	8000b68 <__aeabi_d2iz>
 800c6a0:	4680      	mov	r8, r0
 800c6a2:	f7f3 ff47 	bl	8000534 <__aeabi_i2d>
 800c6a6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c6aa:	f7f3 ffad 	bl	8000608 <__aeabi_dmul>
 800c6ae:	4602      	mov	r2, r0
 800c6b0:	460b      	mov	r3, r1
 800c6b2:	4620      	mov	r0, r4
 800c6b4:	4629      	mov	r1, r5
 800c6b6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800c6ba:	f7f3 fded 	bl	8000298 <__aeabi_dsub>
 800c6be:	f806 4b01 	strb.w	r4, [r6], #1
 800c6c2:	9d03      	ldr	r5, [sp, #12]
 800c6c4:	eba6 040a 	sub.w	r4, r6, sl
 800c6c8:	42a5      	cmp	r5, r4
 800c6ca:	4602      	mov	r2, r0
 800c6cc:	460b      	mov	r3, r1
 800c6ce:	d133      	bne.n	800c738 <_dtoa_r+0x6e0>
 800c6d0:	f7f3 fde4 	bl	800029c <__adddf3>
 800c6d4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c6d8:	4604      	mov	r4, r0
 800c6da:	460d      	mov	r5, r1
 800c6dc:	f7f4 fa24 	bl	8000b28 <__aeabi_dcmpgt>
 800c6e0:	b9c0      	cbnz	r0, 800c714 <_dtoa_r+0x6bc>
 800c6e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c6e6:	4620      	mov	r0, r4
 800c6e8:	4629      	mov	r1, r5
 800c6ea:	f7f4 f9f5 	bl	8000ad8 <__aeabi_dcmpeq>
 800c6ee:	b110      	cbz	r0, 800c6f6 <_dtoa_r+0x69e>
 800c6f0:	f018 0f01 	tst.w	r8, #1
 800c6f4:	d10e      	bne.n	800c714 <_dtoa_r+0x6bc>
 800c6f6:	9902      	ldr	r1, [sp, #8]
 800c6f8:	4648      	mov	r0, r9
 800c6fa:	f000 fbbd 	bl	800ce78 <_Bfree>
 800c6fe:	2300      	movs	r3, #0
 800c700:	7033      	strb	r3, [r6, #0]
 800c702:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c704:	3701      	adds	r7, #1
 800c706:	601f      	str	r7, [r3, #0]
 800c708:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	f000 824b 	beq.w	800cba6 <_dtoa_r+0xb4e>
 800c710:	601e      	str	r6, [r3, #0]
 800c712:	e248      	b.n	800cba6 <_dtoa_r+0xb4e>
 800c714:	46b8      	mov	r8, r7
 800c716:	4633      	mov	r3, r6
 800c718:	461e      	mov	r6, r3
 800c71a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c71e:	2a39      	cmp	r2, #57	@ 0x39
 800c720:	d106      	bne.n	800c730 <_dtoa_r+0x6d8>
 800c722:	459a      	cmp	sl, r3
 800c724:	d1f8      	bne.n	800c718 <_dtoa_r+0x6c0>
 800c726:	2230      	movs	r2, #48	@ 0x30
 800c728:	f108 0801 	add.w	r8, r8, #1
 800c72c:	f88a 2000 	strb.w	r2, [sl]
 800c730:	781a      	ldrb	r2, [r3, #0]
 800c732:	3201      	adds	r2, #1
 800c734:	701a      	strb	r2, [r3, #0]
 800c736:	e7a0      	b.n	800c67a <_dtoa_r+0x622>
 800c738:	4b6f      	ldr	r3, [pc, #444]	@ (800c8f8 <_dtoa_r+0x8a0>)
 800c73a:	2200      	movs	r2, #0
 800c73c:	f7f3 ff64 	bl	8000608 <__aeabi_dmul>
 800c740:	2200      	movs	r2, #0
 800c742:	2300      	movs	r3, #0
 800c744:	4604      	mov	r4, r0
 800c746:	460d      	mov	r5, r1
 800c748:	f7f4 f9c6 	bl	8000ad8 <__aeabi_dcmpeq>
 800c74c:	2800      	cmp	r0, #0
 800c74e:	d09f      	beq.n	800c690 <_dtoa_r+0x638>
 800c750:	e7d1      	b.n	800c6f6 <_dtoa_r+0x69e>
 800c752:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c754:	2a00      	cmp	r2, #0
 800c756:	f000 80ea 	beq.w	800c92e <_dtoa_r+0x8d6>
 800c75a:	9a07      	ldr	r2, [sp, #28]
 800c75c:	2a01      	cmp	r2, #1
 800c75e:	f300 80cd 	bgt.w	800c8fc <_dtoa_r+0x8a4>
 800c762:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c764:	2a00      	cmp	r2, #0
 800c766:	f000 80c1 	beq.w	800c8ec <_dtoa_r+0x894>
 800c76a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800c76e:	9c08      	ldr	r4, [sp, #32]
 800c770:	9e00      	ldr	r6, [sp, #0]
 800c772:	9a00      	ldr	r2, [sp, #0]
 800c774:	441a      	add	r2, r3
 800c776:	9200      	str	r2, [sp, #0]
 800c778:	9a06      	ldr	r2, [sp, #24]
 800c77a:	2101      	movs	r1, #1
 800c77c:	441a      	add	r2, r3
 800c77e:	4648      	mov	r0, r9
 800c780:	9206      	str	r2, [sp, #24]
 800c782:	f000 fc77 	bl	800d074 <__i2b>
 800c786:	4605      	mov	r5, r0
 800c788:	b166      	cbz	r6, 800c7a4 <_dtoa_r+0x74c>
 800c78a:	9b06      	ldr	r3, [sp, #24]
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	dd09      	ble.n	800c7a4 <_dtoa_r+0x74c>
 800c790:	42b3      	cmp	r3, r6
 800c792:	9a00      	ldr	r2, [sp, #0]
 800c794:	bfa8      	it	ge
 800c796:	4633      	movge	r3, r6
 800c798:	1ad2      	subs	r2, r2, r3
 800c79a:	9200      	str	r2, [sp, #0]
 800c79c:	9a06      	ldr	r2, [sp, #24]
 800c79e:	1af6      	subs	r6, r6, r3
 800c7a0:	1ad3      	subs	r3, r2, r3
 800c7a2:	9306      	str	r3, [sp, #24]
 800c7a4:	9b08      	ldr	r3, [sp, #32]
 800c7a6:	b30b      	cbz	r3, 800c7ec <_dtoa_r+0x794>
 800c7a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	f000 80c6 	beq.w	800c93c <_dtoa_r+0x8e4>
 800c7b0:	2c00      	cmp	r4, #0
 800c7b2:	f000 80c0 	beq.w	800c936 <_dtoa_r+0x8de>
 800c7b6:	4629      	mov	r1, r5
 800c7b8:	4622      	mov	r2, r4
 800c7ba:	4648      	mov	r0, r9
 800c7bc:	f000 fd12 	bl	800d1e4 <__pow5mult>
 800c7c0:	9a02      	ldr	r2, [sp, #8]
 800c7c2:	4601      	mov	r1, r0
 800c7c4:	4605      	mov	r5, r0
 800c7c6:	4648      	mov	r0, r9
 800c7c8:	f000 fc6a 	bl	800d0a0 <__multiply>
 800c7cc:	9902      	ldr	r1, [sp, #8]
 800c7ce:	4680      	mov	r8, r0
 800c7d0:	4648      	mov	r0, r9
 800c7d2:	f000 fb51 	bl	800ce78 <_Bfree>
 800c7d6:	9b08      	ldr	r3, [sp, #32]
 800c7d8:	1b1b      	subs	r3, r3, r4
 800c7da:	9308      	str	r3, [sp, #32]
 800c7dc:	f000 80b1 	beq.w	800c942 <_dtoa_r+0x8ea>
 800c7e0:	9a08      	ldr	r2, [sp, #32]
 800c7e2:	4641      	mov	r1, r8
 800c7e4:	4648      	mov	r0, r9
 800c7e6:	f000 fcfd 	bl	800d1e4 <__pow5mult>
 800c7ea:	9002      	str	r0, [sp, #8]
 800c7ec:	2101      	movs	r1, #1
 800c7ee:	4648      	mov	r0, r9
 800c7f0:	f000 fc40 	bl	800d074 <__i2b>
 800c7f4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c7f6:	4604      	mov	r4, r0
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	f000 81d8 	beq.w	800cbae <_dtoa_r+0xb56>
 800c7fe:	461a      	mov	r2, r3
 800c800:	4601      	mov	r1, r0
 800c802:	4648      	mov	r0, r9
 800c804:	f000 fcee 	bl	800d1e4 <__pow5mult>
 800c808:	9b07      	ldr	r3, [sp, #28]
 800c80a:	2b01      	cmp	r3, #1
 800c80c:	4604      	mov	r4, r0
 800c80e:	f300 809f 	bgt.w	800c950 <_dtoa_r+0x8f8>
 800c812:	9b04      	ldr	r3, [sp, #16]
 800c814:	2b00      	cmp	r3, #0
 800c816:	f040 8097 	bne.w	800c948 <_dtoa_r+0x8f0>
 800c81a:	9b05      	ldr	r3, [sp, #20]
 800c81c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c820:	2b00      	cmp	r3, #0
 800c822:	f040 8093 	bne.w	800c94c <_dtoa_r+0x8f4>
 800c826:	9b05      	ldr	r3, [sp, #20]
 800c828:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c82c:	0d1b      	lsrs	r3, r3, #20
 800c82e:	051b      	lsls	r3, r3, #20
 800c830:	b133      	cbz	r3, 800c840 <_dtoa_r+0x7e8>
 800c832:	9b00      	ldr	r3, [sp, #0]
 800c834:	3301      	adds	r3, #1
 800c836:	9300      	str	r3, [sp, #0]
 800c838:	9b06      	ldr	r3, [sp, #24]
 800c83a:	3301      	adds	r3, #1
 800c83c:	9306      	str	r3, [sp, #24]
 800c83e:	2301      	movs	r3, #1
 800c840:	9308      	str	r3, [sp, #32]
 800c842:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c844:	2b00      	cmp	r3, #0
 800c846:	f000 81b8 	beq.w	800cbba <_dtoa_r+0xb62>
 800c84a:	6923      	ldr	r3, [r4, #16]
 800c84c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c850:	6918      	ldr	r0, [r3, #16]
 800c852:	f000 fbc3 	bl	800cfdc <__hi0bits>
 800c856:	f1c0 0020 	rsb	r0, r0, #32
 800c85a:	9b06      	ldr	r3, [sp, #24]
 800c85c:	4418      	add	r0, r3
 800c85e:	f010 001f 	ands.w	r0, r0, #31
 800c862:	f000 8082 	beq.w	800c96a <_dtoa_r+0x912>
 800c866:	f1c0 0320 	rsb	r3, r0, #32
 800c86a:	2b04      	cmp	r3, #4
 800c86c:	dd73      	ble.n	800c956 <_dtoa_r+0x8fe>
 800c86e:	9b00      	ldr	r3, [sp, #0]
 800c870:	f1c0 001c 	rsb	r0, r0, #28
 800c874:	4403      	add	r3, r0
 800c876:	9300      	str	r3, [sp, #0]
 800c878:	9b06      	ldr	r3, [sp, #24]
 800c87a:	4403      	add	r3, r0
 800c87c:	4406      	add	r6, r0
 800c87e:	9306      	str	r3, [sp, #24]
 800c880:	9b00      	ldr	r3, [sp, #0]
 800c882:	2b00      	cmp	r3, #0
 800c884:	dd05      	ble.n	800c892 <_dtoa_r+0x83a>
 800c886:	9902      	ldr	r1, [sp, #8]
 800c888:	461a      	mov	r2, r3
 800c88a:	4648      	mov	r0, r9
 800c88c:	f000 fd04 	bl	800d298 <__lshift>
 800c890:	9002      	str	r0, [sp, #8]
 800c892:	9b06      	ldr	r3, [sp, #24]
 800c894:	2b00      	cmp	r3, #0
 800c896:	dd05      	ble.n	800c8a4 <_dtoa_r+0x84c>
 800c898:	4621      	mov	r1, r4
 800c89a:	461a      	mov	r2, r3
 800c89c:	4648      	mov	r0, r9
 800c89e:	f000 fcfb 	bl	800d298 <__lshift>
 800c8a2:	4604      	mov	r4, r0
 800c8a4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	d061      	beq.n	800c96e <_dtoa_r+0x916>
 800c8aa:	9802      	ldr	r0, [sp, #8]
 800c8ac:	4621      	mov	r1, r4
 800c8ae:	f000 fd5f 	bl	800d370 <__mcmp>
 800c8b2:	2800      	cmp	r0, #0
 800c8b4:	da5b      	bge.n	800c96e <_dtoa_r+0x916>
 800c8b6:	2300      	movs	r3, #0
 800c8b8:	9902      	ldr	r1, [sp, #8]
 800c8ba:	220a      	movs	r2, #10
 800c8bc:	4648      	mov	r0, r9
 800c8be:	f000 fafd 	bl	800cebc <__multadd>
 800c8c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c8c4:	9002      	str	r0, [sp, #8]
 800c8c6:	f107 38ff 	add.w	r8, r7, #4294967295
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	f000 8177 	beq.w	800cbbe <_dtoa_r+0xb66>
 800c8d0:	4629      	mov	r1, r5
 800c8d2:	2300      	movs	r3, #0
 800c8d4:	220a      	movs	r2, #10
 800c8d6:	4648      	mov	r0, r9
 800c8d8:	f000 faf0 	bl	800cebc <__multadd>
 800c8dc:	f1bb 0f00 	cmp.w	fp, #0
 800c8e0:	4605      	mov	r5, r0
 800c8e2:	dc6f      	bgt.n	800c9c4 <_dtoa_r+0x96c>
 800c8e4:	9b07      	ldr	r3, [sp, #28]
 800c8e6:	2b02      	cmp	r3, #2
 800c8e8:	dc49      	bgt.n	800c97e <_dtoa_r+0x926>
 800c8ea:	e06b      	b.n	800c9c4 <_dtoa_r+0x96c>
 800c8ec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c8ee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c8f2:	e73c      	b.n	800c76e <_dtoa_r+0x716>
 800c8f4:	3fe00000 	.word	0x3fe00000
 800c8f8:	40240000 	.word	0x40240000
 800c8fc:	9b03      	ldr	r3, [sp, #12]
 800c8fe:	1e5c      	subs	r4, r3, #1
 800c900:	9b08      	ldr	r3, [sp, #32]
 800c902:	42a3      	cmp	r3, r4
 800c904:	db09      	blt.n	800c91a <_dtoa_r+0x8c2>
 800c906:	1b1c      	subs	r4, r3, r4
 800c908:	9b03      	ldr	r3, [sp, #12]
 800c90a:	2b00      	cmp	r3, #0
 800c90c:	f6bf af30 	bge.w	800c770 <_dtoa_r+0x718>
 800c910:	9b00      	ldr	r3, [sp, #0]
 800c912:	9a03      	ldr	r2, [sp, #12]
 800c914:	1a9e      	subs	r6, r3, r2
 800c916:	2300      	movs	r3, #0
 800c918:	e72b      	b.n	800c772 <_dtoa_r+0x71a>
 800c91a:	9b08      	ldr	r3, [sp, #32]
 800c91c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c91e:	9408      	str	r4, [sp, #32]
 800c920:	1ae3      	subs	r3, r4, r3
 800c922:	441a      	add	r2, r3
 800c924:	9e00      	ldr	r6, [sp, #0]
 800c926:	9b03      	ldr	r3, [sp, #12]
 800c928:	920d      	str	r2, [sp, #52]	@ 0x34
 800c92a:	2400      	movs	r4, #0
 800c92c:	e721      	b.n	800c772 <_dtoa_r+0x71a>
 800c92e:	9c08      	ldr	r4, [sp, #32]
 800c930:	9e00      	ldr	r6, [sp, #0]
 800c932:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800c934:	e728      	b.n	800c788 <_dtoa_r+0x730>
 800c936:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800c93a:	e751      	b.n	800c7e0 <_dtoa_r+0x788>
 800c93c:	9a08      	ldr	r2, [sp, #32]
 800c93e:	9902      	ldr	r1, [sp, #8]
 800c940:	e750      	b.n	800c7e4 <_dtoa_r+0x78c>
 800c942:	f8cd 8008 	str.w	r8, [sp, #8]
 800c946:	e751      	b.n	800c7ec <_dtoa_r+0x794>
 800c948:	2300      	movs	r3, #0
 800c94a:	e779      	b.n	800c840 <_dtoa_r+0x7e8>
 800c94c:	9b04      	ldr	r3, [sp, #16]
 800c94e:	e777      	b.n	800c840 <_dtoa_r+0x7e8>
 800c950:	2300      	movs	r3, #0
 800c952:	9308      	str	r3, [sp, #32]
 800c954:	e779      	b.n	800c84a <_dtoa_r+0x7f2>
 800c956:	d093      	beq.n	800c880 <_dtoa_r+0x828>
 800c958:	9a00      	ldr	r2, [sp, #0]
 800c95a:	331c      	adds	r3, #28
 800c95c:	441a      	add	r2, r3
 800c95e:	9200      	str	r2, [sp, #0]
 800c960:	9a06      	ldr	r2, [sp, #24]
 800c962:	441a      	add	r2, r3
 800c964:	441e      	add	r6, r3
 800c966:	9206      	str	r2, [sp, #24]
 800c968:	e78a      	b.n	800c880 <_dtoa_r+0x828>
 800c96a:	4603      	mov	r3, r0
 800c96c:	e7f4      	b.n	800c958 <_dtoa_r+0x900>
 800c96e:	9b03      	ldr	r3, [sp, #12]
 800c970:	2b00      	cmp	r3, #0
 800c972:	46b8      	mov	r8, r7
 800c974:	dc20      	bgt.n	800c9b8 <_dtoa_r+0x960>
 800c976:	469b      	mov	fp, r3
 800c978:	9b07      	ldr	r3, [sp, #28]
 800c97a:	2b02      	cmp	r3, #2
 800c97c:	dd1e      	ble.n	800c9bc <_dtoa_r+0x964>
 800c97e:	f1bb 0f00 	cmp.w	fp, #0
 800c982:	f47f adb1 	bne.w	800c4e8 <_dtoa_r+0x490>
 800c986:	4621      	mov	r1, r4
 800c988:	465b      	mov	r3, fp
 800c98a:	2205      	movs	r2, #5
 800c98c:	4648      	mov	r0, r9
 800c98e:	f000 fa95 	bl	800cebc <__multadd>
 800c992:	4601      	mov	r1, r0
 800c994:	4604      	mov	r4, r0
 800c996:	9802      	ldr	r0, [sp, #8]
 800c998:	f000 fcea 	bl	800d370 <__mcmp>
 800c99c:	2800      	cmp	r0, #0
 800c99e:	f77f ada3 	ble.w	800c4e8 <_dtoa_r+0x490>
 800c9a2:	4656      	mov	r6, sl
 800c9a4:	2331      	movs	r3, #49	@ 0x31
 800c9a6:	f806 3b01 	strb.w	r3, [r6], #1
 800c9aa:	f108 0801 	add.w	r8, r8, #1
 800c9ae:	e59f      	b.n	800c4f0 <_dtoa_r+0x498>
 800c9b0:	9c03      	ldr	r4, [sp, #12]
 800c9b2:	46b8      	mov	r8, r7
 800c9b4:	4625      	mov	r5, r4
 800c9b6:	e7f4      	b.n	800c9a2 <_dtoa_r+0x94a>
 800c9b8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800c9bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c9be:	2b00      	cmp	r3, #0
 800c9c0:	f000 8101 	beq.w	800cbc6 <_dtoa_r+0xb6e>
 800c9c4:	2e00      	cmp	r6, #0
 800c9c6:	dd05      	ble.n	800c9d4 <_dtoa_r+0x97c>
 800c9c8:	4629      	mov	r1, r5
 800c9ca:	4632      	mov	r2, r6
 800c9cc:	4648      	mov	r0, r9
 800c9ce:	f000 fc63 	bl	800d298 <__lshift>
 800c9d2:	4605      	mov	r5, r0
 800c9d4:	9b08      	ldr	r3, [sp, #32]
 800c9d6:	2b00      	cmp	r3, #0
 800c9d8:	d05c      	beq.n	800ca94 <_dtoa_r+0xa3c>
 800c9da:	6869      	ldr	r1, [r5, #4]
 800c9dc:	4648      	mov	r0, r9
 800c9de:	f000 fa0b 	bl	800cdf8 <_Balloc>
 800c9e2:	4606      	mov	r6, r0
 800c9e4:	b928      	cbnz	r0, 800c9f2 <_dtoa_r+0x99a>
 800c9e6:	4b82      	ldr	r3, [pc, #520]	@ (800cbf0 <_dtoa_r+0xb98>)
 800c9e8:	4602      	mov	r2, r0
 800c9ea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c9ee:	f7ff bb4a 	b.w	800c086 <_dtoa_r+0x2e>
 800c9f2:	692a      	ldr	r2, [r5, #16]
 800c9f4:	3202      	adds	r2, #2
 800c9f6:	0092      	lsls	r2, r2, #2
 800c9f8:	f105 010c 	add.w	r1, r5, #12
 800c9fc:	300c      	adds	r0, #12
 800c9fe:	f7ff fa70 	bl	800bee2 <memcpy>
 800ca02:	2201      	movs	r2, #1
 800ca04:	4631      	mov	r1, r6
 800ca06:	4648      	mov	r0, r9
 800ca08:	f000 fc46 	bl	800d298 <__lshift>
 800ca0c:	f10a 0301 	add.w	r3, sl, #1
 800ca10:	9300      	str	r3, [sp, #0]
 800ca12:	eb0a 030b 	add.w	r3, sl, fp
 800ca16:	9308      	str	r3, [sp, #32]
 800ca18:	9b04      	ldr	r3, [sp, #16]
 800ca1a:	f003 0301 	and.w	r3, r3, #1
 800ca1e:	462f      	mov	r7, r5
 800ca20:	9306      	str	r3, [sp, #24]
 800ca22:	4605      	mov	r5, r0
 800ca24:	9b00      	ldr	r3, [sp, #0]
 800ca26:	9802      	ldr	r0, [sp, #8]
 800ca28:	4621      	mov	r1, r4
 800ca2a:	f103 3bff 	add.w	fp, r3, #4294967295
 800ca2e:	f7ff fa8b 	bl	800bf48 <quorem>
 800ca32:	4603      	mov	r3, r0
 800ca34:	3330      	adds	r3, #48	@ 0x30
 800ca36:	9003      	str	r0, [sp, #12]
 800ca38:	4639      	mov	r1, r7
 800ca3a:	9802      	ldr	r0, [sp, #8]
 800ca3c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ca3e:	f000 fc97 	bl	800d370 <__mcmp>
 800ca42:	462a      	mov	r2, r5
 800ca44:	9004      	str	r0, [sp, #16]
 800ca46:	4621      	mov	r1, r4
 800ca48:	4648      	mov	r0, r9
 800ca4a:	f000 fcad 	bl	800d3a8 <__mdiff>
 800ca4e:	68c2      	ldr	r2, [r0, #12]
 800ca50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca52:	4606      	mov	r6, r0
 800ca54:	bb02      	cbnz	r2, 800ca98 <_dtoa_r+0xa40>
 800ca56:	4601      	mov	r1, r0
 800ca58:	9802      	ldr	r0, [sp, #8]
 800ca5a:	f000 fc89 	bl	800d370 <__mcmp>
 800ca5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca60:	4602      	mov	r2, r0
 800ca62:	4631      	mov	r1, r6
 800ca64:	4648      	mov	r0, r9
 800ca66:	920c      	str	r2, [sp, #48]	@ 0x30
 800ca68:	9309      	str	r3, [sp, #36]	@ 0x24
 800ca6a:	f000 fa05 	bl	800ce78 <_Bfree>
 800ca6e:	9b07      	ldr	r3, [sp, #28]
 800ca70:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800ca72:	9e00      	ldr	r6, [sp, #0]
 800ca74:	ea42 0103 	orr.w	r1, r2, r3
 800ca78:	9b06      	ldr	r3, [sp, #24]
 800ca7a:	4319      	orrs	r1, r3
 800ca7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca7e:	d10d      	bne.n	800ca9c <_dtoa_r+0xa44>
 800ca80:	2b39      	cmp	r3, #57	@ 0x39
 800ca82:	d027      	beq.n	800cad4 <_dtoa_r+0xa7c>
 800ca84:	9a04      	ldr	r2, [sp, #16]
 800ca86:	2a00      	cmp	r2, #0
 800ca88:	dd01      	ble.n	800ca8e <_dtoa_r+0xa36>
 800ca8a:	9b03      	ldr	r3, [sp, #12]
 800ca8c:	3331      	adds	r3, #49	@ 0x31
 800ca8e:	f88b 3000 	strb.w	r3, [fp]
 800ca92:	e52e      	b.n	800c4f2 <_dtoa_r+0x49a>
 800ca94:	4628      	mov	r0, r5
 800ca96:	e7b9      	b.n	800ca0c <_dtoa_r+0x9b4>
 800ca98:	2201      	movs	r2, #1
 800ca9a:	e7e2      	b.n	800ca62 <_dtoa_r+0xa0a>
 800ca9c:	9904      	ldr	r1, [sp, #16]
 800ca9e:	2900      	cmp	r1, #0
 800caa0:	db04      	blt.n	800caac <_dtoa_r+0xa54>
 800caa2:	9807      	ldr	r0, [sp, #28]
 800caa4:	4301      	orrs	r1, r0
 800caa6:	9806      	ldr	r0, [sp, #24]
 800caa8:	4301      	orrs	r1, r0
 800caaa:	d120      	bne.n	800caee <_dtoa_r+0xa96>
 800caac:	2a00      	cmp	r2, #0
 800caae:	ddee      	ble.n	800ca8e <_dtoa_r+0xa36>
 800cab0:	9902      	ldr	r1, [sp, #8]
 800cab2:	9300      	str	r3, [sp, #0]
 800cab4:	2201      	movs	r2, #1
 800cab6:	4648      	mov	r0, r9
 800cab8:	f000 fbee 	bl	800d298 <__lshift>
 800cabc:	4621      	mov	r1, r4
 800cabe:	9002      	str	r0, [sp, #8]
 800cac0:	f000 fc56 	bl	800d370 <__mcmp>
 800cac4:	2800      	cmp	r0, #0
 800cac6:	9b00      	ldr	r3, [sp, #0]
 800cac8:	dc02      	bgt.n	800cad0 <_dtoa_r+0xa78>
 800caca:	d1e0      	bne.n	800ca8e <_dtoa_r+0xa36>
 800cacc:	07da      	lsls	r2, r3, #31
 800cace:	d5de      	bpl.n	800ca8e <_dtoa_r+0xa36>
 800cad0:	2b39      	cmp	r3, #57	@ 0x39
 800cad2:	d1da      	bne.n	800ca8a <_dtoa_r+0xa32>
 800cad4:	2339      	movs	r3, #57	@ 0x39
 800cad6:	f88b 3000 	strb.w	r3, [fp]
 800cada:	4633      	mov	r3, r6
 800cadc:	461e      	mov	r6, r3
 800cade:	3b01      	subs	r3, #1
 800cae0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800cae4:	2a39      	cmp	r2, #57	@ 0x39
 800cae6:	d04e      	beq.n	800cb86 <_dtoa_r+0xb2e>
 800cae8:	3201      	adds	r2, #1
 800caea:	701a      	strb	r2, [r3, #0]
 800caec:	e501      	b.n	800c4f2 <_dtoa_r+0x49a>
 800caee:	2a00      	cmp	r2, #0
 800caf0:	dd03      	ble.n	800cafa <_dtoa_r+0xaa2>
 800caf2:	2b39      	cmp	r3, #57	@ 0x39
 800caf4:	d0ee      	beq.n	800cad4 <_dtoa_r+0xa7c>
 800caf6:	3301      	adds	r3, #1
 800caf8:	e7c9      	b.n	800ca8e <_dtoa_r+0xa36>
 800cafa:	9a00      	ldr	r2, [sp, #0]
 800cafc:	9908      	ldr	r1, [sp, #32]
 800cafe:	f802 3c01 	strb.w	r3, [r2, #-1]
 800cb02:	428a      	cmp	r2, r1
 800cb04:	d028      	beq.n	800cb58 <_dtoa_r+0xb00>
 800cb06:	9902      	ldr	r1, [sp, #8]
 800cb08:	2300      	movs	r3, #0
 800cb0a:	220a      	movs	r2, #10
 800cb0c:	4648      	mov	r0, r9
 800cb0e:	f000 f9d5 	bl	800cebc <__multadd>
 800cb12:	42af      	cmp	r7, r5
 800cb14:	9002      	str	r0, [sp, #8]
 800cb16:	f04f 0300 	mov.w	r3, #0
 800cb1a:	f04f 020a 	mov.w	r2, #10
 800cb1e:	4639      	mov	r1, r7
 800cb20:	4648      	mov	r0, r9
 800cb22:	d107      	bne.n	800cb34 <_dtoa_r+0xadc>
 800cb24:	f000 f9ca 	bl	800cebc <__multadd>
 800cb28:	4607      	mov	r7, r0
 800cb2a:	4605      	mov	r5, r0
 800cb2c:	9b00      	ldr	r3, [sp, #0]
 800cb2e:	3301      	adds	r3, #1
 800cb30:	9300      	str	r3, [sp, #0]
 800cb32:	e777      	b.n	800ca24 <_dtoa_r+0x9cc>
 800cb34:	f000 f9c2 	bl	800cebc <__multadd>
 800cb38:	4629      	mov	r1, r5
 800cb3a:	4607      	mov	r7, r0
 800cb3c:	2300      	movs	r3, #0
 800cb3e:	220a      	movs	r2, #10
 800cb40:	4648      	mov	r0, r9
 800cb42:	f000 f9bb 	bl	800cebc <__multadd>
 800cb46:	4605      	mov	r5, r0
 800cb48:	e7f0      	b.n	800cb2c <_dtoa_r+0xad4>
 800cb4a:	f1bb 0f00 	cmp.w	fp, #0
 800cb4e:	bfcc      	ite	gt
 800cb50:	465e      	movgt	r6, fp
 800cb52:	2601      	movle	r6, #1
 800cb54:	4456      	add	r6, sl
 800cb56:	2700      	movs	r7, #0
 800cb58:	9902      	ldr	r1, [sp, #8]
 800cb5a:	9300      	str	r3, [sp, #0]
 800cb5c:	2201      	movs	r2, #1
 800cb5e:	4648      	mov	r0, r9
 800cb60:	f000 fb9a 	bl	800d298 <__lshift>
 800cb64:	4621      	mov	r1, r4
 800cb66:	9002      	str	r0, [sp, #8]
 800cb68:	f000 fc02 	bl	800d370 <__mcmp>
 800cb6c:	2800      	cmp	r0, #0
 800cb6e:	dcb4      	bgt.n	800cada <_dtoa_r+0xa82>
 800cb70:	d102      	bne.n	800cb78 <_dtoa_r+0xb20>
 800cb72:	9b00      	ldr	r3, [sp, #0]
 800cb74:	07db      	lsls	r3, r3, #31
 800cb76:	d4b0      	bmi.n	800cada <_dtoa_r+0xa82>
 800cb78:	4633      	mov	r3, r6
 800cb7a:	461e      	mov	r6, r3
 800cb7c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cb80:	2a30      	cmp	r2, #48	@ 0x30
 800cb82:	d0fa      	beq.n	800cb7a <_dtoa_r+0xb22>
 800cb84:	e4b5      	b.n	800c4f2 <_dtoa_r+0x49a>
 800cb86:	459a      	cmp	sl, r3
 800cb88:	d1a8      	bne.n	800cadc <_dtoa_r+0xa84>
 800cb8a:	2331      	movs	r3, #49	@ 0x31
 800cb8c:	f108 0801 	add.w	r8, r8, #1
 800cb90:	f88a 3000 	strb.w	r3, [sl]
 800cb94:	e4ad      	b.n	800c4f2 <_dtoa_r+0x49a>
 800cb96:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cb98:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800cbf4 <_dtoa_r+0xb9c>
 800cb9c:	b11b      	cbz	r3, 800cba6 <_dtoa_r+0xb4e>
 800cb9e:	f10a 0308 	add.w	r3, sl, #8
 800cba2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800cba4:	6013      	str	r3, [r2, #0]
 800cba6:	4650      	mov	r0, sl
 800cba8:	b017      	add	sp, #92	@ 0x5c
 800cbaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbae:	9b07      	ldr	r3, [sp, #28]
 800cbb0:	2b01      	cmp	r3, #1
 800cbb2:	f77f ae2e 	ble.w	800c812 <_dtoa_r+0x7ba>
 800cbb6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cbb8:	9308      	str	r3, [sp, #32]
 800cbba:	2001      	movs	r0, #1
 800cbbc:	e64d      	b.n	800c85a <_dtoa_r+0x802>
 800cbbe:	f1bb 0f00 	cmp.w	fp, #0
 800cbc2:	f77f aed9 	ble.w	800c978 <_dtoa_r+0x920>
 800cbc6:	4656      	mov	r6, sl
 800cbc8:	9802      	ldr	r0, [sp, #8]
 800cbca:	4621      	mov	r1, r4
 800cbcc:	f7ff f9bc 	bl	800bf48 <quorem>
 800cbd0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800cbd4:	f806 3b01 	strb.w	r3, [r6], #1
 800cbd8:	eba6 020a 	sub.w	r2, r6, sl
 800cbdc:	4593      	cmp	fp, r2
 800cbde:	ddb4      	ble.n	800cb4a <_dtoa_r+0xaf2>
 800cbe0:	9902      	ldr	r1, [sp, #8]
 800cbe2:	2300      	movs	r3, #0
 800cbe4:	220a      	movs	r2, #10
 800cbe6:	4648      	mov	r0, r9
 800cbe8:	f000 f968 	bl	800cebc <__multadd>
 800cbec:	9002      	str	r0, [sp, #8]
 800cbee:	e7eb      	b.n	800cbc8 <_dtoa_r+0xb70>
 800cbf0:	08010cb1 	.word	0x08010cb1
 800cbf4:	08010c35 	.word	0x08010c35

0800cbf8 <_free_r>:
 800cbf8:	b538      	push	{r3, r4, r5, lr}
 800cbfa:	4605      	mov	r5, r0
 800cbfc:	2900      	cmp	r1, #0
 800cbfe:	d041      	beq.n	800cc84 <_free_r+0x8c>
 800cc00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cc04:	1f0c      	subs	r4, r1, #4
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	bfb8      	it	lt
 800cc0a:	18e4      	addlt	r4, r4, r3
 800cc0c:	f000 f8e8 	bl	800cde0 <__malloc_lock>
 800cc10:	4a1d      	ldr	r2, [pc, #116]	@ (800cc88 <_free_r+0x90>)
 800cc12:	6813      	ldr	r3, [r2, #0]
 800cc14:	b933      	cbnz	r3, 800cc24 <_free_r+0x2c>
 800cc16:	6063      	str	r3, [r4, #4]
 800cc18:	6014      	str	r4, [r2, #0]
 800cc1a:	4628      	mov	r0, r5
 800cc1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cc20:	f000 b8e4 	b.w	800cdec <__malloc_unlock>
 800cc24:	42a3      	cmp	r3, r4
 800cc26:	d908      	bls.n	800cc3a <_free_r+0x42>
 800cc28:	6820      	ldr	r0, [r4, #0]
 800cc2a:	1821      	adds	r1, r4, r0
 800cc2c:	428b      	cmp	r3, r1
 800cc2e:	bf01      	itttt	eq
 800cc30:	6819      	ldreq	r1, [r3, #0]
 800cc32:	685b      	ldreq	r3, [r3, #4]
 800cc34:	1809      	addeq	r1, r1, r0
 800cc36:	6021      	streq	r1, [r4, #0]
 800cc38:	e7ed      	b.n	800cc16 <_free_r+0x1e>
 800cc3a:	461a      	mov	r2, r3
 800cc3c:	685b      	ldr	r3, [r3, #4]
 800cc3e:	b10b      	cbz	r3, 800cc44 <_free_r+0x4c>
 800cc40:	42a3      	cmp	r3, r4
 800cc42:	d9fa      	bls.n	800cc3a <_free_r+0x42>
 800cc44:	6811      	ldr	r1, [r2, #0]
 800cc46:	1850      	adds	r0, r2, r1
 800cc48:	42a0      	cmp	r0, r4
 800cc4a:	d10b      	bne.n	800cc64 <_free_r+0x6c>
 800cc4c:	6820      	ldr	r0, [r4, #0]
 800cc4e:	4401      	add	r1, r0
 800cc50:	1850      	adds	r0, r2, r1
 800cc52:	4283      	cmp	r3, r0
 800cc54:	6011      	str	r1, [r2, #0]
 800cc56:	d1e0      	bne.n	800cc1a <_free_r+0x22>
 800cc58:	6818      	ldr	r0, [r3, #0]
 800cc5a:	685b      	ldr	r3, [r3, #4]
 800cc5c:	6053      	str	r3, [r2, #4]
 800cc5e:	4408      	add	r0, r1
 800cc60:	6010      	str	r0, [r2, #0]
 800cc62:	e7da      	b.n	800cc1a <_free_r+0x22>
 800cc64:	d902      	bls.n	800cc6c <_free_r+0x74>
 800cc66:	230c      	movs	r3, #12
 800cc68:	602b      	str	r3, [r5, #0]
 800cc6a:	e7d6      	b.n	800cc1a <_free_r+0x22>
 800cc6c:	6820      	ldr	r0, [r4, #0]
 800cc6e:	1821      	adds	r1, r4, r0
 800cc70:	428b      	cmp	r3, r1
 800cc72:	bf04      	itt	eq
 800cc74:	6819      	ldreq	r1, [r3, #0]
 800cc76:	685b      	ldreq	r3, [r3, #4]
 800cc78:	6063      	str	r3, [r4, #4]
 800cc7a:	bf04      	itt	eq
 800cc7c:	1809      	addeq	r1, r1, r0
 800cc7e:	6021      	streq	r1, [r4, #0]
 800cc80:	6054      	str	r4, [r2, #4]
 800cc82:	e7ca      	b.n	800cc1a <_free_r+0x22>
 800cc84:	bd38      	pop	{r3, r4, r5, pc}
 800cc86:	bf00      	nop
 800cc88:	20013948 	.word	0x20013948

0800cc8c <malloc>:
 800cc8c:	4b02      	ldr	r3, [pc, #8]	@ (800cc98 <malloc+0xc>)
 800cc8e:	4601      	mov	r1, r0
 800cc90:	6818      	ldr	r0, [r3, #0]
 800cc92:	f000 b825 	b.w	800cce0 <_malloc_r>
 800cc96:	bf00      	nop
 800cc98:	2000d138 	.word	0x2000d138

0800cc9c <sbrk_aligned>:
 800cc9c:	b570      	push	{r4, r5, r6, lr}
 800cc9e:	4e0f      	ldr	r6, [pc, #60]	@ (800ccdc <sbrk_aligned+0x40>)
 800cca0:	460c      	mov	r4, r1
 800cca2:	6831      	ldr	r1, [r6, #0]
 800cca4:	4605      	mov	r5, r0
 800cca6:	b911      	cbnz	r1, 800ccae <sbrk_aligned+0x12>
 800cca8:	f001 ffdc 	bl	800ec64 <_sbrk_r>
 800ccac:	6030      	str	r0, [r6, #0]
 800ccae:	4621      	mov	r1, r4
 800ccb0:	4628      	mov	r0, r5
 800ccb2:	f001 ffd7 	bl	800ec64 <_sbrk_r>
 800ccb6:	1c43      	adds	r3, r0, #1
 800ccb8:	d103      	bne.n	800ccc2 <sbrk_aligned+0x26>
 800ccba:	f04f 34ff 	mov.w	r4, #4294967295
 800ccbe:	4620      	mov	r0, r4
 800ccc0:	bd70      	pop	{r4, r5, r6, pc}
 800ccc2:	1cc4      	adds	r4, r0, #3
 800ccc4:	f024 0403 	bic.w	r4, r4, #3
 800ccc8:	42a0      	cmp	r0, r4
 800ccca:	d0f8      	beq.n	800ccbe <sbrk_aligned+0x22>
 800cccc:	1a21      	subs	r1, r4, r0
 800ccce:	4628      	mov	r0, r5
 800ccd0:	f001 ffc8 	bl	800ec64 <_sbrk_r>
 800ccd4:	3001      	adds	r0, #1
 800ccd6:	d1f2      	bne.n	800ccbe <sbrk_aligned+0x22>
 800ccd8:	e7ef      	b.n	800ccba <sbrk_aligned+0x1e>
 800ccda:	bf00      	nop
 800ccdc:	20013944 	.word	0x20013944

0800cce0 <_malloc_r>:
 800cce0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cce4:	1ccd      	adds	r5, r1, #3
 800cce6:	f025 0503 	bic.w	r5, r5, #3
 800ccea:	3508      	adds	r5, #8
 800ccec:	2d0c      	cmp	r5, #12
 800ccee:	bf38      	it	cc
 800ccf0:	250c      	movcc	r5, #12
 800ccf2:	2d00      	cmp	r5, #0
 800ccf4:	4606      	mov	r6, r0
 800ccf6:	db01      	blt.n	800ccfc <_malloc_r+0x1c>
 800ccf8:	42a9      	cmp	r1, r5
 800ccfa:	d904      	bls.n	800cd06 <_malloc_r+0x26>
 800ccfc:	230c      	movs	r3, #12
 800ccfe:	6033      	str	r3, [r6, #0]
 800cd00:	2000      	movs	r0, #0
 800cd02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cd06:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800cddc <_malloc_r+0xfc>
 800cd0a:	f000 f869 	bl	800cde0 <__malloc_lock>
 800cd0e:	f8d8 3000 	ldr.w	r3, [r8]
 800cd12:	461c      	mov	r4, r3
 800cd14:	bb44      	cbnz	r4, 800cd68 <_malloc_r+0x88>
 800cd16:	4629      	mov	r1, r5
 800cd18:	4630      	mov	r0, r6
 800cd1a:	f7ff ffbf 	bl	800cc9c <sbrk_aligned>
 800cd1e:	1c43      	adds	r3, r0, #1
 800cd20:	4604      	mov	r4, r0
 800cd22:	d158      	bne.n	800cdd6 <_malloc_r+0xf6>
 800cd24:	f8d8 4000 	ldr.w	r4, [r8]
 800cd28:	4627      	mov	r7, r4
 800cd2a:	2f00      	cmp	r7, #0
 800cd2c:	d143      	bne.n	800cdb6 <_malloc_r+0xd6>
 800cd2e:	2c00      	cmp	r4, #0
 800cd30:	d04b      	beq.n	800cdca <_malloc_r+0xea>
 800cd32:	6823      	ldr	r3, [r4, #0]
 800cd34:	4639      	mov	r1, r7
 800cd36:	4630      	mov	r0, r6
 800cd38:	eb04 0903 	add.w	r9, r4, r3
 800cd3c:	f001 ff92 	bl	800ec64 <_sbrk_r>
 800cd40:	4581      	cmp	r9, r0
 800cd42:	d142      	bne.n	800cdca <_malloc_r+0xea>
 800cd44:	6821      	ldr	r1, [r4, #0]
 800cd46:	1a6d      	subs	r5, r5, r1
 800cd48:	4629      	mov	r1, r5
 800cd4a:	4630      	mov	r0, r6
 800cd4c:	f7ff ffa6 	bl	800cc9c <sbrk_aligned>
 800cd50:	3001      	adds	r0, #1
 800cd52:	d03a      	beq.n	800cdca <_malloc_r+0xea>
 800cd54:	6823      	ldr	r3, [r4, #0]
 800cd56:	442b      	add	r3, r5
 800cd58:	6023      	str	r3, [r4, #0]
 800cd5a:	f8d8 3000 	ldr.w	r3, [r8]
 800cd5e:	685a      	ldr	r2, [r3, #4]
 800cd60:	bb62      	cbnz	r2, 800cdbc <_malloc_r+0xdc>
 800cd62:	f8c8 7000 	str.w	r7, [r8]
 800cd66:	e00f      	b.n	800cd88 <_malloc_r+0xa8>
 800cd68:	6822      	ldr	r2, [r4, #0]
 800cd6a:	1b52      	subs	r2, r2, r5
 800cd6c:	d420      	bmi.n	800cdb0 <_malloc_r+0xd0>
 800cd6e:	2a0b      	cmp	r2, #11
 800cd70:	d917      	bls.n	800cda2 <_malloc_r+0xc2>
 800cd72:	1961      	adds	r1, r4, r5
 800cd74:	42a3      	cmp	r3, r4
 800cd76:	6025      	str	r5, [r4, #0]
 800cd78:	bf18      	it	ne
 800cd7a:	6059      	strne	r1, [r3, #4]
 800cd7c:	6863      	ldr	r3, [r4, #4]
 800cd7e:	bf08      	it	eq
 800cd80:	f8c8 1000 	streq.w	r1, [r8]
 800cd84:	5162      	str	r2, [r4, r5]
 800cd86:	604b      	str	r3, [r1, #4]
 800cd88:	4630      	mov	r0, r6
 800cd8a:	f000 f82f 	bl	800cdec <__malloc_unlock>
 800cd8e:	f104 000b 	add.w	r0, r4, #11
 800cd92:	1d23      	adds	r3, r4, #4
 800cd94:	f020 0007 	bic.w	r0, r0, #7
 800cd98:	1ac2      	subs	r2, r0, r3
 800cd9a:	bf1c      	itt	ne
 800cd9c:	1a1b      	subne	r3, r3, r0
 800cd9e:	50a3      	strne	r3, [r4, r2]
 800cda0:	e7af      	b.n	800cd02 <_malloc_r+0x22>
 800cda2:	6862      	ldr	r2, [r4, #4]
 800cda4:	42a3      	cmp	r3, r4
 800cda6:	bf0c      	ite	eq
 800cda8:	f8c8 2000 	streq.w	r2, [r8]
 800cdac:	605a      	strne	r2, [r3, #4]
 800cdae:	e7eb      	b.n	800cd88 <_malloc_r+0xa8>
 800cdb0:	4623      	mov	r3, r4
 800cdb2:	6864      	ldr	r4, [r4, #4]
 800cdb4:	e7ae      	b.n	800cd14 <_malloc_r+0x34>
 800cdb6:	463c      	mov	r4, r7
 800cdb8:	687f      	ldr	r7, [r7, #4]
 800cdba:	e7b6      	b.n	800cd2a <_malloc_r+0x4a>
 800cdbc:	461a      	mov	r2, r3
 800cdbe:	685b      	ldr	r3, [r3, #4]
 800cdc0:	42a3      	cmp	r3, r4
 800cdc2:	d1fb      	bne.n	800cdbc <_malloc_r+0xdc>
 800cdc4:	2300      	movs	r3, #0
 800cdc6:	6053      	str	r3, [r2, #4]
 800cdc8:	e7de      	b.n	800cd88 <_malloc_r+0xa8>
 800cdca:	230c      	movs	r3, #12
 800cdcc:	6033      	str	r3, [r6, #0]
 800cdce:	4630      	mov	r0, r6
 800cdd0:	f000 f80c 	bl	800cdec <__malloc_unlock>
 800cdd4:	e794      	b.n	800cd00 <_malloc_r+0x20>
 800cdd6:	6005      	str	r5, [r0, #0]
 800cdd8:	e7d6      	b.n	800cd88 <_malloc_r+0xa8>
 800cdda:	bf00      	nop
 800cddc:	20013948 	.word	0x20013948

0800cde0 <__malloc_lock>:
 800cde0:	4801      	ldr	r0, [pc, #4]	@ (800cde8 <__malloc_lock+0x8>)
 800cde2:	f7ff b87c 	b.w	800bede <__retarget_lock_acquire_recursive>
 800cde6:	bf00      	nop
 800cde8:	20013940 	.word	0x20013940

0800cdec <__malloc_unlock>:
 800cdec:	4801      	ldr	r0, [pc, #4]	@ (800cdf4 <__malloc_unlock+0x8>)
 800cdee:	f7ff b877 	b.w	800bee0 <__retarget_lock_release_recursive>
 800cdf2:	bf00      	nop
 800cdf4:	20013940 	.word	0x20013940

0800cdf8 <_Balloc>:
 800cdf8:	b570      	push	{r4, r5, r6, lr}
 800cdfa:	69c6      	ldr	r6, [r0, #28]
 800cdfc:	4604      	mov	r4, r0
 800cdfe:	460d      	mov	r5, r1
 800ce00:	b976      	cbnz	r6, 800ce20 <_Balloc+0x28>
 800ce02:	2010      	movs	r0, #16
 800ce04:	f7ff ff42 	bl	800cc8c <malloc>
 800ce08:	4602      	mov	r2, r0
 800ce0a:	61e0      	str	r0, [r4, #28]
 800ce0c:	b920      	cbnz	r0, 800ce18 <_Balloc+0x20>
 800ce0e:	4b18      	ldr	r3, [pc, #96]	@ (800ce70 <_Balloc+0x78>)
 800ce10:	4818      	ldr	r0, [pc, #96]	@ (800ce74 <_Balloc+0x7c>)
 800ce12:	216b      	movs	r1, #107	@ 0x6b
 800ce14:	f7ff f87a 	bl	800bf0c <__assert_func>
 800ce18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ce1c:	6006      	str	r6, [r0, #0]
 800ce1e:	60c6      	str	r6, [r0, #12]
 800ce20:	69e6      	ldr	r6, [r4, #28]
 800ce22:	68f3      	ldr	r3, [r6, #12]
 800ce24:	b183      	cbz	r3, 800ce48 <_Balloc+0x50>
 800ce26:	69e3      	ldr	r3, [r4, #28]
 800ce28:	68db      	ldr	r3, [r3, #12]
 800ce2a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ce2e:	b9b8      	cbnz	r0, 800ce60 <_Balloc+0x68>
 800ce30:	2101      	movs	r1, #1
 800ce32:	fa01 f605 	lsl.w	r6, r1, r5
 800ce36:	1d72      	adds	r2, r6, #5
 800ce38:	0092      	lsls	r2, r2, #2
 800ce3a:	4620      	mov	r0, r4
 800ce3c:	f001 ff33 	bl	800eca6 <_calloc_r>
 800ce40:	b160      	cbz	r0, 800ce5c <_Balloc+0x64>
 800ce42:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ce46:	e00e      	b.n	800ce66 <_Balloc+0x6e>
 800ce48:	2221      	movs	r2, #33	@ 0x21
 800ce4a:	2104      	movs	r1, #4
 800ce4c:	4620      	mov	r0, r4
 800ce4e:	f001 ff2a 	bl	800eca6 <_calloc_r>
 800ce52:	69e3      	ldr	r3, [r4, #28]
 800ce54:	60f0      	str	r0, [r6, #12]
 800ce56:	68db      	ldr	r3, [r3, #12]
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	d1e4      	bne.n	800ce26 <_Balloc+0x2e>
 800ce5c:	2000      	movs	r0, #0
 800ce5e:	bd70      	pop	{r4, r5, r6, pc}
 800ce60:	6802      	ldr	r2, [r0, #0]
 800ce62:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ce66:	2300      	movs	r3, #0
 800ce68:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ce6c:	e7f7      	b.n	800ce5e <_Balloc+0x66>
 800ce6e:	bf00      	nop
 800ce70:	08010c42 	.word	0x08010c42
 800ce74:	08010cc2 	.word	0x08010cc2

0800ce78 <_Bfree>:
 800ce78:	b570      	push	{r4, r5, r6, lr}
 800ce7a:	69c6      	ldr	r6, [r0, #28]
 800ce7c:	4605      	mov	r5, r0
 800ce7e:	460c      	mov	r4, r1
 800ce80:	b976      	cbnz	r6, 800cea0 <_Bfree+0x28>
 800ce82:	2010      	movs	r0, #16
 800ce84:	f7ff ff02 	bl	800cc8c <malloc>
 800ce88:	4602      	mov	r2, r0
 800ce8a:	61e8      	str	r0, [r5, #28]
 800ce8c:	b920      	cbnz	r0, 800ce98 <_Bfree+0x20>
 800ce8e:	4b09      	ldr	r3, [pc, #36]	@ (800ceb4 <_Bfree+0x3c>)
 800ce90:	4809      	ldr	r0, [pc, #36]	@ (800ceb8 <_Bfree+0x40>)
 800ce92:	218f      	movs	r1, #143	@ 0x8f
 800ce94:	f7ff f83a 	bl	800bf0c <__assert_func>
 800ce98:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ce9c:	6006      	str	r6, [r0, #0]
 800ce9e:	60c6      	str	r6, [r0, #12]
 800cea0:	b13c      	cbz	r4, 800ceb2 <_Bfree+0x3a>
 800cea2:	69eb      	ldr	r3, [r5, #28]
 800cea4:	6862      	ldr	r2, [r4, #4]
 800cea6:	68db      	ldr	r3, [r3, #12]
 800cea8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ceac:	6021      	str	r1, [r4, #0]
 800ceae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ceb2:	bd70      	pop	{r4, r5, r6, pc}
 800ceb4:	08010c42 	.word	0x08010c42
 800ceb8:	08010cc2 	.word	0x08010cc2

0800cebc <__multadd>:
 800cebc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cec0:	690d      	ldr	r5, [r1, #16]
 800cec2:	4607      	mov	r7, r0
 800cec4:	460c      	mov	r4, r1
 800cec6:	461e      	mov	r6, r3
 800cec8:	f101 0c14 	add.w	ip, r1, #20
 800cecc:	2000      	movs	r0, #0
 800cece:	f8dc 3000 	ldr.w	r3, [ip]
 800ced2:	b299      	uxth	r1, r3
 800ced4:	fb02 6101 	mla	r1, r2, r1, r6
 800ced8:	0c1e      	lsrs	r6, r3, #16
 800ceda:	0c0b      	lsrs	r3, r1, #16
 800cedc:	fb02 3306 	mla	r3, r2, r6, r3
 800cee0:	b289      	uxth	r1, r1
 800cee2:	3001      	adds	r0, #1
 800cee4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cee8:	4285      	cmp	r5, r0
 800ceea:	f84c 1b04 	str.w	r1, [ip], #4
 800ceee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800cef2:	dcec      	bgt.n	800cece <__multadd+0x12>
 800cef4:	b30e      	cbz	r6, 800cf3a <__multadd+0x7e>
 800cef6:	68a3      	ldr	r3, [r4, #8]
 800cef8:	42ab      	cmp	r3, r5
 800cefa:	dc19      	bgt.n	800cf30 <__multadd+0x74>
 800cefc:	6861      	ldr	r1, [r4, #4]
 800cefe:	4638      	mov	r0, r7
 800cf00:	3101      	adds	r1, #1
 800cf02:	f7ff ff79 	bl	800cdf8 <_Balloc>
 800cf06:	4680      	mov	r8, r0
 800cf08:	b928      	cbnz	r0, 800cf16 <__multadd+0x5a>
 800cf0a:	4602      	mov	r2, r0
 800cf0c:	4b0c      	ldr	r3, [pc, #48]	@ (800cf40 <__multadd+0x84>)
 800cf0e:	480d      	ldr	r0, [pc, #52]	@ (800cf44 <__multadd+0x88>)
 800cf10:	21ba      	movs	r1, #186	@ 0xba
 800cf12:	f7fe fffb 	bl	800bf0c <__assert_func>
 800cf16:	6922      	ldr	r2, [r4, #16]
 800cf18:	3202      	adds	r2, #2
 800cf1a:	f104 010c 	add.w	r1, r4, #12
 800cf1e:	0092      	lsls	r2, r2, #2
 800cf20:	300c      	adds	r0, #12
 800cf22:	f7fe ffde 	bl	800bee2 <memcpy>
 800cf26:	4621      	mov	r1, r4
 800cf28:	4638      	mov	r0, r7
 800cf2a:	f7ff ffa5 	bl	800ce78 <_Bfree>
 800cf2e:	4644      	mov	r4, r8
 800cf30:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cf34:	3501      	adds	r5, #1
 800cf36:	615e      	str	r6, [r3, #20]
 800cf38:	6125      	str	r5, [r4, #16]
 800cf3a:	4620      	mov	r0, r4
 800cf3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf40:	08010cb1 	.word	0x08010cb1
 800cf44:	08010cc2 	.word	0x08010cc2

0800cf48 <__s2b>:
 800cf48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cf4c:	460c      	mov	r4, r1
 800cf4e:	4615      	mov	r5, r2
 800cf50:	461f      	mov	r7, r3
 800cf52:	2209      	movs	r2, #9
 800cf54:	3308      	adds	r3, #8
 800cf56:	4606      	mov	r6, r0
 800cf58:	fb93 f3f2 	sdiv	r3, r3, r2
 800cf5c:	2100      	movs	r1, #0
 800cf5e:	2201      	movs	r2, #1
 800cf60:	429a      	cmp	r2, r3
 800cf62:	db09      	blt.n	800cf78 <__s2b+0x30>
 800cf64:	4630      	mov	r0, r6
 800cf66:	f7ff ff47 	bl	800cdf8 <_Balloc>
 800cf6a:	b940      	cbnz	r0, 800cf7e <__s2b+0x36>
 800cf6c:	4602      	mov	r2, r0
 800cf6e:	4b19      	ldr	r3, [pc, #100]	@ (800cfd4 <__s2b+0x8c>)
 800cf70:	4819      	ldr	r0, [pc, #100]	@ (800cfd8 <__s2b+0x90>)
 800cf72:	21d3      	movs	r1, #211	@ 0xd3
 800cf74:	f7fe ffca 	bl	800bf0c <__assert_func>
 800cf78:	0052      	lsls	r2, r2, #1
 800cf7a:	3101      	adds	r1, #1
 800cf7c:	e7f0      	b.n	800cf60 <__s2b+0x18>
 800cf7e:	9b08      	ldr	r3, [sp, #32]
 800cf80:	6143      	str	r3, [r0, #20]
 800cf82:	2d09      	cmp	r5, #9
 800cf84:	f04f 0301 	mov.w	r3, #1
 800cf88:	6103      	str	r3, [r0, #16]
 800cf8a:	dd16      	ble.n	800cfba <__s2b+0x72>
 800cf8c:	f104 0909 	add.w	r9, r4, #9
 800cf90:	46c8      	mov	r8, r9
 800cf92:	442c      	add	r4, r5
 800cf94:	f818 3b01 	ldrb.w	r3, [r8], #1
 800cf98:	4601      	mov	r1, r0
 800cf9a:	3b30      	subs	r3, #48	@ 0x30
 800cf9c:	220a      	movs	r2, #10
 800cf9e:	4630      	mov	r0, r6
 800cfa0:	f7ff ff8c 	bl	800cebc <__multadd>
 800cfa4:	45a0      	cmp	r8, r4
 800cfa6:	d1f5      	bne.n	800cf94 <__s2b+0x4c>
 800cfa8:	f1a5 0408 	sub.w	r4, r5, #8
 800cfac:	444c      	add	r4, r9
 800cfae:	1b2d      	subs	r5, r5, r4
 800cfb0:	1963      	adds	r3, r4, r5
 800cfb2:	42bb      	cmp	r3, r7
 800cfb4:	db04      	blt.n	800cfc0 <__s2b+0x78>
 800cfb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cfba:	340a      	adds	r4, #10
 800cfbc:	2509      	movs	r5, #9
 800cfbe:	e7f6      	b.n	800cfae <__s2b+0x66>
 800cfc0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800cfc4:	4601      	mov	r1, r0
 800cfc6:	3b30      	subs	r3, #48	@ 0x30
 800cfc8:	220a      	movs	r2, #10
 800cfca:	4630      	mov	r0, r6
 800cfcc:	f7ff ff76 	bl	800cebc <__multadd>
 800cfd0:	e7ee      	b.n	800cfb0 <__s2b+0x68>
 800cfd2:	bf00      	nop
 800cfd4:	08010cb1 	.word	0x08010cb1
 800cfd8:	08010cc2 	.word	0x08010cc2

0800cfdc <__hi0bits>:
 800cfdc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800cfe0:	4603      	mov	r3, r0
 800cfe2:	bf36      	itet	cc
 800cfe4:	0403      	lslcc	r3, r0, #16
 800cfe6:	2000      	movcs	r0, #0
 800cfe8:	2010      	movcc	r0, #16
 800cfea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cfee:	bf3c      	itt	cc
 800cff0:	021b      	lslcc	r3, r3, #8
 800cff2:	3008      	addcc	r0, #8
 800cff4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cff8:	bf3c      	itt	cc
 800cffa:	011b      	lslcc	r3, r3, #4
 800cffc:	3004      	addcc	r0, #4
 800cffe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d002:	bf3c      	itt	cc
 800d004:	009b      	lslcc	r3, r3, #2
 800d006:	3002      	addcc	r0, #2
 800d008:	2b00      	cmp	r3, #0
 800d00a:	db05      	blt.n	800d018 <__hi0bits+0x3c>
 800d00c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d010:	f100 0001 	add.w	r0, r0, #1
 800d014:	bf08      	it	eq
 800d016:	2020      	moveq	r0, #32
 800d018:	4770      	bx	lr

0800d01a <__lo0bits>:
 800d01a:	6803      	ldr	r3, [r0, #0]
 800d01c:	4602      	mov	r2, r0
 800d01e:	f013 0007 	ands.w	r0, r3, #7
 800d022:	d00b      	beq.n	800d03c <__lo0bits+0x22>
 800d024:	07d9      	lsls	r1, r3, #31
 800d026:	d421      	bmi.n	800d06c <__lo0bits+0x52>
 800d028:	0798      	lsls	r0, r3, #30
 800d02a:	bf49      	itett	mi
 800d02c:	085b      	lsrmi	r3, r3, #1
 800d02e:	089b      	lsrpl	r3, r3, #2
 800d030:	2001      	movmi	r0, #1
 800d032:	6013      	strmi	r3, [r2, #0]
 800d034:	bf5c      	itt	pl
 800d036:	6013      	strpl	r3, [r2, #0]
 800d038:	2002      	movpl	r0, #2
 800d03a:	4770      	bx	lr
 800d03c:	b299      	uxth	r1, r3
 800d03e:	b909      	cbnz	r1, 800d044 <__lo0bits+0x2a>
 800d040:	0c1b      	lsrs	r3, r3, #16
 800d042:	2010      	movs	r0, #16
 800d044:	b2d9      	uxtb	r1, r3
 800d046:	b909      	cbnz	r1, 800d04c <__lo0bits+0x32>
 800d048:	3008      	adds	r0, #8
 800d04a:	0a1b      	lsrs	r3, r3, #8
 800d04c:	0719      	lsls	r1, r3, #28
 800d04e:	bf04      	itt	eq
 800d050:	091b      	lsreq	r3, r3, #4
 800d052:	3004      	addeq	r0, #4
 800d054:	0799      	lsls	r1, r3, #30
 800d056:	bf04      	itt	eq
 800d058:	089b      	lsreq	r3, r3, #2
 800d05a:	3002      	addeq	r0, #2
 800d05c:	07d9      	lsls	r1, r3, #31
 800d05e:	d403      	bmi.n	800d068 <__lo0bits+0x4e>
 800d060:	085b      	lsrs	r3, r3, #1
 800d062:	f100 0001 	add.w	r0, r0, #1
 800d066:	d003      	beq.n	800d070 <__lo0bits+0x56>
 800d068:	6013      	str	r3, [r2, #0]
 800d06a:	4770      	bx	lr
 800d06c:	2000      	movs	r0, #0
 800d06e:	4770      	bx	lr
 800d070:	2020      	movs	r0, #32
 800d072:	4770      	bx	lr

0800d074 <__i2b>:
 800d074:	b510      	push	{r4, lr}
 800d076:	460c      	mov	r4, r1
 800d078:	2101      	movs	r1, #1
 800d07a:	f7ff febd 	bl	800cdf8 <_Balloc>
 800d07e:	4602      	mov	r2, r0
 800d080:	b928      	cbnz	r0, 800d08e <__i2b+0x1a>
 800d082:	4b05      	ldr	r3, [pc, #20]	@ (800d098 <__i2b+0x24>)
 800d084:	4805      	ldr	r0, [pc, #20]	@ (800d09c <__i2b+0x28>)
 800d086:	f240 1145 	movw	r1, #325	@ 0x145
 800d08a:	f7fe ff3f 	bl	800bf0c <__assert_func>
 800d08e:	2301      	movs	r3, #1
 800d090:	6144      	str	r4, [r0, #20]
 800d092:	6103      	str	r3, [r0, #16]
 800d094:	bd10      	pop	{r4, pc}
 800d096:	bf00      	nop
 800d098:	08010cb1 	.word	0x08010cb1
 800d09c:	08010cc2 	.word	0x08010cc2

0800d0a0 <__multiply>:
 800d0a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0a4:	4617      	mov	r7, r2
 800d0a6:	690a      	ldr	r2, [r1, #16]
 800d0a8:	693b      	ldr	r3, [r7, #16]
 800d0aa:	429a      	cmp	r2, r3
 800d0ac:	bfa8      	it	ge
 800d0ae:	463b      	movge	r3, r7
 800d0b0:	4689      	mov	r9, r1
 800d0b2:	bfa4      	itt	ge
 800d0b4:	460f      	movge	r7, r1
 800d0b6:	4699      	movge	r9, r3
 800d0b8:	693d      	ldr	r5, [r7, #16]
 800d0ba:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d0be:	68bb      	ldr	r3, [r7, #8]
 800d0c0:	6879      	ldr	r1, [r7, #4]
 800d0c2:	eb05 060a 	add.w	r6, r5, sl
 800d0c6:	42b3      	cmp	r3, r6
 800d0c8:	b085      	sub	sp, #20
 800d0ca:	bfb8      	it	lt
 800d0cc:	3101      	addlt	r1, #1
 800d0ce:	f7ff fe93 	bl	800cdf8 <_Balloc>
 800d0d2:	b930      	cbnz	r0, 800d0e2 <__multiply+0x42>
 800d0d4:	4602      	mov	r2, r0
 800d0d6:	4b41      	ldr	r3, [pc, #260]	@ (800d1dc <__multiply+0x13c>)
 800d0d8:	4841      	ldr	r0, [pc, #260]	@ (800d1e0 <__multiply+0x140>)
 800d0da:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d0de:	f7fe ff15 	bl	800bf0c <__assert_func>
 800d0e2:	f100 0414 	add.w	r4, r0, #20
 800d0e6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d0ea:	4623      	mov	r3, r4
 800d0ec:	2200      	movs	r2, #0
 800d0ee:	4573      	cmp	r3, lr
 800d0f0:	d320      	bcc.n	800d134 <__multiply+0x94>
 800d0f2:	f107 0814 	add.w	r8, r7, #20
 800d0f6:	f109 0114 	add.w	r1, r9, #20
 800d0fa:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d0fe:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d102:	9302      	str	r3, [sp, #8]
 800d104:	1beb      	subs	r3, r5, r7
 800d106:	3b15      	subs	r3, #21
 800d108:	f023 0303 	bic.w	r3, r3, #3
 800d10c:	3304      	adds	r3, #4
 800d10e:	3715      	adds	r7, #21
 800d110:	42bd      	cmp	r5, r7
 800d112:	bf38      	it	cc
 800d114:	2304      	movcc	r3, #4
 800d116:	9301      	str	r3, [sp, #4]
 800d118:	9b02      	ldr	r3, [sp, #8]
 800d11a:	9103      	str	r1, [sp, #12]
 800d11c:	428b      	cmp	r3, r1
 800d11e:	d80c      	bhi.n	800d13a <__multiply+0x9a>
 800d120:	2e00      	cmp	r6, #0
 800d122:	dd03      	ble.n	800d12c <__multiply+0x8c>
 800d124:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d128:	2b00      	cmp	r3, #0
 800d12a:	d055      	beq.n	800d1d8 <__multiply+0x138>
 800d12c:	6106      	str	r6, [r0, #16]
 800d12e:	b005      	add	sp, #20
 800d130:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d134:	f843 2b04 	str.w	r2, [r3], #4
 800d138:	e7d9      	b.n	800d0ee <__multiply+0x4e>
 800d13a:	f8b1 a000 	ldrh.w	sl, [r1]
 800d13e:	f1ba 0f00 	cmp.w	sl, #0
 800d142:	d01f      	beq.n	800d184 <__multiply+0xe4>
 800d144:	46c4      	mov	ip, r8
 800d146:	46a1      	mov	r9, r4
 800d148:	2700      	movs	r7, #0
 800d14a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d14e:	f8d9 3000 	ldr.w	r3, [r9]
 800d152:	fa1f fb82 	uxth.w	fp, r2
 800d156:	b29b      	uxth	r3, r3
 800d158:	fb0a 330b 	mla	r3, sl, fp, r3
 800d15c:	443b      	add	r3, r7
 800d15e:	f8d9 7000 	ldr.w	r7, [r9]
 800d162:	0c12      	lsrs	r2, r2, #16
 800d164:	0c3f      	lsrs	r7, r7, #16
 800d166:	fb0a 7202 	mla	r2, sl, r2, r7
 800d16a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d16e:	b29b      	uxth	r3, r3
 800d170:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d174:	4565      	cmp	r5, ip
 800d176:	f849 3b04 	str.w	r3, [r9], #4
 800d17a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d17e:	d8e4      	bhi.n	800d14a <__multiply+0xaa>
 800d180:	9b01      	ldr	r3, [sp, #4]
 800d182:	50e7      	str	r7, [r4, r3]
 800d184:	9b03      	ldr	r3, [sp, #12]
 800d186:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d18a:	3104      	adds	r1, #4
 800d18c:	f1b9 0f00 	cmp.w	r9, #0
 800d190:	d020      	beq.n	800d1d4 <__multiply+0x134>
 800d192:	6823      	ldr	r3, [r4, #0]
 800d194:	4647      	mov	r7, r8
 800d196:	46a4      	mov	ip, r4
 800d198:	f04f 0a00 	mov.w	sl, #0
 800d19c:	f8b7 b000 	ldrh.w	fp, [r7]
 800d1a0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d1a4:	fb09 220b 	mla	r2, r9, fp, r2
 800d1a8:	4452      	add	r2, sl
 800d1aa:	b29b      	uxth	r3, r3
 800d1ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d1b0:	f84c 3b04 	str.w	r3, [ip], #4
 800d1b4:	f857 3b04 	ldr.w	r3, [r7], #4
 800d1b8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d1bc:	f8bc 3000 	ldrh.w	r3, [ip]
 800d1c0:	fb09 330a 	mla	r3, r9, sl, r3
 800d1c4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d1c8:	42bd      	cmp	r5, r7
 800d1ca:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d1ce:	d8e5      	bhi.n	800d19c <__multiply+0xfc>
 800d1d0:	9a01      	ldr	r2, [sp, #4]
 800d1d2:	50a3      	str	r3, [r4, r2]
 800d1d4:	3404      	adds	r4, #4
 800d1d6:	e79f      	b.n	800d118 <__multiply+0x78>
 800d1d8:	3e01      	subs	r6, #1
 800d1da:	e7a1      	b.n	800d120 <__multiply+0x80>
 800d1dc:	08010cb1 	.word	0x08010cb1
 800d1e0:	08010cc2 	.word	0x08010cc2

0800d1e4 <__pow5mult>:
 800d1e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d1e8:	4615      	mov	r5, r2
 800d1ea:	f012 0203 	ands.w	r2, r2, #3
 800d1ee:	4607      	mov	r7, r0
 800d1f0:	460e      	mov	r6, r1
 800d1f2:	d007      	beq.n	800d204 <__pow5mult+0x20>
 800d1f4:	4c25      	ldr	r4, [pc, #148]	@ (800d28c <__pow5mult+0xa8>)
 800d1f6:	3a01      	subs	r2, #1
 800d1f8:	2300      	movs	r3, #0
 800d1fa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d1fe:	f7ff fe5d 	bl	800cebc <__multadd>
 800d202:	4606      	mov	r6, r0
 800d204:	10ad      	asrs	r5, r5, #2
 800d206:	d03d      	beq.n	800d284 <__pow5mult+0xa0>
 800d208:	69fc      	ldr	r4, [r7, #28]
 800d20a:	b97c      	cbnz	r4, 800d22c <__pow5mult+0x48>
 800d20c:	2010      	movs	r0, #16
 800d20e:	f7ff fd3d 	bl	800cc8c <malloc>
 800d212:	4602      	mov	r2, r0
 800d214:	61f8      	str	r0, [r7, #28]
 800d216:	b928      	cbnz	r0, 800d224 <__pow5mult+0x40>
 800d218:	4b1d      	ldr	r3, [pc, #116]	@ (800d290 <__pow5mult+0xac>)
 800d21a:	481e      	ldr	r0, [pc, #120]	@ (800d294 <__pow5mult+0xb0>)
 800d21c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d220:	f7fe fe74 	bl	800bf0c <__assert_func>
 800d224:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d228:	6004      	str	r4, [r0, #0]
 800d22a:	60c4      	str	r4, [r0, #12]
 800d22c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d230:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d234:	b94c      	cbnz	r4, 800d24a <__pow5mult+0x66>
 800d236:	f240 2171 	movw	r1, #625	@ 0x271
 800d23a:	4638      	mov	r0, r7
 800d23c:	f7ff ff1a 	bl	800d074 <__i2b>
 800d240:	2300      	movs	r3, #0
 800d242:	f8c8 0008 	str.w	r0, [r8, #8]
 800d246:	4604      	mov	r4, r0
 800d248:	6003      	str	r3, [r0, #0]
 800d24a:	f04f 0900 	mov.w	r9, #0
 800d24e:	07eb      	lsls	r3, r5, #31
 800d250:	d50a      	bpl.n	800d268 <__pow5mult+0x84>
 800d252:	4631      	mov	r1, r6
 800d254:	4622      	mov	r2, r4
 800d256:	4638      	mov	r0, r7
 800d258:	f7ff ff22 	bl	800d0a0 <__multiply>
 800d25c:	4631      	mov	r1, r6
 800d25e:	4680      	mov	r8, r0
 800d260:	4638      	mov	r0, r7
 800d262:	f7ff fe09 	bl	800ce78 <_Bfree>
 800d266:	4646      	mov	r6, r8
 800d268:	106d      	asrs	r5, r5, #1
 800d26a:	d00b      	beq.n	800d284 <__pow5mult+0xa0>
 800d26c:	6820      	ldr	r0, [r4, #0]
 800d26e:	b938      	cbnz	r0, 800d280 <__pow5mult+0x9c>
 800d270:	4622      	mov	r2, r4
 800d272:	4621      	mov	r1, r4
 800d274:	4638      	mov	r0, r7
 800d276:	f7ff ff13 	bl	800d0a0 <__multiply>
 800d27a:	6020      	str	r0, [r4, #0]
 800d27c:	f8c0 9000 	str.w	r9, [r0]
 800d280:	4604      	mov	r4, r0
 800d282:	e7e4      	b.n	800d24e <__pow5mult+0x6a>
 800d284:	4630      	mov	r0, r6
 800d286:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d28a:	bf00      	nop
 800d28c:	08010d98 	.word	0x08010d98
 800d290:	08010c42 	.word	0x08010c42
 800d294:	08010cc2 	.word	0x08010cc2

0800d298 <__lshift>:
 800d298:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d29c:	460c      	mov	r4, r1
 800d29e:	6849      	ldr	r1, [r1, #4]
 800d2a0:	6923      	ldr	r3, [r4, #16]
 800d2a2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d2a6:	68a3      	ldr	r3, [r4, #8]
 800d2a8:	4607      	mov	r7, r0
 800d2aa:	4691      	mov	r9, r2
 800d2ac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d2b0:	f108 0601 	add.w	r6, r8, #1
 800d2b4:	42b3      	cmp	r3, r6
 800d2b6:	db0b      	blt.n	800d2d0 <__lshift+0x38>
 800d2b8:	4638      	mov	r0, r7
 800d2ba:	f7ff fd9d 	bl	800cdf8 <_Balloc>
 800d2be:	4605      	mov	r5, r0
 800d2c0:	b948      	cbnz	r0, 800d2d6 <__lshift+0x3e>
 800d2c2:	4602      	mov	r2, r0
 800d2c4:	4b28      	ldr	r3, [pc, #160]	@ (800d368 <__lshift+0xd0>)
 800d2c6:	4829      	ldr	r0, [pc, #164]	@ (800d36c <__lshift+0xd4>)
 800d2c8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d2cc:	f7fe fe1e 	bl	800bf0c <__assert_func>
 800d2d0:	3101      	adds	r1, #1
 800d2d2:	005b      	lsls	r3, r3, #1
 800d2d4:	e7ee      	b.n	800d2b4 <__lshift+0x1c>
 800d2d6:	2300      	movs	r3, #0
 800d2d8:	f100 0114 	add.w	r1, r0, #20
 800d2dc:	f100 0210 	add.w	r2, r0, #16
 800d2e0:	4618      	mov	r0, r3
 800d2e2:	4553      	cmp	r3, sl
 800d2e4:	db33      	blt.n	800d34e <__lshift+0xb6>
 800d2e6:	6920      	ldr	r0, [r4, #16]
 800d2e8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d2ec:	f104 0314 	add.w	r3, r4, #20
 800d2f0:	f019 091f 	ands.w	r9, r9, #31
 800d2f4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d2f8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d2fc:	d02b      	beq.n	800d356 <__lshift+0xbe>
 800d2fe:	f1c9 0e20 	rsb	lr, r9, #32
 800d302:	468a      	mov	sl, r1
 800d304:	2200      	movs	r2, #0
 800d306:	6818      	ldr	r0, [r3, #0]
 800d308:	fa00 f009 	lsl.w	r0, r0, r9
 800d30c:	4310      	orrs	r0, r2
 800d30e:	f84a 0b04 	str.w	r0, [sl], #4
 800d312:	f853 2b04 	ldr.w	r2, [r3], #4
 800d316:	459c      	cmp	ip, r3
 800d318:	fa22 f20e 	lsr.w	r2, r2, lr
 800d31c:	d8f3      	bhi.n	800d306 <__lshift+0x6e>
 800d31e:	ebac 0304 	sub.w	r3, ip, r4
 800d322:	3b15      	subs	r3, #21
 800d324:	f023 0303 	bic.w	r3, r3, #3
 800d328:	3304      	adds	r3, #4
 800d32a:	f104 0015 	add.w	r0, r4, #21
 800d32e:	4560      	cmp	r0, ip
 800d330:	bf88      	it	hi
 800d332:	2304      	movhi	r3, #4
 800d334:	50ca      	str	r2, [r1, r3]
 800d336:	b10a      	cbz	r2, 800d33c <__lshift+0xa4>
 800d338:	f108 0602 	add.w	r6, r8, #2
 800d33c:	3e01      	subs	r6, #1
 800d33e:	4638      	mov	r0, r7
 800d340:	612e      	str	r6, [r5, #16]
 800d342:	4621      	mov	r1, r4
 800d344:	f7ff fd98 	bl	800ce78 <_Bfree>
 800d348:	4628      	mov	r0, r5
 800d34a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d34e:	f842 0f04 	str.w	r0, [r2, #4]!
 800d352:	3301      	adds	r3, #1
 800d354:	e7c5      	b.n	800d2e2 <__lshift+0x4a>
 800d356:	3904      	subs	r1, #4
 800d358:	f853 2b04 	ldr.w	r2, [r3], #4
 800d35c:	f841 2f04 	str.w	r2, [r1, #4]!
 800d360:	459c      	cmp	ip, r3
 800d362:	d8f9      	bhi.n	800d358 <__lshift+0xc0>
 800d364:	e7ea      	b.n	800d33c <__lshift+0xa4>
 800d366:	bf00      	nop
 800d368:	08010cb1 	.word	0x08010cb1
 800d36c:	08010cc2 	.word	0x08010cc2

0800d370 <__mcmp>:
 800d370:	690a      	ldr	r2, [r1, #16]
 800d372:	4603      	mov	r3, r0
 800d374:	6900      	ldr	r0, [r0, #16]
 800d376:	1a80      	subs	r0, r0, r2
 800d378:	b530      	push	{r4, r5, lr}
 800d37a:	d10e      	bne.n	800d39a <__mcmp+0x2a>
 800d37c:	3314      	adds	r3, #20
 800d37e:	3114      	adds	r1, #20
 800d380:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d384:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d388:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d38c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d390:	4295      	cmp	r5, r2
 800d392:	d003      	beq.n	800d39c <__mcmp+0x2c>
 800d394:	d205      	bcs.n	800d3a2 <__mcmp+0x32>
 800d396:	f04f 30ff 	mov.w	r0, #4294967295
 800d39a:	bd30      	pop	{r4, r5, pc}
 800d39c:	42a3      	cmp	r3, r4
 800d39e:	d3f3      	bcc.n	800d388 <__mcmp+0x18>
 800d3a0:	e7fb      	b.n	800d39a <__mcmp+0x2a>
 800d3a2:	2001      	movs	r0, #1
 800d3a4:	e7f9      	b.n	800d39a <__mcmp+0x2a>
	...

0800d3a8 <__mdiff>:
 800d3a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3ac:	4689      	mov	r9, r1
 800d3ae:	4606      	mov	r6, r0
 800d3b0:	4611      	mov	r1, r2
 800d3b2:	4648      	mov	r0, r9
 800d3b4:	4614      	mov	r4, r2
 800d3b6:	f7ff ffdb 	bl	800d370 <__mcmp>
 800d3ba:	1e05      	subs	r5, r0, #0
 800d3bc:	d112      	bne.n	800d3e4 <__mdiff+0x3c>
 800d3be:	4629      	mov	r1, r5
 800d3c0:	4630      	mov	r0, r6
 800d3c2:	f7ff fd19 	bl	800cdf8 <_Balloc>
 800d3c6:	4602      	mov	r2, r0
 800d3c8:	b928      	cbnz	r0, 800d3d6 <__mdiff+0x2e>
 800d3ca:	4b3f      	ldr	r3, [pc, #252]	@ (800d4c8 <__mdiff+0x120>)
 800d3cc:	f240 2137 	movw	r1, #567	@ 0x237
 800d3d0:	483e      	ldr	r0, [pc, #248]	@ (800d4cc <__mdiff+0x124>)
 800d3d2:	f7fe fd9b 	bl	800bf0c <__assert_func>
 800d3d6:	2301      	movs	r3, #1
 800d3d8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d3dc:	4610      	mov	r0, r2
 800d3de:	b003      	add	sp, #12
 800d3e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3e4:	bfbc      	itt	lt
 800d3e6:	464b      	movlt	r3, r9
 800d3e8:	46a1      	movlt	r9, r4
 800d3ea:	4630      	mov	r0, r6
 800d3ec:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d3f0:	bfba      	itte	lt
 800d3f2:	461c      	movlt	r4, r3
 800d3f4:	2501      	movlt	r5, #1
 800d3f6:	2500      	movge	r5, #0
 800d3f8:	f7ff fcfe 	bl	800cdf8 <_Balloc>
 800d3fc:	4602      	mov	r2, r0
 800d3fe:	b918      	cbnz	r0, 800d408 <__mdiff+0x60>
 800d400:	4b31      	ldr	r3, [pc, #196]	@ (800d4c8 <__mdiff+0x120>)
 800d402:	f240 2145 	movw	r1, #581	@ 0x245
 800d406:	e7e3      	b.n	800d3d0 <__mdiff+0x28>
 800d408:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d40c:	6926      	ldr	r6, [r4, #16]
 800d40e:	60c5      	str	r5, [r0, #12]
 800d410:	f109 0310 	add.w	r3, r9, #16
 800d414:	f109 0514 	add.w	r5, r9, #20
 800d418:	f104 0e14 	add.w	lr, r4, #20
 800d41c:	f100 0b14 	add.w	fp, r0, #20
 800d420:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d424:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d428:	9301      	str	r3, [sp, #4]
 800d42a:	46d9      	mov	r9, fp
 800d42c:	f04f 0c00 	mov.w	ip, #0
 800d430:	9b01      	ldr	r3, [sp, #4]
 800d432:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d436:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d43a:	9301      	str	r3, [sp, #4]
 800d43c:	fa1f f38a 	uxth.w	r3, sl
 800d440:	4619      	mov	r1, r3
 800d442:	b283      	uxth	r3, r0
 800d444:	1acb      	subs	r3, r1, r3
 800d446:	0c00      	lsrs	r0, r0, #16
 800d448:	4463      	add	r3, ip
 800d44a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d44e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d452:	b29b      	uxth	r3, r3
 800d454:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d458:	4576      	cmp	r6, lr
 800d45a:	f849 3b04 	str.w	r3, [r9], #4
 800d45e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d462:	d8e5      	bhi.n	800d430 <__mdiff+0x88>
 800d464:	1b33      	subs	r3, r6, r4
 800d466:	3b15      	subs	r3, #21
 800d468:	f023 0303 	bic.w	r3, r3, #3
 800d46c:	3415      	adds	r4, #21
 800d46e:	3304      	adds	r3, #4
 800d470:	42a6      	cmp	r6, r4
 800d472:	bf38      	it	cc
 800d474:	2304      	movcc	r3, #4
 800d476:	441d      	add	r5, r3
 800d478:	445b      	add	r3, fp
 800d47a:	461e      	mov	r6, r3
 800d47c:	462c      	mov	r4, r5
 800d47e:	4544      	cmp	r4, r8
 800d480:	d30e      	bcc.n	800d4a0 <__mdiff+0xf8>
 800d482:	f108 0103 	add.w	r1, r8, #3
 800d486:	1b49      	subs	r1, r1, r5
 800d488:	f021 0103 	bic.w	r1, r1, #3
 800d48c:	3d03      	subs	r5, #3
 800d48e:	45a8      	cmp	r8, r5
 800d490:	bf38      	it	cc
 800d492:	2100      	movcc	r1, #0
 800d494:	440b      	add	r3, r1
 800d496:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d49a:	b191      	cbz	r1, 800d4c2 <__mdiff+0x11a>
 800d49c:	6117      	str	r7, [r2, #16]
 800d49e:	e79d      	b.n	800d3dc <__mdiff+0x34>
 800d4a0:	f854 1b04 	ldr.w	r1, [r4], #4
 800d4a4:	46e6      	mov	lr, ip
 800d4a6:	0c08      	lsrs	r0, r1, #16
 800d4a8:	fa1c fc81 	uxtah	ip, ip, r1
 800d4ac:	4471      	add	r1, lr
 800d4ae:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d4b2:	b289      	uxth	r1, r1
 800d4b4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d4b8:	f846 1b04 	str.w	r1, [r6], #4
 800d4bc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d4c0:	e7dd      	b.n	800d47e <__mdiff+0xd6>
 800d4c2:	3f01      	subs	r7, #1
 800d4c4:	e7e7      	b.n	800d496 <__mdiff+0xee>
 800d4c6:	bf00      	nop
 800d4c8:	08010cb1 	.word	0x08010cb1
 800d4cc:	08010cc2 	.word	0x08010cc2

0800d4d0 <__ulp>:
 800d4d0:	b082      	sub	sp, #8
 800d4d2:	ed8d 0b00 	vstr	d0, [sp]
 800d4d6:	9a01      	ldr	r2, [sp, #4]
 800d4d8:	4b0f      	ldr	r3, [pc, #60]	@ (800d518 <__ulp+0x48>)
 800d4da:	4013      	ands	r3, r2
 800d4dc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800d4e0:	2b00      	cmp	r3, #0
 800d4e2:	dc08      	bgt.n	800d4f6 <__ulp+0x26>
 800d4e4:	425b      	negs	r3, r3
 800d4e6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800d4ea:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d4ee:	da04      	bge.n	800d4fa <__ulp+0x2a>
 800d4f0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800d4f4:	4113      	asrs	r3, r2
 800d4f6:	2200      	movs	r2, #0
 800d4f8:	e008      	b.n	800d50c <__ulp+0x3c>
 800d4fa:	f1a2 0314 	sub.w	r3, r2, #20
 800d4fe:	2b1e      	cmp	r3, #30
 800d500:	bfda      	itte	le
 800d502:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800d506:	40da      	lsrle	r2, r3
 800d508:	2201      	movgt	r2, #1
 800d50a:	2300      	movs	r3, #0
 800d50c:	4619      	mov	r1, r3
 800d50e:	4610      	mov	r0, r2
 800d510:	ec41 0b10 	vmov	d0, r0, r1
 800d514:	b002      	add	sp, #8
 800d516:	4770      	bx	lr
 800d518:	7ff00000 	.word	0x7ff00000

0800d51c <__b2d>:
 800d51c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d520:	6906      	ldr	r6, [r0, #16]
 800d522:	f100 0814 	add.w	r8, r0, #20
 800d526:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800d52a:	1f37      	subs	r7, r6, #4
 800d52c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800d530:	4610      	mov	r0, r2
 800d532:	f7ff fd53 	bl	800cfdc <__hi0bits>
 800d536:	f1c0 0320 	rsb	r3, r0, #32
 800d53a:	280a      	cmp	r0, #10
 800d53c:	600b      	str	r3, [r1, #0]
 800d53e:	491b      	ldr	r1, [pc, #108]	@ (800d5ac <__b2d+0x90>)
 800d540:	dc15      	bgt.n	800d56e <__b2d+0x52>
 800d542:	f1c0 0c0b 	rsb	ip, r0, #11
 800d546:	fa22 f30c 	lsr.w	r3, r2, ip
 800d54a:	45b8      	cmp	r8, r7
 800d54c:	ea43 0501 	orr.w	r5, r3, r1
 800d550:	bf34      	ite	cc
 800d552:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d556:	2300      	movcs	r3, #0
 800d558:	3015      	adds	r0, #21
 800d55a:	fa02 f000 	lsl.w	r0, r2, r0
 800d55e:	fa23 f30c 	lsr.w	r3, r3, ip
 800d562:	4303      	orrs	r3, r0
 800d564:	461c      	mov	r4, r3
 800d566:	ec45 4b10 	vmov	d0, r4, r5
 800d56a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d56e:	45b8      	cmp	r8, r7
 800d570:	bf3a      	itte	cc
 800d572:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d576:	f1a6 0708 	subcc.w	r7, r6, #8
 800d57a:	2300      	movcs	r3, #0
 800d57c:	380b      	subs	r0, #11
 800d57e:	d012      	beq.n	800d5a6 <__b2d+0x8a>
 800d580:	f1c0 0120 	rsb	r1, r0, #32
 800d584:	fa23 f401 	lsr.w	r4, r3, r1
 800d588:	4082      	lsls	r2, r0
 800d58a:	4322      	orrs	r2, r4
 800d58c:	4547      	cmp	r7, r8
 800d58e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800d592:	bf8c      	ite	hi
 800d594:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800d598:	2200      	movls	r2, #0
 800d59a:	4083      	lsls	r3, r0
 800d59c:	40ca      	lsrs	r2, r1
 800d59e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800d5a2:	4313      	orrs	r3, r2
 800d5a4:	e7de      	b.n	800d564 <__b2d+0x48>
 800d5a6:	ea42 0501 	orr.w	r5, r2, r1
 800d5aa:	e7db      	b.n	800d564 <__b2d+0x48>
 800d5ac:	3ff00000 	.word	0x3ff00000

0800d5b0 <__d2b>:
 800d5b0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d5b4:	460f      	mov	r7, r1
 800d5b6:	2101      	movs	r1, #1
 800d5b8:	ec59 8b10 	vmov	r8, r9, d0
 800d5bc:	4616      	mov	r6, r2
 800d5be:	f7ff fc1b 	bl	800cdf8 <_Balloc>
 800d5c2:	4604      	mov	r4, r0
 800d5c4:	b930      	cbnz	r0, 800d5d4 <__d2b+0x24>
 800d5c6:	4602      	mov	r2, r0
 800d5c8:	4b23      	ldr	r3, [pc, #140]	@ (800d658 <__d2b+0xa8>)
 800d5ca:	4824      	ldr	r0, [pc, #144]	@ (800d65c <__d2b+0xac>)
 800d5cc:	f240 310f 	movw	r1, #783	@ 0x30f
 800d5d0:	f7fe fc9c 	bl	800bf0c <__assert_func>
 800d5d4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d5d8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d5dc:	b10d      	cbz	r5, 800d5e2 <__d2b+0x32>
 800d5de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d5e2:	9301      	str	r3, [sp, #4]
 800d5e4:	f1b8 0300 	subs.w	r3, r8, #0
 800d5e8:	d023      	beq.n	800d632 <__d2b+0x82>
 800d5ea:	4668      	mov	r0, sp
 800d5ec:	9300      	str	r3, [sp, #0]
 800d5ee:	f7ff fd14 	bl	800d01a <__lo0bits>
 800d5f2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d5f6:	b1d0      	cbz	r0, 800d62e <__d2b+0x7e>
 800d5f8:	f1c0 0320 	rsb	r3, r0, #32
 800d5fc:	fa02 f303 	lsl.w	r3, r2, r3
 800d600:	430b      	orrs	r3, r1
 800d602:	40c2      	lsrs	r2, r0
 800d604:	6163      	str	r3, [r4, #20]
 800d606:	9201      	str	r2, [sp, #4]
 800d608:	9b01      	ldr	r3, [sp, #4]
 800d60a:	61a3      	str	r3, [r4, #24]
 800d60c:	2b00      	cmp	r3, #0
 800d60e:	bf0c      	ite	eq
 800d610:	2201      	moveq	r2, #1
 800d612:	2202      	movne	r2, #2
 800d614:	6122      	str	r2, [r4, #16]
 800d616:	b1a5      	cbz	r5, 800d642 <__d2b+0x92>
 800d618:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d61c:	4405      	add	r5, r0
 800d61e:	603d      	str	r5, [r7, #0]
 800d620:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d624:	6030      	str	r0, [r6, #0]
 800d626:	4620      	mov	r0, r4
 800d628:	b003      	add	sp, #12
 800d62a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d62e:	6161      	str	r1, [r4, #20]
 800d630:	e7ea      	b.n	800d608 <__d2b+0x58>
 800d632:	a801      	add	r0, sp, #4
 800d634:	f7ff fcf1 	bl	800d01a <__lo0bits>
 800d638:	9b01      	ldr	r3, [sp, #4]
 800d63a:	6163      	str	r3, [r4, #20]
 800d63c:	3020      	adds	r0, #32
 800d63e:	2201      	movs	r2, #1
 800d640:	e7e8      	b.n	800d614 <__d2b+0x64>
 800d642:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d646:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d64a:	6038      	str	r0, [r7, #0]
 800d64c:	6918      	ldr	r0, [r3, #16]
 800d64e:	f7ff fcc5 	bl	800cfdc <__hi0bits>
 800d652:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d656:	e7e5      	b.n	800d624 <__d2b+0x74>
 800d658:	08010cb1 	.word	0x08010cb1
 800d65c:	08010cc2 	.word	0x08010cc2

0800d660 <__ratio>:
 800d660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d664:	b085      	sub	sp, #20
 800d666:	e9cd 1000 	strd	r1, r0, [sp]
 800d66a:	a902      	add	r1, sp, #8
 800d66c:	f7ff ff56 	bl	800d51c <__b2d>
 800d670:	9800      	ldr	r0, [sp, #0]
 800d672:	a903      	add	r1, sp, #12
 800d674:	ec55 4b10 	vmov	r4, r5, d0
 800d678:	f7ff ff50 	bl	800d51c <__b2d>
 800d67c:	9b01      	ldr	r3, [sp, #4]
 800d67e:	6919      	ldr	r1, [r3, #16]
 800d680:	9b00      	ldr	r3, [sp, #0]
 800d682:	691b      	ldr	r3, [r3, #16]
 800d684:	1ac9      	subs	r1, r1, r3
 800d686:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800d68a:	1a9b      	subs	r3, r3, r2
 800d68c:	ec5b ab10 	vmov	sl, fp, d0
 800d690:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800d694:	2b00      	cmp	r3, #0
 800d696:	bfce      	itee	gt
 800d698:	462a      	movgt	r2, r5
 800d69a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d69e:	465a      	movle	r2, fp
 800d6a0:	462f      	mov	r7, r5
 800d6a2:	46d9      	mov	r9, fp
 800d6a4:	bfcc      	ite	gt
 800d6a6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800d6aa:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800d6ae:	464b      	mov	r3, r9
 800d6b0:	4652      	mov	r2, sl
 800d6b2:	4620      	mov	r0, r4
 800d6b4:	4639      	mov	r1, r7
 800d6b6:	f7f3 f8d1 	bl	800085c <__aeabi_ddiv>
 800d6ba:	ec41 0b10 	vmov	d0, r0, r1
 800d6be:	b005      	add	sp, #20
 800d6c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d6c4 <__copybits>:
 800d6c4:	3901      	subs	r1, #1
 800d6c6:	b570      	push	{r4, r5, r6, lr}
 800d6c8:	1149      	asrs	r1, r1, #5
 800d6ca:	6914      	ldr	r4, [r2, #16]
 800d6cc:	3101      	adds	r1, #1
 800d6ce:	f102 0314 	add.w	r3, r2, #20
 800d6d2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d6d6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d6da:	1f05      	subs	r5, r0, #4
 800d6dc:	42a3      	cmp	r3, r4
 800d6de:	d30c      	bcc.n	800d6fa <__copybits+0x36>
 800d6e0:	1aa3      	subs	r3, r4, r2
 800d6e2:	3b11      	subs	r3, #17
 800d6e4:	f023 0303 	bic.w	r3, r3, #3
 800d6e8:	3211      	adds	r2, #17
 800d6ea:	42a2      	cmp	r2, r4
 800d6ec:	bf88      	it	hi
 800d6ee:	2300      	movhi	r3, #0
 800d6f0:	4418      	add	r0, r3
 800d6f2:	2300      	movs	r3, #0
 800d6f4:	4288      	cmp	r0, r1
 800d6f6:	d305      	bcc.n	800d704 <__copybits+0x40>
 800d6f8:	bd70      	pop	{r4, r5, r6, pc}
 800d6fa:	f853 6b04 	ldr.w	r6, [r3], #4
 800d6fe:	f845 6f04 	str.w	r6, [r5, #4]!
 800d702:	e7eb      	b.n	800d6dc <__copybits+0x18>
 800d704:	f840 3b04 	str.w	r3, [r0], #4
 800d708:	e7f4      	b.n	800d6f4 <__copybits+0x30>

0800d70a <__any_on>:
 800d70a:	f100 0214 	add.w	r2, r0, #20
 800d70e:	6900      	ldr	r0, [r0, #16]
 800d710:	114b      	asrs	r3, r1, #5
 800d712:	4298      	cmp	r0, r3
 800d714:	b510      	push	{r4, lr}
 800d716:	db11      	blt.n	800d73c <__any_on+0x32>
 800d718:	dd0a      	ble.n	800d730 <__any_on+0x26>
 800d71a:	f011 011f 	ands.w	r1, r1, #31
 800d71e:	d007      	beq.n	800d730 <__any_on+0x26>
 800d720:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d724:	fa24 f001 	lsr.w	r0, r4, r1
 800d728:	fa00 f101 	lsl.w	r1, r0, r1
 800d72c:	428c      	cmp	r4, r1
 800d72e:	d10b      	bne.n	800d748 <__any_on+0x3e>
 800d730:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d734:	4293      	cmp	r3, r2
 800d736:	d803      	bhi.n	800d740 <__any_on+0x36>
 800d738:	2000      	movs	r0, #0
 800d73a:	bd10      	pop	{r4, pc}
 800d73c:	4603      	mov	r3, r0
 800d73e:	e7f7      	b.n	800d730 <__any_on+0x26>
 800d740:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d744:	2900      	cmp	r1, #0
 800d746:	d0f5      	beq.n	800d734 <__any_on+0x2a>
 800d748:	2001      	movs	r0, #1
 800d74a:	e7f6      	b.n	800d73a <__any_on+0x30>

0800d74c <sulp>:
 800d74c:	b570      	push	{r4, r5, r6, lr}
 800d74e:	4604      	mov	r4, r0
 800d750:	460d      	mov	r5, r1
 800d752:	ec45 4b10 	vmov	d0, r4, r5
 800d756:	4616      	mov	r6, r2
 800d758:	f7ff feba 	bl	800d4d0 <__ulp>
 800d75c:	ec51 0b10 	vmov	r0, r1, d0
 800d760:	b17e      	cbz	r6, 800d782 <sulp+0x36>
 800d762:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800d766:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800d76a:	2b00      	cmp	r3, #0
 800d76c:	dd09      	ble.n	800d782 <sulp+0x36>
 800d76e:	051b      	lsls	r3, r3, #20
 800d770:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800d774:	2400      	movs	r4, #0
 800d776:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800d77a:	4622      	mov	r2, r4
 800d77c:	462b      	mov	r3, r5
 800d77e:	f7f2 ff43 	bl	8000608 <__aeabi_dmul>
 800d782:	ec41 0b10 	vmov	d0, r0, r1
 800d786:	bd70      	pop	{r4, r5, r6, pc}

0800d788 <_strtod_l>:
 800d788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d78c:	b09f      	sub	sp, #124	@ 0x7c
 800d78e:	460c      	mov	r4, r1
 800d790:	9217      	str	r2, [sp, #92]	@ 0x5c
 800d792:	2200      	movs	r2, #0
 800d794:	921a      	str	r2, [sp, #104]	@ 0x68
 800d796:	9005      	str	r0, [sp, #20]
 800d798:	f04f 0a00 	mov.w	sl, #0
 800d79c:	f04f 0b00 	mov.w	fp, #0
 800d7a0:	460a      	mov	r2, r1
 800d7a2:	9219      	str	r2, [sp, #100]	@ 0x64
 800d7a4:	7811      	ldrb	r1, [r2, #0]
 800d7a6:	292b      	cmp	r1, #43	@ 0x2b
 800d7a8:	d04a      	beq.n	800d840 <_strtod_l+0xb8>
 800d7aa:	d838      	bhi.n	800d81e <_strtod_l+0x96>
 800d7ac:	290d      	cmp	r1, #13
 800d7ae:	d832      	bhi.n	800d816 <_strtod_l+0x8e>
 800d7b0:	2908      	cmp	r1, #8
 800d7b2:	d832      	bhi.n	800d81a <_strtod_l+0x92>
 800d7b4:	2900      	cmp	r1, #0
 800d7b6:	d03b      	beq.n	800d830 <_strtod_l+0xa8>
 800d7b8:	2200      	movs	r2, #0
 800d7ba:	920e      	str	r2, [sp, #56]	@ 0x38
 800d7bc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800d7be:	782a      	ldrb	r2, [r5, #0]
 800d7c0:	2a30      	cmp	r2, #48	@ 0x30
 800d7c2:	f040 80b2 	bne.w	800d92a <_strtod_l+0x1a2>
 800d7c6:	786a      	ldrb	r2, [r5, #1]
 800d7c8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d7cc:	2a58      	cmp	r2, #88	@ 0x58
 800d7ce:	d16e      	bne.n	800d8ae <_strtod_l+0x126>
 800d7d0:	9302      	str	r3, [sp, #8]
 800d7d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d7d4:	9301      	str	r3, [sp, #4]
 800d7d6:	ab1a      	add	r3, sp, #104	@ 0x68
 800d7d8:	9300      	str	r3, [sp, #0]
 800d7da:	4a8f      	ldr	r2, [pc, #572]	@ (800da18 <_strtod_l+0x290>)
 800d7dc:	9805      	ldr	r0, [sp, #20]
 800d7de:	ab1b      	add	r3, sp, #108	@ 0x6c
 800d7e0:	a919      	add	r1, sp, #100	@ 0x64
 800d7e2:	f001 fadb 	bl	800ed9c <__gethex>
 800d7e6:	f010 060f 	ands.w	r6, r0, #15
 800d7ea:	4604      	mov	r4, r0
 800d7ec:	d005      	beq.n	800d7fa <_strtod_l+0x72>
 800d7ee:	2e06      	cmp	r6, #6
 800d7f0:	d128      	bne.n	800d844 <_strtod_l+0xbc>
 800d7f2:	3501      	adds	r5, #1
 800d7f4:	2300      	movs	r3, #0
 800d7f6:	9519      	str	r5, [sp, #100]	@ 0x64
 800d7f8:	930e      	str	r3, [sp, #56]	@ 0x38
 800d7fa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800d7fc:	2b00      	cmp	r3, #0
 800d7fe:	f040 858e 	bne.w	800e31e <_strtod_l+0xb96>
 800d802:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d804:	b1cb      	cbz	r3, 800d83a <_strtod_l+0xb2>
 800d806:	4652      	mov	r2, sl
 800d808:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800d80c:	ec43 2b10 	vmov	d0, r2, r3
 800d810:	b01f      	add	sp, #124	@ 0x7c
 800d812:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d816:	2920      	cmp	r1, #32
 800d818:	d1ce      	bne.n	800d7b8 <_strtod_l+0x30>
 800d81a:	3201      	adds	r2, #1
 800d81c:	e7c1      	b.n	800d7a2 <_strtod_l+0x1a>
 800d81e:	292d      	cmp	r1, #45	@ 0x2d
 800d820:	d1ca      	bne.n	800d7b8 <_strtod_l+0x30>
 800d822:	2101      	movs	r1, #1
 800d824:	910e      	str	r1, [sp, #56]	@ 0x38
 800d826:	1c51      	adds	r1, r2, #1
 800d828:	9119      	str	r1, [sp, #100]	@ 0x64
 800d82a:	7852      	ldrb	r2, [r2, #1]
 800d82c:	2a00      	cmp	r2, #0
 800d82e:	d1c5      	bne.n	800d7bc <_strtod_l+0x34>
 800d830:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800d832:	9419      	str	r4, [sp, #100]	@ 0x64
 800d834:	2b00      	cmp	r3, #0
 800d836:	f040 8570 	bne.w	800e31a <_strtod_l+0xb92>
 800d83a:	4652      	mov	r2, sl
 800d83c:	465b      	mov	r3, fp
 800d83e:	e7e5      	b.n	800d80c <_strtod_l+0x84>
 800d840:	2100      	movs	r1, #0
 800d842:	e7ef      	b.n	800d824 <_strtod_l+0x9c>
 800d844:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800d846:	b13a      	cbz	r2, 800d858 <_strtod_l+0xd0>
 800d848:	2135      	movs	r1, #53	@ 0x35
 800d84a:	a81c      	add	r0, sp, #112	@ 0x70
 800d84c:	f7ff ff3a 	bl	800d6c4 <__copybits>
 800d850:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d852:	9805      	ldr	r0, [sp, #20]
 800d854:	f7ff fb10 	bl	800ce78 <_Bfree>
 800d858:	3e01      	subs	r6, #1
 800d85a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800d85c:	2e04      	cmp	r6, #4
 800d85e:	d806      	bhi.n	800d86e <_strtod_l+0xe6>
 800d860:	e8df f006 	tbb	[pc, r6]
 800d864:	201d0314 	.word	0x201d0314
 800d868:	14          	.byte	0x14
 800d869:	00          	.byte	0x00
 800d86a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800d86e:	05e1      	lsls	r1, r4, #23
 800d870:	bf48      	it	mi
 800d872:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800d876:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d87a:	0d1b      	lsrs	r3, r3, #20
 800d87c:	051b      	lsls	r3, r3, #20
 800d87e:	2b00      	cmp	r3, #0
 800d880:	d1bb      	bne.n	800d7fa <_strtod_l+0x72>
 800d882:	f7fe fb01 	bl	800be88 <__errno>
 800d886:	2322      	movs	r3, #34	@ 0x22
 800d888:	6003      	str	r3, [r0, #0]
 800d88a:	e7b6      	b.n	800d7fa <_strtod_l+0x72>
 800d88c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800d890:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800d894:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800d898:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800d89c:	e7e7      	b.n	800d86e <_strtod_l+0xe6>
 800d89e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800da20 <_strtod_l+0x298>
 800d8a2:	e7e4      	b.n	800d86e <_strtod_l+0xe6>
 800d8a4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800d8a8:	f04f 3aff 	mov.w	sl, #4294967295
 800d8ac:	e7df      	b.n	800d86e <_strtod_l+0xe6>
 800d8ae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d8b0:	1c5a      	adds	r2, r3, #1
 800d8b2:	9219      	str	r2, [sp, #100]	@ 0x64
 800d8b4:	785b      	ldrb	r3, [r3, #1]
 800d8b6:	2b30      	cmp	r3, #48	@ 0x30
 800d8b8:	d0f9      	beq.n	800d8ae <_strtod_l+0x126>
 800d8ba:	2b00      	cmp	r3, #0
 800d8bc:	d09d      	beq.n	800d7fa <_strtod_l+0x72>
 800d8be:	2301      	movs	r3, #1
 800d8c0:	2700      	movs	r7, #0
 800d8c2:	9308      	str	r3, [sp, #32]
 800d8c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d8c6:	930c      	str	r3, [sp, #48]	@ 0x30
 800d8c8:	970b      	str	r7, [sp, #44]	@ 0x2c
 800d8ca:	46b9      	mov	r9, r7
 800d8cc:	220a      	movs	r2, #10
 800d8ce:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800d8d0:	7805      	ldrb	r5, [r0, #0]
 800d8d2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800d8d6:	b2d9      	uxtb	r1, r3
 800d8d8:	2909      	cmp	r1, #9
 800d8da:	d928      	bls.n	800d92e <_strtod_l+0x1a6>
 800d8dc:	494f      	ldr	r1, [pc, #316]	@ (800da1c <_strtod_l+0x294>)
 800d8de:	2201      	movs	r2, #1
 800d8e0:	f001 f98c 	bl	800ebfc <strncmp>
 800d8e4:	2800      	cmp	r0, #0
 800d8e6:	d032      	beq.n	800d94e <_strtod_l+0x1c6>
 800d8e8:	2000      	movs	r0, #0
 800d8ea:	462a      	mov	r2, r5
 800d8ec:	900a      	str	r0, [sp, #40]	@ 0x28
 800d8ee:	464d      	mov	r5, r9
 800d8f0:	4603      	mov	r3, r0
 800d8f2:	2a65      	cmp	r2, #101	@ 0x65
 800d8f4:	d001      	beq.n	800d8fa <_strtod_l+0x172>
 800d8f6:	2a45      	cmp	r2, #69	@ 0x45
 800d8f8:	d114      	bne.n	800d924 <_strtod_l+0x19c>
 800d8fa:	b91d      	cbnz	r5, 800d904 <_strtod_l+0x17c>
 800d8fc:	9a08      	ldr	r2, [sp, #32]
 800d8fe:	4302      	orrs	r2, r0
 800d900:	d096      	beq.n	800d830 <_strtod_l+0xa8>
 800d902:	2500      	movs	r5, #0
 800d904:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800d906:	1c62      	adds	r2, r4, #1
 800d908:	9219      	str	r2, [sp, #100]	@ 0x64
 800d90a:	7862      	ldrb	r2, [r4, #1]
 800d90c:	2a2b      	cmp	r2, #43	@ 0x2b
 800d90e:	d07a      	beq.n	800da06 <_strtod_l+0x27e>
 800d910:	2a2d      	cmp	r2, #45	@ 0x2d
 800d912:	d07e      	beq.n	800da12 <_strtod_l+0x28a>
 800d914:	f04f 0c00 	mov.w	ip, #0
 800d918:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800d91c:	2909      	cmp	r1, #9
 800d91e:	f240 8085 	bls.w	800da2c <_strtod_l+0x2a4>
 800d922:	9419      	str	r4, [sp, #100]	@ 0x64
 800d924:	f04f 0800 	mov.w	r8, #0
 800d928:	e0a5      	b.n	800da76 <_strtod_l+0x2ee>
 800d92a:	2300      	movs	r3, #0
 800d92c:	e7c8      	b.n	800d8c0 <_strtod_l+0x138>
 800d92e:	f1b9 0f08 	cmp.w	r9, #8
 800d932:	bfd8      	it	le
 800d934:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800d936:	f100 0001 	add.w	r0, r0, #1
 800d93a:	bfda      	itte	le
 800d93c:	fb02 3301 	mlale	r3, r2, r1, r3
 800d940:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800d942:	fb02 3707 	mlagt	r7, r2, r7, r3
 800d946:	f109 0901 	add.w	r9, r9, #1
 800d94a:	9019      	str	r0, [sp, #100]	@ 0x64
 800d94c:	e7bf      	b.n	800d8ce <_strtod_l+0x146>
 800d94e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d950:	1c5a      	adds	r2, r3, #1
 800d952:	9219      	str	r2, [sp, #100]	@ 0x64
 800d954:	785a      	ldrb	r2, [r3, #1]
 800d956:	f1b9 0f00 	cmp.w	r9, #0
 800d95a:	d03b      	beq.n	800d9d4 <_strtod_l+0x24c>
 800d95c:	900a      	str	r0, [sp, #40]	@ 0x28
 800d95e:	464d      	mov	r5, r9
 800d960:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800d964:	2b09      	cmp	r3, #9
 800d966:	d912      	bls.n	800d98e <_strtod_l+0x206>
 800d968:	2301      	movs	r3, #1
 800d96a:	e7c2      	b.n	800d8f2 <_strtod_l+0x16a>
 800d96c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d96e:	1c5a      	adds	r2, r3, #1
 800d970:	9219      	str	r2, [sp, #100]	@ 0x64
 800d972:	785a      	ldrb	r2, [r3, #1]
 800d974:	3001      	adds	r0, #1
 800d976:	2a30      	cmp	r2, #48	@ 0x30
 800d978:	d0f8      	beq.n	800d96c <_strtod_l+0x1e4>
 800d97a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800d97e:	2b08      	cmp	r3, #8
 800d980:	f200 84d2 	bhi.w	800e328 <_strtod_l+0xba0>
 800d984:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d986:	900a      	str	r0, [sp, #40]	@ 0x28
 800d988:	2000      	movs	r0, #0
 800d98a:	930c      	str	r3, [sp, #48]	@ 0x30
 800d98c:	4605      	mov	r5, r0
 800d98e:	3a30      	subs	r2, #48	@ 0x30
 800d990:	f100 0301 	add.w	r3, r0, #1
 800d994:	d018      	beq.n	800d9c8 <_strtod_l+0x240>
 800d996:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d998:	4419      	add	r1, r3
 800d99a:	910a      	str	r1, [sp, #40]	@ 0x28
 800d99c:	462e      	mov	r6, r5
 800d99e:	f04f 0e0a 	mov.w	lr, #10
 800d9a2:	1c71      	adds	r1, r6, #1
 800d9a4:	eba1 0c05 	sub.w	ip, r1, r5
 800d9a8:	4563      	cmp	r3, ip
 800d9aa:	dc15      	bgt.n	800d9d8 <_strtod_l+0x250>
 800d9ac:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800d9b0:	182b      	adds	r3, r5, r0
 800d9b2:	2b08      	cmp	r3, #8
 800d9b4:	f105 0501 	add.w	r5, r5, #1
 800d9b8:	4405      	add	r5, r0
 800d9ba:	dc1a      	bgt.n	800d9f2 <_strtod_l+0x26a>
 800d9bc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d9be:	230a      	movs	r3, #10
 800d9c0:	fb03 2301 	mla	r3, r3, r1, r2
 800d9c4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d9c6:	2300      	movs	r3, #0
 800d9c8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d9ca:	1c51      	adds	r1, r2, #1
 800d9cc:	9119      	str	r1, [sp, #100]	@ 0x64
 800d9ce:	7852      	ldrb	r2, [r2, #1]
 800d9d0:	4618      	mov	r0, r3
 800d9d2:	e7c5      	b.n	800d960 <_strtod_l+0x1d8>
 800d9d4:	4648      	mov	r0, r9
 800d9d6:	e7ce      	b.n	800d976 <_strtod_l+0x1ee>
 800d9d8:	2e08      	cmp	r6, #8
 800d9da:	dc05      	bgt.n	800d9e8 <_strtod_l+0x260>
 800d9dc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d9de:	fb0e f606 	mul.w	r6, lr, r6
 800d9e2:	960b      	str	r6, [sp, #44]	@ 0x2c
 800d9e4:	460e      	mov	r6, r1
 800d9e6:	e7dc      	b.n	800d9a2 <_strtod_l+0x21a>
 800d9e8:	2910      	cmp	r1, #16
 800d9ea:	bfd8      	it	le
 800d9ec:	fb0e f707 	mulle.w	r7, lr, r7
 800d9f0:	e7f8      	b.n	800d9e4 <_strtod_l+0x25c>
 800d9f2:	2b0f      	cmp	r3, #15
 800d9f4:	bfdc      	itt	le
 800d9f6:	230a      	movle	r3, #10
 800d9f8:	fb03 2707 	mlale	r7, r3, r7, r2
 800d9fc:	e7e3      	b.n	800d9c6 <_strtod_l+0x23e>
 800d9fe:	2300      	movs	r3, #0
 800da00:	930a      	str	r3, [sp, #40]	@ 0x28
 800da02:	2301      	movs	r3, #1
 800da04:	e77a      	b.n	800d8fc <_strtod_l+0x174>
 800da06:	f04f 0c00 	mov.w	ip, #0
 800da0a:	1ca2      	adds	r2, r4, #2
 800da0c:	9219      	str	r2, [sp, #100]	@ 0x64
 800da0e:	78a2      	ldrb	r2, [r4, #2]
 800da10:	e782      	b.n	800d918 <_strtod_l+0x190>
 800da12:	f04f 0c01 	mov.w	ip, #1
 800da16:	e7f8      	b.n	800da0a <_strtod_l+0x282>
 800da18:	08010eac 	.word	0x08010eac
 800da1c:	08010d1b 	.word	0x08010d1b
 800da20:	7ff00000 	.word	0x7ff00000
 800da24:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800da26:	1c51      	adds	r1, r2, #1
 800da28:	9119      	str	r1, [sp, #100]	@ 0x64
 800da2a:	7852      	ldrb	r2, [r2, #1]
 800da2c:	2a30      	cmp	r2, #48	@ 0x30
 800da2e:	d0f9      	beq.n	800da24 <_strtod_l+0x29c>
 800da30:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800da34:	2908      	cmp	r1, #8
 800da36:	f63f af75 	bhi.w	800d924 <_strtod_l+0x19c>
 800da3a:	3a30      	subs	r2, #48	@ 0x30
 800da3c:	9209      	str	r2, [sp, #36]	@ 0x24
 800da3e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800da40:	920f      	str	r2, [sp, #60]	@ 0x3c
 800da42:	f04f 080a 	mov.w	r8, #10
 800da46:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800da48:	1c56      	adds	r6, r2, #1
 800da4a:	9619      	str	r6, [sp, #100]	@ 0x64
 800da4c:	7852      	ldrb	r2, [r2, #1]
 800da4e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800da52:	f1be 0f09 	cmp.w	lr, #9
 800da56:	d939      	bls.n	800dacc <_strtod_l+0x344>
 800da58:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800da5a:	1a76      	subs	r6, r6, r1
 800da5c:	2e08      	cmp	r6, #8
 800da5e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800da62:	dc03      	bgt.n	800da6c <_strtod_l+0x2e4>
 800da64:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800da66:	4588      	cmp	r8, r1
 800da68:	bfa8      	it	ge
 800da6a:	4688      	movge	r8, r1
 800da6c:	f1bc 0f00 	cmp.w	ip, #0
 800da70:	d001      	beq.n	800da76 <_strtod_l+0x2ee>
 800da72:	f1c8 0800 	rsb	r8, r8, #0
 800da76:	2d00      	cmp	r5, #0
 800da78:	d14e      	bne.n	800db18 <_strtod_l+0x390>
 800da7a:	9908      	ldr	r1, [sp, #32]
 800da7c:	4308      	orrs	r0, r1
 800da7e:	f47f aebc 	bne.w	800d7fa <_strtod_l+0x72>
 800da82:	2b00      	cmp	r3, #0
 800da84:	f47f aed4 	bne.w	800d830 <_strtod_l+0xa8>
 800da88:	2a69      	cmp	r2, #105	@ 0x69
 800da8a:	d028      	beq.n	800dade <_strtod_l+0x356>
 800da8c:	dc25      	bgt.n	800dada <_strtod_l+0x352>
 800da8e:	2a49      	cmp	r2, #73	@ 0x49
 800da90:	d025      	beq.n	800dade <_strtod_l+0x356>
 800da92:	2a4e      	cmp	r2, #78	@ 0x4e
 800da94:	f47f aecc 	bne.w	800d830 <_strtod_l+0xa8>
 800da98:	499a      	ldr	r1, [pc, #616]	@ (800dd04 <_strtod_l+0x57c>)
 800da9a:	a819      	add	r0, sp, #100	@ 0x64
 800da9c:	f001 fba0 	bl	800f1e0 <__match>
 800daa0:	2800      	cmp	r0, #0
 800daa2:	f43f aec5 	beq.w	800d830 <_strtod_l+0xa8>
 800daa6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800daa8:	781b      	ldrb	r3, [r3, #0]
 800daaa:	2b28      	cmp	r3, #40	@ 0x28
 800daac:	d12e      	bne.n	800db0c <_strtod_l+0x384>
 800daae:	4996      	ldr	r1, [pc, #600]	@ (800dd08 <_strtod_l+0x580>)
 800dab0:	aa1c      	add	r2, sp, #112	@ 0x70
 800dab2:	a819      	add	r0, sp, #100	@ 0x64
 800dab4:	f001 fba8 	bl	800f208 <__hexnan>
 800dab8:	2805      	cmp	r0, #5
 800daba:	d127      	bne.n	800db0c <_strtod_l+0x384>
 800dabc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800dabe:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800dac2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800dac6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800daca:	e696      	b.n	800d7fa <_strtod_l+0x72>
 800dacc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800dace:	fb08 2101 	mla	r1, r8, r1, r2
 800dad2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800dad6:	9209      	str	r2, [sp, #36]	@ 0x24
 800dad8:	e7b5      	b.n	800da46 <_strtod_l+0x2be>
 800dada:	2a6e      	cmp	r2, #110	@ 0x6e
 800dadc:	e7da      	b.n	800da94 <_strtod_l+0x30c>
 800dade:	498b      	ldr	r1, [pc, #556]	@ (800dd0c <_strtod_l+0x584>)
 800dae0:	a819      	add	r0, sp, #100	@ 0x64
 800dae2:	f001 fb7d 	bl	800f1e0 <__match>
 800dae6:	2800      	cmp	r0, #0
 800dae8:	f43f aea2 	beq.w	800d830 <_strtod_l+0xa8>
 800daec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800daee:	4988      	ldr	r1, [pc, #544]	@ (800dd10 <_strtod_l+0x588>)
 800daf0:	3b01      	subs	r3, #1
 800daf2:	a819      	add	r0, sp, #100	@ 0x64
 800daf4:	9319      	str	r3, [sp, #100]	@ 0x64
 800daf6:	f001 fb73 	bl	800f1e0 <__match>
 800dafa:	b910      	cbnz	r0, 800db02 <_strtod_l+0x37a>
 800dafc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800dafe:	3301      	adds	r3, #1
 800db00:	9319      	str	r3, [sp, #100]	@ 0x64
 800db02:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800dd20 <_strtod_l+0x598>
 800db06:	f04f 0a00 	mov.w	sl, #0
 800db0a:	e676      	b.n	800d7fa <_strtod_l+0x72>
 800db0c:	4881      	ldr	r0, [pc, #516]	@ (800dd14 <_strtod_l+0x58c>)
 800db0e:	f001 f8bb 	bl	800ec88 <nan>
 800db12:	ec5b ab10 	vmov	sl, fp, d0
 800db16:	e670      	b.n	800d7fa <_strtod_l+0x72>
 800db18:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800db1a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800db1c:	eba8 0303 	sub.w	r3, r8, r3
 800db20:	f1b9 0f00 	cmp.w	r9, #0
 800db24:	bf08      	it	eq
 800db26:	46a9      	moveq	r9, r5
 800db28:	2d10      	cmp	r5, #16
 800db2a:	9309      	str	r3, [sp, #36]	@ 0x24
 800db2c:	462c      	mov	r4, r5
 800db2e:	bfa8      	it	ge
 800db30:	2410      	movge	r4, #16
 800db32:	f7f2 fcef 	bl	8000514 <__aeabi_ui2d>
 800db36:	2d09      	cmp	r5, #9
 800db38:	4682      	mov	sl, r0
 800db3a:	468b      	mov	fp, r1
 800db3c:	dc13      	bgt.n	800db66 <_strtod_l+0x3de>
 800db3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800db40:	2b00      	cmp	r3, #0
 800db42:	f43f ae5a 	beq.w	800d7fa <_strtod_l+0x72>
 800db46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800db48:	dd78      	ble.n	800dc3c <_strtod_l+0x4b4>
 800db4a:	2b16      	cmp	r3, #22
 800db4c:	dc5f      	bgt.n	800dc0e <_strtod_l+0x486>
 800db4e:	4972      	ldr	r1, [pc, #456]	@ (800dd18 <_strtod_l+0x590>)
 800db50:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800db54:	e9d1 0100 	ldrd	r0, r1, [r1]
 800db58:	4652      	mov	r2, sl
 800db5a:	465b      	mov	r3, fp
 800db5c:	f7f2 fd54 	bl	8000608 <__aeabi_dmul>
 800db60:	4682      	mov	sl, r0
 800db62:	468b      	mov	fp, r1
 800db64:	e649      	b.n	800d7fa <_strtod_l+0x72>
 800db66:	4b6c      	ldr	r3, [pc, #432]	@ (800dd18 <_strtod_l+0x590>)
 800db68:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800db6c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800db70:	f7f2 fd4a 	bl	8000608 <__aeabi_dmul>
 800db74:	4682      	mov	sl, r0
 800db76:	4638      	mov	r0, r7
 800db78:	468b      	mov	fp, r1
 800db7a:	f7f2 fccb 	bl	8000514 <__aeabi_ui2d>
 800db7e:	4602      	mov	r2, r0
 800db80:	460b      	mov	r3, r1
 800db82:	4650      	mov	r0, sl
 800db84:	4659      	mov	r1, fp
 800db86:	f7f2 fb89 	bl	800029c <__adddf3>
 800db8a:	2d0f      	cmp	r5, #15
 800db8c:	4682      	mov	sl, r0
 800db8e:	468b      	mov	fp, r1
 800db90:	ddd5      	ble.n	800db3e <_strtod_l+0x3b6>
 800db92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800db94:	1b2c      	subs	r4, r5, r4
 800db96:	441c      	add	r4, r3
 800db98:	2c00      	cmp	r4, #0
 800db9a:	f340 8093 	ble.w	800dcc4 <_strtod_l+0x53c>
 800db9e:	f014 030f 	ands.w	r3, r4, #15
 800dba2:	d00a      	beq.n	800dbba <_strtod_l+0x432>
 800dba4:	495c      	ldr	r1, [pc, #368]	@ (800dd18 <_strtod_l+0x590>)
 800dba6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800dbaa:	4652      	mov	r2, sl
 800dbac:	465b      	mov	r3, fp
 800dbae:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dbb2:	f7f2 fd29 	bl	8000608 <__aeabi_dmul>
 800dbb6:	4682      	mov	sl, r0
 800dbb8:	468b      	mov	fp, r1
 800dbba:	f034 040f 	bics.w	r4, r4, #15
 800dbbe:	d073      	beq.n	800dca8 <_strtod_l+0x520>
 800dbc0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800dbc4:	dd49      	ble.n	800dc5a <_strtod_l+0x4d2>
 800dbc6:	2400      	movs	r4, #0
 800dbc8:	46a0      	mov	r8, r4
 800dbca:	940b      	str	r4, [sp, #44]	@ 0x2c
 800dbcc:	46a1      	mov	r9, r4
 800dbce:	9a05      	ldr	r2, [sp, #20]
 800dbd0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800dd20 <_strtod_l+0x598>
 800dbd4:	2322      	movs	r3, #34	@ 0x22
 800dbd6:	6013      	str	r3, [r2, #0]
 800dbd8:	f04f 0a00 	mov.w	sl, #0
 800dbdc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dbde:	2b00      	cmp	r3, #0
 800dbe0:	f43f ae0b 	beq.w	800d7fa <_strtod_l+0x72>
 800dbe4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800dbe6:	9805      	ldr	r0, [sp, #20]
 800dbe8:	f7ff f946 	bl	800ce78 <_Bfree>
 800dbec:	9805      	ldr	r0, [sp, #20]
 800dbee:	4649      	mov	r1, r9
 800dbf0:	f7ff f942 	bl	800ce78 <_Bfree>
 800dbf4:	9805      	ldr	r0, [sp, #20]
 800dbf6:	4641      	mov	r1, r8
 800dbf8:	f7ff f93e 	bl	800ce78 <_Bfree>
 800dbfc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800dbfe:	9805      	ldr	r0, [sp, #20]
 800dc00:	f7ff f93a 	bl	800ce78 <_Bfree>
 800dc04:	9805      	ldr	r0, [sp, #20]
 800dc06:	4621      	mov	r1, r4
 800dc08:	f7ff f936 	bl	800ce78 <_Bfree>
 800dc0c:	e5f5      	b.n	800d7fa <_strtod_l+0x72>
 800dc0e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dc10:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800dc14:	4293      	cmp	r3, r2
 800dc16:	dbbc      	blt.n	800db92 <_strtod_l+0x40a>
 800dc18:	4c3f      	ldr	r4, [pc, #252]	@ (800dd18 <_strtod_l+0x590>)
 800dc1a:	f1c5 050f 	rsb	r5, r5, #15
 800dc1e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800dc22:	4652      	mov	r2, sl
 800dc24:	465b      	mov	r3, fp
 800dc26:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dc2a:	f7f2 fced 	bl	8000608 <__aeabi_dmul>
 800dc2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dc30:	1b5d      	subs	r5, r3, r5
 800dc32:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800dc36:	e9d4 2300 	ldrd	r2, r3, [r4]
 800dc3a:	e78f      	b.n	800db5c <_strtod_l+0x3d4>
 800dc3c:	3316      	adds	r3, #22
 800dc3e:	dba8      	blt.n	800db92 <_strtod_l+0x40a>
 800dc40:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dc42:	eba3 0808 	sub.w	r8, r3, r8
 800dc46:	4b34      	ldr	r3, [pc, #208]	@ (800dd18 <_strtod_l+0x590>)
 800dc48:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800dc4c:	e9d8 2300 	ldrd	r2, r3, [r8]
 800dc50:	4650      	mov	r0, sl
 800dc52:	4659      	mov	r1, fp
 800dc54:	f7f2 fe02 	bl	800085c <__aeabi_ddiv>
 800dc58:	e782      	b.n	800db60 <_strtod_l+0x3d8>
 800dc5a:	2300      	movs	r3, #0
 800dc5c:	4f2f      	ldr	r7, [pc, #188]	@ (800dd1c <_strtod_l+0x594>)
 800dc5e:	1124      	asrs	r4, r4, #4
 800dc60:	4650      	mov	r0, sl
 800dc62:	4659      	mov	r1, fp
 800dc64:	461e      	mov	r6, r3
 800dc66:	2c01      	cmp	r4, #1
 800dc68:	dc21      	bgt.n	800dcae <_strtod_l+0x526>
 800dc6a:	b10b      	cbz	r3, 800dc70 <_strtod_l+0x4e8>
 800dc6c:	4682      	mov	sl, r0
 800dc6e:	468b      	mov	fp, r1
 800dc70:	492a      	ldr	r1, [pc, #168]	@ (800dd1c <_strtod_l+0x594>)
 800dc72:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800dc76:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800dc7a:	4652      	mov	r2, sl
 800dc7c:	465b      	mov	r3, fp
 800dc7e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dc82:	f7f2 fcc1 	bl	8000608 <__aeabi_dmul>
 800dc86:	4b26      	ldr	r3, [pc, #152]	@ (800dd20 <_strtod_l+0x598>)
 800dc88:	460a      	mov	r2, r1
 800dc8a:	400b      	ands	r3, r1
 800dc8c:	4925      	ldr	r1, [pc, #148]	@ (800dd24 <_strtod_l+0x59c>)
 800dc8e:	428b      	cmp	r3, r1
 800dc90:	4682      	mov	sl, r0
 800dc92:	d898      	bhi.n	800dbc6 <_strtod_l+0x43e>
 800dc94:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800dc98:	428b      	cmp	r3, r1
 800dc9a:	bf86      	itte	hi
 800dc9c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800dd28 <_strtod_l+0x5a0>
 800dca0:	f04f 3aff 	movhi.w	sl, #4294967295
 800dca4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800dca8:	2300      	movs	r3, #0
 800dcaa:	9308      	str	r3, [sp, #32]
 800dcac:	e076      	b.n	800dd9c <_strtod_l+0x614>
 800dcae:	07e2      	lsls	r2, r4, #31
 800dcb0:	d504      	bpl.n	800dcbc <_strtod_l+0x534>
 800dcb2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dcb6:	f7f2 fca7 	bl	8000608 <__aeabi_dmul>
 800dcba:	2301      	movs	r3, #1
 800dcbc:	3601      	adds	r6, #1
 800dcbe:	1064      	asrs	r4, r4, #1
 800dcc0:	3708      	adds	r7, #8
 800dcc2:	e7d0      	b.n	800dc66 <_strtod_l+0x4de>
 800dcc4:	d0f0      	beq.n	800dca8 <_strtod_l+0x520>
 800dcc6:	4264      	negs	r4, r4
 800dcc8:	f014 020f 	ands.w	r2, r4, #15
 800dccc:	d00a      	beq.n	800dce4 <_strtod_l+0x55c>
 800dcce:	4b12      	ldr	r3, [pc, #72]	@ (800dd18 <_strtod_l+0x590>)
 800dcd0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dcd4:	4650      	mov	r0, sl
 800dcd6:	4659      	mov	r1, fp
 800dcd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcdc:	f7f2 fdbe 	bl	800085c <__aeabi_ddiv>
 800dce0:	4682      	mov	sl, r0
 800dce2:	468b      	mov	fp, r1
 800dce4:	1124      	asrs	r4, r4, #4
 800dce6:	d0df      	beq.n	800dca8 <_strtod_l+0x520>
 800dce8:	2c1f      	cmp	r4, #31
 800dcea:	dd1f      	ble.n	800dd2c <_strtod_l+0x5a4>
 800dcec:	2400      	movs	r4, #0
 800dcee:	46a0      	mov	r8, r4
 800dcf0:	940b      	str	r4, [sp, #44]	@ 0x2c
 800dcf2:	46a1      	mov	r9, r4
 800dcf4:	9a05      	ldr	r2, [sp, #20]
 800dcf6:	2322      	movs	r3, #34	@ 0x22
 800dcf8:	f04f 0a00 	mov.w	sl, #0
 800dcfc:	f04f 0b00 	mov.w	fp, #0
 800dd00:	6013      	str	r3, [r2, #0]
 800dd02:	e76b      	b.n	800dbdc <_strtod_l+0x454>
 800dd04:	08010bcd 	.word	0x08010bcd
 800dd08:	08010e98 	.word	0x08010e98
 800dd0c:	08010bc5 	.word	0x08010bc5
 800dd10:	08010c38 	.word	0x08010c38
 800dd14:	08010c34 	.word	0x08010c34
 800dd18:	08010dd0 	.word	0x08010dd0
 800dd1c:	08010da8 	.word	0x08010da8
 800dd20:	7ff00000 	.word	0x7ff00000
 800dd24:	7ca00000 	.word	0x7ca00000
 800dd28:	7fefffff 	.word	0x7fefffff
 800dd2c:	f014 0310 	ands.w	r3, r4, #16
 800dd30:	bf18      	it	ne
 800dd32:	236a      	movne	r3, #106	@ 0x6a
 800dd34:	4ea9      	ldr	r6, [pc, #676]	@ (800dfdc <_strtod_l+0x854>)
 800dd36:	9308      	str	r3, [sp, #32]
 800dd38:	4650      	mov	r0, sl
 800dd3a:	4659      	mov	r1, fp
 800dd3c:	2300      	movs	r3, #0
 800dd3e:	07e7      	lsls	r7, r4, #31
 800dd40:	d504      	bpl.n	800dd4c <_strtod_l+0x5c4>
 800dd42:	e9d6 2300 	ldrd	r2, r3, [r6]
 800dd46:	f7f2 fc5f 	bl	8000608 <__aeabi_dmul>
 800dd4a:	2301      	movs	r3, #1
 800dd4c:	1064      	asrs	r4, r4, #1
 800dd4e:	f106 0608 	add.w	r6, r6, #8
 800dd52:	d1f4      	bne.n	800dd3e <_strtod_l+0x5b6>
 800dd54:	b10b      	cbz	r3, 800dd5a <_strtod_l+0x5d2>
 800dd56:	4682      	mov	sl, r0
 800dd58:	468b      	mov	fp, r1
 800dd5a:	9b08      	ldr	r3, [sp, #32]
 800dd5c:	b1b3      	cbz	r3, 800dd8c <_strtod_l+0x604>
 800dd5e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800dd62:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800dd66:	2b00      	cmp	r3, #0
 800dd68:	4659      	mov	r1, fp
 800dd6a:	dd0f      	ble.n	800dd8c <_strtod_l+0x604>
 800dd6c:	2b1f      	cmp	r3, #31
 800dd6e:	dd56      	ble.n	800de1e <_strtod_l+0x696>
 800dd70:	2b34      	cmp	r3, #52	@ 0x34
 800dd72:	bfde      	ittt	le
 800dd74:	f04f 33ff 	movle.w	r3, #4294967295
 800dd78:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800dd7c:	4093      	lslle	r3, r2
 800dd7e:	f04f 0a00 	mov.w	sl, #0
 800dd82:	bfcc      	ite	gt
 800dd84:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800dd88:	ea03 0b01 	andle.w	fp, r3, r1
 800dd8c:	2200      	movs	r2, #0
 800dd8e:	2300      	movs	r3, #0
 800dd90:	4650      	mov	r0, sl
 800dd92:	4659      	mov	r1, fp
 800dd94:	f7f2 fea0 	bl	8000ad8 <__aeabi_dcmpeq>
 800dd98:	2800      	cmp	r0, #0
 800dd9a:	d1a7      	bne.n	800dcec <_strtod_l+0x564>
 800dd9c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dd9e:	9300      	str	r3, [sp, #0]
 800dda0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800dda2:	9805      	ldr	r0, [sp, #20]
 800dda4:	462b      	mov	r3, r5
 800dda6:	464a      	mov	r2, r9
 800dda8:	f7ff f8ce 	bl	800cf48 <__s2b>
 800ddac:	900b      	str	r0, [sp, #44]	@ 0x2c
 800ddae:	2800      	cmp	r0, #0
 800ddb0:	f43f af09 	beq.w	800dbc6 <_strtod_l+0x43e>
 800ddb4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ddb6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ddb8:	2a00      	cmp	r2, #0
 800ddba:	eba3 0308 	sub.w	r3, r3, r8
 800ddbe:	bfa8      	it	ge
 800ddc0:	2300      	movge	r3, #0
 800ddc2:	9312      	str	r3, [sp, #72]	@ 0x48
 800ddc4:	2400      	movs	r4, #0
 800ddc6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800ddca:	9316      	str	r3, [sp, #88]	@ 0x58
 800ddcc:	46a0      	mov	r8, r4
 800ddce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ddd0:	9805      	ldr	r0, [sp, #20]
 800ddd2:	6859      	ldr	r1, [r3, #4]
 800ddd4:	f7ff f810 	bl	800cdf8 <_Balloc>
 800ddd8:	4681      	mov	r9, r0
 800ddda:	2800      	cmp	r0, #0
 800dddc:	f43f aef7 	beq.w	800dbce <_strtod_l+0x446>
 800dde0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dde2:	691a      	ldr	r2, [r3, #16]
 800dde4:	3202      	adds	r2, #2
 800dde6:	f103 010c 	add.w	r1, r3, #12
 800ddea:	0092      	lsls	r2, r2, #2
 800ddec:	300c      	adds	r0, #12
 800ddee:	f7fe f878 	bl	800bee2 <memcpy>
 800ddf2:	ec4b ab10 	vmov	d0, sl, fp
 800ddf6:	9805      	ldr	r0, [sp, #20]
 800ddf8:	aa1c      	add	r2, sp, #112	@ 0x70
 800ddfa:	a91b      	add	r1, sp, #108	@ 0x6c
 800ddfc:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800de00:	f7ff fbd6 	bl	800d5b0 <__d2b>
 800de04:	901a      	str	r0, [sp, #104]	@ 0x68
 800de06:	2800      	cmp	r0, #0
 800de08:	f43f aee1 	beq.w	800dbce <_strtod_l+0x446>
 800de0c:	9805      	ldr	r0, [sp, #20]
 800de0e:	2101      	movs	r1, #1
 800de10:	f7ff f930 	bl	800d074 <__i2b>
 800de14:	4680      	mov	r8, r0
 800de16:	b948      	cbnz	r0, 800de2c <_strtod_l+0x6a4>
 800de18:	f04f 0800 	mov.w	r8, #0
 800de1c:	e6d7      	b.n	800dbce <_strtod_l+0x446>
 800de1e:	f04f 32ff 	mov.w	r2, #4294967295
 800de22:	fa02 f303 	lsl.w	r3, r2, r3
 800de26:	ea03 0a0a 	and.w	sl, r3, sl
 800de2a:	e7af      	b.n	800dd8c <_strtod_l+0x604>
 800de2c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800de2e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800de30:	2d00      	cmp	r5, #0
 800de32:	bfab      	itete	ge
 800de34:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800de36:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800de38:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800de3a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800de3c:	bfac      	ite	ge
 800de3e:	18ef      	addge	r7, r5, r3
 800de40:	1b5e      	sublt	r6, r3, r5
 800de42:	9b08      	ldr	r3, [sp, #32]
 800de44:	1aed      	subs	r5, r5, r3
 800de46:	4415      	add	r5, r2
 800de48:	4b65      	ldr	r3, [pc, #404]	@ (800dfe0 <_strtod_l+0x858>)
 800de4a:	3d01      	subs	r5, #1
 800de4c:	429d      	cmp	r5, r3
 800de4e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800de52:	da50      	bge.n	800def6 <_strtod_l+0x76e>
 800de54:	1b5b      	subs	r3, r3, r5
 800de56:	2b1f      	cmp	r3, #31
 800de58:	eba2 0203 	sub.w	r2, r2, r3
 800de5c:	f04f 0101 	mov.w	r1, #1
 800de60:	dc3d      	bgt.n	800dede <_strtod_l+0x756>
 800de62:	fa01 f303 	lsl.w	r3, r1, r3
 800de66:	9313      	str	r3, [sp, #76]	@ 0x4c
 800de68:	2300      	movs	r3, #0
 800de6a:	9310      	str	r3, [sp, #64]	@ 0x40
 800de6c:	18bd      	adds	r5, r7, r2
 800de6e:	9b08      	ldr	r3, [sp, #32]
 800de70:	42af      	cmp	r7, r5
 800de72:	4416      	add	r6, r2
 800de74:	441e      	add	r6, r3
 800de76:	463b      	mov	r3, r7
 800de78:	bfa8      	it	ge
 800de7a:	462b      	movge	r3, r5
 800de7c:	42b3      	cmp	r3, r6
 800de7e:	bfa8      	it	ge
 800de80:	4633      	movge	r3, r6
 800de82:	2b00      	cmp	r3, #0
 800de84:	bfc2      	ittt	gt
 800de86:	1aed      	subgt	r5, r5, r3
 800de88:	1af6      	subgt	r6, r6, r3
 800de8a:	1aff      	subgt	r7, r7, r3
 800de8c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800de8e:	2b00      	cmp	r3, #0
 800de90:	dd16      	ble.n	800dec0 <_strtod_l+0x738>
 800de92:	4641      	mov	r1, r8
 800de94:	9805      	ldr	r0, [sp, #20]
 800de96:	461a      	mov	r2, r3
 800de98:	f7ff f9a4 	bl	800d1e4 <__pow5mult>
 800de9c:	4680      	mov	r8, r0
 800de9e:	2800      	cmp	r0, #0
 800dea0:	d0ba      	beq.n	800de18 <_strtod_l+0x690>
 800dea2:	4601      	mov	r1, r0
 800dea4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800dea6:	9805      	ldr	r0, [sp, #20]
 800dea8:	f7ff f8fa 	bl	800d0a0 <__multiply>
 800deac:	900a      	str	r0, [sp, #40]	@ 0x28
 800deae:	2800      	cmp	r0, #0
 800deb0:	f43f ae8d 	beq.w	800dbce <_strtod_l+0x446>
 800deb4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800deb6:	9805      	ldr	r0, [sp, #20]
 800deb8:	f7fe ffde 	bl	800ce78 <_Bfree>
 800debc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800debe:	931a      	str	r3, [sp, #104]	@ 0x68
 800dec0:	2d00      	cmp	r5, #0
 800dec2:	dc1d      	bgt.n	800df00 <_strtod_l+0x778>
 800dec4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dec6:	2b00      	cmp	r3, #0
 800dec8:	dd23      	ble.n	800df12 <_strtod_l+0x78a>
 800deca:	4649      	mov	r1, r9
 800decc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800dece:	9805      	ldr	r0, [sp, #20]
 800ded0:	f7ff f988 	bl	800d1e4 <__pow5mult>
 800ded4:	4681      	mov	r9, r0
 800ded6:	b9e0      	cbnz	r0, 800df12 <_strtod_l+0x78a>
 800ded8:	f04f 0900 	mov.w	r9, #0
 800dedc:	e677      	b.n	800dbce <_strtod_l+0x446>
 800dede:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800dee2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800dee6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800deea:	35e2      	adds	r5, #226	@ 0xe2
 800deec:	fa01 f305 	lsl.w	r3, r1, r5
 800def0:	9310      	str	r3, [sp, #64]	@ 0x40
 800def2:	9113      	str	r1, [sp, #76]	@ 0x4c
 800def4:	e7ba      	b.n	800de6c <_strtod_l+0x6e4>
 800def6:	2300      	movs	r3, #0
 800def8:	9310      	str	r3, [sp, #64]	@ 0x40
 800defa:	2301      	movs	r3, #1
 800defc:	9313      	str	r3, [sp, #76]	@ 0x4c
 800defe:	e7b5      	b.n	800de6c <_strtod_l+0x6e4>
 800df00:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800df02:	9805      	ldr	r0, [sp, #20]
 800df04:	462a      	mov	r2, r5
 800df06:	f7ff f9c7 	bl	800d298 <__lshift>
 800df0a:	901a      	str	r0, [sp, #104]	@ 0x68
 800df0c:	2800      	cmp	r0, #0
 800df0e:	d1d9      	bne.n	800dec4 <_strtod_l+0x73c>
 800df10:	e65d      	b.n	800dbce <_strtod_l+0x446>
 800df12:	2e00      	cmp	r6, #0
 800df14:	dd07      	ble.n	800df26 <_strtod_l+0x79e>
 800df16:	4649      	mov	r1, r9
 800df18:	9805      	ldr	r0, [sp, #20]
 800df1a:	4632      	mov	r2, r6
 800df1c:	f7ff f9bc 	bl	800d298 <__lshift>
 800df20:	4681      	mov	r9, r0
 800df22:	2800      	cmp	r0, #0
 800df24:	d0d8      	beq.n	800ded8 <_strtod_l+0x750>
 800df26:	2f00      	cmp	r7, #0
 800df28:	dd08      	ble.n	800df3c <_strtod_l+0x7b4>
 800df2a:	4641      	mov	r1, r8
 800df2c:	9805      	ldr	r0, [sp, #20]
 800df2e:	463a      	mov	r2, r7
 800df30:	f7ff f9b2 	bl	800d298 <__lshift>
 800df34:	4680      	mov	r8, r0
 800df36:	2800      	cmp	r0, #0
 800df38:	f43f ae49 	beq.w	800dbce <_strtod_l+0x446>
 800df3c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800df3e:	9805      	ldr	r0, [sp, #20]
 800df40:	464a      	mov	r2, r9
 800df42:	f7ff fa31 	bl	800d3a8 <__mdiff>
 800df46:	4604      	mov	r4, r0
 800df48:	2800      	cmp	r0, #0
 800df4a:	f43f ae40 	beq.w	800dbce <_strtod_l+0x446>
 800df4e:	68c3      	ldr	r3, [r0, #12]
 800df50:	930f      	str	r3, [sp, #60]	@ 0x3c
 800df52:	2300      	movs	r3, #0
 800df54:	60c3      	str	r3, [r0, #12]
 800df56:	4641      	mov	r1, r8
 800df58:	f7ff fa0a 	bl	800d370 <__mcmp>
 800df5c:	2800      	cmp	r0, #0
 800df5e:	da45      	bge.n	800dfec <_strtod_l+0x864>
 800df60:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800df62:	ea53 030a 	orrs.w	r3, r3, sl
 800df66:	d16b      	bne.n	800e040 <_strtod_l+0x8b8>
 800df68:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800df6c:	2b00      	cmp	r3, #0
 800df6e:	d167      	bne.n	800e040 <_strtod_l+0x8b8>
 800df70:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800df74:	0d1b      	lsrs	r3, r3, #20
 800df76:	051b      	lsls	r3, r3, #20
 800df78:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800df7c:	d960      	bls.n	800e040 <_strtod_l+0x8b8>
 800df7e:	6963      	ldr	r3, [r4, #20]
 800df80:	b913      	cbnz	r3, 800df88 <_strtod_l+0x800>
 800df82:	6923      	ldr	r3, [r4, #16]
 800df84:	2b01      	cmp	r3, #1
 800df86:	dd5b      	ble.n	800e040 <_strtod_l+0x8b8>
 800df88:	4621      	mov	r1, r4
 800df8a:	2201      	movs	r2, #1
 800df8c:	9805      	ldr	r0, [sp, #20]
 800df8e:	f7ff f983 	bl	800d298 <__lshift>
 800df92:	4641      	mov	r1, r8
 800df94:	4604      	mov	r4, r0
 800df96:	f7ff f9eb 	bl	800d370 <__mcmp>
 800df9a:	2800      	cmp	r0, #0
 800df9c:	dd50      	ble.n	800e040 <_strtod_l+0x8b8>
 800df9e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800dfa2:	9a08      	ldr	r2, [sp, #32]
 800dfa4:	0d1b      	lsrs	r3, r3, #20
 800dfa6:	051b      	lsls	r3, r3, #20
 800dfa8:	2a00      	cmp	r2, #0
 800dfaa:	d06a      	beq.n	800e082 <_strtod_l+0x8fa>
 800dfac:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800dfb0:	d867      	bhi.n	800e082 <_strtod_l+0x8fa>
 800dfb2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800dfb6:	f67f ae9d 	bls.w	800dcf4 <_strtod_l+0x56c>
 800dfba:	4b0a      	ldr	r3, [pc, #40]	@ (800dfe4 <_strtod_l+0x85c>)
 800dfbc:	4650      	mov	r0, sl
 800dfbe:	4659      	mov	r1, fp
 800dfc0:	2200      	movs	r2, #0
 800dfc2:	f7f2 fb21 	bl	8000608 <__aeabi_dmul>
 800dfc6:	4b08      	ldr	r3, [pc, #32]	@ (800dfe8 <_strtod_l+0x860>)
 800dfc8:	400b      	ands	r3, r1
 800dfca:	4682      	mov	sl, r0
 800dfcc:	468b      	mov	fp, r1
 800dfce:	2b00      	cmp	r3, #0
 800dfd0:	f47f ae08 	bne.w	800dbe4 <_strtod_l+0x45c>
 800dfd4:	9a05      	ldr	r2, [sp, #20]
 800dfd6:	2322      	movs	r3, #34	@ 0x22
 800dfd8:	6013      	str	r3, [r2, #0]
 800dfda:	e603      	b.n	800dbe4 <_strtod_l+0x45c>
 800dfdc:	08010ec0 	.word	0x08010ec0
 800dfe0:	fffffc02 	.word	0xfffffc02
 800dfe4:	39500000 	.word	0x39500000
 800dfe8:	7ff00000 	.word	0x7ff00000
 800dfec:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800dff0:	d165      	bne.n	800e0be <_strtod_l+0x936>
 800dff2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800dff4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800dff8:	b35a      	cbz	r2, 800e052 <_strtod_l+0x8ca>
 800dffa:	4a9f      	ldr	r2, [pc, #636]	@ (800e278 <_strtod_l+0xaf0>)
 800dffc:	4293      	cmp	r3, r2
 800dffe:	d12b      	bne.n	800e058 <_strtod_l+0x8d0>
 800e000:	9b08      	ldr	r3, [sp, #32]
 800e002:	4651      	mov	r1, sl
 800e004:	b303      	cbz	r3, 800e048 <_strtod_l+0x8c0>
 800e006:	4b9d      	ldr	r3, [pc, #628]	@ (800e27c <_strtod_l+0xaf4>)
 800e008:	465a      	mov	r2, fp
 800e00a:	4013      	ands	r3, r2
 800e00c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800e010:	f04f 32ff 	mov.w	r2, #4294967295
 800e014:	d81b      	bhi.n	800e04e <_strtod_l+0x8c6>
 800e016:	0d1b      	lsrs	r3, r3, #20
 800e018:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800e01c:	fa02 f303 	lsl.w	r3, r2, r3
 800e020:	4299      	cmp	r1, r3
 800e022:	d119      	bne.n	800e058 <_strtod_l+0x8d0>
 800e024:	4b96      	ldr	r3, [pc, #600]	@ (800e280 <_strtod_l+0xaf8>)
 800e026:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e028:	429a      	cmp	r2, r3
 800e02a:	d102      	bne.n	800e032 <_strtod_l+0x8aa>
 800e02c:	3101      	adds	r1, #1
 800e02e:	f43f adce 	beq.w	800dbce <_strtod_l+0x446>
 800e032:	4b92      	ldr	r3, [pc, #584]	@ (800e27c <_strtod_l+0xaf4>)
 800e034:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e036:	401a      	ands	r2, r3
 800e038:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800e03c:	f04f 0a00 	mov.w	sl, #0
 800e040:	9b08      	ldr	r3, [sp, #32]
 800e042:	2b00      	cmp	r3, #0
 800e044:	d1b9      	bne.n	800dfba <_strtod_l+0x832>
 800e046:	e5cd      	b.n	800dbe4 <_strtod_l+0x45c>
 800e048:	f04f 33ff 	mov.w	r3, #4294967295
 800e04c:	e7e8      	b.n	800e020 <_strtod_l+0x898>
 800e04e:	4613      	mov	r3, r2
 800e050:	e7e6      	b.n	800e020 <_strtod_l+0x898>
 800e052:	ea53 030a 	orrs.w	r3, r3, sl
 800e056:	d0a2      	beq.n	800df9e <_strtod_l+0x816>
 800e058:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e05a:	b1db      	cbz	r3, 800e094 <_strtod_l+0x90c>
 800e05c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e05e:	4213      	tst	r3, r2
 800e060:	d0ee      	beq.n	800e040 <_strtod_l+0x8b8>
 800e062:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e064:	9a08      	ldr	r2, [sp, #32]
 800e066:	4650      	mov	r0, sl
 800e068:	4659      	mov	r1, fp
 800e06a:	b1bb      	cbz	r3, 800e09c <_strtod_l+0x914>
 800e06c:	f7ff fb6e 	bl	800d74c <sulp>
 800e070:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e074:	ec53 2b10 	vmov	r2, r3, d0
 800e078:	f7f2 f910 	bl	800029c <__adddf3>
 800e07c:	4682      	mov	sl, r0
 800e07e:	468b      	mov	fp, r1
 800e080:	e7de      	b.n	800e040 <_strtod_l+0x8b8>
 800e082:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800e086:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800e08a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800e08e:	f04f 3aff 	mov.w	sl, #4294967295
 800e092:	e7d5      	b.n	800e040 <_strtod_l+0x8b8>
 800e094:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e096:	ea13 0f0a 	tst.w	r3, sl
 800e09a:	e7e1      	b.n	800e060 <_strtod_l+0x8d8>
 800e09c:	f7ff fb56 	bl	800d74c <sulp>
 800e0a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e0a4:	ec53 2b10 	vmov	r2, r3, d0
 800e0a8:	f7f2 f8f6 	bl	8000298 <__aeabi_dsub>
 800e0ac:	2200      	movs	r2, #0
 800e0ae:	2300      	movs	r3, #0
 800e0b0:	4682      	mov	sl, r0
 800e0b2:	468b      	mov	fp, r1
 800e0b4:	f7f2 fd10 	bl	8000ad8 <__aeabi_dcmpeq>
 800e0b8:	2800      	cmp	r0, #0
 800e0ba:	d0c1      	beq.n	800e040 <_strtod_l+0x8b8>
 800e0bc:	e61a      	b.n	800dcf4 <_strtod_l+0x56c>
 800e0be:	4641      	mov	r1, r8
 800e0c0:	4620      	mov	r0, r4
 800e0c2:	f7ff facd 	bl	800d660 <__ratio>
 800e0c6:	ec57 6b10 	vmov	r6, r7, d0
 800e0ca:	2200      	movs	r2, #0
 800e0cc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800e0d0:	4630      	mov	r0, r6
 800e0d2:	4639      	mov	r1, r7
 800e0d4:	f7f2 fd14 	bl	8000b00 <__aeabi_dcmple>
 800e0d8:	2800      	cmp	r0, #0
 800e0da:	d06f      	beq.n	800e1bc <_strtod_l+0xa34>
 800e0dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e0de:	2b00      	cmp	r3, #0
 800e0e0:	d17a      	bne.n	800e1d8 <_strtod_l+0xa50>
 800e0e2:	f1ba 0f00 	cmp.w	sl, #0
 800e0e6:	d158      	bne.n	800e19a <_strtod_l+0xa12>
 800e0e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e0ea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e0ee:	2b00      	cmp	r3, #0
 800e0f0:	d15a      	bne.n	800e1a8 <_strtod_l+0xa20>
 800e0f2:	4b64      	ldr	r3, [pc, #400]	@ (800e284 <_strtod_l+0xafc>)
 800e0f4:	2200      	movs	r2, #0
 800e0f6:	4630      	mov	r0, r6
 800e0f8:	4639      	mov	r1, r7
 800e0fa:	f7f2 fcf7 	bl	8000aec <__aeabi_dcmplt>
 800e0fe:	2800      	cmp	r0, #0
 800e100:	d159      	bne.n	800e1b6 <_strtod_l+0xa2e>
 800e102:	4630      	mov	r0, r6
 800e104:	4639      	mov	r1, r7
 800e106:	4b60      	ldr	r3, [pc, #384]	@ (800e288 <_strtod_l+0xb00>)
 800e108:	2200      	movs	r2, #0
 800e10a:	f7f2 fa7d 	bl	8000608 <__aeabi_dmul>
 800e10e:	4606      	mov	r6, r0
 800e110:	460f      	mov	r7, r1
 800e112:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800e116:	9606      	str	r6, [sp, #24]
 800e118:	9307      	str	r3, [sp, #28]
 800e11a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e11e:	4d57      	ldr	r5, [pc, #348]	@ (800e27c <_strtod_l+0xaf4>)
 800e120:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800e124:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e126:	401d      	ands	r5, r3
 800e128:	4b58      	ldr	r3, [pc, #352]	@ (800e28c <_strtod_l+0xb04>)
 800e12a:	429d      	cmp	r5, r3
 800e12c:	f040 80b2 	bne.w	800e294 <_strtod_l+0xb0c>
 800e130:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e132:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800e136:	ec4b ab10 	vmov	d0, sl, fp
 800e13a:	f7ff f9c9 	bl	800d4d0 <__ulp>
 800e13e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e142:	ec51 0b10 	vmov	r0, r1, d0
 800e146:	f7f2 fa5f 	bl	8000608 <__aeabi_dmul>
 800e14a:	4652      	mov	r2, sl
 800e14c:	465b      	mov	r3, fp
 800e14e:	f7f2 f8a5 	bl	800029c <__adddf3>
 800e152:	460b      	mov	r3, r1
 800e154:	4949      	ldr	r1, [pc, #292]	@ (800e27c <_strtod_l+0xaf4>)
 800e156:	4a4e      	ldr	r2, [pc, #312]	@ (800e290 <_strtod_l+0xb08>)
 800e158:	4019      	ands	r1, r3
 800e15a:	4291      	cmp	r1, r2
 800e15c:	4682      	mov	sl, r0
 800e15e:	d942      	bls.n	800e1e6 <_strtod_l+0xa5e>
 800e160:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e162:	4b47      	ldr	r3, [pc, #284]	@ (800e280 <_strtod_l+0xaf8>)
 800e164:	429a      	cmp	r2, r3
 800e166:	d103      	bne.n	800e170 <_strtod_l+0x9e8>
 800e168:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e16a:	3301      	adds	r3, #1
 800e16c:	f43f ad2f 	beq.w	800dbce <_strtod_l+0x446>
 800e170:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800e280 <_strtod_l+0xaf8>
 800e174:	f04f 3aff 	mov.w	sl, #4294967295
 800e178:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e17a:	9805      	ldr	r0, [sp, #20]
 800e17c:	f7fe fe7c 	bl	800ce78 <_Bfree>
 800e180:	9805      	ldr	r0, [sp, #20]
 800e182:	4649      	mov	r1, r9
 800e184:	f7fe fe78 	bl	800ce78 <_Bfree>
 800e188:	9805      	ldr	r0, [sp, #20]
 800e18a:	4641      	mov	r1, r8
 800e18c:	f7fe fe74 	bl	800ce78 <_Bfree>
 800e190:	9805      	ldr	r0, [sp, #20]
 800e192:	4621      	mov	r1, r4
 800e194:	f7fe fe70 	bl	800ce78 <_Bfree>
 800e198:	e619      	b.n	800ddce <_strtod_l+0x646>
 800e19a:	f1ba 0f01 	cmp.w	sl, #1
 800e19e:	d103      	bne.n	800e1a8 <_strtod_l+0xa20>
 800e1a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e1a2:	2b00      	cmp	r3, #0
 800e1a4:	f43f ada6 	beq.w	800dcf4 <_strtod_l+0x56c>
 800e1a8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800e258 <_strtod_l+0xad0>
 800e1ac:	4f35      	ldr	r7, [pc, #212]	@ (800e284 <_strtod_l+0xafc>)
 800e1ae:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e1b2:	2600      	movs	r6, #0
 800e1b4:	e7b1      	b.n	800e11a <_strtod_l+0x992>
 800e1b6:	4f34      	ldr	r7, [pc, #208]	@ (800e288 <_strtod_l+0xb00>)
 800e1b8:	2600      	movs	r6, #0
 800e1ba:	e7aa      	b.n	800e112 <_strtod_l+0x98a>
 800e1bc:	4b32      	ldr	r3, [pc, #200]	@ (800e288 <_strtod_l+0xb00>)
 800e1be:	4630      	mov	r0, r6
 800e1c0:	4639      	mov	r1, r7
 800e1c2:	2200      	movs	r2, #0
 800e1c4:	f7f2 fa20 	bl	8000608 <__aeabi_dmul>
 800e1c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e1ca:	4606      	mov	r6, r0
 800e1cc:	460f      	mov	r7, r1
 800e1ce:	2b00      	cmp	r3, #0
 800e1d0:	d09f      	beq.n	800e112 <_strtod_l+0x98a>
 800e1d2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800e1d6:	e7a0      	b.n	800e11a <_strtod_l+0x992>
 800e1d8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800e260 <_strtod_l+0xad8>
 800e1dc:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e1e0:	ec57 6b17 	vmov	r6, r7, d7
 800e1e4:	e799      	b.n	800e11a <_strtod_l+0x992>
 800e1e6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800e1ea:	9b08      	ldr	r3, [sp, #32]
 800e1ec:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800e1f0:	2b00      	cmp	r3, #0
 800e1f2:	d1c1      	bne.n	800e178 <_strtod_l+0x9f0>
 800e1f4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e1f8:	0d1b      	lsrs	r3, r3, #20
 800e1fa:	051b      	lsls	r3, r3, #20
 800e1fc:	429d      	cmp	r5, r3
 800e1fe:	d1bb      	bne.n	800e178 <_strtod_l+0x9f0>
 800e200:	4630      	mov	r0, r6
 800e202:	4639      	mov	r1, r7
 800e204:	f7f2 fd60 	bl	8000cc8 <__aeabi_d2lz>
 800e208:	f7f2 f9d0 	bl	80005ac <__aeabi_l2d>
 800e20c:	4602      	mov	r2, r0
 800e20e:	460b      	mov	r3, r1
 800e210:	4630      	mov	r0, r6
 800e212:	4639      	mov	r1, r7
 800e214:	f7f2 f840 	bl	8000298 <__aeabi_dsub>
 800e218:	460b      	mov	r3, r1
 800e21a:	4602      	mov	r2, r0
 800e21c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800e220:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800e224:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e226:	ea46 060a 	orr.w	r6, r6, sl
 800e22a:	431e      	orrs	r6, r3
 800e22c:	d06f      	beq.n	800e30e <_strtod_l+0xb86>
 800e22e:	a30e      	add	r3, pc, #56	@ (adr r3, 800e268 <_strtod_l+0xae0>)
 800e230:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e234:	f7f2 fc5a 	bl	8000aec <__aeabi_dcmplt>
 800e238:	2800      	cmp	r0, #0
 800e23a:	f47f acd3 	bne.w	800dbe4 <_strtod_l+0x45c>
 800e23e:	a30c      	add	r3, pc, #48	@ (adr r3, 800e270 <_strtod_l+0xae8>)
 800e240:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e244:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e248:	f7f2 fc6e 	bl	8000b28 <__aeabi_dcmpgt>
 800e24c:	2800      	cmp	r0, #0
 800e24e:	d093      	beq.n	800e178 <_strtod_l+0x9f0>
 800e250:	e4c8      	b.n	800dbe4 <_strtod_l+0x45c>
 800e252:	bf00      	nop
 800e254:	f3af 8000 	nop.w
 800e258:	00000000 	.word	0x00000000
 800e25c:	bff00000 	.word	0xbff00000
 800e260:	00000000 	.word	0x00000000
 800e264:	3ff00000 	.word	0x3ff00000
 800e268:	94a03595 	.word	0x94a03595
 800e26c:	3fdfffff 	.word	0x3fdfffff
 800e270:	35afe535 	.word	0x35afe535
 800e274:	3fe00000 	.word	0x3fe00000
 800e278:	000fffff 	.word	0x000fffff
 800e27c:	7ff00000 	.word	0x7ff00000
 800e280:	7fefffff 	.word	0x7fefffff
 800e284:	3ff00000 	.word	0x3ff00000
 800e288:	3fe00000 	.word	0x3fe00000
 800e28c:	7fe00000 	.word	0x7fe00000
 800e290:	7c9fffff 	.word	0x7c9fffff
 800e294:	9b08      	ldr	r3, [sp, #32]
 800e296:	b323      	cbz	r3, 800e2e2 <_strtod_l+0xb5a>
 800e298:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800e29c:	d821      	bhi.n	800e2e2 <_strtod_l+0xb5a>
 800e29e:	a328      	add	r3, pc, #160	@ (adr r3, 800e340 <_strtod_l+0xbb8>)
 800e2a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2a4:	4630      	mov	r0, r6
 800e2a6:	4639      	mov	r1, r7
 800e2a8:	f7f2 fc2a 	bl	8000b00 <__aeabi_dcmple>
 800e2ac:	b1a0      	cbz	r0, 800e2d8 <_strtod_l+0xb50>
 800e2ae:	4639      	mov	r1, r7
 800e2b0:	4630      	mov	r0, r6
 800e2b2:	f7f2 fc81 	bl	8000bb8 <__aeabi_d2uiz>
 800e2b6:	2801      	cmp	r0, #1
 800e2b8:	bf38      	it	cc
 800e2ba:	2001      	movcc	r0, #1
 800e2bc:	f7f2 f92a 	bl	8000514 <__aeabi_ui2d>
 800e2c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e2c2:	4606      	mov	r6, r0
 800e2c4:	460f      	mov	r7, r1
 800e2c6:	b9fb      	cbnz	r3, 800e308 <_strtod_l+0xb80>
 800e2c8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e2cc:	9014      	str	r0, [sp, #80]	@ 0x50
 800e2ce:	9315      	str	r3, [sp, #84]	@ 0x54
 800e2d0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800e2d4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800e2d8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e2da:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800e2de:	1b5b      	subs	r3, r3, r5
 800e2e0:	9311      	str	r3, [sp, #68]	@ 0x44
 800e2e2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800e2e6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800e2ea:	f7ff f8f1 	bl	800d4d0 <__ulp>
 800e2ee:	4650      	mov	r0, sl
 800e2f0:	ec53 2b10 	vmov	r2, r3, d0
 800e2f4:	4659      	mov	r1, fp
 800e2f6:	f7f2 f987 	bl	8000608 <__aeabi_dmul>
 800e2fa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800e2fe:	f7f1 ffcd 	bl	800029c <__adddf3>
 800e302:	4682      	mov	sl, r0
 800e304:	468b      	mov	fp, r1
 800e306:	e770      	b.n	800e1ea <_strtod_l+0xa62>
 800e308:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800e30c:	e7e0      	b.n	800e2d0 <_strtod_l+0xb48>
 800e30e:	a30e      	add	r3, pc, #56	@ (adr r3, 800e348 <_strtod_l+0xbc0>)
 800e310:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e314:	f7f2 fbea 	bl	8000aec <__aeabi_dcmplt>
 800e318:	e798      	b.n	800e24c <_strtod_l+0xac4>
 800e31a:	2300      	movs	r3, #0
 800e31c:	930e      	str	r3, [sp, #56]	@ 0x38
 800e31e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800e320:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e322:	6013      	str	r3, [r2, #0]
 800e324:	f7ff ba6d 	b.w	800d802 <_strtod_l+0x7a>
 800e328:	2a65      	cmp	r2, #101	@ 0x65
 800e32a:	f43f ab68 	beq.w	800d9fe <_strtod_l+0x276>
 800e32e:	2a45      	cmp	r2, #69	@ 0x45
 800e330:	f43f ab65 	beq.w	800d9fe <_strtod_l+0x276>
 800e334:	2301      	movs	r3, #1
 800e336:	f7ff bba0 	b.w	800da7a <_strtod_l+0x2f2>
 800e33a:	bf00      	nop
 800e33c:	f3af 8000 	nop.w
 800e340:	ffc00000 	.word	0xffc00000
 800e344:	41dfffff 	.word	0x41dfffff
 800e348:	94a03595 	.word	0x94a03595
 800e34c:	3fcfffff 	.word	0x3fcfffff

0800e350 <_strtod_r>:
 800e350:	4b01      	ldr	r3, [pc, #4]	@ (800e358 <_strtod_r+0x8>)
 800e352:	f7ff ba19 	b.w	800d788 <_strtod_l>
 800e356:	bf00      	nop
 800e358:	2000d188 	.word	0x2000d188

0800e35c <_strtol_l.isra.0>:
 800e35c:	2b24      	cmp	r3, #36	@ 0x24
 800e35e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e362:	4686      	mov	lr, r0
 800e364:	4690      	mov	r8, r2
 800e366:	d801      	bhi.n	800e36c <_strtol_l.isra.0+0x10>
 800e368:	2b01      	cmp	r3, #1
 800e36a:	d106      	bne.n	800e37a <_strtol_l.isra.0+0x1e>
 800e36c:	f7fd fd8c 	bl	800be88 <__errno>
 800e370:	2316      	movs	r3, #22
 800e372:	6003      	str	r3, [r0, #0]
 800e374:	2000      	movs	r0, #0
 800e376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e37a:	4834      	ldr	r0, [pc, #208]	@ (800e44c <_strtol_l.isra.0+0xf0>)
 800e37c:	460d      	mov	r5, r1
 800e37e:	462a      	mov	r2, r5
 800e380:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e384:	5d06      	ldrb	r6, [r0, r4]
 800e386:	f016 0608 	ands.w	r6, r6, #8
 800e38a:	d1f8      	bne.n	800e37e <_strtol_l.isra.0+0x22>
 800e38c:	2c2d      	cmp	r4, #45	@ 0x2d
 800e38e:	d110      	bne.n	800e3b2 <_strtol_l.isra.0+0x56>
 800e390:	782c      	ldrb	r4, [r5, #0]
 800e392:	2601      	movs	r6, #1
 800e394:	1c95      	adds	r5, r2, #2
 800e396:	f033 0210 	bics.w	r2, r3, #16
 800e39a:	d115      	bne.n	800e3c8 <_strtol_l.isra.0+0x6c>
 800e39c:	2c30      	cmp	r4, #48	@ 0x30
 800e39e:	d10d      	bne.n	800e3bc <_strtol_l.isra.0+0x60>
 800e3a0:	782a      	ldrb	r2, [r5, #0]
 800e3a2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800e3a6:	2a58      	cmp	r2, #88	@ 0x58
 800e3a8:	d108      	bne.n	800e3bc <_strtol_l.isra.0+0x60>
 800e3aa:	786c      	ldrb	r4, [r5, #1]
 800e3ac:	3502      	adds	r5, #2
 800e3ae:	2310      	movs	r3, #16
 800e3b0:	e00a      	b.n	800e3c8 <_strtol_l.isra.0+0x6c>
 800e3b2:	2c2b      	cmp	r4, #43	@ 0x2b
 800e3b4:	bf04      	itt	eq
 800e3b6:	782c      	ldrbeq	r4, [r5, #0]
 800e3b8:	1c95      	addeq	r5, r2, #2
 800e3ba:	e7ec      	b.n	800e396 <_strtol_l.isra.0+0x3a>
 800e3bc:	2b00      	cmp	r3, #0
 800e3be:	d1f6      	bne.n	800e3ae <_strtol_l.isra.0+0x52>
 800e3c0:	2c30      	cmp	r4, #48	@ 0x30
 800e3c2:	bf14      	ite	ne
 800e3c4:	230a      	movne	r3, #10
 800e3c6:	2308      	moveq	r3, #8
 800e3c8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800e3cc:	f10c 3cff 	add.w	ip, ip, #4294967295
 800e3d0:	2200      	movs	r2, #0
 800e3d2:	fbbc f9f3 	udiv	r9, ip, r3
 800e3d6:	4610      	mov	r0, r2
 800e3d8:	fb03 ca19 	mls	sl, r3, r9, ip
 800e3dc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800e3e0:	2f09      	cmp	r7, #9
 800e3e2:	d80f      	bhi.n	800e404 <_strtol_l.isra.0+0xa8>
 800e3e4:	463c      	mov	r4, r7
 800e3e6:	42a3      	cmp	r3, r4
 800e3e8:	dd1b      	ble.n	800e422 <_strtol_l.isra.0+0xc6>
 800e3ea:	1c57      	adds	r7, r2, #1
 800e3ec:	d007      	beq.n	800e3fe <_strtol_l.isra.0+0xa2>
 800e3ee:	4581      	cmp	r9, r0
 800e3f0:	d314      	bcc.n	800e41c <_strtol_l.isra.0+0xc0>
 800e3f2:	d101      	bne.n	800e3f8 <_strtol_l.isra.0+0x9c>
 800e3f4:	45a2      	cmp	sl, r4
 800e3f6:	db11      	blt.n	800e41c <_strtol_l.isra.0+0xc0>
 800e3f8:	fb00 4003 	mla	r0, r0, r3, r4
 800e3fc:	2201      	movs	r2, #1
 800e3fe:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e402:	e7eb      	b.n	800e3dc <_strtol_l.isra.0+0x80>
 800e404:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800e408:	2f19      	cmp	r7, #25
 800e40a:	d801      	bhi.n	800e410 <_strtol_l.isra.0+0xb4>
 800e40c:	3c37      	subs	r4, #55	@ 0x37
 800e40e:	e7ea      	b.n	800e3e6 <_strtol_l.isra.0+0x8a>
 800e410:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800e414:	2f19      	cmp	r7, #25
 800e416:	d804      	bhi.n	800e422 <_strtol_l.isra.0+0xc6>
 800e418:	3c57      	subs	r4, #87	@ 0x57
 800e41a:	e7e4      	b.n	800e3e6 <_strtol_l.isra.0+0x8a>
 800e41c:	f04f 32ff 	mov.w	r2, #4294967295
 800e420:	e7ed      	b.n	800e3fe <_strtol_l.isra.0+0xa2>
 800e422:	1c53      	adds	r3, r2, #1
 800e424:	d108      	bne.n	800e438 <_strtol_l.isra.0+0xdc>
 800e426:	2322      	movs	r3, #34	@ 0x22
 800e428:	f8ce 3000 	str.w	r3, [lr]
 800e42c:	4660      	mov	r0, ip
 800e42e:	f1b8 0f00 	cmp.w	r8, #0
 800e432:	d0a0      	beq.n	800e376 <_strtol_l.isra.0+0x1a>
 800e434:	1e69      	subs	r1, r5, #1
 800e436:	e006      	b.n	800e446 <_strtol_l.isra.0+0xea>
 800e438:	b106      	cbz	r6, 800e43c <_strtol_l.isra.0+0xe0>
 800e43a:	4240      	negs	r0, r0
 800e43c:	f1b8 0f00 	cmp.w	r8, #0
 800e440:	d099      	beq.n	800e376 <_strtol_l.isra.0+0x1a>
 800e442:	2a00      	cmp	r2, #0
 800e444:	d1f6      	bne.n	800e434 <_strtol_l.isra.0+0xd8>
 800e446:	f8c8 1000 	str.w	r1, [r8]
 800e44a:	e794      	b.n	800e376 <_strtol_l.isra.0+0x1a>
 800e44c:	08010ee9 	.word	0x08010ee9

0800e450 <_strtol_r>:
 800e450:	f7ff bf84 	b.w	800e35c <_strtol_l.isra.0>

0800e454 <__ssputs_r>:
 800e454:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e458:	688e      	ldr	r6, [r1, #8]
 800e45a:	461f      	mov	r7, r3
 800e45c:	42be      	cmp	r6, r7
 800e45e:	680b      	ldr	r3, [r1, #0]
 800e460:	4682      	mov	sl, r0
 800e462:	460c      	mov	r4, r1
 800e464:	4690      	mov	r8, r2
 800e466:	d82d      	bhi.n	800e4c4 <__ssputs_r+0x70>
 800e468:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e46c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e470:	d026      	beq.n	800e4c0 <__ssputs_r+0x6c>
 800e472:	6965      	ldr	r5, [r4, #20]
 800e474:	6909      	ldr	r1, [r1, #16]
 800e476:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e47a:	eba3 0901 	sub.w	r9, r3, r1
 800e47e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e482:	1c7b      	adds	r3, r7, #1
 800e484:	444b      	add	r3, r9
 800e486:	106d      	asrs	r5, r5, #1
 800e488:	429d      	cmp	r5, r3
 800e48a:	bf38      	it	cc
 800e48c:	461d      	movcc	r5, r3
 800e48e:	0553      	lsls	r3, r2, #21
 800e490:	d527      	bpl.n	800e4e2 <__ssputs_r+0x8e>
 800e492:	4629      	mov	r1, r5
 800e494:	f7fe fc24 	bl	800cce0 <_malloc_r>
 800e498:	4606      	mov	r6, r0
 800e49a:	b360      	cbz	r0, 800e4f6 <__ssputs_r+0xa2>
 800e49c:	6921      	ldr	r1, [r4, #16]
 800e49e:	464a      	mov	r2, r9
 800e4a0:	f7fd fd1f 	bl	800bee2 <memcpy>
 800e4a4:	89a3      	ldrh	r3, [r4, #12]
 800e4a6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e4aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e4ae:	81a3      	strh	r3, [r4, #12]
 800e4b0:	6126      	str	r6, [r4, #16]
 800e4b2:	6165      	str	r5, [r4, #20]
 800e4b4:	444e      	add	r6, r9
 800e4b6:	eba5 0509 	sub.w	r5, r5, r9
 800e4ba:	6026      	str	r6, [r4, #0]
 800e4bc:	60a5      	str	r5, [r4, #8]
 800e4be:	463e      	mov	r6, r7
 800e4c0:	42be      	cmp	r6, r7
 800e4c2:	d900      	bls.n	800e4c6 <__ssputs_r+0x72>
 800e4c4:	463e      	mov	r6, r7
 800e4c6:	6820      	ldr	r0, [r4, #0]
 800e4c8:	4632      	mov	r2, r6
 800e4ca:	4641      	mov	r1, r8
 800e4cc:	f000 fb7c 	bl	800ebc8 <memmove>
 800e4d0:	68a3      	ldr	r3, [r4, #8]
 800e4d2:	1b9b      	subs	r3, r3, r6
 800e4d4:	60a3      	str	r3, [r4, #8]
 800e4d6:	6823      	ldr	r3, [r4, #0]
 800e4d8:	4433      	add	r3, r6
 800e4da:	6023      	str	r3, [r4, #0]
 800e4dc:	2000      	movs	r0, #0
 800e4de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e4e2:	462a      	mov	r2, r5
 800e4e4:	f000 ff3d 	bl	800f362 <_realloc_r>
 800e4e8:	4606      	mov	r6, r0
 800e4ea:	2800      	cmp	r0, #0
 800e4ec:	d1e0      	bne.n	800e4b0 <__ssputs_r+0x5c>
 800e4ee:	6921      	ldr	r1, [r4, #16]
 800e4f0:	4650      	mov	r0, sl
 800e4f2:	f7fe fb81 	bl	800cbf8 <_free_r>
 800e4f6:	230c      	movs	r3, #12
 800e4f8:	f8ca 3000 	str.w	r3, [sl]
 800e4fc:	89a3      	ldrh	r3, [r4, #12]
 800e4fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e502:	81a3      	strh	r3, [r4, #12]
 800e504:	f04f 30ff 	mov.w	r0, #4294967295
 800e508:	e7e9      	b.n	800e4de <__ssputs_r+0x8a>
	...

0800e50c <_svfiprintf_r>:
 800e50c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e510:	4698      	mov	r8, r3
 800e512:	898b      	ldrh	r3, [r1, #12]
 800e514:	061b      	lsls	r3, r3, #24
 800e516:	b09d      	sub	sp, #116	@ 0x74
 800e518:	4607      	mov	r7, r0
 800e51a:	460d      	mov	r5, r1
 800e51c:	4614      	mov	r4, r2
 800e51e:	d510      	bpl.n	800e542 <_svfiprintf_r+0x36>
 800e520:	690b      	ldr	r3, [r1, #16]
 800e522:	b973      	cbnz	r3, 800e542 <_svfiprintf_r+0x36>
 800e524:	2140      	movs	r1, #64	@ 0x40
 800e526:	f7fe fbdb 	bl	800cce0 <_malloc_r>
 800e52a:	6028      	str	r0, [r5, #0]
 800e52c:	6128      	str	r0, [r5, #16]
 800e52e:	b930      	cbnz	r0, 800e53e <_svfiprintf_r+0x32>
 800e530:	230c      	movs	r3, #12
 800e532:	603b      	str	r3, [r7, #0]
 800e534:	f04f 30ff 	mov.w	r0, #4294967295
 800e538:	b01d      	add	sp, #116	@ 0x74
 800e53a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e53e:	2340      	movs	r3, #64	@ 0x40
 800e540:	616b      	str	r3, [r5, #20]
 800e542:	2300      	movs	r3, #0
 800e544:	9309      	str	r3, [sp, #36]	@ 0x24
 800e546:	2320      	movs	r3, #32
 800e548:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e54c:	f8cd 800c 	str.w	r8, [sp, #12]
 800e550:	2330      	movs	r3, #48	@ 0x30
 800e552:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e6f0 <_svfiprintf_r+0x1e4>
 800e556:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e55a:	f04f 0901 	mov.w	r9, #1
 800e55e:	4623      	mov	r3, r4
 800e560:	469a      	mov	sl, r3
 800e562:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e566:	b10a      	cbz	r2, 800e56c <_svfiprintf_r+0x60>
 800e568:	2a25      	cmp	r2, #37	@ 0x25
 800e56a:	d1f9      	bne.n	800e560 <_svfiprintf_r+0x54>
 800e56c:	ebba 0b04 	subs.w	fp, sl, r4
 800e570:	d00b      	beq.n	800e58a <_svfiprintf_r+0x7e>
 800e572:	465b      	mov	r3, fp
 800e574:	4622      	mov	r2, r4
 800e576:	4629      	mov	r1, r5
 800e578:	4638      	mov	r0, r7
 800e57a:	f7ff ff6b 	bl	800e454 <__ssputs_r>
 800e57e:	3001      	adds	r0, #1
 800e580:	f000 80a7 	beq.w	800e6d2 <_svfiprintf_r+0x1c6>
 800e584:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e586:	445a      	add	r2, fp
 800e588:	9209      	str	r2, [sp, #36]	@ 0x24
 800e58a:	f89a 3000 	ldrb.w	r3, [sl]
 800e58e:	2b00      	cmp	r3, #0
 800e590:	f000 809f 	beq.w	800e6d2 <_svfiprintf_r+0x1c6>
 800e594:	2300      	movs	r3, #0
 800e596:	f04f 32ff 	mov.w	r2, #4294967295
 800e59a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e59e:	f10a 0a01 	add.w	sl, sl, #1
 800e5a2:	9304      	str	r3, [sp, #16]
 800e5a4:	9307      	str	r3, [sp, #28]
 800e5a6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e5aa:	931a      	str	r3, [sp, #104]	@ 0x68
 800e5ac:	4654      	mov	r4, sl
 800e5ae:	2205      	movs	r2, #5
 800e5b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e5b4:	484e      	ldr	r0, [pc, #312]	@ (800e6f0 <_svfiprintf_r+0x1e4>)
 800e5b6:	f7f1 fe13 	bl	80001e0 <memchr>
 800e5ba:	9a04      	ldr	r2, [sp, #16]
 800e5bc:	b9d8      	cbnz	r0, 800e5f6 <_svfiprintf_r+0xea>
 800e5be:	06d0      	lsls	r0, r2, #27
 800e5c0:	bf44      	itt	mi
 800e5c2:	2320      	movmi	r3, #32
 800e5c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e5c8:	0711      	lsls	r1, r2, #28
 800e5ca:	bf44      	itt	mi
 800e5cc:	232b      	movmi	r3, #43	@ 0x2b
 800e5ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e5d2:	f89a 3000 	ldrb.w	r3, [sl]
 800e5d6:	2b2a      	cmp	r3, #42	@ 0x2a
 800e5d8:	d015      	beq.n	800e606 <_svfiprintf_r+0xfa>
 800e5da:	9a07      	ldr	r2, [sp, #28]
 800e5dc:	4654      	mov	r4, sl
 800e5de:	2000      	movs	r0, #0
 800e5e0:	f04f 0c0a 	mov.w	ip, #10
 800e5e4:	4621      	mov	r1, r4
 800e5e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e5ea:	3b30      	subs	r3, #48	@ 0x30
 800e5ec:	2b09      	cmp	r3, #9
 800e5ee:	d94b      	bls.n	800e688 <_svfiprintf_r+0x17c>
 800e5f0:	b1b0      	cbz	r0, 800e620 <_svfiprintf_r+0x114>
 800e5f2:	9207      	str	r2, [sp, #28]
 800e5f4:	e014      	b.n	800e620 <_svfiprintf_r+0x114>
 800e5f6:	eba0 0308 	sub.w	r3, r0, r8
 800e5fa:	fa09 f303 	lsl.w	r3, r9, r3
 800e5fe:	4313      	orrs	r3, r2
 800e600:	9304      	str	r3, [sp, #16]
 800e602:	46a2      	mov	sl, r4
 800e604:	e7d2      	b.n	800e5ac <_svfiprintf_r+0xa0>
 800e606:	9b03      	ldr	r3, [sp, #12]
 800e608:	1d19      	adds	r1, r3, #4
 800e60a:	681b      	ldr	r3, [r3, #0]
 800e60c:	9103      	str	r1, [sp, #12]
 800e60e:	2b00      	cmp	r3, #0
 800e610:	bfbb      	ittet	lt
 800e612:	425b      	neglt	r3, r3
 800e614:	f042 0202 	orrlt.w	r2, r2, #2
 800e618:	9307      	strge	r3, [sp, #28]
 800e61a:	9307      	strlt	r3, [sp, #28]
 800e61c:	bfb8      	it	lt
 800e61e:	9204      	strlt	r2, [sp, #16]
 800e620:	7823      	ldrb	r3, [r4, #0]
 800e622:	2b2e      	cmp	r3, #46	@ 0x2e
 800e624:	d10a      	bne.n	800e63c <_svfiprintf_r+0x130>
 800e626:	7863      	ldrb	r3, [r4, #1]
 800e628:	2b2a      	cmp	r3, #42	@ 0x2a
 800e62a:	d132      	bne.n	800e692 <_svfiprintf_r+0x186>
 800e62c:	9b03      	ldr	r3, [sp, #12]
 800e62e:	1d1a      	adds	r2, r3, #4
 800e630:	681b      	ldr	r3, [r3, #0]
 800e632:	9203      	str	r2, [sp, #12]
 800e634:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e638:	3402      	adds	r4, #2
 800e63a:	9305      	str	r3, [sp, #20]
 800e63c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e700 <_svfiprintf_r+0x1f4>
 800e640:	7821      	ldrb	r1, [r4, #0]
 800e642:	2203      	movs	r2, #3
 800e644:	4650      	mov	r0, sl
 800e646:	f7f1 fdcb 	bl	80001e0 <memchr>
 800e64a:	b138      	cbz	r0, 800e65c <_svfiprintf_r+0x150>
 800e64c:	9b04      	ldr	r3, [sp, #16]
 800e64e:	eba0 000a 	sub.w	r0, r0, sl
 800e652:	2240      	movs	r2, #64	@ 0x40
 800e654:	4082      	lsls	r2, r0
 800e656:	4313      	orrs	r3, r2
 800e658:	3401      	adds	r4, #1
 800e65a:	9304      	str	r3, [sp, #16]
 800e65c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e660:	4824      	ldr	r0, [pc, #144]	@ (800e6f4 <_svfiprintf_r+0x1e8>)
 800e662:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e666:	2206      	movs	r2, #6
 800e668:	f7f1 fdba 	bl	80001e0 <memchr>
 800e66c:	2800      	cmp	r0, #0
 800e66e:	d036      	beq.n	800e6de <_svfiprintf_r+0x1d2>
 800e670:	4b21      	ldr	r3, [pc, #132]	@ (800e6f8 <_svfiprintf_r+0x1ec>)
 800e672:	bb1b      	cbnz	r3, 800e6bc <_svfiprintf_r+0x1b0>
 800e674:	9b03      	ldr	r3, [sp, #12]
 800e676:	3307      	adds	r3, #7
 800e678:	f023 0307 	bic.w	r3, r3, #7
 800e67c:	3308      	adds	r3, #8
 800e67e:	9303      	str	r3, [sp, #12]
 800e680:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e682:	4433      	add	r3, r6
 800e684:	9309      	str	r3, [sp, #36]	@ 0x24
 800e686:	e76a      	b.n	800e55e <_svfiprintf_r+0x52>
 800e688:	fb0c 3202 	mla	r2, ip, r2, r3
 800e68c:	460c      	mov	r4, r1
 800e68e:	2001      	movs	r0, #1
 800e690:	e7a8      	b.n	800e5e4 <_svfiprintf_r+0xd8>
 800e692:	2300      	movs	r3, #0
 800e694:	3401      	adds	r4, #1
 800e696:	9305      	str	r3, [sp, #20]
 800e698:	4619      	mov	r1, r3
 800e69a:	f04f 0c0a 	mov.w	ip, #10
 800e69e:	4620      	mov	r0, r4
 800e6a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e6a4:	3a30      	subs	r2, #48	@ 0x30
 800e6a6:	2a09      	cmp	r2, #9
 800e6a8:	d903      	bls.n	800e6b2 <_svfiprintf_r+0x1a6>
 800e6aa:	2b00      	cmp	r3, #0
 800e6ac:	d0c6      	beq.n	800e63c <_svfiprintf_r+0x130>
 800e6ae:	9105      	str	r1, [sp, #20]
 800e6b0:	e7c4      	b.n	800e63c <_svfiprintf_r+0x130>
 800e6b2:	fb0c 2101 	mla	r1, ip, r1, r2
 800e6b6:	4604      	mov	r4, r0
 800e6b8:	2301      	movs	r3, #1
 800e6ba:	e7f0      	b.n	800e69e <_svfiprintf_r+0x192>
 800e6bc:	ab03      	add	r3, sp, #12
 800e6be:	9300      	str	r3, [sp, #0]
 800e6c0:	462a      	mov	r2, r5
 800e6c2:	4b0e      	ldr	r3, [pc, #56]	@ (800e6fc <_svfiprintf_r+0x1f0>)
 800e6c4:	a904      	add	r1, sp, #16
 800e6c6:	4638      	mov	r0, r7
 800e6c8:	f7fc fb66 	bl	800ad98 <_printf_float>
 800e6cc:	1c42      	adds	r2, r0, #1
 800e6ce:	4606      	mov	r6, r0
 800e6d0:	d1d6      	bne.n	800e680 <_svfiprintf_r+0x174>
 800e6d2:	89ab      	ldrh	r3, [r5, #12]
 800e6d4:	065b      	lsls	r3, r3, #25
 800e6d6:	f53f af2d 	bmi.w	800e534 <_svfiprintf_r+0x28>
 800e6da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e6dc:	e72c      	b.n	800e538 <_svfiprintf_r+0x2c>
 800e6de:	ab03      	add	r3, sp, #12
 800e6e0:	9300      	str	r3, [sp, #0]
 800e6e2:	462a      	mov	r2, r5
 800e6e4:	4b05      	ldr	r3, [pc, #20]	@ (800e6fc <_svfiprintf_r+0x1f0>)
 800e6e6:	a904      	add	r1, sp, #16
 800e6e8:	4638      	mov	r0, r7
 800e6ea:	f7fc fded 	bl	800b2c8 <_printf_i>
 800e6ee:	e7ed      	b.n	800e6cc <_svfiprintf_r+0x1c0>
 800e6f0:	08010d1d 	.word	0x08010d1d
 800e6f4:	08010d27 	.word	0x08010d27
 800e6f8:	0800ad99 	.word	0x0800ad99
 800e6fc:	0800e455 	.word	0x0800e455
 800e700:	08010d23 	.word	0x08010d23

0800e704 <__sfputc_r>:
 800e704:	6893      	ldr	r3, [r2, #8]
 800e706:	3b01      	subs	r3, #1
 800e708:	2b00      	cmp	r3, #0
 800e70a:	b410      	push	{r4}
 800e70c:	6093      	str	r3, [r2, #8]
 800e70e:	da08      	bge.n	800e722 <__sfputc_r+0x1e>
 800e710:	6994      	ldr	r4, [r2, #24]
 800e712:	42a3      	cmp	r3, r4
 800e714:	db01      	blt.n	800e71a <__sfputc_r+0x16>
 800e716:	290a      	cmp	r1, #10
 800e718:	d103      	bne.n	800e722 <__sfputc_r+0x1e>
 800e71a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e71e:	f7fd bacc 	b.w	800bcba <__swbuf_r>
 800e722:	6813      	ldr	r3, [r2, #0]
 800e724:	1c58      	adds	r0, r3, #1
 800e726:	6010      	str	r0, [r2, #0]
 800e728:	7019      	strb	r1, [r3, #0]
 800e72a:	4608      	mov	r0, r1
 800e72c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e730:	4770      	bx	lr

0800e732 <__sfputs_r>:
 800e732:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e734:	4606      	mov	r6, r0
 800e736:	460f      	mov	r7, r1
 800e738:	4614      	mov	r4, r2
 800e73a:	18d5      	adds	r5, r2, r3
 800e73c:	42ac      	cmp	r4, r5
 800e73e:	d101      	bne.n	800e744 <__sfputs_r+0x12>
 800e740:	2000      	movs	r0, #0
 800e742:	e007      	b.n	800e754 <__sfputs_r+0x22>
 800e744:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e748:	463a      	mov	r2, r7
 800e74a:	4630      	mov	r0, r6
 800e74c:	f7ff ffda 	bl	800e704 <__sfputc_r>
 800e750:	1c43      	adds	r3, r0, #1
 800e752:	d1f3      	bne.n	800e73c <__sfputs_r+0xa>
 800e754:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e758 <_vfiprintf_r>:
 800e758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e75c:	460d      	mov	r5, r1
 800e75e:	b09d      	sub	sp, #116	@ 0x74
 800e760:	4614      	mov	r4, r2
 800e762:	4698      	mov	r8, r3
 800e764:	4606      	mov	r6, r0
 800e766:	b118      	cbz	r0, 800e770 <_vfiprintf_r+0x18>
 800e768:	6a03      	ldr	r3, [r0, #32]
 800e76a:	b90b      	cbnz	r3, 800e770 <_vfiprintf_r+0x18>
 800e76c:	f7fd f964 	bl	800ba38 <__sinit>
 800e770:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e772:	07d9      	lsls	r1, r3, #31
 800e774:	d405      	bmi.n	800e782 <_vfiprintf_r+0x2a>
 800e776:	89ab      	ldrh	r3, [r5, #12]
 800e778:	059a      	lsls	r2, r3, #22
 800e77a:	d402      	bmi.n	800e782 <_vfiprintf_r+0x2a>
 800e77c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e77e:	f7fd fbae 	bl	800bede <__retarget_lock_acquire_recursive>
 800e782:	89ab      	ldrh	r3, [r5, #12]
 800e784:	071b      	lsls	r3, r3, #28
 800e786:	d501      	bpl.n	800e78c <_vfiprintf_r+0x34>
 800e788:	692b      	ldr	r3, [r5, #16]
 800e78a:	b99b      	cbnz	r3, 800e7b4 <_vfiprintf_r+0x5c>
 800e78c:	4629      	mov	r1, r5
 800e78e:	4630      	mov	r0, r6
 800e790:	f7fd fad2 	bl	800bd38 <__swsetup_r>
 800e794:	b170      	cbz	r0, 800e7b4 <_vfiprintf_r+0x5c>
 800e796:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e798:	07dc      	lsls	r4, r3, #31
 800e79a:	d504      	bpl.n	800e7a6 <_vfiprintf_r+0x4e>
 800e79c:	f04f 30ff 	mov.w	r0, #4294967295
 800e7a0:	b01d      	add	sp, #116	@ 0x74
 800e7a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e7a6:	89ab      	ldrh	r3, [r5, #12]
 800e7a8:	0598      	lsls	r0, r3, #22
 800e7aa:	d4f7      	bmi.n	800e79c <_vfiprintf_r+0x44>
 800e7ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e7ae:	f7fd fb97 	bl	800bee0 <__retarget_lock_release_recursive>
 800e7b2:	e7f3      	b.n	800e79c <_vfiprintf_r+0x44>
 800e7b4:	2300      	movs	r3, #0
 800e7b6:	9309      	str	r3, [sp, #36]	@ 0x24
 800e7b8:	2320      	movs	r3, #32
 800e7ba:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e7be:	f8cd 800c 	str.w	r8, [sp, #12]
 800e7c2:	2330      	movs	r3, #48	@ 0x30
 800e7c4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e974 <_vfiprintf_r+0x21c>
 800e7c8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e7cc:	f04f 0901 	mov.w	r9, #1
 800e7d0:	4623      	mov	r3, r4
 800e7d2:	469a      	mov	sl, r3
 800e7d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e7d8:	b10a      	cbz	r2, 800e7de <_vfiprintf_r+0x86>
 800e7da:	2a25      	cmp	r2, #37	@ 0x25
 800e7dc:	d1f9      	bne.n	800e7d2 <_vfiprintf_r+0x7a>
 800e7de:	ebba 0b04 	subs.w	fp, sl, r4
 800e7e2:	d00b      	beq.n	800e7fc <_vfiprintf_r+0xa4>
 800e7e4:	465b      	mov	r3, fp
 800e7e6:	4622      	mov	r2, r4
 800e7e8:	4629      	mov	r1, r5
 800e7ea:	4630      	mov	r0, r6
 800e7ec:	f7ff ffa1 	bl	800e732 <__sfputs_r>
 800e7f0:	3001      	adds	r0, #1
 800e7f2:	f000 80a7 	beq.w	800e944 <_vfiprintf_r+0x1ec>
 800e7f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e7f8:	445a      	add	r2, fp
 800e7fa:	9209      	str	r2, [sp, #36]	@ 0x24
 800e7fc:	f89a 3000 	ldrb.w	r3, [sl]
 800e800:	2b00      	cmp	r3, #0
 800e802:	f000 809f 	beq.w	800e944 <_vfiprintf_r+0x1ec>
 800e806:	2300      	movs	r3, #0
 800e808:	f04f 32ff 	mov.w	r2, #4294967295
 800e80c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e810:	f10a 0a01 	add.w	sl, sl, #1
 800e814:	9304      	str	r3, [sp, #16]
 800e816:	9307      	str	r3, [sp, #28]
 800e818:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e81c:	931a      	str	r3, [sp, #104]	@ 0x68
 800e81e:	4654      	mov	r4, sl
 800e820:	2205      	movs	r2, #5
 800e822:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e826:	4853      	ldr	r0, [pc, #332]	@ (800e974 <_vfiprintf_r+0x21c>)
 800e828:	f7f1 fcda 	bl	80001e0 <memchr>
 800e82c:	9a04      	ldr	r2, [sp, #16]
 800e82e:	b9d8      	cbnz	r0, 800e868 <_vfiprintf_r+0x110>
 800e830:	06d1      	lsls	r1, r2, #27
 800e832:	bf44      	itt	mi
 800e834:	2320      	movmi	r3, #32
 800e836:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e83a:	0713      	lsls	r3, r2, #28
 800e83c:	bf44      	itt	mi
 800e83e:	232b      	movmi	r3, #43	@ 0x2b
 800e840:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e844:	f89a 3000 	ldrb.w	r3, [sl]
 800e848:	2b2a      	cmp	r3, #42	@ 0x2a
 800e84a:	d015      	beq.n	800e878 <_vfiprintf_r+0x120>
 800e84c:	9a07      	ldr	r2, [sp, #28]
 800e84e:	4654      	mov	r4, sl
 800e850:	2000      	movs	r0, #0
 800e852:	f04f 0c0a 	mov.w	ip, #10
 800e856:	4621      	mov	r1, r4
 800e858:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e85c:	3b30      	subs	r3, #48	@ 0x30
 800e85e:	2b09      	cmp	r3, #9
 800e860:	d94b      	bls.n	800e8fa <_vfiprintf_r+0x1a2>
 800e862:	b1b0      	cbz	r0, 800e892 <_vfiprintf_r+0x13a>
 800e864:	9207      	str	r2, [sp, #28]
 800e866:	e014      	b.n	800e892 <_vfiprintf_r+0x13a>
 800e868:	eba0 0308 	sub.w	r3, r0, r8
 800e86c:	fa09 f303 	lsl.w	r3, r9, r3
 800e870:	4313      	orrs	r3, r2
 800e872:	9304      	str	r3, [sp, #16]
 800e874:	46a2      	mov	sl, r4
 800e876:	e7d2      	b.n	800e81e <_vfiprintf_r+0xc6>
 800e878:	9b03      	ldr	r3, [sp, #12]
 800e87a:	1d19      	adds	r1, r3, #4
 800e87c:	681b      	ldr	r3, [r3, #0]
 800e87e:	9103      	str	r1, [sp, #12]
 800e880:	2b00      	cmp	r3, #0
 800e882:	bfbb      	ittet	lt
 800e884:	425b      	neglt	r3, r3
 800e886:	f042 0202 	orrlt.w	r2, r2, #2
 800e88a:	9307      	strge	r3, [sp, #28]
 800e88c:	9307      	strlt	r3, [sp, #28]
 800e88e:	bfb8      	it	lt
 800e890:	9204      	strlt	r2, [sp, #16]
 800e892:	7823      	ldrb	r3, [r4, #0]
 800e894:	2b2e      	cmp	r3, #46	@ 0x2e
 800e896:	d10a      	bne.n	800e8ae <_vfiprintf_r+0x156>
 800e898:	7863      	ldrb	r3, [r4, #1]
 800e89a:	2b2a      	cmp	r3, #42	@ 0x2a
 800e89c:	d132      	bne.n	800e904 <_vfiprintf_r+0x1ac>
 800e89e:	9b03      	ldr	r3, [sp, #12]
 800e8a0:	1d1a      	adds	r2, r3, #4
 800e8a2:	681b      	ldr	r3, [r3, #0]
 800e8a4:	9203      	str	r2, [sp, #12]
 800e8a6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e8aa:	3402      	adds	r4, #2
 800e8ac:	9305      	str	r3, [sp, #20]
 800e8ae:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e984 <_vfiprintf_r+0x22c>
 800e8b2:	7821      	ldrb	r1, [r4, #0]
 800e8b4:	2203      	movs	r2, #3
 800e8b6:	4650      	mov	r0, sl
 800e8b8:	f7f1 fc92 	bl	80001e0 <memchr>
 800e8bc:	b138      	cbz	r0, 800e8ce <_vfiprintf_r+0x176>
 800e8be:	9b04      	ldr	r3, [sp, #16]
 800e8c0:	eba0 000a 	sub.w	r0, r0, sl
 800e8c4:	2240      	movs	r2, #64	@ 0x40
 800e8c6:	4082      	lsls	r2, r0
 800e8c8:	4313      	orrs	r3, r2
 800e8ca:	3401      	adds	r4, #1
 800e8cc:	9304      	str	r3, [sp, #16]
 800e8ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e8d2:	4829      	ldr	r0, [pc, #164]	@ (800e978 <_vfiprintf_r+0x220>)
 800e8d4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e8d8:	2206      	movs	r2, #6
 800e8da:	f7f1 fc81 	bl	80001e0 <memchr>
 800e8de:	2800      	cmp	r0, #0
 800e8e0:	d03f      	beq.n	800e962 <_vfiprintf_r+0x20a>
 800e8e2:	4b26      	ldr	r3, [pc, #152]	@ (800e97c <_vfiprintf_r+0x224>)
 800e8e4:	bb1b      	cbnz	r3, 800e92e <_vfiprintf_r+0x1d6>
 800e8e6:	9b03      	ldr	r3, [sp, #12]
 800e8e8:	3307      	adds	r3, #7
 800e8ea:	f023 0307 	bic.w	r3, r3, #7
 800e8ee:	3308      	adds	r3, #8
 800e8f0:	9303      	str	r3, [sp, #12]
 800e8f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e8f4:	443b      	add	r3, r7
 800e8f6:	9309      	str	r3, [sp, #36]	@ 0x24
 800e8f8:	e76a      	b.n	800e7d0 <_vfiprintf_r+0x78>
 800e8fa:	fb0c 3202 	mla	r2, ip, r2, r3
 800e8fe:	460c      	mov	r4, r1
 800e900:	2001      	movs	r0, #1
 800e902:	e7a8      	b.n	800e856 <_vfiprintf_r+0xfe>
 800e904:	2300      	movs	r3, #0
 800e906:	3401      	adds	r4, #1
 800e908:	9305      	str	r3, [sp, #20]
 800e90a:	4619      	mov	r1, r3
 800e90c:	f04f 0c0a 	mov.w	ip, #10
 800e910:	4620      	mov	r0, r4
 800e912:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e916:	3a30      	subs	r2, #48	@ 0x30
 800e918:	2a09      	cmp	r2, #9
 800e91a:	d903      	bls.n	800e924 <_vfiprintf_r+0x1cc>
 800e91c:	2b00      	cmp	r3, #0
 800e91e:	d0c6      	beq.n	800e8ae <_vfiprintf_r+0x156>
 800e920:	9105      	str	r1, [sp, #20]
 800e922:	e7c4      	b.n	800e8ae <_vfiprintf_r+0x156>
 800e924:	fb0c 2101 	mla	r1, ip, r1, r2
 800e928:	4604      	mov	r4, r0
 800e92a:	2301      	movs	r3, #1
 800e92c:	e7f0      	b.n	800e910 <_vfiprintf_r+0x1b8>
 800e92e:	ab03      	add	r3, sp, #12
 800e930:	9300      	str	r3, [sp, #0]
 800e932:	462a      	mov	r2, r5
 800e934:	4b12      	ldr	r3, [pc, #72]	@ (800e980 <_vfiprintf_r+0x228>)
 800e936:	a904      	add	r1, sp, #16
 800e938:	4630      	mov	r0, r6
 800e93a:	f7fc fa2d 	bl	800ad98 <_printf_float>
 800e93e:	4607      	mov	r7, r0
 800e940:	1c78      	adds	r0, r7, #1
 800e942:	d1d6      	bne.n	800e8f2 <_vfiprintf_r+0x19a>
 800e944:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e946:	07d9      	lsls	r1, r3, #31
 800e948:	d405      	bmi.n	800e956 <_vfiprintf_r+0x1fe>
 800e94a:	89ab      	ldrh	r3, [r5, #12]
 800e94c:	059a      	lsls	r2, r3, #22
 800e94e:	d402      	bmi.n	800e956 <_vfiprintf_r+0x1fe>
 800e950:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e952:	f7fd fac5 	bl	800bee0 <__retarget_lock_release_recursive>
 800e956:	89ab      	ldrh	r3, [r5, #12]
 800e958:	065b      	lsls	r3, r3, #25
 800e95a:	f53f af1f 	bmi.w	800e79c <_vfiprintf_r+0x44>
 800e95e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e960:	e71e      	b.n	800e7a0 <_vfiprintf_r+0x48>
 800e962:	ab03      	add	r3, sp, #12
 800e964:	9300      	str	r3, [sp, #0]
 800e966:	462a      	mov	r2, r5
 800e968:	4b05      	ldr	r3, [pc, #20]	@ (800e980 <_vfiprintf_r+0x228>)
 800e96a:	a904      	add	r1, sp, #16
 800e96c:	4630      	mov	r0, r6
 800e96e:	f7fc fcab 	bl	800b2c8 <_printf_i>
 800e972:	e7e4      	b.n	800e93e <_vfiprintf_r+0x1e6>
 800e974:	08010d1d 	.word	0x08010d1d
 800e978:	08010d27 	.word	0x08010d27
 800e97c:	0800ad99 	.word	0x0800ad99
 800e980:	0800e733 	.word	0x0800e733
 800e984:	08010d23 	.word	0x08010d23

0800e988 <__sflush_r>:
 800e988:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e98c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e990:	0716      	lsls	r6, r2, #28
 800e992:	4605      	mov	r5, r0
 800e994:	460c      	mov	r4, r1
 800e996:	d454      	bmi.n	800ea42 <__sflush_r+0xba>
 800e998:	684b      	ldr	r3, [r1, #4]
 800e99a:	2b00      	cmp	r3, #0
 800e99c:	dc02      	bgt.n	800e9a4 <__sflush_r+0x1c>
 800e99e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e9a0:	2b00      	cmp	r3, #0
 800e9a2:	dd48      	ble.n	800ea36 <__sflush_r+0xae>
 800e9a4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e9a6:	2e00      	cmp	r6, #0
 800e9a8:	d045      	beq.n	800ea36 <__sflush_r+0xae>
 800e9aa:	2300      	movs	r3, #0
 800e9ac:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e9b0:	682f      	ldr	r7, [r5, #0]
 800e9b2:	6a21      	ldr	r1, [r4, #32]
 800e9b4:	602b      	str	r3, [r5, #0]
 800e9b6:	d030      	beq.n	800ea1a <__sflush_r+0x92>
 800e9b8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e9ba:	89a3      	ldrh	r3, [r4, #12]
 800e9bc:	0759      	lsls	r1, r3, #29
 800e9be:	d505      	bpl.n	800e9cc <__sflush_r+0x44>
 800e9c0:	6863      	ldr	r3, [r4, #4]
 800e9c2:	1ad2      	subs	r2, r2, r3
 800e9c4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e9c6:	b10b      	cbz	r3, 800e9cc <__sflush_r+0x44>
 800e9c8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e9ca:	1ad2      	subs	r2, r2, r3
 800e9cc:	2300      	movs	r3, #0
 800e9ce:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e9d0:	6a21      	ldr	r1, [r4, #32]
 800e9d2:	4628      	mov	r0, r5
 800e9d4:	47b0      	blx	r6
 800e9d6:	1c43      	adds	r3, r0, #1
 800e9d8:	89a3      	ldrh	r3, [r4, #12]
 800e9da:	d106      	bne.n	800e9ea <__sflush_r+0x62>
 800e9dc:	6829      	ldr	r1, [r5, #0]
 800e9de:	291d      	cmp	r1, #29
 800e9e0:	d82b      	bhi.n	800ea3a <__sflush_r+0xb2>
 800e9e2:	4a2a      	ldr	r2, [pc, #168]	@ (800ea8c <__sflush_r+0x104>)
 800e9e4:	40ca      	lsrs	r2, r1
 800e9e6:	07d6      	lsls	r6, r2, #31
 800e9e8:	d527      	bpl.n	800ea3a <__sflush_r+0xb2>
 800e9ea:	2200      	movs	r2, #0
 800e9ec:	6062      	str	r2, [r4, #4]
 800e9ee:	04d9      	lsls	r1, r3, #19
 800e9f0:	6922      	ldr	r2, [r4, #16]
 800e9f2:	6022      	str	r2, [r4, #0]
 800e9f4:	d504      	bpl.n	800ea00 <__sflush_r+0x78>
 800e9f6:	1c42      	adds	r2, r0, #1
 800e9f8:	d101      	bne.n	800e9fe <__sflush_r+0x76>
 800e9fa:	682b      	ldr	r3, [r5, #0]
 800e9fc:	b903      	cbnz	r3, 800ea00 <__sflush_r+0x78>
 800e9fe:	6560      	str	r0, [r4, #84]	@ 0x54
 800ea00:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ea02:	602f      	str	r7, [r5, #0]
 800ea04:	b1b9      	cbz	r1, 800ea36 <__sflush_r+0xae>
 800ea06:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ea0a:	4299      	cmp	r1, r3
 800ea0c:	d002      	beq.n	800ea14 <__sflush_r+0x8c>
 800ea0e:	4628      	mov	r0, r5
 800ea10:	f7fe f8f2 	bl	800cbf8 <_free_r>
 800ea14:	2300      	movs	r3, #0
 800ea16:	6363      	str	r3, [r4, #52]	@ 0x34
 800ea18:	e00d      	b.n	800ea36 <__sflush_r+0xae>
 800ea1a:	2301      	movs	r3, #1
 800ea1c:	4628      	mov	r0, r5
 800ea1e:	47b0      	blx	r6
 800ea20:	4602      	mov	r2, r0
 800ea22:	1c50      	adds	r0, r2, #1
 800ea24:	d1c9      	bne.n	800e9ba <__sflush_r+0x32>
 800ea26:	682b      	ldr	r3, [r5, #0]
 800ea28:	2b00      	cmp	r3, #0
 800ea2a:	d0c6      	beq.n	800e9ba <__sflush_r+0x32>
 800ea2c:	2b1d      	cmp	r3, #29
 800ea2e:	d001      	beq.n	800ea34 <__sflush_r+0xac>
 800ea30:	2b16      	cmp	r3, #22
 800ea32:	d11e      	bne.n	800ea72 <__sflush_r+0xea>
 800ea34:	602f      	str	r7, [r5, #0]
 800ea36:	2000      	movs	r0, #0
 800ea38:	e022      	b.n	800ea80 <__sflush_r+0xf8>
 800ea3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ea3e:	b21b      	sxth	r3, r3
 800ea40:	e01b      	b.n	800ea7a <__sflush_r+0xf2>
 800ea42:	690f      	ldr	r7, [r1, #16]
 800ea44:	2f00      	cmp	r7, #0
 800ea46:	d0f6      	beq.n	800ea36 <__sflush_r+0xae>
 800ea48:	0793      	lsls	r3, r2, #30
 800ea4a:	680e      	ldr	r6, [r1, #0]
 800ea4c:	bf08      	it	eq
 800ea4e:	694b      	ldreq	r3, [r1, #20]
 800ea50:	600f      	str	r7, [r1, #0]
 800ea52:	bf18      	it	ne
 800ea54:	2300      	movne	r3, #0
 800ea56:	eba6 0807 	sub.w	r8, r6, r7
 800ea5a:	608b      	str	r3, [r1, #8]
 800ea5c:	f1b8 0f00 	cmp.w	r8, #0
 800ea60:	dde9      	ble.n	800ea36 <__sflush_r+0xae>
 800ea62:	6a21      	ldr	r1, [r4, #32]
 800ea64:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ea66:	4643      	mov	r3, r8
 800ea68:	463a      	mov	r2, r7
 800ea6a:	4628      	mov	r0, r5
 800ea6c:	47b0      	blx	r6
 800ea6e:	2800      	cmp	r0, #0
 800ea70:	dc08      	bgt.n	800ea84 <__sflush_r+0xfc>
 800ea72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ea76:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ea7a:	81a3      	strh	r3, [r4, #12]
 800ea7c:	f04f 30ff 	mov.w	r0, #4294967295
 800ea80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ea84:	4407      	add	r7, r0
 800ea86:	eba8 0800 	sub.w	r8, r8, r0
 800ea8a:	e7e7      	b.n	800ea5c <__sflush_r+0xd4>
 800ea8c:	20400001 	.word	0x20400001

0800ea90 <_fflush_r>:
 800ea90:	b538      	push	{r3, r4, r5, lr}
 800ea92:	690b      	ldr	r3, [r1, #16]
 800ea94:	4605      	mov	r5, r0
 800ea96:	460c      	mov	r4, r1
 800ea98:	b913      	cbnz	r3, 800eaa0 <_fflush_r+0x10>
 800ea9a:	2500      	movs	r5, #0
 800ea9c:	4628      	mov	r0, r5
 800ea9e:	bd38      	pop	{r3, r4, r5, pc}
 800eaa0:	b118      	cbz	r0, 800eaaa <_fflush_r+0x1a>
 800eaa2:	6a03      	ldr	r3, [r0, #32]
 800eaa4:	b90b      	cbnz	r3, 800eaaa <_fflush_r+0x1a>
 800eaa6:	f7fc ffc7 	bl	800ba38 <__sinit>
 800eaaa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eaae:	2b00      	cmp	r3, #0
 800eab0:	d0f3      	beq.n	800ea9a <_fflush_r+0xa>
 800eab2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800eab4:	07d0      	lsls	r0, r2, #31
 800eab6:	d404      	bmi.n	800eac2 <_fflush_r+0x32>
 800eab8:	0599      	lsls	r1, r3, #22
 800eaba:	d402      	bmi.n	800eac2 <_fflush_r+0x32>
 800eabc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800eabe:	f7fd fa0e 	bl	800bede <__retarget_lock_acquire_recursive>
 800eac2:	4628      	mov	r0, r5
 800eac4:	4621      	mov	r1, r4
 800eac6:	f7ff ff5f 	bl	800e988 <__sflush_r>
 800eaca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800eacc:	07da      	lsls	r2, r3, #31
 800eace:	4605      	mov	r5, r0
 800ead0:	d4e4      	bmi.n	800ea9c <_fflush_r+0xc>
 800ead2:	89a3      	ldrh	r3, [r4, #12]
 800ead4:	059b      	lsls	r3, r3, #22
 800ead6:	d4e1      	bmi.n	800ea9c <_fflush_r+0xc>
 800ead8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800eada:	f7fd fa01 	bl	800bee0 <__retarget_lock_release_recursive>
 800eade:	e7dd      	b.n	800ea9c <_fflush_r+0xc>

0800eae0 <fiprintf>:
 800eae0:	b40e      	push	{r1, r2, r3}
 800eae2:	b503      	push	{r0, r1, lr}
 800eae4:	4601      	mov	r1, r0
 800eae6:	ab03      	add	r3, sp, #12
 800eae8:	4805      	ldr	r0, [pc, #20]	@ (800eb00 <fiprintf+0x20>)
 800eaea:	f853 2b04 	ldr.w	r2, [r3], #4
 800eaee:	6800      	ldr	r0, [r0, #0]
 800eaf0:	9301      	str	r3, [sp, #4]
 800eaf2:	f7ff fe31 	bl	800e758 <_vfiprintf_r>
 800eaf6:	b002      	add	sp, #8
 800eaf8:	f85d eb04 	ldr.w	lr, [sp], #4
 800eafc:	b003      	add	sp, #12
 800eafe:	4770      	bx	lr
 800eb00:	2000d138 	.word	0x2000d138

0800eb04 <__swhatbuf_r>:
 800eb04:	b570      	push	{r4, r5, r6, lr}
 800eb06:	460c      	mov	r4, r1
 800eb08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb0c:	2900      	cmp	r1, #0
 800eb0e:	b096      	sub	sp, #88	@ 0x58
 800eb10:	4615      	mov	r5, r2
 800eb12:	461e      	mov	r6, r3
 800eb14:	da0d      	bge.n	800eb32 <__swhatbuf_r+0x2e>
 800eb16:	89a3      	ldrh	r3, [r4, #12]
 800eb18:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800eb1c:	f04f 0100 	mov.w	r1, #0
 800eb20:	bf14      	ite	ne
 800eb22:	2340      	movne	r3, #64	@ 0x40
 800eb24:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800eb28:	2000      	movs	r0, #0
 800eb2a:	6031      	str	r1, [r6, #0]
 800eb2c:	602b      	str	r3, [r5, #0]
 800eb2e:	b016      	add	sp, #88	@ 0x58
 800eb30:	bd70      	pop	{r4, r5, r6, pc}
 800eb32:	466a      	mov	r2, sp
 800eb34:	f000 f874 	bl	800ec20 <_fstat_r>
 800eb38:	2800      	cmp	r0, #0
 800eb3a:	dbec      	blt.n	800eb16 <__swhatbuf_r+0x12>
 800eb3c:	9901      	ldr	r1, [sp, #4]
 800eb3e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800eb42:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800eb46:	4259      	negs	r1, r3
 800eb48:	4159      	adcs	r1, r3
 800eb4a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800eb4e:	e7eb      	b.n	800eb28 <__swhatbuf_r+0x24>

0800eb50 <__smakebuf_r>:
 800eb50:	898b      	ldrh	r3, [r1, #12]
 800eb52:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800eb54:	079d      	lsls	r5, r3, #30
 800eb56:	4606      	mov	r6, r0
 800eb58:	460c      	mov	r4, r1
 800eb5a:	d507      	bpl.n	800eb6c <__smakebuf_r+0x1c>
 800eb5c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800eb60:	6023      	str	r3, [r4, #0]
 800eb62:	6123      	str	r3, [r4, #16]
 800eb64:	2301      	movs	r3, #1
 800eb66:	6163      	str	r3, [r4, #20]
 800eb68:	b003      	add	sp, #12
 800eb6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eb6c:	ab01      	add	r3, sp, #4
 800eb6e:	466a      	mov	r2, sp
 800eb70:	f7ff ffc8 	bl	800eb04 <__swhatbuf_r>
 800eb74:	9f00      	ldr	r7, [sp, #0]
 800eb76:	4605      	mov	r5, r0
 800eb78:	4639      	mov	r1, r7
 800eb7a:	4630      	mov	r0, r6
 800eb7c:	f7fe f8b0 	bl	800cce0 <_malloc_r>
 800eb80:	b948      	cbnz	r0, 800eb96 <__smakebuf_r+0x46>
 800eb82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eb86:	059a      	lsls	r2, r3, #22
 800eb88:	d4ee      	bmi.n	800eb68 <__smakebuf_r+0x18>
 800eb8a:	f023 0303 	bic.w	r3, r3, #3
 800eb8e:	f043 0302 	orr.w	r3, r3, #2
 800eb92:	81a3      	strh	r3, [r4, #12]
 800eb94:	e7e2      	b.n	800eb5c <__smakebuf_r+0xc>
 800eb96:	89a3      	ldrh	r3, [r4, #12]
 800eb98:	6020      	str	r0, [r4, #0]
 800eb9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eb9e:	81a3      	strh	r3, [r4, #12]
 800eba0:	9b01      	ldr	r3, [sp, #4]
 800eba2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800eba6:	b15b      	cbz	r3, 800ebc0 <__smakebuf_r+0x70>
 800eba8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ebac:	4630      	mov	r0, r6
 800ebae:	f000 f849 	bl	800ec44 <_isatty_r>
 800ebb2:	b128      	cbz	r0, 800ebc0 <__smakebuf_r+0x70>
 800ebb4:	89a3      	ldrh	r3, [r4, #12]
 800ebb6:	f023 0303 	bic.w	r3, r3, #3
 800ebba:	f043 0301 	orr.w	r3, r3, #1
 800ebbe:	81a3      	strh	r3, [r4, #12]
 800ebc0:	89a3      	ldrh	r3, [r4, #12]
 800ebc2:	431d      	orrs	r5, r3
 800ebc4:	81a5      	strh	r5, [r4, #12]
 800ebc6:	e7cf      	b.n	800eb68 <__smakebuf_r+0x18>

0800ebc8 <memmove>:
 800ebc8:	4288      	cmp	r0, r1
 800ebca:	b510      	push	{r4, lr}
 800ebcc:	eb01 0402 	add.w	r4, r1, r2
 800ebd0:	d902      	bls.n	800ebd8 <memmove+0x10>
 800ebd2:	4284      	cmp	r4, r0
 800ebd4:	4623      	mov	r3, r4
 800ebd6:	d807      	bhi.n	800ebe8 <memmove+0x20>
 800ebd8:	1e43      	subs	r3, r0, #1
 800ebda:	42a1      	cmp	r1, r4
 800ebdc:	d008      	beq.n	800ebf0 <memmove+0x28>
 800ebde:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ebe2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ebe6:	e7f8      	b.n	800ebda <memmove+0x12>
 800ebe8:	4402      	add	r2, r0
 800ebea:	4601      	mov	r1, r0
 800ebec:	428a      	cmp	r2, r1
 800ebee:	d100      	bne.n	800ebf2 <memmove+0x2a>
 800ebf0:	bd10      	pop	{r4, pc}
 800ebf2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ebf6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ebfa:	e7f7      	b.n	800ebec <memmove+0x24>

0800ebfc <strncmp>:
 800ebfc:	b510      	push	{r4, lr}
 800ebfe:	b16a      	cbz	r2, 800ec1c <strncmp+0x20>
 800ec00:	3901      	subs	r1, #1
 800ec02:	1884      	adds	r4, r0, r2
 800ec04:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ec08:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800ec0c:	429a      	cmp	r2, r3
 800ec0e:	d103      	bne.n	800ec18 <strncmp+0x1c>
 800ec10:	42a0      	cmp	r0, r4
 800ec12:	d001      	beq.n	800ec18 <strncmp+0x1c>
 800ec14:	2a00      	cmp	r2, #0
 800ec16:	d1f5      	bne.n	800ec04 <strncmp+0x8>
 800ec18:	1ad0      	subs	r0, r2, r3
 800ec1a:	bd10      	pop	{r4, pc}
 800ec1c:	4610      	mov	r0, r2
 800ec1e:	e7fc      	b.n	800ec1a <strncmp+0x1e>

0800ec20 <_fstat_r>:
 800ec20:	b538      	push	{r3, r4, r5, lr}
 800ec22:	4d07      	ldr	r5, [pc, #28]	@ (800ec40 <_fstat_r+0x20>)
 800ec24:	2300      	movs	r3, #0
 800ec26:	4604      	mov	r4, r0
 800ec28:	4608      	mov	r0, r1
 800ec2a:	4611      	mov	r1, r2
 800ec2c:	602b      	str	r3, [r5, #0]
 800ec2e:	f7f2 fa25 	bl	800107c <_fstat>
 800ec32:	1c43      	adds	r3, r0, #1
 800ec34:	d102      	bne.n	800ec3c <_fstat_r+0x1c>
 800ec36:	682b      	ldr	r3, [r5, #0]
 800ec38:	b103      	cbz	r3, 800ec3c <_fstat_r+0x1c>
 800ec3a:	6023      	str	r3, [r4, #0]
 800ec3c:	bd38      	pop	{r3, r4, r5, pc}
 800ec3e:	bf00      	nop
 800ec40:	2001393c 	.word	0x2001393c

0800ec44 <_isatty_r>:
 800ec44:	b538      	push	{r3, r4, r5, lr}
 800ec46:	4d06      	ldr	r5, [pc, #24]	@ (800ec60 <_isatty_r+0x1c>)
 800ec48:	2300      	movs	r3, #0
 800ec4a:	4604      	mov	r4, r0
 800ec4c:	4608      	mov	r0, r1
 800ec4e:	602b      	str	r3, [r5, #0]
 800ec50:	f7f2 fa24 	bl	800109c <_isatty>
 800ec54:	1c43      	adds	r3, r0, #1
 800ec56:	d102      	bne.n	800ec5e <_isatty_r+0x1a>
 800ec58:	682b      	ldr	r3, [r5, #0]
 800ec5a:	b103      	cbz	r3, 800ec5e <_isatty_r+0x1a>
 800ec5c:	6023      	str	r3, [r4, #0]
 800ec5e:	bd38      	pop	{r3, r4, r5, pc}
 800ec60:	2001393c 	.word	0x2001393c

0800ec64 <_sbrk_r>:
 800ec64:	b538      	push	{r3, r4, r5, lr}
 800ec66:	4d06      	ldr	r5, [pc, #24]	@ (800ec80 <_sbrk_r+0x1c>)
 800ec68:	2300      	movs	r3, #0
 800ec6a:	4604      	mov	r4, r0
 800ec6c:	4608      	mov	r0, r1
 800ec6e:	602b      	str	r3, [r5, #0]
 800ec70:	f7f5 ff86 	bl	8004b80 <_sbrk>
 800ec74:	1c43      	adds	r3, r0, #1
 800ec76:	d102      	bne.n	800ec7e <_sbrk_r+0x1a>
 800ec78:	682b      	ldr	r3, [r5, #0]
 800ec7a:	b103      	cbz	r3, 800ec7e <_sbrk_r+0x1a>
 800ec7c:	6023      	str	r3, [r4, #0]
 800ec7e:	bd38      	pop	{r3, r4, r5, pc}
 800ec80:	2001393c 	.word	0x2001393c
 800ec84:	00000000 	.word	0x00000000

0800ec88 <nan>:
 800ec88:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ec90 <nan+0x8>
 800ec8c:	4770      	bx	lr
 800ec8e:	bf00      	nop
 800ec90:	00000000 	.word	0x00000000
 800ec94:	7ff80000 	.word	0x7ff80000

0800ec98 <abort>:
 800ec98:	b508      	push	{r3, lr}
 800ec9a:	2006      	movs	r0, #6
 800ec9c:	f000 fbc4 	bl	800f428 <raise>
 800eca0:	2001      	movs	r0, #1
 800eca2:	f7f2 fa39 	bl	8001118 <_exit>

0800eca6 <_calloc_r>:
 800eca6:	b570      	push	{r4, r5, r6, lr}
 800eca8:	fba1 5402 	umull	r5, r4, r1, r2
 800ecac:	b934      	cbnz	r4, 800ecbc <_calloc_r+0x16>
 800ecae:	4629      	mov	r1, r5
 800ecb0:	f7fe f816 	bl	800cce0 <_malloc_r>
 800ecb4:	4606      	mov	r6, r0
 800ecb6:	b928      	cbnz	r0, 800ecc4 <_calloc_r+0x1e>
 800ecb8:	4630      	mov	r0, r6
 800ecba:	bd70      	pop	{r4, r5, r6, pc}
 800ecbc:	220c      	movs	r2, #12
 800ecbe:	6002      	str	r2, [r0, #0]
 800ecc0:	2600      	movs	r6, #0
 800ecc2:	e7f9      	b.n	800ecb8 <_calloc_r+0x12>
 800ecc4:	462a      	mov	r2, r5
 800ecc6:	4621      	mov	r1, r4
 800ecc8:	f7fd f88c 	bl	800bde4 <memset>
 800eccc:	e7f4      	b.n	800ecb8 <_calloc_r+0x12>

0800ecce <rshift>:
 800ecce:	6903      	ldr	r3, [r0, #16]
 800ecd0:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ecd4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ecd8:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ecdc:	f100 0414 	add.w	r4, r0, #20
 800ece0:	dd45      	ble.n	800ed6e <rshift+0xa0>
 800ece2:	f011 011f 	ands.w	r1, r1, #31
 800ece6:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ecea:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ecee:	d10c      	bne.n	800ed0a <rshift+0x3c>
 800ecf0:	f100 0710 	add.w	r7, r0, #16
 800ecf4:	4629      	mov	r1, r5
 800ecf6:	42b1      	cmp	r1, r6
 800ecf8:	d334      	bcc.n	800ed64 <rshift+0x96>
 800ecfa:	1a9b      	subs	r3, r3, r2
 800ecfc:	009b      	lsls	r3, r3, #2
 800ecfe:	1eea      	subs	r2, r5, #3
 800ed00:	4296      	cmp	r6, r2
 800ed02:	bf38      	it	cc
 800ed04:	2300      	movcc	r3, #0
 800ed06:	4423      	add	r3, r4
 800ed08:	e015      	b.n	800ed36 <rshift+0x68>
 800ed0a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ed0e:	f1c1 0820 	rsb	r8, r1, #32
 800ed12:	40cf      	lsrs	r7, r1
 800ed14:	f105 0e04 	add.w	lr, r5, #4
 800ed18:	46a1      	mov	r9, r4
 800ed1a:	4576      	cmp	r6, lr
 800ed1c:	46f4      	mov	ip, lr
 800ed1e:	d815      	bhi.n	800ed4c <rshift+0x7e>
 800ed20:	1a9a      	subs	r2, r3, r2
 800ed22:	0092      	lsls	r2, r2, #2
 800ed24:	3a04      	subs	r2, #4
 800ed26:	3501      	adds	r5, #1
 800ed28:	42ae      	cmp	r6, r5
 800ed2a:	bf38      	it	cc
 800ed2c:	2200      	movcc	r2, #0
 800ed2e:	18a3      	adds	r3, r4, r2
 800ed30:	50a7      	str	r7, [r4, r2]
 800ed32:	b107      	cbz	r7, 800ed36 <rshift+0x68>
 800ed34:	3304      	adds	r3, #4
 800ed36:	1b1a      	subs	r2, r3, r4
 800ed38:	42a3      	cmp	r3, r4
 800ed3a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ed3e:	bf08      	it	eq
 800ed40:	2300      	moveq	r3, #0
 800ed42:	6102      	str	r2, [r0, #16]
 800ed44:	bf08      	it	eq
 800ed46:	6143      	streq	r3, [r0, #20]
 800ed48:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ed4c:	f8dc c000 	ldr.w	ip, [ip]
 800ed50:	fa0c fc08 	lsl.w	ip, ip, r8
 800ed54:	ea4c 0707 	orr.w	r7, ip, r7
 800ed58:	f849 7b04 	str.w	r7, [r9], #4
 800ed5c:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ed60:	40cf      	lsrs	r7, r1
 800ed62:	e7da      	b.n	800ed1a <rshift+0x4c>
 800ed64:	f851 cb04 	ldr.w	ip, [r1], #4
 800ed68:	f847 cf04 	str.w	ip, [r7, #4]!
 800ed6c:	e7c3      	b.n	800ecf6 <rshift+0x28>
 800ed6e:	4623      	mov	r3, r4
 800ed70:	e7e1      	b.n	800ed36 <rshift+0x68>

0800ed72 <__hexdig_fun>:
 800ed72:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800ed76:	2b09      	cmp	r3, #9
 800ed78:	d802      	bhi.n	800ed80 <__hexdig_fun+0xe>
 800ed7a:	3820      	subs	r0, #32
 800ed7c:	b2c0      	uxtb	r0, r0
 800ed7e:	4770      	bx	lr
 800ed80:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800ed84:	2b05      	cmp	r3, #5
 800ed86:	d801      	bhi.n	800ed8c <__hexdig_fun+0x1a>
 800ed88:	3847      	subs	r0, #71	@ 0x47
 800ed8a:	e7f7      	b.n	800ed7c <__hexdig_fun+0xa>
 800ed8c:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800ed90:	2b05      	cmp	r3, #5
 800ed92:	d801      	bhi.n	800ed98 <__hexdig_fun+0x26>
 800ed94:	3827      	subs	r0, #39	@ 0x27
 800ed96:	e7f1      	b.n	800ed7c <__hexdig_fun+0xa>
 800ed98:	2000      	movs	r0, #0
 800ed9a:	4770      	bx	lr

0800ed9c <__gethex>:
 800ed9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eda0:	b085      	sub	sp, #20
 800eda2:	468a      	mov	sl, r1
 800eda4:	9302      	str	r3, [sp, #8]
 800eda6:	680b      	ldr	r3, [r1, #0]
 800eda8:	9001      	str	r0, [sp, #4]
 800edaa:	4690      	mov	r8, r2
 800edac:	1c9c      	adds	r4, r3, #2
 800edae:	46a1      	mov	r9, r4
 800edb0:	f814 0b01 	ldrb.w	r0, [r4], #1
 800edb4:	2830      	cmp	r0, #48	@ 0x30
 800edb6:	d0fa      	beq.n	800edae <__gethex+0x12>
 800edb8:	eba9 0303 	sub.w	r3, r9, r3
 800edbc:	f1a3 0b02 	sub.w	fp, r3, #2
 800edc0:	f7ff ffd7 	bl	800ed72 <__hexdig_fun>
 800edc4:	4605      	mov	r5, r0
 800edc6:	2800      	cmp	r0, #0
 800edc8:	d168      	bne.n	800ee9c <__gethex+0x100>
 800edca:	49a0      	ldr	r1, [pc, #640]	@ (800f04c <__gethex+0x2b0>)
 800edcc:	2201      	movs	r2, #1
 800edce:	4648      	mov	r0, r9
 800edd0:	f7ff ff14 	bl	800ebfc <strncmp>
 800edd4:	4607      	mov	r7, r0
 800edd6:	2800      	cmp	r0, #0
 800edd8:	d167      	bne.n	800eeaa <__gethex+0x10e>
 800edda:	f899 0001 	ldrb.w	r0, [r9, #1]
 800edde:	4626      	mov	r6, r4
 800ede0:	f7ff ffc7 	bl	800ed72 <__hexdig_fun>
 800ede4:	2800      	cmp	r0, #0
 800ede6:	d062      	beq.n	800eeae <__gethex+0x112>
 800ede8:	4623      	mov	r3, r4
 800edea:	7818      	ldrb	r0, [r3, #0]
 800edec:	2830      	cmp	r0, #48	@ 0x30
 800edee:	4699      	mov	r9, r3
 800edf0:	f103 0301 	add.w	r3, r3, #1
 800edf4:	d0f9      	beq.n	800edea <__gethex+0x4e>
 800edf6:	f7ff ffbc 	bl	800ed72 <__hexdig_fun>
 800edfa:	fab0 f580 	clz	r5, r0
 800edfe:	096d      	lsrs	r5, r5, #5
 800ee00:	f04f 0b01 	mov.w	fp, #1
 800ee04:	464a      	mov	r2, r9
 800ee06:	4616      	mov	r6, r2
 800ee08:	3201      	adds	r2, #1
 800ee0a:	7830      	ldrb	r0, [r6, #0]
 800ee0c:	f7ff ffb1 	bl	800ed72 <__hexdig_fun>
 800ee10:	2800      	cmp	r0, #0
 800ee12:	d1f8      	bne.n	800ee06 <__gethex+0x6a>
 800ee14:	498d      	ldr	r1, [pc, #564]	@ (800f04c <__gethex+0x2b0>)
 800ee16:	2201      	movs	r2, #1
 800ee18:	4630      	mov	r0, r6
 800ee1a:	f7ff feef 	bl	800ebfc <strncmp>
 800ee1e:	2800      	cmp	r0, #0
 800ee20:	d13f      	bne.n	800eea2 <__gethex+0x106>
 800ee22:	b944      	cbnz	r4, 800ee36 <__gethex+0x9a>
 800ee24:	1c74      	adds	r4, r6, #1
 800ee26:	4622      	mov	r2, r4
 800ee28:	4616      	mov	r6, r2
 800ee2a:	3201      	adds	r2, #1
 800ee2c:	7830      	ldrb	r0, [r6, #0]
 800ee2e:	f7ff ffa0 	bl	800ed72 <__hexdig_fun>
 800ee32:	2800      	cmp	r0, #0
 800ee34:	d1f8      	bne.n	800ee28 <__gethex+0x8c>
 800ee36:	1ba4      	subs	r4, r4, r6
 800ee38:	00a7      	lsls	r7, r4, #2
 800ee3a:	7833      	ldrb	r3, [r6, #0]
 800ee3c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800ee40:	2b50      	cmp	r3, #80	@ 0x50
 800ee42:	d13e      	bne.n	800eec2 <__gethex+0x126>
 800ee44:	7873      	ldrb	r3, [r6, #1]
 800ee46:	2b2b      	cmp	r3, #43	@ 0x2b
 800ee48:	d033      	beq.n	800eeb2 <__gethex+0x116>
 800ee4a:	2b2d      	cmp	r3, #45	@ 0x2d
 800ee4c:	d034      	beq.n	800eeb8 <__gethex+0x11c>
 800ee4e:	1c71      	adds	r1, r6, #1
 800ee50:	2400      	movs	r4, #0
 800ee52:	7808      	ldrb	r0, [r1, #0]
 800ee54:	f7ff ff8d 	bl	800ed72 <__hexdig_fun>
 800ee58:	1e43      	subs	r3, r0, #1
 800ee5a:	b2db      	uxtb	r3, r3
 800ee5c:	2b18      	cmp	r3, #24
 800ee5e:	d830      	bhi.n	800eec2 <__gethex+0x126>
 800ee60:	f1a0 0210 	sub.w	r2, r0, #16
 800ee64:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ee68:	f7ff ff83 	bl	800ed72 <__hexdig_fun>
 800ee6c:	f100 3cff 	add.w	ip, r0, #4294967295
 800ee70:	fa5f fc8c 	uxtb.w	ip, ip
 800ee74:	f1bc 0f18 	cmp.w	ip, #24
 800ee78:	f04f 030a 	mov.w	r3, #10
 800ee7c:	d91e      	bls.n	800eebc <__gethex+0x120>
 800ee7e:	b104      	cbz	r4, 800ee82 <__gethex+0xe6>
 800ee80:	4252      	negs	r2, r2
 800ee82:	4417      	add	r7, r2
 800ee84:	f8ca 1000 	str.w	r1, [sl]
 800ee88:	b1ed      	cbz	r5, 800eec6 <__gethex+0x12a>
 800ee8a:	f1bb 0f00 	cmp.w	fp, #0
 800ee8e:	bf0c      	ite	eq
 800ee90:	2506      	moveq	r5, #6
 800ee92:	2500      	movne	r5, #0
 800ee94:	4628      	mov	r0, r5
 800ee96:	b005      	add	sp, #20
 800ee98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee9c:	2500      	movs	r5, #0
 800ee9e:	462c      	mov	r4, r5
 800eea0:	e7b0      	b.n	800ee04 <__gethex+0x68>
 800eea2:	2c00      	cmp	r4, #0
 800eea4:	d1c7      	bne.n	800ee36 <__gethex+0x9a>
 800eea6:	4627      	mov	r7, r4
 800eea8:	e7c7      	b.n	800ee3a <__gethex+0x9e>
 800eeaa:	464e      	mov	r6, r9
 800eeac:	462f      	mov	r7, r5
 800eeae:	2501      	movs	r5, #1
 800eeb0:	e7c3      	b.n	800ee3a <__gethex+0x9e>
 800eeb2:	2400      	movs	r4, #0
 800eeb4:	1cb1      	adds	r1, r6, #2
 800eeb6:	e7cc      	b.n	800ee52 <__gethex+0xb6>
 800eeb8:	2401      	movs	r4, #1
 800eeba:	e7fb      	b.n	800eeb4 <__gethex+0x118>
 800eebc:	fb03 0002 	mla	r0, r3, r2, r0
 800eec0:	e7ce      	b.n	800ee60 <__gethex+0xc4>
 800eec2:	4631      	mov	r1, r6
 800eec4:	e7de      	b.n	800ee84 <__gethex+0xe8>
 800eec6:	eba6 0309 	sub.w	r3, r6, r9
 800eeca:	3b01      	subs	r3, #1
 800eecc:	4629      	mov	r1, r5
 800eece:	2b07      	cmp	r3, #7
 800eed0:	dc0a      	bgt.n	800eee8 <__gethex+0x14c>
 800eed2:	9801      	ldr	r0, [sp, #4]
 800eed4:	f7fd ff90 	bl	800cdf8 <_Balloc>
 800eed8:	4604      	mov	r4, r0
 800eeda:	b940      	cbnz	r0, 800eeee <__gethex+0x152>
 800eedc:	4b5c      	ldr	r3, [pc, #368]	@ (800f050 <__gethex+0x2b4>)
 800eede:	4602      	mov	r2, r0
 800eee0:	21e4      	movs	r1, #228	@ 0xe4
 800eee2:	485c      	ldr	r0, [pc, #368]	@ (800f054 <__gethex+0x2b8>)
 800eee4:	f7fd f812 	bl	800bf0c <__assert_func>
 800eee8:	3101      	adds	r1, #1
 800eeea:	105b      	asrs	r3, r3, #1
 800eeec:	e7ef      	b.n	800eece <__gethex+0x132>
 800eeee:	f100 0a14 	add.w	sl, r0, #20
 800eef2:	2300      	movs	r3, #0
 800eef4:	4655      	mov	r5, sl
 800eef6:	469b      	mov	fp, r3
 800eef8:	45b1      	cmp	r9, r6
 800eefa:	d337      	bcc.n	800ef6c <__gethex+0x1d0>
 800eefc:	f845 bb04 	str.w	fp, [r5], #4
 800ef00:	eba5 050a 	sub.w	r5, r5, sl
 800ef04:	10ad      	asrs	r5, r5, #2
 800ef06:	6125      	str	r5, [r4, #16]
 800ef08:	4658      	mov	r0, fp
 800ef0a:	f7fe f867 	bl	800cfdc <__hi0bits>
 800ef0e:	016d      	lsls	r5, r5, #5
 800ef10:	f8d8 6000 	ldr.w	r6, [r8]
 800ef14:	1a2d      	subs	r5, r5, r0
 800ef16:	42b5      	cmp	r5, r6
 800ef18:	dd54      	ble.n	800efc4 <__gethex+0x228>
 800ef1a:	1bad      	subs	r5, r5, r6
 800ef1c:	4629      	mov	r1, r5
 800ef1e:	4620      	mov	r0, r4
 800ef20:	f7fe fbf3 	bl	800d70a <__any_on>
 800ef24:	4681      	mov	r9, r0
 800ef26:	b178      	cbz	r0, 800ef48 <__gethex+0x1ac>
 800ef28:	1e6b      	subs	r3, r5, #1
 800ef2a:	1159      	asrs	r1, r3, #5
 800ef2c:	f003 021f 	and.w	r2, r3, #31
 800ef30:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800ef34:	f04f 0901 	mov.w	r9, #1
 800ef38:	fa09 f202 	lsl.w	r2, r9, r2
 800ef3c:	420a      	tst	r2, r1
 800ef3e:	d003      	beq.n	800ef48 <__gethex+0x1ac>
 800ef40:	454b      	cmp	r3, r9
 800ef42:	dc36      	bgt.n	800efb2 <__gethex+0x216>
 800ef44:	f04f 0902 	mov.w	r9, #2
 800ef48:	4629      	mov	r1, r5
 800ef4a:	4620      	mov	r0, r4
 800ef4c:	f7ff febf 	bl	800ecce <rshift>
 800ef50:	442f      	add	r7, r5
 800ef52:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ef56:	42bb      	cmp	r3, r7
 800ef58:	da42      	bge.n	800efe0 <__gethex+0x244>
 800ef5a:	9801      	ldr	r0, [sp, #4]
 800ef5c:	4621      	mov	r1, r4
 800ef5e:	f7fd ff8b 	bl	800ce78 <_Bfree>
 800ef62:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ef64:	2300      	movs	r3, #0
 800ef66:	6013      	str	r3, [r2, #0]
 800ef68:	25a3      	movs	r5, #163	@ 0xa3
 800ef6a:	e793      	b.n	800ee94 <__gethex+0xf8>
 800ef6c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800ef70:	2a2e      	cmp	r2, #46	@ 0x2e
 800ef72:	d012      	beq.n	800ef9a <__gethex+0x1fe>
 800ef74:	2b20      	cmp	r3, #32
 800ef76:	d104      	bne.n	800ef82 <__gethex+0x1e6>
 800ef78:	f845 bb04 	str.w	fp, [r5], #4
 800ef7c:	f04f 0b00 	mov.w	fp, #0
 800ef80:	465b      	mov	r3, fp
 800ef82:	7830      	ldrb	r0, [r6, #0]
 800ef84:	9303      	str	r3, [sp, #12]
 800ef86:	f7ff fef4 	bl	800ed72 <__hexdig_fun>
 800ef8a:	9b03      	ldr	r3, [sp, #12]
 800ef8c:	f000 000f 	and.w	r0, r0, #15
 800ef90:	4098      	lsls	r0, r3
 800ef92:	ea4b 0b00 	orr.w	fp, fp, r0
 800ef96:	3304      	adds	r3, #4
 800ef98:	e7ae      	b.n	800eef8 <__gethex+0x15c>
 800ef9a:	45b1      	cmp	r9, r6
 800ef9c:	d8ea      	bhi.n	800ef74 <__gethex+0x1d8>
 800ef9e:	492b      	ldr	r1, [pc, #172]	@ (800f04c <__gethex+0x2b0>)
 800efa0:	9303      	str	r3, [sp, #12]
 800efa2:	2201      	movs	r2, #1
 800efa4:	4630      	mov	r0, r6
 800efa6:	f7ff fe29 	bl	800ebfc <strncmp>
 800efaa:	9b03      	ldr	r3, [sp, #12]
 800efac:	2800      	cmp	r0, #0
 800efae:	d1e1      	bne.n	800ef74 <__gethex+0x1d8>
 800efb0:	e7a2      	b.n	800eef8 <__gethex+0x15c>
 800efb2:	1ea9      	subs	r1, r5, #2
 800efb4:	4620      	mov	r0, r4
 800efb6:	f7fe fba8 	bl	800d70a <__any_on>
 800efba:	2800      	cmp	r0, #0
 800efbc:	d0c2      	beq.n	800ef44 <__gethex+0x1a8>
 800efbe:	f04f 0903 	mov.w	r9, #3
 800efc2:	e7c1      	b.n	800ef48 <__gethex+0x1ac>
 800efc4:	da09      	bge.n	800efda <__gethex+0x23e>
 800efc6:	1b75      	subs	r5, r6, r5
 800efc8:	4621      	mov	r1, r4
 800efca:	9801      	ldr	r0, [sp, #4]
 800efcc:	462a      	mov	r2, r5
 800efce:	f7fe f963 	bl	800d298 <__lshift>
 800efd2:	1b7f      	subs	r7, r7, r5
 800efd4:	4604      	mov	r4, r0
 800efd6:	f100 0a14 	add.w	sl, r0, #20
 800efda:	f04f 0900 	mov.w	r9, #0
 800efde:	e7b8      	b.n	800ef52 <__gethex+0x1b6>
 800efe0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800efe4:	42bd      	cmp	r5, r7
 800efe6:	dd6f      	ble.n	800f0c8 <__gethex+0x32c>
 800efe8:	1bed      	subs	r5, r5, r7
 800efea:	42ae      	cmp	r6, r5
 800efec:	dc34      	bgt.n	800f058 <__gethex+0x2bc>
 800efee:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800eff2:	2b02      	cmp	r3, #2
 800eff4:	d022      	beq.n	800f03c <__gethex+0x2a0>
 800eff6:	2b03      	cmp	r3, #3
 800eff8:	d024      	beq.n	800f044 <__gethex+0x2a8>
 800effa:	2b01      	cmp	r3, #1
 800effc:	d115      	bne.n	800f02a <__gethex+0x28e>
 800effe:	42ae      	cmp	r6, r5
 800f000:	d113      	bne.n	800f02a <__gethex+0x28e>
 800f002:	2e01      	cmp	r6, #1
 800f004:	d10b      	bne.n	800f01e <__gethex+0x282>
 800f006:	9a02      	ldr	r2, [sp, #8]
 800f008:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800f00c:	6013      	str	r3, [r2, #0]
 800f00e:	2301      	movs	r3, #1
 800f010:	6123      	str	r3, [r4, #16]
 800f012:	f8ca 3000 	str.w	r3, [sl]
 800f016:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f018:	2562      	movs	r5, #98	@ 0x62
 800f01a:	601c      	str	r4, [r3, #0]
 800f01c:	e73a      	b.n	800ee94 <__gethex+0xf8>
 800f01e:	1e71      	subs	r1, r6, #1
 800f020:	4620      	mov	r0, r4
 800f022:	f7fe fb72 	bl	800d70a <__any_on>
 800f026:	2800      	cmp	r0, #0
 800f028:	d1ed      	bne.n	800f006 <__gethex+0x26a>
 800f02a:	9801      	ldr	r0, [sp, #4]
 800f02c:	4621      	mov	r1, r4
 800f02e:	f7fd ff23 	bl	800ce78 <_Bfree>
 800f032:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f034:	2300      	movs	r3, #0
 800f036:	6013      	str	r3, [r2, #0]
 800f038:	2550      	movs	r5, #80	@ 0x50
 800f03a:	e72b      	b.n	800ee94 <__gethex+0xf8>
 800f03c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f03e:	2b00      	cmp	r3, #0
 800f040:	d1f3      	bne.n	800f02a <__gethex+0x28e>
 800f042:	e7e0      	b.n	800f006 <__gethex+0x26a>
 800f044:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f046:	2b00      	cmp	r3, #0
 800f048:	d1dd      	bne.n	800f006 <__gethex+0x26a>
 800f04a:	e7ee      	b.n	800f02a <__gethex+0x28e>
 800f04c:	08010d1b 	.word	0x08010d1b
 800f050:	08010cb1 	.word	0x08010cb1
 800f054:	08010d36 	.word	0x08010d36
 800f058:	1e6f      	subs	r7, r5, #1
 800f05a:	f1b9 0f00 	cmp.w	r9, #0
 800f05e:	d130      	bne.n	800f0c2 <__gethex+0x326>
 800f060:	b127      	cbz	r7, 800f06c <__gethex+0x2d0>
 800f062:	4639      	mov	r1, r7
 800f064:	4620      	mov	r0, r4
 800f066:	f7fe fb50 	bl	800d70a <__any_on>
 800f06a:	4681      	mov	r9, r0
 800f06c:	117a      	asrs	r2, r7, #5
 800f06e:	2301      	movs	r3, #1
 800f070:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800f074:	f007 071f 	and.w	r7, r7, #31
 800f078:	40bb      	lsls	r3, r7
 800f07a:	4213      	tst	r3, r2
 800f07c:	4629      	mov	r1, r5
 800f07e:	4620      	mov	r0, r4
 800f080:	bf18      	it	ne
 800f082:	f049 0902 	orrne.w	r9, r9, #2
 800f086:	f7ff fe22 	bl	800ecce <rshift>
 800f08a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800f08e:	1b76      	subs	r6, r6, r5
 800f090:	2502      	movs	r5, #2
 800f092:	f1b9 0f00 	cmp.w	r9, #0
 800f096:	d047      	beq.n	800f128 <__gethex+0x38c>
 800f098:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f09c:	2b02      	cmp	r3, #2
 800f09e:	d015      	beq.n	800f0cc <__gethex+0x330>
 800f0a0:	2b03      	cmp	r3, #3
 800f0a2:	d017      	beq.n	800f0d4 <__gethex+0x338>
 800f0a4:	2b01      	cmp	r3, #1
 800f0a6:	d109      	bne.n	800f0bc <__gethex+0x320>
 800f0a8:	f019 0f02 	tst.w	r9, #2
 800f0ac:	d006      	beq.n	800f0bc <__gethex+0x320>
 800f0ae:	f8da 3000 	ldr.w	r3, [sl]
 800f0b2:	ea49 0903 	orr.w	r9, r9, r3
 800f0b6:	f019 0f01 	tst.w	r9, #1
 800f0ba:	d10e      	bne.n	800f0da <__gethex+0x33e>
 800f0bc:	f045 0510 	orr.w	r5, r5, #16
 800f0c0:	e032      	b.n	800f128 <__gethex+0x38c>
 800f0c2:	f04f 0901 	mov.w	r9, #1
 800f0c6:	e7d1      	b.n	800f06c <__gethex+0x2d0>
 800f0c8:	2501      	movs	r5, #1
 800f0ca:	e7e2      	b.n	800f092 <__gethex+0x2f6>
 800f0cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f0ce:	f1c3 0301 	rsb	r3, r3, #1
 800f0d2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f0d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f0d6:	2b00      	cmp	r3, #0
 800f0d8:	d0f0      	beq.n	800f0bc <__gethex+0x320>
 800f0da:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800f0de:	f104 0314 	add.w	r3, r4, #20
 800f0e2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800f0e6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800f0ea:	f04f 0c00 	mov.w	ip, #0
 800f0ee:	4618      	mov	r0, r3
 800f0f0:	f853 2b04 	ldr.w	r2, [r3], #4
 800f0f4:	f1b2 3fff 	cmp.w	r2, #4294967295
 800f0f8:	d01b      	beq.n	800f132 <__gethex+0x396>
 800f0fa:	3201      	adds	r2, #1
 800f0fc:	6002      	str	r2, [r0, #0]
 800f0fe:	2d02      	cmp	r5, #2
 800f100:	f104 0314 	add.w	r3, r4, #20
 800f104:	d13c      	bne.n	800f180 <__gethex+0x3e4>
 800f106:	f8d8 2000 	ldr.w	r2, [r8]
 800f10a:	3a01      	subs	r2, #1
 800f10c:	42b2      	cmp	r2, r6
 800f10e:	d109      	bne.n	800f124 <__gethex+0x388>
 800f110:	1171      	asrs	r1, r6, #5
 800f112:	2201      	movs	r2, #1
 800f114:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f118:	f006 061f 	and.w	r6, r6, #31
 800f11c:	fa02 f606 	lsl.w	r6, r2, r6
 800f120:	421e      	tst	r6, r3
 800f122:	d13a      	bne.n	800f19a <__gethex+0x3fe>
 800f124:	f045 0520 	orr.w	r5, r5, #32
 800f128:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f12a:	601c      	str	r4, [r3, #0]
 800f12c:	9b02      	ldr	r3, [sp, #8]
 800f12e:	601f      	str	r7, [r3, #0]
 800f130:	e6b0      	b.n	800ee94 <__gethex+0xf8>
 800f132:	4299      	cmp	r1, r3
 800f134:	f843 cc04 	str.w	ip, [r3, #-4]
 800f138:	d8d9      	bhi.n	800f0ee <__gethex+0x352>
 800f13a:	68a3      	ldr	r3, [r4, #8]
 800f13c:	459b      	cmp	fp, r3
 800f13e:	db17      	blt.n	800f170 <__gethex+0x3d4>
 800f140:	6861      	ldr	r1, [r4, #4]
 800f142:	9801      	ldr	r0, [sp, #4]
 800f144:	3101      	adds	r1, #1
 800f146:	f7fd fe57 	bl	800cdf8 <_Balloc>
 800f14a:	4681      	mov	r9, r0
 800f14c:	b918      	cbnz	r0, 800f156 <__gethex+0x3ba>
 800f14e:	4b1a      	ldr	r3, [pc, #104]	@ (800f1b8 <__gethex+0x41c>)
 800f150:	4602      	mov	r2, r0
 800f152:	2184      	movs	r1, #132	@ 0x84
 800f154:	e6c5      	b.n	800eee2 <__gethex+0x146>
 800f156:	6922      	ldr	r2, [r4, #16]
 800f158:	3202      	adds	r2, #2
 800f15a:	f104 010c 	add.w	r1, r4, #12
 800f15e:	0092      	lsls	r2, r2, #2
 800f160:	300c      	adds	r0, #12
 800f162:	f7fc febe 	bl	800bee2 <memcpy>
 800f166:	4621      	mov	r1, r4
 800f168:	9801      	ldr	r0, [sp, #4]
 800f16a:	f7fd fe85 	bl	800ce78 <_Bfree>
 800f16e:	464c      	mov	r4, r9
 800f170:	6923      	ldr	r3, [r4, #16]
 800f172:	1c5a      	adds	r2, r3, #1
 800f174:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f178:	6122      	str	r2, [r4, #16]
 800f17a:	2201      	movs	r2, #1
 800f17c:	615a      	str	r2, [r3, #20]
 800f17e:	e7be      	b.n	800f0fe <__gethex+0x362>
 800f180:	6922      	ldr	r2, [r4, #16]
 800f182:	455a      	cmp	r2, fp
 800f184:	dd0b      	ble.n	800f19e <__gethex+0x402>
 800f186:	2101      	movs	r1, #1
 800f188:	4620      	mov	r0, r4
 800f18a:	f7ff fda0 	bl	800ecce <rshift>
 800f18e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f192:	3701      	adds	r7, #1
 800f194:	42bb      	cmp	r3, r7
 800f196:	f6ff aee0 	blt.w	800ef5a <__gethex+0x1be>
 800f19a:	2501      	movs	r5, #1
 800f19c:	e7c2      	b.n	800f124 <__gethex+0x388>
 800f19e:	f016 061f 	ands.w	r6, r6, #31
 800f1a2:	d0fa      	beq.n	800f19a <__gethex+0x3fe>
 800f1a4:	4453      	add	r3, sl
 800f1a6:	f1c6 0620 	rsb	r6, r6, #32
 800f1aa:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800f1ae:	f7fd ff15 	bl	800cfdc <__hi0bits>
 800f1b2:	42b0      	cmp	r0, r6
 800f1b4:	dbe7      	blt.n	800f186 <__gethex+0x3ea>
 800f1b6:	e7f0      	b.n	800f19a <__gethex+0x3fe>
 800f1b8:	08010cb1 	.word	0x08010cb1

0800f1bc <L_shift>:
 800f1bc:	f1c2 0208 	rsb	r2, r2, #8
 800f1c0:	0092      	lsls	r2, r2, #2
 800f1c2:	b570      	push	{r4, r5, r6, lr}
 800f1c4:	f1c2 0620 	rsb	r6, r2, #32
 800f1c8:	6843      	ldr	r3, [r0, #4]
 800f1ca:	6804      	ldr	r4, [r0, #0]
 800f1cc:	fa03 f506 	lsl.w	r5, r3, r6
 800f1d0:	432c      	orrs	r4, r5
 800f1d2:	40d3      	lsrs	r3, r2
 800f1d4:	6004      	str	r4, [r0, #0]
 800f1d6:	f840 3f04 	str.w	r3, [r0, #4]!
 800f1da:	4288      	cmp	r0, r1
 800f1dc:	d3f4      	bcc.n	800f1c8 <L_shift+0xc>
 800f1de:	bd70      	pop	{r4, r5, r6, pc}

0800f1e0 <__match>:
 800f1e0:	b530      	push	{r4, r5, lr}
 800f1e2:	6803      	ldr	r3, [r0, #0]
 800f1e4:	3301      	adds	r3, #1
 800f1e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f1ea:	b914      	cbnz	r4, 800f1f2 <__match+0x12>
 800f1ec:	6003      	str	r3, [r0, #0]
 800f1ee:	2001      	movs	r0, #1
 800f1f0:	bd30      	pop	{r4, r5, pc}
 800f1f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f1f6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800f1fa:	2d19      	cmp	r5, #25
 800f1fc:	bf98      	it	ls
 800f1fe:	3220      	addls	r2, #32
 800f200:	42a2      	cmp	r2, r4
 800f202:	d0f0      	beq.n	800f1e6 <__match+0x6>
 800f204:	2000      	movs	r0, #0
 800f206:	e7f3      	b.n	800f1f0 <__match+0x10>

0800f208 <__hexnan>:
 800f208:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f20c:	680b      	ldr	r3, [r1, #0]
 800f20e:	6801      	ldr	r1, [r0, #0]
 800f210:	115e      	asrs	r6, r3, #5
 800f212:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800f216:	f013 031f 	ands.w	r3, r3, #31
 800f21a:	b087      	sub	sp, #28
 800f21c:	bf18      	it	ne
 800f21e:	3604      	addne	r6, #4
 800f220:	2500      	movs	r5, #0
 800f222:	1f37      	subs	r7, r6, #4
 800f224:	4682      	mov	sl, r0
 800f226:	4690      	mov	r8, r2
 800f228:	9301      	str	r3, [sp, #4]
 800f22a:	f846 5c04 	str.w	r5, [r6, #-4]
 800f22e:	46b9      	mov	r9, r7
 800f230:	463c      	mov	r4, r7
 800f232:	9502      	str	r5, [sp, #8]
 800f234:	46ab      	mov	fp, r5
 800f236:	784a      	ldrb	r2, [r1, #1]
 800f238:	1c4b      	adds	r3, r1, #1
 800f23a:	9303      	str	r3, [sp, #12]
 800f23c:	b342      	cbz	r2, 800f290 <__hexnan+0x88>
 800f23e:	4610      	mov	r0, r2
 800f240:	9105      	str	r1, [sp, #20]
 800f242:	9204      	str	r2, [sp, #16]
 800f244:	f7ff fd95 	bl	800ed72 <__hexdig_fun>
 800f248:	2800      	cmp	r0, #0
 800f24a:	d151      	bne.n	800f2f0 <__hexnan+0xe8>
 800f24c:	9a04      	ldr	r2, [sp, #16]
 800f24e:	9905      	ldr	r1, [sp, #20]
 800f250:	2a20      	cmp	r2, #32
 800f252:	d818      	bhi.n	800f286 <__hexnan+0x7e>
 800f254:	9b02      	ldr	r3, [sp, #8]
 800f256:	459b      	cmp	fp, r3
 800f258:	dd13      	ble.n	800f282 <__hexnan+0x7a>
 800f25a:	454c      	cmp	r4, r9
 800f25c:	d206      	bcs.n	800f26c <__hexnan+0x64>
 800f25e:	2d07      	cmp	r5, #7
 800f260:	dc04      	bgt.n	800f26c <__hexnan+0x64>
 800f262:	462a      	mov	r2, r5
 800f264:	4649      	mov	r1, r9
 800f266:	4620      	mov	r0, r4
 800f268:	f7ff ffa8 	bl	800f1bc <L_shift>
 800f26c:	4544      	cmp	r4, r8
 800f26e:	d952      	bls.n	800f316 <__hexnan+0x10e>
 800f270:	2300      	movs	r3, #0
 800f272:	f1a4 0904 	sub.w	r9, r4, #4
 800f276:	f844 3c04 	str.w	r3, [r4, #-4]
 800f27a:	f8cd b008 	str.w	fp, [sp, #8]
 800f27e:	464c      	mov	r4, r9
 800f280:	461d      	mov	r5, r3
 800f282:	9903      	ldr	r1, [sp, #12]
 800f284:	e7d7      	b.n	800f236 <__hexnan+0x2e>
 800f286:	2a29      	cmp	r2, #41	@ 0x29
 800f288:	d157      	bne.n	800f33a <__hexnan+0x132>
 800f28a:	3102      	adds	r1, #2
 800f28c:	f8ca 1000 	str.w	r1, [sl]
 800f290:	f1bb 0f00 	cmp.w	fp, #0
 800f294:	d051      	beq.n	800f33a <__hexnan+0x132>
 800f296:	454c      	cmp	r4, r9
 800f298:	d206      	bcs.n	800f2a8 <__hexnan+0xa0>
 800f29a:	2d07      	cmp	r5, #7
 800f29c:	dc04      	bgt.n	800f2a8 <__hexnan+0xa0>
 800f29e:	462a      	mov	r2, r5
 800f2a0:	4649      	mov	r1, r9
 800f2a2:	4620      	mov	r0, r4
 800f2a4:	f7ff ff8a 	bl	800f1bc <L_shift>
 800f2a8:	4544      	cmp	r4, r8
 800f2aa:	d936      	bls.n	800f31a <__hexnan+0x112>
 800f2ac:	f1a8 0204 	sub.w	r2, r8, #4
 800f2b0:	4623      	mov	r3, r4
 800f2b2:	f853 1b04 	ldr.w	r1, [r3], #4
 800f2b6:	f842 1f04 	str.w	r1, [r2, #4]!
 800f2ba:	429f      	cmp	r7, r3
 800f2bc:	d2f9      	bcs.n	800f2b2 <__hexnan+0xaa>
 800f2be:	1b3b      	subs	r3, r7, r4
 800f2c0:	f023 0303 	bic.w	r3, r3, #3
 800f2c4:	3304      	adds	r3, #4
 800f2c6:	3401      	adds	r4, #1
 800f2c8:	3e03      	subs	r6, #3
 800f2ca:	42b4      	cmp	r4, r6
 800f2cc:	bf88      	it	hi
 800f2ce:	2304      	movhi	r3, #4
 800f2d0:	4443      	add	r3, r8
 800f2d2:	2200      	movs	r2, #0
 800f2d4:	f843 2b04 	str.w	r2, [r3], #4
 800f2d8:	429f      	cmp	r7, r3
 800f2da:	d2fb      	bcs.n	800f2d4 <__hexnan+0xcc>
 800f2dc:	683b      	ldr	r3, [r7, #0]
 800f2de:	b91b      	cbnz	r3, 800f2e8 <__hexnan+0xe0>
 800f2e0:	4547      	cmp	r7, r8
 800f2e2:	d128      	bne.n	800f336 <__hexnan+0x12e>
 800f2e4:	2301      	movs	r3, #1
 800f2e6:	603b      	str	r3, [r7, #0]
 800f2e8:	2005      	movs	r0, #5
 800f2ea:	b007      	add	sp, #28
 800f2ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f2f0:	3501      	adds	r5, #1
 800f2f2:	2d08      	cmp	r5, #8
 800f2f4:	f10b 0b01 	add.w	fp, fp, #1
 800f2f8:	dd06      	ble.n	800f308 <__hexnan+0x100>
 800f2fa:	4544      	cmp	r4, r8
 800f2fc:	d9c1      	bls.n	800f282 <__hexnan+0x7a>
 800f2fe:	2300      	movs	r3, #0
 800f300:	f844 3c04 	str.w	r3, [r4, #-4]
 800f304:	2501      	movs	r5, #1
 800f306:	3c04      	subs	r4, #4
 800f308:	6822      	ldr	r2, [r4, #0]
 800f30a:	f000 000f 	and.w	r0, r0, #15
 800f30e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800f312:	6020      	str	r0, [r4, #0]
 800f314:	e7b5      	b.n	800f282 <__hexnan+0x7a>
 800f316:	2508      	movs	r5, #8
 800f318:	e7b3      	b.n	800f282 <__hexnan+0x7a>
 800f31a:	9b01      	ldr	r3, [sp, #4]
 800f31c:	2b00      	cmp	r3, #0
 800f31e:	d0dd      	beq.n	800f2dc <__hexnan+0xd4>
 800f320:	f1c3 0320 	rsb	r3, r3, #32
 800f324:	f04f 32ff 	mov.w	r2, #4294967295
 800f328:	40da      	lsrs	r2, r3
 800f32a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800f32e:	4013      	ands	r3, r2
 800f330:	f846 3c04 	str.w	r3, [r6, #-4]
 800f334:	e7d2      	b.n	800f2dc <__hexnan+0xd4>
 800f336:	3f04      	subs	r7, #4
 800f338:	e7d0      	b.n	800f2dc <__hexnan+0xd4>
 800f33a:	2004      	movs	r0, #4
 800f33c:	e7d5      	b.n	800f2ea <__hexnan+0xe2>

0800f33e <__ascii_mbtowc>:
 800f33e:	b082      	sub	sp, #8
 800f340:	b901      	cbnz	r1, 800f344 <__ascii_mbtowc+0x6>
 800f342:	a901      	add	r1, sp, #4
 800f344:	b142      	cbz	r2, 800f358 <__ascii_mbtowc+0x1a>
 800f346:	b14b      	cbz	r3, 800f35c <__ascii_mbtowc+0x1e>
 800f348:	7813      	ldrb	r3, [r2, #0]
 800f34a:	600b      	str	r3, [r1, #0]
 800f34c:	7812      	ldrb	r2, [r2, #0]
 800f34e:	1e10      	subs	r0, r2, #0
 800f350:	bf18      	it	ne
 800f352:	2001      	movne	r0, #1
 800f354:	b002      	add	sp, #8
 800f356:	4770      	bx	lr
 800f358:	4610      	mov	r0, r2
 800f35a:	e7fb      	b.n	800f354 <__ascii_mbtowc+0x16>
 800f35c:	f06f 0001 	mvn.w	r0, #1
 800f360:	e7f8      	b.n	800f354 <__ascii_mbtowc+0x16>

0800f362 <_realloc_r>:
 800f362:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f366:	4607      	mov	r7, r0
 800f368:	4614      	mov	r4, r2
 800f36a:	460d      	mov	r5, r1
 800f36c:	b921      	cbnz	r1, 800f378 <_realloc_r+0x16>
 800f36e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f372:	4611      	mov	r1, r2
 800f374:	f7fd bcb4 	b.w	800cce0 <_malloc_r>
 800f378:	b92a      	cbnz	r2, 800f386 <_realloc_r+0x24>
 800f37a:	f7fd fc3d 	bl	800cbf8 <_free_r>
 800f37e:	4625      	mov	r5, r4
 800f380:	4628      	mov	r0, r5
 800f382:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f386:	f000 f86b 	bl	800f460 <_malloc_usable_size_r>
 800f38a:	4284      	cmp	r4, r0
 800f38c:	4606      	mov	r6, r0
 800f38e:	d802      	bhi.n	800f396 <_realloc_r+0x34>
 800f390:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f394:	d8f4      	bhi.n	800f380 <_realloc_r+0x1e>
 800f396:	4621      	mov	r1, r4
 800f398:	4638      	mov	r0, r7
 800f39a:	f7fd fca1 	bl	800cce0 <_malloc_r>
 800f39e:	4680      	mov	r8, r0
 800f3a0:	b908      	cbnz	r0, 800f3a6 <_realloc_r+0x44>
 800f3a2:	4645      	mov	r5, r8
 800f3a4:	e7ec      	b.n	800f380 <_realloc_r+0x1e>
 800f3a6:	42b4      	cmp	r4, r6
 800f3a8:	4622      	mov	r2, r4
 800f3aa:	4629      	mov	r1, r5
 800f3ac:	bf28      	it	cs
 800f3ae:	4632      	movcs	r2, r6
 800f3b0:	f7fc fd97 	bl	800bee2 <memcpy>
 800f3b4:	4629      	mov	r1, r5
 800f3b6:	4638      	mov	r0, r7
 800f3b8:	f7fd fc1e 	bl	800cbf8 <_free_r>
 800f3bc:	e7f1      	b.n	800f3a2 <_realloc_r+0x40>

0800f3be <__ascii_wctomb>:
 800f3be:	4603      	mov	r3, r0
 800f3c0:	4608      	mov	r0, r1
 800f3c2:	b141      	cbz	r1, 800f3d6 <__ascii_wctomb+0x18>
 800f3c4:	2aff      	cmp	r2, #255	@ 0xff
 800f3c6:	d904      	bls.n	800f3d2 <__ascii_wctomb+0x14>
 800f3c8:	228a      	movs	r2, #138	@ 0x8a
 800f3ca:	601a      	str	r2, [r3, #0]
 800f3cc:	f04f 30ff 	mov.w	r0, #4294967295
 800f3d0:	4770      	bx	lr
 800f3d2:	700a      	strb	r2, [r1, #0]
 800f3d4:	2001      	movs	r0, #1
 800f3d6:	4770      	bx	lr

0800f3d8 <_raise_r>:
 800f3d8:	291f      	cmp	r1, #31
 800f3da:	b538      	push	{r3, r4, r5, lr}
 800f3dc:	4605      	mov	r5, r0
 800f3de:	460c      	mov	r4, r1
 800f3e0:	d904      	bls.n	800f3ec <_raise_r+0x14>
 800f3e2:	2316      	movs	r3, #22
 800f3e4:	6003      	str	r3, [r0, #0]
 800f3e6:	f04f 30ff 	mov.w	r0, #4294967295
 800f3ea:	bd38      	pop	{r3, r4, r5, pc}
 800f3ec:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f3ee:	b112      	cbz	r2, 800f3f6 <_raise_r+0x1e>
 800f3f0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f3f4:	b94b      	cbnz	r3, 800f40a <_raise_r+0x32>
 800f3f6:	4628      	mov	r0, r5
 800f3f8:	f000 f830 	bl	800f45c <_getpid_r>
 800f3fc:	4622      	mov	r2, r4
 800f3fe:	4601      	mov	r1, r0
 800f400:	4628      	mov	r0, r5
 800f402:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f406:	f000 b817 	b.w	800f438 <_kill_r>
 800f40a:	2b01      	cmp	r3, #1
 800f40c:	d00a      	beq.n	800f424 <_raise_r+0x4c>
 800f40e:	1c59      	adds	r1, r3, #1
 800f410:	d103      	bne.n	800f41a <_raise_r+0x42>
 800f412:	2316      	movs	r3, #22
 800f414:	6003      	str	r3, [r0, #0]
 800f416:	2001      	movs	r0, #1
 800f418:	e7e7      	b.n	800f3ea <_raise_r+0x12>
 800f41a:	2100      	movs	r1, #0
 800f41c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f420:	4620      	mov	r0, r4
 800f422:	4798      	blx	r3
 800f424:	2000      	movs	r0, #0
 800f426:	e7e0      	b.n	800f3ea <_raise_r+0x12>

0800f428 <raise>:
 800f428:	4b02      	ldr	r3, [pc, #8]	@ (800f434 <raise+0xc>)
 800f42a:	4601      	mov	r1, r0
 800f42c:	6818      	ldr	r0, [r3, #0]
 800f42e:	f7ff bfd3 	b.w	800f3d8 <_raise_r>
 800f432:	bf00      	nop
 800f434:	2000d138 	.word	0x2000d138

0800f438 <_kill_r>:
 800f438:	b538      	push	{r3, r4, r5, lr}
 800f43a:	4d07      	ldr	r5, [pc, #28]	@ (800f458 <_kill_r+0x20>)
 800f43c:	2300      	movs	r3, #0
 800f43e:	4604      	mov	r4, r0
 800f440:	4608      	mov	r0, r1
 800f442:	4611      	mov	r1, r2
 800f444:	602b      	str	r3, [r5, #0]
 800f446:	f7f1 fe57 	bl	80010f8 <_kill>
 800f44a:	1c43      	adds	r3, r0, #1
 800f44c:	d102      	bne.n	800f454 <_kill_r+0x1c>
 800f44e:	682b      	ldr	r3, [r5, #0]
 800f450:	b103      	cbz	r3, 800f454 <_kill_r+0x1c>
 800f452:	6023      	str	r3, [r4, #0]
 800f454:	bd38      	pop	{r3, r4, r5, pc}
 800f456:	bf00      	nop
 800f458:	2001393c 	.word	0x2001393c

0800f45c <_getpid_r>:
 800f45c:	f7f1 be44 	b.w	80010e8 <_getpid>

0800f460 <_malloc_usable_size_r>:
 800f460:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f464:	1f18      	subs	r0, r3, #4
 800f466:	2b00      	cmp	r3, #0
 800f468:	bfbc      	itt	lt
 800f46a:	580b      	ldrlt	r3, [r1, r0]
 800f46c:	18c0      	addlt	r0, r0, r3
 800f46e:	4770      	bx	lr

0800f470 <_init>:
 800f470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f472:	bf00      	nop
 800f474:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f476:	bc08      	pop	{r3}
 800f478:	469e      	mov	lr, r3
 800f47a:	4770      	bx	lr

0800f47c <_fini>:
 800f47c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f47e:	bf00      	nop
 800f480:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f482:	bc08      	pop	{r3}
 800f484:	469e      	mov	lr, r3
 800f486:	4770      	bx	lr
