set ::env(PROJECT_NAME) unsigned_mult_50
set ::env(DESIGN_TOP) top
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/ql_design/unsigned_mult_50/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/ql_design/unsigned_mult_50/rtl/unsigned_mult_50.v
set ::env(CLOCK_COUNT) 0
set ::env(DOMAIN) digital_design
