{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1757685418807 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1757685418807 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 12 08:56:58 2025 " "Processing started: Fri Sep 12 08:56:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1757685418807 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1757685418807 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off floating_adder -c floating_adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off floating_adder -c floating_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1757685418807 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1757685419097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floating_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file floating_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 floating_adder " "Found entity 1: floating_adder" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1757685419162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1757685419162 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "floating_adder " "Elaborating entity \"floating_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1757685419177 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fa_s floating_adder.v(6) " "Verilog HDL or VHDL warning at floating_adder.v(6): object \"fa_s\" assigned a value but never read" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1757685419190 "|floating_adder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fb_s floating_adder.v(6) " "Verilog HDL or VHDL warning at floating_adder.v(6): object \"fb_s\" assigned a value but never read" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1757685419190 "|floating_adder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fs_s floating_adder.v(6) " "Verilog HDL or VHDL warning at floating_adder.v(6): object \"fs_s\" assigned a value but never read" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1757685419190 "|floating_adder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fs_e floating_adder.v(7) " "Verilog HDL or VHDL warning at floating_adder.v(7): object \"fs_e\" assigned a value but never read" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1757685419190 "|floating_adder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fs_f floating_adder.v(8) " "Verilog HDL or VHDL warning at floating_adder.v(8): object \"fs_f\" assigned a value but never read" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1757685419190 "|floating_adder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "fs floating_adder.v(4) " "Output port \"fs\" at floating_adder.v(4) has no driver" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1757685419194 "|floating_adder"}
{ "Warning" "WSGN_EMPTY_SHELL" "floating_adder " "Entity \"floating_adder\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1757685419194 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "fs\[0\] GND " "Pin \"fs\[0\]\" is stuck at GND" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757685419595 "|floating_adder|fs[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fs\[1\] GND " "Pin \"fs\[1\]\" is stuck at GND" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757685419595 "|floating_adder|fs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fs\[2\] GND " "Pin \"fs\[2\]\" is stuck at GND" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757685419595 "|floating_adder|fs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fs\[3\] GND " "Pin \"fs\[3\]\" is stuck at GND" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757685419595 "|floating_adder|fs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fs\[4\] GND " "Pin \"fs\[4\]\" is stuck at GND" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757685419595 "|floating_adder|fs[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fs\[5\] GND " "Pin \"fs\[5\]\" is stuck at GND" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757685419595 "|floating_adder|fs[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fs\[6\] GND " "Pin \"fs\[6\]\" is stuck at GND" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757685419595 "|floating_adder|fs[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fs\[7\] GND " "Pin \"fs\[7\]\" is stuck at GND" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757685419595 "|floating_adder|fs[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fs\[8\] GND " "Pin \"fs\[8\]\" is stuck at GND" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757685419595 "|floating_adder|fs[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fs\[9\] GND " "Pin \"fs\[9\]\" is stuck at GND" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757685419595 "|floating_adder|fs[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fs\[10\] GND " "Pin \"fs\[10\]\" is stuck at GND" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757685419595 "|floating_adder|fs[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fs\[11\] GND " "Pin \"fs\[11\]\" is stuck at GND" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757685419595 "|floating_adder|fs[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fs\[12\] GND " "Pin \"fs\[12\]\" is stuck at GND" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757685419595 "|floating_adder|fs[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fs\[13\] GND " "Pin \"fs\[13\]\" is stuck at GND" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757685419595 "|floating_adder|fs[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fs\[14\] GND " "Pin \"fs\[14\]\" is stuck at GND" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757685419595 "|floating_adder|fs[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fs\[15\] GND " "Pin \"fs\[15\]\" is stuck at GND" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757685419595 "|floating_adder|fs[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fs\[16\] GND " "Pin \"fs\[16\]\" is stuck at GND" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757685419595 "|floating_adder|fs[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fs\[17\] GND " "Pin \"fs\[17\]\" is stuck at GND" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757685419595 "|floating_adder|fs[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fs\[18\] GND " "Pin \"fs\[18\]\" is stuck at GND" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757685419595 "|floating_adder|fs[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fs\[19\] GND " "Pin \"fs\[19\]\" is stuck at GND" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757685419595 "|floating_adder|fs[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fs\[20\] GND " "Pin \"fs\[20\]\" is stuck at GND" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757685419595 "|floating_adder|fs[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fs\[21\] GND " "Pin \"fs\[21\]\" is stuck at GND" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757685419595 "|floating_adder|fs[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fs\[22\] GND " "Pin \"fs\[22\]\" is stuck at GND" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757685419595 "|floating_adder|fs[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fs\[23\] GND " "Pin \"fs\[23\]\" is stuck at GND" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757685419595 "|floating_adder|fs[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fs\[24\] GND " "Pin \"fs\[24\]\" is stuck at GND" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757685419595 "|floating_adder|fs[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fs\[25\] GND " "Pin \"fs\[25\]\" is stuck at GND" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757685419595 "|floating_adder|fs[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fs\[26\] GND " "Pin \"fs\[26\]\" is stuck at GND" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757685419595 "|floating_adder|fs[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fs\[27\] GND " "Pin \"fs\[27\]\" is stuck at GND" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757685419595 "|floating_adder|fs[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fs\[28\] GND " "Pin \"fs\[28\]\" is stuck at GND" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757685419595 "|floating_adder|fs[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fs\[29\] GND " "Pin \"fs\[29\]\" is stuck at GND" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757685419595 "|floating_adder|fs[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fs\[30\] GND " "Pin \"fs\[30\]\" is stuck at GND" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757685419595 "|floating_adder|fs[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fs\[31\] GND " "Pin \"fs\[31\]\" is stuck at GND" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757685419595 "|floating_adder|fs[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1757685419595 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1757685419707 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419707 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "64 " "Design contains 64 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fa\[0\] " "No output dependent on input pin \"fa\[0\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fa[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fa\[1\] " "No output dependent on input pin \"fa\[1\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fa[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fa\[2\] " "No output dependent on input pin \"fa\[2\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fa[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fa\[3\] " "No output dependent on input pin \"fa\[3\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fa[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fa\[4\] " "No output dependent on input pin \"fa\[4\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fa[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fa\[5\] " "No output dependent on input pin \"fa\[5\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fa[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fa\[6\] " "No output dependent on input pin \"fa\[6\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fa[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fa\[7\] " "No output dependent on input pin \"fa\[7\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fa[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fa\[8\] " "No output dependent on input pin \"fa\[8\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fa[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fa\[9\] " "No output dependent on input pin \"fa\[9\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fa[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fa\[10\] " "No output dependent on input pin \"fa\[10\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fa[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fa\[11\] " "No output dependent on input pin \"fa\[11\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fa[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fa\[12\] " "No output dependent on input pin \"fa\[12\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fa[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fa\[13\] " "No output dependent on input pin \"fa\[13\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fa[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fa\[14\] " "No output dependent on input pin \"fa\[14\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fa[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fa\[15\] " "No output dependent on input pin \"fa\[15\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fa[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fa\[16\] " "No output dependent on input pin \"fa\[16\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fa[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fa\[17\] " "No output dependent on input pin \"fa\[17\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fa[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fa\[18\] " "No output dependent on input pin \"fa\[18\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fa[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fa\[19\] " "No output dependent on input pin \"fa\[19\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fa[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fa\[20\] " "No output dependent on input pin \"fa\[20\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fa[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fa\[21\] " "No output dependent on input pin \"fa\[21\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fa[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fa\[22\] " "No output dependent on input pin \"fa\[22\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fa[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fa\[23\] " "No output dependent on input pin \"fa\[23\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fa[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fa\[24\] " "No output dependent on input pin \"fa\[24\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fa[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fa\[25\] " "No output dependent on input pin \"fa\[25\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fa[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fa\[26\] " "No output dependent on input pin \"fa\[26\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fa[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fa\[27\] " "No output dependent on input pin \"fa\[27\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fa[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fa\[28\] " "No output dependent on input pin \"fa\[28\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fa[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fa\[29\] " "No output dependent on input pin \"fa\[29\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fa[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fa\[30\] " "No output dependent on input pin \"fa\[30\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fa[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fa\[31\] " "No output dependent on input pin \"fa\[31\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fa[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fb\[0\] " "No output dependent on input pin \"fb\[0\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fb[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fb\[1\] " "No output dependent on input pin \"fb\[1\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fb[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fb\[2\] " "No output dependent on input pin \"fb\[2\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fb[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fb\[3\] " "No output dependent on input pin \"fb\[3\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fb[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fb\[4\] " "No output dependent on input pin \"fb\[4\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fb[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fb\[5\] " "No output dependent on input pin \"fb\[5\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fb[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fb\[6\] " "No output dependent on input pin \"fb\[6\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fb[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fb\[7\] " "No output dependent on input pin \"fb\[7\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fb[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fb\[8\] " "No output dependent on input pin \"fb\[8\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fb[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fb\[9\] " "No output dependent on input pin \"fb\[9\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fb[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fb\[10\] " "No output dependent on input pin \"fb\[10\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fb[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fb\[11\] " "No output dependent on input pin \"fb\[11\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fb[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fb\[12\] " "No output dependent on input pin \"fb\[12\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fb[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fb\[13\] " "No output dependent on input pin \"fb\[13\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fb[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fb\[14\] " "No output dependent on input pin \"fb\[14\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fb[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fb\[15\] " "No output dependent on input pin \"fb\[15\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fb[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fb\[16\] " "No output dependent on input pin \"fb\[16\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fb[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fb\[17\] " "No output dependent on input pin \"fb\[17\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fb[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fb\[18\] " "No output dependent on input pin \"fb\[18\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fb[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fb\[19\] " "No output dependent on input pin \"fb\[19\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fb[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fb\[20\] " "No output dependent on input pin \"fb\[20\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fb[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fb\[21\] " "No output dependent on input pin \"fb\[21\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fb[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fb\[22\] " "No output dependent on input pin \"fb\[22\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fb[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fb\[23\] " "No output dependent on input pin \"fb\[23\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fb[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fb\[24\] " "No output dependent on input pin \"fb\[24\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fb[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fb\[25\] " "No output dependent on input pin \"fb\[25\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fb[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fb\[26\] " "No output dependent on input pin \"fb\[26\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fb[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fb\[27\] " "No output dependent on input pin \"fb\[27\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fb[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fb\[28\] " "No output dependent on input pin \"fb\[28\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fb[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fb\[29\] " "No output dependent on input pin \"fb\[29\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fb[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fb\[30\] " "No output dependent on input pin \"fb\[30\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fb[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fb\[31\] " "No output dependent on input pin \"fb\[31\]\"" {  } { { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757685419748 "|floating_adder|fb[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1757685419748 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "96 " "Implemented 96 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "64 " "Implemented 64 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1757685419750 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1757685419750 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1757685419750 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 106 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "13110 " "Peak virtual memory: 13110 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1757685419769 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 12 08:56:59 2025 " "Processing ended: Fri Sep 12 08:56:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1757685419769 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1757685419769 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1757685419769 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1757685419769 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1757685421121 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1757685421121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 12 08:57:00 2025 " "Processing started: Fri Sep 12 08:57:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1757685421121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1757685421121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off floating_adder -c floating_adder " "Command: quartus_fit --read_settings_files=off --write_settings_files=off floating_adder -c floating_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1757685421121 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1757685421171 ""}
{ "Info" "0" "" "Project  = floating_adder" {  } {  } 0 0 "Project  = floating_adder" 0 0 "Fitter" 0 0 1757685421171 ""}
{ "Info" "0" "" "Revision = floating_adder" {  } {  } 0 0 "Revision = floating_adder" 0 0 "Fitter" 0 0 1757685421171 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1757685421259 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "floating_adder EP4CGX22CF19C6 " "Automatically selected device EP4CGX22CF19C6 for design floating_adder" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1757685422006 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1757685422006 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1757685422086 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1757685422086 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1757685422197 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1757685422213 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF19C6 " "Device EP4CGX30CF19C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1757685422358 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1757685422358 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ R6 " "Pin ~ALTERA_NCEO~ is reserved at location R6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 203 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1757685422358 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A4 " "Pin ~ALTERA_DATA0~ is reserved at location A4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 205 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1757685422358 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B4 " "Pin ~ALTERA_ASDO~ is reserved at location B4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 207 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1757685422358 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 209 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1757685422358 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D5 " "Pin ~ALTERA_DCLK~ is reserved at location D5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 211 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1757685422358 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1757685422358 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1757685422358 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "96 96 " "No exact pin location assignment(s) for 96 pins of 96 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fa\[0\] " "Pin fa\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fa[0] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fa[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fa\[1\] " "Pin fa\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fa[1] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fa[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fa\[2\] " "Pin fa\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fa[2] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fa[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fa\[3\] " "Pin fa\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fa[3] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fa[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fa\[4\] " "Pin fa\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fa[4] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fa[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fa\[5\] " "Pin fa\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fa[5] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fa[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fa\[6\] " "Pin fa\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fa[6] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fa[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fa\[7\] " "Pin fa\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fa[7] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fa[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fa\[8\] " "Pin fa\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fa[8] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fa[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fa\[9\] " "Pin fa\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fa[9] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fa[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fa\[10\] " "Pin fa\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fa[10] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fa[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fa\[11\] " "Pin fa\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fa[11] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fa[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fa\[12\] " "Pin fa\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fa[12] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fa[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fa\[13\] " "Pin fa\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fa[13] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fa[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fa\[14\] " "Pin fa\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fa[14] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fa[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fa\[15\] " "Pin fa\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fa[15] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fa[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fa\[16\] " "Pin fa\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fa[16] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fa[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fa\[17\] " "Pin fa\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fa[17] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fa[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fa\[18\] " "Pin fa\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fa[18] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fa[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fa\[19\] " "Pin fa\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fa[19] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fa[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fa\[20\] " "Pin fa\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fa[20] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fa[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fa\[21\] " "Pin fa\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fa[21] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fa[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fa\[22\] " "Pin fa\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fa[22] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fa[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fa\[23\] " "Pin fa\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fa[23] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fa[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fa\[24\] " "Pin fa\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fa[24] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fa[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fa\[25\] " "Pin fa\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fa[25] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fa[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fa\[26\] " "Pin fa\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fa[26] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fa[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fa\[27\] " "Pin fa\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fa[27] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fa[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fa\[28\] " "Pin fa\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fa[28] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fa[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fa\[29\] " "Pin fa\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fa[29] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fa[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fa\[30\] " "Pin fa\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fa[30] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fa[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fa\[31\] " "Pin fa\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fa[31] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fa[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fb\[0\] " "Pin fb\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fb[0] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fb[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fb\[1\] " "Pin fb\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fb[1] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fb[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fb\[2\] " "Pin fb\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fb[2] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fb[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fb\[3\] " "Pin fb\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fb[3] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fb[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fb\[4\] " "Pin fb\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fb[4] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fb[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fb\[5\] " "Pin fb\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fb[5] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fb[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fb\[6\] " "Pin fb\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fb[6] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fb[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fb\[7\] " "Pin fb\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fb[7] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fb[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fb\[8\] " "Pin fb\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fb[8] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fb[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fb\[9\] " "Pin fb\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fb[9] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fb[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fb\[10\] " "Pin fb\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fb[10] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fb[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fb\[11\] " "Pin fb\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fb[11] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fb[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fb\[12\] " "Pin fb\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fb[12] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fb[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fb\[13\] " "Pin fb\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fb[13] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fb[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fb\[14\] " "Pin fb\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fb[14] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fb[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fb\[15\] " "Pin fb\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fb[15] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fb[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fb\[16\] " "Pin fb\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fb[16] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fb[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fb\[17\] " "Pin fb\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fb[17] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fb[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fb\[18\] " "Pin fb\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fb[18] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fb[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fb\[19\] " "Pin fb\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fb[19] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fb[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fb\[20\] " "Pin fb\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fb[20] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fb[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fb\[21\] " "Pin fb\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fb[21] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fb[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fb\[22\] " "Pin fb\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fb[22] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fb[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fb\[23\] " "Pin fb\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fb[23] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fb[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fb\[24\] " "Pin fb\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fb[24] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fb[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fb\[25\] " "Pin fb\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fb[25] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fb[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fb\[26\] " "Pin fb\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fb[26] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fb[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fb\[27\] " "Pin fb\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fb[27] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fb[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fb\[28\] " "Pin fb\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fb[28] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fb[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fb\[29\] " "Pin fb\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fb[29] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fb[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fb\[30\] " "Pin fb\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fb[30] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fb[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fb\[31\] " "Pin fb\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fb[31] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 3 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fb[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fs\[0\] " "Pin fs\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fs[0] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fs\[1\] " "Pin fs\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fs[1] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fs\[2\] " "Pin fs\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fs[2] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fs\[3\] " "Pin fs\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fs[3] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fs[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fs\[4\] " "Pin fs\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fs[4] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fs[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fs\[5\] " "Pin fs\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fs[5] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fs[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fs\[6\] " "Pin fs\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fs[6] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fs[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fs\[7\] " "Pin fs\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fs[7] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fs[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fs\[8\] " "Pin fs\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fs[8] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fs[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fs\[9\] " "Pin fs\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fs[9] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fs[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fs\[10\] " "Pin fs\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fs[10] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fs[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fs\[11\] " "Pin fs\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fs[11] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fs[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fs\[12\] " "Pin fs\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fs[12] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fs[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fs\[13\] " "Pin fs\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fs[13] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fs[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fs\[14\] " "Pin fs\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fs[14] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fs[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fs\[15\] " "Pin fs\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fs[15] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fs[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fs\[16\] " "Pin fs\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fs[16] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fs[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fs\[17\] " "Pin fs\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fs[17] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fs[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fs\[18\] " "Pin fs\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fs[18] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fs[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fs\[19\] " "Pin fs\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fs[19] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fs[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fs\[20\] " "Pin fs\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fs[20] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fs[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fs\[21\] " "Pin fs\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fs[21] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fs[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fs\[22\] " "Pin fs\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fs[22] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fs[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fs\[23\] " "Pin fs\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fs[23] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fs[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fs\[24\] " "Pin fs\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fs[24] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fs[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fs\[25\] " "Pin fs\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fs[25] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fs[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fs\[26\] " "Pin fs\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fs[26] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fs[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fs\[27\] " "Pin fs\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fs[27] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fs[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fs\[28\] " "Pin fs\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fs[28] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fs[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fs\[29\] " "Pin fs\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fs[29] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fs[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fs\[30\] " "Pin fs\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fs[30] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fs[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fs\[31\] " "Pin fs\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fs[31] } } } { "floating_adder.v" "" { Text "C:/Verilog_training/floating_adder/floating_adder.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fs[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1757685423253 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1757685423253 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "floating_adder.sdc " "Synopsys Design Constraints File file not found: 'floating_adder.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1757685423519 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1757685423521 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1757685423521 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1757685423521 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1757685423523 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1757685423523 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1757685423523 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1757685423525 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1757685423525 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1757685423525 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1757685423525 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1757685423525 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1757685423525 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1757685423525 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1757685423525 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1757685423525 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1757685423527 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1757685423527 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "96 unused 2.5V 64 32 0 " "Number of I/O pins in group: 96 (unused VREF, 2.5V VCCIO, 64 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1757685423529 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1757685423529 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1757685423529 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1757685423529 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1757685423529 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1757685423529 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 28 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1757685423529 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1757685423529 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 18 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1757685423529 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 28 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1757685423529 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1757685423529 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1757685423529 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1757685423529 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1757685423529 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1757685423529 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1757685423571 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1757685425553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1757685425612 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1757685425619 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1757685425819 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1757685425819 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1757685426152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y21 X12_Y30 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y21 to location X12_Y30" {  } { { "loc" "" { Generic "C:/Verilog_training/floating_adder/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y21 to location X12_Y30"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y21 to location X12_Y30"} 0 21 13 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1757685426708 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1757685426708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1757685426828 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1757685426830 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1757685426830 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1757685426830 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1757685426837 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1757685426901 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1757685427078 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1757685427147 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1757685427318 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1757685427675 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Verilog_training/floating_adder/output_files/floating_adder.fit.smsg " "Generated suppressed messages file C:/Verilog_training/floating_adder/output_files/floating_adder.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1757685428544 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "13468 " "Peak virtual memory: 13468 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1757685428771 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 12 08:57:08 2025 " "Processing ended: Fri Sep 12 08:57:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1757685428771 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1757685428771 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1757685428771 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1757685428771 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1757685430058 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1757685430058 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 12 08:57:09 2025 " "Processing started: Fri Sep 12 08:57:09 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1757685430058 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1757685430058 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off floating_adder -c floating_adder " "Command: quartus_asm --read_settings_files=off --write_settings_files=off floating_adder -c floating_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1757685430058 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1757685431043 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1757685431052 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "13059 " "Peak virtual memory: 13059 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1757685431286 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 12 08:57:11 2025 " "Processing ended: Fri Sep 12 08:57:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1757685431286 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1757685431286 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1757685431286 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1757685431286 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1757685431891 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1757685432629 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1757685432629 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 12 08:57:12 2025 " "Processing started: Fri Sep 12 08:57:12 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1757685432629 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1757685432629 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta floating_adder -c floating_adder " "Command: quartus_sta floating_adder -c floating_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1757685432629 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1757685432686 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1757685432761 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1757685432842 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1757685432842 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "floating_adder.sdc " "Synopsys Design Constraints File file not found: 'floating_adder.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1757685433130 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1757685433130 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1757685433130 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1757685433130 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1757685433130 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1757685433130 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1757685433130 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1757685433130 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1757685433130 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1757685433130 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1757685433130 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1757685433146 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1757685433147 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1757685433147 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1757685433149 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1757685433153 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1757685433178 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1757685433520 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1757685433536 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1757685433536 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1757685433536 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1757685433536 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1757685433536 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1757685433536 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1757685433551 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1757685433553 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1757685433555 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1757685433557 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1757685433561 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1757685433714 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1757685433714 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1757685433714 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1757685433714 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1757685433714 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1757685433714 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1757685433724 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1757685433724 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1757685433724 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1757685434138 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1757685434138 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "13035 " "Peak virtual memory: 13035 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1757685434171 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 12 08:57:14 2025 " "Processing ended: Fri Sep 12 08:57:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1757685434171 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1757685434171 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1757685434171 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1757685434171 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1757685435414 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1757685435414 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 12 08:57:15 2025 " "Processing started: Fri Sep 12 08:57:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1757685435414 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1757685435414 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off floating_adder -c floating_adder " "Command: quartus_eda --read_settings_files=off --write_settings_files=off floating_adder -c floating_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1757685435414 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "floating_adder_6_1200mv_85c_slow.vho C:/Verilog_training/floating_adder/simulation/modelsim/ simulation " "Generated file floating_adder_6_1200mv_85c_slow.vho in folder \"C:/Verilog_training/floating_adder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1757685435750 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "floating_adder_6_1200mv_0c_slow.vho C:/Verilog_training/floating_adder/simulation/modelsim/ simulation " "Generated file floating_adder_6_1200mv_0c_slow.vho in folder \"C:/Verilog_training/floating_adder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1757685435768 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "floating_adder_min_1200mv_0c_fast.vho C:/Verilog_training/floating_adder/simulation/modelsim/ simulation " "Generated file floating_adder_min_1200mv_0c_fast.vho in folder \"C:/Verilog_training/floating_adder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1757685435783 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "floating_adder.vho C:/Verilog_training/floating_adder/simulation/modelsim/ simulation " "Generated file floating_adder.vho in folder \"C:/Verilog_training/floating_adder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1757685435797 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "floating_adder_6_1200mv_85c_vhd_slow.sdo C:/Verilog_training/floating_adder/simulation/modelsim/ simulation " "Generated file floating_adder_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Verilog_training/floating_adder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1757685435813 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "floating_adder_6_1200mv_0c_vhd_slow.sdo C:/Verilog_training/floating_adder/simulation/modelsim/ simulation " "Generated file floating_adder_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Verilog_training/floating_adder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1757685435830 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "floating_adder_min_1200mv_0c_vhd_fast.sdo C:/Verilog_training/floating_adder/simulation/modelsim/ simulation " "Generated file floating_adder_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Verilog_training/floating_adder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1757685435847 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "floating_adder_vhd.sdo C:/Verilog_training/floating_adder/simulation/modelsim/ simulation " "Generated file floating_adder_vhd.sdo in folder \"C:/Verilog_training/floating_adder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1757685435847 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "13000 " "Peak virtual memory: 13000 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1757685435897 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 12 08:57:15 2025 " "Processing ended: Fri Sep 12 08:57:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1757685435897 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1757685435897 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1757685435897 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1757685435897 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 117 s " "Quartus II Full Compilation was successful. 0 errors, 117 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1757685436465 ""}
