Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.65 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.65 secs
 
--> Reading design: testing_CNN_dbg.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "testing_CNN_dbg.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "testing_CNN_dbg"
Output Format                      : NGC
Target Device                      : xc3s1500-4-fg320

---- Source Options
Top Module Name                    : testing_CNN_dbg
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../ipcore_dir/blk_mem_gen_1.v" in library work
Compiling verilog file "../ipcore_dir/blk_mem_gen_0.v" in library work
Module <blk_mem_gen_1> compiled
Compiling verilog file "../ipcore_dir/blk_mem_gen2.v" in library work
Module <blk_mem_gen_0> compiled
Compiling verilog file "../implementation/USB2/okLibrary.v" in library work
Module <blk_mem_gen2> compiled
Module <okHost> compiled
Module <okCore> compiled
Module <okWireIn> compiled
Module <okWireOut> compiled
Module <okTriggerIn> compiled
Module <okTriggerOut> compiled
Module <okPipeIn> compiled
Module <okPipeOut> compiled
Module <okBTPipeIn> compiled
Module <okBTPipeOut> compiled
Compiling verilog file "../implementation/RP2serial.v" in library work
Module <okWireOR> compiled
Compiling verilog file "../implementation/clock_divider.v" in library work
Module <RP2serial> compiled
Compiling verilog file "../implementation/AER_mimic_wi_input.v" in library work
Module <clock_divider> compiled
Compiling verilog file "../implementation/testing_CNN_dbg.v" in library work
Module <AER_mimic_wi_input> compiled
Module <testing_CNN_dbg> compiled
No errors in compilation
Analysis of file <"testing_CNN_dbg.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <testing_CNN_dbg> in library <work> with parameters.
	S0 = "0000"
	S1 = "0001"
	S2 = "0010"
	S3 = "0011"
	S4 = "0100"
	SIM = "00000000000000000000000000000000"
	SS0 = "0000"
	SS1 = "0001"
	SS2 = "0010"
	SS3 = "0011"
	SSS0 = "0000"
	SSS1 = "0001"
	SSS2 = "0010"
	SSS3 = "0011"
	S_FEEDIN_IDLE = "0000"
	S_FEEDIN_IMG = "0010"
	S_FEEDIN_RGN = "0011"
	S_FEEDIN_START = "0001"
	S_FEEDIN_WAIT = "0100"
	S_dbg = "0101"
	S_init = "0110"
	S_wait = "0111"
	X_ADDR_WIDTH = "00000000000000000000000000001001"
	X_LENGTH = "00000000000000000000000101000000"
	Y_ADDR_WIDTH = "00000000000000000000000000001000"
	Y_DEPTH = "00000000000000000000000011110000"

Analyzing hierarchy for module <okWireOR> in library <work> with parameters.
	N = "00000000000000000000000000001111"

Analyzing hierarchy for module <okHost> in library <work>.

Analyzing hierarchy for module <clock_divider> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010000"

Analyzing hierarchy for module <RP2serial> in library <work> with parameters.
	CLK_DIVISOR = "00000000000000000000000000000101"
	MAX_NUM_OBJ = "00000000000000000000000000010000"
	X_WIDTH = "00000000000000000000000000001001"
	Y_WIDTH = "00000000000000000000000000001001"

Analyzing hierarchy for module <AER_mimic_wi_input> in library <work> with parameters.
	MAX_SIZE = "00000000000000010010110000000000"
	X_ADDR_WIDTH = "00000000000000000000000000001001"
	X_LENGTH = "00000000000000000000000101000000"
	Y_ADDR_WIDTH = "00000000000000000000000000001000"
	Y_DEPTH = "00000000000000000000000011110000"
	assert_low1 = "0011"
	assert_low2 = "0111"
	data_pass1 = "0010"
	data_pass2 = "0110"
	data_prepare1 = "0001"
	data_prepare2 = "0101"
	data_wait = "1001"
	deassert_high1 = "0100"
	deassert_high2 = "1000"
	idle = "0000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <testing_CNN_dbg>.
	S0 = 4'b0000
	S1 = 4'b0001
	S2 = 4'b0010
	S3 = 4'b0011
	S4 = 4'b0100
	SIM = 32'sb00000000000000000000000000000000
	SS0 = 4'b0000
	SS1 = 4'b0001
	SS2 = 4'b0010
	SS3 = 4'b0011
	SSS0 = 4'b0000
	SSS1 = 4'b0001
	SSS2 = 4'b0010
	SSS3 = 4'b0011
	S_FEEDIN_IDLE = 4'b0000
	S_FEEDIN_IMG = 4'b0010
	S_FEEDIN_RGN = 4'b0011
	S_FEEDIN_START = 4'b0001
	S_FEEDIN_WAIT = 4'b0100
	S_dbg = 4'b0101
	S_init = 4'b0110
	S_wait = 4'b0111
	X_ADDR_WIDTH = 32'sb00000000000000000000000000001001
	X_LENGTH = 32'sb00000000000000000000000101000000
	Y_ADDR_WIDTH = 32'sb00000000000000000000000000001000
	Y_DEPTH = 32'sb00000000000000000000000011110000
WARNING:Xst:2211 - "../ipcore_dir/blk_mem_gen_0.v" line 540: Instantiating black box module <blk_mem_gen_0>.
WARNING:Xst:2211 - "../ipcore_dir/blk_mem_gen_0.v" line 549: Instantiating black box module <blk_mem_gen_0>.
WARNING:Xst:2211 - "../ipcore_dir/blk_mem_gen_1.v" line 660: Instantiating black box module <blk_mem_gen_1>.
WARNING:Xst:2211 - "../ipcore_dir/blk_mem_gen_1.v" line 669: Instantiating black box module <blk_mem_gen_1>.
WARNING:Xst:2211 - "../ipcore_dir/blk_mem_gen2.v" line 1076: Instantiating black box module <blk_mem_gen2>.
WARNING:Xst:2211 - "../ipcore_dir/blk_mem_gen_0.v" line 1218: Instantiating black box module <blk_mem_gen_0>.
Module <testing_CNN_dbg> is correct for synthesis.
 
Analyzing module <okWireOR> in library <work>.
	N = 32'sb00000000000000000000000000001111
Module <okWireOR> is correct for synthesis.
 
Analyzing module <okHost> in library <work>.
Module <okHost> is correct for synthesis.
 
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <clkbuf> in unit <okHost>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf0> in unit <okHost>.
    Set user-defined property "DRIVE =  12" for instance <iobuf0> in unit <okHost>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf0> in unit <okHost>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf0> in unit <okHost>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf0> in unit <okHost>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf0> in unit <okHost>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf0> in unit <okHost>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf1> in unit <okHost>.
    Set user-defined property "DRIVE =  12" for instance <iobuf1> in unit <okHost>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf1> in unit <okHost>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf1> in unit <okHost>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf1> in unit <okHost>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf1> in unit <okHost>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf1> in unit <okHost>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf2> in unit <okHost>.
    Set user-defined property "DRIVE =  12" for instance <iobuf2> in unit <okHost>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf2> in unit <okHost>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf2> in unit <okHost>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf2> in unit <okHost>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf2> in unit <okHost>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf2> in unit <okHost>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf3> in unit <okHost>.
    Set user-defined property "DRIVE =  12" for instance <iobuf3> in unit <okHost>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf3> in unit <okHost>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf3> in unit <okHost>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf3> in unit <okHost>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf3> in unit <okHost>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf3> in unit <okHost>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf4> in unit <okHost>.
    Set user-defined property "DRIVE =  12" for instance <iobuf4> in unit <okHost>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf4> in unit <okHost>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf4> in unit <okHost>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf4> in unit <okHost>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf4> in unit <okHost>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf4> in unit <okHost>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf5> in unit <okHost>.
    Set user-defined property "DRIVE =  12" for instance <iobuf5> in unit <okHost>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf5> in unit <okHost>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf5> in unit <okHost>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf5> in unit <okHost>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf5> in unit <okHost>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf5> in unit <okHost>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf6> in unit <okHost>.
    Set user-defined property "DRIVE =  12" for instance <iobuf6> in unit <okHost>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf6> in unit <okHost>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf6> in unit <okHost>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf6> in unit <okHost>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf6> in unit <okHost>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf6> in unit <okHost>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf7> in unit <okHost>.
    Set user-defined property "DRIVE =  12" for instance <iobuf7> in unit <okHost>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf7> in unit <okHost>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf7> in unit <okHost>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf7> in unit <okHost>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf7> in unit <okHost>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf7> in unit <okHost>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf8> in unit <okHost>.
    Set user-defined property "DRIVE =  12" for instance <iobuf8> in unit <okHost>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf8> in unit <okHost>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf8> in unit <okHost>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf8> in unit <okHost>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf8> in unit <okHost>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf8> in unit <okHost>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf9> in unit <okHost>.
    Set user-defined property "DRIVE =  12" for instance <iobuf9> in unit <okHost>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf9> in unit <okHost>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf9> in unit <okHost>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf9> in unit <okHost>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf9> in unit <okHost>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf9> in unit <okHost>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf10> in unit <okHost>.
    Set user-defined property "DRIVE =  12" for instance <iobuf10> in unit <okHost>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf10> in unit <okHost>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf10> in unit <okHost>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf10> in unit <okHost>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf10> in unit <okHost>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf10> in unit <okHost>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf11> in unit <okHost>.
    Set user-defined property "DRIVE =  12" for instance <iobuf11> in unit <okHost>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf11> in unit <okHost>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf11> in unit <okHost>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf11> in unit <okHost>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf11> in unit <okHost>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf11> in unit <okHost>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf12> in unit <okHost>.
    Set user-defined property "DRIVE =  12" for instance <iobuf12> in unit <okHost>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf12> in unit <okHost>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf12> in unit <okHost>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf12> in unit <okHost>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf12> in unit <okHost>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf12> in unit <okHost>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf13> in unit <okHost>.
    Set user-defined property "DRIVE =  12" for instance <iobuf13> in unit <okHost>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf13> in unit <okHost>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf13> in unit <okHost>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf13> in unit <okHost>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf13> in unit <okHost>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf13> in unit <okHost>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf14> in unit <okHost>.
    Set user-defined property "DRIVE =  12" for instance <iobuf14> in unit <okHost>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf14> in unit <okHost>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf14> in unit <okHost>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf14> in unit <okHost>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf14> in unit <okHost>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf14> in unit <okHost>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf15> in unit <okHost>.
    Set user-defined property "DRIVE =  12" for instance <iobuf15> in unit <okHost>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf15> in unit <okHost>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <iobuf15> in unit <okHost>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf15> in unit <okHost>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf15> in unit <okHost>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf15> in unit <okHost>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <obuf0> in unit <okHost>.
    Set user-defined property "DRIVE =  12" for instance <obuf0> in unit <okHost>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <obuf0> in unit <okHost>.
    Set user-defined property "SLEW =  SLOW" for instance <obuf0> in unit <okHost>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <obuf1> in unit <okHost>.
    Set user-defined property "DRIVE =  12" for instance <obuf1> in unit <okHost>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <obuf1> in unit <okHost>.
    Set user-defined property "SLEW =  SLOW" for instance <obuf1> in unit <okHost>.
Analyzing module <clock_divider> in library <work>.
	WIDTH = 32'sb00000000000000000000000000010000
Module <clock_divider> is correct for synthesis.
 
Analyzing module <RP2serial> in library <work>.
	CLK_DIVISOR = 32'sb00000000000000000000000000000101
	MAX_NUM_OBJ = 32'sb00000000000000000000000000010000
	X_WIDTH = 32'sb00000000000000000000000000001001
	Y_WIDTH = 32'sb00000000000000000000000000001001
INFO:Xst:1433 - Contents of array <region_x_list> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <region_y_list> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <RP2serial> is correct for synthesis.
 
Analyzing module <AER_mimic_wi_input> in library <work>.
	MAX_SIZE = 32'sb00000000000000010010110000000000
	X_ADDR_WIDTH = 32'sb00000000000000000000000000001001
	X_LENGTH = 32'sb00000000000000000000000101000000
	Y_ADDR_WIDTH = 32'sb00000000000000000000000000001000
	Y_DEPTH = 32'sb00000000000000000000000011110000
	assert_low1 = 4'b0011
	assert_low2 = 4'b0111
	data_pass1 = 4'b0010
	data_pass2 = 4'b0110
	data_prepare1 = 4'b0001
	data_prepare2 = 4'b0101
	data_wait = 4'b1001
	deassert_high1 = 4'b0100
	deassert_high2 = 4'b1000
	idle = 4'b0000
Module <AER_mimic_wi_input> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <okWireOR>.
    Related source file is "../implementation/USB2/okLibrary.v".
Unit <okWireOR> synthesized.


Synthesizing Unit <clock_divider>.
    Related source file is "../implementation/clock_divider.v".
    Found 18-bit subtractor for signal <$sub0000> created at line 24.
    Found 16-bit comparator less for signal <clock_out$cmp_lt0000> created at line 27.
    Found 16-bit up counter for signal <counter>.
    Found 18-bit comparator greatequal for signal <counter$cmp_ge0000> created at line 24.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <clock_divider> synthesized.


Synthesizing Unit <RP2serial>.
    Related source file is "../implementation/RP2serial.v".
    Found 32x9-bit dual-port RAM <Mram_region_x_list> for signal <region_x_list>.
    Found 32x9-bit dual-port RAM <Mram_region_y_list> for signal <region_y_list>.
    Found finite state machine <FSM_0> for signal <read_stm_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <main_stm_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_div                   (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <region_rd_en>.
    Found 1-bit register for signal <cnn_region_done>.
    Found 1-bit register for signal <cnn_region_valid>.
    Found 5-bit register for signal <bit_cnt>.
    Found 5-bit adder for signal <bit_cnt$addsub0000> created at line 229.
    Found 1-bit register for signal <clk_div>.
    Found 8-bit up counter for signal <cnt>.
    Found 6-bit register for signal <cnt_index>.
    Found 6-bit adder for signal <cnt_index$addsub0000> created at line 217.
    Found 7-bit comparator less for signal <main_stm_state$cmp_lt0000> created at line 212.
    Found 5-bit comparator less for signal <main_stm_state$cmp_lt0001> created at line 228.
    Found 5-bit comparator greater for signal <read_stm_state$cmp_gt0000> created at line 79.
    Found 5-bit register for signal <region_cnt>.
    Found 5-bit adder for signal <region_cnt$addsub0000> created at line 91.
    Found 5-bit register for signal <region_num>.
    Found 5-bit comparator lessequal for signal <region_num$cmp_le0000> created at line 79.
    Found 1-bit register for signal <region_rd_over>.
    Found 1-bit register for signal <state_sync>.
    Found 1-bit register for signal <x_bit_internal>.
    Found 9-bit register for signal <x_out_buf>.
    Found 1-bit register for signal <y_bit_internal>.
    Found 9-bit register for signal <y_out_buf>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   2 RAM(s).
	inferred   1 Counter(s).
	inferred  47 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <RP2serial> synthesized.


Synthesizing Unit <AER_mimic_wi_input>.
    Related source file is "../implementation/AER_mimic_wi_input.v".
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 22                                             |
    | Inputs             | 7                                              |
    | Outputs            | 10                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:643 - "../implementation/AER_mimic_wi_input.v" line 64: The result of a 8x10-bit multiplication is partially used. Only the 17 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 10-bit register for signal <AER_data>.
    Found 17-bit adder for signal <addr>.
    Found 1-bit register for signal <AER_nreq>.
    Found 8x10-bit multiplier for signal <addr$mult0001> created at line 64.
    Found 9-bit register for signal <addr_x>.
    Found 9-bit adder for signal <addr_x$share0000> created at line 90.
    Found 8-bit register for signal <addr_y>.
    Found 8-bit adder for signal <addr_y$share0000> created at line 90.
    Found 8-bit adder for signal <AER_data$sub0000> created at line 119.
    Found 1-bit register for signal <polarity>.
    Found 9-bit comparator less for signal <state$cmp_lt0000> created at line 110.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  29 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   1 Comparator(s).
Unit <AER_mimic_wi_input> synthesized.


Synthesizing Unit <okHost>.
    Related source file is "../implementation/USB2/okLibrary.v".
Unit <okHost> synthesized.


Synthesizing Unit <testing_CNN_dbg>.
    Related source file is "../implementation/testing_CNN_dbg.v".
WARNING:Xst:647 - Input <top_BiasBitIN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n_sync> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <top_BiasLatch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <top_BiasClock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_dout_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <top_BiasDiagSel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <top_BiasAddrSel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <conv_done1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <wi08_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wi05_data<15:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wi03_data<15:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wi01_data<15:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wi00_data<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <valid_op_from_mem> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <to61_trig> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <to60_trig<15:2>> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000.
WARNING:Xst:646 - Signal <ti41_trig<15:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ti40_trig> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rp_feedin> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <region_rd_en> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <po_cnt_reg1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <po_cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pi83_data<15:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pi80_data<15:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_dout_classout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_addra_classout> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_addr2<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_addr1<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <level_input> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <fifo_full> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <fifo_empty> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <ext_cnn_rd_done_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_valid_wren> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_valid_rden> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_region_num> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_cnn> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnn_busy_reg1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <class_output> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <busy_frame_chip> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <aer_feedin> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_3> for signal <state_feedin>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 6                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <state_cnn_done>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 4                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <state_cnn_ext_cnn_done>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 4                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <state_read_cnn>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 19                                             |
    | Inputs             | 10                                             |
    | Outputs            | 8                                              |
    | Clock              | clk_div                   (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0110                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:643 - "../implementation/testing_CNN_dbg.v" line 295: The result of a 8x10-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "../implementation/testing_CNN_dbg.v" line 477: The result of a 8x10-bit multiplication is partially used. Only the 17 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "../implementation/testing_CNN_dbg.v" line 478: The result of a 8x10-bit multiplication is partially used. Only the 17 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "../implementation/testing_CNN_dbg.v" line 479: The result of a 8x10-bit multiplication is partially used. Only the 17 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 1-bit tristate buffer for signal <i2c_scl>.
    Found 1-bit tristate buffer for signal <i2c_sda>.
    Found 6-bit adder for signal <add0000$add0000> created at line 619.
    Found 9-bit up counter for signal <addr_x_0>.
    Found 9-bit comparator greatequal for signal <addr_x_0$cmp_ge0000> created at line 488.
    Found 9-bit comparator less for signal <addr_x_0$cmp_lt0000> created at line 489.
    Found 9-bit up counter for signal <addr_x_1>.
    Found 9-bit comparator greatequal for signal <addr_x_1$cmp_ge0000> created at line 499.
    Found 9-bit comparator less for signal <addr_x_1$cmp_lt0000> created at line 500.
    Found 8-bit register for signal <addr_y_0>.
    Found 8-bit adder for signal <addr_y_0$addsub0000> created at line 494.
    Found 8-bit register for signal <addr_y_1>.
    Found 8-bit adder for signal <addr_y_1$addsub0000> created at line 505.
    Found 1-bit register for signal <busy_frame_delay>.
    Found 1-bit register for signal <busy_frame_local>.
    Found 1-bit register for signal <classify_done>.
    Found 24-bit register for signal <clk_capture>.
    Found 1-bit register for signal <clk_en>.
    Found 1-bit register for signal <cnn_computing>.
    Found 10-bit comparator less for signal <cnn_computing$cmp_lt0000> created at line 1117.
    Found 1-bit register for signal <cnn_done_flag>.
    Found 5-bit register for signal <cnt>.
    Found 5-bit adder for signal <cnt$addsub0000> created at line 620.
    Found 6-bit comparator less for signal <cnt$cmp_lt0000> created at line 619.
    Found 5-bit register for signal <cnt_addr>.
    Found 10-bit register for signal <cnt_after_start_cnn>.
    Found 10-bit adder for signal <cnt_after_start_cnn$addsub0000> created at line 1118.
    Found 5-bit register for signal <cnt_feedin_rgn>.
    Found 5-bit adder for signal <cnt_feedin_rgn$addsub0000> created at line 400.
    Found 4-bit register for signal <cnt_frame>.
    Found 4-bit adder for signal <cnt_frame$addsub0000>.
    Found 8-bit up counter for signal <cnt_valid>.
    Found 8-bit register for signal <cnt_wait>.
    Found 8-bit adder for signal <cnt_wait$share0000> created at line 890.
    Found 5-bit register for signal <counter1>.
    Found 5-bit adder for signal <counter1$addsub0000> created at line 1007.
    Found 5-bit up counter for signal <counter3>.
    Found 23-bit register for signal <data_in1>.
    Found 24-bit register for signal <data_out>.
    Found 5-bit comparator less for signal <data_out$cmp_lt0000> created at line 1396.
    Found 6-bit comparator equal for signal <data_valid$cmp_eq0000> created at line 589.
    Found 5-bit comparator greater for signal <data_valid$cmp_gt0000> created at line 589.
    Found 1-bit register for signal <data_valid_reg>.
    Found 17-bit up counter for signal <dbg_rd80_addr>.
    Found 5-bit up counter for signal <dbg_rd81_addr>.
    Found 5-bit up counter for signal <dbg_rd82_addr>.
    Found 17-bit up counter for signal <dbg_rd83_addr>.
    Found 16-bit register for signal <done_cnt>.
    Found 16-bit adder for signal <done_cnt$addsub0000> created at line 772.
    Found 1-bit register for signal <done_lowf>.
    Found 16-bit register for signal <ext_cnn_done_cnt>.
    Found 16-bit adder for signal <ext_cnn_done_cnt$addsub0000> created at line 815.
    Found 1-bit register for signal <ext_cnn_done_lowf>.
    Found 1-bit register for signal <frame_en>.
    Found 8x10-bit multiplier for signal <frame_ms$mult0001> created at line 295.
    Found 16x8-bit multiplier for signal <frame_period$mult0000> created at line 296.
    Found 32-bit up counter for signal <frame_timer>.
    Found 32-bit comparator less for signal <frame_timer$cmp_lt0000> created at line 307.
    Found 1-bit register for signal <img_update>.
    Found 5-bit up counter for signal <mem_addr1_wr>.
    Found 5-bit up counter for signal <mem_addr2_wr>.
    Found 17-bit adder for signal <mem_addr_rd>.
    Found 8x10-bit multiplier for signal <mem_addr_rd$mult0001> created at line 477.
    Found 17-bit register for signal <mem_addr_rd_reg>.
    Found 17-bit adder for signal <mem_addr_wr_0>.
    Found 8x10-bit multiplier for signal <mem_addr_wr_0$mult0001> created at line 478.
    Found 17-bit adder for signal <mem_addr_wr_1>.
    Found 8x10-bit multiplier for signal <mem_addr_wr_1$mult0001> created at line 479.
    Found 11-bit up counter for signal <mem_addra_classout1>.
    Found 11-bit up counter for signal <mem_addrb_classout>.
    Found 17-bit up counter for signal <mem_dbg_addr_rd>.
    Found 17-bit up counter for signal <mem_dbg_addr_wr>.
    Found 1-bit register for signal <read_cnn_data_out>.
    Found 16-bit register for signal <readclass_cnt>.
    Found 16-bit adder for signal <readclass_cnt$addsub0000> created at line 1017.
    Found 16-bit register for signal <region_cnt>.
    Found 16-bit adder for signal <region_cnt$addsub0000> created at line 1000.
    Found 1-bit register for signal <region_valid>.
    Found 1-bit register for signal <rgn_update>.
    Found 7-bit register for signal <spi_addr_readcnn>.
    Found 16-bit register for signal <spi_data_readcnn>.
    Found 1-bit register for signal <spi_wr_readcnn>.
    Found 1-bit register for signal <sr_read_cnn_data_out>.
    Found 1-bit register for signal <sr_read_cnn_data_out_done>.
    Found 16-bit comparator less for signal <state_read_cnn$cmp_lt0000> created at line 975.
    Found 5-bit comparator less for signal <state_read_cnn$cmp_lt0001> created at line 1006.
    Found 1-bit register for signal <timer_advance>.
    Found 24-bit register for signal <update>.
    Found 16-bit register for signal <wo20_datareg>.
    Summary:
	inferred   4 Finite State Machine(s).
	inferred  15 Counter(s).
	inferred 291 D-type flip-flop(s).
	inferred  16 Adder/Subtractor(s).
	inferred   5 Multiplier(s).
	inferred  12 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   2 Tristate(s).
Unit <testing_CNN_dbg> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x9-bit dual-port RAM                                : 2
# Multipliers                                          : 6
 16x8-bit multiplier                                   : 1
 8x10-bit multiplier                                   : 5
# Adders/Subtractors                                   : 25
 10-bit adder                                          : 1
 16-bit adder                                          : 3
 17-bit adder                                          : 4
 18-bit subtractor                                     : 3
 4-bit adder                                           : 1
 5-bit adder                                           : 5
 6-bit adder                                           : 2
 8-bit adder                                           : 5
 9-bit adder                                           : 1
# Counters                                             : 19
 11-bit up counter                                     : 2
 16-bit up counter                                     : 3
 17-bit up counter                                     : 4
 32-bit up counter                                     : 1
 5-bit up counter                                      : 5
 8-bit up counter                                      : 2
 9-bit up counter                                      : 2
# Registers                                            : 55
 1-bit register                                        : 26
 10-bit register                                       : 2
 16-bit register                                       : 5
 17-bit register                                       : 1
 23-bit register                                       : 1
 24-bit register                                       : 3
 4-bit register                                        : 1
 5-bit register                                        : 7
 6-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 4
 9-bit register                                        : 3
# Comparators                                          : 23
 10-bit comparator less                                : 1
 16-bit comparator less                                : 4
 18-bit comparator greatequal                          : 3
 32-bit comparator less                                : 1
 5-bit comparator greater                              : 2
 5-bit comparator less                                 : 3
 5-bit comparator lessequal                            : 1
 6-bit comparator equal                                : 1
 6-bit comparator less                                 : 1
 7-bit comparator less                                 : 1
 9-bit comparator greatequal                           : 2
 9-bit comparator less                                 : 3
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <state_read_cnn/FSM> on signal <state_read_cnn[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 011
 0001  | 010
 0010  | 111
 0011  | 101
 0100  | 100
 0101  | 110
 0110  | 000
 0111  | 001
-------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <state_cnn_ext_cnn_done/FSM> on signal <state_cnn_ext_cnn_done[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0
 0001  | 1
-------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <state_cnn_done/FSM> on signal <state_cnn_done[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0
 0001  | 1
-------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <state_feedin/FSM> on signal <state_feedin[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0001  | 001
 0010  | 011
 0011  | 010
 0100  | 110
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <aer_mimic_u1/state/FSM> on signal <state[1:10]> with one-hot encoding.
---------------------
 State | Encoding
---------------------
 0000  | 0000000001
 0001  | 0000000010
 0010  | 0000000100
 0011  | 0000001000
 0100  | 0000010000
 0101  | 0000100000
 0110  | 0001000000
 0111  | 0100000000
 1000  | 1000000000
 1001  | 0010000000
---------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <RP2serial_1/main_stm_state/FSM> on signal <main_stm_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <RP2serial_1/read_stm_state/FSM> on signal <read_stm_state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 10
-------------------
Reading core <okWireIn.ngc>.
Reading core <okWireOut.ngc>.
Reading core <okTriggerIn.ngc>.
Reading core <okTriggerOut.ngc>.
Reading core <okPipeIn.ngc>.
Reading core <okPipeOut.ngc>.
Reading core <../ipcore_dir/blk_mem_gen_0.ngc>.
Reading core <../ipcore_dir/blk_mem_gen_1.ngc>.
Reading core <../ipcore_dir/blk_mem_gen2.ngc>.
Reading core <okCore.ngc>.
Loading core <okWireIn> for timing and area information for instance <ep00>.
Loading core <okWireIn> for timing and area information for instance <ep01>.
Loading core <okWireIn> for timing and area information for instance <ep02>.
Loading core <okWireIn> for timing and area information for instance <ep03>.
Loading core <okWireIn> for timing and area information for instance <ep04>.
Loading core <okWireIn> for timing and area information for instance <ep05>.
Loading core <okWireIn> for timing and area information for instance <ep06>.
Loading core <okWireIn> for timing and area information for instance <ep07>.
Loading core <okWireIn> for timing and area information for instance <ep08>.
Loading core <okWireOut> for timing and area information for instance <ep20>.
Loading core <okWireOut> for timing and area information for instance <ep21>.
Loading core <okWireOut> for timing and area information for instance <ep22>.
Loading core <okTriggerIn> for timing and area information for instance <ep40>.
Loading core <okTriggerIn> for timing and area information for instance <ep41>.
Loading core <okTriggerOut> for timing and area information for instance <ep60>.
Loading core <okTriggerOut> for timing and area information for instance <ep61>.
Loading core <okPipeIn> for timing and area information for instance <ep80>.
Loading core <okPipeIn> for timing and area information for instance <ep81>.
Loading core <okPipeIn> for timing and area information for instance <ep82>.
Loading core <okPipeIn> for timing and area information for instance <ep83>.
Loading core <okPipeOut> for timing and area information for instance <epa0>.
Loading core <okPipeOut> for timing and area information for instance <epa1>.
Loading core <okPipeOut> for timing and area information for instance <epa2>.
Loading core <okPipeOut> for timing and area information for instance <epa3>.
Loading core <okPipeOut> for timing and area information for instance <epa4>.
Loading core <okPipeOut> for timing and area information for instance <epa5>.
Loading core <blk_mem_gen_0> for timing and area information for instance <ext_mem_0>.
Loading core <blk_mem_gen_0> for timing and area information for instance <ext_mem_1>.
Loading core <blk_mem_gen_1> for timing and area information for instance <rgn_x>.
Loading core <blk_mem_gen_1> for timing and area information for instance <rgn_y>.
Loading core <blk_mem_gen2> for timing and area information for instance <mem_classout>.
Loading core <blk_mem_gen_0> for timing and area information for instance <mem_dbg1>.
Loading core <okCore> for timing and area information for instance <hicore>.
WARNING:Xst:1710 - FF/Latch <spi_addr_readcnn_0> (without init value) has a constant value of 0 in block <testing_CNN_dbg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <spi_addr_readcnn_2> (without init value) has a constant value of 0 in block <testing_CNN_dbg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <spi_addr_readcnn_6> (without init value) has a constant value of 0 in block <testing_CNN_dbg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <cnt_addr_4> of sequential type is unconnected in block <testing_CNN_dbg>.

Synthesizing (advanced) Unit <RP2serial>.
INFO:Xst:3231 - The small RAM <Mram_region_x_list> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 9-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <region_valid_0> | high     |
    |     addrA          | connected to signal <region_cnt>    |          |
    |     diA            | connected to signal <region_x>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 9-bit                     |          |
    |     addrB          | connected to signal <cnt_index>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_region_y_list> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 9-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <region_valid_1> | high     |
    |     addrA          | connected to signal <region_cnt>    |          |
    |     diA            | connected to signal <region_y>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 9-bit                     |          |
    |     addrB          | connected to signal <cnt_index>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RP2serial> synthesized (advanced).
WARNING:Xst:2677 - Node <cnt_addr_4> of sequential type is unconnected in block <testing_CNN_dbg>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 7
# RAMs                                                 : 2
 32x9-bit dual-port distributed RAM                    : 2
# Multipliers                                          : 6
 16x8-bit multiplier                                   : 1
 8x10-bit multiplier                                   : 5
# Adders/Subtractors                                   : 25
 10-bit adder                                          : 1
 16-bit adder                                          : 3
 17-bit adder                                          : 4
 18-bit subtractor                                     : 3
 4-bit adder                                           : 1
 5-bit adder                                           : 5
 6-bit adder                                           : 2
 8-bit adder                                           : 5
 9-bit adder                                           : 1
# Counters                                             : 19
 11-bit up counter                                     : 2
 16-bit up counter                                     : 3
 17-bit up counter                                     : 4
 32-bit up counter                                     : 1
 5-bit up counter                                      : 5
 8-bit up counter                                      : 2
 9-bit up counter                                      : 2
# Registers                                            : 348
 Flip-Flops                                            : 348
# Comparators                                          : 23
 10-bit comparator less                                : 1
 16-bit comparator less                                : 4
 18-bit comparator greatequal                          : 3
 32-bit comparator less                                : 1
 5-bit comparator greater                              : 2
 5-bit comparator less                                 : 3
 5-bit comparator lessequal                            : 1
 6-bit comparator equal                                : 1
 6-bit comparator less                                 : 1
 7-bit comparator less                                 : 1
 9-bit comparator greatequal                           : 2
 9-bit comparator less                                 : 3
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <spi_addr_readcnn_0> (without init value) has a constant value of 0 in block <testing_CNN_dbg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <spi_addr_readcnn_2> (without init value) has a constant value of 0 in block <testing_CNN_dbg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <spi_addr_readcnn_6> (without init value) has a constant value of 0 in block <testing_CNN_dbg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <mem_addr1_wr_4> of sequential type is unconnected in block <testing_CNN_dbg>.
WARNING:Xst:2677 - Node <dbg_rd81_addr_4> of sequential type is unconnected in block <testing_CNN_dbg>.
WARNING:Xst:2677 - Node <dbg_rd82_addr_4> of sequential type is unconnected in block <testing_CNN_dbg>.
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram of type RAMB16_S1_S1 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_noinit.ram/dpram.dp1x1.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_noinit.ram/dpram.dp1x1.ram of type RAMB16_S1_S1 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram of type RAMB16_S1_S1 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_noinit.ram/dpram.dp1x1.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_noinit.ram/dpram.dp1x1.ram of type RAMB16_S1_S1 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_noinit.ram/dpram.dp1x1.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_noinit.ram/dpram.dp1x1.ram of type RAMB16_S1_S1 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_noinit.ram/dpram.dp1x1.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_noinit.ram/dpram.dp1x1.ram of type RAMB16_S1_S1 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp1x1.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp1x1.ram of type RAMB16_S1_S1 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp1x1.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp1x1.ram of type RAMB16_S1_S1 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram of type RAMB16_S1_S1 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_noinit.ram/dpram.dp1x1.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_noinit.ram/dpram.dp1x1.ram of type RAMB16_S1_S1 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram of type RAMB16_S1_S1 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_noinit.ram/dpram.dp1x1.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_noinit.ram/dpram.dp1x1.ram of type RAMB16_S1_S1 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_noinit.ram/dpram.dp1x1.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_noinit.ram/dpram.dp1x1.ram of type RAMB16_S1_S1 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_noinit.ram/dpram.dp1x1.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_noinit.ram/dpram.dp1x1.ram of type RAMB16_S1_S1 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp1x1.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp1x1.ram of type RAMB16_S1_S1 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp1x1.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp1x1.ram of type RAMB16_S1_S1 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram of type RAMB16_S36_S36 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram of type RAMB16_S36_S36 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp9x9.ram of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp9x9.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp9x9.ram of type RAMB16_S9_S9 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram of type RAMB16_S1_S1 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_noinit.ram/dpram.dp1x1.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s3_noinit.ram/dpram.dp1x1.ram of type RAMB16_S1_S1 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram of type RAMB16_S1_S1 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_noinit.ram/dpram.dp1x1.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_noinit.ram/dpram.dp1x1.ram of type RAMB16_S1_S1 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_noinit.ram/dpram.dp1x1.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_noinit.ram/dpram.dp1x1.ram of type RAMB16_S1_S1 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_noinit.ram/dpram.dp1x1.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_noinit.ram/dpram.dp1x1.ram of type RAMB16_S1_S1 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp1x1.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp1x1.ram of type RAMB16_S1_S1 has been replaced by RAMB16
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp1x1.ram in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp1x1.ram of type RAMB16_S1_S1 has been replaced by RAMB16

Optimizing unit <testing_CNN_dbg> ...

Optimizing unit <okWireOR> ...

Optimizing unit <clock_divider> ...

Optimizing unit <RP2serial> ...
INFO:Xst:2261 - The FF/Latch <region_rd_en> in Unit <RP2serial> is equivalent to the following FF/Latch, which will be removed : <read_stm_state_FSM_FFd2> 
INFO:Xst:2261 - The FF/Latch <region_rd_en> in Unit <RP2serial> is equivalent to the following FF/Latch, which will be removed : <read_stm_state_FSM_FFd2> 
WARNING:Xst:1710 - FF/Latch <bit_cnt_4> (without init value) has a constant value of 0 in block <RP2serial>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <region_rd_en> in Unit <RP2serial> is equivalent to the following FF/Latch, which will be removed : <read_stm_state_FSM_FFd2> 
WARNING:Xst:1710 - FF/Latch <bit_cnt_4> (without init value) has a constant value of 0 in block <RP2serial>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <region_rd_en> in Unit <RP2serial> is equivalent to the following FF/Latch, which will be removed : <read_stm_state_FSM_FFd2> 

Optimizing unit <AER_mimic_wi_input> ...

Optimizing unit <okHost> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block testing_CNN_dbg, actual ratio is 10.
FlipFlop RP2serial_1/cnt_index_1 has been replicated 1 time(s)
FlipFlop RP2serial_1/cnt_index_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 594
 Flip-Flops                                            : 594

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : testing_CNN_dbg.ngr
Top Level Output File Name         : testing_CNN_dbg
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes

Design Statistics
# IOs                              : 101

Cell Usage :
# BELS                             : 3008
#      GND                         : 61
#      INV                         : 81
#      LUT1                        : 201
#      LUT2                        : 552
#      LUT2_D                      : 4
#      LUT2_L                      : 1
#      LUT3                        : 356
#      LUT3_D                      : 4
#      LUT3_L                      : 4
#      LUT4                        : 715
#      LUT4_D                      : 16
#      LUT4_L                      : 46
#      MUXCY                       : 489
#      MUXF5                       : 74
#      MUXF6                       : 4
#      VCC                         : 17
#      XORCY                       : 383
# FlipFlops/Latches                : 1340
#      FDC                         : 350
#      FDCE                        : 313
#      FDE                         : 92
#      FDP                         : 2
#      FDPE                        : 1
#      FDR                         : 106
#      FDRE                        : 440
#      FDRS                        : 34
#      FDRSE                       : 1
#      FDS                         : 1
# RAMS                             : 64
#      RAM16X1D                    : 36
#      RAMB16                      : 28
# Clock Buffers                    : 6
#      BUFG                        : 5
#      BUFGDLL                     : 1
# IO Buffers                       : 92
#      IBUF                        : 32
#      IOBUF                       : 16
#      OBUF                        : 42
#      OBUFT                       : 2
# MULTs                            : 6
#      MULT18X18                   : 6
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1500fg320-4 

 Number of Slices:                     1317  out of  13312     9%  
 Number of Slice Flip Flops:           1340  out of  26624     5%  
 Number of 4 input LUTs:               2052  out of  26624     7%  
    Number used as logic:              1980
    Number used as RAMs:                 72
 Number of IOs:                         101
 Number of bonded IOBs:                  92  out of    221    41%  
 Number of BRAMs:                        28  out of     32    87%  
 Number of MULT18X18s:                    6  out of     32    18%  
 Number of GCLKs:                         6  out of      8    75%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                     | Clock buffer(FF name)                                                                                      | Load  |
-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------+
hi_in<0>                                                                                         | BUFGDLL                                                                                                    | 794   |
clk_div_u0/Mcompar_clock_out_cmp_lt0000_cy<15>1(clk_div_u0/Mcompar_clock_out_cmp_lt0000_cy<15>:O)| BUFG(*)(ep41/trigff0_0)                                                                                    | 283   |
clk_div_u2/Mcompar_clock_out_cmp_lt0000_cy<15>1(clk_div_u2/Mcompar_clock_out_cmp_lt0000_cy<15>:O)| BUFG(*)(ext_mem_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0)| 235   |
clk_top_OBUF1(clk_top1:O)                                                                        | BUFG(*)(busy_frame_local)                                                                                  | 34    |
sys_clk1                                                                                         | IBUF+BUFG                                                                                                  | 48    |
RP2serial_1/cnn_region_clk                                                                       | BUFG                                                                                                       | 38    |
-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------+------------------------+-------+
Control Signal                             | Buffer(FF name)        | Load  |
-------------------------------------------+------------------------+-------+
ep00/ep_dataout<0>(ep00/ep_dataout_0:Q)    | NONE(addr_x_0_0)       | 436   |
okHI/hicore/ok1<25>(okHI/hicore/ti_reset:Q)| NONE(ep40/ep_trigger_0)| 196   |
trig_input(trig_input2:O)                  | NONE(mem_dbg_addr_rd_0)| 34    |
-------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 13.349ns (Maximum Frequency: 74.912MHz)
   Minimum input arrival time before clock: 8.651ns
   Maximum output required time after clock: 17.851ns
   Maximum combinational path delay: 7.342ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'hi_in<0>'
  Clock period: 12.826ns (frequency: 77.966MHz)
  Total number of paths / destination ports: 32035 / 2157
-------------------------------------------------------------------------
Delay:               12.826ns (Levels of Logic = 11)
  Source:            okHI/hicore/ti_addr_0 (FF)
  Destination:       okHI/hicore/hi_dataout_0 (FF)
  Source Clock:      hi_in<0> rising
  Destination Clock: hi_in<0> rising

  Data Path: okHI/hicore/ti_addr_0 to okHI/hicore/hi_dataout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             32   0.720   2.192  ti_addr_0 (ok1<16>)
     end scope: 'hicore'
     end scope: 'okHI'
     begin scope: 'epa3'
     LUT4:I0->O            1   0.551   1.140  ok2<16>826 (ok2<16>826)
     LUT4:I0->O           18   0.551   1.756  ok2<16>8136 (ok2<16>)
     LUT2:I0->O            1   0.551   1.140  ok2_6_mux00001 (ok2<6>)
     end scope: 'epa3'
     begin scope: 'wireOR'
     LUT4:I0->O            1   0.551   0.869  ok2<6>4 (ok2<6>4)
     LUT3:I2->O            1   0.551   1.140  ok2<6>37 (ok2<6>)
     end scope: 'wireOR'
     begin scope: 'okHI'
     begin scope: 'hicore'
     LUT4:I0->O            1   0.551   0.000  hi_dataout_mux0000<6>1 (hi_dataout_mux0000<6>1)
     MUXF5:I0->O           1   0.360   0.000  hi_dataout_mux0000<6>_f5 (hi_dataout_mux0000<6>)
     FDE:D                     0.203          hi_dataout_6
    ----------------------------------------
    Total                     12.826ns (4.589ns logic, 8.237ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_div_u0/Mcompar_clock_out_cmp_lt0000_cy<15>1'
  Clock period: 11.626ns (frequency: 86.014MHz)
  Total number of paths / destination ports: 5044 / 391
-------------------------------------------------------------------------
Delay:               11.626ns (Levels of Logic = 8)
  Source:            readclass_cnt_5 (FF)
  Destination:       spi_data_readcnn_0 (FF)
  Source Clock:      clk_div_u0/Mcompar_clock_out_cmp_lt0000_cy<15>1 rising
  Destination Clock: clk_div_u0/Mcompar_clock_out_cmp_lt0000_cy<15>1 rising

  Data Path: readclass_cnt_5 to spi_data_readcnn_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.720   1.260  readclass_cnt_5 (readclass_cnt_5)
     LUT4:I0->O            1   0.551   0.996  state_read_cnn_cmp_eq000123 (state_read_cnn_cmp_eq000123)
     LUT4:I1->O            4   0.551   1.112  state_read_cnn_cmp_eq000174 (state_read_cnn_cmp_eq0001)
     LUT2_D:I1->O          5   0.551   0.989  state_read_cnn_FSM_FFd3-In24 (N24)
     LUT4:I2->O            1   0.551   0.000  spi_data_readcnn_mux0000<0>1_F (N250)
     MUXF5:I0->O           7   0.360   1.134  spi_data_readcnn_mux0000<0>1 (N9)
     LUT3:I2->O            1   0.551   0.869  spi_data_readcnn_mux0000<0>12_SW0 (N214)
     LUT3_L:I2->LO         1   0.551   0.126  spi_data_readcnn_mux0000<0>12 (spi_data_readcnn_mux0000<0>12)
     LUT4:I3->O            1   0.551   0.000  spi_data_readcnn_mux0000<0>30 (spi_data_readcnn_mux0000<0>)
     FDC:D                     0.203          spi_data_readcnn_15
    ----------------------------------------
    Total                     11.626ns (5.140ns logic, 6.486ns route)
                                       (44.2% logic, 55.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_div_u2/Mcompar_clock_out_cmp_lt0000_cy<15>1'
  Clock period: 13.349ns (frequency: 74.912MHz)
  Total number of paths / destination ports: 27627 / 745
-------------------------------------------------------------------------
Delay:               13.349ns (Levels of Logic = 8)
  Source:            aer_mimic_u1/addr_y_4 (FF)
  Destination:       ext_mem_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram (RAM)
  Source Clock:      clk_div_u2/Mcompar_clock_out_cmp_lt0000_cy<15>1 rising
  Destination Clock: clk_div_u2/Mcompar_clock_out_cmp_lt0000_cy<15>1 rising

  Data Path: aer_mimic_u1/addr_y_4 to ext_mem_0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.720   1.124  addr_y_4 (addr_y_4)
     MULT18X18:A4->P15     1   3.615   1.140  Mmult_addr_mult0001 (addr_mult0001<15>)
     LUT1:I0->O            1   0.551   0.000  Madd_addr_cy<15>_rt (Madd_addr_cy<15>_rt)
     MUXCY:S->O            0   0.500   0.000  Madd_addr_cy<15> (Madd_addr_cy<15>)
     XORCY:CI->O           2   0.904   0.945  Madd_addr_xor<16> (addr<16>)
     end scope: 'aer_mimic_u1'
     LUT3:I2->O            9   0.551   1.463  mem_addr_rd_1<16> (mem_addr_rd_1<16>)
     begin scope: 'ext_mem_1'
     LUT3:I0->O            1   0.551   0.801  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[2]_PWR_16_o_equal_5_o<2>1 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<4>)
     begin scope: 'U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_noinit.ram/dpram.dp1x1.ram'
     RAMB16:ENB                0.484          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_noinit.ram/dpram.dp1x1.ram
    ----------------------------------------
    Total                     13.349ns (7.876ns logic, 5.473ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_top_OBUF1'
  Clock period: 10.968ns (frequency: 91.178MHz)
  Total number of paths / destination ports: 31946 / 35
-------------------------------------------------------------------------
Delay:               10.968ns (Levels of Logic = 60)
  Source:            frame_timer_0 (FF)
  Destination:       frame_timer_31 (FF)
  Source Clock:      clk_top_OBUF1 rising
  Destination Clock: clk_top_OBUF1 rising

  Data Path: frame_timer_0 to frame_timer_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.720   1.072  frame_timer_0 (frame_timer_0)
     LUT2:I1->O            1   0.551   0.000  Mcompar_frame_timer_cmp_lt0000_lut<0> (Mcompar_frame_timer_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Mcompar_frame_timer_cmp_lt0000_cy<0> (Mcompar_frame_timer_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_frame_timer_cmp_lt0000_cy<1> (Mcompar_frame_timer_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_frame_timer_cmp_lt0000_cy<2> (Mcompar_frame_timer_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_frame_timer_cmp_lt0000_cy<3> (Mcompar_frame_timer_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_frame_timer_cmp_lt0000_cy<4> (Mcompar_frame_timer_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_frame_timer_cmp_lt0000_cy<5> (Mcompar_frame_timer_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_frame_timer_cmp_lt0000_cy<6> (Mcompar_frame_timer_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_frame_timer_cmp_lt0000_cy<7> (Mcompar_frame_timer_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_frame_timer_cmp_lt0000_cy<8> (Mcompar_frame_timer_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_frame_timer_cmp_lt0000_cy<9> (Mcompar_frame_timer_cmp_lt0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_frame_timer_cmp_lt0000_cy<10> (Mcompar_frame_timer_cmp_lt0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_frame_timer_cmp_lt0000_cy<11> (Mcompar_frame_timer_cmp_lt0000_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_frame_timer_cmp_lt0000_cy<12> (Mcompar_frame_timer_cmp_lt0000_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_frame_timer_cmp_lt0000_cy<13> (Mcompar_frame_timer_cmp_lt0000_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_frame_timer_cmp_lt0000_cy<14> (Mcompar_frame_timer_cmp_lt0000_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_frame_timer_cmp_lt0000_cy<15> (Mcompar_frame_timer_cmp_lt0000_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_frame_timer_cmp_lt0000_cy<16> (Mcompar_frame_timer_cmp_lt0000_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_frame_timer_cmp_lt0000_cy<17> (Mcompar_frame_timer_cmp_lt0000_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_frame_timer_cmp_lt0000_cy<18> (Mcompar_frame_timer_cmp_lt0000_cy<18>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_frame_timer_cmp_lt0000_cy<19> (Mcompar_frame_timer_cmp_lt0000_cy<19>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_frame_timer_cmp_lt0000_cy<20> (Mcompar_frame_timer_cmp_lt0000_cy<20>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_frame_timer_cmp_lt0000_cy<21> (Mcompar_frame_timer_cmp_lt0000_cy<21>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_frame_timer_cmp_lt0000_cy<22> (Mcompar_frame_timer_cmp_lt0000_cy<22>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_frame_timer_cmp_lt0000_cy<23> (Mcompar_frame_timer_cmp_lt0000_cy<23>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_frame_timer_cmp_lt0000_cy<24> (Mcompar_frame_timer_cmp_lt0000_cy<24>)
     MUXCY:CI->O          34   0.281   1.865  Mcompar_frame_timer_cmp_lt0000_cy<25> (Mcompar_frame_timer_cmp_lt0000_cy<25>)
     INV:I->O              1   0.551   0.801  Mcompar_frame_timer_cmp_lt0000_cy<25>_inv_INV_0 (frame_timer_not0001_inv)
     MUXCY:CI->O           1   0.064   0.000  Mcount_frame_timer_cy<0> (Mcount_frame_timer_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_frame_timer_cy<1> (Mcount_frame_timer_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_frame_timer_cy<2> (Mcount_frame_timer_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_frame_timer_cy<3> (Mcount_frame_timer_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_frame_timer_cy<4> (Mcount_frame_timer_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_frame_timer_cy<5> (Mcount_frame_timer_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_frame_timer_cy<6> (Mcount_frame_timer_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_frame_timer_cy<7> (Mcount_frame_timer_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_frame_timer_cy<8> (Mcount_frame_timer_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_frame_timer_cy<9> (Mcount_frame_timer_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_frame_timer_cy<10> (Mcount_frame_timer_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_frame_timer_cy<11> (Mcount_frame_timer_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_frame_timer_cy<12> (Mcount_frame_timer_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_frame_timer_cy<13> (Mcount_frame_timer_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_frame_timer_cy<14> (Mcount_frame_timer_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_frame_timer_cy<15> (Mcount_frame_timer_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_frame_timer_cy<16> (Mcount_frame_timer_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_frame_timer_cy<17> (Mcount_frame_timer_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_frame_timer_cy<18> (Mcount_frame_timer_cy<18>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_frame_timer_cy<19> (Mcount_frame_timer_cy<19>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_frame_timer_cy<20> (Mcount_frame_timer_cy<20>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_frame_timer_cy<21> (Mcount_frame_timer_cy<21>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_frame_timer_cy<22> (Mcount_frame_timer_cy<22>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_frame_timer_cy<23> (Mcount_frame_timer_cy<23>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_frame_timer_cy<24> (Mcount_frame_timer_cy<24>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_frame_timer_cy<25> (Mcount_frame_timer_cy<25>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_frame_timer_cy<26> (Mcount_frame_timer_cy<26>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_frame_timer_cy<27> (Mcount_frame_timer_cy<27>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_frame_timer_cy<28> (Mcount_frame_timer_cy<28>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_frame_timer_cy<29> (Mcount_frame_timer_cy<29>)
     MUXCY:CI->O           0   0.064   0.000  Mcount_frame_timer_cy<30> (Mcount_frame_timer_cy<30>)
     XORCY:CI->O           1   0.904   0.000  Mcount_frame_timer_xor<31> (Mcount_frame_timer31)
     FDCE:D                    0.203          frame_timer_31
    ----------------------------------------
    Total                     10.968ns (7.230ns logic, 3.738ns route)
                                       (65.9% logic, 34.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk1'
  Clock period: 6.521ns (frequency: 153.351MHz)
  Total number of paths / destination ports: 1912 / 96
-------------------------------------------------------------------------
Delay:               6.521ns (Levels of Logic = 18)
  Source:            clk_div_u2/counter_0 (FF)
  Destination:       clk_div_u2/counter_0 (FF)
  Source Clock:      sys_clk1 rising
  Destination Clock: sys_clk1 rising

  Data Path: clk_div_u2/counter_0 to clk_div_u2/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.720   1.246  counter_0 (counter_0)
     LUT1:I0->O            1   0.551   0.000  Mcompar_counter_cmp_ge0000_cy<0>_rt (Mcompar_counter_cmp_ge0000_cy<0>_rt)
     MUXCY:S->O            1   0.500   0.000  Mcompar_counter_cmp_ge0000_cy<0> (Mcompar_counter_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_counter_cmp_ge0000_cy<1> (Mcompar_counter_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_counter_cmp_ge0000_cy<2> (Mcompar_counter_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_counter_cmp_ge0000_cy<3> (Mcompar_counter_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_counter_cmp_ge0000_cy<4> (Mcompar_counter_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_counter_cmp_ge0000_cy<5> (Mcompar_counter_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_counter_cmp_ge0000_cy<6> (Mcompar_counter_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_counter_cmp_ge0000_cy<7> (Mcompar_counter_cmp_ge0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_counter_cmp_ge0000_cy<8> (Mcompar_counter_cmp_ge0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_counter_cmp_ge0000_cy<9> (Mcompar_counter_cmp_ge0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_counter_cmp_ge0000_cy<10> (Mcompar_counter_cmp_ge0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_counter_cmp_ge0000_cy<11> (Mcompar_counter_cmp_ge0000_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_counter_cmp_ge0000_cy<12> (Mcompar_counter_cmp_ge0000_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_counter_cmp_ge0000_cy<13> (Mcompar_counter_cmp_ge0000_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_counter_cmp_ge0000_cy<14> (Mcompar_counter_cmp_ge0000_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_counter_cmp_ge0000_cy<15> (Mcompar_counter_cmp_ge0000_cy<15>)
     MUXCY:CI->O          16   0.281   1.237  Mcompar_counter_cmp_ge0000_cy<16> (counter_cmp_ge0000)
     FDR:R                     1.026          counter_0
    ----------------------------------------
    Total                      6.521ns (4.038ns logic, 2.483ns route)
                                       (61.9% logic, 38.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RP2serial_1/cnn_region_clk'
  Clock period: 10.717ns (frequency: 93.310MHz)
  Total number of paths / destination ports: 1108 / 57
-------------------------------------------------------------------------
Delay:               10.717ns (Levels of Logic = 8)
  Source:            RP2serial_1/cnt_index_1_1 (FF)
  Destination:       RP2serial_1/cnt_index_5 (FF)
  Source Clock:      RP2serial_1/cnn_region_clk rising
  Destination Clock: RP2serial_1/cnn_region_clk rising

  Data Path: RP2serial_1/cnt_index_1_1 to RP2serial_1/cnt_index_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.720   0.869  cnt_index_1_1 (cnt_index_1_1)
     LUT4:I2->O            2   0.551   1.072  main_stm_state_cmp_lt0000143 (main_stm_state_cmp_lt0000143)
     LUT4:I1->O            1   0.551   0.000  main_stm_state_cmp_lt00001701 (main_stm_state_cmp_lt0000170)
     MUXF5:I1->O           3   0.360   0.975  main_stm_state_cmp_lt0000170_f5 (main_stm_state_cmp_lt00002)
     LUT3_D:I2->O          7   0.551   1.092  main_stm_state_cmp_lt000021 (main_stm_state_cmp_lt0000)
     LUT4:I3->O            3   0.551   0.933  cnt_index_mux0000<2>19 (N111)
     LUT4:I3->O            1   0.551   0.827  cnt_index_mux0000<0>_SW1 (N32)
     LUT4:I3->O            1   0.551   0.000  cnt_index_mux0000<0>_G (N611)
     MUXF5:I1->O           1   0.360   0.000  cnt_index_mux0000<0> (cnt_index_mux0000<0>)
     FDR:D                     0.203          cnt_index_5
    ----------------------------------------
    Total                     10.717ns (4.949ns logic, 5.768ns route)
                                       (46.2% logic, 53.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hi_in<0>'
  Total number of paths / destination ports: 610 / 129
-------------------------------------------------------------------------
Offset:              7.808ns (Levels of Logic = 6)
  Source:            hi_in<7> (PAD)
  Destination:       okHI/hicore/ti_addr_2 (FF)
  Destination Clock: hi_in<0> rising

  Data Path: hi_in<7> to okHI/hicore/ti_addr_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.821   1.422  hi_in_7_IBUF (hi_in_7_IBUF)
     begin scope: 'okHI'
     begin scope: 'hicore'
     LUT3:I0->O            6   0.551   1.071  ti_read_mux0000111 (N19)
     LUT3:I2->O            5   0.551   1.260  ti_addr_mux0000<1>11 (N4)
     LUT4:I0->O            1   0.551   0.827  ti_addr_mux0000<2>11 (ti_addr_mux0000<2>11)
     LUT4:I3->O            1   0.551   0.000  ti_addr_mux0000<2>33 (ti_addr_mux0000<2>)
     FDE:D                     0.203          ti_addr_2
    ----------------------------------------
    Total                      7.808ns (3.228ns logic, 4.580ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_div_u0/Mcompar_clock_out_cmp_lt0000_cy<15>1'
  Total number of paths / destination ports: 44 / 33
-------------------------------------------------------------------------
Offset:              7.859ns (Levels of Logic = 5)
  Source:            ext_cnn_ready (PAD)
  Destination:       spi_data_readcnn_15 (FF)
  Destination Clock: clk_div_u0/Mcompar_clock_out_cmp_lt0000_cy<15>1 rising

  Data Path: ext_cnn_ready to spi_data_readcnn_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   0.821   1.939  ext_cnn_ready_IBUF (ext_cnn_ready_IBUF)
     LUT4:I0->O            1   0.551   0.996  spi_data_readcnn_mux0000<15>1111 (spi_data_readcnn_mux0000<15>1111)
     LUT4_D:I1->O          1   0.551   0.827  spi_data_readcnn_mux0000<15>1124 (N62)
     LUT4:I3->O            1   0.551   0.869  spi_data_readcnn_mux0000<0>25 (spi_data_readcnn_mux0000<0>25)
     LUT4:I2->O            1   0.551   0.000  spi_data_readcnn_mux0000<0>30 (spi_data_readcnn_mux0000<0>)
     FDC:D                     0.203          spi_data_readcnn_15
    ----------------------------------------
    Total                      7.859ns (3.228ns logic, 4.631ns route)
                                       (41.1% logic, 58.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_div_u2/Mcompar_clock_out_cmp_lt0000_cy<15>1'
  Total number of paths / destination ports: 1558 / 107
-------------------------------------------------------------------------
Offset:              8.651ns (Levels of Logic = 5)
  Source:            parallel_out<7> (PAD)
  Destination:       mem_addr_rd_reg_16 (FF)
  Destination Clock: clk_div_u2/Mcompar_clock_out_cmp_lt0000_cy<15>1 rising

  Data Path: parallel_out<7> to mem_addr_rd_reg_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.821   0.917  parallel_out_7_IBUF (parallel_out_7_IBUF)
     MULT18X18:A7->P15     1   3.615   1.140  Mmult_mem_addr_rd_mult0001 (mem_addr_rd_mult0001<15>)
     LUT1:I0->O            1   0.551   0.000  Madd_mem_addr_rd_cy<15>_rt (Madd_mem_addr_rd_cy<15>_rt)
     MUXCY:S->O            0   0.500   0.000  Madd_mem_addr_rd_cy<15> (Madd_mem_addr_rd_cy<15>)
     XORCY:CI->O           1   0.904   0.000  Madd_mem_addr_rd_xor<16> (mem_addr_rd<16>)
     FDC:D                     0.203          mem_addr_rd_reg_16
    ----------------------------------------
    Total                      8.651ns (6.594ns logic, 2.057ns route)
                                       (76.2% logic, 23.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RP2serial_1/cnn_region_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.402ns (Levels of Logic = 3)
  Source:            rgn_rd_en (PAD)
  Destination:       RP2serial_1/main_stm_state_FSM_FFd2 (FF)
  Destination Clock: RP2serial_1/cnn_region_clk rising

  Data Path: rgn_rd_en to RP2serial_1/main_stm_state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.821   0.827  rgn_rd_en_IBUF (rgn_rd_en_IBUF)
     begin scope: 'RP2serial_1'
     LUT4:I3->O            1   0.551   0.000  main_stm_state_FSM_FFd2-In1 (main_stm_state_FSM_FFd2-In)
     FDR:D                     0.203          main_stm_state_FSM_FFd2
    ----------------------------------------
    Total                      2.402ns (1.575ns logic, 0.827ns route)
                                       (65.6% logic, 34.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hi_in<0>'
  Total number of paths / destination ports: 237 / 34
-------------------------------------------------------------------------
Offset:              17.851ns (Levels of Logic = 23)
  Source:            ep02/ep_dataout_0 (FF)
  Destination:       clk_update (PAD)
  Source Clock:      hi_in<0> rising

  Data Path: ep02/ep_dataout_0 to clk_update
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            15   0.720   1.527  ep_dataout_0 (ep_dataout<0>)
     end scope: 'ep02'
     LUT2:I0->O            3   0.551   1.102  div<1>1 (div<1>)
     begin scope: 'clk_div_u0'
     LUT2:I1->O            1   0.551   0.000  Mcompar_clock_out_cmp_lt0000_lut<0> (Mcompar_clock_out_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Mcompar_clock_out_cmp_lt0000_cy<0> (Mcompar_clock_out_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_clock_out_cmp_lt0000_cy<1> (Mcompar_clock_out_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_clock_out_cmp_lt0000_cy<2> (Mcompar_clock_out_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_clock_out_cmp_lt0000_cy<3> (Mcompar_clock_out_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_clock_out_cmp_lt0000_cy<4> (Mcompar_clock_out_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_clock_out_cmp_lt0000_cy<5> (Mcompar_clock_out_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_clock_out_cmp_lt0000_cy<6> (Mcompar_clock_out_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_clock_out_cmp_lt0000_cy<7> (Mcompar_clock_out_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_clock_out_cmp_lt0000_cy<8> (Mcompar_clock_out_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_clock_out_cmp_lt0000_cy<9> (Mcompar_clock_out_cmp_lt0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_clock_out_cmp_lt0000_cy<10> (Mcompar_clock_out_cmp_lt0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_clock_out_cmp_lt0000_cy<11> (Mcompar_clock_out_cmp_lt0000_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_clock_out_cmp_lt0000_cy<12> (Mcompar_clock_out_cmp_lt0000_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_clock_out_cmp_lt0000_cy<13> (Mcompar_clock_out_cmp_lt0000_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_clock_out_cmp_lt0000_cy<14> (Mcompar_clock_out_cmp_lt0000_cy<14>)
     MUXCY:CI->O           1   0.303   0.801  Mcompar_clock_out_cmp_lt0000_cy<15> (Mcompar_clock_out_cmp_lt0000_cy<15>1)
     BUFG:I->O           286   0.401   3.503  Mcompar_clock_out_cmp_lt0000_cy<15>_BUFG (clock_out)
     end scope: 'clk_div_u0'
     LUT3:I1->O            1   0.551   0.801  clk_update1 (clk_update_OBUF)
     OBUF:I->O                 5.644          clk_update_OBUF (clk_update)
    ----------------------------------------
    Total                     17.851ns (10.117ns logic, 7.734ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk1'
  Total number of paths / destination ports: 186 / 5
-------------------------------------------------------------------------
Offset:              15.917ns (Levels of Logic = 21)
  Source:            clk_div_u0/counter_0 (FF)
  Destination:       clk_update (PAD)
  Source Clock:      sys_clk1 rising

  Data Path: clk_div_u0/counter_0 to clk_update
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.720   1.246  counter_0 (counter_0)
     LUT2:I0->O            1   0.551   0.000  Mcompar_clock_out_cmp_lt0000_lut<0> (Mcompar_clock_out_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Mcompar_clock_out_cmp_lt0000_cy<0> (Mcompar_clock_out_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_clock_out_cmp_lt0000_cy<1> (Mcompar_clock_out_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_clock_out_cmp_lt0000_cy<2> (Mcompar_clock_out_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_clock_out_cmp_lt0000_cy<3> (Mcompar_clock_out_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_clock_out_cmp_lt0000_cy<4> (Mcompar_clock_out_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_clock_out_cmp_lt0000_cy<5> (Mcompar_clock_out_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_clock_out_cmp_lt0000_cy<6> (Mcompar_clock_out_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_clock_out_cmp_lt0000_cy<7> (Mcompar_clock_out_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_clock_out_cmp_lt0000_cy<8> (Mcompar_clock_out_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_clock_out_cmp_lt0000_cy<9> (Mcompar_clock_out_cmp_lt0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_clock_out_cmp_lt0000_cy<10> (Mcompar_clock_out_cmp_lt0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_clock_out_cmp_lt0000_cy<11> (Mcompar_clock_out_cmp_lt0000_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_clock_out_cmp_lt0000_cy<12> (Mcompar_clock_out_cmp_lt0000_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_clock_out_cmp_lt0000_cy<13> (Mcompar_clock_out_cmp_lt0000_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_clock_out_cmp_lt0000_cy<14> (Mcompar_clock_out_cmp_lt0000_cy<14>)
     MUXCY:CI->O           1   0.303   0.801  Mcompar_clock_out_cmp_lt0000_cy<15> (Mcompar_clock_out_cmp_lt0000_cy<15>1)
     BUFG:I->O           286   0.401   3.503  Mcompar_clock_out_cmp_lt0000_cy<15>_BUFG (clock_out)
     end scope: 'clk_div_u0'
     LUT3:I1->O            1   0.551   0.801  clk_update1 (clk_update_OBUF)
     OBUF:I->O                 5.644          clk_update_OBUF (clk_update)
    ----------------------------------------
    Total                     15.917ns (9.566ns logic, 6.351ns route)
                                       (60.1% logic, 39.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_div_u2/Mcompar_clock_out_cmp_lt0000_cy<15>1'
  Total number of paths / destination ports: 18 / 14
-------------------------------------------------------------------------
Offset:              9.505ns (Levels of Logic = 2)
  Source:            state_feedin_FSM_FFd3 (FF)
  Destination:       ext_dataIn_pos (PAD)
  Source Clock:      clk_div_u2/Mcompar_clock_out_cmp_lt0000_cy<15>1 rising

  Data Path: state_feedin_FSM_FFd3 to ext_dataIn_pos
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             19   0.720   1.789  state_feedin_FSM_FFd3 (state_feedin_FSM_FFd3)
     LUT3:I0->O            1   0.551   0.801  ext_dataIn_pos1 (ext_dataIn_pos_OBUF)
     OBUF:I->O                 5.644          ext_dataIn_pos_OBUF (ext_dataIn_pos)
    ----------------------------------------
    Total                      9.505ns (6.915ns logic, 2.590ns route)
                                       (72.8% logic, 27.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RP2serial_1/cnn_region_clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              7.241ns (Levels of Logic = 2)
  Source:            RP2serial_1/cnn_region_valid (FF)
  Destination:       rgn_bit_valid (PAD)
  Source Clock:      RP2serial_1/cnn_region_clk rising

  Data Path: RP2serial_1/cnn_region_valid to rgn_bit_valid
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.720   0.877  cnn_region_valid (cnn_region_valid)
     end scope: 'RP2serial_1'
     OBUF:I->O                 5.644          rgn_bit_valid_OBUF (rgn_bit_valid)
    ----------------------------------------
    Total                      7.241ns (6.364ns logic, 0.877ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_div_u0/Mcompar_clock_out_cmp_lt0000_cy<15>1'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              8.856ns (Levels of Logic = 2)
  Source:            update_0 (FF)
  Destination:       clk_update (PAD)
  Source Clock:      clk_div_u0/Mcompar_clock_out_cmp_lt0000_cy<15>1 rising

  Data Path: update_0 to clk_update
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.720   1.140  update_0 (update_0)
     LUT3:I0->O            1   0.551   0.801  clk_update1 (clk_update_OBUF)
     OBUF:I->O                 5.644          clk_update_OBUF (clk_update)
    ----------------------------------------
    Total                      8.856ns (6.915ns logic, 1.941ns route)
                                       (78.1% logic, 21.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               7.342ns (Levels of Logic = 2)
  Source:            sys_clk1 (PAD)
  Destination:       test_clk (PAD)

  Data Path: sys_clk1 to test_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.821   0.877  sys_clk1_IBUF (test_clk_OBUF1)
     OBUF:I->O                 5.644          test_clk_OBUF (test_clk)
    ----------------------------------------
    Total                      7.342ns (6.465ns logic, 0.877ns route)
                                       (88.1% logic, 11.9% route)

=========================================================================


Total REAL time to Xst completion: 22.00 secs
Total CPU time to Xst completion: 22.22 secs
 
--> 

Total memory usage is 4580260 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   65 (   0 filtered)
Number of infos    :   37 (   0 filtered)

