# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_fulladder.srcs/sources_1/new/FullAdder.vhd"
vhdl xil_defaultlib  "../../../project_fulladder.srcs/sim_1/new/FullAddrer_tb.vhd"

# Do not sort compile order
nosort
