<<<<<<< HEAD
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1504271410991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1504271410999 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 01 10:10:10 2017 " "Processing started: Fri Sep 01 10:10:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1504271410999 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504271410999 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 03-Logica-Combinacional -c 03-Logica-Combinacional " "Command: quartus_map --read_settings_files=on --write_settings_files=off 03-Logica-Combinacional -c 03-Logica-Combinacional" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504271410999 ""}
{ "Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "2 " "User specified to use only one processors but 2 processors were detected which could be used to decrease run time." {  } {  } 0 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Analysis & Synthesis" 0 -1 1504271412448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chend/documents/github/z0/03-logica-combinacional/src/nand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/chend/documents/github/z0/03-logica-combinacional/src/nand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_vhdl-rtl " "Found design unit 1: nand_vhdl-rtl" {  } { { "../src/Nand.vhd" "" { Text "C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/Nand.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504271435891 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_vhdl " "Found entity 1: nand_vhdl" {  } { { "../src/Nand.vhd" "" { Text "C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/Nand.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504271435891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504271435891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chend/documents/github/z0/03-logica-combinacional/src/or16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/chend/documents/github/z0/03-logica-combinacional/src/or16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Or16-rtl " "Found design unit 1: Or16-rtl" {  } { { "../src/Or16.vhd" "" { Text "C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/Or16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504271435896 ""} { "Info" "ISGN_ENTITY_NAME" "1 Or16 " "Found entity 1: Or16" {  } { { "../src/Or16.vhd" "" { Text "C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/Or16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504271435896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504271435896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chend/documents/github/z0/03-logica-combinacional/src/or8way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/chend/documents/github/z0/03-logica-combinacional/src/or8way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Or8Way-rtl " "Found design unit 1: Or8Way-rtl" {  } { { "../src/Or8Way.vhd" "" { Text "C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/Or8Way.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504271435901 ""} { "Info" "ISGN_ENTITY_NAME" "1 Or8Way " "Found entity 1: Or8Way" {  } { { "../src/Or8Way.vhd" "" { Text "C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/Or8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504271435901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504271435901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chend/documents/github/z0/03-logica-combinacional/src/not16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/chend/documents/github/z0/03-logica-combinacional/src/not16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Not16-rtl " "Found design unit 1: Not16-rtl" {  } { { "../src/Not16.vhd" "" { Text "C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/Not16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504271435907 ""} { "Info" "ISGN_ENTITY_NAME" "1 Not16 " "Found entity 1: Not16" {  } { { "../src/Not16.vhd" "" { Text "C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/Not16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504271435907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504271435907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chend/documents/github/z0/03-logica-combinacional/src/nor8way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/chend/documents/github/z0/03-logica-combinacional/src/nor8way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nor8Way-rtl " "Found design unit 1: Nor8Way-rtl" {  } { { "../src/Nor8Way.vhd" "" { Text "C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/Nor8Way.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504271435909 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nor8Way " "Found entity 1: Nor8Way" {  } { { "../src/Nor8Way.vhd" "" { Text "C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/Nor8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504271435909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504271435909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chend/documents/github/z0/03-logica-combinacional/src/mux16.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/chend/documents/github/z0/03-logica-combinacional/src/mux16.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 Mux16 " "Found entity 1: Mux16" {  } { { "../src/Mux16.vhd" "" { Text "C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/Mux16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504271435914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504271435914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chend/documents/github/z0/03-logica-combinacional/src/mux8way16.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/chend/documents/github/z0/03-logica-combinacional/src/mux8way16.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8Way16 " "Found entity 1: Mux8Way16" {  } { { "../src/Mux8Way16.vhd" "" { Text "C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/Mux8Way16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504271435919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504271435919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chend/documents/github/z0/03-logica-combinacional/src/mux8way.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/chend/documents/github/z0/03-logica-combinacional/src/mux8way.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8Way " "Found entity 1: Mux8Way" {  } { { "../src/Mux8Way.vhd" "" { Text "C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/Mux8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504271435926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504271435926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chend/documents/github/z0/03-logica-combinacional/src/mux4way16.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/chend/documents/github/z0/03-logica-combinacional/src/mux4way16.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4Way16 " "Found entity 1: Mux4Way16" {  } { { "../src/Mux4Way16.vhd" "" { Text "C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/Mux4Way16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504271435931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504271435931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chend/documents/github/z0/03-logica-combinacional/src/mux4way.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/chend/documents/github/z0/03-logica-combinacional/src/mux4way.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4Way " "Found entity 1: Mux4Way" {  } { { "../src/Mux4Way.vhd" "" { Text "C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/Mux4Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504271435936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504271435936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chend/documents/github/z0/03-logica-combinacional/src/mux2way.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/chend/documents/github/z0/03-logica-combinacional/src/mux2way.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2Way " "Found entity 1: Mux2Way" {  } { { "../src/Mux2Way.vhd" "" { Text "C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/Mux2Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504271435941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504271435941 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/DMux8Way16.vhd " "Can't analyze file -- file ../src/DMux8Way16.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1504271435943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chend/documents/github/z0/03-logica-combinacional/src/dmux4way.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/chend/documents/github/z0/03-logica-combinacional/src/dmux4way.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 DMux4Way " "Found entity 1: DMux4Way" {  } { { "../src/DMux4Way.vhd" "" { Text "C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/DMux4Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504271435948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504271435948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chend/documents/github/z0/03-logica-combinacional/src/dmux8way.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/chend/documents/github/z0/03-logica-combinacional/src/dmux8way.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 DMux8Way " "Found entity 1: DMux8Way" {  } { { "../src/DMux8Way.vhd" "" { Text "C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/DMux8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504271435955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504271435955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chend/documents/github/z0/03-logica-combinacional/src/dmux2way.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/chend/documents/github/z0/03-logica-combinacional/src/dmux2way.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 DMux2Way " "Found entity 1: DMux2Way" {  } { { "../src/DMux2Way.vhd" "" { Text "C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/DMux2Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504271435960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504271435960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chend/documents/github/z0/03-logica-combinacional/src/barrelshifter8.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/chend/documents/github/z0/03-logica-combinacional/src/barrelshifter8.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 BarrelShifter8 " "Found entity 1: BarrelShifter8" {  } { { "../src/BarrelShifter8.vhd" "" { Text "C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/BarrelShifter8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504271435966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504271435966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chend/documents/github/z0/03-logica-combinacional/src/barrelshifter16.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/chend/documents/github/z0/03-logica-combinacional/src/barrelshifter16.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 BarrelShifter16 " "Found entity 1: BarrelShifter16" {  } { { "../src/BarrelShifter16.vhd" "" { Text "C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/BarrelShifter16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504271435971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504271435971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chend/documents/github/z0/03-logica-combinacional/src/and16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/chend/documents/github/z0/03-logica-combinacional/src/and16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 And16-rtl " "Found design unit 1: And16-rtl" {  } { { "../src/And16.vhd" "" { Text "C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/And16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504271435976 ""} { "Info" "ISGN_ENTITY_NAME" "1 And16 " "Found entity 1: And16" {  } { { "../src/And16.vhd" "" { Text "C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/And16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504271435976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504271435976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chend/documents/github/z0/03-logica-combinacional/src/03-toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/chend/documents/github/z0/03-logica-combinacional/src/03-toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topLevel03-rtl " "Found design unit 1: topLevel03-rtl" {  } { { "../src/03-toplevel.vhd" "" { Text "C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/03-toplevel.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504271435978 ""} { "Info" "ISGN_ENTITY_NAME" "1 topLevel03 " "Found entity 1: topLevel03" {  } { { "../src/03-toplevel.vhd" "" { Text "C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/03-toplevel.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504271435978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504271435978 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topLevel03 " "Elaborating entity \"topLevel03\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1504271436040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nor8Way Nor8Way:\\TestNor8Way:Unor8way " "Elaborating entity \"Nor8Way\" for hierarchy \"Nor8Way:\\TestNor8Way:Unor8way\"" {  } { { "../src/03-toplevel.vhd" "\\TestNor8Way:Unor8way" { Text "C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/03-toplevel.vhd" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504271436051 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../src/03-toplevel.vhd" "" { Text "C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/03-toplevel.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1504271436961 "|topLevel03|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../src/03-toplevel.vhd" "" { Text "C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/03-toplevel.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1504271436961 "|topLevel03|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../src/03-toplevel.vhd" "" { Text "C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/03-toplevel.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1504271436961 "|topLevel03|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../src/03-toplevel.vhd" "" { Text "C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/03-toplevel.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1504271436961 "|topLevel03|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../src/03-toplevel.vhd" "" { Text "C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/03-toplevel.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1504271436961 "|topLevel03|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../src/03-toplevel.vhd" "" { Text "C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/03-toplevel.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1504271436961 "|topLevel03|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../src/03-toplevel.vhd" "" { Text "C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/03-toplevel.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1504271436961 "|topLevel03|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../src/03-toplevel.vhd" "" { Text "C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/03-toplevel.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1504271436961 "|topLevel03|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../src/03-toplevel.vhd" "" { Text "C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/03-toplevel.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1504271436961 "|topLevel03|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1504271436961 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1504271437066 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1504271437773 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504271437773 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../src/03-toplevel.vhd" "" { Text "C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/03-toplevel.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1504271438320 "|topLevel03|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../src/03-toplevel.vhd" "" { Text "C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/03-toplevel.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1504271438320 "|topLevel03|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1504271438320 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1504271438321 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1504271438321 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1504271438321 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1504271438321 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "741 " "Peak virtual memory: 741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1504271438364 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 01 10:10:38 2017 " "Processing ended: Fri Sep 01 10:10:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1504271438364 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1504271438364 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1504271438364 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1504271438364 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1503510917196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1503510917198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 23 14:55:17 2017 " "Processing started: Wed Aug 23 14:55:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1503510917198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503510917198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 03-Logica-Combinacional -c 03-Logica-Combinacional " "Command: quartus_map --read_settings_files=on --write_settings_files=off 03-Logica-Combinacional -c 03-Logica-Combinacional" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503510917199 ""}
{ "Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "2 " "User specified to use only one processors but 2 processors were detected which could be used to decrease run time." {  } {  } 0 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Analysis & Synthesis" 0 -1 1503510917450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Nand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Nand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_vhdl-main " "Found design unit 1: nand_vhdl-main" {  } { { "../src/Nand.vhd" "" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Nand.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503510930515 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_vhdl " "Found entity 1: nand_vhdl" {  } { { "../src/Nand.vhd" "" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Nand.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503510930515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503510930515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Or16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Or16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Or16-arch " "Found design unit 1: Or16-arch" {  } { { "../src/Or16.vhd" "" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Or16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503510930516 ""} { "Info" "ISGN_ENTITY_NAME" "1 Or16 " "Found entity 1: Or16" {  } { { "../src/Or16.vhd" "" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Or16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503510930516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503510930516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Or8Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Or8Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Or8Way-arch " "Found design unit 1: Or8Way-arch" {  } { { "../src/Or8Way.vhd" "" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Or8Way.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503510930517 ""} { "Info" "ISGN_ENTITY_NAME" "1 Or8Way " "Found entity 1: Or8Way" {  } { { "../src/Or8Way.vhd" "" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Or8Way.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503510930517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503510930517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Not16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Not16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Not16-arch " "Found design unit 1: Not16-arch" {  } { { "../src/Not16.vhd" "" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Not16.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503510930517 ""} { "Info" "ISGN_ENTITY_NAME" "1 Not16 " "Found entity 1: Not16" {  } { { "../src/Not16.vhd" "" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Not16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503510930517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503510930517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Nor8Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Nor8Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nor8Way-arch " "Found design unit 1: Nor8Way-arch" {  } { { "../src/Nor8Way.vhd" "" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Nor8Way.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503510930518 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nor8Way " "Found entity 1: Nor8Way" {  } { { "../src/Nor8Way.vhd" "" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Nor8Way.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503510930518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503510930518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux16-arch " "Found design unit 1: Mux16-arch" {  } { { "../src/Mux16.vhd" "" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux16.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503510930518 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux16 " "Found entity 1: Mux16" {  } { { "../src/Mux16.vhd" "" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503510930518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503510930518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux8Way16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux8Way16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux8Way16-arch " "Found design unit 1: Mux8Way16-arch" {  } { { "../src/Mux8Way16.vhd" "" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux8Way16.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503510930519 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux8Way16 " "Found entity 1: Mux8Way16" {  } { { "../src/Mux8Way16.vhd" "" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux8Way16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503510930519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503510930519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux8Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux8Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux8Way-arch " "Found design unit 1: Mux8Way-arch" {  } { { "../src/Mux8Way.vhd" "" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux8Way.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503510930519 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux8Way " "Found entity 1: Mux8Way" {  } { { "../src/Mux8Way.vhd" "" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux8Way.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503510930519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503510930519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux4Way16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux4Way16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4Way16-arch " "Found design unit 1: Mux4Way16-arch" {  } { { "../src/Mux4Way16.vhd" "" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux4Way16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503510930520 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4Way16 " "Found entity 1: Mux4Way16" {  } { { "../src/Mux4Way16.vhd" "" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux4Way16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503510930520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503510930520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux4Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux4Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4Way-arch " "Found design unit 1: Mux4Way-arch" {  } { { "../src/Mux4Way.vhd" "" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux4Way.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503510930520 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4Way " "Found entity 1: Mux4Way" {  } { { "../src/Mux4Way.vhd" "" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux4Way.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503510930520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503510930520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux2Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux2Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2Way-arch " "Found design unit 1: Mux2Way-arch" {  } { { "../src/Mux2Way.vhd" "" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux2Way.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503510930521 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2Way " "Found entity 1: Mux2Way" {  } { { "../src/Mux2Way.vhd" "" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux2Way.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503510930521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503510930521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/DMux8Way16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/DMux8Way16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMux8Way16-arch " "Found design unit 1: DMux8Way16-arch" {  } { { "../src/DMux8Way16.vhd" "" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/DMux8Way16.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503510930522 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMux8Way16 " "Found entity 1: DMux8Way16" {  } { { "../src/DMux8Way16.vhd" "" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/DMux8Way16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503510930522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503510930522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/DMux4Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/DMux4Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMux4Way-arch " "Found design unit 1: DMux4Way-arch" {  } { { "../src/DMux4Way.vhd" "" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/DMux4Way.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503510930522 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMux4Way " "Found entity 1: DMux4Way" {  } { { "../src/DMux4Way.vhd" "" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/DMux4Way.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503510930522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503510930522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/DMux8Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/DMux8Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMux8Way-arch " "Found design unit 1: DMux8Way-arch" {  } { { "../src/DMux8Way.vhd" "" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/DMux8Way.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503510930523 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMux8Way " "Found entity 1: DMux8Way" {  } { { "../src/DMux8Way.vhd" "" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/DMux8Way.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503510930523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503510930523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/DMux2Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/DMux2Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMux2Way-arch " "Found design unit 1: DMux2Way-arch" {  } { { "../src/DMux2Way.vhd" "" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/DMux2Way.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503510930523 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMux2Way " "Found entity 1: DMux2Way" {  } { { "../src/DMux2Way.vhd" "" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/DMux2Way.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503510930523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503510930523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/BarrelShifter8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/BarrelShifter8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BarrelShifter8-arch " "Found design unit 1: BarrelShifter8-arch" {  } { { "../src/BarrelShifter8.vhd" "" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/BarrelShifter8.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503510930524 ""} { "Info" "ISGN_ENTITY_NAME" "1 BarrelShifter8 " "Found entity 1: BarrelShifter8" {  } { { "../src/BarrelShifter8.vhd" "" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/BarrelShifter8.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503510930524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503510930524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/BarrelShifter16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/BarrelShifter16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BarrelShifter16-arch " "Found design unit 1: BarrelShifter16-arch" {  } { { "../src/BarrelShifter16.vhd" "" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/BarrelShifter16.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503510930524 ""} { "Info" "ISGN_ENTITY_NAME" "1 BarrelShifter16 " "Found entity 1: BarrelShifter16" {  } { { "../src/BarrelShifter16.vhd" "" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/BarrelShifter16.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503510930524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503510930524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/And16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/And16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 And16-arch " "Found design unit 1: And16-arch" {  } { { "../src/And16.vhd" "" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/And16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503510930525 ""} { "Info" "ISGN_ENTITY_NAME" "1 And16 " "Found entity 1: And16" {  } { { "../src/And16.vhd" "" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/And16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503510930525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503510930525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/03-toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/03-toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topLevel03-rtl " "Found design unit 1: topLevel03-rtl" {  } { { "../src/03-toplevel.vhd" "" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/03-toplevel.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503510930526 ""} { "Info" "ISGN_ENTITY_NAME" "1 topLevel03 " "Found entity 1: topLevel03" {  } { { "../src/03-toplevel.vhd" "" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/03-toplevel.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503510930526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503510930526 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topLevel03 " "Elaborating entity \"topLevel03\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1503510930592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMux8Way DMux8Way:\\TestDMUX8:Udmux8 " "Elaborating entity \"DMux8Way\" for hierarchy \"DMux8Way:\\TestDMUX8:Udmux8\"" {  } { { "../src/03-toplevel.vhd" "\\TestDMUX8:Udmux8" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/03-toplevel.vhd" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503510930599 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../src/03-toplevel.vhd" "" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/03-toplevel.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1503510930967 "|topLevel03|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../src/03-toplevel.vhd" "" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/03-toplevel.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1503510930967 "|topLevel03|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1503510930967 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1503510931016 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1503510931223 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503510931223 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../src/03-toplevel.vhd" "" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/03-toplevel.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503510931263 "|topLevel03|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../src/03-toplevel.vhd" "" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/03-toplevel.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503510931263 "|topLevel03|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../src/03-toplevel.vhd" "" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/03-toplevel.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503510931263 "|topLevel03|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../src/03-toplevel.vhd" "" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/03-toplevel.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503510931263 "|topLevel03|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../src/03-toplevel.vhd" "" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/03-toplevel.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503510931263 "|topLevel03|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../src/03-toplevel.vhd" "" { Text "/home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/03-toplevel.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1503510931263 "|topLevel03|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1503510931263 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1503510931264 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1503510931264 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1503510931264 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1503510931264 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1015 " "Peak virtual memory: 1015 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1503510931273 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 23 14:55:31 2017 " "Processing ended: Wed Aug 23 14:55:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1503510931273 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1503510931273 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1503510931273 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1503510931273 ""}
>>>>>>> 5240d4fca957e9c4e157624f502801139e60bd9a
