--------------------------------------------------------------------------------
Release 10.1.03 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

C:\Xilinx\10.1\ISE\bin\nt\unwrapped\trce.exe -ise M:/MASTER/Test2/VHDL/VHDL.ise
-intstyle ise -v 3 -s 3 -xml VHDL VHDL.ncd -o VHDL.twr VHDL.pcf -ucf VHDL.ucf

Design file:              VHDL.ncd
Physical constraint file: VHDL.pcf
Device,package,speed:     xc5vlx50t,ff1136,-3 (PRODUCTION 1.62 2008-08-19, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
knapp          |lys            |    5.630|
---------------+---------------+---------+


Analysis completed Fri Jan 14 13:20:39 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 225 MB



