
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001210                       # Number of seconds simulated
sim_ticks                                  1210243500                       # Number of ticks simulated
final_tick                               4791238987000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              135474856                       # Simulator instruction rate (inst/s)
host_op_rate                                316588130                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              110391860                       # Simulator tick rate (ticks/s)
host_mem_usage                                1465976                       # Number of bytes of host memory used
host_seconds                                    10.96                       # Real time elapsed on the host
sim_insts                                  1485229320                       # Number of instructions simulated
sim_ops                                    3470802659                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_cntrl.pwrStateResidencyTicks::UNDEFINED 4791238987000                       # Cumulative time (in ticks) in various power states
system.mem_cntrl.bytes_read::cpu.dtb.walker        16384                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.itb.walker          280                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.inst           28992                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.data           38400                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::total              84056                       # Number of bytes read from this memory
system.mem_cntrl.bytes_inst_read::cpu.inst        28992                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_inst_read::total         28992                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_written::writebacks        29056                       # Number of bytes written to this memory
system.mem_cntrl.bytes_written::total           29056                       # Number of bytes written to this memory
system.mem_cntrl.num_reads::cpu.dtb.walker         2048                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.itb.walker           35                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.inst              453                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.data              600                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::total                3136                       # Number of read requests responded to by this memory
system.mem_cntrl.num_writes::writebacks           454                       # Number of write requests responded to by this memory
system.mem_cntrl.num_writes::total                454                       # Number of write requests responded to by this memory
system.mem_cntrl.bw_read::cpu.dtb.walker     13537772                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.itb.walker       231358                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.inst           23955510                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.data           31729152                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::total              69453792                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::cpu.inst      23955510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::total         23955510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::writebacks        24008392                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::total             24008392                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_total::writebacks        24008392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.dtb.walker     13537772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.itb.walker       231358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.inst          23955510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.data          31729152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::total             93462183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.readReqs                        3136                       # Number of read requests accepted
system.mem_cntrl.writeReqs                        454                       # Number of write requests accepted
system.mem_cntrl.readBursts                      3136                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrl.writeBursts                      454                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrl.bytesReadDRAM                 200640                       # Total number of bytes read from DRAM
system.mem_cntrl.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_cntrl.bytesWritten                   30144                       # Total number of bytes written to DRAM
system.mem_cntrl.bytesReadSys                   84056                       # Total read bytes from the system interface side
system.mem_cntrl.bytesWrittenSys                29056                       # Total written bytes from the system interface side
system.mem_cntrl.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrl.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrl.perBankRdBursts::0                80                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::1               100                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::2                27                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::3                33                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::4               301                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::5               294                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::6               780                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::7               187                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::8               612                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::9                98                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::10              169                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::11               99                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::12               29                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::13               75                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::14              175                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::15               76                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::0                34                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::1                42                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::2                14                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::3                18                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::4                13                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::5                11                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::6                11                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::7                17                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::8                10                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::9                58                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::10               42                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::11               11                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::12               15                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::13               32                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::14               86                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::15               57                       # Per bank write bursts
system.mem_cntrl.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_cntrl.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_cntrl.totGap                    1208298000                       # Total gap between requests
system.mem_cntrl.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::3                  2083                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::6                  1053                       # Read request sizes (log2)
system.mem_cntrl.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::6                  454                       # Write request sizes (log2)
system.mem_cntrl.rdQLenPdf::0                    2947                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::1                     170                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::2                      16                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::15                      9                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::16                      9                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::17                     26                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::18                     27                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::19                     27                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::20                     28                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::21                     27                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::22                     27                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::23                     27                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::24                     27                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::25                     27                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::26                     27                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::27                     27                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::28                     27                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::29                     27                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::30                     30                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::31                     27                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::32                     28                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_cntrl.bytesPerActivate::samples         1018                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::mean    226.954813                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::gmean   140.147813                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::stdev   269.177691                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::0-127          471     46.27%     46.27% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::128-255          269     26.42%     72.69% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::256-383           97      9.53%     82.22% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::384-511           55      5.40%     87.62% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::512-639           23      2.26%     89.88% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::640-767            8      0.79%     90.67% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::768-895           13      1.28%     91.94% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::896-1023           21      2.06%     94.01% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::1024-1151           61      5.99%    100.00% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::total         1018                       # Bytes accessed per row activation
system.mem_cntrl.rdPerTurnAround::samples           28                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::mean            115                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::gmean     73.311133                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::stdev    122.146845                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::16-31             5     17.86%     17.86% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::32-47             3     10.71%     28.57% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::48-63             8     28.57%     57.14% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::64-79             1      3.57%     60.71% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::80-95             1      3.57%     64.29% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::96-111            1      3.57%     67.86% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::112-127            2      7.14%     75.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::160-175            1      3.57%     78.57% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::208-223            2      7.14%     85.71% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::256-271            1      3.57%     89.29% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::336-351            1      3.57%     92.86% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::368-383            1      3.57%     96.43% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::480-495            1      3.57%    100.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::total            28                       # Reads before turning the bus around for writes
system.mem_cntrl.wrPerTurnAround::samples           28                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::mean      16.821429                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::gmean     16.786620                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::stdev      1.123934                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::16               17     60.71%     60.71% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::17                1      3.57%     64.29% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::18                9     32.14%     96.43% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::20                1      3.57%    100.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::total            28                       # Writes before turning the bus around for reads
system.mem_cntrl.totQLat                     62843250                       # Total ticks spent queuing
system.mem_cntrl.totMemAccLat               121624500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrl.totBusLat                   15675000                       # Total ticks spent in databus transfers
system.mem_cntrl.avgQLat                     20045.69                       # Average queueing delay per DRAM burst
system.mem_cntrl.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_cntrl.avgMemAccLat                38795.69                       # Average memory access latency per DRAM burst
system.mem_cntrl.avgRdBW                       165.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrl.avgWrBW                        24.91                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrl.avgRdBWSys                     69.45                       # Average system read bandwidth in MiByte/s
system.mem_cntrl.avgWrBWSys                     24.01                       # Average system write bandwidth in MiByte/s
system.mem_cntrl.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrl.busUtil                         1.49                       # Data bus utilization in percentage
system.mem_cntrl.busUtilRead                     1.30                       # Data bus utilization in percentage for reads
system.mem_cntrl.busUtilWrite                    0.19                       # Data bus utilization in percentage for writes
system.mem_cntrl.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_cntrl.avgWrQLen                      25.81                       # Average write queue length when enqueuing
system.mem_cntrl.readRowHits                     2364                       # Number of row buffer hits during reads
system.mem_cntrl.writeRowHits                     226                       # Number of row buffer hits during writes
system.mem_cntrl.readRowHitRate                 75.41                       # Row buffer hit rate for reads
system.mem_cntrl.writeRowHitRate                49.78                       # Row buffer hit rate for writes
system.mem_cntrl.avgGap                     336573.26                       # Average gap between requests
system.mem_cntrl.pageHitRate                    72.16                       # Row buffer hit rate, read and write combined
system.mem_cntrl_0.actEnergy                  4184040                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_0.preEnergy                  2212485                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_0.readEnergy                12980520                       # Energy for read commands per rank (pJ)
system.mem_cntrl_0.writeEnergy                 835200                       # Energy for write commands per rank (pJ)
system.mem_cntrl_0.refreshEnergy         90966720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_0.actBackEnergy             60797340                       # Energy for active background per rank (pJ)
system.mem_cntrl_0.preBackEnergy              2856000                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_0.actPowerDownEnergy       308485710                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_0.prePowerDownEnergy       102829920                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_0.selfRefreshEnergy         37110900                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_0.totalEnergy              623258835                       # Total energy per rank (pJ)
system.mem_cntrl_0.averagePower            514.986311                       # Core power per rank (mW)
system.mem_cntrl_0.totalIdleTime           1070067500                       # Total Idle time Per DRAM Rank
system.mem_cntrl_0.memoryStateTime::IDLE      3420000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::REF      38540000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::SREF    131620500                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::PRE_PDN    267133500                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT      98387500                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT_PDN    673436750                       # Time in different power states
system.mem_cntrl_1.actEnergy                  3113040                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_1.preEnergy                  1654620                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_1.readEnergy                 9531900                       # Energy for read commands per rank (pJ)
system.mem_cntrl_1.writeEnergy                1623420                       # Energy for write commands per rank (pJ)
system.mem_cntrl_1.refreshEnergy         89737440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_1.actBackEnergy             43756620                       # Energy for active background per rank (pJ)
system.mem_cntrl_1.preBackEnergy              4186080                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_1.actPowerDownEnergy       251514210                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_1.prePowerDownEnergy       111831360                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_1.selfRefreshEnergy         77398140                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_1.totalEnergy              594514140                       # Total energy per rank (pJ)
system.mem_cntrl_1.averagePower            491.235144                       # Core power per rank (mW)
system.mem_cntrl_1.totalIdleTime           1101589000                       # Total Idle time Per DRAM Rank
system.mem_cntrl_1.memoryStateTime::IDLE      7494000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::REF      38122000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::SREF    262296000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::PRE_PDN    289504000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT      61540000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT_PDN    551525250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 4791238987000                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 4791238987000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 4791238987000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  431413                       # Number of BP lookups
system.cpu.branchPred.condPredicted            431413                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             50357                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               334620                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   44860                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              10455                       # Number of incorrect RAS predictions.
system.cpu.branchPred.correctpredictionPercent    88.327426                       # Correct prediction percentage
system.cpu.branchPred.indirectLookups          334620                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              87932                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           246688                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        35585                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4791238987000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      353853                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      225322                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          8821                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1862                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 4791238987000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 4791238987000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      276866                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1308                       # TLB misses on write requests
system.cpu.pwrStateResidencyTicks::ON      2468092500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2420487                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             563713                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1991514                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      431413                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             132792                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1570981                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  109802                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                      48691                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 1751                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         38764                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           93                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    271119                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 19903                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                     607                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            2278912                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.704857                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.072090                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1655539     72.65%     72.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    58057      2.55%     75.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    30112      1.32%     76.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    36768      1.61%     78.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    36077      1.58%     79.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    31752      1.39%     81.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    30782      1.35%     82.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    29726      1.30%     83.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   370099     16.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2278912                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.178234                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.822774                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   533914                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1176782                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    447949                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 65366                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  54901                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3490206                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  54901                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   576058                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  582769                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         303822                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    467480                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                293882                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3271633                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3216                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  25592                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  24736                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 223990                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             3582879                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8190880                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          5047405                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             13833                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1972163                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1610726                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              14096                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          14126                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    276870                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               425565                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              275674                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             34119                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            31352                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    2903433                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               16944                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   2524449                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             19863                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1154192                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1668165                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           5291                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2278912                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.107743                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.990608                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1533859     67.31%     67.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              192950      8.47%     75.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              125877      5.52%     81.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              101745      4.46%     85.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               92333      4.05%     89.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               84542      3.71%     93.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               76273      3.35%     96.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               45834      2.01%     98.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               25499      1.12%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2278912                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   25051     67.62%     67.62% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     67.62% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     67.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    71      0.19%     67.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     67.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     67.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     67.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     67.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     67.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     67.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     67.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     67.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     67.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     67.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     67.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     67.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     67.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     67.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     67.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     67.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     67.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     67.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     67.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     67.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     67.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     67.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     67.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     67.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     67.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     67.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     67.81% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   8606     23.23%     91.05% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3264      8.81%     99.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                28      0.08%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               25      0.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             34002      1.35%      1.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1873552     74.22%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1460      0.06%     75.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1789      0.07%     75.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3286      0.13%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               372232     14.75%     90.57% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              236451      9.37%     99.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1567      0.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            110      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2524449                       # Type of FU issued
system.cpu.iq.rate                           1.042951                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       37045                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014674                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            7374077                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           4062710                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2362665                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               10641                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              12992                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4358                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2522237                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    5255                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            32020                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       167108                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          663                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1170                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        84858                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1465                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1984                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  54901                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  340011                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                133857                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             2920394                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              5138                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                425565                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               275674                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              15269                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1232                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                132030                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1170                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          14374                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        53923                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                68297                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               2410725                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                344998                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            103145                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            17                       # number of nop insts executed
system.cpu.iew.exec_refs                       568455                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   241596                       # Number of branches executed
system.cpu.iew.exec_stores                     223457                       # Number of stores executed
system.cpu.iew.exec_rate                     0.995967                       # Inst execution rate
system.cpu.iew.wb_sent                        2383355                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       2367023                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1555815                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2502477                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.977912                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.621710                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1153047                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11653                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             52425                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2087431                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.846108                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.943234                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1561497     74.80%     74.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       186511      8.93%     83.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        74992      3.59%     87.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        76722      3.68%     91.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        43298      2.07%     93.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        27372      1.31%     94.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        17405      0.83%     95.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        12023      0.58%     95.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        87611      4.20%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2087431                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               944019                       # Number of instructions committed
system.cpu.commit.committedOps                1766192                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         449276                       # Number of memory references committed
system.cpu.commit.loads                        258459                       # Number of loads committed
system.cpu.commit.membars                        1114                       # Number of memory barriers committed
system.cpu.commit.branches                     189275                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2404                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1748470                       # Number of committed integer instructions.
system.cpu.commit.function_calls                19910                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        14754      0.84%      0.84% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1297414     73.46%     74.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1278      0.07%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1648      0.09%     74.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1822      0.10%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          258005     14.61%     89.17% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         190817     10.80%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          454      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1766192                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 87611                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4913508                       # The number of ROB reads
system.cpu.rob.rob_writes                     6033689                       # The number of ROB writes
system.cpu.timesIdled                            7196                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          141575                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      944019                       # Number of Instructions Simulated
system.cpu.committedOps                       1766192                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.564024                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.564024                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.390012                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.390012                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3567767                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1882725                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      6988                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3698                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1085713                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   698950                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1096362                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  13087                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4791238987000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             21644                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              484705                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             21644                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.394428                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          775                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          192                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1021546                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1021546                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 4791238987000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       282444                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          282444                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       181509                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         181509                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data          553                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           553                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data        463953                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           463953                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       464506                       # number of overall hits
system.cpu.dcache.overall_hits::total          464506                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        23261                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         23261                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         9253                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         9253                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         2931                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2931                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data        32514                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          32514                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        35445                       # number of overall misses
system.cpu.dcache.overall_misses::total         35445                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    290241000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    290241000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    157903485                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    157903485                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    448144485                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    448144485                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    448144485                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    448144485                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       305705                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       305705                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       190762                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       190762                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         3484                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3484                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       496467                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       496467                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       499951                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       499951                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.076090                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.076090                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.048505                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.048505                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.841274                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.841274                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.065491                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.065491                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.070897                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.070897                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12477.580500                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12477.580500                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17065.112396                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17065.112396                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13783.123731                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13783.123731                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12643.376640                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12643.376640                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2374                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               278                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.539568                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        17868                       # number of writebacks
system.cpu.dcache.writebacks::total             17868                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        13140                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        13140                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           69                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           69                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        13209                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        13209                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        13209                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        13209                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        10121                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10121                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         9184                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9184                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         2931                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         2931                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        19305                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        19305                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        22236                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22236                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data          476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    138096500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    138096500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    147764485                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    147764485                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data     36664500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     36664500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    285860985                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    285860985                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    322525485                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    322525485                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data     79983500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     79983500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data     79983500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     79983500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.033107                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.033107                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.048144                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.048144                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.841274                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.841274                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.038885                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.038885                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.044476                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.044476                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13644.550934                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13644.550934                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 16089.338524                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16089.338524                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 12509.211873                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12509.211873                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 14807.613831                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14807.613831                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14504.653940                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14504.653940                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 168032.563025                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 168032.563025                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 4791238987000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             19969                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.264574                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              248582                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             19969                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.448395                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.264574                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.998564                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998564                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          154                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          302                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            562241                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           562241                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 4791238987000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       248660                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          248660                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        248660                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           248660                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       248660                       # number of overall hits
system.cpu.icache.overall_hits::total          248660                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        22459                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         22459                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        22459                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          22459                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        22459                       # number of overall misses
system.cpu.icache.overall_misses::total         22459                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    319747500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    319747500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    319747500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    319747500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    319747500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    319747500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       271119                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       271119                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       271119                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       271119                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       271119                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       271119                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.082838                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.082838                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.082838                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.082838                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.082838                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.082838                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14236.942874                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14236.942874                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14236.942874                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14236.942874                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14236.942874                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14236.942874                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          347                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                23                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    15.086957                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          307                       # number of writebacks
system.cpu.icache.writebacks::total               307                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         2456                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2456                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         2456                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2456                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         2456                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2456                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        20003                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        20003                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        20003                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        20003                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        20003                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        20003                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    276660500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    276660500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    276660500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    276660500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    276660500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    276660500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.073779                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.073779                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.073779                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.073779                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.073779                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.073779                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13830.950357                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13830.950357                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13830.950357                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13830.950357                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13830.950357                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13830.950357                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 4791238987000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  347                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 347                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 121                       # Transaction distribution
system.iobus.trans_dist::WriteResp                121                       # Transaction distribution
system.iobus.trans_dist::MessageReq               117                       # Transaction distribution
system.iobus.trans_dist::MessageResp              117                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               117000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              294500                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              407500                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               58500                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 4791238987000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 4791238987000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2bus.snoop_filter.tot_requests          83852                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        42165                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          602                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops            12434                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops        12434                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 4791238987000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadReq                20766                       # Transaction distribution
system.l2bus.trans_dist::ReadResp               38221                       # Transaction distribution
system.l2bus.trans_dist::WriteReq                 129                       # Transaction distribution
system.l2bus.trans_dist::WriteResp                129                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         18629                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23936                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               591                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp              591                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               8594                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              8594                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          33054                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        59933                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        71886                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  131819                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      1297152                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      2567772                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  3864924                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             26236                       # Total snoops (count)
system.l2bus.snoopTraffic                       70376                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              64086                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.203367                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.402507                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    51053     79.66%     79.66% # Request fanout histogram
system.l2bus.snoop_fanout::1                    13033     20.34%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                64086                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             60403500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                5.0                       # Layer utilization (%)
system.l2bus.snoopLayer0.occupancy            4821000                       # Layer occupancy (ticks)
system.l2bus.snoopLayer0.utilization              0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            30033442                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.5                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            33177491                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.7                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 4791238987000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                  952                       # number of replacements
system.l2cache.tags.tagsinuse            32133.531718                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   9726                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  952                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                10.216387                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks           11                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst  9491.385103                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 22631.146616                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000336                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.289654                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.690648                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.980638                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        32154                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          630                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         6914                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        24602                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.981262                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               671189                       # Number of tag accesses
system.l2cache.tags.data_accesses              671189                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 4791238987000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        18175                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        18175                       # number of WritebackDirty hits
system.l2cache.UpgradeReq_hits::cpu.data           37                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              37                       # number of UpgradeReq hits
system.l2cache.ReadExReq_hits::cpu.data          8092                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             8092                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst        19508                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        12877                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        32385                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst            19508                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data            20969                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               40477                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst           19508                       # number of overall hits
system.l2cache.overall_hits::cpu.data           20969                       # number of overall hits
system.l2cache.overall_hits::total              40477                       # number of overall hits
system.l2cache.UpgradeReq_misses::cpu.data          553                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           553                       # number of UpgradeReq misses
system.l2cache.ReadExReq_misses::cpu.data          502                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            502                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          453                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          173                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          626                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            453                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            675                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1128                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           453                       # number of overall misses
system.l2cache.overall_misses::cpu.data           675                       # number of overall misses
system.l2cache.overall_misses::total             1128                       # number of overall misses
system.l2cache.UpgradeReq_miss_latency::cpu.data     13568500                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     13568500                       # number of UpgradeReq miss cycles
system.l2cache.ReadExReq_miss_latency::cpu.data     34732500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     34732500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     41295500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     18215500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     59511000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     41295500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     52948000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     94243500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     41295500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     52948000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     94243500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        18175                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        18175                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::cpu.data          590                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          590                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data         8594                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         8594                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst        19961                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        13050                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        33011                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst        19961                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        21644                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           41605                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst        19961                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        21644                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          41605                       # number of overall (read+write) accesses
system.l2cache.UpgradeReq_miss_rate::cpu.data     0.937288                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.937288                       # miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.058413                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.058413                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.022694                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.013257                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.018963                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.022694                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.031186                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.027112                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.022694                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.031186                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.027112                       # miss rate for overall accesses
system.l2cache.UpgradeReq_avg_miss_latency::cpu.data 24536.166365                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 24536.166365                       # average UpgradeReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 69188.247012                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69188.247012                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 91160.044150                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 105291.907514                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 95065.495208                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 91160.044150                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 78441.481481                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 83549.202128                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 91160.044150                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 78441.481481                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 83549.202128                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             454                       # number of writebacks
system.l2cache.writebacks::total                  454                       # number of writebacks
system.l2cache.UpgradeReq_mshr_misses::cpu.data          553                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          553                       # number of UpgradeReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          502                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          502                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          453                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          173                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          626                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          453                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          675                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1128                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          453                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          675                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1128                       # number of overall MSHR misses
system.l2cache.ReadReq_mshr_uncacheable::cpu.data          347                       # number of ReadReq MSHR uncacheable
system.l2cache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::cpu.data          129                       # number of WriteReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::total          129                       # number of WriteReq MSHR uncacheable
system.l2cache.overall_mshr_uncacheable_misses::cpu.data          476                       # number of overall MSHR uncacheable misses
system.l2cache.overall_mshr_uncacheable_misses::total          476                       # number of overall MSHR uncacheable misses
system.l2cache.UpgradeReq_mshr_miss_latency::cpu.data      8038498                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total      8038498                       # number of UpgradeReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     29712500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     29712500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     36765500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     16485500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     53251000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     36765500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     46198000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     82963500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     36765500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     46198000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     82963500                       # number of overall MSHR miss cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data     75819500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::total     75819500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::cpu.data     75819500                       # number of overall MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::total     75819500                       # number of overall MSHR uncacheable cycles
system.l2cache.UpgradeReq_mshr_miss_rate::cpu.data     0.937288                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.937288                       # mshr miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.058413                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.058413                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.022694                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.013257                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.018963                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.022694                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.031186                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.027112                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.022694                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.031186                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.027112                       # mshr miss rate for overall accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14536.162749                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14536.162749                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 59188.247012                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 59188.247012                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 81160.044150                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 95291.907514                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 85065.495208                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 81160.044150                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 68441.481481                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 73549.202128                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 81160.044150                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 68441.481481                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 73549.202128                       # average overall mshr miss latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::total       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 159284.663866                       # average overall mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::total 159284.663866                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         23053                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        22000                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 4791238987000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               22815                       # Transaction distribution
system.membus.trans_dist::ReadResp              23441                       # Transaction distribution
system.membus.trans_dist::WriteReq                129                       # Transaction distribution
system.membus.trans_dist::WriteResp               129                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          454                       # Transaction distribution
system.membus.trans_dist::CleanEvict              498                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              629                       # Transaction distribution
system.membus.trans_dist::ReadExReq               427                       # Transaction distribution
system.membus.trans_dist::ReadExResp              427                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           626                       # Transaction distribution
system.membus.trans_dist::MessageReq              117                       # Transaction distribution
system.membus.trans_dist::MessageResp             117                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.bridge.slave          936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_cntrl.port         3687                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.cpu.interrupts.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         4639                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_cntrl.port         5013                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total         5013                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_cntrl.port        19538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total        19538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  29424                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.bridge.slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_cntrl.port        96448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.cpu.interrupts.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        96948                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_cntrl.port          280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total          280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_cntrl.port        16384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total        16384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  114080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            20386                       # Total snoops (count)
system.membus.snoopTraffic                     163080                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             24743                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.825244                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.379766                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4324     17.48%     17.48% # Request fanout histogram
system.membus.snoop_fanout::1                   20419     82.52%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               24743                       # Request fanout histogram
system.membus.reqLayer0.occupancy              294500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            13459498                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              117000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              58500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            3242250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer4.occupancy            5067580                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer5.occupancy           17953417                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              1.5                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 4791238987000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 4791238987000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 4791238987000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 4791238987000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 4791238987000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 4791238987000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 4791238987000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 4791238987000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 4791238987000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 4791238987000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 4791238987000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 4791238987000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 4791238987000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 4791238987000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 4791238987000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 4791238987000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 4791238987000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 4791238987000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 4791238987000                       # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001835                       # Number of seconds simulated
sim_ticks                                  1834716500                       # Number of ticks simulated
final_tick                               4791863460000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               86390823                       # Simulator instruction rate (inst/s)
host_op_rate                                201869005                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              106679077                       # Simulator tick rate (ticks/s)
host_mem_usage                                1485432                       # Number of bytes of host memory used
host_seconds                                    17.20                       # Real time elapsed on the host
sim_insts                                  1485787753                       # Number of instructions simulated
sim_ops                                    3471835186                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_cntrl.pwrStateResidencyTicks::UNDEFINED 4791863460000                       # Cumulative time (in ticks) in various power states
system.mem_cntrl.bytes_read::cpu.dtb.walker        25736                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.itb.walker          408                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.inst           30144                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.data           51776                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::total             108064                       # Number of bytes read from this memory
system.mem_cntrl.bytes_inst_read::cpu.inst        30144                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_inst_read::total         30144                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_written::writebacks        36800                       # Number of bytes written to this memory
system.mem_cntrl.bytes_written::total           36800                       # Number of bytes written to this memory
system.mem_cntrl.num_reads::cpu.dtb.walker         3217                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.itb.walker           51                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.inst              471                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.data              809                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::total                4548                       # Number of read requests responded to by this memory
system.mem_cntrl.num_writes::writebacks           575                       # Number of write requests responded to by this memory
system.mem_cntrl.num_writes::total                575                       # Number of write requests responded to by this memory
system.mem_cntrl.bw_read::cpu.dtb.walker     14027235                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.itb.walker       222378                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.inst           16429786                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.data           28220164                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::total              58899563                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::cpu.inst      16429786                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::total         16429786                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::writebacks        20057595                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::total             20057595                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_total::writebacks        20057595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.dtb.walker     14027235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.itb.walker       222378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.inst          16429786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.data          28220164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::total             78957158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.readReqs                        4548                       # Number of read requests accepted
system.mem_cntrl.writeReqs                        575                       # Number of write requests accepted
system.mem_cntrl.readBursts                      4548                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrl.writeBursts                      575                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrl.bytesReadDRAM                 291008                       # Total number of bytes read from DRAM
system.mem_cntrl.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_cntrl.bytesWritten                   37888                       # Total number of bytes written to DRAM
system.mem_cntrl.bytesReadSys                  108064                       # Total read bytes from the system interface side
system.mem_cntrl.bytesWrittenSys                36800                       # Total written bytes from the system interface side
system.mem_cntrl.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrl.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrl.perBankRdBursts::0                84                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::1               104                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::2                34                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::3                50                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::4               437                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::5               464                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::6              1210                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::7               291                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::8               957                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::9               104                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::10              188                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::11              104                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::12               62                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::13               85                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::14              266                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::15              107                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::0                38                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::1                43                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::2                18                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::3                23                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::4                20                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::5                12                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::6                11                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::7                25                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::8                12                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::9                61                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::10               45                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::11               12                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::12               26                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::13               35                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::14              131                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::15               80                       # Per bank write bursts
system.mem_cntrl.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_cntrl.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_cntrl.totGap                    1832975500                       # Total gap between requests
system.mem_cntrl.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::3                  3268                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::6                  1280                       # Read request sizes (log2)
system.mem_cntrl.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::6                  575                       # Write request sizes (log2)
system.mem_cntrl.rdQLenPdf::0                    4317                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::1                     209                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::2                      18                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::15                     13                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::16                     13                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::17                     33                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::18                     34                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::19                     34                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::20                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::21                     34                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::22                     34                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::23                     34                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::24                     34                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::25                     34                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::26                     34                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::27                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::28                     34                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::29                     34                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::30                     37                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::31                     34                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::32                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_cntrl.bytesPerActivate::samples         1391                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::mean    236.491733                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::gmean   143.679892                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::stdev   278.582434                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::0-127          639     45.94%     45.94% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::128-255          357     25.66%     71.60% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::256-383          129      9.27%     80.88% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::384-511           68      4.89%     85.77% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::512-639           37      2.66%     88.43% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::640-767           20      1.44%     89.86% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::768-895           24      1.73%     91.59% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::896-1023           26      1.87%     93.46% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::1024-1151           91      6.54%    100.00% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::total         1391                       # Bytes accessed per row activation
system.mem_cntrl.rdPerTurnAround::samples           35                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::mean     132.228571                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::gmean     82.276688                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::stdev    133.430988                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::16-31             7     20.00%     20.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::32-47             3      8.57%     28.57% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::48-63             8     22.86%     51.43% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::64-79             1      2.86%     54.29% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::80-95             1      2.86%     57.14% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::96-111            1      2.86%     60.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::112-127            2      5.71%     65.71% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::128-143            1      2.86%     68.57% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::160-175            1      2.86%     71.43% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::208-223            3      8.57%     80.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::240-255            1      2.86%     82.86% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::256-271            2      5.71%     88.57% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::336-351            1      2.86%     91.43% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::368-383            1      2.86%     94.29% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::480-495            1      2.86%     97.14% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::496-511            1      2.86%    100.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::total            35                       # Reads before turning the bus around for writes
system.mem_cntrl.wrPerTurnAround::samples           35                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::mean      16.914286                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::gmean     16.877631                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::stdev      1.147156                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::16               20     57.14%     57.14% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::17                1      2.86%     60.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::18               12     34.29%     94.29% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::19                1      2.86%     97.14% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::20                1      2.86%    100.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::total            35                       # Writes before turning the bus around for reads
system.mem_cntrl.totQLat                     94578750                       # Total ticks spent queuing
system.mem_cntrl.totMemAccLat               179835000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrl.totBusLat                   22735000                       # Total ticks spent in databus transfers
system.mem_cntrl.avgQLat                     20800.25                       # Average queueing delay per DRAM burst
system.mem_cntrl.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_cntrl.avgMemAccLat                39550.25                       # Average memory access latency per DRAM burst
system.mem_cntrl.avgRdBW                       158.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrl.avgWrBW                        20.65                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrl.avgRdBWSys                     58.90                       # Average system read bandwidth in MiByte/s
system.mem_cntrl.avgWrBWSys                     20.06                       # Average system write bandwidth in MiByte/s
system.mem_cntrl.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrl.busUtil                         1.40                       # Data bus utilization in percentage
system.mem_cntrl.busUtilRead                     1.24                       # Data bus utilization in percentage for reads
system.mem_cntrl.busUtilWrite                    0.16                       # Data bus utilization in percentage for writes
system.mem_cntrl.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_cntrl.avgWrQLen                      25.38                       # Average write queue length when enqueuing
system.mem_cntrl.readRowHits                     3461                       # Number of row buffer hits during reads
system.mem_cntrl.writeRowHits                     288                       # Number of row buffer hits during writes
system.mem_cntrl.readRowHitRate                 76.12                       # Row buffer hit rate for reads
system.mem_cntrl.writeRowHitRate                50.09                       # Row buffer hit rate for writes
system.mem_cntrl.avgGap                     357793.38                       # Average gap between requests
system.mem_cntrl.pageHitRate                    73.19                       # Row buffer hit rate, read and write combined
system.mem_cntrl_0.actEnergy                  5797680                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_0.preEnergy                  3066360                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_0.readEnergy                19206600                       # Energy for read commands per rank (pJ)
system.mem_cntrl_0.writeEnergy                 991800                       # Energy for write commands per rank (pJ)
system.mem_cntrl_0.refreshEnergy         141367200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_0.actBackEnergy             86555640                       # Energy for active background per rank (pJ)
system.mem_cntrl_0.preBackEnergy              4560960                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_0.actPowerDownEnergy       470201550                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_0.prePowerDownEnergy       165871680                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_0.selfRefreshEnergy         52264920                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_0.totalEnergy              949969470                       # Total energy per rank (pJ)
system.mem_cntrl_0.averagePower            517.774528                       # Core power per rank (mW)
system.mem_cntrl_0.totalIdleTime           1631479000                       # Total Idle time Per DRAM Rank
system.mem_cntrl_0.memoryStateTime::IDLE      5922000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::REF      59908000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::SREF    176165000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::PRE_PDN    431301750                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT     135660250                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT_PDN   1028054250                       # Time in different power states
system.mem_cntrl_1.actEnergy                  4169760                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_1.preEnergy                  2216280                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_1.readEnergy                13387500                       # Energy for read commands per rank (pJ)
system.mem_cntrl_1.writeEnergy                2098440                       # Energy for write commands per rank (pJ)
system.mem_cntrl_1.refreshEnergy         137679360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_1.actBackEnergy             61879770                       # Energy for active background per rank (pJ)
system.mem_cntrl_1.preBackEnergy              6577440                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_1.actPowerDownEnergy       386517000                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_1.prePowerDownEnergy       172178880                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_1.selfRefreshEnergy        115750740                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_1.totalEnergy              902622480                       # Total energy per rank (pJ)
system.mem_cntrl_1.averagePower            491.968367                       # Core power per rank (mW)
system.mem_cntrl_1.totalIdleTime           1677722250                       # Total Idle time Per DRAM Rank
system.mem_cntrl_1.memoryStateTime::IDLE     11778000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::REF      58492000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::SREF    387583750                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::PRE_PDN    446656000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT      82878000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT_PDN    847566500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 4791863460000                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 4791863460000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 4791863460000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  688743                       # Number of BP lookups
system.cpu.branchPred.condPredicted            688743                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80671                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               534555                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   70353                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              16820                       # Number of incorrect RAS predictions.
system.cpu.branchPred.correctpredictionPercent    88.287213                       # Correct prediction percentage
system.cpu.branchPred.indirectLookups          534555                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             139295                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           395260                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        56987                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4791863460000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      561778                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      358289                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         14141                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          3134                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 4791863460000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 4791863460000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      439880                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1932                       # TLB misses on write requests
system.cpu.pwrStateResidencyTicks::ON      3092565500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          3669433                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             899621                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        3185425                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      688743                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             209648                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2349356                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  175742                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                      70566                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 2902                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         61459                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          107                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    430870                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 31907                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                     904                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            3471900                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.783787                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.122583                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2481662     71.48%     71.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    90369      2.60%     74.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    47890      1.38%     75.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    57216      1.65%     77.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    56641      1.63%     78.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    50383      1.45%     80.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    48970      1.41%     81.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    47118      1.36%     82.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   591651     17.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3471900                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.187697                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.868097                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   848140                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1718254                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    712881                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                104754                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  87871                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                5569189                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  87871                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   915341                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  825645                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         432603                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    744482                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                465958                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5218752                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  5139                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  40775                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  37373                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 357660                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5730131                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              13109136                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          8071734                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             17678                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               3138036                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2592095                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              21577                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          21631                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    439687                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               678406                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              439139                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             52421                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            47138                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4625378                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               25008                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4010739                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             31801                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1851667                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2696858                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           7970                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       3471900                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.155200                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.019894                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2288150     65.90%     65.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              307090      8.85%     74.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              200196      5.77%     80.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              160877      4.63%     85.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              146692      4.23%     89.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              133848      3.86%     93.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              121387      3.50%     96.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               72984      2.10%     98.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               40676      1.17%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3471900                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   39703     68.30%     68.30% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     68.30% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     68.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    85      0.15%     68.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     68.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     68.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     68.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     68.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     68.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     68.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     68.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     68.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     68.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     68.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     68.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     68.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     68.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     68.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     68.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     68.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     68.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     68.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     68.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     68.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     68.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     68.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     68.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     68.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     68.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     68.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     68.45% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  13219     22.74%     91.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  5050      8.69%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                36      0.06%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               35      0.06%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             55665      1.39%      1.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2975191     74.18%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2370      0.06%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3262      0.08%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4216      0.11%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               591776     14.75%     90.57% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              376093      9.38%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2012      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            154      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4010739                       # Type of FU issued
system.cpu.iq.rate                           1.093013                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       58128                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014493                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           11569639                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6487135                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      3751802                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               13668                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              16571                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         5640                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                4006447                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    6755                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            49730                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       269903                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1003                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1713                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       136440                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2142                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          3105                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  87871                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  442997                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                213444                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4650421                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              8002                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                678406                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               439139                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              23050                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1964                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                210677                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1713                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          23044                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        86481                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               109525                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3827588                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                547427                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            166044                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            35                       # number of nop insts executed
system.cpu.iew.exec_refs                       902523                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   383949                       # Number of branches executed
system.cpu.iew.exec_stores                     355096                       # Number of stores executed
system.cpu.iew.exec_rate                     1.043101                       # Inst execution rate
system.cpu.iew.wb_sent                        3783891                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3757442                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2474407                       # num instructions producing a value
system.cpu.iew.wb_consumers                   3987084                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.023984                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.620606                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1850313                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           17038                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             84111                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      3165151                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.884229                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.975630                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2328573     73.57%     73.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       299163      9.45%     83.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       118999      3.76%     86.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       120974      3.82%     90.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        68566      2.17%     92.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        43960      1.39%     94.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        27695      0.87%     95.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        19366      0.61%     95.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       137855      4.36%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3165151                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1502452                       # Number of instructions committed
system.cpu.commit.committedOps                2798719                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         711202                       # Number of memory references committed
system.cpu.commit.loads                        408503                       # Number of loads committed
system.cpu.commit.membars                        1214                       # Number of memory barriers committed
system.cpu.commit.branches                     300894                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3083                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2770444                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30602                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        24581      0.88%      0.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2055519     73.44%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2072      0.07%     74.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             3011      0.11%     74.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2334      0.08%     74.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          407921     14.58%     89.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         302699     10.82%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          582      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2798719                       # Class of committed instruction
system.cpu.commit.bw_lim_events                137855                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      7667740                       # The number of ROB reads
system.cpu.rob.rob_writes                     9610766                       # The number of ROB writes
system.cpu.timesIdled                           11369                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          197533                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1502452                       # Number of Instructions Simulated
system.cpu.committedOps                       2798719                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.442296                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.442296                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.409451                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.409451                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  5673228                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2990865                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      9033                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     4788                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1745896                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1122930                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1740246                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  20018                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4791863460000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             34384                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              798505                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             35408                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.551542                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          776                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          184                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1623952                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1623952                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 4791863460000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       448388                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          448388                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       287820                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         287820                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data          843                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           843                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data        736208                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           736208                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       737051                       # number of overall hits
system.cpu.dcache.overall_hits::total          737051                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        38402                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38402                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        14868                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        14868                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         4463                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         4463                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data        53270                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          53270                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        57733                       # number of overall misses
system.cpu.dcache.overall_misses::total         57733                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    473313500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    473313500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    245965978                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    245965978                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    719279478                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    719279478                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    719279478                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    719279478                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       486790                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       486790                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       302688                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       302688                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         5306                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         5306                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       789478                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       789478                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       794784                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       794784                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.078888                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.078888                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.049120                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.049120                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.841123                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.841123                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.067475                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.067475                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.072640                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.072640                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12325.230457                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12325.230457                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 16543.313021                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16543.313021                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13502.524460                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13502.524460                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12458.723399                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12458.723399                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3733                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               448                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.332589                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        27848                       # number of writebacks
system.cpu.dcache.writebacks::total             27848                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        22329                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22329                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          105                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        22434                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22434                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        22434                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22434                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        16073                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16073                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        14763                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14763                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         4463                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         4463                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        30836                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30836                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        35299                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        35299                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data          476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    217652000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    217652000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    229296978                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    229296978                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data     56118000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     56118000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    446948978                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    446948978                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    503066978                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    503066978                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data     79983500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     79983500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data     79983500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     79983500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.033018                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.033018                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.048773                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.048773                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.841123                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.841123                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.039059                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.039059                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.044413                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.044413                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13541.467057                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13541.467057                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 15531.868726                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15531.868726                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 12574.053327                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12574.053327                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 14494.388961                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14494.388961                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14251.592906                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14251.592906                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 168032.563025                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 168032.563025                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 4791863460000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             32061                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.064346                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              404083                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             32571                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.406220                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.064346                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.998173                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998173                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          165                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          297                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            893860                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           893860                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 4791863460000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       394856                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          394856                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        394856                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           394856                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       394856                       # number of overall hits
system.cpu.icache.overall_hits::total          394856                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        36014                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         36014                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        36014                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          36014                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        36014                       # number of overall misses
system.cpu.icache.overall_misses::total         36014                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    489585500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    489585500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    489585500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    489585500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    489585500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    489585500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       430870                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       430870                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       430870                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       430870                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       430870                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       430870                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.083584                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.083584                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.083584                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.083584                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.083584                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.083584                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13594.310546                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13594.310546                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13594.310546                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13594.310546                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13594.310546                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13594.310546                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          360                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                26                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    13.846154                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          513                       # number of writebacks
system.cpu.icache.writebacks::total               513                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         3894                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3894                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         3894                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3894                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         3894                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3894                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        32120                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        32120                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        32120                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        32120                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        32120                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        32120                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    424768000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    424768000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    424768000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    424768000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    424768000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    424768000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.074547                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.074547                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.074547                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.074547                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.074547                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.074547                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13224.408468                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13224.408468                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13224.408468                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13224.408468                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13224.408468                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13224.408468                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 4791863460000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  347                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 347                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 121                       # Transaction distribution
system.iobus.trans_dist::WriteResp                121                       # Transaction distribution
system.iobus.trans_dist::MessageReq               117                       # Transaction distribution
system.iobus.trans_dist::MessageResp              117                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               117000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              294500                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              407500                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               58500                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 4791863460000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 4791863460000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2bus.snoop_filter.tot_requests         133864                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        67300                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          909                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops            19405                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops        19319                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops           86                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 4791863460000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadReq                32214                       # Transaction distribution
system.l2bus.trans_dist::ReadResp               61586                       # Transaction distribution
system.l2bus.trans_dist::WriteReq                 129                       # Transaction distribution
system.l2bus.trans_dist::WriteResp                129                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         28936                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             38666                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               915                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp              915                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              13849                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             13849                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          52655                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        96228                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       114516                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  210744                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      2083840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      4051956                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  6135796                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             41683                       # Total snoops (count)
system.l2bus.snoopTraffic                      110208                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             100919                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.202222                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.403775                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    80597     79.86%     79.86% # Request fanout histogram
system.l2bus.snoop_fanout::1                    20236     20.05%     99.91% # Request fanout histogram
system.l2bus.snoop_fanout::2                       86      0.09%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total               100919                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             95595500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                5.2                       # Layer utilization (%)
system.l2bus.snoopLayer0.occupancy            8584000                       # Layer occupancy (ticks)
system.l2bus.snoopLayer0.utilization              0.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            48222415                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.6                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            52451487                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.9                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 4791863460000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                 1157                       # number of replacements
system.l2cache.tags.tagsinuse            32145.408854                       # Cycle average of tags in use
system.l2cache.tags.total_refs                3340440                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                33333                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs               100.214202                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks           11                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst  9478.459721                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 22655.949134                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000336                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.289260                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.691405                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.981000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        32176                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          349                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         7416                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        24400                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.981934                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1070976                       # Number of tag accesses
system.l2cache.tags.data_accesses             1070976                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 4791863460000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        28361                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        28361                       # number of WritebackDirty hits
system.l2cache.UpgradeReq_hits::cpu.data           57                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              57                       # number of UpgradeReq hits
system.l2cache.ReadExReq_hits::cpu.data         13155                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            13155                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst        31576                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        20294                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        51870                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst            31576                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data            33449                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               65025                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst           31576                       # number of overall hits
system.l2cache.overall_hits::cpu.data           33449                       # number of overall hits
system.l2cache.overall_hits::total              65025                       # number of overall hits
system.l2cache.UpgradeReq_misses::cpu.data          857                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           857                       # number of UpgradeReq misses
system.l2cache.ReadExReq_misses::cpu.data          694                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            694                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          471                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          240                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          711                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            471                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            934                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1405                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           471                       # number of overall misses
system.l2cache.overall_misses::cpu.data           934                       # number of overall misses
system.l2cache.overall_misses::total             1405                       # number of overall misses
system.l2cache.UpgradeReq_miss_latency::cpu.data     21030000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     21030000                       # number of UpgradeReq miss cycles
system.l2cache.ReadExReq_miss_latency::cpu.data     46909500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     46909500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     44228500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     27217500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     71446000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     44228500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     74127000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    118355500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     44228500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     74127000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    118355500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        28361                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        28361                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::cpu.data          914                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          914                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data        13849                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        13849                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst        32047                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        20534                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        52581                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst        32047                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        34383                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           66430                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst        32047                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        34383                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          66430                       # number of overall (read+write) accesses
system.l2cache.UpgradeReq_miss_rate::cpu.data     0.937637                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.937637                       # miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.050112                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.050112                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.014697                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.011688                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.013522                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.014697                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.027165                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.021150                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.014697                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.027165                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.021150                       # miss rate for overall accesses
system.l2cache.UpgradeReq_avg_miss_latency::cpu.data 24539.089848                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 24539.089848                       # average UpgradeReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 67592.939481                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 67592.939481                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 93903.397028                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 113406.250000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 100486.638537                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 93903.397028                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 79365.096360                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 84238.790036                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 93903.397028                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 79365.096360                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 84238.790036                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             575                       # number of writebacks
system.l2cache.writebacks::total                  575                       # number of writebacks
system.l2cache.UpgradeReq_mshr_misses::cpu.data          857                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          857                       # number of UpgradeReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          694                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          694                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          471                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          240                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          711                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          471                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          934                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1405                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          471                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          934                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1405                       # number of overall MSHR misses
system.l2cache.ReadReq_mshr_uncacheable::cpu.data          347                       # number of ReadReq MSHR uncacheable
system.l2cache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::cpu.data          129                       # number of WriteReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::total          129                       # number of WriteReq MSHR uncacheable
system.l2cache.overall_mshr_uncacheable_misses::cpu.data          476                       # number of overall MSHR uncacheable misses
system.l2cache.overall_mshr_uncacheable_misses::total          476                       # number of overall MSHR uncacheable misses
system.l2cache.UpgradeReq_mshr_miss_latency::cpu.data     12459998                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total     12459998                       # number of UpgradeReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     39969500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     39969500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     39518500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     24817500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     64336000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     39518500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     64787000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    104305500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     39518500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     64787000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    104305500                       # number of overall MSHR miss cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data     75819500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::total     75819500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::cpu.data     75819500                       # number of overall MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::total     75819500                       # number of overall MSHR uncacheable cycles
system.l2cache.UpgradeReq_mshr_miss_rate::cpu.data     0.937637                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.937637                       # mshr miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.050112                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.050112                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.014697                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.011688                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.013522                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.014697                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.027165                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.021150                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.014697                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.027165                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.021150                       # mshr miss rate for overall accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14539.087515                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14539.087515                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 57592.939481                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 57592.939481                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 83903.397028                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 103406.250000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 90486.638537                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 83903.397028                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 69365.096360                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 74238.790036                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 83903.397028                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 69365.096360                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 74238.790036                       # average overall mshr miss latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::total       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 159284.663866                       # average overall mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::total 159284.663866                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         35287                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        34007                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 4791863460000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               35431                       # Transaction distribution
system.membus.trans_dist::ReadResp              36142                       # Transaction distribution
system.membus.trans_dist::WriteReq                129                       # Transaction distribution
system.membus.trans_dist::WriteResp               129                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          575                       # Transaction distribution
system.membus.trans_dist::CleanEvict              582                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              983                       # Transaction distribution
system.membus.trans_dist::ReadExReq               569                       # Transaction distribution
system.membus.trans_dist::ReadExResp              569                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           711                       # Transaction distribution
system.membus.trans_dist::MessageReq              117                       # Transaction distribution
system.membus.trans_dist::MessageResp             117                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.bridge.slave          936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_cntrl.port         4700                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.cpu.interrupts.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         5652                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_cntrl.port         7385                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total         7385                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_cntrl.port        30967                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total        30967                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  44238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.bridge.slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_cntrl.port       118720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.cpu.interrupts.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       119220                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_cntrl.port          408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total          408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_cntrl.port        25736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total        25736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  145832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            31817                       # Total snoops (count)
system.membus.snoopTraffic                     254528                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             37940                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.839931                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.366674                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6073     16.01%     16.01% # Request fanout histogram
system.membus.snoop_fanout::1                   31867     83.99%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               37940                       # Request fanout histogram
system.membus.reqLayer0.occupancy              294500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            20402498                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              117000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              58500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            3846500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer4.occupancy            7470492                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer5.occupancy           28467146                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              1.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 4791863460000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 4791863460000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 4791863460000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 4791863460000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 4791863460000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 4791863460000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 4791863460000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 4791863460000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 4791863460000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 4791863460000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 4791863460000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 4791863460000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 4791863460000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 4791863460000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 4791863460000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 4791863460000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 4791863460000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 4791863460000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 4791863460000                       # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
