INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/starrynightzyq/Verilog_learning/Traffic_lights_comprehensive_experiment/Traffic_lights_comprehensive_experiment.srcs/sources_1/new/Traffic_lights_ce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Traffic_lights_ce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/starrynightzyq/Verilog_learning/Traffic_lights_comprehensive_experiment/Traffic_lights_comprehensive_experiment.srcs/sources_1/new/blink.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blink
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/starrynightzyq/Verilog_learning/Traffic_lights_comprehensive_experiment/Traffic_lights_comprehensive_experiment.srcs/sources_1/new/countdown_double.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countdown_double
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/starrynightzyq/Verilog_learning/Traffic_lights_comprehensive_experiment/Traffic_lights_comprehensive_experiment.srcs/sources_1/new/edge_trigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_trigger
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/starrynightzyq/Verilog_learning/Traffic_lights_comprehensive_experiment/Traffic_lights_comprehensive_experiment.srcs/sources_1/new/emergency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emergency
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/starrynightzyq/Verilog_learning/Traffic_lights_comprehensive_experiment/Traffic_lights_comprehensive_experiment.srcs/sources_1/new/fsm_lights.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_lights
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/starrynightzyq/Verilog_learning/Traffic_lights_comprehensive_experiment/Traffic_lights_comprehensive_experiment.srcs/sources_1/new/scan_led_hex_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan_led_hex_disp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/starrynightzyq/Verilog_learning/Traffic_lights_comprehensive_experiment/Traffic_lights_comprehensive_experiment.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/starrynightzyq/Verilog_learning/Traffic_lights_comprehensive_experiment/Traffic_lights_comprehensive_experiment.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
