# block_diagram_generator
Generate drawio blocks for system verilog modules

Configure variables in main.py  
INPUT_FILE: module .sv file  
INTERFACE_PATH:  interface files directory  
OUTPUT_FILE: dir for the generated xml file to be saved  

```
python main.py
```
  extracts the signals and store it in input and output signals list  
  prints signals type, size, name on terminal
