C:/My_FPGA_Projects/Proje2_8bitCPU/rtl/registerfile.v {1 {vlog -work work -stats=none C:/My_FPGA_Projects/Proje2_8bitCPU/rtl/registerfile.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module register_file

Top level modules:
	register_file

} {} {}} C:/My_FPGA_Projects/Proje2_8bitCPU/rtl/memory.v {1 {vlog -work work -stats=none C:/My_FPGA_Projects/Proje2_8bitCPU/rtl/memory.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module memory

Top level modules:
	memory

} {} {}} C:/My_FPGA_Projects/Proje2_8bitCPU/rtl/control.v {1 {vlog -work work -stats=none C:/My_FPGA_Projects/Proje2_8bitCPU/rtl/control.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module control

Top level modules:
	control

} {} {}} C:/My_FPGA_Projects/Proje2_8bitCPU/rtl/alu.v {1 {vlog -work work -stats=none C:/My_FPGA_Projects/Proje2_8bitCPU/rtl/alu.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module alu

Top level modules:
	alu

} {} {}} C:/My_FPGA_Projects/Proje2_8bitCPU/rtl/top.v {1 {vlog -work work -stats=none C:/My_FPGA_Projects/Proje2_8bitCPU/rtl/top.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module top

Top level modules:
	top

} {} {}} C:/My_FPGA_Projects/Proje2_8bitCPU/rtl/datapath.v {1 {vlog -work work -stats=none C:/My_FPGA_Projects/Proje2_8bitCPU/rtl/datapath.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module datapath

Top level modules:
	datapath

} {} {}} C:/My_FPGA_Projects/Proje2_8bitCPU/sim/top_tb.v {1 {vlog -work work -stats=none C:/My_FPGA_Projects/Proje2_8bitCPU/sim/top_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module top_tb

Top level modules:
	top_tb

} {} {}}
