#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 13;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55ca11570b50 .scope module, "testbench" "testbench" 2 3;
 .timescale -13 -13;
P_0x55ca114ce050 .param/l "HALF_PERIOD" 0 2 4, +C4<00000000000000000000000000001010>;
v0x55ca115bfd80_0 .var "clk", 0 0;
v0x55ca115bfe20_0 .var/i "i", 31 0;
v0x55ca115bfec0_0 .var "rst", 0 0;
v0x55ca115bff60_0 .net "stop", 0 0, v0x55ca115ba400_0;  1 drivers
S_0x55ca11571fa0 .scope module, "MIPS" "CPU" 2 9, 3 15 0, S_0x55ca11570b50;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "Reset"
    .port_info 2 /OUTPUT 1 "stop"
P_0x55ca115475d0 .param/l "Reg_RA" 0 3 34, C4<11111>;
v0x55ca115ba520_0 .net "Ctl_Mux", 0 0, v0x55ca115816a0_0;  1 drivers
v0x55ca115ba610_0 .net "EX_ALUCtl", 3 0, v0x55ca11589880_0;  1 drivers
v0x55ca115ba720_0 .net "EX_ALUOut", 31 0, v0x55ca11473280_0;  1 drivers
v0x55ca115ba810_0 .net "EX_ALUSrc", 0 0, v0x55ca11589a50_0;  1 drivers
v0x55ca115ba900_0 .net "EX_Instr", 31 0, v0x55ca11589c10_0;  1 drivers
v0x55ca115baa60_0 .net "EX_Link", 0 0, v0x55ca11589d50_0;  1 drivers
v0x55ca115bab50_0 .net "EX_MemWrite", 0 0, v0x55ca11589f80_0;  1 drivers
v0x55ca115bac40_0 .net "EX_MemtoReg", 0 0, v0x55ca1158a120_0;  1 drivers
v0x55ca115bace0_0 .net "EX_PCPlus4", 31 0, v0x55ca1158a260_0;  1 drivers
v0x55ca115bae30_0 .net "EX_RD", 4 0, v0x55ca1158a3d0_0;  1 drivers
v0x55ca115baef0_0 .net "EX_RS", 4 0, v0x55ca1158ad10_0;  1 drivers
v0x55ca115bb000_0 .net "EX_RS_Mux_Signal", 1 0, v0x55ca115889c0_0;  1 drivers
v0x55ca115bb110_0 .net "EX_RT", 4 0, v0x55ca1158aea0_0;  1 drivers
v0x55ca115bb260_0 .net "EX_RT_Mux_Signal", 1 0, v0x55ca11588b70_0;  1 drivers
v0x55ca115bb320_0 .net "EX_ReadData1", 31 0, v0x55ca1158a680_0;  1 drivers
v0x55ca115bb430_0 .net "EX_ReadData2", 31 0, v0x55ca1158a820_0;  1 drivers
v0x55ca115bb540_0 .net "EX_RegDst", 0 0, v0x55ca1158a9c0_0;  1 drivers
v0x55ca115bb740_0 .net "EX_RegWrite", 0 0, v0x55ca1158ab30_0;  1 drivers
v0x55ca115bb7e0_0 .net "EX_Shamt", 4 0, v0x55ca1158b050_0;  1 drivers
v0x55ca115bb8f0_0 .net "EX_SignImm", 31 0, v0x55ca1158b1d0_0;  1 drivers
v0x55ca115bba00_0 .net "EX_SrcA", 31 0, L_0x55ca115d3e20;  1 drivers
v0x55ca115bbb10_0 .net "EX_SrcB", 31 0, L_0x55ca115d49f0;  1 drivers
v0x55ca115bbc20_0 .net "EX_WriteData", 31 0, L_0x55ca115d4530;  1 drivers
v0x55ca115bbce0_0 .net "EX_WriteReg", 4 0, L_0x55ca115d3590;  1 drivers
v0x55ca115bbdf0_0 .net "EqualFlag", 0 0, L_0x55ca115d2e40;  1 drivers
v0x55ca115bbe90_0 .net "ID_ALUCtl", 3 0, v0x55ca11580350_0;  1 drivers
v0x55ca115bbfa0_0 .net "ID_ALUSrc", 0 0, v0x55ca11580450_0;  1 drivers
v0x55ca115bc090_0 .net "ID_Branch", 0 0, v0x55ca11580510_0;  1 drivers
v0x55ca115bc130_0 .net "ID_BranchPara1", 31 0, L_0x55ca115d2300;  1 drivers
v0x55ca115bc1d0_0 .net "ID_BranchPara2", 31 0, L_0x55ca115d2c20;  1 drivers
v0x55ca115bc2e0_0 .net "ID_Funct", 5 0, L_0x55ca115d1100;  1 drivers
v0x55ca115bc3a0_0 .net "ID_Imm", 15 0, L_0x55ca115d1570;  1 drivers
v0x55ca115bc4b0_0 .net "ID_Instr", 31 0, v0x55ca1158bda0_0;  1 drivers
v0x55ca115bc780_0 .net "ID_JBFlag", 1 0, v0x55ca1158e870_0;  1 drivers
v0x55ca115bc890_0 .net "ID_JRawAddr", 25 0, L_0x55ca115d1610;  1 drivers
v0x55ca115bc9a0_0 .net "ID_Link", 0 0, L_0x55ca115d3170;  1 drivers
v0x55ca115bca90_0 .net "ID_MemWrite", 0 0, v0x55ca11580670_0;  1 drivers
v0x55ca115bcb80_0 .net "ID_MemtoReg", 0 0, v0x55ca11580780_0;  1 drivers
v0x55ca115bcc70_0 .net "ID_OP", 5 0, L_0x55ca115d0fd0;  1 drivers
v0x55ca115bcd30_0 .net "ID_PCBranch", 31 0, L_0x55ca115d1c50;  1 drivers
v0x55ca115bce40_0 .net "ID_PCJump", 31 0, v0x55ca115b0170_0;  1 drivers
v0x55ca115bcf50_0 .net "ID_PCPlus4", 31 0, v0x55ca1158bf40_0;  1 drivers
v0x55ca115bd010_0 .net "ID_RD", 4 0, L_0x55ca115d12e0;  1 drivers
v0x55ca115bd0d0_0 .net "ID_RS", 4 0, L_0x55ca115d11a0;  1 drivers
v0x55ca115bd190_0 .net "ID_RS_Mux_Signal", 1 0, v0x55ca11588cb0_0;  1 drivers
v0x55ca115bd2a0_0 .net "ID_RT", 4 0, L_0x55ca115d1240;  1 drivers
v0x55ca115bd360_0 .net "ID_RT_Mux_Signal", 1 0, v0x55ca11588ee0_0;  1 drivers
v0x55ca115bd470_0 .net "ID_ReadData1", 31 0, v0x55ca115b8180_0;  1 drivers
v0x55ca115bd530_0 .net "ID_ReadData2", 31 0, v0x55ca115b8220_0;  1 drivers
v0x55ca115bd5f0_0 .net "ID_RegDst", 0 0, v0x55ca11580840_0;  1 drivers
v0x55ca115bd6e0_0 .net "ID_RegWrite", 0 0, v0x55ca11580900_0;  1 drivers
v0x55ca115bd7d0_0 .net "ID_Shamt", 4 0, L_0x55ca115d1490;  1 drivers
v0x55ca115bd8e0_0 .net "ID_ShiftImm", 31 0, L_0x55ca115d1bb0;  1 drivers
v0x55ca115bd9f0_0 .net "ID_SignImm", 31 0, L_0x55ca115d1a70;  1 drivers
v0x55ca115bdab0_0 .net "IF_ID_Flush", 0 0, v0x55ca11581e20_0;  1 drivers
v0x55ca115bdba0_0 .net "IF_ID_Stall", 0 0, v0x55ca115821e0_0;  1 drivers
v0x55ca115bdc90_0 .net "IF_Instr", 31 0, v0x55ca1158c7f0_0;  1 drivers
v0x55ca115bdd50_0 .net "IF_PC", 31 0, v0x55ca115b5e90_0;  1 drivers
v0x55ca115bde60_0 .net "IF_PCPlus4", 31 0, L_0x55ca115d07b0;  1 drivers
v0x55ca115bdf20_0 .net "MEM_ALUOut", 31 0, v0x55ca11582eb0_0;  1 drivers
v0x55ca115bdfe0_0 .net "MEM_Instr", 31 0, v0x55ca11582f90_0;  1 drivers
v0x55ca115be0f0_0 .net "MEM_Link", 0 0, v0x55ca11583070_0;  1 drivers
v0x55ca115be1e0_0 .net "MEM_MemWrite", 0 0, v0x55ca115833b0_0;  1 drivers
v0x55ca115be280_0 .net "MEM_MemtoReg", 0 0, v0x55ca11583510_0;  1 drivers
v0x55ca115be3b0_0 .net "MEM_PCPlus4", 31 0, v0x55ca11583130_0;  1 drivers
v0x55ca115be860_0 .net "MEM_ReadData", 31 0, v0x55ca115b3f00_0;  1 drivers
v0x55ca115be950_0 .net "MEM_RegWrite", 0 0, v0x55ca115836b0_0;  1 drivers
v0x55ca115bea80_0 .net "MEM_WriteData", 31 0, v0x55ca11583210_0;  1 drivers
v0x55ca115beb20_0 .net "MEM_WriteReg", 4 0, v0x55ca11583820_0;  1 drivers
v0x55ca115bec50_0 .net "PCRaw", 31 0, L_0x55ca115d05a0;  1 drivers
v0x55ca115becf0_0 .net "PC_Stall", 0 0, v0x55ca11582340_0;  1 drivers
v0x55ca115bed90_0 .net "RB_ALUOut", 31 0, v0x55ca115b2a70_0;  1 drivers
v0x55ca115bee80_0 .net "RB_Instr", 31 0, v0x55ca115b2fe0_0;  1 drivers
v0x55ca115bef20_0 .net "RB_Link", 0 0, v0x55ca115b2c20_0;  1 drivers
v0x55ca115befc0_0 .net "RB_MemtoReg", 0 0, v0x55ca115b2f40_0;  1 drivers
v0x55ca115bf0b0_0 .net "RB_PCPlus4", 31 0, v0x55ca115b3130_0;  1 drivers
v0x55ca115bf1a0_0 .net "RB_ReadData", 31 0, v0x55ca115b32e0_0;  1 drivers
v0x55ca115bf290_0 .net "RB_RegWrite", 0 0, v0x55ca115b3460_0;  1 drivers
v0x55ca115bf330_0 .net "RB_Result", 31 0, L_0x55ca115d6420;  1 drivers
v0x55ca115bf3d0_0 .net "RB_Result_B4Link", 31 0, L_0x55ca115d5fe0;  1 drivers
v0x55ca115bf4c0_0 .net "RB_WriteReg", 4 0, L_0x55ca115d6860;  1 drivers
v0x55ca115bf560_0 .net "RB_WriteReg_B4Link", 4 0, v0x55ca115b35d0_0;  1 drivers
v0x55ca115bf650_0 .net "Reset", 0 0, v0x55ca115bfec0_0;  1 drivers
L_0x7fda5d8a9330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ca115bf6f0_0 .net *"_s10", 1 0, L_0x7fda5d8a9330;  1 drivers
v0x55ca115bf790_0 .net *"_s18", 29 0, L_0x55ca115d5730;  1 drivers
L_0x7fda5d8a9d98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ca115bf830_0 .net *"_s20", 1 0, L_0x7fda5d8a9d98;  1 drivers
v0x55ca115bf8d0_0 .net *"_s22", 31 0, L_0x55ca115d5a00;  1 drivers
v0x55ca115bf970_0 .net *"_s24", 29 0, L_0x55ca115d5960;  1 drivers
L_0x7fda5d8a9de0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ca115bfa10_0 .net *"_s26", 1 0, L_0x7fda5d8a9de0;  1 drivers
v0x55ca115bfab0_0 .net *"_s8", 29 0, L_0x55ca115d0d60;  1 drivers
v0x55ca115bfb50_0 .net "clk", 0 0, v0x55ca115bfd80_0;  1 drivers
v0x55ca115bfbf0_0 .net "invalidRt", 0 0, v0x55ca11580aa0_0;  1 drivers
v0x55ca115bfce0_0 .net "stop", 0 0, v0x55ca115ba400_0;  alias, 1 drivers
L_0x55ca115d0d60 .part v0x55ca115b5e90_0, 2, 30;
L_0x55ca115d0e90 .concat [ 30 2 0 0], L_0x55ca115d0d60, L_0x7fda5d8a9330;
L_0x55ca115d5730 .part v0x55ca11582eb0_0, 2, 30;
L_0x55ca115d57d0 .concat [ 30 2 0 0], L_0x55ca115d5730, L_0x7fda5d8a9d98;
L_0x55ca115d5960 .part v0x55ca11582eb0_0, 2, 30;
L_0x55ca115d5a00 .concat [ 30 2 0 0], L_0x55ca115d5960, L_0x7fda5d8a9de0;
L_0x55ca115d5b80 .concat [ 32 32 1 0], v0x55ca11583210_0, L_0x55ca115d5a00, v0x55ca115833b0_0;
S_0x55ca11538310 .scope module, "ALU" "ALU32" 3 89, 4 1 0, S_0x55ca11571fa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 4 "ALUControl"
    .port_info 3 /INPUT 5 "shamt"
    .port_info 4 /OUTPUT 32 "res"
P_0x55ca114dd590 .param/l "ADD" 0 4 11, C4<0001>;
P_0x55ca114dd5d0 .param/l "AND" 0 4 12, C4<0010>;
P_0x55ca114dd610 .param/l "LESS" 0 4 18, C4<1000>;
P_0x55ca114dd650 .param/l "NOR" 0 4 19, C4<1001>;
P_0x55ca114dd690 .param/l "OR" 0 4 13, C4<0011>;
P_0x55ca114dd6d0 .param/l "SLL" 0 4 15, C4<0101>;
P_0x55ca114dd710 .param/l "SLLV" 0 4 20, C4<1010>;
P_0x55ca114dd750 .param/l "SRA" 0 4 17, C4<0111>;
P_0x55ca114dd790 .param/l "SRAV" 0 4 22, C4<1100>;
P_0x55ca114dd7d0 .param/l "SRL" 0 4 16, C4<0110>;
P_0x55ca114dd810 .param/l "SRLV" 0 4 21, C4<1011>;
P_0x55ca114dd850 .param/l "SUB" 0 4 14, C4<0100>;
P_0x55ca114dd890 .param/l "XOR" 0 4 23, C4<1101>;
L_0x55ca115d4b30 .functor NOT 32, L_0x55ca115d49f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55ca115459b0_0 .net "ALUControl", 3 0, v0x55ca11589880_0;  alias, 1 drivers
v0x55ca11536fa0_0 .net *"_s0", 31 0, L_0x55ca115d4b30;  1 drivers
L_0x7fda5d8a9b58 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55ca115740f0_0 .net/2s *"_s2", 31 0, L_0x7fda5d8a9b58;  1 drivers
v0x55ca11591560_0 .net/s "in1", 31 0, L_0x55ca115d3e20;  alias, 1 drivers
v0x55ca1153ceb0_0 .net/s "in2", 31 0, L_0x55ca115d49f0;  alias, 1 drivers
v0x55ca11562d90_0 .net "neg_in2", 31 0, L_0x55ca115d4c30;  1 drivers
v0x55ca11473280_0 .var/s "res", 31 0;
o0x7fda5d8f2168 .functor BUFZ 1, C4<z>; HiZ drive
v0x55ca1157d350_0 .net "reset", 0 0, o0x7fda5d8f2168;  0 drivers
v0x55ca1157d410_0 .net "shamt", 4 0, v0x55ca1158b050_0;  alias, 1 drivers
E_0x55ca11443490/0 .event edge, v0x55ca115459b0_0, v0x55ca11591560_0, v0x55ca1153ceb0_0, v0x55ca11562d90_0;
E_0x55ca11443490/1 .event edge, v0x55ca1157d410_0;
E_0x55ca11443490 .event/or E_0x55ca11443490/0, E_0x55ca11443490/1;
L_0x55ca115d4c30 .arith/sum 32, L_0x55ca115d4b30, L_0x7fda5d8a9b58;
S_0x55ca1157d590 .scope module, "BranchAdd" "Add" 3 62, 5 1 0, S_0x55ca11571fa0;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /OUTPUT 32 "out"
v0x55ca1157d780_0 .net/s "in1", 31 0, v0x55ca1158bf40_0;  alias, 1 drivers
v0x55ca1157d880_0 .net/s "in2", 31 0, L_0x55ca115d1bb0;  alias, 1 drivers
v0x55ca1157d960_0 .net "out", 31 0, L_0x55ca115d1c50;  alias, 1 drivers
L_0x55ca115d1c50 .arith/sum 32, v0x55ca1158bf40_0, L_0x55ca115d1bb0;
S_0x55ca1157daa0 .scope module, "BranchCompare" "Comparator" 3 71, 5 25 0, S_0x55ca11571fa0;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /OUTPUT 1 "equal"
v0x55ca1157dcc0_0 .net *"_s0", 0 0, L_0x55ca115d2da0;  1 drivers
L_0x7fda5d8a9600 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55ca1157dd80_0 .net/2u *"_s2", 0 0, L_0x7fda5d8a9600;  1 drivers
L_0x7fda5d8a9648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ca1157de60_0 .net/2u *"_s4", 0 0, L_0x7fda5d8a9648;  1 drivers
v0x55ca1157df20_0 .net "equal", 0 0, L_0x55ca115d2e40;  alias, 1 drivers
v0x55ca1157dfe0_0 .net "in1", 31 0, L_0x55ca115d2300;  alias, 1 drivers
v0x55ca1157e110_0 .net "in2", 31 0, L_0x55ca115d2c20;  alias, 1 drivers
L_0x55ca115d2da0 .cmp/eq 32, L_0x55ca115d2300, L_0x55ca115d2c20;
L_0x55ca115d2e40 .functor MUXZ 1, L_0x7fda5d8a9648, L_0x7fda5d8a9600, L_0x55ca115d2da0, C4<>;
S_0x55ca1157e270 .scope module, "Control" "ControlUnit" 3 63, 6 37 0, S_0x55ca11571fa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "CtlMux"
    .port_info 2 /INPUT 6 "op"
    .port_info 3 /INPUT 6 "funct"
    .port_info 4 /OUTPUT 1 "RegWrite"
    .port_info 5 /OUTPUT 1 "MemtoReg"
    .port_info 6 /OUTPUT 1 "Branch"
    .port_info 7 /OUTPUT 4 "ALUControl"
    .port_info 8 /OUTPUT 1 "ALUSrc"
    .port_info 9 /OUTPUT 1 "RegDst"
    .port_info 10 /OUTPUT 1 "MemWrite"
    .port_info 11 /OUTPUT 1 "invalidRt"
P_0x55ca1157e440 .param/l "ADD" 0 6 65, C4<0001>;
P_0x55ca1157e480 .param/l "AND" 0 6 66, C4<0010>;
P_0x55ca1157e4c0 .param/l "BEQ" 0 6 81, C4<000100>;
P_0x55ca1157e500 .param/l "BNE" 0 6 82, C4<000101>;
P_0x55ca1157e540 .param/l "J" 0 6 79, C4<000010>;
P_0x55ca1157e580 .param/l "JAL" 0 6 80, C4<000011>;
P_0x55ca1157e5c0 .param/l "JR" 0 6 83, C4<001000>;
P_0x55ca1157e600 .param/l "LESS" 0 6 72, C4<1000>;
P_0x55ca1157e640 .param/l "NOR" 0 6 73, C4<1001>;
P_0x55ca1157e680 .param/l "OR" 0 6 67, C4<0011>;
P_0x55ca1157e6c0 .param/l "R" 0 6 38, C4<000000>;
P_0x55ca1157e700 .param/l "SLL" 0 6 69, C4<0101>;
P_0x55ca1157e740 .param/l "SLLV" 0 6 74, C4<1010>;
P_0x55ca1157e780 .param/l "SRA" 0 6 71, C4<0111>;
P_0x55ca1157e7c0 .param/l "SRAV" 0 6 76, C4<1100>;
P_0x55ca1157e800 .param/l "SRL" 0 6 70, C4<0110>;
P_0x55ca1157e840 .param/l "SRLV" 0 6 75, C4<1011>;
P_0x55ca1157e880 .param/l "SUB" 0 6 68, C4<0100>;
P_0x55ca1157e8c0 .param/l "XOR" 0 6 77, C4<1101>;
P_0x55ca1157e900 .param/l "addi" 0 6 42, C4<001000>;
P_0x55ca1157e940 .param/l "addux" 0 6 49, C4<100001>;
P_0x55ca1157e980 .param/l "addx" 0 6 48, C4<100000>;
P_0x55ca1157e9c0 .param/l "andi" 0 6 43, C4<001100>;
P_0x55ca1157ea00 .param/l "andx" 0 6 52, C4<100100>;
P_0x55ca1157ea40 .param/l "beq" 0 6 41, C4<000100>;
P_0x55ca1157ea80 .param/l "jrx" 0 6 63, C4<001000>;
P_0x55ca1157eac0 .param/l "lw" 0 6 39, C4<100011>;
P_0x55ca1157eb00 .param/l "norx" 0 6 53, C4<100111>;
P_0x55ca1157eb40 .param/l "ori" 0 6 44, C4<001101>;
P_0x55ca1157eb80 .param/l "orx" 0 6 54, C4<100101>;
P_0x55ca1157ebc0 .param/l "sllvx" 0 6 57, C4<000100>;
P_0x55ca1157ec00 .param/l "sllx" 0 6 56, C4<000000>;
P_0x55ca1157ec40 .param/l "slti" 0 6 45, C4<001010>;
P_0x55ca1157ec80 .param/l "sltx" 0 6 62, C4<101010>;
P_0x55ca1157ecc0 .param/l "sravx" 0 6 61, C4<000111>;
P_0x55ca1157ed00 .param/l "srax" 0 6 60, C4<000011>;
P_0x55ca1157ed40 .param/l "srlvx" 0 6 59, C4<000110>;
P_0x55ca1157ed80 .param/l "srlx" 0 6 58, C4<000010>;
P_0x55ca1157edc0 .param/l "subux" 0 6 51, C4<100011>;
P_0x55ca1157ee00 .param/l "subx" 0 6 50, C4<100010>;
P_0x55ca1157ee40 .param/l "sw" 0 6 40, C4<101011>;
P_0x55ca1157ee80 .param/l "xori" 0 6 46, C4<001110>;
P_0x55ca1157eec0 .param/l "xorx" 0 6 55, C4<100110>;
v0x55ca11580350_0 .var "ALUControl", 3 0;
v0x55ca11580450_0 .var "ALUSrc", 0 0;
v0x55ca11580510_0 .var "Branch", 0 0;
v0x55ca115805b0_0 .net "CtlMux", 0 0, v0x55ca115816a0_0;  alias, 1 drivers
v0x55ca11580670_0 .var "MemWrite", 0 0;
v0x55ca11580780_0 .var "MemtoReg", 0 0;
v0x55ca11580840_0 .var "RegDst", 0 0;
v0x55ca11580900_0 .var "RegWrite", 0 0;
v0x55ca115809c0_0 .net "funct", 5 0, L_0x55ca115d1100;  alias, 1 drivers
v0x55ca11580aa0_0 .var "invalidRt", 0 0;
v0x55ca11580b60_0 .net "op", 5 0, L_0x55ca115d0fd0;  alias, 1 drivers
v0x55ca11580c40_0 .net "reset", 0 0, v0x55ca115bfec0_0;  alias, 1 drivers
E_0x55ca11443220 .event edge, v0x55ca115805b0_0, v0x55ca11580b60_0, v0x55ca115809c0_0;
E_0x55ca11442450 .event edge, v0x55ca11580c40_0;
S_0x55ca11580e80 .scope module, "Detect" "HazardDetectionUnit" 3 41, 7 1 0, S_0x55ca11571fa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "IF_ID_OP"
    .port_info 1 /INPUT 6 "IF_ID_Funct"
    .port_info 2 /INPUT 5 "IF_ID_RS"
    .port_info 3 /INPUT 5 "IF_ID_RT"
    .port_info 4 /INPUT 1 "ID_EX_MemtoReg"
    .port_info 5 /INPUT 5 "ID_EX_RT"
    .port_info 6 /INPUT 5 "ID_EX_RD"
    .port_info 7 /INPUT 5 "EX_MEM_WriteReg"
    .port_info 8 /INPUT 1 "ID_EX_RegWrite"
    .port_info 9 /INPUT 1 "EX_MEM_RegWrite"
    .port_info 10 /INPUT 1 "EqualFlag"
    .port_info 11 /OUTPUT 1 "PC_Stall"
    .port_info 12 /OUTPUT 1 "IF_ID_Stall"
    .port_info 13 /OUTPUT 1 "IF_ID_Flush"
    .port_info 14 /OUTPUT 1 "Control_Mux"
    .port_info 15 /INPUT 1 "IF_ID_invalidRt"
    .port_info 16 /INPUT 1 "EX_MEM_MemtoReg"
P_0x55ca11581050 .param/l "BEQ" 0 7 10, C4<000100>;
P_0x55ca11581090 .param/l "BNE" 0 7 11, C4<000101>;
P_0x55ca115810d0 .param/l "J" 0 7 8, C4<000010>;
P_0x55ca11581110 .param/l "JAL" 0 7 9, C4<000011>;
P_0x55ca11581150 .param/l "JR" 0 7 12, C4<001000>;
P_0x55ca11581190 .param/l "R_Type" 0 7 7, C4<000000>;
v0x55ca115816a0_0 .var "Control_Mux", 0 0;
v0x55ca11581760_0 .net "EX_MEM_MemtoReg", 0 0, v0x55ca11583510_0;  alias, 1 drivers
v0x55ca11581800_0 .net "EX_MEM_RegWrite", 0 0, v0x55ca115836b0_0;  alias, 1 drivers
v0x55ca115818a0_0 .net "EX_MEM_WriteReg", 4 0, v0x55ca11583820_0;  alias, 1 drivers
v0x55ca11581980_0 .net "EqualFlag", 0 0, L_0x55ca115d2e40;  alias, 1 drivers
v0x55ca11581a70_0 .net "ID_EX_MemtoReg", 0 0, v0x55ca1158a120_0;  alias, 1 drivers
v0x55ca11581b10_0 .net "ID_EX_RD", 4 0, v0x55ca1158a3d0_0;  alias, 1 drivers
v0x55ca11581bf0_0 .net "ID_EX_RT", 4 0, v0x55ca1158aea0_0;  alias, 1 drivers
v0x55ca11581cd0_0 .net "ID_EX_RegWrite", 0 0, v0x55ca1158ab30_0;  alias, 1 drivers
v0x55ca11581e20_0 .var "IF_ID_Flush", 0 0;
v0x55ca11581ee0_0 .net "IF_ID_Funct", 5 0, L_0x55ca115d1100;  alias, 1 drivers
v0x55ca11581fa0_0 .net "IF_ID_OP", 5 0, L_0x55ca115d0fd0;  alias, 1 drivers
v0x55ca11582040_0 .net "IF_ID_RS", 4 0, L_0x55ca115d11a0;  alias, 1 drivers
v0x55ca11582100_0 .net "IF_ID_RT", 4 0, L_0x55ca115d1240;  alias, 1 drivers
v0x55ca115821e0_0 .var "IF_ID_Stall", 0 0;
v0x55ca115822a0_0 .net "IF_ID_invalidRt", 0 0, v0x55ca11580aa0_0;  alias, 1 drivers
v0x55ca11582340_0 .var "PC_Stall", 0 0;
E_0x55ca11442f00/0 .event edge, v0x55ca1157df20_0, v0x55ca11581800_0, v0x55ca11581cd0_0, v0x55ca115818a0_0;
E_0x55ca11442f00/1 .event edge, v0x55ca11581b10_0, v0x55ca11581bf0_0, v0x55ca11581a70_0, v0x55ca11582100_0;
E_0x55ca11442f00/2 .event edge, v0x55ca11582040_0, v0x55ca11580b60_0;
E_0x55ca11442f00 .event/or E_0x55ca11442f00/0, E_0x55ca11442f00/1, E_0x55ca11442f00/2;
S_0x55ca11582600 .scope module, "EX_MEM_Register" "EX_MEM_Reg" 3 90, 8 1 0, S_0x55ca11571fa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "RegWriteE"
    .port_info 2 /INPUT 1 "MemtoRegE"
    .port_info 3 /INPUT 1 "MemWriteE"
    .port_info 4 /INPUT 5 "WriteRegE"
    .port_info 5 /INPUT 32 "EX_ALUOut"
    .port_info 6 /INPUT 32 "EX_WriteData"
    .port_info 7 /INPUT 1 "EX_Link"
    .port_info 8 /INPUT 32 "EX_PCPlus4"
    .port_info 9 /INPUT 32 "EX_Instr"
    .port_info 10 /OUTPUT 1 "RegWriteM"
    .port_info 11 /OUTPUT 1 "MemtoRegM"
    .port_info 12 /OUTPUT 1 "MemWriteM"
    .port_info 13 /OUTPUT 5 "WriteRegM"
    .port_info 14 /OUTPUT 32 "MEM_ALUOut"
    .port_info 15 /OUTPUT 32 "MEM_WriteData"
    .port_info 16 /OUTPUT 1 "MEM_Link"
    .port_info 17 /OUTPUT 32 "MEM_PCPlus4"
    .port_info 18 /OUTPUT 32 "MEM_Instr"
v0x55ca11582a30_0 .net "EX_ALUOut", 31 0, v0x55ca11473280_0;  alias, 1 drivers
v0x55ca11582b10_0 .net "EX_Instr", 31 0, v0x55ca11589c10_0;  alias, 1 drivers
v0x55ca11582bd0_0 .net "EX_Link", 0 0, v0x55ca11589d50_0;  alias, 1 drivers
v0x55ca11582ca0_0 .net "EX_PCPlus4", 31 0, v0x55ca1158a260_0;  alias, 1 drivers
v0x55ca11582d80_0 .net "EX_WriteData", 31 0, L_0x55ca115d4530;  alias, 1 drivers
v0x55ca11582eb0_0 .var "MEM_ALUOut", 31 0;
v0x55ca11582f90_0 .var "MEM_Instr", 31 0;
v0x55ca11583070_0 .var "MEM_Link", 0 0;
v0x55ca11583130_0 .var "MEM_PCPlus4", 31 0;
v0x55ca11583210_0 .var "MEM_WriteData", 31 0;
v0x55ca115832f0_0 .net "MemWriteE", 0 0, v0x55ca11589f80_0;  alias, 1 drivers
v0x55ca115833b0_0 .var "MemWriteM", 0 0;
v0x55ca11583470_0 .net "MemtoRegE", 0 0, v0x55ca1158a120_0;  alias, 1 drivers
v0x55ca11583510_0 .var "MemtoRegM", 0 0;
v0x55ca115835e0_0 .net "RegWriteE", 0 0, v0x55ca1158ab30_0;  alias, 1 drivers
v0x55ca115836b0_0 .var "RegWriteM", 0 0;
v0x55ca11583780_0 .net "WriteRegE", 4 0, L_0x55ca115d3590;  alias, 1 drivers
v0x55ca11583820_0 .var "WriteRegM", 4 0;
v0x55ca115838f0_0 .net "clk", 0 0, v0x55ca115bfd80_0;  alias, 1 drivers
E_0x55ca115989e0 .event posedge, v0x55ca115838f0_0;
S_0x55ca11583c70 .scope module, "EX_SrcB_Mux" "Mux2x32" 3 88, 9 7 0, S_0x55ca11571fa0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "signal"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /OUTPUT 32 "out"
L_0x7fda5d8a9a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55ca115d46f0 .functor XNOR 1, v0x55ca11589a50_0, L_0x7fda5d8a9a80, C4<0>, C4<0>;
L_0x7fda5d8a9ac8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55ca115d47b0 .functor XNOR 1, v0x55ca11589a50_0, L_0x7fda5d8a9ac8, C4<0>, C4<0>;
v0x55ca11582780_0 .net/2u *"_s0", 0 0, L_0x7fda5d8a9a80;  1 drivers
v0x55ca11583e80_0 .net *"_s10", 31 0, L_0x55ca115d48b0;  1 drivers
v0x55ca11583f60_0 .net *"_s2", 0 0, L_0x55ca115d46f0;  1 drivers
v0x55ca11584030_0 .net/2u *"_s4", 0 0, L_0x7fda5d8a9ac8;  1 drivers
v0x55ca11584110_0 .net *"_s6", 0 0, L_0x55ca115d47b0;  1 drivers
L_0x7fda5d8a9b10 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x55ca11584220_0 .net *"_s8", 31 0, L_0x7fda5d8a9b10;  1 drivers
v0x55ca11584300_0 .net "in1", 31 0, L_0x55ca115d4530;  alias, 1 drivers
v0x55ca115843c0_0 .net "in2", 31 0, v0x55ca1158b1d0_0;  alias, 1 drivers
v0x55ca11584480_0 .net "out", 31 0, L_0x55ca115d49f0;  alias, 1 drivers
v0x55ca11584570_0 .net "signal", 0 0, v0x55ca11589a50_0;  alias, 1 drivers
L_0x55ca115d48b0 .functor MUXZ 32, L_0x7fda5d8a9b10, v0x55ca1158b1d0_0, L_0x55ca115d47b0, C4<>;
L_0x55ca115d49f0 .functor MUXZ 32, L_0x55ca115d48b0, L_0x55ca115d4530, L_0x55ca115d46f0, C4<>;
S_0x55ca115846c0 .scope module, "FW_EX_RS_Mux" "Mux3x32" 3 86, 9 13 0, S_0x55ca11571fa0;
 .timescale -13 -13;
    .port_info 0 /INPUT 2 "signal"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 32 "in3"
    .port_info 4 /OUTPUT 32 "out"
L_0x7fda5d8a9840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ca11584840_0 .net/2u *"_s0", 1 0, L_0x7fda5d8a9840;  1 drivers
v0x55ca11584940_0 .net *"_s10", 0 0, L_0x55ca115d38a0;  1 drivers
L_0x7fda5d8a9918 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x55ca11584a00_0 .net *"_s12", 31 0, L_0x7fda5d8a9918;  1 drivers
v0x55ca11584af0_0 .net *"_s14", 31 0, L_0x55ca115d3ba0;  1 drivers
v0x55ca11584bd0_0 .net *"_s16", 31 0, L_0x55ca115d3ce0;  1 drivers
v0x55ca11584d00_0 .net *"_s2", 0 0, L_0x55ca115d3680;  1 drivers
L_0x7fda5d8a9888 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55ca11584dc0_0 .net/2u *"_s4", 1 0, L_0x7fda5d8a9888;  1 drivers
v0x55ca11584ea0_0 .net *"_s6", 0 0, L_0x55ca115d3770;  1 drivers
L_0x7fda5d8a98d0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55ca11584f60_0 .net/2u *"_s8", 1 0, L_0x7fda5d8a98d0;  1 drivers
v0x55ca115850d0_0 .net "in1", 31 0, v0x55ca1158a680_0;  alias, 1 drivers
v0x55ca115851b0_0 .net "in2", 31 0, v0x55ca11582eb0_0;  alias, 1 drivers
v0x55ca11585270_0 .net "in3", 31 0, L_0x55ca115d6420;  alias, 1 drivers
v0x55ca11585330_0 .net "out", 31 0, L_0x55ca115d3e20;  alias, 1 drivers
v0x55ca11585420_0 .net "signal", 1 0, v0x55ca115889c0_0;  alias, 1 drivers
L_0x55ca115d3680 .cmp/eq 2, v0x55ca115889c0_0, L_0x7fda5d8a9840;
L_0x55ca115d3770 .cmp/eq 2, v0x55ca115889c0_0, L_0x7fda5d8a9888;
L_0x55ca115d38a0 .cmp/eq 2, v0x55ca115889c0_0, L_0x7fda5d8a98d0;
L_0x55ca115d3ba0 .functor MUXZ 32, L_0x7fda5d8a9918, L_0x55ca115d6420, L_0x55ca115d38a0, C4<>;
L_0x55ca115d3ce0 .functor MUXZ 32, L_0x55ca115d3ba0, v0x55ca11582eb0_0, L_0x55ca115d3770, C4<>;
L_0x55ca115d3e20 .functor MUXZ 32, L_0x55ca115d3ce0, v0x55ca1158a680_0, L_0x55ca115d3680, C4<>;
S_0x55ca115855b0 .scope module, "FW_EX_RT_Mux" "Mux3x32" 3 87, 9 13 0, S_0x55ca11571fa0;
 .timescale -13 -13;
    .port_info 0 /INPUT 2 "signal"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 32 "in3"
    .port_info 4 /OUTPUT 32 "out"
L_0x7fda5d8a9960 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ca115857c0_0 .net/2u *"_s0", 1 0, L_0x7fda5d8a9960;  1 drivers
v0x55ca115858c0_0 .net *"_s10", 0 0, L_0x55ca115d41c0;  1 drivers
L_0x7fda5d8a9a38 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x55ca11585980_0 .net *"_s12", 31 0, L_0x7fda5d8a9a38;  1 drivers
v0x55ca11585a70_0 .net *"_s14", 31 0, L_0x55ca115d42b0;  1 drivers
v0x55ca11585b50_0 .net *"_s16", 31 0, L_0x55ca115d43f0;  1 drivers
v0x55ca11585c30_0 .net *"_s2", 0 0, L_0x55ca115d3fa0;  1 drivers
L_0x7fda5d8a99a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55ca11585cf0_0 .net/2u *"_s4", 1 0, L_0x7fda5d8a99a8;  1 drivers
v0x55ca11585dd0_0 .net *"_s6", 0 0, L_0x55ca115d4090;  1 drivers
L_0x7fda5d8a99f0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55ca11585e90_0 .net/2u *"_s8", 1 0, L_0x7fda5d8a99f0;  1 drivers
v0x55ca11586000_0 .net "in1", 31 0, v0x55ca1158a820_0;  alias, 1 drivers
v0x55ca115860e0_0 .net "in2", 31 0, v0x55ca11582eb0_0;  alias, 1 drivers
v0x55ca115861a0_0 .net "in3", 31 0, L_0x55ca115d6420;  alias, 1 drivers
v0x55ca11586260_0 .net "out", 31 0, L_0x55ca115d4530;  alias, 1 drivers
v0x55ca11586350_0 .net "signal", 1 0, v0x55ca11588b70_0;  alias, 1 drivers
L_0x55ca115d3fa0 .cmp/eq 2, v0x55ca11588b70_0, L_0x7fda5d8a9960;
L_0x55ca115d4090 .cmp/eq 2, v0x55ca11588b70_0, L_0x7fda5d8a99a8;
L_0x55ca115d41c0 .cmp/eq 2, v0x55ca11588b70_0, L_0x7fda5d8a99f0;
L_0x55ca115d42b0 .functor MUXZ 32, L_0x7fda5d8a9a38, L_0x55ca115d6420, L_0x55ca115d41c0, C4<>;
L_0x55ca115d43f0 .functor MUXZ 32, L_0x55ca115d42b0, v0x55ca11582eb0_0, L_0x55ca115d4090, C4<>;
L_0x55ca115d4530 .functor MUXZ 32, L_0x55ca115d43f0, v0x55ca1158a820_0, L_0x55ca115d3fa0, C4<>;
S_0x55ca115864d0 .scope module, "FW_ID_RS_Mux" "Mux3x32" 3 65, 9 13 0, S_0x55ca11571fa0;
 .timescale -13 -13;
    .port_info 0 /INPUT 2 "signal"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 32 "in3"
    .port_info 4 /OUTPUT 32 "out"
L_0x7fda5d8a93c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ca115866a0_0 .net/2u *"_s0", 1 0, L_0x7fda5d8a93c0;  1 drivers
v0x55ca115867a0_0 .net *"_s10", 0 0, L_0x55ca115d1fe0;  1 drivers
L_0x7fda5d8a9498 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x55ca11586860_0 .net *"_s12", 31 0, L_0x7fda5d8a9498;  1 drivers
v0x55ca11586920_0 .net *"_s14", 31 0, L_0x55ca115d2080;  1 drivers
v0x55ca11586a00_0 .net *"_s16", 31 0, L_0x55ca115d21c0;  1 drivers
v0x55ca11586b30_0 .net *"_s2", 0 0, L_0x55ca115d1e10;  1 drivers
L_0x7fda5d8a9408 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55ca11586bf0_0 .net/2u *"_s4", 1 0, L_0x7fda5d8a9408;  1 drivers
v0x55ca11586cd0_0 .net *"_s6", 0 0, L_0x55ca115d1eb0;  1 drivers
L_0x7fda5d8a9450 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55ca11586d90_0 .net/2u *"_s8", 1 0, L_0x7fda5d8a9450;  1 drivers
v0x55ca11586f00_0 .net "in1", 31 0, v0x55ca115b8180_0;  alias, 1 drivers
v0x55ca11586fe0_0 .net "in2", 31 0, v0x55ca11582eb0_0;  alias, 1 drivers
v0x55ca115870a0_0 .net "in3", 31 0, L_0x55ca115d6420;  alias, 1 drivers
v0x55ca11587160_0 .net "out", 31 0, L_0x55ca115d2300;  alias, 1 drivers
v0x55ca11587220_0 .net "signal", 1 0, v0x55ca11588cb0_0;  alias, 1 drivers
L_0x55ca115d1e10 .cmp/eq 2, v0x55ca11588cb0_0, L_0x7fda5d8a93c0;
L_0x55ca115d1eb0 .cmp/eq 2, v0x55ca11588cb0_0, L_0x7fda5d8a9408;
L_0x55ca115d1fe0 .cmp/eq 2, v0x55ca11588cb0_0, L_0x7fda5d8a9450;
L_0x55ca115d2080 .functor MUXZ 32, L_0x7fda5d8a9498, L_0x55ca115d6420, L_0x55ca115d1fe0, C4<>;
L_0x55ca115d21c0 .functor MUXZ 32, L_0x55ca115d2080, v0x55ca11582eb0_0, L_0x55ca115d1eb0, C4<>;
L_0x55ca115d2300 .functor MUXZ 32, L_0x55ca115d21c0, v0x55ca115b8180_0, L_0x55ca115d1e10, C4<>;
S_0x55ca11587380 .scope module, "FW_ID_RT_Mux" "Mux3x32" 3 66, 9 13 0, S_0x55ca11571fa0;
 .timescale -13 -13;
    .port_info 0 /INPUT 2 "signal"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 32 "in3"
    .port_info 4 /OUTPUT 32 "out"
L_0x7fda5d8a94e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ca11587550_0 .net/2u *"_s0", 1 0, L_0x7fda5d8a94e0;  1 drivers
v0x55ca11587650_0 .net *"_s10", 0 0, L_0x55ca115d2690;  1 drivers
L_0x7fda5d8a95b8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x55ca11587710_0 .net *"_s12", 31 0, L_0x7fda5d8a95b8;  1 drivers
v0x55ca11587800_0 .net *"_s14", 31 0, L_0x55ca115d2780;  1 drivers
v0x55ca115878e0_0 .net *"_s16", 31 0, L_0x55ca115d29d0;  1 drivers
v0x55ca11587a10_0 .net *"_s2", 0 0, L_0x55ca115d24c0;  1 drivers
L_0x7fda5d8a9528 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55ca11587ad0_0 .net/2u *"_s4", 1 0, L_0x7fda5d8a9528;  1 drivers
v0x55ca11587bb0_0 .net *"_s6", 0 0, L_0x55ca115d2560;  1 drivers
L_0x7fda5d8a9570 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55ca11587c70_0 .net/2u *"_s8", 1 0, L_0x7fda5d8a9570;  1 drivers
v0x55ca11587de0_0 .net "in1", 31 0, v0x55ca115b8220_0;  alias, 1 drivers
v0x55ca11587ec0_0 .net "in2", 31 0, v0x55ca11582eb0_0;  alias, 1 drivers
v0x55ca11588010_0 .net "in3", 31 0, L_0x55ca115d6420;  alias, 1 drivers
v0x55ca115880d0_0 .net "out", 31 0, L_0x55ca115d2c20;  alias, 1 drivers
v0x55ca11588190_0 .net "signal", 1 0, v0x55ca11588ee0_0;  alias, 1 drivers
L_0x55ca115d24c0 .cmp/eq 2, v0x55ca11588ee0_0, L_0x7fda5d8a94e0;
L_0x55ca115d2560 .cmp/eq 2, v0x55ca11588ee0_0, L_0x7fda5d8a9528;
L_0x55ca115d2690 .cmp/eq 2, v0x55ca11588ee0_0, L_0x7fda5d8a9570;
L_0x55ca115d2780 .functor MUXZ 32, L_0x7fda5d8a95b8, L_0x55ca115d6420, L_0x55ca115d2690, C4<>;
L_0x55ca115d29d0 .functor MUXZ 32, L_0x55ca115d2780, v0x55ca11582eb0_0, L_0x55ca115d2560, C4<>;
L_0x55ca115d2c20 .functor MUXZ 32, L_0x55ca115d29d0, v0x55ca115b8220_0, L_0x55ca115d24c0, C4<>;
S_0x55ca11588320 .scope module, "Forward" "Forwarding" 3 37, 10 1 0, S_0x55ca11571fa0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 2 "ID_RS_Mux_Signal"
    .port_info 1 /OUTPUT 2 "ID_RT_Mux_Signal"
    .port_info 2 /OUTPUT 2 "EX_RS_Mux_Signal"
    .port_info 3 /OUTPUT 2 "EX_RT_Mux_Signal"
    .port_info 4 /INPUT 5 "ID_RS"
    .port_info 5 /INPUT 5 "ID_RT"
    .port_info 6 /INPUT 5 "EX_RS"
    .port_info 7 /INPUT 5 "EX_RT"
    .port_info 8 /INPUT 1 "EX_MEM_RegWrite"
    .port_info 9 /INPUT 5 "EX_MEM_WriteReg"
    .port_info 10 /INPUT 1 "MEM_RB_RegWrite"
    .port_info 11 /INPUT 5 "MEM_RB_WriteReg"
    .port_info 12 /INPUT 1 "EX_MEM_MemtoReg"
v0x55ca11588640_0 .net "EX_MEM_MemtoReg", 0 0, v0x55ca11583510_0;  alias, 1 drivers
v0x55ca11588700_0 .net "EX_MEM_RegWrite", 0 0, v0x55ca115836b0_0;  alias, 1 drivers
v0x55ca11588810_0 .net "EX_MEM_WriteReg", 4 0, v0x55ca11583820_0;  alias, 1 drivers
v0x55ca11588900_0 .net "EX_RS", 4 0, v0x55ca1158ad10_0;  alias, 1 drivers
v0x55ca115889c0_0 .var "EX_RS_Mux_Signal", 1 0;
v0x55ca11588ad0_0 .net "EX_RT", 4 0, v0x55ca1158aea0_0;  alias, 1 drivers
v0x55ca11588b70_0 .var "EX_RT_Mux_Signal", 1 0;
v0x55ca11588c10_0 .net "ID_RS", 4 0, L_0x55ca115d11a0;  alias, 1 drivers
v0x55ca11588cb0_0 .var "ID_RS_Mux_Signal", 1 0;
v0x55ca11588e10_0 .net "ID_RT", 4 0, L_0x55ca115d1240;  alias, 1 drivers
v0x55ca11588ee0_0 .var "ID_RT_Mux_Signal", 1 0;
v0x55ca11588fb0_0 .net "MEM_RB_RegWrite", 0 0, v0x55ca115b3460_0;  alias, 1 drivers
v0x55ca11589050_0 .net "MEM_RB_WriteReg", 4 0, L_0x55ca115d6860;  alias, 1 drivers
E_0x55ca11598a20/0 .event edge, v0x55ca11581bf0_0, v0x55ca11588900_0, v0x55ca11582100_0, v0x55ca11582040_0;
E_0x55ca11598a20/1 .event edge, v0x55ca11588fb0_0, v0x55ca11581800_0;
E_0x55ca11598a20 .event/or E_0x55ca11598a20/0, E_0x55ca11598a20/1;
S_0x55ca115892d0 .scope module, "ID_EX_Register" "ID_EX_Reg" 3 76, 11 1 0, S_0x55ca11571fa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "RegWriteD"
    .port_info 2 /INPUT 1 "MemtoRegD"
    .port_info 3 /INPUT 1 "MemWriteD"
    .port_info 4 /INPUT 4 "ALUControlD"
    .port_info 5 /INPUT 1 "ALUSrcD"
    .port_info 6 /INPUT 1 "RegDstD"
    .port_info 7 /INPUT 32 "ReadData1"
    .port_info 8 /INPUT 32 "ReadData2"
    .port_info 9 /INPUT 5 "RsD"
    .port_info 10 /INPUT 5 "RtD"
    .port_info 11 /INPUT 5 "RdD"
    .port_info 12 /INPUT 32 "SignImmD"
    .port_info 13 /INPUT 5 "ShamtD"
    .port_info 14 /INPUT 1 "LinkD"
    .port_info 15 /INPUT 32 "PCPlus4D"
    .port_info 16 /INPUT 32 "InstrD"
    .port_info 17 /OUTPUT 1 "RegWriteE"
    .port_info 18 /OUTPUT 1 "MemtoRegE"
    .port_info 19 /OUTPUT 1 "MemWriteE"
    .port_info 20 /OUTPUT 4 "ALUControlE"
    .port_info 21 /OUTPUT 1 "ALUSrcE"
    .port_info 22 /OUTPUT 1 "RegDstE"
    .port_info 23 /OUTPUT 32 "ReadData1E"
    .port_info 24 /OUTPUT 32 "ReadData2E"
    .port_info 25 /OUTPUT 5 "RsE"
    .port_info 26 /OUTPUT 5 "RtE"
    .port_info 27 /OUTPUT 5 "RdE"
    .port_info 28 /OUTPUT 32 "SignImmE"
    .port_info 29 /OUTPUT 5 "ShamtE"
    .port_info 30 /OUTPUT 1 "LinkE"
    .port_info 31 /OUTPUT 32 "PCPlus4E"
    .port_info 32 /OUTPUT 32 "InstrE"
v0x55ca11589770_0 .net "ALUControlD", 3 0, v0x55ca11580350_0;  alias, 1 drivers
v0x55ca11589880_0 .var "ALUControlE", 3 0;
v0x55ca11589950_0 .net "ALUSrcD", 0 0, v0x55ca11580450_0;  alias, 1 drivers
v0x55ca11589a50_0 .var "ALUSrcE", 0 0;
v0x55ca11589b20_0 .net "InstrD", 31 0, v0x55ca1158bda0_0;  alias, 1 drivers
v0x55ca11589c10_0 .var "InstrE", 31 0;
v0x55ca11589cb0_0 .net "LinkD", 0 0, L_0x55ca115d3170;  alias, 1 drivers
v0x55ca11589d50_0 .var "LinkE", 0 0;
v0x55ca11589e20_0 .net "MemWriteD", 0 0, v0x55ca11580670_0;  alias, 1 drivers
v0x55ca11589f80_0 .var "MemWriteE", 0 0;
v0x55ca1158a050_0 .net "MemtoRegD", 0 0, v0x55ca11580780_0;  alias, 1 drivers
v0x55ca1158a120_0 .var "MemtoRegE", 0 0;
v0x55ca1158a1c0_0 .net "PCPlus4D", 31 0, v0x55ca1158bf40_0;  alias, 1 drivers
v0x55ca1158a260_0 .var "PCPlus4E", 31 0;
v0x55ca1158a330_0 .net "RdD", 4 0, L_0x55ca115d12e0;  alias, 1 drivers
v0x55ca1158a3d0_0 .var "RdE", 4 0;
v0x55ca1158a4a0_0 .net "ReadData1", 31 0, v0x55ca115b8180_0;  alias, 1 drivers
v0x55ca1158a680_0 .var "ReadData1E", 31 0;
v0x55ca1158a750_0 .net "ReadData2", 31 0, v0x55ca115b8220_0;  alias, 1 drivers
v0x55ca1158a820_0 .var "ReadData2E", 31 0;
v0x55ca1158a8f0_0 .net "RegDstD", 0 0, v0x55ca11580840_0;  alias, 1 drivers
v0x55ca1158a9c0_0 .var "RegDstE", 0 0;
v0x55ca1158aa60_0 .net "RegWriteD", 0 0, v0x55ca11580900_0;  alias, 1 drivers
v0x55ca1158ab30_0 .var "RegWriteE", 0 0;
v0x55ca1158ac20_0 .net "RsD", 4 0, L_0x55ca115d11a0;  alias, 1 drivers
v0x55ca1158ad10_0 .var "RsE", 4 0;
v0x55ca1158adb0_0 .net "RtD", 4 0, L_0x55ca115d1240;  alias, 1 drivers
v0x55ca1158aea0_0 .var "RtE", 4 0;
v0x55ca1158af90_0 .net "ShamtD", 4 0, L_0x55ca115d1490;  alias, 1 drivers
v0x55ca1158b050_0 .var "ShamtE", 4 0;
v0x55ca1158b110_0 .net "SignImmD", 31 0, L_0x55ca115d1a70;  alias, 1 drivers
v0x55ca1158b1d0_0 .var "SignImmE", 31 0;
v0x55ca1158b290_0 .net "clk", 0 0, v0x55ca115bfd80_0;  alias, 1 drivers
S_0x55ca1158b920 .scope module, "IF_ID_Register" "IF_ID_Reg" 3 52, 12 1 0, S_0x55ca11571fa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "PCPlus4F"
    .port_info 2 /INPUT 32 "InstrF"
    .port_info 3 /INPUT 1 "IF_Stall"
    .port_info 4 /INPUT 1 "IF_Flush"
    .port_info 5 /OUTPUT 32 "PCPlus4D"
    .port_info 6 /OUTPUT 32 "InstrD"
v0x55ca1158bbe0_0 .net "IF_Flush", 0 0, v0x55ca11581e20_0;  alias, 1 drivers
v0x55ca1158bcd0_0 .net "IF_Stall", 0 0, v0x55ca115821e0_0;  alias, 1 drivers
v0x55ca1158bda0_0 .var "InstrD", 31 0;
v0x55ca1158bea0_0 .net "InstrF", 31 0, v0x55ca1158c7f0_0;  alias, 1 drivers
v0x55ca1158bf40_0 .var "PCPlus4D", 31 0;
v0x55ca1158c080_0 .net "PCPlus4F", 31 0, L_0x55ca115d07b0;  alias, 1 drivers
v0x55ca1158c160_0 .net "clk", 0 0, v0x55ca115bfd80_0;  alias, 1 drivers
S_0x55ca1158c370 .scope module, "InsMem" "InstructionRAM" 3 50, 13 5 0, S_0x55ca11571fa0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "RESET"
    .port_info 2 /INPUT 1 "ENABLE"
    .port_info 3 /INPUT 32 "FETCH_ADDRESS"
    .port_info 4 /OUTPUT 32 "DATA"
v0x55ca1158c7f0_0 .var "DATA", 31 0;
L_0x7fda5d8a9210 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x55ca1158c8d0_0 .net "DATA_0", 63 0, L_0x7fda5d8a9210;  1 drivers
L_0x7fda5d8a92e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55ca1158c990_0 .net "ENABLE", 0 0, L_0x7fda5d8a92e8;  1 drivers
v0x55ca1158ca30_0 .net "FETCH_ADDRESS", 31 0, L_0x55ca115d0e90;  1 drivers
v0x55ca1158cb10 .array "RAM", 511 0, 31 0;
L_0x7fda5d8a92a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ca1158cc20_0 .net "RESET", 0 0, L_0x7fda5d8a92a0;  1 drivers
L_0x7fda5d8a9180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ca1158cce0_0 .net/2u *"_s0", 31 0, L_0x7fda5d8a9180;  1 drivers
L_0x7fda5d8a91c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ca1158cdc0_0 .net/2u *"_s4", 31 0, L_0x7fda5d8a91c8;  1 drivers
v0x55ca1158cea0_0 .net/s "c$wild_app_arg", 63 0, L_0x55ca115d0910;  1 drivers
v0x55ca1158cf80_0 .net/s "c$wild_app_arg_0", 63 0, L_0x55ca115d0a50;  1 drivers
v0x55ca1158d060_0 .net "clk", 0 0, v0x55ca115bfd80_0;  alias, 1 drivers
v0x55ca1158d100_0 .net/s "wild", 63 0, L_0x55ca115d0910;  alias, 1 drivers
v0x55ca1158d1c0_0 .net/s "wild_0", 63 0, L_0x55ca115d0a50;  alias, 1 drivers
v0x55ca1158d290_0 .net "x1", 31 0, L_0x55ca115d0c70;  1 drivers
L_0x7fda5d8a9258 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x55ca1158d350_0 .net "x1_projection", 63 0, L_0x7fda5d8a9258;  1 drivers
E_0x55ca1158baf0 .event negedge, v0x55ca115838f0_0;
L_0x55ca115d0910 .concat [ 32 32 0 0], L_0x55ca115d0e90, L_0x7fda5d8a9180;
L_0x55ca115d0a50 .concat [ 32 32 0 0], L_0x55ca115d0c70, L_0x7fda5d8a91c8;
L_0x55ca115d0c70 .part L_0x7fda5d8a9258, 32, 32;
S_0x55ca1158c600 .scope begin, "InstructionRAM_blockRamFile" "InstructionRAM_blockRamFile" 13 40, 13 40 0, S_0x55ca1158c370;
 .timescale -13 -13;
S_0x55ca1158d500 .scope module, "InsParse" "Parser" 3 57, 5 29 0, S_0x55ca11571fa0;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "in"
    .port_info 1 /OUTPUT 6 "op"
    .port_info 2 /OUTPUT 6 "funct"
    .port_info 3 /OUTPUT 5 "rs"
    .port_info 4 /OUTPUT 5 "rt"
    .port_info 5 /OUTPUT 5 "rd"
    .port_info 6 /OUTPUT 5 "shamt"
    .port_info 7 /OUTPUT 16 "imm"
    .port_info 8 /OUTPUT 26 "jaddress"
v0x55ca1158d7b0_0 .net "funct", 5 0, L_0x55ca115d1100;  alias, 1 drivers
v0x55ca1158d8e0_0 .net "imm", 15 0, L_0x55ca115d1570;  alias, 1 drivers
v0x55ca1158d9c0_0 .net "in", 31 0, v0x55ca1158bda0_0;  alias, 1 drivers
v0x55ca1158dab0_0 .net "jaddress", 25 0, L_0x55ca115d1610;  alias, 1 drivers
v0x55ca1158db90_0 .net "op", 5 0, L_0x55ca115d0fd0;  alias, 1 drivers
v0x55ca1158dcf0_0 .net "rd", 4 0, L_0x55ca115d12e0;  alias, 1 drivers
v0x55ca1158ddb0_0 .net "rs", 4 0, L_0x55ca115d11a0;  alias, 1 drivers
v0x55ca1158de50_0 .net "rt", 4 0, L_0x55ca115d1240;  alias, 1 drivers
v0x55ca1158df10_0 .net "shamt", 4 0, L_0x55ca115d1490;  alias, 1 drivers
L_0x55ca115d0fd0 .part v0x55ca1158bda0_0, 26, 6;
L_0x55ca115d1100 .part v0x55ca1158bda0_0, 0, 6;
L_0x55ca115d11a0 .part v0x55ca1158bda0_0, 21, 5;
L_0x55ca115d1240 .part v0x55ca1158bda0_0, 16, 5;
L_0x55ca115d12e0 .part v0x55ca1158bda0_0, 11, 5;
L_0x55ca115d1490 .part v0x55ca1158bda0_0, 6, 5;
L_0x55ca115d1570 .part v0x55ca1158bda0_0, 0, 16;
L_0x55ca115d1610 .part v0x55ca1158bda0_0, 0, 26;
S_0x55ca1158e160 .scope module, "JBSignal" "JBControl" 3 72, 6 1 0, S_0x55ca11571fa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "OP"
    .port_info 1 /INPUT 6 "Funct"
    .port_info 2 /INPUT 1 "equalFlag"
    .port_info 3 /OUTPUT 2 "JBFlag"
P_0x55ca1158e2e0 .param/l "BEQ" 0 6 8, C4<000100>;
P_0x55ca1158e320 .param/l "BNE" 0 6 9, C4<000101>;
P_0x55ca1158e360 .param/l "J" 0 6 6, C4<000010>;
P_0x55ca1158e3a0 .param/l "JAL" 0 6 7, C4<000011>;
P_0x55ca1158e3e0 .param/l "JR" 0 6 10, C4<001000>;
P_0x55ca1158e420 .param/l "R_Type" 0 6 5, C4<000000>;
v0x55ca1158e790_0 .net "Funct", 5 0, L_0x55ca115d1100;  alias, 1 drivers
v0x55ca1158e870_0 .var "JBFlag", 1 0;
v0x55ca1158e950_0 .net "OP", 5 0, L_0x55ca115d0fd0;  alias, 1 drivers
v0x55ca1158e9f0_0 .net "equalFlag", 0 0, L_0x55ca115d2e40;  alias, 1 drivers
E_0x55ca1158e730 .event edge, v0x55ca11580b60_0, v0x55ca1157df20_0, v0x55ca115809c0_0;
S_0x55ca1158eb60 .scope module, "JumpAddr" "JumpMux" 3 73, 6 18 0, S_0x55ca11571fa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "OP"
    .port_info 1 /INPUT 6 "Funct"
    .port_info 2 /INPUT 26 "JRawAddr"
    .port_info 3 /INPUT 32 "PCPlus4"
    .port_info 4 /INPUT 32 "ReadData1"
    .port_info 5 /OUTPUT 32 "JAddr"
P_0x55ca11585730 .param/l "J" 0 6 23, C4<000010>;
P_0x55ca11585770 .param/l "JAL" 0 6 24, C4<000011>;
v0x55ca115b0000_0 .net "Funct", 5 0, L_0x55ca115d1100;  alias, 1 drivers
v0x55ca115b0170_0 .var "JAddr", 31 0;
v0x55ca115b0250_0 .net "JRawAddr", 25 0, L_0x55ca115d1610;  alias, 1 drivers
v0x55ca115b0320_0 .net "OP", 5 0, L_0x55ca115d0fd0;  alias, 1 drivers
v0x55ca115b0450_0 .net "PCPlus4", 31 0, v0x55ca1158bf40_0;  alias, 1 drivers
v0x55ca115b0510_0 .net "ReadData1", 31 0, L_0x55ca115d2300;  alias, 1 drivers
E_0x55ca1158ee70 .event edge, v0x55ca11580b60_0, v0x55ca1157d780_0, v0x55ca1158dab0_0, v0x55ca1157dfe0_0;
S_0x55ca115b06d0 .scope module, "LC" "LinkControl" 3 75, 6 31 0, S_0x55ca11571fa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 6 "OP"
    .port_info 1 /OUTPUT 1 "Link"
P_0x55ca115b08a0 .param/l "JAL" 0 6 32, C4<000011>;
v0x55ca115b0980_0 .net "Link", 0 0, L_0x55ca115d3170;  alias, 1 drivers
v0x55ca115b0a40_0 .net "OP", 5 0, L_0x55ca115d0fd0;  alias, 1 drivers
L_0x7fda5d8a9690 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x55ca115b0ae0_0 .net/2u *"_s0", 5 0, L_0x7fda5d8a9690;  1 drivers
v0x55ca115b0ba0_0 .net *"_s2", 0 0, L_0x55ca115d2f70;  1 drivers
L_0x7fda5d8a96d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55ca115b0c60_0 .net/2u *"_s4", 0 0, L_0x7fda5d8a96d8;  1 drivers
L_0x7fda5d8a9720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ca115b0d90_0 .net/2u *"_s6", 0 0, L_0x7fda5d8a9720;  1 drivers
L_0x55ca115d2f70 .cmp/eq 6, L_0x55ca115d0fd0, L_0x7fda5d8a9690;
L_0x55ca115d3170 .functor MUXZ 1, L_0x7fda5d8a9720, L_0x7fda5d8a96d8, L_0x55ca115d2f70, C4<>;
S_0x55ca115b0ed0 .scope module, "LinkResultMux" "Mux2x32" 3 106, 9 7 0, S_0x55ca11571fa0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "signal"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /OUTPUT 32 "out"
L_0x7fda5d8a9f00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55ca115d6120 .functor XNOR 1, v0x55ca115b2c20_0, L_0x7fda5d8a9f00, C4<0>, C4<0>;
L_0x7fda5d8a9f48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55ca115d6220 .functor XNOR 1, v0x55ca115b2c20_0, L_0x7fda5d8a9f48, C4<0>, C4<0>;
v0x55ca115b10a0_0 .net/2u *"_s0", 0 0, L_0x7fda5d8a9f00;  1 drivers
v0x55ca115b1180_0 .net *"_s10", 31 0, L_0x55ca115d62e0;  1 drivers
v0x55ca115b1260_0 .net *"_s2", 0 0, L_0x55ca115d6120;  1 drivers
v0x55ca115b1330_0 .net/2u *"_s4", 0 0, L_0x7fda5d8a9f48;  1 drivers
v0x55ca115b1410_0 .net *"_s6", 0 0, L_0x55ca115d6220;  1 drivers
L_0x7fda5d8a9f90 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x55ca115b1520_0 .net *"_s8", 31 0, L_0x7fda5d8a9f90;  1 drivers
v0x55ca115b1600_0 .net "in1", 31 0, L_0x55ca115d5fe0;  alias, 1 drivers
v0x55ca115b16e0_0 .net "in2", 31 0, v0x55ca115b3130_0;  alias, 1 drivers
v0x55ca115b17c0_0 .net "out", 31 0, L_0x55ca115d6420;  alias, 1 drivers
v0x55ca115b19a0_0 .net "signal", 0 0, v0x55ca115b2c20_0;  alias, 1 drivers
L_0x55ca115d62e0 .functor MUXZ 32, L_0x7fda5d8a9f90, v0x55ca115b3130_0, L_0x55ca115d6220, C4<>;
L_0x55ca115d6420 .functor MUXZ 32, L_0x55ca115d62e0, L_0x55ca115d5fe0, L_0x55ca115d6120, C4<>;
S_0x55ca115b1ae0 .scope module, "LinkWriteRegMux" "Mux2x5" 3 107, 9 1 0, S_0x55ca11571fa0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "signal"
    .port_info 1 /INPUT 5 "in1"
    .port_info 2 /INPUT 5 "in2"
    .port_info 3 /OUTPUT 5 "out"
L_0x7fda5d8a9fd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55ca115d65f0 .functor XNOR 1, v0x55ca115b2c20_0, L_0x7fda5d8a9fd8, C4<0>, C4<0>;
L_0x7fda5d8aa020 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55ca115d6660 .functor XNOR 1, v0x55ca115b2c20_0, L_0x7fda5d8aa020, C4<0>, C4<0>;
v0x55ca115b1c60_0 .net/2u *"_s0", 0 0, L_0x7fda5d8a9fd8;  1 drivers
v0x55ca115b1d60_0 .net *"_s10", 4 0, L_0x55ca115d6720;  1 drivers
v0x55ca115b1e40_0 .net *"_s2", 0 0, L_0x55ca115d65f0;  1 drivers
v0x55ca115b1f10_0 .net/2u *"_s4", 0 0, L_0x7fda5d8aa020;  1 drivers
v0x55ca115b1ff0_0 .net *"_s6", 0 0, L_0x55ca115d6660;  1 drivers
L_0x7fda5d8aa068 .functor BUFT 1, C4<xxxxx>, C4<0>, C4<0>, C4<0>;
v0x55ca115b20b0_0 .net *"_s8", 4 0, L_0x7fda5d8aa068;  1 drivers
v0x55ca115b2190_0 .net "in1", 4 0, v0x55ca115b35d0_0;  alias, 1 drivers
L_0x7fda5d8aa0b0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55ca115b2270_0 .net "in2", 4 0, L_0x7fda5d8aa0b0;  1 drivers
v0x55ca115b2350_0 .net "out", 4 0, L_0x55ca115d6860;  alias, 1 drivers
v0x55ca115b24a0_0 .net "signal", 0 0, v0x55ca115b2c20_0;  alias, 1 drivers
L_0x55ca115d6720 .functor MUXZ 5, L_0x7fda5d8aa068, L_0x7fda5d8aa0b0, L_0x55ca115d6660, C4<>;
L_0x55ca115d6860 .functor MUXZ 5, L_0x55ca115d6720, v0x55ca115b35d0_0, L_0x55ca115d65f0, C4<>;
S_0x55ca115b25e0 .scope module, "MEM_RB_Register" "Mem_RB_Reg" 3 98, 14 1 0, S_0x55ca11571fa0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "RegWriteM"
    .port_info 2 /INPUT 1 "MemtoRegM"
    .port_info 3 /INPUT 5 "WriteRegM"
    .port_info 4 /INPUT 32 "RD"
    .port_info 5 /INPUT 32 "ALUOutM"
    .port_info 6 /INPUT 1 "LinkM"
    .port_info 7 /INPUT 32 "MEM_PCPlus4"
    .port_info 8 /INPUT 32 "MEM_Instr"
    .port_info 9 /OUTPUT 1 "RegWriteW"
    .port_info 10 /OUTPUT 1 "MemtoRegW"
    .port_info 11 /OUTPUT 5 "WriteRegW"
    .port_info 12 /OUTPUT 32 "ReadDataW"
    .port_info 13 /OUTPUT 32 "ALUOutW"
    .port_info 14 /OUTPUT 1 "LinkW"
    .port_info 15 /OUTPUT 32 "RB_PCPlus4"
    .port_info 16 /OUTPUT 32 "RB_Instr"
v0x55ca115b2990_0 .net "ALUOutM", 31 0, v0x55ca11582eb0_0;  alias, 1 drivers
v0x55ca115b2a70_0 .var "ALUOutW", 31 0;
v0x55ca115b2b50_0 .net "LinkM", 0 0, v0x55ca11583070_0;  alias, 1 drivers
v0x55ca115b2c20_0 .var "LinkW", 0 0;
v0x55ca115b2d10_0 .net "MEM_Instr", 31 0, v0x55ca11582f90_0;  alias, 1 drivers
v0x55ca115b2e00_0 .net "MEM_PCPlus4", 31 0, v0x55ca11583130_0;  alias, 1 drivers
v0x55ca115b2ea0_0 .net "MemtoRegM", 0 0, v0x55ca11583510_0;  alias, 1 drivers
v0x55ca115b2f40_0 .var "MemtoRegW", 0 0;
v0x55ca115b2fe0_0 .var "RB_Instr", 31 0;
v0x55ca115b3130_0 .var "RB_PCPlus4", 31 0;
v0x55ca115b3220_0 .net "RD", 31 0, v0x55ca115b3f00_0;  alias, 1 drivers
v0x55ca115b32e0_0 .var "ReadDataW", 31 0;
v0x55ca115b33c0_0 .net "RegWriteM", 0 0, v0x55ca115836b0_0;  alias, 1 drivers
v0x55ca115b3460_0 .var "RegWriteW", 0 0;
v0x55ca115b3530_0 .net "WriteRegM", 4 0, v0x55ca11583820_0;  alias, 1 drivers
v0x55ca115b35d0_0 .var "WriteRegW", 4 0;
v0x55ca115b36c0_0 .net "clk", 0 0, v0x55ca115bfd80_0;  alias, 1 drivers
S_0x55ca115b3b00 .scope module, "MainRAM" "MainMemory" 3 97, 15 7 0, S_0x55ca11571fa0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "RESET"
    .port_info 2 /INPUT 1 "ENABLE"
    .port_info 3 /INPUT 32 "FETCH_ADDRESS"
    .port_info 4 /INPUT 65 "EDIT_SERIAL"
    .port_info 5 /OUTPUT 32 "DATA"
v0x55ca115b3f00_0 .var "DATA", 31 0;
v0x55ca115b4010 .array "DATA_RAM", 511 0, 31 0;
v0x55ca115b40b0_0 .net "EDIT_SERIAL", 64 0, L_0x55ca115d5b80;  1 drivers
L_0x7fda5d8a9d50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55ca115b41a0_0 .net "ENABLE", 0 0, L_0x7fda5d8a9d50;  1 drivers
v0x55ca115b4260_0 .net "FETCH_ADDRESS", 31 0, L_0x55ca115d57d0;  1 drivers
L_0x7fda5d8a9d08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ca115b4390_0 .net "RESET", 0 0, L_0x7fda5d8a9d08;  1 drivers
L_0x7fda5d8a9ba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ca115b4450_0 .net/2u *"_s0", 31 0, L_0x7fda5d8a9ba0;  1 drivers
L_0x7fda5d8a9c78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ca115b4530_0 .net/2u *"_s14", 31 0, L_0x7fda5d8a9c78;  1 drivers
v0x55ca115b4610_0 .net *"_s21", 0 0, L_0x55ca115d5460;  1 drivers
L_0x7fda5d8a9cc0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x55ca115b46f0_0 .net *"_s22", 63 0, L_0x7fda5d8a9cc0;  1 drivers
v0x55ca115b47d0_0 .net *"_s5", 0 0, L_0x55ca115d4ed0;  1 drivers
L_0x7fda5d8a9be8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55ca115b48b0_0 .net/2u *"_s6", 0 0, L_0x7fda5d8a9be8;  1 drivers
L_0x7fda5d8a9c30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ca115b4990_0 .net/2u *"_s8", 0 0, L_0x7fda5d8a9c30;  1 drivers
v0x55ca115b4a70_0 .net "a1", 63 0, L_0x55ca115d5330;  1 drivers
v0x55ca115b4b50_0 .net "c$app_arg", 0 0, L_0x55ca115d4f70;  1 drivers
v0x55ca115b4c10_0 .net "c$i", 31 0, L_0x55ca115d5100;  1 drivers
v0x55ca115b4cf0_0 .net/s "c$wild_app_arg", 63 0, L_0x55ca115d4d90;  1 drivers
v0x55ca115b4ee0_0 .net/s "c$wild_app_arg_0", 63 0, L_0x55ca115d51a0;  1 drivers
v0x55ca115b4fc0_0 .net "clk", 0 0, v0x55ca115bfd80_0;  alias, 1 drivers
v0x55ca115b5060_0 .net "ds", 63 0, L_0x55ca115d5500;  1 drivers
v0x55ca115b5140_0 .var/i "i", 31 0;
v0x55ca115b5220_0 .var "ram_init", 16383 0;
v0x55ca115b5300_0 .net/s "wild", 63 0, L_0x55ca115d4d90;  alias, 1 drivers
v0x55ca115b53c0_0 .net/s "wild_0", 63 0, L_0x55ca115d51a0;  alias, 1 drivers
L_0x55ca115d4d90 .concat [ 32 32 0 0], L_0x55ca115d57d0, L_0x7fda5d8a9ba0;
L_0x55ca115d4ed0 .part L_0x55ca115d5b80, 64, 1;
L_0x55ca115d4f70 .functor MUXZ 1, L_0x7fda5d8a9c30, L_0x7fda5d8a9be8, L_0x55ca115d4ed0, C4<>;
L_0x55ca115d5100 .part L_0x55ca115d5500, 32, 32;
L_0x55ca115d51a0 .concat [ 32 32 0 0], L_0x55ca115d5100, L_0x7fda5d8a9c78;
L_0x55ca115d5330 .part L_0x55ca115d5b80, 0, 64;
L_0x55ca115d5460 .part L_0x55ca115d5b80, 64, 1;
L_0x55ca115d5500 .functor MUXZ 64, L_0x7fda5d8a9cc0, L_0x55ca115d5330, L_0x55ca115d5460, C4<>;
S_0x55ca115b3d60 .scope begin, "DATA_blockRam" "DATA_blockRam" 15 53, 15 53 0, S_0x55ca115b3b00;
 .timescale -13 -13;
S_0x55ca115b5570 .scope module, "PCAdder" "Add" 3 49, 5 1 0, S_0x55ca11571fa0;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /OUTPUT 32 "out"
v0x55ca115b5760_0 .net/s "in1", 31 0, v0x55ca115b5e90_0;  alias, 1 drivers
L_0x7fda5d8a9138 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55ca115b5860_0 .net/s "in2", 31 0, L_0x7fda5d8a9138;  1 drivers
v0x55ca115b5940_0 .net "out", 31 0, L_0x55ca115d07b0;  alias, 1 drivers
L_0x55ca115d07b0 .arith/sum 32, v0x55ca115b5e90_0, L_0x7fda5d8a9138;
S_0x55ca115b5aa0 .scope module, "PCHolder" "PCReg" 3 48, 16 1 0, S_0x55ca11571fa0;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "rawPC"
    .port_info 1 /OUTPUT 32 "outPC"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "PC_Stall"
v0x55ca115b5d20_0 .net "PC_Stall", 0 0, v0x55ca11582340_0;  alias, 1 drivers
v0x55ca115b5df0_0 .net "clk", 0 0, v0x55ca115bfd80_0;  alias, 1 drivers
v0x55ca115b5e90_0 .var "outPC", 31 0;
v0x55ca115b5f90_0 .net "rawPC", 31 0, L_0x55ca115d05a0;  alias, 1 drivers
v0x55ca115b6030_0 .net "reset", 0 0, v0x55ca115bfec0_0;  alias, 1 drivers
S_0x55ca115b61d0 .scope module, "PCMux" "Mux3x32" 3 47, 9 13 0, S_0x55ca11571fa0;
 .timescale -13 -13;
    .port_info 0 /INPUT 2 "signal"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 32 "in3"
    .port_info 4 /OUTPUT 32 "out"
L_0x7fda5d8a9018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ca115b6420_0 .net/2u *"_s0", 1 0, L_0x7fda5d8a9018;  1 drivers
v0x55ca115b6520_0 .net *"_s10", 0 0, L_0x55ca115c0220;  1 drivers
L_0x7fda5d8a90f0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x55ca115b65e0_0 .net *"_s12", 31 0, L_0x7fda5d8a90f0;  1 drivers
v0x55ca115b66d0_0 .net *"_s14", 31 0, L_0x55ca115d0320;  1 drivers
v0x55ca115b67b0_0 .net *"_s16", 31 0, L_0x55ca115d0460;  1 drivers
v0x55ca115b68e0_0 .net *"_s2", 0 0, L_0x55ca115c0000;  1 drivers
L_0x7fda5d8a9060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55ca115b69a0_0 .net/2u *"_s4", 1 0, L_0x7fda5d8a9060;  1 drivers
v0x55ca115b6a80_0 .net *"_s6", 0 0, L_0x55ca115c00f0;  1 drivers
L_0x7fda5d8a90a8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55ca115b6b40_0 .net/2u *"_s8", 1 0, L_0x7fda5d8a90a8;  1 drivers
v0x55ca115b6c20_0 .net "in1", 31 0, L_0x55ca115d07b0;  alias, 1 drivers
v0x55ca115b6ce0_0 .net "in2", 31 0, L_0x55ca115d1c50;  alias, 1 drivers
v0x55ca115b6da0_0 .net "in3", 31 0, v0x55ca115b0170_0;  alias, 1 drivers
v0x55ca115b6e40_0 .net "out", 31 0, L_0x55ca115d05a0;  alias, 1 drivers
v0x55ca115b6f10_0 .net "signal", 1 0, v0x55ca1158e870_0;  alias, 1 drivers
L_0x55ca115c0000 .cmp/eq 2, v0x55ca1158e870_0, L_0x7fda5d8a9018;
L_0x55ca115c00f0 .cmp/eq 2, v0x55ca1158e870_0, L_0x7fda5d8a9060;
L_0x55ca115c0220 .cmp/eq 2, v0x55ca1158e870_0, L_0x7fda5d8a90a8;
L_0x55ca115d0320 .functor MUXZ 32, L_0x7fda5d8a90f0, v0x55ca115b0170_0, L_0x55ca115c0220, C4<>;
L_0x55ca115d0460 .functor MUXZ 32, L_0x55ca115d0320, L_0x55ca115d1c50, L_0x55ca115c00f0, C4<>;
L_0x55ca115d05a0 .functor MUXZ 32, L_0x55ca115d0460, L_0x55ca115d07b0, L_0x55ca115c0000, C4<>;
S_0x55ca115b7090 .scope module, "RBMux" "Mux2x32" 3 105, 9 7 0, S_0x55ca11571fa0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "signal"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /OUTPUT 32 "out"
L_0x7fda5d8a9e28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55ca115d4cd0 .functor XNOR 1, v0x55ca115b2f40_0, L_0x7fda5d8a9e28, C4<0>, C4<0>;
L_0x7fda5d8a9e70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55ca115d5da0 .functor XNOR 1, v0x55ca115b2f40_0, L_0x7fda5d8a9e70, C4<0>, C4<0>;
v0x55ca115b7260_0 .net/2u *"_s0", 0 0, L_0x7fda5d8a9e28;  1 drivers
v0x55ca115b7360_0 .net *"_s10", 31 0, L_0x55ca115d5ea0;  1 drivers
v0x55ca115b7440_0 .net *"_s2", 0 0, L_0x55ca115d4cd0;  1 drivers
v0x55ca115b7510_0 .net/2u *"_s4", 0 0, L_0x7fda5d8a9e70;  1 drivers
v0x55ca115b75f0_0 .net *"_s6", 0 0, L_0x55ca115d5da0;  1 drivers
L_0x7fda5d8a9eb8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x55ca115b7700_0 .net *"_s8", 31 0, L_0x7fda5d8a9eb8;  1 drivers
v0x55ca115b77e0_0 .net "in1", 31 0, v0x55ca115b2a70_0;  alias, 1 drivers
v0x55ca115b78a0_0 .net "in2", 31 0, v0x55ca115b32e0_0;  alias, 1 drivers
v0x55ca115b7970_0 .net "out", 31 0, L_0x55ca115d5fe0;  alias, 1 drivers
v0x55ca115b7ad0_0 .net "signal", 0 0, v0x55ca115b2f40_0;  alias, 1 drivers
L_0x55ca115d5ea0 .functor MUXZ 32, L_0x7fda5d8a9eb8, v0x55ca115b32e0_0, L_0x55ca115d5da0, C4<>;
L_0x55ca115d5fe0 .functor MUXZ 32, L_0x55ca115d5ea0, v0x55ca115b2a70_0, L_0x55ca115d4cd0, C4<>;
S_0x55ca115b7c10 .scope module, "RF" "RegisterFile" 3 58, 17 1 0, S_0x55ca11571fa0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 5 "RD1"
    .port_info 3 /INPUT 5 "RD2"
    .port_info 4 /INPUT 5 "WriteReg"
    .port_info 5 /INPUT 32 "WriteData"
    .port_info 6 /INPUT 1 "RegWrite"
    .port_info 7 /OUTPUT 32 "ReadData1"
    .port_info 8 /OUTPUT 32 "ReadData2"
v0x55ca115b7ec0_0 .net "RD1", 4 0, L_0x55ca115d11a0;  alias, 1 drivers
v0x55ca115b8030_0 .net "RD2", 4 0, L_0x55ca115d1240;  alias, 1 drivers
v0x55ca115b8180_0 .var "ReadData1", 31 0;
v0x55ca115b8220_0 .var "ReadData2", 31 0;
v0x55ca115b82e0_0 .net "RegWrite", 0 0, v0x55ca115b3460_0;  alias, 1 drivers
v0x55ca115b8420_0 .net "WriteData", 31 0, L_0x55ca115d6420;  alias, 1 drivers
v0x55ca115b84e0_0 .net "WriteReg", 4 0, L_0x55ca115d6860;  alias, 1 drivers
v0x55ca115b85f0_0 .net "clk", 0 0, v0x55ca115bfd80_0;  alias, 1 drivers
v0x55ca115b8690 .array "memory", 31 0, 31 0;
v0x55ca115b87e0_0 .net "reset", 0 0, v0x55ca115bfec0_0;  alias, 1 drivers
S_0x55ca115b89f0 .scope module, "RegDstMux" "Mux2x5" 3 85, 9 1 0, S_0x55ca11571fa0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "signal"
    .port_info 1 /INPUT 5 "in1"
    .port_info 2 /INPUT 5 "in2"
    .port_info 3 /OUTPUT 5 "out"
L_0x7fda5d8a9768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55ca115d0850 .functor XNOR 1, v0x55ca1158a9c0_0, L_0x7fda5d8a9768, C4<0>, C4<0>;
L_0x7fda5d8a97b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55ca115d3350 .functor XNOR 1, v0x55ca1158a9c0_0, L_0x7fda5d8a97b0, C4<0>, C4<0>;
v0x55ca115b8be0_0 .net/2u *"_s0", 0 0, L_0x7fda5d8a9768;  1 drivers
v0x55ca115b8ce0_0 .net *"_s10", 4 0, L_0x55ca115d33c0;  1 drivers
v0x55ca115b8dc0_0 .net *"_s2", 0 0, L_0x55ca115d0850;  1 drivers
v0x55ca115b8e60_0 .net/2u *"_s4", 0 0, L_0x7fda5d8a97b0;  1 drivers
v0x55ca115b8f40_0 .net *"_s6", 0 0, L_0x55ca115d3350;  1 drivers
L_0x7fda5d8a97f8 .functor BUFT 1, C4<xxxxx>, C4<0>, C4<0>, C4<0>;
v0x55ca115b9050_0 .net *"_s8", 4 0, L_0x7fda5d8a97f8;  1 drivers
v0x55ca115b9130_0 .net "in1", 4 0, v0x55ca1158aea0_0;  alias, 1 drivers
v0x55ca115b91f0_0 .net "in2", 4 0, v0x55ca1158a3d0_0;  alias, 1 drivers
v0x55ca115b9300_0 .net "out", 4 0, L_0x55ca115d3590;  alias, 1 drivers
v0x55ca115b9450_0 .net "signal", 0 0, v0x55ca1158a9c0_0;  alias, 1 drivers
L_0x55ca115d33c0 .functor MUXZ 5, L_0x7fda5d8a97f8, v0x55ca1158a3d0_0, L_0x55ca115d3350, C4<>;
L_0x55ca115d3590 .functor MUXZ 5, L_0x55ca115d33c0, v0x55ca1158aea0_0, L_0x55ca115d0850, C4<>;
S_0x55ca115b9530 .scope module, "Shift" "ShiftLeftBy2" 3 61, 5 13 0, S_0x55ca11571fa0;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "in"
    .port_info 1 /OUTPUT 32 "out"
v0x55ca115b96d0_0 .net *"_s2", 29 0, L_0x55ca115d1b10;  1 drivers
L_0x7fda5d8a9378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ca115b97d0_0 .net *"_s4", 1 0, L_0x7fda5d8a9378;  1 drivers
v0x55ca115b98b0_0 .net "in", 31 0, L_0x55ca115d1a70;  alias, 1 drivers
v0x55ca115b9950_0 .net "out", 31 0, L_0x55ca115d1bb0;  alias, 1 drivers
L_0x55ca115d1b10 .part L_0x55ca115d1a70, 0, 30;
L_0x55ca115d1bb0 .concat [ 2 30 0 0], L_0x7fda5d8a9378, L_0x55ca115d1b10;
S_0x55ca115b9a30 .scope module, "SignExtension" "SignExt" 3 60, 5 19 0, S_0x55ca11571fa0;
 .timescale -13 -13;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /OUTPUT 32 "out"
v0x55ca115b9c40_0 .net *"_s1", 0 0, L_0x55ca115d1700;  1 drivers
v0x55ca115b9d40_0 .net *"_s2", 15 0, L_0x55ca115d17a0;  1 drivers
v0x55ca115b9e20_0 .net "in", 15 0, L_0x55ca115d1570;  alias, 1 drivers
v0x55ca115b9ef0_0 .net "out", 31 0, L_0x55ca115d1a70;  alias, 1 drivers
L_0x55ca115d1700 .part L_0x55ca115d1570, 15, 1;
LS_0x55ca115d17a0_0_0 .concat [ 1 1 1 1], L_0x55ca115d1700, L_0x55ca115d1700, L_0x55ca115d1700, L_0x55ca115d1700;
LS_0x55ca115d17a0_0_4 .concat [ 1 1 1 1], L_0x55ca115d1700, L_0x55ca115d1700, L_0x55ca115d1700, L_0x55ca115d1700;
LS_0x55ca115d17a0_0_8 .concat [ 1 1 1 1], L_0x55ca115d1700, L_0x55ca115d1700, L_0x55ca115d1700, L_0x55ca115d1700;
LS_0x55ca115d17a0_0_12 .concat [ 1 1 1 1], L_0x55ca115d1700, L_0x55ca115d1700, L_0x55ca115d1700, L_0x55ca115d1700;
L_0x55ca115d17a0 .concat [ 4 4 4 4], LS_0x55ca115d17a0_0_0, LS_0x55ca115d17a0_0_4, LS_0x55ca115d17a0_0_8, LS_0x55ca115d17a0_0_12;
L_0x55ca115d1a70 .concat [ 16 16 0 0], L_0x55ca115d1570, L_0x55ca115d17a0;
S_0x55ca115ba040 .scope module, "StopOrNot" "StopControl" 3 51, 5 7 0, S_0x55ca11571fa0;
 .timescale -13 -13;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 1 "stop"
v0x55ca115ba2d0_0 .net "instr", 31 0, v0x55ca1158c7f0_0;  alias, 1 drivers
v0x55ca115ba400_0 .var "stop", 0 0;
E_0x55ca115ba250 .event edge, v0x55ca1158bea0_0;
    .scope S_0x55ca11588320;
T_0 ;
    %wait E_0x55ca11598a20;
    %load/vec4 v0x55ca11588c10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x55ca11588c10_0;
    %load/vec4 v0x55ca11588810_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55ca11588700_0;
    %and;
    %load/vec4 v0x55ca11588810_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55ca11588640_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55ca11588cb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55ca11588c10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x55ca11588c10_0;
    %load/vec4 v0x55ca11589050_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55ca11588fb0_0;
    %and;
    %load/vec4 v0x55ca11589050_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55ca11588cb0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55ca11588cb0_0, 0;
T_0.3 ;
T_0.1 ;
    %load/vec4 v0x55ca11588e10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x55ca11588e10_0;
    %load/vec4 v0x55ca11588810_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55ca11588700_0;
    %and;
    %load/vec4 v0x55ca11588810_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55ca11588640_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55ca11588ee0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x55ca11588e10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x55ca11588e10_0;
    %load/vec4 v0x55ca11589050_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55ca11588fb0_0;
    %and;
    %load/vec4 v0x55ca11589050_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55ca11588ee0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55ca11588ee0_0, 0;
T_0.7 ;
T_0.5 ;
    %load/vec4 v0x55ca11588900_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x55ca11588900_0;
    %load/vec4 v0x55ca11588810_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55ca11588700_0;
    %and;
    %load/vec4 v0x55ca11588810_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55ca11588640_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55ca115889c0_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x55ca11588900_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x55ca11588900_0;
    %load/vec4 v0x55ca11589050_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55ca11588fb0_0;
    %and;
    %load/vec4 v0x55ca11589050_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55ca115889c0_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55ca115889c0_0, 0;
T_0.11 ;
T_0.9 ;
    %load/vec4 v0x55ca11588ad0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x55ca11588ad0_0;
    %load/vec4 v0x55ca11588810_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55ca11588700_0;
    %and;
    %load/vec4 v0x55ca11588810_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55ca11588640_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55ca11588b70_0, 0;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x55ca11588ad0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x55ca11588ad0_0;
    %load/vec4 v0x55ca11589050_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55ca11588fb0_0;
    %and;
    %load/vec4 v0x55ca11589050_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55ca11588b70_0, 0;
    %jmp T_0.15;
T_0.14 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55ca11588b70_0, 0;
T_0.15 ;
T_0.13 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55ca11580e80;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11582340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca115821e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca115816a0_0, 0;
    %end;
    .thread T_1;
    .scope S_0x55ca11580e80;
T_2 ;
    %wait E_0x55ca11442f00;
    %load/vec4 v0x55ca11581a70_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55ca11581bf0_0;
    %load/vec4 v0x55ca11582040_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55ca11582040_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55ca11581bf0_0;
    %load/vec4 v0x55ca11582100_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55ca115822a0_0;
    %inv;
    %and;
    %load/vec4 v0x55ca11582100_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11582340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca115816a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11581e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca115821e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55ca11581fa0_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55ca11581fa0_0;
    %pushi/vec4 5, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55ca11581fa0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55ca11581ee0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %load/vec4 v0x55ca11581b10_0;
    %load/vec4 v0x55ca11582040_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55ca11581b10_0;
    %load/vec4 v0x55ca11582100_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55ca115822a0_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x55ca11581cd0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55ca115818a0_0;
    %load/vec4 v0x55ca11582040_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55ca115818a0_0;
    %load/vec4 v0x55ca11582100_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55ca115822a0_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x55ca11581800_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55ca11581760_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11582340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca115816a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11581e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca115821e0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x55ca11581fa0_0;
    %cmpi/e 2, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x55ca11581fa0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55ca11581fa0_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55ca11581ee0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x55ca11581fa0_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55ca11581980_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x55ca11581fa0_0;
    %pushi/vec4 5, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55ca11581980_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.4, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11582340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca115816a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11581e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca115821e0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11582340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca115816a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11581e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca115821e0_0, 0;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55ca115b5aa0;
T_3 ;
    %wait E_0x55ca115989e0;
    %load/vec4 v0x55ca115b5d20_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_3.0, 6;
    %load/vec4 v0x55ca115b6030_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x55ca115b5f90_0;
    %assign/vec4 v0x55ca115b5e90_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 4294967292, 0, 32;
    %assign/vec4 v0x55ca115b5e90_0, 0;
T_3.3 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55ca1158c370;
T_4 ;
    %vpi_call 13 37 "$readmemb", "test_code.txt", v0x55ca1158cb10 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x55ca1158c370;
T_5 ;
    %wait E_0x55ca1158baf0;
    %fork t_1, S_0x55ca1158c600;
    %jmp t_0;
    .scope S_0x55ca1158c600;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55ca1158c990_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x55ca1158c8d0_0;
    %parti/s 32, 0, 2;
    %ix/getv/s 3, v0x55ca1158d1c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ca1158cb10, 0, 4;
T_5.0 ;
    %load/vec4 v0x55ca1158c990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %ix/getv/s 4, v0x55ca1158d100_0;
    %load/vec4a v0x55ca1158cb10, 4;
    %assign/vec4 v0x55ca1158c7f0_0, 0;
T_5.2 ;
    %end;
    .scope S_0x55ca1158c370;
t_0 %join;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55ca115ba040;
T_6 ;
    %wait E_0x55ca115ba250;
    %load/vec4 v0x55ca115ba2d0_0;
    %cmpi/e 4294967295, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %assign/vec4 v0x55ca115ba400_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55ca1158b920;
T_7 ;
    %wait E_0x55ca115989e0;
    %load/vec4 v0x55ca1158bcd0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_7.0, 6;
    %load/vec4 v0x55ca1158bbe0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x55ca1158c080_0;
    %assign/vec4 v0x55ca1158bf40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ca1158bda0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55ca1158c080_0;
    %assign/vec4 v0x55ca1158bf40_0, 0;
    %load/vec4 v0x55ca1158bea0_0;
    %assign/vec4 v0x55ca1158bda0_0, 0;
T_7.3 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55ca115b7c10;
T_8 ;
    %wait E_0x55ca115989e0;
    %load/vec4 v0x55ca115b87e0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_8.0, 6;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ca115b8690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ca115b8690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ca115b8690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ca115b8690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ca115b8690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ca115b8690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ca115b8690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ca115b8690, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ca115b8690, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ca115b8690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ca115b8690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ca115b8690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ca115b8690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ca115b8690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ca115b8690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ca115b8690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ca115b8690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ca115b8690, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ca115b8690, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ca115b8690, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ca115b8690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ca115b8690, 0, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ca115b8690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ca115b8690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ca115b8690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ca115b8690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ca115b8690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ca115b8690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ca115b8690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ca115b8690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ca115b8690, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ca115b8690, 0, 4;
T_8.0 ;
    %delay 2, 0;
    %load/vec4 v0x55ca115b82e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x55ca115b8420_0;
    %load/vec4 v0x55ca115b84e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ca115b8690, 0, 4;
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55ca115b7c10;
T_9 ;
    %wait E_0x55ca1158baf0;
    %load/vec4 v0x55ca115b7ec0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55ca115b8690, 4;
    %assign/vec4 v0x55ca115b8180_0, 0;
    %load/vec4 v0x55ca115b8030_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55ca115b8690, 4;
    %assign/vec4 v0x55ca115b8220_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55ca1157e270;
T_10 ;
    %wait E_0x55ca11442450;
    %load/vec4 v0x55ca11580c40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580780_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55ca11580350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580aa0_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55ca1157e270;
T_11 ;
    %wait E_0x55ca11443220;
    %load/vec4 v0x55ca115805b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580780_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55ca11580350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580aa0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55ca11580b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %jmp T_11.13;
T_11.2 ;
    %load/vec4 v0x55ca115809c0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_11.19, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_11.20, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_11.21, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_11.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_11.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_11.24, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_11.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_11.26, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_11.27, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_11.28, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_11.29, 6;
    %jmp T_11.30;
T_11.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580510_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55ca11580350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580aa0_0, 0;
    %jmp T_11.30;
T_11.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580510_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55ca11580350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580aa0_0, 0;
    %jmp T_11.30;
T_11.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580510_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55ca11580350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580aa0_0, 0;
    %jmp T_11.30;
T_11.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580510_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55ca11580350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580aa0_0, 0;
    %jmp T_11.30;
T_11.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580510_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55ca11580350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580aa0_0, 0;
    %jmp T_11.30;
T_11.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580510_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x55ca11580350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580aa0_0, 0;
    %jmp T_11.30;
T_11.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580510_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55ca11580350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580aa0_0, 0;
    %jmp T_11.30;
T_11.21 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580510_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x55ca11580350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580aa0_0, 0;
    %jmp T_11.30;
T_11.22 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580510_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x55ca11580350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580aa0_0, 0;
    %jmp T_11.30;
T_11.23 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580510_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x55ca11580350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580aa0_0, 0;
    %jmp T_11.30;
T_11.24 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580510_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55ca11580350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580aa0_0, 0;
    %jmp T_11.30;
T_11.25 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580510_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x55ca11580350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580aa0_0, 0;
    %jmp T_11.30;
T_11.26 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580510_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55ca11580350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580aa0_0, 0;
    %jmp T_11.30;
T_11.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580510_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x55ca11580350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580aa0_0, 0;
    %jmp T_11.30;
T_11.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580510_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x55ca11580350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580aa0_0, 0;
    %jmp T_11.30;
T_11.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55ca11580350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580aa0_0, 0;
    %jmp T_11.30;
T_11.30 ;
    %pop/vec4 1;
    %jmp T_11.13;
T_11.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580900_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55ca11580350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580aa0_0, 0;
    %jmp T_11.13;
T_11.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580900_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55ca11580350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580aa0_0, 0;
    %jmp T_11.13;
T_11.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580900_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55ca11580350_0, 0;
    %jmp T_11.13;
T_11.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580900_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55ca11580350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580aa0_0, 0;
    %jmp T_11.13;
T_11.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580900_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55ca11580350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580aa0_0, 0;
    %jmp T_11.13;
T_11.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580900_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55ca11580350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580aa0_0, 0;
    %jmp T_11.13;
T_11.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580900_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x55ca11580350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580aa0_0, 0;
    %jmp T_11.13;
T_11.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580900_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x55ca11580350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580aa0_0, 0;
    %jmp T_11.13;
T_11.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55ca11580350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580aa0_0, 0;
    %jmp T_11.13;
T_11.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55ca11580350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ca11580840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ca11580aa0_0, 0;
    %jmp T_11.13;
T_11.13 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55ca1158e160;
T_12 ;
    %wait E_0x55ca1158e730;
    %load/vec4 v0x55ca1158e950_0;
    %pushi/vec4 5, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55ca1158e9f0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55ca1158e950_0;
    %pushi/vec4 4, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55ca1158e9f0_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_12.0, 9;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55ca1158e870_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55ca1158e950_0;
    %cmpi/e 2, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x55ca1158e950_0;
    %cmpi/e 3, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55ca1158e950_0;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55ca1158e790_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_12.2, 9;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55ca1158e870_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55ca1158e870_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55ca1158eb60;
T_13 ;
    %wait E_0x55ca1158ee70;
    %load/vec4 v0x55ca115b0320_0;
    %cmpi/e 2, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x55ca115b0320_0;
    %cmpi/e 3, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x55ca115b0450_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55ca115b0250_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x55ca115b0170_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55ca115b0510_0;
    %assign/vec4 v0x55ca115b0170_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55ca115892d0;
T_14 ;
    %wait E_0x55ca115989e0;
    %load/vec4 v0x55ca1158aa60_0;
    %assign/vec4 v0x55ca1158ab30_0, 0;
    %load/vec4 v0x55ca1158a050_0;
    %assign/vec4 v0x55ca1158a120_0, 0;
    %load/vec4 v0x55ca11589e20_0;
    %assign/vec4 v0x55ca11589f80_0, 0;
    %load/vec4 v0x55ca11589950_0;
    %assign/vec4 v0x55ca11589a50_0, 0;
    %load/vec4 v0x55ca1158a8f0_0;
    %assign/vec4 v0x55ca1158a9c0_0, 0;
    %load/vec4 v0x55ca11589770_0;
    %assign/vec4 v0x55ca11589880_0, 0;
    %load/vec4 v0x55ca1158ac20_0;
    %assign/vec4 v0x55ca1158ad10_0, 0;
    %load/vec4 v0x55ca1158adb0_0;
    %assign/vec4 v0x55ca1158aea0_0, 0;
    %load/vec4 v0x55ca1158a330_0;
    %assign/vec4 v0x55ca1158a3d0_0, 0;
    %load/vec4 v0x55ca1158af90_0;
    %assign/vec4 v0x55ca1158b050_0, 0;
    %load/vec4 v0x55ca1158a4a0_0;
    %assign/vec4 v0x55ca1158a680_0, 0;
    %load/vec4 v0x55ca1158a750_0;
    %assign/vec4 v0x55ca1158a820_0, 0;
    %load/vec4 v0x55ca1158b110_0;
    %assign/vec4 v0x55ca1158b1d0_0, 0;
    %load/vec4 v0x55ca1158a1c0_0;
    %assign/vec4 v0x55ca1158a260_0, 0;
    %load/vec4 v0x55ca11589cb0_0;
    %assign/vec4 v0x55ca11589d50_0, 0;
    %load/vec4 v0x55ca11589b20_0;
    %assign/vec4 v0x55ca11589c10_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55ca11538310;
T_15 ;
    %wait E_0x55ca11443490;
    %load/vec4 v0x55ca115459b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %jmp T_15.13;
T_15.0 ;
    %load/vec4 v0x55ca11591560_0;
    %load/vec4 v0x55ca1153ceb0_0;
    %add;
    %assign/vec4 v0x55ca11473280_0, 0;
    %jmp T_15.13;
T_15.1 ;
    %load/vec4 v0x55ca11591560_0;
    %load/vec4 v0x55ca1153ceb0_0;
    %and;
    %assign/vec4 v0x55ca11473280_0, 0;
    %jmp T_15.13;
T_15.2 ;
    %load/vec4 v0x55ca11591560_0;
    %load/vec4 v0x55ca1153ceb0_0;
    %or;
    %assign/vec4 v0x55ca11473280_0, 0;
    %jmp T_15.13;
T_15.3 ;
    %load/vec4 v0x55ca11591560_0;
    %load/vec4 v0x55ca11562d90_0;
    %add;
    %assign/vec4 v0x55ca11473280_0, 0;
    %jmp T_15.13;
T_15.4 ;
    %load/vec4 v0x55ca1153ceb0_0;
    %ix/getv 4, v0x55ca1157d410_0;
    %shiftl 4;
    %assign/vec4 v0x55ca11473280_0, 0;
    %jmp T_15.13;
T_15.5 ;
    %load/vec4 v0x55ca1153ceb0_0;
    %load/vec4 v0x55ca11591560_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x55ca11473280_0, 0;
    %jmp T_15.13;
T_15.6 ;
    %load/vec4 v0x55ca1153ceb0_0;
    %ix/getv 4, v0x55ca1157d410_0;
    %shiftr 4;
    %assign/vec4 v0x55ca11473280_0, 0;
    %jmp T_15.13;
T_15.7 ;
    %load/vec4 v0x55ca1153ceb0_0;
    %load/vec4 v0x55ca11591560_0;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x55ca11473280_0, 0;
    %jmp T_15.13;
T_15.8 ;
    %load/vec4 v0x55ca1153ceb0_0;
    %ix/getv 4, v0x55ca1157d410_0;
    %shiftr/s 4;
    %assign/vec4 v0x55ca11473280_0, 0;
    %jmp T_15.13;
T_15.9 ;
    %load/vec4 v0x55ca1153ceb0_0;
    %load/vec4 v0x55ca11591560_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %assign/vec4 v0x55ca11473280_0, 0;
    %jmp T_15.13;
T_15.10 ;
    %load/vec4 v0x55ca11591560_0;
    %load/vec4 v0x55ca1153ceb0_0;
    %cmp/s;
    %jmp/0xz  T_15.14, 5;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x55ca11473280_0, 0;
    %jmp T_15.15;
T_15.14 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ca11473280_0, 0;
T_15.15 ;
    %jmp T_15.13;
T_15.11 ;
    %load/vec4 v0x55ca11591560_0;
    %load/vec4 v0x55ca1153ceb0_0;
    %or;
    %inv;
    %assign/vec4 v0x55ca11473280_0, 0;
    %jmp T_15.13;
T_15.12 ;
    %load/vec4 v0x55ca11591560_0;
    %load/vec4 v0x55ca1153ceb0_0;
    %xor;
    %assign/vec4 v0x55ca11473280_0, 0;
    %jmp T_15.13;
T_15.13 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55ca11582600;
T_16 ;
    %wait E_0x55ca115989e0;
    %load/vec4 v0x55ca115835e0_0;
    %assign/vec4 v0x55ca115836b0_0, 0;
    %load/vec4 v0x55ca11583470_0;
    %assign/vec4 v0x55ca11583510_0, 0;
    %load/vec4 v0x55ca115832f0_0;
    %assign/vec4 v0x55ca115833b0_0, 0;
    %load/vec4 v0x55ca11583780_0;
    %assign/vec4 v0x55ca11583820_0, 0;
    %load/vec4 v0x55ca11582a30_0;
    %assign/vec4 v0x55ca11582eb0_0, 0;
    %load/vec4 v0x55ca11582d80_0;
    %assign/vec4 v0x55ca11583210_0, 0;
    %load/vec4 v0x55ca11582bd0_0;
    %assign/vec4 v0x55ca11583070_0, 0;
    %load/vec4 v0x55ca11582ca0_0;
    %assign/vec4 v0x55ca11583130_0, 0;
    %load/vec4 v0x55ca11582b10_0;
    %assign/vec4 v0x55ca11582f90_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55ca115b3b00;
T_17 ;
    %pushi/vec4 0, 0, 16384;
    %store/vec4 v0x55ca115b5220_0, 0, 16384;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ca115b5140_0, 0, 32;
T_17.0 ;
    %load/vec4 v0x55ca115b5140_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_17.1, 5;
    %load/vec4 v0x55ca115b5220_0;
    %load/vec4 v0x55ca115b5140_0;
    %muli 32, 0, 32;
    %part/s 32;
    %pushi/vec4 511, 0, 34;
    %load/vec4 v0x55ca115b5140_0;
    %pad/s 34;
    %sub;
    %ix/vec4/s 4;
    %store/vec4a v0x55ca115b4010, 4, 0;
    %load/vec4 v0x55ca115b5140_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ca115b5140_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %end;
    .thread T_17;
    .scope S_0x55ca115b3b00;
T_18 ;
    %wait E_0x55ca1158baf0;
    %fork t_3, S_0x55ca115b3d60;
    %jmp t_2;
    .scope S_0x55ca115b3d60;
t_3 ;
    %load/vec4 v0x55ca115b4b50_0;
    %load/vec4 v0x55ca115b41a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x55ca115b5060_0;
    %parti/s 32, 0, 2;
    %ix/getv/s 3, v0x55ca115b53c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ca115b4010, 0, 4;
T_18.0 ;
    %load/vec4 v0x55ca115b41a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %ix/getv/s 4, v0x55ca115b5300_0;
    %load/vec4a v0x55ca115b4010, 4;
    %assign/vec4 v0x55ca115b3f00_0, 0;
T_18.2 ;
    %end;
    .scope S_0x55ca115b3b00;
t_2 %join;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55ca115b25e0;
T_19 ;
    %wait E_0x55ca115989e0;
    %load/vec4 v0x55ca115b33c0_0;
    %assign/vec4 v0x55ca115b3460_0, 0;
    %load/vec4 v0x55ca115b2ea0_0;
    %assign/vec4 v0x55ca115b2f40_0, 0;
    %load/vec4 v0x55ca115b3530_0;
    %assign/vec4 v0x55ca115b35d0_0, 0;
    %load/vec4 v0x55ca115b3220_0;
    %assign/vec4 v0x55ca115b32e0_0, 0;
    %load/vec4 v0x55ca115b2990_0;
    %assign/vec4 v0x55ca115b2a70_0, 0;
    %load/vec4 v0x55ca115b2b50_0;
    %assign/vec4 v0x55ca115b2c20_0, 0;
    %load/vec4 v0x55ca115b2e00_0;
    %assign/vec4 v0x55ca115b3130_0, 0;
    %load/vec4 v0x55ca115b2d10_0;
    %assign/vec4 v0x55ca115b2fe0_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55ca11570b50;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ca115bfd80_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ca115bfec0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x55ca115bfd80_0;
    %inv;
    %store/vec4 v0x55ca115bfd80_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ca115bfec0_0, 0, 1;
T_20.0 ;
    %load/vec4 v0x55ca115bee80_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz T_20.1, 6;
    %delay 10, 0;
    %load/vec4 v0x55ca115bfd80_0;
    %inv;
    %store/vec4 v0x55ca115bfd80_0, 0, 1;
    %jmp T_20.0;
T_20.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ca115bfe20_0, 0, 32;
T_20.2 ;
    %load/vec4 v0x55ca115bfe20_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_20.3, 5;
    %vpi_call 2 20 "$display", "%b", &A<v0x55ca115b4010, v0x55ca115bfe20_0 > {0 0 0};
    %load/vec4 v0x55ca115bfe20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ca115bfe20_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %vpi_call 2 22 "$display", "xxx" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ca115bfe20_0, 0, 32;
T_20.4 ;
    %load/vec4 v0x55ca115bfe20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_20.5, 5;
    %vpi_call 2 24 "$display", "%b", &A<v0x55ca115b8690, v0x55ca115bfe20_0 > {0 0 0};
    %load/vec4 v0x55ca115bfe20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ca115bfe20_0, 0, 32;
    %jmp T_20.4;
T_20.5 ;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "CPU_test.v";
    "./CPU.v";
    "./ALU.v";
    "./utils.v";
    "./ctrl.v";
    "./hazard_detection.v";
    "./ex_mem_reg.v";
    "./mux.v";
    "./forward.v";
    "./id_ex_reg.v";
    "./if_id_reg.v";
    "./InstructionRAM.v";
    "./mem_wb_reg.v";
    "./MainMemory.v";
    "./pc_reg.v";
    "./registerfile.v";
