$date
	Thu Dec 21 19:34:41 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_MUX_7x1 $end
$var wire 1 ! y $end
$var reg 7 " i [6:0] $end
$var reg 3 # s [2:0] $end
$scope module uut $end
$var wire 7 $ i [6:0] $end
$var wire 3 % s [2:0] $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b0 $
b0 #
b0 "
0!
$end
#10000
1!
b1 "
b1 $
#20000
0!
b10 "
b10 $
#25000
1!
b1 #
b1 %
#30000
b11 "
b11 $
#40000
0!
b100 "
b100 $
#50000
1!
b101 "
b101 $
b10 #
b10 %
#60000
b110 "
b110 $
#70000
b111 "
b111 $
#75000
0!
b11 #
b11 %
#80000
1!
b1000 "
b1000 $
#90000
b1001 "
b1001 $
#100000
0!
b1010 "
b1010 $
b100 #
b100 %
#110000
b1011 "
b1011 $
#120000
b1100 "
b1100 $
#125000
b101 #
b101 %
#130000
b1101 "
b1101 $
#140000
b1110 "
b1110 $
#150000
b1111 "
b1111 $
b110 #
b110 %
#160000
b10000 "
b10000 $
#170000
b10001 "
b10001 $
#175000
b111 #
b111 %
#180000
b10010 "
b10010 $
#190000
b10011 "
b10011 $
#200000
b10100 "
b10100 $
b0 #
b0 %
#210000
1!
b10101 "
b10101 $
#220000
0!
b10110 "
b10110 $
#225000
1!
b1 #
b1 %
#230000
b10111 "
b10111 $
#240000
0!
b11000 "
b11000 $
#250000
b11001 "
b11001 $
b10 #
b10 %
#260000
b11010 "
b11010 $
#270000
b11011 "
b11011 $
#275000
1!
b11 #
b11 %
#280000
b11100 "
b11100 $
#290000
b11101 "
b11101 $
#300000
b11110 "
b11110 $
b100 #
b100 %
