$comment
	File created using the following command:
		vcd file CTL2000.msim.vcd -direction
$end
$date
	Mon Dec 02 01:34:03 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module CTL2000_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 8 " pinin [7:0] $end
$var reg 1 # rst $end
$var wire 1 $ pinout [7] $end
$var wire 1 % pinout [6] $end
$var wire 1 & pinout [5] $end
$var wire 1 ' pinout [4] $end
$var wire 1 ( pinout [3] $end
$var wire 1 ) pinout [2] $end
$var wire 1 * pinout [1] $end
$var wire 1 + pinout [0] $end
$var wire 1 , teste [7] $end
$var wire 1 - teste [6] $end
$var wire 1 . teste [5] $end
$var wire 1 / teste [4] $end
$var wire 1 0 teste [3] $end
$var wire 1 1 teste [2] $end
$var wire 1 2 teste [1] $end
$var wire 1 3 teste [0] $end
$var wire 1 4 teste2 [15] $end
$var wire 1 5 teste2 [14] $end
$var wire 1 6 teste2 [13] $end
$var wire 1 7 teste2 [12] $end
$var wire 1 8 teste2 [11] $end
$var wire 1 9 teste2 [10] $end
$var wire 1 : teste2 [9] $end
$var wire 1 ; teste2 [8] $end
$var wire 1 < teste2 [7] $end
$var wire 1 = teste2 [6] $end
$var wire 1 > teste2 [5] $end
$var wire 1 ? teste2 [4] $end
$var wire 1 @ teste2 [3] $end
$var wire 1 A teste2 [2] $end
$var wire 1 B teste2 [1] $end
$var wire 1 C teste2 [0] $end
$var wire 1 D teste4 [7] $end
$var wire 1 E teste4 [6] $end
$var wire 1 F teste4 [5] $end
$var wire 1 G teste4 [4] $end
$var wire 1 H teste4 [3] $end
$var wire 1 I teste4 [2] $end
$var wire 1 J teste4 [1] $end
$var wire 1 K teste4 [0] $end
$var wire 1 L teste5 [7] $end
$var wire 1 M teste5 [6] $end
$var wire 1 N teste5 [5] $end
$var wire 1 O teste5 [4] $end
$var wire 1 P teste5 [3] $end
$var wire 1 Q teste5 [2] $end
$var wire 1 R teste5 [1] $end
$var wire 1 S teste5 [0] $end
$var wire 1 T tester1ld $end
$var wire 1 U sampler $end
$scope module i1 $end
$var wire 1 V gnd $end
$var wire 1 W vcc $end
$var wire 1 X unknown $end
$var tri1 1 Y devclrn $end
$var tri1 1 Z devpor $end
$var tri1 1 [ devoe $end
$var wire 1 \ datapath|ula|Add0~6_combout $end
$var wire 1 ] datapath|ula|Add0~12_combout $end
$var wire 1 ^ datapath|ula|Add0~18_combout $end
$var wire 1 _ datapath|ula|Add0~22 $end
$var wire 1 ` datapath|ula|Add0~24_combout $end
$var wire 1 a datapath|compa|LessThan0~1_cout $end
$var wire 1 b datapath|compa|LessThan0~3_cout $end
$var wire 1 c datapath|compa|LessThan0~5_cout $end
$var wire 1 d datapath|compa|LessThan0~7_cout $end
$var wire 1 e datapath|compa|LessThan0~9_cout $end
$var wire 1 f datapath|compa|LessThan0~11_cout $end
$var wire 1 g datapath|compa|LessThan0~13_cout $end
$var wire 1 h datapath|compa|LessThan0~14_combout $end
$var wire 1 i datapath|mux5E1|Mux7~0_combout $end
$var wire 1 j datapath|mux5E1|Mux6~0_combout $end
$var wire 1 k datapath|mux5E1|Mux5~0_combout $end
$var wire 1 l datapath|mux5E1|Mux4~0_combout $end
$var wire 1 m datapath|mux5E1|Mux3~0_combout $end
$var wire 1 n datapath|mux5E1|Mux2~0_combout $end
$var wire 1 o datapath|mux5E1|Mux1~0_combout $end
$var wire 1 p datapath|mux5E1|Mux0~0_combout $end
$var wire 1 q control|Selector51~0_combout $end
$var wire 1 r datapath|mux5|Mux7~1_combout $end
$var wire 1 s datapath|mux5|Mux6~1_combout $end
$var wire 1 t datapath|mux5|Mux5~1_combout $end
$var wire 1 u datapath|mux5|Mux4~1_combout $end
$var wire 1 v datapath|mux5|Mux3~1_combout $end
$var wire 1 w datapath|mux5|Mux2~1_combout $end
$var wire 1 x datapath|mux5|Mux1~1_combout $end
$var wire 1 y datapath|mux5|Mux0~1_combout $end
$var wire 1 z control|state~0_combout $end
$var wire 1 { control|Selector49~0_combout $end
$var wire 1 | control|Selector49~1_combout $end
$var wire 1 } control|Selector50~0_combout $end
$var wire 1 ~ datapath|ula|Add0~23_combout $end
$var wire 1 !! control|WideOr9~0_combout $end
$var wire 1 "! datapath|compa|Equal0~0_combout $end
$var wire 1 #! control|Selector46~0_combout $end
$var wire 1 $! control|Selector46~1_combout $end
$var wire 1 %! control|Selector46~2_combout $end
$var wire 1 &! control|R3_ld~combout $end
$var wire 1 '! control|wren~combout $end
$var wire 1 (! rst~combout $end
$var wire 1 )! clk~combout $end
$var wire 1 *! datapath|pcounter|addr_out[0]~10_combout $end
$var wire 1 +! datapath|pcounter|addr_out[0]~11 $end
$var wire 1 ,! datapath|pcounter|addr_out[1]~12_combout $end
$var wire 1 -! datapath|pcounter|addr_out[1]~13 $end
$var wire 1 .! datapath|pcounter|addr_out[2]~14_combout $end
$var wire 1 /! datapath|pcounter|addr_out[2]~15 $end
$var wire 1 0! datapath|pcounter|addr_out[3]~16_combout $end
$var wire 1 1! datapath|pcounter|addr_out[3]~17 $end
$var wire 1 2! datapath|pcounter|addr_out[4]~18_combout $end
$var wire 1 3! datapath|pcounter|addr_out[4]~19 $end
$var wire 1 4! datapath|pcounter|addr_out[5]~20_combout $end
$var wire 1 5! datapath|pcounter|addr_out[5]~21 $end
$var wire 1 6! datapath|pcounter|addr_out[6]~22_combout $end
$var wire 1 7! datapath|pcounter|addr_out[6]~23 $end
$var wire 1 8! datapath|pcounter|addr_out[7]~24_combout $end
$var wire 1 9! datapath|pcounter|addr_out[7]~25 $end
$var wire 1 :! datapath|pcounter|addr_out[8]~26_combout $end
$var wire 1 ;! datapath|pcounter|addr_out[8]~27 $end
$var wire 1 <! datapath|pcounter|addr_out[9]~28_combout $end
$var wire 1 =! control|pstate.reset~regout $end
$var wire 1 >! control|WideOr5~0_combout $end
$var wire 1 ?! control|IR_ld~combout $end
$var wire 1 @! control|state~1_combout $end
$var wire 1 A! control|pstate.fetch~_wirecell_combout $end
$var wire 1 B! control|pstate.fetch~regout $end
$var wire 1 C! control|pstate.decode~regout $end
$var wire 1 D! control|state.exe_mov~0_combout $end
$var wire 1 E! control|state.exe_rst~0_combout $end
$var wire 1 F! control|pstate.exe_rst~regout $end
$var wire 1 G! control|WideOr1~0_combout $end
$var wire 1 H! control|ctrl_reset~combout $end
$var wire 1 I! signal_rst~combout $end
$var wire 1 J! control|pc_ld~0_combout $end
$var wire 1 K! control|Selector45~0_combout $end
$var wire 1 L! control|Equal25~0_combout $end
$var wire 1 M! control|state.exe_iand~0_combout $end
$var wire 1 N! control|pstate.exe_iand~regout $end
$var wire 1 O! control|state.exe_ior~0_combout $end
$var wire 1 P! control|pstate.exe_ior~regout $end
$var wire 1 Q! control|Selector43~0_combout $end
$var wire 1 R! control|Selector0~0_combout $end
$var wire 1 S! control|state.exe_mov~1_combout $end
$var wire 1 T! control|pstate.exe_mov~regout $end
$var wire 1 U! control|Selector17~2_combout $end
$var wire 1 V! control|state.exe_st~0_combout $end
$var wire 1 W! control|state.exe_ld~0_combout $end
$var wire 1 X! control|pstate.exe_ld~regout $end
$var wire 1 Y! control|Selector43~1_combout $end
$var wire 1 Z! control|Selector26~0_combout $end
$var wire 1 [! control|Selector44~0_combout $end
$var wire 1 \! datapath|ula|Mux4~2_combout $end
$var wire 1 ]! control|state.exe_st~1_combout $end
$var wire 1 ^! control|pstate.exe_st~regout $end
$var wire 1 _! control|Selector19~1_combout $end
$var wire 1 `! control|Selector42~0_combout $end
$var wire 1 a! datapath|mux5E2|Mux5~0_combout $end
$var wire 1 b! control|Selector19~0_combout $end
$var wire 1 c! control|r1_ld~0_combout $end
$var wire 1 d! control|state.exe_subi~0_combout $end
$var wire 1 e! control|pstate.exe_subi~regout $end
$var wire 1 f! control|state.exe_inot~0_combout $end
$var wire 1 g! control|pstate.exe_inot~regout $end
$var wire 1 h! control|state.exe_ixor~0_combout $end
$var wire 1 i! control|pstate.exe_ixor~regout $end
$var wire 1 j! control|Selector48~0_combout $end
$var wire 1 k! control|WideOr2~0_combout $end
$var wire 1 l! control|Selector51~1_combout $end
$var wire 1 m! control|Selector51~2_combout $end
$var wire 1 n! control|r1_ld~combout $end
$var wire 1 o! control|Selector14~0_combout $end
$var wire 1 p! datapath|mux5E2|Mux4~0_combout $end
$var wire 1 q! datapath|mux5E2|Mux4~1_combout $end
$var wire 1 r! datapath|mux5E2|Mux4~2_combout $end
$var wire 1 s! datapath|mux5E2|Mux5~1_combout $end
$var wire 1 t! datapath|mux5E2|Mux4~3_combout $end
$var wire 1 u! control|Selector11~0_combout $end
$var wire 1 v! control|Selector47~0_combout $end
$var wire 1 w! datapath|ula|Mux3~2_combout $end
$var wire 1 x! datapath|ula|Mux4~4_combout $end
$var wire 1 y! control|Selector23~0_combout $end
$var wire 1 z! datapath|ula|Mux4~3_combout $end
$var wire 1 {! datapath|ula|Mux3~3_combout $end
$var wire 1 |! control|Selector34~0_combout $end
$var wire 1 }! control|Selector48~1_combout $end
$var wire 1 ~! control|Selector48~2_combout $end
$var wire 1 !" datapath|ula|result~3_combout $end
$var wire 1 "" datapath|ula|Mux3~4_combout $end
$var wire 1 #" datapath|ula|Mux3~5_combout $end
$var wire 1 $" datapath|ula|Mux8~0_combout $end
$var wire 1 %" datapath|mux5|Mux4~2_combout $end
$var wire 1 &" control|Equal25~1_combout $end
$var wire 1 '" control|Selector50~1_combout $end
$var wire 1 (" control|R2_ld~combout $end
$var wire 1 )" datapath|mux5E1|Mux4~1_combout $end
$var wire 1 *" datapath|ula|Mux2~2_combout $end
$var wire 1 +" control|Selector35~0_combout $end
$var wire 1 ," datapath|ula|Add0~8_combout $end
$var wire 1 -" datapath|mux5E2|Mux6~3_combout $end
$var wire 1 ." datapath|ula|Mux1~2_combout $end
$var wire 1 /" datapath|mux5E1|Mux6~1_combout $end
$var wire 1 0" datapath|ula|Mux1~3_combout $end
$var wire 1 1" control|Selector36~0_combout $end
$var wire 1 2" datapath|ula|result~1_combout $end
$var wire 1 3" datapath|ula|Mux1~4_combout $end
$var wire 1 4" datapath|ula|Mux1~5_combout $end
$var wire 1 5" datapath|mux5|Mux6~2_combout $end
$var wire 1 6" datapath|mux5E2|Mux6~0_combout $end
$var wire 1 7" datapath|mux5E2|Mux6~1_combout $end
$var wire 1 8" datapath|mux5E2|Mux6~2_combout $end
$var wire 1 9" datapath|ula|Add0~5_combout $end
$var wire 1 :" datapath|mux5E2|Mux7~0_combout $end
$var wire 1 ;" datapath|mux5E2|Mux7~1_combout $end
$var wire 1 <" datapath|mux5E2|Mux7~2_combout $end
$var wire 1 =" control|Selector37~0_combout $end
$var wire 1 >" datapath|ula|Add0~0_combout $end
$var wire 1 ?" datapath|ula|Add0~2_cout $end
$var wire 1 @" datapath|ula|Add0~4 $end
$var wire 1 A" datapath|ula|Add0~7 $end
$var wire 1 B" datapath|ula|Add0~9_combout $end
$var wire 1 C" datapath|ula|result~2_combout $end
$var wire 1 D" datapath|ula|Mux2~3_combout $end
$var wire 1 E" datapath|mux5E1|Mux5~1_combout $end
$var wire 1 F" datapath|ula|Mux2~4_combout $end
$var wire 1 G" datapath|ula|Mux2~5_combout $end
$var wire 1 H" datapath|mux5|Mux5~2_combout $end
$var wire 1 I" datapath|mux5E2|Mux5~2_combout $end
$var wire 1 J" datapath|mux5E2|Mux5~3_combout $end
$var wire 1 K" datapath|mux5E2|Mux5~4_combout $end
$var wire 1 L" datapath|mux5E2|Mux5~5_combout $end
$var wire 1 M" datapath|compa|Equal0~1_combout $end
$var wire 1 N" datapath|mux5E2|Mux2~0_combout $end
$var wire 1 O" datapath|mux5E2|Mux2~1_combout $end
$var wire 1 P" datapath|mux5E2|Mux2~2_combout $end
$var wire 1 Q" datapath|mux5E2|Mux2~3_combout $end
$var wire 1 R" datapath|ula|Mux5~2_combout $end
$var wire 1 S" datapath|ula|Mux5~3_combout $end
$var wire 1 T" control|Selector32~0_combout $end
$var wire 1 U" datapath|ula|result~5_combout $end
$var wire 1 V" datapath|ula|Mux5~4_combout $end
$var wire 1 W" datapath|ula|Mux5~5_combout $end
$var wire 1 X" datapath|mux5|Mux2~2_combout $end
$var wire 1 Y" datapath|mux5E1|Mux2~1_combout $end
$var wire 1 Z" datapath|ula|Mux4~5_combout $end
$var wire 1 [" control|Selector33~0_combout $end
$var wire 1 \" datapath|ula|Add0~14_combout $end
$var wire 1 ]" datapath|ula|Add0~11_combout $end
$var wire 1 ^" datapath|ula|Add0~10 $end
$var wire 1 _" datapath|ula|Add0~13 $end
$var wire 1 `" datapath|ula|Add0~15_combout $end
$var wire 1 a" datapath|ula|result~4_combout $end
$var wire 1 b" datapath|ula|Mux4~6_combout $end
$var wire 1 c" datapath|mux5E1|Mux3~1_combout $end
$var wire 1 d" datapath|ula|Mux4~7_combout $end
$var wire 1 e" datapath|ula|Mux4~8_combout $end
$var wire 1 f" datapath|mux5|Mux3~2_combout $end
$var wire 1 g" datapath|mux5E2|Mux3~0_combout $end
$var wire 1 h" datapath|mux5E2|Mux3~1_combout $end
$var wire 1 i" datapath|mux5E2|Mux3~2_combout $end
$var wire 1 j" datapath|mux5E2|Mux3~3_combout $end
$var wire 1 k" datapath|compa|Equal0~2_combout $end
$var wire 1 l" datapath|mux5E2|Mux0~0_combout $end
$var wire 1 m" datapath|mux5E2|Mux0~1_combout $end
$var wire 1 n" datapath|mux5E2|Mux0~2_combout $end
$var wire 1 o" datapath|mux5E2|Mux0~3_combout $end
$var wire 1 p" datapath|ula|Mux7~2_combout $end
$var wire 1 q" datapath|ula|Mux7~3_combout $end
$var wire 1 r" control|Selector30~0_combout $end
$var wire 1 s" datapath|ula|result~7_combout $end
$var wire 1 t" datapath|ula|Mux7~4_combout $end
$var wire 1 u" datapath|ula|Mux7~5_combout $end
$var wire 1 v" datapath|mux5|Mux0~2_combout $end
$var wire 1 w" datapath|mux5E1|Mux0~1_combout $end
$var wire 1 x" datapath|ula|Mux6~2_combout $end
$var wire 1 y" control|Selector31~0_combout $end
$var wire 1 z" datapath|ula|Add0~20_combout $end
$var wire 1 {" datapath|ula|Add0~17_combout $end
$var wire 1 |" datapath|ula|Add0~16 $end
$var wire 1 }" datapath|ula|Add0~19 $end
$var wire 1 ~" datapath|ula|Add0~21_combout $end
$var wire 1 !# datapath|ula|result~6_combout $end
$var wire 1 "# datapath|ula|Mux6~3_combout $end
$var wire 1 ## datapath|mux5E1|Mux1~1_combout $end
$var wire 1 $# datapath|ula|Mux6~4_combout $end
$var wire 1 %# datapath|ula|Mux6~5_combout $end
$var wire 1 &# datapath|mux5|Mux1~2_combout $end
$var wire 1 '# datapath|mux5E2|Mux1~0_combout $end
$var wire 1 (# datapath|mux5E2|Mux1~1_combout $end
$var wire 1 )# datapath|mux5E2|Mux1~2_combout $end
$var wire 1 *# datapath|mux5E2|Mux1~3_combout $end
$var wire 1 +# datapath|compa|Equal0~3_combout $end
$var wire 1 ,# datapath|compa|Equal0~4_combout $end
$var wire 1 -# datapath|mux5E2|Mux7~3_combout $end
$var wire 1 .# datapath|compa|LessThan1~1_cout $end
$var wire 1 /# datapath|compa|LessThan1~3_cout $end
$var wire 1 0# datapath|compa|LessThan1~5_cout $end
$var wire 1 1# datapath|compa|LessThan1~7_cout $end
$var wire 1 2# datapath|compa|LessThan1~9_cout $end
$var wire 1 3# datapath|compa|LessThan1~11_cout $end
$var wire 1 4# datapath|compa|LessThan1~13_cout $end
$var wire 1 5# datapath|compa|LessThan1~14_combout $end
$var wire 1 6# control|state.exe_cjmp~0_combout $end
$var wire 1 7# control|pstate.exe_cjmp~regout $end
$var wire 1 8# control|Selector45~1_combout $end
$var wire 1 9# control|Selector45~2_combout $end
$var wire 1 :# control|Selector45~3_combout $end
$var wire 1 ;# control|pc_ld~1_combout $end
$var wire 1 <# control|Selector1~0_combout $end
$var wire 1 =# control|state.exe_jmph~0_combout $end
$var wire 1 ># control|pstate.exe_jmph~regout $end
$var wire 1 ?# control|state.exe_jmpl~0_combout $end
$var wire 1 @# control|pstate.exe_jmpl~regout $end
$var wire 1 A# control|pstate.exe_goto~regout $end
$var wire 1 B# control|WideOr7~0_combout $end
$var wire 1 C# control|Selector46~3_combout $end
$var wire 1 D# control|Selector45~4_combout $end
$var wire 1 E# control|Selector46~4_combout $end
$var wire 1 F# control|sel_mux_pc~combout $end
$var wire 1 G# control|Selector20~0_combout $end
$var wire 1 H# control|pc_ld~combout $end
$var wire 1 I# control|state.exe_addi~0_combout $end
$var wire 1 J# control|state.exe_addi~1_combout $end
$var wire 1 K# control|pstate.exe_addi~regout $end
$var wire 1 L# control|WideOr6~0_combout $end
$var wire 1 M# control|Selector22~0_combout $end
$var wire 1 N# datapath|ula|Mux0~2_combout $end
$var wire 1 O# datapath|ula|Add0~3_combout $end
$var wire 1 P# datapath|ula|result~0_combout $end
$var wire 1 Q# datapath|ula|Mux0~3_combout $end
$var wire 1 R# datapath|mux5E1|Mux7~1_combout $end
$var wire 1 S# datapath|ula|Mux0~4_combout $end
$var wire 1 T# datapath|ula|Mux0~5_combout $end
$var wire 1 U# datapath|mux5|Mux7~2_combout $end
$var wire 1 V# control|mem_adr [7] $end
$var wire 1 W# control|mem_adr [6] $end
$var wire 1 X# control|mem_adr [5] $end
$var wire 1 Y# control|mem_adr [4] $end
$var wire 1 Z# control|mem_adr [3] $end
$var wire 1 [# control|mem_adr [2] $end
$var wire 1 \# control|mem_adr [1] $end
$var wire 1 ]# control|mem_adr [0] $end
$var wire 1 ^# control|sel_5e2 [2] $end
$var wire 1 _# control|sel_5e2 [1] $end
$var wire 1 `# control|sel_5e2 [0] $end
$var wire 1 a# control|sel_5e1 [2] $end
$var wire 1 b# control|sel_5e1 [1] $end
$var wire 1 c# control|sel_5e1 [0] $end
$var wire 1 d# control|alu_sel [3] $end
$var wire 1 e# control|alu_sel [2] $end
$var wire 1 f# control|alu_sel [1] $end
$var wire 1 g# control|alu_sel [0] $end
$var wire 1 h# datapath|mem|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 i# datapath|mem|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 j# datapath|mem|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 k# datapath|mem|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 l# datapath|mem|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 m# datapath|mem|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 n# datapath|mem|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 o# datapath|mem|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 p# datapath|pcounter|addr_out [9] $end
$var wire 1 q# datapath|pcounter|addr_out [8] $end
$var wire 1 r# datapath|pcounter|addr_out [7] $end
$var wire 1 s# datapath|pcounter|addr_out [6] $end
$var wire 1 t# datapath|pcounter|addr_out [5] $end
$var wire 1 u# datapath|pcounter|addr_out [4] $end
$var wire 1 v# datapath|pcounter|addr_out [3] $end
$var wire 1 w# datapath|pcounter|addr_out [2] $end
$var wire 1 x# datapath|pcounter|addr_out [1] $end
$var wire 1 y# datapath|pcounter|addr_out [0] $end
$var wire 1 z# control|sel_mux5 [1] $end
$var wire 1 {# control|sel_mux5 [0] $end
$var wire 1 |# datapath|IR|data_out [15] $end
$var wire 1 }# datapath|IR|data_out [14] $end
$var wire 1 ~# datapath|IR|data_out [13] $end
$var wire 1 !$ datapath|IR|data_out [12] $end
$var wire 1 "$ datapath|IR|data_out [11] $end
$var wire 1 #$ datapath|IR|data_out [10] $end
$var wire 1 $$ datapath|IR|data_out [9] $end
$var wire 1 %$ datapath|IR|data_out [8] $end
$var wire 1 &$ datapath|IR|data_out [7] $end
$var wire 1 '$ datapath|IR|data_out [6] $end
$var wire 1 ($ datapath|IR|data_out [5] $end
$var wire 1 )$ datapath|IR|data_out [4] $end
$var wire 1 *$ datapath|IR|data_out [3] $end
$var wire 1 +$ datapath|IR|data_out [2] $end
$var wire 1 ,$ datapath|IR|data_out [1] $end
$var wire 1 -$ datapath|IR|data_out [0] $end
$var wire 1 .$ control|mux2_in1 [9] $end
$var wire 1 /$ control|mux2_in1 [8] $end
$var wire 1 0$ control|mux2_in1 [7] $end
$var wire 1 1$ control|mux2_in1 [6] $end
$var wire 1 2$ control|mux2_in1 [5] $end
$var wire 1 3$ control|mux2_in1 [4] $end
$var wire 1 4$ control|mux2_in1 [3] $end
$var wire 1 5$ control|mux2_in1 [2] $end
$var wire 1 6$ control|mux2_in1 [1] $end
$var wire 1 7$ control|mux2_in1 [0] $end
$var wire 1 8$ datapath|pmem|altsyncram_component|auto_generated|q_a [15] $end
$var wire 1 9$ datapath|pmem|altsyncram_component|auto_generated|q_a [14] $end
$var wire 1 :$ datapath|pmem|altsyncram_component|auto_generated|q_a [13] $end
$var wire 1 ;$ datapath|pmem|altsyncram_component|auto_generated|q_a [12] $end
$var wire 1 <$ datapath|pmem|altsyncram_component|auto_generated|q_a [11] $end
$var wire 1 =$ datapath|pmem|altsyncram_component|auto_generated|q_a [10] $end
$var wire 1 >$ datapath|pmem|altsyncram_component|auto_generated|q_a [9] $end
$var wire 1 ?$ datapath|pmem|altsyncram_component|auto_generated|q_a [8] $end
$var wire 1 @$ datapath|pmem|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 A$ datapath|pmem|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 B$ datapath|pmem|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 C$ datapath|pmem|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 D$ datapath|pmem|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 E$ datapath|pmem|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 F$ datapath|pmem|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 G$ datapath|pmem|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 H$ datapath|R1|data_out [7] $end
$var wire 1 I$ datapath|R1|data_out [6] $end
$var wire 1 J$ datapath|R1|data_out [5] $end
$var wire 1 K$ datapath|R1|data_out [4] $end
$var wire 1 L$ datapath|R1|data_out [3] $end
$var wire 1 M$ datapath|R1|data_out [2] $end
$var wire 1 N$ datapath|R1|data_out [1] $end
$var wire 1 O$ datapath|R1|data_out [0] $end
$var wire 1 P$ datapath|R2|data_out [7] $end
$var wire 1 Q$ datapath|R2|data_out [6] $end
$var wire 1 R$ datapath|R2|data_out [5] $end
$var wire 1 S$ datapath|R2|data_out [4] $end
$var wire 1 T$ datapath|R2|data_out [3] $end
$var wire 1 U$ datapath|R2|data_out [2] $end
$var wire 1 V$ datapath|R2|data_out [1] $end
$var wire 1 W$ datapath|R2|data_out [0] $end
$var wire 1 X$ datapath|R3|data_out [7] $end
$var wire 1 Y$ datapath|R3|data_out [6] $end
$var wire 1 Z$ datapath|R3|data_out [5] $end
$var wire 1 [$ datapath|R3|data_out [4] $end
$var wire 1 \$ datapath|R3|data_out [3] $end
$var wire 1 ]$ datapath|R3|data_out [2] $end
$var wire 1 ^$ datapath|R3|data_out [1] $end
$var wire 1 _$ datapath|R3|data_out [0] $end
$var wire 1 `$ datapath|ula|result [7] $end
$var wire 1 a$ datapath|ula|result [6] $end
$var wire 1 b$ datapath|ula|result [5] $end
$var wire 1 c$ datapath|ula|result [4] $end
$var wire 1 d$ datapath|ula|result [3] $end
$var wire 1 e$ datapath|ula|result [2] $end
$var wire 1 f$ datapath|ula|result [1] $end
$var wire 1 g$ datapath|ula|result [0] $end
$var wire 1 h$ datapath|pmem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$var wire 1 i$ datapath|pmem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0] $end
$var wire 1 j$ datapath|pmem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0] $end
$var wire 1 k$ datapath|pmem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0] $end
$var wire 1 l$ datapath|pmem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0] $end
$var wire 1 m$ datapath|pmem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0] $end
$var wire 1 n$ datapath|pmem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0] $end
$var wire 1 o$ datapath|pmem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0] $end
$var wire 1 p$ datapath|pmem|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0] $end
$var wire 1 q$ datapath|pmem|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0] $end
$var wire 1 r$ datapath|pmem|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0] $end
$var wire 1 s$ datapath|pmem|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0] $end
$var wire 1 t$ datapath|pmem|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0] $end
$var wire 1 u$ datapath|pmem|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0] $end
$var wire 1 v$ datapath|pmem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0] $end
$var wire 1 w$ datapath|pmem|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0] $end
$var wire 1 x$ datapath|mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$var wire 1 y$ datapath|mem|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0] $end
$var wire 1 z$ datapath|mem|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0] $end
$var wire 1 {$ datapath|mem|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0] $end
$var wire 1 |$ datapath|mem|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0] $end
$var wire 1 }$ datapath|mem|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0] $end
$var wire 1 ~$ datapath|mem|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0] $end
$var wire 1 !% datapath|mem|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
0#
0+
0*
0)
0(
0'
0&
0%
0$
03
02
01
00
0/
0.
0-
0,
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
0K
0J
0I
0H
0G
0F
0E
0D
0S
0R
0Q
0P
0O
0N
0M
0L
0T
xU
0V
1W
xX
1Y
1Z
1[
x\
x]
x^
x_
x`
0a
1b
0c
1d
0e
1f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
xr
xs
xt
xu
xv
xw
xx
xy
0z
1{
1|
0}
x~
0!!
x"!
1#!
1$!
1%!
0&!
x'!
0(!
0)!
1*!
0+!
0,!
1-!
0.!
0/!
00!
11!
02!
03!
04!
15!
06!
07!
08!
19!
0:!
0;!
0<!
0=!
1>!
0?!
0@!
1A!
0B!
0C!
0D!
0E!
0F!
1G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
1Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
x\!
0]!
0^!
1_!
0`!
xa!
1b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
1j!
0k!
1l!
1m!
0n!
1o!
xp!
xq!
xr!
xs!
xt!
0u!
0v!
0w!
xx!
0y!
xz!
x{!
0|!
1}!
1~!
x!"
x""
x#"
x$"
x%"
0&"
1'"
0("
0)"
0*"
0+"
x,"
x-"
0."
0/"
x0"
01"
x2"
x3"
x4"
x5"
x6"
x7"
x8"
x9"
x:"
x;"
x<"
0="
x>"
x?"
x@"
xA"
xB"
xC"
xD"
0E"
xF"
xG"
xH"
xI"
xJ"
xK"
xL"
xM"
xN"
xO"
xP"
xQ"
0R"
xS"
0T"
xU"
xV"
xW"
xX"
0Y"
0Z"
0["
x\"
x]"
x^"
x_"
x`"
xa"
xb"
0c"
xd"
xe"
xf"
xg"
xh"
xi"
xj"
xk"
xl"
xm"
xn"
xo"
0p"
xq"
0r"
xs"
xt"
xu"
xv"
0w"
0x"
0y"
xz"
x{"
x|"
x}"
x~"
x!#
x"#
0##
x$#
x%#
x&#
x'#
x(#
x)#
x*#
x+#
x,#
x-#
x.#
x/#
x0#
x1#
x2#
x3#
x4#
x5#
06#
07#
08#
x9#
x:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
xF#
0G#
0H#
0I#
0J#
0K#
1L#
0M#
0N#
xO#
xP#
xQ#
0R#
xS#
xT#
xU#
0]#
0\#
0[#
0Z#
0Y#
0X#
0W#
0V#
x`#
x_#
x^#
xc#
xb#
za#
xg#
xf#
xe#
xd#
0o#
0n#
0m#
0l#
0k#
0j#
0i#
0h#
0y#
0x#
0w#
0v#
0u#
0t#
0s#
0r#
0q#
0p#
x{#
xz#
0-$
0,$
0+$
0*$
0)$
0($
0'$
0&$
0%$
0$$
0#$
0"$
0!$
0~#
0}#
0|#
x7$
x6$
x5$
x4$
x3$
x2$
x1$
x0$
x/$
x.$
0G$
0F$
0E$
0D$
0C$
0B$
0A$
0@$
0?$
0>$
0=$
0<$
0;$
0:$
09$
08$
0O$
0N$
0M$
0L$
0K$
0J$
0I$
0H$
0W$
0V$
0U$
0T$
0S$
0R$
0Q$
0P$
0_$
0^$
0]$
0\$
0[$
0Z$
0Y$
0X$
xg$
xf$
xe$
xd$
xc$
xb$
xa$
x`$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
$end
#25000
1!
1)!
0U
1B!
1=!
0L#
1G#
1C#
1<#
1y!
1v!
1u!
0A!
1?!
0G!
1M#
1H#
1E#
1f#
0e#
1d#
1g#
1e#
1F#
0T#
0%#
0u"
0e"
0W"
0G"
04"
1$"
0#"
0z!
1x!
1\!
1?"
xT#
x%#
xu"
xe"
xW"
xG"
x4"
x#"
1z!
0\!
0q"
0S"
00"
0{!
1Q#
1"#
1q"
1b"
1S"
1D"
10"
1{!
#50000
0!
0)!
1U
#75000
1!
1)!
0U
1y#
1C!
0B!
1+!
0*!
1I#
1B#
0%!
1L#
0G#
0C#
0<#
0d#
0y!
0v!
0u!
1k!
1c!
1A!
0?!
1,!
0M#
0H#
0E#
0F#
0$"
0~!
0l!
1("
0'"
1n!
0m!
1&!
0{
0|
1T
#100000
0!
0)!
1U
#125000
1!
1)!
0U
xO$
xI$
xQ$
xP$
xH$
xK$
xS$
xR$
xJ$
xM$
xU$
xW$
xN$
xV$
xT$
xL$
0C!
xX$
xY$
xZ$
x[$
x\$
x]$
x^$
x_$
xi
xo
x##
xw"
xp
xm
xc"
xY"
xn
xk
xE"
xR#
xj
x/"
x)"
xl
0I#
0B#
0>!
1%!
x3
x-
x,
x/
x.
x1
x2
x0
xg
xh
xe
xf
xc
xa
xb
xd
xM
xL
xO
xN
xQ
xS
xR
xP
xD#
x8#
#150000
0!
0)!
1U
#175000
1!
1)!
0U
1B!
0L#
1G#
1C#
1<#
1y!
1v!
1u!
0k!
0c!
0A!
1>!
1M#
1H#
1E#
0e#
1d#
1~!
1l!
1?!
1e#
1F#
0T#
0%#
0u"
0e"
0W"
0G"
04"
1$"
0#"
0z!
1\!
1'"
1m!
1{
xT#
x%#
xu"
xe"
xW"
xG"
x4"
x#"
1z!
0\!
1S#
xQ#
1$#
x"#
0q"
1d"
xb"
0S"
1F"
xD"
00"
0{!
xN#
xx"
xp"
xZ"
xR"
x."
x*"
xw!
0("
0n!
1|
xS#
1Q#
x$#
1"#
1q"
xd"
1b"
1S"
xF"
1D"
10"
1{!
0N#
0x"
0p"
0Z"
0R"
0."
0*"
0w!
1T#
1%#
1e"
1G"
0&!
0T
xT#
x%#
xe"
xG"
#200000
0!
0)!
1U
#225000
1!
1)!
0U
0y#
1x#
1C!
0B!
0+!
1*!
0-!
0,!
1I#
1B#
0%!
1L#
0G#
0C#
0<#
0d#
0y!
0v!
0u!
1k!
1c!
1A!
0?!
1-!
1,!
1.!
0M#
0H#
0E#
0F#
0$"
0~!
0l!
1("
0'"
1n!
0m!
1&!
0{
0.!
0|
1T
#250000
0!
0)!
1U
#275000
1!
1)!
0U
0C!
0I#
0B#
0>!
1%!
#300000
0!
0)!
1U
#325000
1!
1)!
0U
1B!
0L#
1G#
1C#
1<#
1y!
1v!
1u!
0k!
0c!
0A!
1>!
1M#
1H#
1E#
0e#
1d#
1~!
1l!
1?!
1e#
1F#
0T#
0%#
0u"
0e"
0W"
0G"
04"
1$"
0#"
0z!
1\!
1'"
1m!
1{
xT#
x%#
xu"
xe"
xW"
xG"
x4"
x#"
1z!
0\!
1S#
xQ#
1$#
x"#
0q"
1d"
xb"
0S"
1F"
xD"
00"
0{!
xN#
xx"
xp"
xZ"
xR"
x."
x*"
xw!
0("
0n!
1|
xS#
1Q#
x$#
1"#
1q"
xd"
1b"
1S"
xF"
1D"
10"
1{!
0N#
0x"
0p"
0Z"
0R"
0."
0*"
0w!
1T#
1%#
1e"
1G"
0&!
0T
xT#
x%#
xe"
xG"
#350000
0!
0)!
1U
#375000
1!
1)!
0U
1y#
1C!
0B!
1+!
0*!
1I#
1B#
0%!
1L#
0G#
0C#
0<#
0d#
0y!
0v!
0u!
1k!
1c!
1A!
0?!
0-!
0,!
0M#
0H#
0E#
0F#
0$"
0~!
0l!
1("
0'"
1n!
0m!
1&!
0{
1.!
0|
1T
#400000
0!
0)!
1U
#425000
1!
1)!
0U
0C!
0I#
0B#
0>!
1%!
#450000
0!
0)!
1U
#475000
1!
1)!
0U
1B!
0L#
1G#
1C#
1<#
1y!
1v!
1u!
0k!
0c!
0A!
1>!
1M#
1H#
1E#
0e#
1d#
1~!
1l!
1?!
1e#
1F#
0T#
0%#
0u"
0e"
0W"
0G"
04"
1$"
0#"
0z!
1\!
1'"
1m!
1{
xT#
x%#
xu"
xe"
xW"
xG"
x4"
x#"
1z!
0\!
1S#
xQ#
1$#
x"#
0q"
1d"
xb"
0S"
1F"
xD"
00"
0{!
xN#
xx"
xp"
xZ"
xR"
x."
x*"
xw!
0("
0n!
1|
xS#
1Q#
x$#
1"#
1q"
xd"
1b"
1S"
xF"
1D"
10"
1{!
0N#
0x"
0p"
0Z"
0R"
0."
0*"
0w!
1T#
1%#
1e"
1G"
0&!
0T
xT#
x%#
xe"
xG"
#500000
0!
0)!
1U
#525000
1!
1)!
0U
0y#
0x#
1w#
1C!
0B!
0+!
1*!
1-!
1,!
1/!
0.!
1I#
1B#
0%!
1L#
0G#
0C#
0<#
0d#
0y!
0v!
0u!
1k!
1c!
1A!
0?!
0,!
0/!
1.!
10!
0M#
0H#
0E#
0F#
0$"
0~!
0l!
1("
0'"
1n!
0m!
1&!
0{
00!
0|
1T
#550000
0!
0)!
1U
#575000
1!
1)!
0U
0C!
0I#
0B#
0>!
1%!
#600000
0!
0)!
1U
#625000
1!
1)!
0U
1B!
0L#
1G#
1C#
1<#
1y!
1v!
1u!
0k!
0c!
0A!
1>!
1M#
1H#
1E#
0e#
1d#
1~!
1l!
1?!
1e#
1F#
0T#
0%#
0u"
0e"
0W"
0G"
04"
1$"
0#"
0z!
1\!
1'"
1m!
1{
xT#
x%#
xu"
xe"
xW"
xG"
x4"
x#"
1z!
0\!
1S#
xQ#
1$#
x"#
0q"
1d"
xb"
0S"
1F"
xD"
00"
0{!
xN#
xx"
xp"
xZ"
xR"
x."
x*"
xw!
0("
0n!
1|
xS#
1Q#
x$#
1"#
1q"
xd"
1b"
1S"
xF"
1D"
10"
1{!
0N#
0x"
0p"
0Z"
0R"
0."
0*"
0w!
1T#
1%#
1e"
1G"
0&!
0T
xT#
x%#
xe"
xG"
#650000
0!
0)!
1U
#675000
1!
1)!
0U
1y#
1C!
0B!
1+!
0*!
1I#
1B#
0%!
1L#
0G#
0C#
0<#
0d#
0y!
0v!
0u!
1k!
1c!
1A!
0?!
1,!
0M#
0H#
0E#
0F#
0$"
0~!
0l!
1("
0'"
1n!
0m!
1&!
0{
0|
1T
#700000
0!
0)!
1U
#725000
1!
1)!
0U
0C!
0I#
0B#
0>!
1%!
#750000
0!
0)!
1U
#775000
1!
1)!
0U
1B!
0L#
1G#
1C#
1<#
1y!
1v!
1u!
0k!
0c!
0A!
1>!
1M#
1H#
1E#
0e#
1d#
1~!
1l!
1?!
1e#
1F#
0T#
0%#
0u"
0e"
0W"
0G"
04"
1$"
0#"
0z!
1\!
1'"
1m!
1{
xT#
x%#
xu"
xe"
xW"
xG"
x4"
x#"
1z!
0\!
1S#
xQ#
1$#
x"#
0q"
1d"
xb"
0S"
1F"
xD"
00"
0{!
xN#
xx"
xp"
xZ"
xR"
x."
x*"
xw!
0("
0n!
1|
xS#
1Q#
x$#
1"#
1q"
xd"
1b"
1S"
xF"
1D"
10"
1{!
0N#
0x"
0p"
0Z"
0R"
0."
0*"
0w!
1T#
1%#
1e"
1G"
0&!
0T
xT#
x%#
xe"
xG"
#800000
0!
0)!
1U
#825000
1!
1)!
0U
0y#
1x#
1C!
0B!
0+!
1*!
0-!
0,!
1I#
1B#
0%!
1L#
0G#
0C#
0<#
0d#
0y!
0v!
0u!
1k!
1c!
1A!
0?!
1-!
1,!
1/!
0.!
0M#
0H#
0E#
0F#
0$"
0~!
0l!
1("
0'"
1n!
0m!
1&!
0{
0/!
1.!
10!
0|
1T
00!
#850000
0!
0)!
1U
#875000
1!
1)!
0U
0C!
0I#
0B#
0>!
1%!
#900000
0!
0)!
1U
#925000
1!
1)!
0U
1B!
0L#
1G#
1C#
1<#
1y!
1v!
1u!
0k!
0c!
0A!
1>!
1M#
1H#
1E#
0e#
1d#
1~!
1l!
1?!
1e#
1F#
0T#
0%#
0u"
0e"
0W"
0G"
04"
1$"
0#"
0z!
1\!
1'"
1m!
1{
xT#
x%#
xu"
xe"
xW"
xG"
x4"
x#"
1z!
0\!
1S#
xQ#
1$#
x"#
0q"
1d"
xb"
0S"
1F"
xD"
00"
0{!
xN#
xx"
xp"
xZ"
xR"
x."
x*"
xw!
0("
0n!
1|
xS#
1Q#
x$#
1"#
1q"
xd"
1b"
1S"
xF"
1D"
10"
1{!
0N#
0x"
0p"
0Z"
0R"
0."
0*"
0w!
1T#
1%#
1e"
1G"
0&!
0T
xT#
x%#
xe"
xG"
#950000
0!
0)!
1U
#975000
1!
1)!
0U
1y#
1C!
0B!
1+!
0*!
1I#
1B#
0%!
1L#
0G#
0C#
0<#
0d#
0y!
0v!
0u!
1k!
1c!
1A!
0?!
0-!
0,!
0M#
0H#
0E#
0F#
0$"
0~!
0l!
1("
0'"
1n!
0m!
1&!
0{
1/!
0.!
0|
1T
10!
#1000000
