// Seed: 1618581293
module module_0;
  wire id_2;
  tri0  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ;
  assign id_12 = 1;
  id_19(
      .id_0(1), .id_1(id_16), .id_2(id_14 == 1), .id_3(1), .id_4(1)
  );
endmodule
module module_1 (
    input supply0 id_0,
    output logic id_1,
    input logic id_2,
    input wor id_3,
    output wire id_4,
    input wand id_5,
    input supply1 id_6,
    input wand id_7
);
  assign id_4 = 1;
  assign id_1 = 1 == 1 - id_5;
  module_0();
  supply1 id_9;
  always @(id_3 or posedge 1) begin
    if (1)
      if (1'h0) begin
        id_1 <= #1 id_2;
      end else id_9 = id_3;
  end
  assign id_4 = id_6;
endmodule
