// Seed: 188646615
module module_0 (
    input id_0
);
  assign id_1 = 1;
  type_3(
      1
  );
  reg id_2;
  type_5(
      .id_0(1), .id_1(id_1), .id_2(1)
  );
  assign id_2 = 1;
  always id_2 <= 1'b0 & id_0;
endmodule
`default_nettype wire
`define pp_1 0
`define pp_2 0
