
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46+124 (git sha1 d1695ad99, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)

-- Executing script file `../model/design.ys' --

1. Executing Verilog-2005 frontend: define.sv
Parsing Verilog input from `define.sv' to AST representation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: top_formal.sv
Parsing formal Verilog input from `top_formal.sv' to AST representation.
Generating RTLIL representation for module `\top_formal'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: nerv_wrapper_new.sv
Parsing formal Verilog input from `nerv_wrapper_new.sv' to AST representation.
Generating RTLIL representation for module `\nerv_extended_wrapper'.
nerv_wrapper_new.sv:287: Warning: Identifier `\uut.csr_misa_value' is implicitly declared.
nerv_wrapper_new.sv:288: Warning: Identifier `\uut.csr_mvendorid_value' is implicitly declared.
nerv_wrapper_new.sv:289: Warning: Identifier `\uut.csr_marchid_value' is implicitly declared.
nerv_wrapper_new.sv:290: Warning: Identifier `\uut.csr_mimpid_value' is implicitly declared.
nerv_wrapper_new.sv:291: Warning: Identifier `\uut.csr_mhartid_value' is implicitly declared.
nerv_wrapper_new.sv:292: Warning: Identifier `\uut.csr_mstatus_value' is implicitly declared.
nerv_wrapper_new.sv:293: Warning: Identifier `\uut.csr_mstatush_value' is implicitly declared.
nerv_wrapper_new.sv:294: Warning: Identifier `\uut.csr_mscratch_value' is implicitly declared.
nerv_wrapper_new.sv:295: Warning: Identifier `\uut.csr_mtvec_value' is implicitly declared.
nerv_wrapper_new.sv:299: Warning: Identifier `\uut.csr_mip_next' is implicitly declared.
nerv_wrapper_new.sv:300: Warning: Identifier `\uut.csr_mie_value' is implicitly declared.
nerv_wrapper_new.sv:301: Warning: Identifier `\uut.csr_mepc_value' is implicitly declared.
nerv_wrapper_new.sv:302: Warning: Identifier `\uut.csr_mcause_value' is implicitly declared.
nerv_wrapper_new.sv:303: Warning: Identifier `\uut.csr_mtval_value' is implicitly declared.
nerv_wrapper_new.sv:304: Warning: Identifier `\uut.csr_mcycle_value' is implicitly declared.
nerv_wrapper_new.sv:326: Warning: Identifier `\csr_mcause_value' is implicitly declared.
nerv_wrapper_new.sv:327: Warning: Identifier `\csr_mepc_value' is implicitly declared.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: nerv.sv
Parsing Verilog input from `nerv.sv' to AST representation.
Generating RTLIL representation for module `\nerv'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: CheckerWrapper.sv
Parsing formal Verilog input from `CheckerWrapper.sv' to AST representation.
Generating RTLIL representation for module `\RiscvTrans'.
Generating RTLIL representation for module `\RiscvCore'.
Generating RTLIL representation for module `\CheckerWithResult'.
Generating RTLIL representation for module `\CheckerWrapper'.
Successfully finished Verilog frontend.

6. Executing PREP pass.

6.1. Executing HIERARCHY pass (managing design hierarchy).

6.1.1. Analyzing design hierarchy..
Top module:  \top_formal
Used module:     \CheckerWrapper
Used module:         \CheckerWithResult
Used module:             \RiscvCore
Used module:                 \RiscvTrans
Used module:     \nerv_extended_wrapper
Used module:         \nerv

6.1.2. Analyzing design hierarchy..
Top module:  \top_formal
Used module:     \CheckerWrapper
Used module:         \CheckerWithResult
Used module:             \RiscvCore
Used module:                 \RiscvTrans
Used module:     \nerv_extended_wrapper
Used module:         \nerv
Removed 0 unused modules.
Module CheckerWrapper directly or indirectly contains formal properties -> setting "keep" attribute.
Module CheckerWithResult directly or indirectly contains formal properties -> setting "keep" attribute.
Module nerv_extended_wrapper directly or indirectly contains formal properties -> setting "keep" attribute.
Module top_formal directly or indirectly contains formal properties -> setting "keep" attribute.
Warning: Resizing cell port top_formal.checker_inst.io_mem_write_memWidth from 7 bits to 6 bits.
Warning: Resizing cell port top_formal.checker_inst.io_mem_read_memWidth from 7 bits to 6 bits.

6.2. Executing PROC pass (convert processes to netlists).

6.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `CheckerWithResult.$proc$CheckerWrapper.sv:8078$6701'.
Cleaned up 0 empty switches.

6.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 70 switch rules as full_case in process $proc$CheckerWrapper.sv:6833$6405 in module RiscvCore.
Marked 3 switch rules as full_case in process $proc$nerv.sv:1115$942 in module nerv.
Marked 1 switch rules as full_case in process $proc$nerv.sv:1104$939 in module nerv.
Marked 93 switch rules as full_case in process $proc$nerv.sv:654$551 in module nerv.
Marked 19 switch rules as full_case in process $proc$nerv.sv:631$550 in module nerv.
Marked 1 switch rules as full_case in process $proc$nerv_wrapper_new.sv:242$161 in module nerv_extended_wrapper.
Marked 3 switch rules as full_case in process $proc$nerv_wrapper_new.sv:207$152 in module nerv_extended_wrapper.
Marked 2 switch rules as full_case in process $proc$nerv_wrapper_new.sv:176$68 in module nerv_extended_wrapper.
Removed a total of 0 dead cases.

6.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 72 redundant assignments.
Promoted 321 assignments to connections.

6.2.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:0$230'.
  Set init value: \i = 32

6.2.5. Executing PROC_ARST pass (detect async resets in processes).

6.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~275 debug messages>

6.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\CheckerWithResult.$proc$CheckerWrapper.sv:8831$6702'.
     1/59: $assert$CheckerWrapper.sv:9066$6876_EN
     2/59: $assert$CheckerWrapper.sv:9062$6873_EN
     3/59: $assert$CheckerWrapper.sv:9058$6870_EN
     4/59: $assert$CheckerWrapper.sv:9054$6867_EN
     5/59: $assert$CheckerWrapper.sv:9050$6865_EN
     6/59: $assert$CheckerWrapper.sv:9046$6862_EN
     7/59: $assert$CheckerWrapper.sv:9042$6859_EN
     8/59: $assert$CheckerWrapper.sv:9038$6856_EN
     9/59: $assert$CheckerWrapper.sv:9034$6853_EN
    10/59: $assert$CheckerWrapper.sv:9030$6850_EN
    11/59: $assert$CheckerWrapper.sv:9026$6847_EN
    12/59: $assert$CheckerWrapper.sv:9022$6844_EN
    13/59: $assert$CheckerWrapper.sv:9018$6841_EN
    14/59: $assert$CheckerWrapper.sv:9014$6838_EN
    15/59: $assert$CheckerWrapper.sv:9010$6835_EN
    16/59: $assert$CheckerWrapper.sv:9006$6832_EN
    17/59: $assert$CheckerWrapper.sv:9002$6829_EN
    18/59: $assert$CheckerWrapper.sv:8998$6826_EN
    19/59: $assert$CheckerWrapper.sv:8994$6823_EN
    20/59: $assert$CheckerWrapper.sv:8990$6820_EN
    21/59: $assert$CheckerWrapper.sv:8986$6817_EN
    22/59: $assert$CheckerWrapper.sv:8982$6814_EN
    23/59: $assert$CheckerWrapper.sv:8978$6811_EN
    24/59: $assert$CheckerWrapper.sv:8974$6808_EN
    25/59: $assert$CheckerWrapper.sv:8970$6805_EN
    26/59: $assert$CheckerWrapper.sv:8966$6802_EN
    27/59: $assert$CheckerWrapper.sv:8962$6799_EN
    28/59: $assert$CheckerWrapper.sv:8958$6796_EN
    29/59: $assert$CheckerWrapper.sv:8954$6793_EN
    30/59: $assert$CheckerWrapper.sv:8950$6790_EN
    31/59: $assert$CheckerWrapper.sv:8946$6787_EN
    32/59: $assert$CheckerWrapper.sv:8942$6784_EN
    33/59: $assert$CheckerWrapper.sv:8938$6781_EN
    34/59: $assert$CheckerWrapper.sv:8934$6778_EN
    35/59: $assert$CheckerWrapper.sv:8930$6775_EN
    36/59: $assert$CheckerWrapper.sv:8926$6772_EN
    37/59: $assert$CheckerWrapper.sv:8922$6769_EN
    38/59: $assert$CheckerWrapper.sv:8918$6766_EN
    39/59: $assert$CheckerWrapper.sv:8914$6763_EN
    40/59: $assert$CheckerWrapper.sv:8910$6760_EN
    41/59: $assert$CheckerWrapper.sv:8906$6757_EN
    42/59: $assert$CheckerWrapper.sv:8902$6754_EN
    43/59: $assert$CheckerWrapper.sv:8898$6751_EN
    44/59: $assert$CheckerWrapper.sv:8894$6748_EN
    45/59: $assert$CheckerWrapper.sv:8890$6745_EN
    46/59: $assert$CheckerWrapper.sv:8886$6742_EN
    47/59: $assert$CheckerWrapper.sv:8882$6739_EN
    48/59: $assert$CheckerWrapper.sv:8878$6736_EN
    49/59: $assert$CheckerWrapper.sv:8874$6733_EN
    50/59: $assert$CheckerWrapper.sv:8870$6730_EN
    51/59: $assert$CheckerWrapper.sv:8866$6727_EN
    52/59: $assert$CheckerWrapper.sv:8862$6724_EN
    53/59: $assert$CheckerWrapper.sv:8858$6721_EN
    54/59: $assert$CheckerWrapper.sv:8854$6718_EN
    55/59: $assert$CheckerWrapper.sv:8850$6715_EN
    56/59: $assert$CheckerWrapper.sv:8846$6712_EN
    57/59: $assert$CheckerWrapper.sv:8842$6710_EN
    58/59: $assert$CheckerWrapper.sv:8838$6707_EN
    59/59: $assert$CheckerWrapper.sv:8834$6704_EN
Creating decoders for process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
     1/70: $0\state_internal_privilegeMode[1:0]
     2/70: $0\state_csr_ILEN[7:0]
     3/70: $0\state_csr_IALIGN[7:0]
     4/70: $0\state_csr_MXLEN[7:0]
     5/70: $0\state_csr_pmpaddr3[31:0]
     6/70: $0\state_csr_pmpaddr2[31:0]
     7/70: $0\state_csr_pmpaddr1[31:0]
     8/70: $0\state_csr_pmpaddr0[31:0]
     9/70: $0\state_csr_pmpcfg3[31:0]
    10/70: $0\state_csr_pmpcfg2[31:0]
    11/70: $0\state_csr_pmpcfg1[31:0]
    12/70: $0\state_csr_pmpcfg0[31:0]
    13/70: $0\state_csr_satp[31:0]
    14/70: $0\state_csr_sscratch[31:0]
    15/70: $0\state_csr_stval[31:0]
    16/70: $0\state_csr_sepc[31:0]
    17/70: $0\state_csr_stvec[31:0]
    18/70: $0\state_csr_scause[31:0]
    19/70: $0\state_csr_scounteren[31:0]
    20/70: $0\state_csr_cycle[31:0]
    21/70: $0\state_csr_mtval[31:0]
    22/70: $0\state_csr_mcause[31:0]
    23/70: $0\state_csr_mepc[31:0]
    24/70: $0\state_csr_mie[31:0]
    25/70: $0\state_csr_mip[31:0]
    26/70: $0\state_csr_mideleg[31:0]
    27/70: $0\state_csr_medeleg[31:0]
    28/70: $0\state_csr_mcounteren[31:0]
    29/70: $0\state_csr_mtvec[31:0]
    30/70: $0\state_csr_mscratch[31:0]
    31/70: $0\state_csr_mstatush[31:0]
    32/70: $0\state_csr_mstatus[31:0]
    33/70: $0\state_csr_mhartid[31:0]
    34/70: $0\state_csr_mimpid[31:0]
    35/70: $0\state_csr_marchid[31:0]
    36/70: $0\state_csr_mvendorid[31:0]
    37/70: $0\state_csr_misa[31:0]
    38/70: $0\state_pc[31:0]
    39/70: $0\state_reg_31[31:0]
    40/70: $0\state_reg_30[31:0]
    41/70: $0\state_reg_29[31:0]
    42/70: $0\state_reg_28[31:0]
    43/70: $0\state_reg_27[31:0]
    44/70: $0\state_reg_26[31:0]
    45/70: $0\state_reg_25[31:0]
    46/70: $0\state_reg_24[31:0]
    47/70: $0\state_reg_23[31:0]
    48/70: $0\state_reg_22[31:0]
    49/70: $0\state_reg_21[31:0]
    50/70: $0\state_reg_20[31:0]
    51/70: $0\state_reg_19[31:0]
    52/70: $0\state_reg_18[31:0]
    53/70: $0\state_reg_17[31:0]
    54/70: $0\state_reg_16[31:0]
    55/70: $0\state_reg_15[31:0]
    56/70: $0\state_reg_14[31:0]
    57/70: $0\state_reg_13[31:0]
    58/70: $0\state_reg_12[31:0]
    59/70: $0\state_reg_11[31:0]
    60/70: $0\state_reg_10[31:0]
    61/70: $0\state_reg_9[31:0]
    62/70: $0\state_reg_8[31:0]
    63/70: $0\state_reg_7[31:0]
    64/70: $0\state_reg_6[31:0]
    65/70: $0\state_reg_5[31:0]
    66/70: $0\state_reg_4[31:0]
    67/70: $0\state_reg_3[31:0]
    68/70: $0\state_reg_2[31:0]
    69/70: $0\state_reg_1[31:0]
    70/70: $0\state_reg_0[31:0]
Creating decoders for process `\nerv.$proc$nerv.sv:1115$942'.
     1/458: $1$memwr$\regfile$nerv.sv:1122$267_EN[31:0]$950
     2/458: $1$memwr$\regfile$nerv.sv:1122$267_DATA[31:0]$949
     3/458: $1$memwr$\regfile$nerv.sv:1122$267_ADDR[4:0]$948
     4/458: $0\rvfi_valid[0:0]
     5/458: $0\pc[31:0]
     6/458: $0\next_rvfi_intr[0:0]
     7/458: $0\rvfi_mem_wdata[31:0]
     8/458: $0\rvfi_mem_rdata[31:0]
     9/458: $0\rvfi_mem_wmask[3:0]
    10/458: $0\rvfi_mem_rmask[3:0]
    11/458: $0\rvfi_mem_addr[31:0]
    12/458: $0\rvfi_csr_custom_ro_wdata[31:0]
    13/458: $0\rvfi_csr_custom_ro_rdata[31:0]
    14/458: $0\rvfi_csr_custom_ro_wmask[31:0]
    15/458: $0\rvfi_csr_custom_ro_rmask[31:0]
    16/458: $0\rvfi_csr_custom_wdata[31:0]
    17/458: $0\rvfi_csr_custom_rdata[31:0]
    18/458: $0\rvfi_csr_custom_wmask[31:0]
    19/458: $0\rvfi_csr_custom_rmask[31:0]
    20/458: $0\rvfi_csr_mhpmevent31_wdata[31:0]
    21/458: $0\rvfi_csr_mhpmevent31_rdata[31:0]
    22/458: $0\rvfi_csr_mhpmevent31_wmask[31:0]
    23/458: $0\rvfi_csr_mhpmevent31_rmask[31:0]
    24/458: $0\rvfi_csr_mhpmevent30_wdata[31:0]
    25/458: $0\rvfi_csr_mhpmevent30_rdata[31:0]
    26/458: $0\rvfi_csr_mhpmevent30_wmask[31:0]
    27/458: $0\rvfi_csr_mhpmevent30_rmask[31:0]
    28/458: $0\rvfi_csr_mhpmevent29_wdata[31:0]
    29/458: $0\rvfi_csr_mhpmevent29_rdata[31:0]
    30/458: $0\rvfi_csr_mhpmevent29_wmask[31:0]
    31/458: $0\rvfi_csr_mhpmevent29_rmask[31:0]
    32/458: $0\rvfi_csr_mhpmevent28_wdata[31:0]
    33/458: $0\rvfi_csr_mhpmevent28_rdata[31:0]
    34/458: $0\rvfi_csr_mhpmevent28_wmask[31:0]
    35/458: $0\rvfi_csr_mhpmevent28_rmask[31:0]
    36/458: $0\rvfi_csr_mhpmevent27_wdata[31:0]
    37/458: $0\rvfi_csr_mhpmevent27_rdata[31:0]
    38/458: $0\rvfi_csr_mhpmevent27_wmask[31:0]
    39/458: $0\rvfi_csr_mhpmevent27_rmask[31:0]
    40/458: $0\rvfi_csr_mhpmevent26_wdata[31:0]
    41/458: $0\rvfi_csr_mhpmevent26_rdata[31:0]
    42/458: $0\rvfi_csr_mhpmevent26_wmask[31:0]
    43/458: $0\rvfi_csr_mhpmevent26_rmask[31:0]
    44/458: $0\rvfi_csr_mhpmevent25_wdata[31:0]
    45/458: $0\rvfi_csr_mhpmevent25_rdata[31:0]
    46/458: $0\rvfi_csr_mhpmevent25_wmask[31:0]
    47/458: $0\rvfi_csr_mhpmevent25_rmask[31:0]
    48/458: $0\rvfi_csr_mhpmevent24_wdata[31:0]
    49/458: $0\rvfi_csr_mhpmevent24_rdata[31:0]
    50/458: $0\rvfi_csr_mhpmevent24_wmask[31:0]
    51/458: $0\rvfi_csr_mhpmevent24_rmask[31:0]
    52/458: $0\rvfi_csr_mhpmevent23_wdata[31:0]
    53/458: $0\rvfi_csr_mhpmevent23_rdata[31:0]
    54/458: $0\rvfi_csr_mhpmevent23_wmask[31:0]
    55/458: $0\rvfi_csr_mhpmevent23_rmask[31:0]
    56/458: $0\rvfi_csr_mhpmevent22_wdata[31:0]
    57/458: $0\rvfi_csr_mhpmevent22_rdata[31:0]
    58/458: $0\rvfi_csr_mhpmevent22_wmask[31:0]
    59/458: $0\rvfi_csr_mhpmevent22_rmask[31:0]
    60/458: $0\rvfi_csr_mhpmevent21_wdata[31:0]
    61/458: $0\rvfi_csr_mhpmevent21_rdata[31:0]
    62/458: $0\rvfi_csr_mhpmevent21_wmask[31:0]
    63/458: $0\rvfi_csr_mhpmevent21_rmask[31:0]
    64/458: $0\rvfi_csr_mhpmevent20_wdata[31:0]
    65/458: $0\rvfi_csr_mhpmevent20_rdata[31:0]
    66/458: $0\rvfi_csr_mhpmevent20_wmask[31:0]
    67/458: $0\rvfi_csr_mhpmevent20_rmask[31:0]
    68/458: $0\rvfi_csr_mhpmevent19_wdata[31:0]
    69/458: $0\rvfi_csr_mhpmevent19_rdata[31:0]
    70/458: $0\rvfi_csr_mhpmevent19_wmask[31:0]
    71/458: $0\rvfi_csr_mhpmevent19_rmask[31:0]
    72/458: $0\rvfi_csr_mhpmevent18_wdata[31:0]
    73/458: $0\rvfi_csr_mhpmevent18_rdata[31:0]
    74/458: $0\rvfi_csr_mhpmevent18_wmask[31:0]
    75/458: $0\rvfi_csr_mhpmevent18_rmask[31:0]
    76/458: $0\rvfi_csr_mhpmevent17_wdata[31:0]
    77/458: $0\rvfi_csr_mhpmevent17_rdata[31:0]
    78/458: $0\rvfi_csr_mhpmevent17_wmask[31:0]
    79/458: $0\rvfi_csr_mhpmevent17_rmask[31:0]
    80/458: $0\rvfi_csr_mhpmevent16_wdata[31:0]
    81/458: $0\rvfi_csr_mhpmevent16_rdata[31:0]
    82/458: $0\rvfi_csr_mhpmevent16_wmask[31:0]
    83/458: $0\rvfi_csr_mhpmevent16_rmask[31:0]
    84/458: $0\rvfi_csr_mhpmevent15_wdata[31:0]
    85/458: $0\rvfi_csr_mhpmevent15_rdata[31:0]
    86/458: $0\rvfi_csr_mhpmevent15_wmask[31:0]
    87/458: $0\rvfi_csr_mhpmevent15_rmask[31:0]
    88/458: $0\rvfi_csr_mhpmevent14_wdata[31:0]
    89/458: $0\rvfi_csr_mhpmevent14_rdata[31:0]
    90/458: $0\rvfi_csr_mhpmevent14_wmask[31:0]
    91/458: $0\rvfi_csr_mhpmevent14_rmask[31:0]
    92/458: $0\rvfi_csr_mhpmevent13_wdata[31:0]
    93/458: $0\rvfi_csr_mhpmevent13_rdata[31:0]
    94/458: $0\rvfi_csr_mhpmevent13_wmask[31:0]
    95/458: $0\rvfi_csr_mhpmevent13_rmask[31:0]
    96/458: $0\rvfi_csr_mhpmevent12_wdata[31:0]
    97/458: $0\rvfi_csr_mhpmevent12_rdata[31:0]
    98/458: $0\rvfi_csr_mhpmevent12_wmask[31:0]
    99/458: $0\rvfi_csr_mhpmevent12_rmask[31:0]
   100/458: $0\rvfi_csr_mhpmevent11_wdata[31:0]
   101/458: $0\rvfi_csr_mhpmevent11_rdata[31:0]
   102/458: $0\rvfi_csr_mhpmevent11_wmask[31:0]
   103/458: $0\rvfi_csr_mhpmevent11_rmask[31:0]
   104/458: $0\rvfi_csr_mhpmevent10_wdata[31:0]
   105/458: $0\rvfi_csr_mhpmevent10_rdata[31:0]
   106/458: $0\rvfi_csr_mhpmevent10_wmask[31:0]
   107/458: $0\rvfi_csr_mhpmevent10_rmask[31:0]
   108/458: $0\rvfi_csr_mhpmevent9_wdata[31:0]
   109/458: $0\rvfi_csr_mhpmevent9_rdata[31:0]
   110/458: $0\rvfi_csr_mhpmevent9_wmask[31:0]
   111/458: $0\rvfi_csr_mhpmevent9_rmask[31:0]
   112/458: $0\rvfi_csr_mhpmevent8_wdata[31:0]
   113/458: $0\rvfi_csr_mhpmevent8_rdata[31:0]
   114/458: $0\rvfi_csr_mhpmevent8_wmask[31:0]
   115/458: $0\rvfi_csr_mhpmevent8_rmask[31:0]
   116/458: $0\rvfi_csr_mhpmevent7_wdata[31:0]
   117/458: $0\rvfi_csr_mhpmevent7_rdata[31:0]
   118/458: $0\rvfi_csr_mhpmevent7_wmask[31:0]
   119/458: $0\rvfi_csr_mhpmevent7_rmask[31:0]
   120/458: $0\rvfi_csr_mhpmevent6_wdata[31:0]
   121/458: $0\rvfi_csr_mhpmevent6_rdata[31:0]
   122/458: $0\rvfi_csr_mhpmevent6_wmask[31:0]
   123/458: $0\rvfi_csr_mhpmevent6_rmask[31:0]
   124/458: $0\rvfi_csr_mhpmevent5_wdata[31:0]
   125/458: $0\rvfi_csr_mhpmevent5_rdata[31:0]
   126/458: $0\rvfi_csr_mhpmevent5_wmask[31:0]
   127/458: $0\rvfi_csr_mhpmevent5_rmask[31:0]
   128/458: $0\rvfi_csr_mhpmevent4_wdata[31:0]
   129/458: $0\rvfi_csr_mhpmevent4_rdata[31:0]
   130/458: $0\rvfi_csr_mhpmevent4_wmask[31:0]
   131/458: $0\rvfi_csr_mhpmevent4_rmask[31:0]
   132/458: $0\rvfi_csr_mhpmevent3_wdata[31:0]
   133/458: $0\rvfi_csr_mhpmevent3_rdata[31:0]
   134/458: $0\rvfi_csr_mhpmevent3_wmask[31:0]
   135/458: $0\rvfi_csr_mhpmevent3_rmask[31:0]
   136/458: $0\rvfi_csr_mhpmcounter31h_wdata[31:0]
   137/458: $0\rvfi_csr_mhpmcounter31h_rdata[31:0]
   138/458: $0\rvfi_csr_mhpmcounter31h_wmask[31:0]
   139/458: $0\rvfi_csr_mhpmcounter31h_rmask[31:0]
   140/458: $0\rvfi_csr_mhpmcounter30h_wdata[31:0]
   141/458: $0\rvfi_csr_mhpmcounter30h_rdata[31:0]
   142/458: $0\rvfi_csr_mhpmcounter30h_wmask[31:0]
   143/458: $0\rvfi_csr_mhpmcounter30h_rmask[31:0]
   144/458: $0\rvfi_csr_mhpmcounter29h_wdata[31:0]
   145/458: $0\rvfi_csr_mhpmcounter29h_rdata[31:0]
   146/458: $0\rvfi_csr_mhpmcounter29h_wmask[31:0]
   147/458: $0\rvfi_csr_mhpmcounter29h_rmask[31:0]
   148/458: $0\rvfi_csr_mhpmcounter28h_wdata[31:0]
   149/458: $0\rvfi_csr_mhpmcounter28h_rdata[31:0]
   150/458: $0\rvfi_csr_mhpmcounter28h_wmask[31:0]
   151/458: $0\rvfi_csr_mhpmcounter28h_rmask[31:0]
   152/458: $0\rvfi_csr_mhpmcounter27h_wdata[31:0]
   153/458: $0\rvfi_csr_mhpmcounter27h_rdata[31:0]
   154/458: $0\rvfi_csr_mhpmcounter27h_wmask[31:0]
   155/458: $0\rvfi_csr_mhpmcounter27h_rmask[31:0]
   156/458: $0\rvfi_csr_mhpmcounter26h_wdata[31:0]
   157/458: $0\rvfi_csr_mhpmcounter26h_rdata[31:0]
   158/458: $0\rvfi_csr_mhpmcounter26h_wmask[31:0]
   159/458: $0\rvfi_csr_mhpmcounter26h_rmask[31:0]
   160/458: $0\rvfi_csr_mhpmcounter25h_wdata[31:0]
   161/458: $0\rvfi_csr_mhpmcounter25h_rdata[31:0]
   162/458: $0\rvfi_csr_mhpmcounter25h_wmask[31:0]
   163/458: $0\rvfi_csr_mhpmcounter25h_rmask[31:0]
   164/458: $0\rvfi_csr_mhpmcounter24h_wdata[31:0]
   165/458: $0\rvfi_csr_mhpmcounter24h_rdata[31:0]
   166/458: $0\rvfi_csr_mhpmcounter24h_wmask[31:0]
   167/458: $0\rvfi_csr_mhpmcounter24h_rmask[31:0]
   168/458: $0\rvfi_csr_mhpmcounter23h_wdata[31:0]
   169/458: $0\rvfi_csr_mhpmcounter23h_rdata[31:0]
   170/458: $0\rvfi_csr_mhpmcounter23h_wmask[31:0]
   171/458: $0\rvfi_csr_mhpmcounter23h_rmask[31:0]
   172/458: $0\rvfi_csr_mhpmcounter22h_wdata[31:0]
   173/458: $0\rvfi_csr_mhpmcounter22h_rdata[31:0]
   174/458: $0\rvfi_csr_mhpmcounter22h_wmask[31:0]
   175/458: $0\rvfi_csr_mhpmcounter22h_rmask[31:0]
   176/458: $0\rvfi_csr_mhpmcounter21h_wdata[31:0]
   177/458: $0\rvfi_csr_mhpmcounter21h_rdata[31:0]
   178/458: $0\rvfi_csr_mhpmcounter21h_wmask[31:0]
   179/458: $0\rvfi_csr_mhpmcounter21h_rmask[31:0]
   180/458: $0\rvfi_csr_mhpmcounter20h_wdata[31:0]
   181/458: $0\rvfi_csr_mhpmcounter20h_rdata[31:0]
   182/458: $0\rvfi_csr_mhpmcounter20h_wmask[31:0]
   183/458: $0\rvfi_csr_mhpmcounter20h_rmask[31:0]
   184/458: $0\rvfi_csr_mhpmcounter19h_wdata[31:0]
   185/458: $0\rvfi_csr_mhpmcounter19h_rdata[31:0]
   186/458: $0\rvfi_csr_mhpmcounter19h_wmask[31:0]
   187/458: $0\rvfi_csr_mhpmcounter19h_rmask[31:0]
   188/458: $0\rvfi_csr_mhpmcounter18h_wdata[31:0]
   189/458: $0\rvfi_csr_mhpmcounter18h_rdata[31:0]
   190/458: $0\rvfi_csr_mhpmcounter18h_wmask[31:0]
   191/458: $0\rvfi_csr_mhpmcounter18h_rmask[31:0]
   192/458: $0\rvfi_csr_mhpmcounter17h_wdata[31:0]
   193/458: $0\rvfi_csr_mhpmcounter17h_rdata[31:0]
   194/458: $0\rvfi_csr_mhpmcounter17h_wmask[31:0]
   195/458: $0\rvfi_csr_mhpmcounter17h_rmask[31:0]
   196/458: $0\rvfi_csr_mhpmcounter16h_wdata[31:0]
   197/458: $0\rvfi_csr_mhpmcounter16h_rdata[31:0]
   198/458: $0\rvfi_csr_mhpmcounter16h_wmask[31:0]
   199/458: $0\rvfi_csr_mhpmcounter16h_rmask[31:0]
   200/458: $0\rvfi_csr_mhpmcounter15h_wdata[31:0]
   201/458: $0\rvfi_csr_mhpmcounter15h_rdata[31:0]
   202/458: $0\rvfi_csr_mhpmcounter15h_wmask[31:0]
   203/458: $0\rvfi_csr_mhpmcounter15h_rmask[31:0]
   204/458: $0\rvfi_csr_mhpmcounter14h_wdata[31:0]
   205/458: $0\rvfi_csr_mhpmcounter14h_rdata[31:0]
   206/458: $0\rvfi_csr_mhpmcounter14h_wmask[31:0]
   207/458: $0\rvfi_csr_mhpmcounter14h_rmask[31:0]
   208/458: $0\rvfi_csr_mhpmcounter13h_wdata[31:0]
   209/458: $0\rvfi_csr_mhpmcounter13h_rdata[31:0]
   210/458: $0\rvfi_csr_mhpmcounter13h_wmask[31:0]
   211/458: $0\rvfi_csr_mhpmcounter13h_rmask[31:0]
   212/458: $0\rvfi_csr_mhpmcounter12h_wdata[31:0]
   213/458: $0\rvfi_csr_mhpmcounter12h_rdata[31:0]
   214/458: $0\rvfi_csr_mhpmcounter12h_wmask[31:0]
   215/458: $0\rvfi_csr_mhpmcounter12h_rmask[31:0]
   216/458: $0\rvfi_csr_mhpmcounter11h_wdata[31:0]
   217/458: $0\rvfi_csr_mhpmcounter11h_rdata[31:0]
   218/458: $0\rvfi_csr_mhpmcounter11h_wmask[31:0]
   219/458: $0\rvfi_csr_mhpmcounter11h_rmask[31:0]
   220/458: $0\rvfi_csr_mhpmcounter10h_wdata[31:0]
   221/458: $0\rvfi_csr_mhpmcounter10h_rdata[31:0]
   222/458: $0\rvfi_csr_mhpmcounter10h_wmask[31:0]
   223/458: $0\rvfi_csr_mhpmcounter10h_rmask[31:0]
   224/458: $0\rvfi_csr_mhpmcounter9h_wdata[31:0]
   225/458: $0\rvfi_csr_mhpmcounter9h_rdata[31:0]
   226/458: $0\rvfi_csr_mhpmcounter9h_wmask[31:0]
   227/458: $0\rvfi_csr_mhpmcounter9h_rmask[31:0]
   228/458: $0\rvfi_csr_mhpmcounter8h_wdata[31:0]
   229/458: $0\rvfi_csr_mhpmcounter8h_rdata[31:0]
   230/458: $0\rvfi_csr_mhpmcounter8h_wmask[31:0]
   231/458: $0\rvfi_csr_mhpmcounter8h_rmask[31:0]
   232/458: $0\rvfi_csr_mhpmcounter7h_wdata[31:0]
   233/458: $0\rvfi_csr_mhpmcounter7h_rdata[31:0]
   234/458: $0\rvfi_csr_mhpmcounter7h_wmask[31:0]
   235/458: $0\rvfi_csr_mhpmcounter7h_rmask[31:0]
   236/458: $0\rvfi_csr_mhpmcounter6h_wdata[31:0]
   237/458: $0\rvfi_csr_mhpmcounter6h_rdata[31:0]
   238/458: $0\rvfi_csr_mhpmcounter6h_wmask[31:0]
   239/458: $0\rvfi_csr_mhpmcounter6h_rmask[31:0]
   240/458: $0\rvfi_csr_mhpmcounter5h_wdata[31:0]
   241/458: $0\rvfi_csr_mhpmcounter5h_rdata[31:0]
   242/458: $0\rvfi_csr_mhpmcounter5h_wmask[31:0]
   243/458: $0\rvfi_csr_mhpmcounter5h_rmask[31:0]
   244/458: $0\rvfi_csr_mhpmcounter4h_wdata[31:0]
   245/458: $0\rvfi_csr_mhpmcounter4h_rdata[31:0]
   246/458: $0\rvfi_csr_mhpmcounter4h_wmask[31:0]
   247/458: $0\rvfi_csr_mhpmcounter4h_rmask[31:0]
   248/458: $0\rvfi_csr_mhpmcounter3h_wdata[31:0]
   249/458: $0\rvfi_csr_mhpmcounter3h_rdata[31:0]
   250/458: $0\rvfi_csr_mhpmcounter3h_wmask[31:0]
   251/458: $0\rvfi_csr_mhpmcounter3h_rmask[31:0]
   252/458: $0\rvfi_csr_minstreth_wdata[31:0]
   253/458: $0\rvfi_csr_minstreth_rdata[31:0]
   254/458: $0\rvfi_csr_minstreth_wmask[31:0]
   255/458: $0\rvfi_csr_minstreth_rmask[31:0]
   256/458: $0\rvfi_csr_mcycleh_wdata[31:0]
   257/458: $0\rvfi_csr_mcycleh_rdata[31:0]
   258/458: $0\rvfi_csr_mcycleh_wmask[31:0]
   259/458: $0\rvfi_csr_mcycleh_rmask[31:0]
   260/458: $0\rvfi_csr_mhpmcounter31_wdata[31:0]
   261/458: $0\rvfi_csr_mhpmcounter31_rdata[31:0]
   262/458: $0\rvfi_csr_mhpmcounter31_wmask[31:0]
   263/458: $0\rvfi_csr_mhpmcounter31_rmask[31:0]
   264/458: $0\rvfi_csr_mhpmcounter30_wdata[31:0]
   265/458: $0\rvfi_csr_mhpmcounter30_rdata[31:0]
   266/458: $0\rvfi_csr_mhpmcounter30_wmask[31:0]
   267/458: $0\rvfi_csr_mhpmcounter30_rmask[31:0]
   268/458: $0\rvfi_csr_mhpmcounter29_wdata[31:0]
   269/458: $0\rvfi_csr_mhpmcounter29_rdata[31:0]
   270/458: $0\rvfi_csr_mhpmcounter29_wmask[31:0]
   271/458: $0\rvfi_csr_mhpmcounter29_rmask[31:0]
   272/458: $0\rvfi_csr_mhpmcounter28_wdata[31:0]
   273/458: $0\rvfi_csr_mhpmcounter28_rdata[31:0]
   274/458: $0\rvfi_csr_mhpmcounter28_wmask[31:0]
   275/458: $0\rvfi_csr_mhpmcounter28_rmask[31:0]
   276/458: $0\rvfi_csr_mhpmcounter27_wdata[31:0]
   277/458: $0\rvfi_csr_mhpmcounter27_rdata[31:0]
   278/458: $0\rvfi_csr_mhpmcounter27_wmask[31:0]
   279/458: $0\rvfi_csr_mhpmcounter27_rmask[31:0]
   280/458: $0\rvfi_csr_mhpmcounter26_wdata[31:0]
   281/458: $0\rvfi_csr_mhpmcounter26_rdata[31:0]
   282/458: $0\rvfi_csr_mhpmcounter26_wmask[31:0]
   283/458: $0\rvfi_csr_mhpmcounter26_rmask[31:0]
   284/458: $0\rvfi_csr_mhpmcounter25_wdata[31:0]
   285/458: $0\rvfi_csr_mhpmcounter25_rdata[31:0]
   286/458: $0\rvfi_csr_mhpmcounter25_wmask[31:0]
   287/458: $0\rvfi_csr_mhpmcounter25_rmask[31:0]
   288/458: $0\rvfi_csr_mhpmcounter24_wdata[31:0]
   289/458: $0\rvfi_csr_mhpmcounter24_rdata[31:0]
   290/458: $0\rvfi_csr_mhpmcounter24_wmask[31:0]
   291/458: $0\rvfi_csr_mhpmcounter24_rmask[31:0]
   292/458: $0\rvfi_csr_mhpmcounter23_wdata[31:0]
   293/458: $0\rvfi_csr_mhpmcounter23_rdata[31:0]
   294/458: $0\rvfi_csr_mhpmcounter23_wmask[31:0]
   295/458: $0\rvfi_csr_mhpmcounter23_rmask[31:0]
   296/458: $0\rvfi_csr_mhpmcounter22_wdata[31:0]
   297/458: $0\rvfi_csr_mhpmcounter22_rdata[31:0]
   298/458: $0\rvfi_csr_mhpmcounter22_wmask[31:0]
   299/458: $0\rvfi_csr_mhpmcounter22_rmask[31:0]
   300/458: $0\rvfi_csr_mhpmcounter21_wdata[31:0]
   301/458: $0\rvfi_csr_mhpmcounter21_rdata[31:0]
   302/458: $0\rvfi_csr_mhpmcounter21_wmask[31:0]
   303/458: $0\rvfi_csr_mhpmcounter21_rmask[31:0]
   304/458: $0\rvfi_csr_mhpmcounter20_wdata[31:0]
   305/458: $0\rvfi_csr_mhpmcounter20_rdata[31:0]
   306/458: $0\rvfi_csr_mhpmcounter20_wmask[31:0]
   307/458: $0\rvfi_csr_mhpmcounter20_rmask[31:0]
   308/458: $0\rvfi_csr_mhpmcounter19_wdata[31:0]
   309/458: $0\rvfi_csr_mhpmcounter19_rdata[31:0]
   310/458: $0\rvfi_csr_mhpmcounter19_wmask[31:0]
   311/458: $0\rvfi_csr_mhpmcounter19_rmask[31:0]
   312/458: $0\rvfi_csr_mhpmcounter18_wdata[31:0]
   313/458: $0\rvfi_csr_mhpmcounter18_rdata[31:0]
   314/458: $0\rvfi_csr_mhpmcounter18_wmask[31:0]
   315/458: $0\rvfi_csr_mhpmcounter18_rmask[31:0]
   316/458: $0\rvfi_csr_mhpmcounter17_wdata[31:0]
   317/458: $0\rvfi_csr_mhpmcounter17_rdata[31:0]
   318/458: $0\rvfi_csr_mhpmcounter17_wmask[31:0]
   319/458: $0\rvfi_csr_mhpmcounter17_rmask[31:0]
   320/458: $0\rvfi_csr_mhpmcounter16_wdata[31:0]
   321/458: $0\rvfi_csr_mhpmcounter16_rdata[31:0]
   322/458: $0\rvfi_csr_mhpmcounter16_wmask[31:0]
   323/458: $0\rvfi_csr_mhpmcounter16_rmask[31:0]
   324/458: $0\rvfi_csr_mhpmcounter15_wdata[31:0]
   325/458: $0\rvfi_csr_mhpmcounter15_rdata[31:0]
   326/458: $0\rvfi_csr_mhpmcounter15_wmask[31:0]
   327/458: $0\rvfi_csr_mhpmcounter15_rmask[31:0]
   328/458: $0\rvfi_csr_mhpmcounter14_wdata[31:0]
   329/458: $0\rvfi_csr_mhpmcounter14_rdata[31:0]
   330/458: $0\rvfi_csr_mhpmcounter14_wmask[31:0]
   331/458: $0\rvfi_csr_mhpmcounter14_rmask[31:0]
   332/458: $0\rvfi_csr_mhpmcounter13_wdata[31:0]
   333/458: $0\rvfi_csr_mhpmcounter13_rdata[31:0]
   334/458: $0\rvfi_csr_mhpmcounter13_wmask[31:0]
   335/458: $0\rvfi_csr_mhpmcounter13_rmask[31:0]
   336/458: $0\rvfi_csr_mhpmcounter12_wdata[31:0]
   337/458: $0\rvfi_csr_mhpmcounter12_rdata[31:0]
   338/458: $0\rvfi_csr_mhpmcounter12_wmask[31:0]
   339/458: $0\rvfi_csr_mhpmcounter12_rmask[31:0]
   340/458: $0\rvfi_csr_mhpmcounter11_wdata[31:0]
   341/458: $0\rvfi_csr_mhpmcounter11_rdata[31:0]
   342/458: $0\rvfi_csr_mhpmcounter11_wmask[31:0]
   343/458: $0\rvfi_csr_mhpmcounter11_rmask[31:0]
   344/458: $0\rvfi_csr_mhpmcounter10_wdata[31:0]
   345/458: $0\rvfi_csr_mhpmcounter10_rdata[31:0]
   346/458: $0\rvfi_csr_mhpmcounter10_wmask[31:0]
   347/458: $0\rvfi_csr_mhpmcounter10_rmask[31:0]
   348/458: $0\rvfi_csr_mhpmcounter9_wdata[31:0]
   349/458: $0\rvfi_csr_mhpmcounter9_rdata[31:0]
   350/458: $0\rvfi_csr_mhpmcounter9_wmask[31:0]
   351/458: $0\rvfi_csr_mhpmcounter9_rmask[31:0]
   352/458: $0\rvfi_csr_mhpmcounter8_wdata[31:0]
   353/458: $0\rvfi_csr_mhpmcounter8_rdata[31:0]
   354/458: $0\rvfi_csr_mhpmcounter8_wmask[31:0]
   355/458: $0\rvfi_csr_mhpmcounter8_rmask[31:0]
   356/458: $0\rvfi_csr_mhpmcounter7_wdata[31:0]
   357/458: $0\rvfi_csr_mhpmcounter7_rdata[31:0]
   358/458: $0\rvfi_csr_mhpmcounter7_wmask[31:0]
   359/458: $0\rvfi_csr_mhpmcounter7_rmask[31:0]
   360/458: $0\rvfi_csr_mhpmcounter6_wdata[31:0]
   361/458: $0\rvfi_csr_mhpmcounter6_rdata[31:0]
   362/458: $0\rvfi_csr_mhpmcounter6_wmask[31:0]
   363/458: $0\rvfi_csr_mhpmcounter6_rmask[31:0]
   364/458: $0\rvfi_csr_mhpmcounter5_wdata[31:0]
   365/458: $0\rvfi_csr_mhpmcounter5_rdata[31:0]
   366/458: $0\rvfi_csr_mhpmcounter5_wmask[31:0]
   367/458: $0\rvfi_csr_mhpmcounter5_rmask[31:0]
   368/458: $0\rvfi_csr_mhpmcounter4_wdata[31:0]
   369/458: $0\rvfi_csr_mhpmcounter4_rdata[31:0]
   370/458: $0\rvfi_csr_mhpmcounter4_wmask[31:0]
   371/458: $0\rvfi_csr_mhpmcounter4_rmask[31:0]
   372/458: $0\rvfi_csr_mhpmcounter3_wdata[31:0]
   373/458: $0\rvfi_csr_mhpmcounter3_rdata[31:0]
   374/458: $0\rvfi_csr_mhpmcounter3_wmask[31:0]
   375/458: $0\rvfi_csr_mhpmcounter3_rmask[31:0]
   376/458: $0\rvfi_csr_minstret_wdata[31:0]
   377/458: $0\rvfi_csr_minstret_rdata[31:0]
   378/458: $0\rvfi_csr_minstret_wmask[31:0]
   379/458: $0\rvfi_csr_minstret_rmask[31:0]
   380/458: $0\rvfi_csr_mcycle_wdata[31:0]
   381/458: $0\rvfi_csr_mcycle_rdata[31:0]
   382/458: $0\rvfi_csr_mcycle_wmask[31:0]
   383/458: $0\rvfi_csr_mcycle_rmask[31:0]
   384/458: $0\rvfi_csr_mip_wdata[31:0]
   385/458: $0\rvfi_csr_mip_rdata[31:0]
   386/458: $0\rvfi_csr_mip_wmask[31:0]
   387/458: $0\rvfi_csr_mip_rmask[31:0]
   388/458: $0\rvfi_csr_mtval_wdata[31:0]
   389/458: $0\rvfi_csr_mtval_rdata[31:0]
   390/458: $0\rvfi_csr_mtval_wmask[31:0]
   391/458: $0\rvfi_csr_mtval_rmask[31:0]
   392/458: $0\rvfi_csr_mcause_wdata[31:0]
   393/458: $0\rvfi_csr_mcause_rdata[31:0]
   394/458: $0\rvfi_csr_mcause_wmask[31:0]
   395/458: $0\rvfi_csr_mcause_rmask[31:0]
   396/458: $0\rvfi_csr_mepc_wdata[31:0]
   397/458: $0\rvfi_csr_mepc_rdata[31:0]
   398/458: $0\rvfi_csr_mepc_wmask[31:0]
   399/458: $0\rvfi_csr_mepc_rmask[31:0]
   400/458: $0\rvfi_csr_mscratch_wdata[31:0]
   401/458: $0\rvfi_csr_mscratch_rdata[31:0]
   402/458: $0\rvfi_csr_mscratch_wmask[31:0]
   403/458: $0\rvfi_csr_mscratch_rmask[31:0]
   404/458: $0\rvfi_csr_mstatush_wdata[31:0]
   405/458: $0\rvfi_csr_mstatush_rdata[31:0]
   406/458: $0\rvfi_csr_mstatush_wmask[31:0]
   407/458: $0\rvfi_csr_mstatush_rmask[31:0]
   408/458: $0\rvfi_csr_mtvec_wdata[31:0]
   409/458: $0\rvfi_csr_mtvec_rdata[31:0]
   410/458: $0\rvfi_csr_mtvec_wmask[31:0]
   411/458: $0\rvfi_csr_mtvec_rmask[31:0]
   412/458: $0\rvfi_csr_mie_wdata[31:0]
   413/458: $0\rvfi_csr_mie_rdata[31:0]
   414/458: $0\rvfi_csr_mie_wmask[31:0]
   415/458: $0\rvfi_csr_mie_rmask[31:0]
   416/458: $0\rvfi_csr_misa_wdata[31:0]
   417/458: $0\rvfi_csr_misa_rdata[31:0]
   418/458: $0\rvfi_csr_misa_wmask[31:0]
   419/458: $0\rvfi_csr_misa_rmask[31:0]
   420/458: $0\rvfi_csr_mstatus_wdata[31:0]
   421/458: $0\rvfi_csr_mstatus_rdata[31:0]
   422/458: $0\rvfi_csr_mstatus_wmask[31:0]
   423/458: $0\rvfi_csr_mstatus_rmask[31:0]
   424/458: $0\rvfi_csr_mconfigptr_wdata[31:0]
   425/458: $0\rvfi_csr_mconfigptr_rdata[31:0]
   426/458: $0\rvfi_csr_mconfigptr_wmask[31:0]
   427/458: $0\rvfi_csr_mconfigptr_rmask[31:0]
   428/458: $0\rvfi_csr_mhartid_wdata[31:0]
   429/458: $0\rvfi_csr_mhartid_rdata[31:0]
   430/458: $0\rvfi_csr_mhartid_wmask[31:0]
   431/458: $0\rvfi_csr_mhartid_rmask[31:0]
   432/458: $0\rvfi_csr_mimpid_wdata[31:0]
   433/458: $0\rvfi_csr_mimpid_rdata[31:0]
   434/458: $0\rvfi_csr_mimpid_wmask[31:0]
   435/458: $0\rvfi_csr_mimpid_rmask[31:0]
   436/458: $0\rvfi_csr_marchid_wdata[31:0]
   437/458: $0\rvfi_csr_marchid_rdata[31:0]
   438/458: $0\rvfi_csr_marchid_wmask[31:0]
   439/458: $0\rvfi_csr_marchid_rmask[31:0]
   440/458: $0\rvfi_csr_mvendorid_wdata[31:0]
   441/458: $0\rvfi_csr_mvendorid_rdata[31:0]
   442/458: $0\rvfi_csr_mvendorid_wmask[31:0]
   443/458: $0\rvfi_csr_mvendorid_rmask[31:0]
   444/458: $0\rvfi_pc_wdata[31:0]
   445/458: $0\rvfi_rs2_rdata[31:0]
   446/458: $0\rvfi_rs1_rdata[31:0]
   447/458: $0\rvfi_rs2_addr[4:0]
   448/458: $0\rvfi_rs1_addr[4:0]
   449/458: $0\rvfi_ixl[1:0]
   450/458: $0\rvfi_intr[0:0]
   451/458: $0\rvfi_halt[0:0]
   452/458: $0\rvfi_order[63:0]
   453/458: $0\rvfi_mode[1:0]
   454/458: $0\rvfi_rd_wdata[31:0]
   455/458: $0\rvfi_rd_addr[4:0]
   456/458: $0\rvfi_pc_rdata[31:0]
   457/458: $0\rvfi_insn[31:0]
   458/458: $0\rvfi_trap[0:0]
Creating decoders for process `\nerv.$proc$nerv.sv:1104$939'.
     1/1: $1\mem_rdata[31:0]
Creating decoders for process `\nerv.$proc$nerv.sv:654$551'.
     1/225: $3\mem_wr_enable[0:0]
     2/225: $3\mem_rd_enable[0:0]
     3/225: $7\next_wr[0:0]
     4/225: $15\csr_mstatus_next[3:3]
     5/225: $16\csr_mstatus_next[7:7]
     6/225: $5\csr_mcause_wdata[31:0]
     7/225: $8\csr_mcause_next[31:0]
     8/225: $20\npc[31:0]
     9/225: $8\csr_mepc_next[31:2]
    10/225: $5\cycle_trap[0:0]
    11/225: $5\cycle_insn[0:0]
    12/225: $7\csr_mepc_next[31:0] [31:2]
    13/225: $7\csr_mepc_next[31:0] [1:0]
    14/225: $4\cycle_intr[0:0]
    15/225: $13\csr_mstatus_next[3:3]
    16/225: $14\csr_mstatus_next[7:7]
    17/225: $18\npc[31:0]
    18/225: $7\csr_mcause_next[31:0]
    19/225: $19\npc[31:0]
    20/225: $4\csr_mcause_wdata[31:0]
    21/225: $4\cycle_trap[0:0]
    22/225: $4\cycle_insn[0:0]
    23/225: $9\next_rd[31:0]
    24/225: $3\wr_rd[4:0]
    25/225: $3\cycle_late_wr[0:0]
    26/225: $17\npc[31:0]
    27/225: $6\csr_mcause_next[31:0]
    28/225: $3\csr_mcause_wdata[31:0]
    29/225: $6\csr_mepc_next[31:0]
    30/225: $12\csr_mstatus_next[7:7]
    31/225: $11\csr_mstatus_next[3:3]
    32/225: $3\cycle_trap[0:0]
    33/225: $3\cycle_insn[0:0]
    34/225: $3\cycle_intr[0:0]
    35/225: $16\npc[31:0]
    36/225: $5\csr_mcause_next[31:0]
    37/225: $2\csr_mcause_wdata[31:0]
    38/225: $5\csr_mepc_next[31:0]
    39/225: $10\csr_mstatus_next[7:7]
    40/225: $9\csr_mstatus_next[3:3]
    41/225: $2\cycle_late_wr[0:0]
    42/225: $2\cycle_trap[0:0]
    43/225: $2\cycle_insn[0:0]
    44/225: $2\cycle_intr[0:0]
    45/225: $2\wr_rd[4:0]
    46/225: $8\next_rd[31:0]
    47/225: $7\csr_mstatus_next[3:3]
    48/225: $15\npc[31:0]
    49/225: $4\csr_mcause_next[31:0]
    50/225: $1\csr_mcause_wdata[31:0]
    51/225: $4\csr_mepc_next[31:0]
    52/225: $8\csr_mstatus_next[7:7]
    53/225: $1\cycle_late_wr[0:0]
    54/225: $1\cycle_trap[0:0]
    55/225: $1\cycle_insn[0:0]
    56/225: $1\cycle_intr[0:0]
    57/225: $1\wr_rd[4:0]
    58/225: $7\next_rd[31:0]
    59/225: $6\next_rd[31:0]
    60/225: $6\next_wr[0:0]
    61/225: $13\illinsn[0:0]
    62/225: $5\csr_mstatus_next[3:3]
    63/225: $6\csr_mstatus_next[7:7]
    64/225: $3\csr_mcause_next[31:0]
    65/225: $14\npc[31:0]
    66/225: $3\csr_mepc_next[31:0]
    67/225: $12\illinsn[0:0]
    68/225: $2\csr_mcause_next[31:0]
    69/225: $2\csr_mepc_next[31:0]
    70/225: $4\csr_mstatus_next[7:7]
    71/225: $3\csr_mstatus_next[3:3]
    72/225: $11\illinsn[0:0]
    73/225: $13\npc[31:0]
    74/225: $5\next_rd[31:0]
    75/225: $5\next_wr[0:0]
    76/225: $4\next_rd[31:0]
    77/225: $4\next_wr[0:0]
    78/225: $10\illinsn[0:0]
    79/225: $3\next_rd[31:0]
    80/225: $3\next_wr[0:0]
    81/225: $9\illinsn[0:0]
    82/225: $3\mem_wr_strb[3:0]
    83/225: $2\mem_wr_addr[31:0]
    84/225: $2\mem_wr_strb[3:0]
    85/225: $2\mem_wr_data[31:0]
    86/225: $2\mem_wr_enable[0:0]
    87/225: $8\illinsn[0:0]
    88/225: $2\mem_rd_addr[31:0]
    89/225: $2\mem_rd_func[4:0]
    90/225: $2\mem_rd_reg[4:0]
    91/225: $2\mem_rd_enable[0:0]
    92/225: $7\illinsn[0:0]
    93/225: $12\npc[31:0]
    94/225: $6\illinsn[0:0]
    95/225: $11\npc[31:0]
    96/225: $10\npc[31:0]
    97/225: $9\npc[31:0]
    98/225: $8\npc[31:0]
    99/225: $7\npc[31:0]
   100/225: $6\npc[31:0]
   101/225: $5\npc[31:0]
   102/225: $5\illinsn[0:0]
   103/225: $4\npc[31:0]
   104/225: $4\illinsn[0:0]
   105/225: $3\npc[31:0]
   106/225: $2\next_rd[31:0]
   107/225: $2\next_wr[0:0]
   108/225: $3\illinsn[0:0]
   109/225: $2\npc[31:0]
   110/225: $2\illinsn[0:0]
   111/225: $1\next_rd[31:0]
   112/225: $1\next_wr[0:0]
   113/225: $1\csr_mcause_next[31:0]
   114/225: $1\csr_mepc_next[31:0]
   115/225: $2\csr_mstatus_next[7:7]
   116/225: $1\csr_mstatus_next[3:3]
   117/225: $1\illinsn[0:0]
   118/225: $1\npc[31:0]
   119/225: $1\mem_rd_reg[4:0]
   120/225: $1\mem_rd_addr[31:0]
   121/225: $1\mem_rd_enable[0:0]
   122/225: $1\mem_wr_strb[3:0]
   123/225: $1\mem_wr_data[31:0]
   124/225: $1\mem_wr_addr[31:0]
   125/225: $1\mem_wr_enable[0:0]
   126/225: $1\mem_rd_func[4:0]
   127/225: $32\hpm_increment[31:0]
   128/225: $32\csr_hpm_event_next[1023:992]
   129/225: $32\hpm_event[31:0]
   130/225: $31\hpm_increment[31:0]
   131/225: $31\csr_hpm_event_next[991:960]
   132/225: $31\hpm_event[31:0]
   133/225: $30\hpm_increment[31:0]
   134/225: $30\csr_hpm_event_next[959:928]
   135/225: $30\hpm_event[31:0]
   136/225: $29\hpm_increment[31:0]
   137/225: $29\csr_hpm_event_next[927:896]
   138/225: $29\hpm_event[31:0]
   139/225: $28\hpm_increment[31:0]
   140/225: $28\csr_hpm_event_next[895:864]
   141/225: $28\hpm_event[31:0]
   142/225: $27\hpm_increment[31:0]
   143/225: $27\csr_hpm_event_next[863:832]
   144/225: $27\hpm_event[31:0]
   145/225: $26\hpm_increment[31:0]
   146/225: $26\csr_hpm_event_next[831:800]
   147/225: $26\hpm_event[31:0]
   148/225: $25\hpm_increment[31:0]
   149/225: $25\csr_hpm_event_next[799:768]
   150/225: $25\hpm_event[31:0]
   151/225: $24\hpm_increment[31:0]
   152/225: $24\csr_hpm_event_next[767:736]
   153/225: $24\hpm_event[31:0]
   154/225: $23\hpm_increment[31:0]
   155/225: $23\csr_hpm_event_next[735:704]
   156/225: $23\hpm_event[31:0]
   157/225: $22\hpm_increment[31:0]
   158/225: $22\csr_hpm_event_next[703:672]
   159/225: $22\hpm_event[31:0]
   160/225: $21\hpm_increment[31:0]
   161/225: $21\csr_hpm_event_next[671:640]
   162/225: $21\hpm_event[31:0]
   163/225: $20\hpm_increment[31:0]
   164/225: $20\csr_hpm_event_next[639:608]
   165/225: $20\hpm_event[31:0]
   166/225: $19\hpm_increment[31:0]
   167/225: $19\csr_hpm_event_next[607:576]
   168/225: $19\hpm_event[31:0]
   169/225: $18\hpm_increment[31:0]
   170/225: $18\csr_hpm_event_next[575:544]
   171/225: $18\hpm_event[31:0]
   172/225: $17\hpm_increment[31:0]
   173/225: $17\csr_hpm_event_next[543:512]
   174/225: $17\hpm_event[31:0]
   175/225: $16\hpm_increment[31:0]
   176/225: $16\csr_hpm_event_next[511:480]
   177/225: $16\hpm_event[31:0]
   178/225: $15\hpm_increment[31:0]
   179/225: $15\csr_hpm_event_next[479:448]
   180/225: $15\hpm_event[31:0]
   181/225: $14\hpm_increment[31:0]
   182/225: $14\csr_hpm_event_next[447:416]
   183/225: $14\hpm_event[31:0]
   184/225: $13\hpm_increment[31:0]
   185/225: $13\csr_hpm_event_next[415:384]
   186/225: $13\hpm_event[31:0]
   187/225: $12\hpm_increment[31:0]
   188/225: $12\csr_hpm_event_next[383:352]
   189/225: $12\hpm_event[31:0]
   190/225: $11\hpm_increment[31:0]
   191/225: $11\csr_hpm_event_next[351:320]
   192/225: $11\hpm_event[31:0]
   193/225: $10\hpm_increment[31:0]
   194/225: $10\csr_hpm_event_next[319:288]
   195/225: $10\hpm_event[31:0]
   196/225: $9\hpm_increment[31:0]
   197/225: $9\csr_hpm_event_next[287:256]
   198/225: $9\hpm_event[31:0]
   199/225: $8\hpm_increment[31:0]
   200/225: $8\csr_hpm_event_next[255:224]
   201/225: $8\hpm_event[31:0]
   202/225: $7\hpm_increment[31:0]
   203/225: $7\csr_hpm_event_next[223:192]
   204/225: $7\hpm_event[31:0]
   205/225: $6\hpm_increment[31:0]
   206/225: $6\csr_hpm_event_next[191:160]
   207/225: $6\hpm_event[31:0]
   208/225: $5\hpm_increment[31:0]
   209/225: $5\csr_hpm_event_next[159:128]
   210/225: $5\hpm_event[31:0]
   211/225: $4\hpm_increment[31:0]
   212/225: $4\csr_hpm_event_next[127:96]
   213/225: $4\hpm_event[31:0]
   214/225: $3\hpm_increment[31:0]
   215/225: $3\csr_hpm_event_next[95:64]
   216/225: $3\hpm_event[31:0]
   217/225: $2\hpm_increment[31:0]
   218/225: $2\csr_hpm_event_next[63:32]
   219/225: $2\hpm_event[31:0]
   220/225: $1\hpm_increment[31:0]
   221/225: $1\csr_hpm_event_next[31:0]
   222/225: $1\hpm_event[31:0]
   223/225: $1\csr_next[31:0]
   224/225: $1\csr_rdval[31:0]
   225/225: $1\csr_ack[0:0]
Creating decoders for process `\nerv.$proc$nerv.sv:631$550'.
     1/19: $19\irq_num[4:0]
     2/19: $18\irq_num[4:0]
     3/19: $17\irq_num[4:0]
     4/19: $16\irq_num[4:0]
     5/19: $15\irq_num[4:0]
     6/19: $14\irq_num[4:0]
     7/19: $13\irq_num[4:0]
     8/19: $12\irq_num[4:0]
     9/19: $11\irq_num[4:0]
    10/19: $10\irq_num[4:0]
    11/19: $9\irq_num[4:0]
    12/19: $8\irq_num[4:0]
    13/19: $7\irq_num[4:0]
    14/19: $6\irq_num[4:0]
    15/19: $5\irq_num[4:0]
    16/19: $4\irq_num[4:0]
    17/19: $3\irq_num[4:0]
    18/19: $2\irq_num[4:0]
    19/19: $1\irq_num[4:0]
Creating decoders for process `\nerv.$proc$nerv.sv:618$545'.
     1/1: $0\csr_custom_value[31:0]
Creating decoders for process `\nerv.$proc$nerv.sv:618$483'.
     1/1: $0\csr_hpm_event_value[1023:0]
Creating decoders for process `\nerv.$proc$nerv.sv:618$419'.
     1/1: $0\csr_hpm_counterh_value[1023:0]
Creating decoders for process `\nerv.$proc$nerv.sv:618$355'.
     1/1: $0\csr_hpm_counter_value[1023:0]
Creating decoders for process `\nerv.$proc$nerv.sv:618$353'.
     1/1: $0\csr_mip_value[31:0]
Creating decoders for process `\nerv.$proc$nerv.sv:618$349'.
     1/1: $0\csr_mtval_value[31:0]
Creating decoders for process `\nerv.$proc$nerv.sv:618$345'.
     1/1: $0\csr_mcause_value[31:0]
Creating decoders for process `\nerv.$proc$nerv.sv:618$341'.
     1/1: $0\csr_mepc_value[31:0]
Creating decoders for process `\nerv.$proc$nerv.sv:618$337'.
     1/1: $0\csr_mscratch_value[31:0]
Creating decoders for process `\nerv.$proc$nerv.sv:618$333'.
     1/1: $0\csr_mstatush_value[31:0]
Creating decoders for process `\nerv.$proc$nerv.sv:618$329'.
     1/1: $0\csr_mtvec_value[31:0]
Creating decoders for process `\nerv.$proc$nerv.sv:618$325'.
     1/1: $0\csr_mie_value[31:0]
Creating decoders for process `\nerv.$proc$nerv.sv:618$321'.
     1/1: $0\csr_misa_value[31:0]
Creating decoders for process `\nerv.$proc$nerv.sv:618$317'.
     1/1: $0\csr_mstatus_value[31:0]
Creating decoders for process `\nerv.$proc$nerv.sv:437$276'.
Creating decoders for process `\nerv.$proc$nerv.sv:411$268'.
     1/4: $0\mem_wr_enable_q[0:0]
     2/4: $0\mem_rd_func_q[4:0]
     3/4: $0\mem_rd_reg_q[4:0]
     4/4: $0\mem_rd_enable_q[0:0]
Creating decoders for process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:0$230'.
Creating decoders for process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:0$227'.
Creating decoders for process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:242$161'.
     1/1: $0\event_valid_reg[0:0]
Creating decoders for process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:207$152'.
     1/7: $0\rdata[31:0]
     2/7: $0\mem_valid[0:0]
     3/7: $0\width[6:0]
     4/7: $0\wdata[31:0]
     5/7: $0\addr[31:0]
     6/7: $0\isWrite[0:0]
     7/7: $0\isRead[0:0]
Creating decoders for process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:201$148'.
     1/1: $assume$nerv_wrapper_new.sv:203$150_EN
Creating decoders for process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:195$146'.
     1/1: $0\next_dmem_rdata_q[31:0]
Creating decoders for process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:176$68'.
     1/39: $2$memwr$\regfile$nerv_wrapper_new.sv:181$67_EN[31:0]$145
     2/39: $2$memwr$\regfile$nerv_wrapper_new.sv:181$67_DATA[31:0]$144
     3/39: $2$memwr$\regfile$nerv_wrapper_new.sv:181$67_ADDR[4:0]$143
     4/39: $1\i[31:0]
     5/39: $1$memwr$\regfile$nerv_wrapper_new.sv:179$66_EN[31:0]$135
     6/39: $1$memwr$\regfile$nerv_wrapper_new.sv:179$65_EN[31:0]$134
     7/39: $1$memwr$\regfile$nerv_wrapper_new.sv:179$64_EN[31:0]$133
     8/39: $1$memwr$\regfile$nerv_wrapper_new.sv:179$63_EN[31:0]$132
     9/39: $1$memwr$\regfile$nerv_wrapper_new.sv:179$62_EN[31:0]$131
    10/39: $1$memwr$\regfile$nerv_wrapper_new.sv:179$61_EN[31:0]$130
    11/39: $1$memwr$\regfile$nerv_wrapper_new.sv:179$60_EN[31:0]$129
    12/39: $1$memwr$\regfile$nerv_wrapper_new.sv:179$59_EN[31:0]$128
    13/39: $1$memwr$\regfile$nerv_wrapper_new.sv:179$58_EN[31:0]$127
    14/39: $1$memwr$\regfile$nerv_wrapper_new.sv:179$57_EN[31:0]$126
    15/39: $1$memwr$\regfile$nerv_wrapper_new.sv:179$56_EN[31:0]$125
    16/39: $1$memwr$\regfile$nerv_wrapper_new.sv:179$55_EN[31:0]$124
    17/39: $1$memwr$\regfile$nerv_wrapper_new.sv:179$54_EN[31:0]$123
    18/39: $1$memwr$\regfile$nerv_wrapper_new.sv:179$53_EN[31:0]$122
    19/39: $1$memwr$\regfile$nerv_wrapper_new.sv:179$52_EN[31:0]$121
    20/39: $1$memwr$\regfile$nerv_wrapper_new.sv:179$51_EN[31:0]$120
    21/39: $1$memwr$\regfile$nerv_wrapper_new.sv:179$50_EN[31:0]$119
    22/39: $1$memwr$\regfile$nerv_wrapper_new.sv:179$49_EN[31:0]$118
    23/39: $1$memwr$\regfile$nerv_wrapper_new.sv:179$48_EN[31:0]$117
    24/39: $1$memwr$\regfile$nerv_wrapper_new.sv:179$47_EN[31:0]$116
    25/39: $1$memwr$\regfile$nerv_wrapper_new.sv:179$46_EN[31:0]$115
    26/39: $1$memwr$\regfile$nerv_wrapper_new.sv:179$45_EN[31:0]$114
    27/39: $1$memwr$\regfile$nerv_wrapper_new.sv:179$44_EN[31:0]$113
    28/39: $1$memwr$\regfile$nerv_wrapper_new.sv:179$43_EN[31:0]$112
    29/39: $1$memwr$\regfile$nerv_wrapper_new.sv:179$42_EN[31:0]$111
    30/39: $1$memwr$\regfile$nerv_wrapper_new.sv:179$41_EN[31:0]$110
    31/39: $1$memwr$\regfile$nerv_wrapper_new.sv:179$40_EN[31:0]$109
    32/39: $1$memwr$\regfile$nerv_wrapper_new.sv:179$39_EN[31:0]$108
    33/39: $1$memwr$\regfile$nerv_wrapper_new.sv:179$38_EN[31:0]$107
    34/39: $1$memwr$\regfile$nerv_wrapper_new.sv:179$37_EN[31:0]$106
    35/39: $1$memwr$\regfile$nerv_wrapper_new.sv:179$36_EN[31:0]$105
    36/39: $1$memwr$\regfile$nerv_wrapper_new.sv:179$35_EN[31:0]$104
    37/39: $1$memwr$\regfile$nerv_wrapper_new.sv:181$67_EN[31:0]$138
    38/39: $1$memwr$\regfile$nerv_wrapper_new.sv:181$67_DATA[31:0]$137
    39/39: $1$memwr$\regfile$nerv_wrapper_new.sv:181$67_ADDR[4:0]$136

6.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\nerv.\mem_rdata' from process `\nerv.$proc$nerv.sv:1104$939'.
No latch inferred for signal `\nerv.\mem_rd_func' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\mem_wr_enable' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\mem_wr_addr' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\mem_wr_data' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\mem_wr_strb' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\mem_rd_enable' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\mem_rd_addr' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\mem_rd_reg' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\npc' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\next_wr' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\next_rd' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\wr_rd' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\illinsn' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\cycle_intr' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\cycle_insn' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\cycle_trap' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\cycle_late_wr' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\csr_ack' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\csr_rdval' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\csr_next' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\hpm_idx' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\hpm_increment' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\hpm_event' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\csr_mstatus_wdata' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\csr_mstatus_next' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\csr_misa_wdata' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\csr_misa_next' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\csr_mie_wdata' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\csr_mie_next' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\csr_mtvec_wdata' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\csr_mtvec_next' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\csr_mstatush_wdata' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\csr_mstatush_next' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\csr_mscratch_wdata' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\csr_mscratch_next' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\csr_mepc_wdata' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\csr_mepc_next' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\csr_mcause_wdata' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\csr_mcause_next' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\csr_mtval_wdata' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\csr_mtval_next' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\csr_mip_wdata' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\csr_mip_next' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\hpm_counter_idx' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\csr_hpm_counter_wdata' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\csr_hpm_counter_next' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\hpm_counterh_idx' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\csr_hpm_counterh_wdata' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\csr_hpm_counterh_next' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\hpm_event_idx' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\csr_hpm_event_wdata' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\csr_hpm_event_next' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\csr_custom_wdata' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\csr_custom_next' from process `\nerv.$proc$nerv.sv:654$551'.
No latch inferred for signal `\nerv.\irq_num' from process `\nerv.$proc$nerv.sv:631$550'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:173$3_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:0$230'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:173$4_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:0$230'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:173$5_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:0$230'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:173$6_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:0$230'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:173$7_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:0$230'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:173$8_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:0$230'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:173$9_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:0$230'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:173$10_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:0$230'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:173$11_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:0$230'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:173$12_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:0$230'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:173$13_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:0$230'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:173$14_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:0$230'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:173$15_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:0$230'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:173$16_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:0$230'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:173$17_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:0$230'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:173$18_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:0$230'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:173$19_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:0$230'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:173$20_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:0$230'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:173$21_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:0$230'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:173$22_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:0$230'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:173$23_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:0$230'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:173$24_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:0$230'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:173$25_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:0$230'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:173$26_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:0$230'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:173$27_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:0$230'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:173$28_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:0$230'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:173$29_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:0$230'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:173$30_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:0$230'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:173$31_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:0$230'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:173$32_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:0$230'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:173$33_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:0$230'.
No latch inferred for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:173$34_EN' from process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:0$230'.

6.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\RiscvCore.\state_reg_0' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10945' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_1' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10946' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_2' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10947' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_3' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10948' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_4' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10949' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_5' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10950' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_6' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10951' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_7' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10952' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_8' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10953' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_9' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10954' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_10' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10955' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_11' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10956' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_12' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10957' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_13' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10958' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_14' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10959' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_15' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10960' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_16' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10961' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_17' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10962' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_18' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10963' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_19' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10964' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_20' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10965' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_21' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10966' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_22' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10967' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_23' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10968' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_24' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10969' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_25' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10970' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_26' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10971' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_27' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10972' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_28' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10973' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_29' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10974' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_30' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10975' with positive edge clock.
Creating register for signal `\RiscvCore.\state_reg_31' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10976' with positive edge clock.
Creating register for signal `\RiscvCore.\state_pc' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10977' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_misa' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10978' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_mvendorid' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10979' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_marchid' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10980' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_mimpid' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10981' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_mhartid' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10982' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_mstatus' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10983' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_mstatush' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10984' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_mscratch' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10985' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_mtvec' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10986' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_mcounteren' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10987' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_medeleg' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10988' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_mideleg' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10989' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_mip' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10990' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_mie' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10991' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_mepc' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10992' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_mcause' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10993' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_mtval' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10994' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_cycle' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10995' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_scounteren' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10996' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_scause' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10997' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_stvec' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10998' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_sepc' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$10999' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_stval' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$11000' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_sscratch' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$11001' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_satp' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$11002' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_pmpcfg0' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$11003' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_pmpcfg1' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$11004' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_pmpcfg2' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$11005' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_pmpcfg3' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$11006' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_pmpaddr0' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$11007' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_pmpaddr1' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$11008' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_pmpaddr2' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$11009' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_pmpaddr3' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$11010' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_MXLEN' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$11011' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_IALIGN' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$11012' with positive edge clock.
Creating register for signal `\RiscvCore.\state_csr_ILEN' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$11013' with positive edge clock.
Creating register for signal `\RiscvCore.\state_internal_privilegeMode' using process `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
  created $dff cell `$procdff$11014' with positive edge clock.
Creating register for signal `\nerv.\pc' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11015' with positive edge clock.
Creating register for signal `\nerv.\rvfi_trap' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11016' with positive edge clock.
Creating register for signal `\nerv.\rvfi_valid' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11017' with positive edge clock.
Creating register for signal `\nerv.\rvfi_insn' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11018' with positive edge clock.
Creating register for signal `\nerv.\rvfi_pc_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11019' with positive edge clock.
Creating register for signal `\nerv.\rvfi_rd_addr' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11020' with positive edge clock.
Creating register for signal `\nerv.\rvfi_rd_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11021' with positive edge clock.
Creating register for signal `\nerv.\rvfi_mode' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11022' with positive edge clock.
Creating register for signal `\nerv.\rvfi_order' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11023' with positive edge clock.
Creating register for signal `\nerv.\rvfi_halt' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11024' with positive edge clock.
Creating register for signal `\nerv.\rvfi_intr' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11025' with positive edge clock.
Creating register for signal `\nerv.\rvfi_ixl' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11026' with positive edge clock.
Creating register for signal `\nerv.\rvfi_rs1_addr' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11027' with positive edge clock.
Creating register for signal `\nerv.\rvfi_rs2_addr' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11028' with positive edge clock.
Creating register for signal `\nerv.\rvfi_rs1_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11029' with positive edge clock.
Creating register for signal `\nerv.\rvfi_rs2_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11030' with positive edge clock.
Creating register for signal `\nerv.\rvfi_pc_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11031' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mvendorid_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11032' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mvendorid_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11033' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mvendorid_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11034' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mvendorid_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11035' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_marchid_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11036' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_marchid_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11037' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_marchid_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11038' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_marchid_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11039' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mimpid_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11040' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mimpid_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11041' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mimpid_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11042' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mimpid_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11043' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhartid_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11044' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhartid_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11045' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhartid_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11046' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhartid_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11047' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mconfigptr_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11048' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mconfigptr_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11049' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mconfigptr_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11050' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mconfigptr_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11051' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mstatus_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11052' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mstatus_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11053' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mstatus_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11054' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mstatus_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11055' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_misa_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11056' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_misa_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11057' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_misa_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11058' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_misa_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11059' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mie_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11060' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mie_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11061' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mie_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11062' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mie_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11063' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mtvec_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11064' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mtvec_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11065' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mtvec_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11066' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mtvec_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11067' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mstatush_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11068' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mstatush_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11069' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mstatush_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11070' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mstatush_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11071' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mscratch_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11072' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mscratch_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11073' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mscratch_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11074' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mscratch_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11075' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mepc_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11076' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mepc_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11077' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mepc_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11078' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mepc_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11079' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mcause_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11080' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mcause_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11081' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mcause_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11082' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mcause_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11083' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mtval_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11084' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mtval_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11085' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mtval_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11086' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mtval_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11087' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mip_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11088' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mip_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11089' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mip_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11090' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mip_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11091' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mcycle_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11092' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mcycle_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11093' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mcycle_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11094' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mcycle_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11095' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_minstret_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11096' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_minstret_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11097' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_minstret_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11098' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_minstret_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11099' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter3_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11100' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter3_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11101' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter3_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11102' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter3_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11103' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter4_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11104' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter4_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11105' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter4_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11106' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter4_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11107' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter5_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11108' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter5_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11109' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter5_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11110' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter5_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11111' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter6_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11112' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter6_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11113' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter6_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11114' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter6_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11115' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter7_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11116' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter7_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11117' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter7_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11118' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter7_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11119' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter8_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11120' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter8_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11121' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter8_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11122' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter8_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11123' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter9_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11124' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter9_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11125' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter9_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11126' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter9_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11127' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter10_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11128' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter10_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11129' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter10_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11130' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter10_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11131' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter11_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11132' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter11_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11133' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter11_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11134' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter11_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11135' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter12_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11136' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter12_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11137' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter12_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11138' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter12_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11139' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter13_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11140' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter13_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11141' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter13_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11142' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter13_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11143' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter14_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11144' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter14_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11145' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter14_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11146' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter14_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11147' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter15_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11148' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter15_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11149' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter15_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11150' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter15_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11151' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter16_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11152' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter16_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11153' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter16_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11154' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter16_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11155' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter17_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11156' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter17_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11157' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter17_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11158' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter17_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11159' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter18_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11160' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter18_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11161' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter18_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11162' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter18_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11163' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter19_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11164' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter19_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11165' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter19_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11166' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter19_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11167' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter20_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11168' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter20_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11169' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter20_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11170' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter20_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11171' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter21_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11172' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter21_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11173' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter21_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11174' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter21_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11175' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter22_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11176' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter22_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11177' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter22_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11178' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter22_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11179' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter23_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11180' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter23_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11181' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter23_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11182' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter23_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11183' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter24_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11184' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter24_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11185' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter24_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11186' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter24_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11187' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter25_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11188' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter25_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11189' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter25_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11190' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter25_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11191' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter26_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11192' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter26_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11193' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter26_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11194' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter26_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11195' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter27_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11196' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter27_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11197' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter27_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11198' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter27_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11199' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter28_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11200' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter28_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11201' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter28_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11202' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter28_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11203' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter29_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11204' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter29_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11205' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter29_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11206' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter29_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11207' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter30_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11208' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter30_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11209' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter30_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11210' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter30_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11211' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter31_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11212' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter31_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11213' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter31_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11214' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter31_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11215' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mcycleh_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11216' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mcycleh_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11217' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mcycleh_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11218' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mcycleh_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11219' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_minstreth_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11220' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_minstreth_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11221' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_minstreth_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11222' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_minstreth_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11223' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter3h_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11224' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter3h_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11225' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter3h_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11226' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter3h_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11227' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter4h_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11228' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter4h_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11229' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter4h_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11230' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter4h_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11231' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter5h_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11232' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter5h_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11233' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter5h_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11234' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter5h_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11235' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter6h_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11236' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter6h_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11237' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter6h_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11238' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter6h_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11239' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter7h_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11240' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter7h_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11241' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter7h_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11242' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter7h_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11243' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter8h_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11244' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter8h_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11245' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter8h_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11246' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter8h_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11247' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter9h_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11248' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter9h_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11249' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter9h_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11250' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter9h_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11251' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter10h_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11252' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter10h_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11253' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter10h_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11254' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter10h_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11255' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter11h_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11256' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter11h_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11257' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter11h_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11258' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter11h_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11259' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter12h_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11260' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter12h_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11261' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter12h_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11262' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter12h_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11263' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter13h_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11264' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter13h_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11265' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter13h_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11266' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter13h_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11267' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter14h_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11268' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter14h_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11269' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter14h_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11270' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter14h_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11271' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter15h_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11272' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter15h_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11273' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter15h_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11274' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter15h_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11275' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter16h_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11276' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter16h_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11277' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter16h_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11278' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter16h_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11279' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter17h_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11280' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter17h_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11281' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter17h_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11282' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter17h_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11283' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter18h_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11284' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter18h_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11285' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter18h_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11286' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter18h_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11287' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter19h_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11288' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter19h_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11289' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter19h_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11290' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter19h_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11291' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter20h_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11292' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter20h_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11293' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter20h_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11294' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter20h_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11295' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter21h_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11296' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter21h_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11297' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter21h_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11298' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter21h_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11299' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter22h_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11300' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter22h_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11301' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter22h_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11302' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter22h_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11303' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter23h_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11304' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter23h_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11305' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter23h_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11306' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter23h_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11307' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter24h_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11308' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter24h_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11309' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter24h_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11310' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter24h_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11311' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter25h_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11312' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter25h_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11313' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter25h_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11314' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter25h_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11315' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter26h_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11316' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter26h_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11317' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter26h_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11318' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter26h_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11319' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter27h_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11320' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter27h_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11321' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter27h_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11322' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter27h_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11323' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter28h_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11324' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter28h_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11325' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter28h_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11326' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter28h_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11327' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter29h_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11328' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter29h_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11329' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter29h_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11330' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter29h_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11331' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter30h_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11332' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter30h_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11333' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter30h_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11334' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter30h_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11335' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter31h_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11336' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter31h_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11337' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter31h_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11338' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmcounter31h_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11339' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent3_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11340' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent3_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11341' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent3_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11342' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent3_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11343' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent4_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11344' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent4_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11345' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent4_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11346' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent4_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11347' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent5_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11348' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent5_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11349' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent5_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11350' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent5_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11351' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent6_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11352' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent6_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11353' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent6_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11354' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent6_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11355' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent7_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11356' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent7_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11357' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent7_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11358' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent7_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11359' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent8_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11360' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent8_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11361' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent8_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11362' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent8_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11363' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent9_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11364' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent9_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11365' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent9_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11366' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent9_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11367' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent10_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11368' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent10_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11369' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent10_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11370' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent10_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11371' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent11_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11372' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent11_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11373' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent11_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11374' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent11_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11375' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent12_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11376' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent12_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11377' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent12_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11378' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent12_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11379' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent13_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11380' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent13_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11381' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent13_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11382' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent13_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11383' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent14_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11384' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent14_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11385' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent14_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11386' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent14_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11387' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent15_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11388' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent15_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11389' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent15_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11390' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent15_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11391' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent16_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11392' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent16_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11393' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent16_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11394' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent16_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11395' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent17_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11396' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent17_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11397' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent17_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11398' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent17_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11399' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent18_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11400' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent18_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11401' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent18_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11402' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent18_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11403' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent19_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11404' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent19_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11405' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent19_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11406' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent19_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11407' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent20_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11408' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent20_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11409' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent20_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11410' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent20_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11411' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent21_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11412' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent21_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11413' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent21_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11414' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent21_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11415' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent22_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11416' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent22_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11417' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent22_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11418' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent22_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11419' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent23_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11420' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent23_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11421' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent23_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11422' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent23_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11423' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent24_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11424' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent24_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11425' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent24_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11426' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent24_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11427' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent25_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11428' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent25_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11429' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent25_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11430' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent25_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11431' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent26_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11432' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent26_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11433' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent26_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11434' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent26_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11435' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent27_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11436' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent27_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11437' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent27_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11438' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent27_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11439' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent28_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11440' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent28_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11441' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent28_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11442' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent28_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11443' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent29_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11444' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent29_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11445' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent29_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11446' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent29_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11447' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent30_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11448' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent30_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11449' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent30_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11450' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent30_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11451' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent31_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11452' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent31_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11453' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent31_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11454' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_mhpmevent31_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11455' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_custom_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11456' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_custom_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11457' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_custom_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11458' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_custom_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11459' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_custom_ro_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11460' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_custom_ro_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11461' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_custom_ro_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11462' with positive edge clock.
Creating register for signal `\nerv.\rvfi_csr_custom_ro_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11463' with positive edge clock.
Creating register for signal `\nerv.\rvfi_mem_addr' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11464' with positive edge clock.
Creating register for signal `\nerv.\rvfi_mem_rmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11465' with positive edge clock.
Creating register for signal `\nerv.\rvfi_mem_wmask' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11466' with positive edge clock.
Creating register for signal `\nerv.\rvfi_mem_rdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11467' with positive edge clock.
Creating register for signal `\nerv.\rvfi_mem_wdata' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11468' with positive edge clock.
Creating register for signal `\nerv.\reset_q' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11469' with positive edge clock.
Creating register for signal `\nerv.\next_rvfi_intr' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11470' with positive edge clock.
Creating register for signal `\nerv.$memwr$\regfile$nerv.sv:1122$267_ADDR' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11471' with positive edge clock.
Creating register for signal `\nerv.$memwr$\regfile$nerv.sv:1122$267_DATA' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11472' with positive edge clock.
Creating register for signal `\nerv.$memwr$\regfile$nerv.sv:1122$267_EN' using process `\nerv.$proc$nerv.sv:1115$942'.
  created $dff cell `$procdff$11473' with positive edge clock.
Creating register for signal `\nerv.\csr_custom_value' using process `\nerv.$proc$nerv.sv:618$545'.
  created $dff cell `$procdff$11474' with positive edge clock.
Creating register for signal `\nerv.\csr_hpm_event_value' using process `\nerv.$proc$nerv.sv:618$483'.
  created $dff cell `$procdff$11475' with positive edge clock.
Creating register for signal `\nerv.\csr_hpm_counterh_value' using process `\nerv.$proc$nerv.sv:618$419'.
  created $dff cell `$procdff$11476' with positive edge clock.
Creating register for signal `\nerv.\csr_hpm_counter_value' using process `\nerv.$proc$nerv.sv:618$355'.
  created $dff cell `$procdff$11477' with positive edge clock.
Creating register for signal `\nerv.\csr_mip_value' using process `\nerv.$proc$nerv.sv:618$353'.
  created $dff cell `$procdff$11478' with positive edge clock.
Creating register for signal `\nerv.\csr_mtval_value' using process `\nerv.$proc$nerv.sv:618$349'.
  created $dff cell `$procdff$11479' with positive edge clock.
Creating register for signal `\nerv.\csr_mcause_value' using process `\nerv.$proc$nerv.sv:618$345'.
  created $dff cell `$procdff$11480' with positive edge clock.
Creating register for signal `\nerv.\csr_mepc_value' using process `\nerv.$proc$nerv.sv:618$341'.
  created $dff cell `$procdff$11481' with positive edge clock.
Creating register for signal `\nerv.\csr_mscratch_value' using process `\nerv.$proc$nerv.sv:618$337'.
  created $dff cell `$procdff$11482' with positive edge clock.
Creating register for signal `\nerv.\csr_mstatush_value' using process `\nerv.$proc$nerv.sv:618$333'.
  created $dff cell `$procdff$11483' with positive edge clock.
Creating register for signal `\nerv.\csr_mtvec_value' using process `\nerv.$proc$nerv.sv:618$329'.
  created $dff cell `$procdff$11484' with positive edge clock.
Creating register for signal `\nerv.\csr_mie_value' using process `\nerv.$proc$nerv.sv:618$325'.
  created $dff cell `$procdff$11485' with positive edge clock.
Creating register for signal `\nerv.\csr_misa_value' using process `\nerv.$proc$nerv.sv:618$321'.
  created $dff cell `$procdff$11486' with positive edge clock.
Creating register for signal `\nerv.\csr_mstatus_value' using process `\nerv.$proc$nerv.sv:618$317'.
  created $dff cell `$procdff$11487' with positive edge clock.
Creating register for signal `\nerv.\imem_addr_q' using process `\nerv.$proc$nerv.sv:437$276'.
  created $dff cell `$procdff$11488' with positive edge clock.
Creating register for signal `\nerv.\mem_rd_enable_q' using process `\nerv.$proc$nerv.sv:411$268'.
  created $dff cell `$procdff$11489' with positive edge clock.
Creating register for signal `\nerv.\mem_rd_reg_q' using process `\nerv.$proc$nerv.sv:411$268'.
  created $dff cell `$procdff$11490' with positive edge clock.
Creating register for signal `\nerv.\mem_rd_func_q' using process `\nerv.$proc$nerv.sv:411$268'.
  created $dff cell `$procdff$11491' with positive edge clock.
Creating register for signal `\nerv.\mem_wr_enable_q' using process `\nerv.$proc$nerv.sv:411$268'.
  created $dff cell `$procdff$11492' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\event_valid_reg' using process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:242$161'.
  created $dff cell `$procdff$11493' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\isRead' using process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:207$152'.
  created $dff cell `$procdff$11494' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\isWrite' using process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:207$152'.
  created $dff cell `$procdff$11495' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\addr' using process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:207$152'.
  created $dff cell `$procdff$11496' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\wdata' using process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:207$152'.
  created $dff cell `$procdff$11497' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\width' using process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:207$152'.
  created $dff cell `$procdff$11498' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\mem_valid' using process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:207$152'.
  created $dff cell `$procdff$11499' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\rdata' using process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:207$152'.
  created $dff cell `$procdff$11500' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\next_dmem_rdata_q' using process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:195$146'.
  created $dff cell `$procdff$11501' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.\i' using process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:176$68'.
  created $dff cell `$procdff$11502' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:179$35_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:176$68'.
  created $dff cell `$procdff$11503' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:179$36_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:176$68'.
  created $dff cell `$procdff$11504' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:179$37_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:176$68'.
  created $dff cell `$procdff$11505' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:179$38_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:176$68'.
  created $dff cell `$procdff$11506' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:179$39_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:176$68'.
  created $dff cell `$procdff$11507' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:179$40_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:176$68'.
  created $dff cell `$procdff$11508' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:179$41_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:176$68'.
  created $dff cell `$procdff$11509' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:179$42_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:176$68'.
  created $dff cell `$procdff$11510' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:179$43_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:176$68'.
  created $dff cell `$procdff$11511' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:179$44_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:176$68'.
  created $dff cell `$procdff$11512' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:179$45_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:176$68'.
  created $dff cell `$procdff$11513' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:179$46_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:176$68'.
  created $dff cell `$procdff$11514' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:179$47_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:176$68'.
  created $dff cell `$procdff$11515' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:179$48_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:176$68'.
  created $dff cell `$procdff$11516' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:179$49_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:176$68'.
  created $dff cell `$procdff$11517' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:179$50_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:176$68'.
  created $dff cell `$procdff$11518' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:179$51_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:176$68'.
  created $dff cell `$procdff$11519' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:179$52_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:176$68'.
  created $dff cell `$procdff$11520' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:179$53_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:176$68'.
  created $dff cell `$procdff$11521' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:179$54_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:176$68'.
  created $dff cell `$procdff$11522' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:179$55_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:176$68'.
  created $dff cell `$procdff$11523' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:179$56_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:176$68'.
  created $dff cell `$procdff$11524' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:179$57_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:176$68'.
  created $dff cell `$procdff$11525' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:179$58_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:176$68'.
  created $dff cell `$procdff$11526' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:179$59_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:176$68'.
  created $dff cell `$procdff$11527' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:179$60_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:176$68'.
  created $dff cell `$procdff$11528' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:179$61_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:176$68'.
  created $dff cell `$procdff$11529' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:179$62_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:176$68'.
  created $dff cell `$procdff$11530' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:179$63_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:176$68'.
  created $dff cell `$procdff$11531' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:179$64_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:176$68'.
  created $dff cell `$procdff$11532' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:179$65_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:176$68'.
  created $dff cell `$procdff$11533' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:179$66_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:176$68'.
  created $dff cell `$procdff$11534' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:181$67_ADDR' using process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:176$68'.
  created $dff cell `$procdff$11535' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:181$67_DATA' using process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:176$68'.
  created $dff cell `$procdff$11536' with positive edge clock.
Creating register for signal `\nerv_extended_wrapper.$memwr$\regfile$nerv_wrapper_new.sv:181$67_EN' using process `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:176$68'.
  created $dff cell `$procdff$11537' with positive edge clock.

6.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

6.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 59 empty switches in `\CheckerWithResult.$proc$CheckerWrapper.sv:8831$6702'.
Removing empty process `CheckerWithResult.$proc$CheckerWrapper.sv:8831$6702'.
Found and cleaned up 70 empty switches in `\RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
Removing empty process `RiscvCore.$proc$CheckerWrapper.sv:6833$6405'.
Found and cleaned up 8 empty switches in `\nerv.$proc$nerv.sv:1115$942'.
Removing empty process `nerv.$proc$nerv.sv:1115$942'.
Found and cleaned up 1 empty switch in `\nerv.$proc$nerv.sv:1104$939'.
Removing empty process `nerv.$proc$nerv.sv:1104$939'.
Found and cleaned up 93 empty switches in `\nerv.$proc$nerv.sv:654$551'.
Removing empty process `nerv.$proc$nerv.sv:654$551'.
Found and cleaned up 19 empty switches in `\nerv.$proc$nerv.sv:631$550'.
Removing empty process `nerv.$proc$nerv.sv:631$550'.
Found and cleaned up 1 empty switch in `\nerv.$proc$nerv.sv:618$545'.
Removing empty process `nerv.$proc$nerv.sv:618$545'.
Found and cleaned up 1 empty switch in `\nerv.$proc$nerv.sv:618$483'.
Removing empty process `nerv.$proc$nerv.sv:618$483'.
Found and cleaned up 1 empty switch in `\nerv.$proc$nerv.sv:618$419'.
Removing empty process `nerv.$proc$nerv.sv:618$419'.
Found and cleaned up 1 empty switch in `\nerv.$proc$nerv.sv:618$355'.
Removing empty process `nerv.$proc$nerv.sv:618$355'.
Found and cleaned up 1 empty switch in `\nerv.$proc$nerv.sv:618$353'.
Removing empty process `nerv.$proc$nerv.sv:618$353'.
Found and cleaned up 1 empty switch in `\nerv.$proc$nerv.sv:618$349'.
Removing empty process `nerv.$proc$nerv.sv:618$349'.
Found and cleaned up 1 empty switch in `\nerv.$proc$nerv.sv:618$345'.
Removing empty process `nerv.$proc$nerv.sv:618$345'.
Found and cleaned up 1 empty switch in `\nerv.$proc$nerv.sv:618$341'.
Removing empty process `nerv.$proc$nerv.sv:618$341'.
Found and cleaned up 1 empty switch in `\nerv.$proc$nerv.sv:618$337'.
Removing empty process `nerv.$proc$nerv.sv:618$337'.
Found and cleaned up 1 empty switch in `\nerv.$proc$nerv.sv:618$333'.
Removing empty process `nerv.$proc$nerv.sv:618$333'.
Found and cleaned up 1 empty switch in `\nerv.$proc$nerv.sv:618$329'.
Removing empty process `nerv.$proc$nerv.sv:618$329'.
Found and cleaned up 1 empty switch in `\nerv.$proc$nerv.sv:618$325'.
Removing empty process `nerv.$proc$nerv.sv:618$325'.
Found and cleaned up 1 empty switch in `\nerv.$proc$nerv.sv:618$321'.
Removing empty process `nerv.$proc$nerv.sv:618$321'.
Found and cleaned up 1 empty switch in `\nerv.$proc$nerv.sv:618$317'.
Removing empty process `nerv.$proc$nerv.sv:618$317'.
Removing empty process `nerv.$proc$nerv.sv:437$276'.
Found and cleaned up 2 empty switches in `\nerv.$proc$nerv.sv:411$268'.
Removing empty process `nerv.$proc$nerv.sv:411$268'.
Removing empty process `nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:0$230'.
Removing empty process `nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:0$227'.
Found and cleaned up 1 empty switch in `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:242$161'.
Removing empty process `nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:242$161'.
Found and cleaned up 4 empty switches in `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:207$152'.
Removing empty process `nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:207$152'.
Found and cleaned up 1 empty switch in `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:201$148'.
Removing empty process `nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:201$148'.
Found and cleaned up 1 empty switch in `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:195$146'.
Removing empty process `nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:195$146'.
Found and cleaned up 2 empty switches in `\nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:176$68'.
Removing empty process `nerv_extended_wrapper.$proc$nerv_wrapper_new.sv:176$68'.
Cleaned up 275 empty switches.

6.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module CheckerWrapper.
Optimizing module CheckerWithResult.
<suppressed ~5 debug messages>
Optimizing module RiscvCore.
Optimizing module RiscvTrans.
<suppressed ~229 debug messages>
Optimizing module nerv.
<suppressed ~316 debug messages>
Optimizing module nerv_extended_wrapper.
<suppressed ~12 debug messages>
Optimizing module top_formal.

6.3. Executing FUTURE pass.

6.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module CheckerWrapper.
Optimizing module CheckerWithResult.
Optimizing module RiscvCore.
Optimizing module RiscvTrans.
Optimizing module nerv.
Optimizing module nerv_extended_wrapper.
Optimizing module top_formal.

6.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CheckerWrapper..
Finding unused cells or wires in module \CheckerWithResult..
Finding unused cells or wires in module \RiscvCore..
Finding unused cells or wires in module \RiscvTrans..
Finding unused cells or wires in module \nerv..
Finding unused cells or wires in module \nerv_extended_wrapper..
Finding unused cells or wires in module \top_formal..
Removed 1294 unused cells and 8270 unused wires.
<suppressed ~2330 debug messages>

6.6. Executing CHECK pass (checking for obvious problems).
Checking module CheckerWithResult...
Checking module CheckerWrapper...
Checking module RiscvCore...
Checking module RiscvTrans...
Checking module nerv...
Checking module nerv_extended_wrapper...
Warning: Wire nerv_extended_wrapper.\result_csr_mvendorid [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_mtvec [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_mtval [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_mstatush [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_mstatus [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_mscratch [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_misa [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_mip [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_mimpid [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_mie [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_mhartid [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_mepc [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_mcause [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_marchid [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_cycle [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\event_exceptionPC [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\event_cause [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [31] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [30] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [29] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [28] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [27] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [26] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [25] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [24] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [23] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [22] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [21] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [20] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [19] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [18] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [17] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [16] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [15] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [14] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [13] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [12] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [11] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [10] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [9] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [8] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [7] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [6] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [5] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [4] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [3] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [2] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [1] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [31] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [30] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [29] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [28] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [27] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [26] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [25] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [24] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [23] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [22] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [21] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [20] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [19] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [18] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [17] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [16] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [15] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [14] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [13] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [12] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [11] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [10] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [9] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [8] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [7] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [6] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [5] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [4] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [3] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [2] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [1] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [31] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [30] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [29] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [28] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [27] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [26] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [25] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [24] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [23] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [22] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [21] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [20] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [19] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [18] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [17] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [16] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [15] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [14] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [13] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [12] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [11] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [10] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [9] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [8] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [7] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [6] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [5] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [4] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [3] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [2] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [1] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\stall is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [31] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [30] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [29] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [28] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [27] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [26] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [25] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [24] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [23] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [22] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [21] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [20] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [19] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [18] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [17] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [16] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [15] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [14] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [13] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [12] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [11] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [10] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [9] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [8] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [7] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [6] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [5] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [4] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [3] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [2] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [1] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [0] is used but has no driver.
Checking module top_formal...
Warning: Wire top_formal.\io_mem_write_memWidth [5] is used but has no driver.
Warning: Wire top_formal.\io_mem_write_memWidth [4] is used but has no driver.
Warning: Wire top_formal.\io_mem_write_memWidth [3] is used but has no driver.
Warning: Wire top_formal.\io_mem_write_memWidth [2] is used but has no driver.
Warning: Wire top_formal.\io_mem_write_memWidth [1] is used but has no driver.
Warning: Wire top_formal.\io_mem_write_memWidth [0] is used but has no driver.
Found and reported 152 problems.

6.7. Executing OPT pass (performing simple optimizations).

6.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module CheckerWithResult.
Optimizing module CheckerWrapper.
Optimizing module RiscvCore.
Optimizing module RiscvTrans.
Optimizing module nerv.
Optimizing module nerv_extended_wrapper.
Optimizing module top_formal.

6.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CheckerWithResult'.
<suppressed ~159 debug messages>
Finding identical cells in module `\CheckerWrapper'.
Finding identical cells in module `\RiscvCore'.
Finding identical cells in module `\RiscvTrans'.
<suppressed ~3420 debug messages>
Finding identical cells in module `\nerv'.
<suppressed ~1008 debug messages>
Finding identical cells in module `\nerv_extended_wrapper'.
Finding identical cells in module `\top_formal'.
Removed a total of 1529 cells.

6.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \CheckerWithResult..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \CheckerWrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \RiscvCore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \RiscvTrans..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $ternary$CheckerWrapper.sv:4888$6119.
    dead port 1/2 on $mux $ternary$CheckerWrapper.sv:4905$6121.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:5308$6227.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:5311$6230.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:5402$6285.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:5406$6288.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:612$1210.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:615$1213.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:711$1239.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:717$1245.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:726$1246.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:732$1252.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:790$1262.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:791$1263.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:796$1264.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:797$1265.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:811$1271.
    dead port 2/2 on $mux $ternary$CheckerWrapper.sv:813$1273.
Running muxtree optimizer on module \nerv..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$10136.
    dead port 1/2 on $mux $procmux$10139.
    dead port 1/2 on $mux $procmux$10142.
    dead port 1/2 on $mux $procmux$10145.
    dead port 1/2 on $mux $procmux$10148.
    dead port 1/2 on $mux $procmux$10151.
    dead port 1/2 on $mux $procmux$10154.
    dead port 1/2 on $mux $procmux$10157.
    dead port 1/2 on $mux $procmux$10160.
    dead port 1/2 on $mux $procmux$10163.
    dead port 1/2 on $mux $procmux$10166.
    dead port 1/2 on $mux $procmux$10169.
    dead port 1/2 on $mux $procmux$10172.
    dead port 1/2 on $mux $procmux$10175.
    dead port 1/2 on $mux $procmux$10178.
    dead port 1/2 on $mux $procmux$10181.
    dead port 1/2 on $mux $procmux$10184.
    dead port 1/2 on $mux $procmux$10187.
    dead port 1/2 on $mux $procmux$10193.
    dead port 1/2 on $mux $procmux$10196.
    dead port 1/2 on $mux $procmux$10199.
    dead port 1/2 on $mux $procmux$10202.
    dead port 1/2 on $mux $procmux$10205.
    dead port 1/2 on $mux $procmux$10208.
    dead port 1/2 on $mux $procmux$10211.
    dead port 1/2 on $mux $procmux$10214.
    dead port 1/2 on $mux $procmux$10217.
    dead port 1/2 on $mux $procmux$10220.
    dead port 1/2 on $mux $procmux$10223.
    dead port 1/2 on $mux $procmux$10226.
    dead port 1/2 on $mux $procmux$10229.
    dead port 1/2 on $mux $procmux$10232.
    dead port 1/2 on $mux $procmux$10235.
    dead port 1/2 on $mux $procmux$10238.
    dead port 1/2 on $mux $procmux$10241.
    dead port 1/2 on $mux $procmux$10247.
    dead port 1/2 on $mux $procmux$10250.
    dead port 1/2 on $mux $procmux$10253.
    dead port 1/2 on $mux $procmux$10256.
    dead port 1/2 on $mux $procmux$10259.
    dead port 1/2 on $mux $procmux$10262.
    dead port 1/2 on $mux $procmux$10265.
    dead port 1/2 on $mux $procmux$10268.
    dead port 1/2 on $mux $procmux$10271.
    dead port 1/2 on $mux $procmux$10274.
    dead port 1/2 on $mux $procmux$10277.
    dead port 1/2 on $mux $procmux$10280.
    dead port 1/2 on $mux $procmux$10283.
    dead port 1/2 on $mux $procmux$10286.
    dead port 1/2 on $mux $procmux$10289.
    dead port 1/2 on $mux $procmux$10292.
    dead port 1/2 on $mux $procmux$10298.
    dead port 1/2 on $mux $procmux$10301.
    dead port 1/2 on $mux $procmux$10304.
    dead port 1/2 on $mux $procmux$10307.
    dead port 1/2 on $mux $procmux$10310.
    dead port 1/2 on $mux $procmux$10313.
    dead port 1/2 on $mux $procmux$10316.
    dead port 1/2 on $mux $procmux$10319.
    dead port 1/2 on $mux $procmux$10322.
    dead port 1/2 on $mux $procmux$10325.
    dead port 1/2 on $mux $procmux$10328.
    dead port 1/2 on $mux $procmux$10331.
    dead port 1/2 on $mux $procmux$10334.
    dead port 1/2 on $mux $procmux$10337.
    dead port 1/2 on $mux $procmux$10340.
    dead port 1/2 on $mux $procmux$10346.
    dead port 1/2 on $mux $procmux$10349.
    dead port 1/2 on $mux $procmux$10352.
    dead port 1/2 on $mux $procmux$10355.
    dead port 1/2 on $mux $procmux$10358.
    dead port 1/2 on $mux $procmux$10361.
    dead port 1/2 on $mux $procmux$10364.
    dead port 1/2 on $mux $procmux$10367.
    dead port 1/2 on $mux $procmux$10370.
    dead port 1/2 on $mux $procmux$10373.
    dead port 1/2 on $mux $procmux$10376.
    dead port 1/2 on $mux $procmux$10379.
    dead port 1/2 on $mux $procmux$10382.
    dead port 1/2 on $mux $procmux$10385.
    dead port 1/2 on $mux $procmux$10391.
    dead port 1/2 on $mux $procmux$10394.
    dead port 1/2 on $mux $procmux$10397.
    dead port 1/2 on $mux $procmux$10400.
    dead port 1/2 on $mux $procmux$10403.
    dead port 1/2 on $mux $procmux$10406.
    dead port 1/2 on $mux $procmux$10409.
    dead port 1/2 on $mux $procmux$10412.
    dead port 1/2 on $mux $procmux$10415.
    dead port 1/2 on $mux $procmux$10418.
    dead port 1/2 on $mux $procmux$10421.
    dead port 1/2 on $mux $procmux$10424.
    dead port 1/2 on $mux $procmux$10427.
    dead port 1/2 on $mux $procmux$10433.
    dead port 1/2 on $mux $procmux$10436.
    dead port 1/2 on $mux $procmux$10439.
    dead port 1/2 on $mux $procmux$10442.
    dead port 1/2 on $mux $procmux$10445.
    dead port 1/2 on $mux $procmux$10448.
    dead port 1/2 on $mux $procmux$10451.
    dead port 1/2 on $mux $procmux$10454.
    dead port 1/2 on $mux $procmux$10457.
    dead port 1/2 on $mux $procmux$10460.
    dead port 1/2 on $mux $procmux$10463.
    dead port 1/2 on $mux $procmux$10466.
    dead port 1/2 on $mux $procmux$10472.
    dead port 1/2 on $mux $procmux$10475.
    dead port 1/2 on $mux $procmux$10478.
    dead port 1/2 on $mux $procmux$10481.
    dead port 1/2 on $mux $procmux$10484.
    dead port 1/2 on $mux $procmux$10487.
    dead port 1/2 on $mux $procmux$10490.
    dead port 1/2 on $mux $procmux$10493.
    dead port 1/2 on $mux $procmux$10496.
    dead port 1/2 on $mux $procmux$10499.
    dead port 1/2 on $mux $procmux$10502.
    dead port 1/2 on $mux $procmux$10508.
    dead port 1/2 on $mux $procmux$10511.
    dead port 1/2 on $mux $procmux$10514.
    dead port 1/2 on $mux $procmux$10517.
    dead port 1/2 on $mux $procmux$10520.
    dead port 1/2 on $mux $procmux$10523.
    dead port 1/2 on $mux $procmux$10526.
    dead port 1/2 on $mux $procmux$10529.
    dead port 1/2 on $mux $procmux$10532.
    dead port 1/2 on $mux $procmux$10535.
    dead port 1/2 on $mux $procmux$10541.
    dead port 1/2 on $mux $procmux$10544.
    dead port 1/2 on $mux $procmux$10547.
    dead port 1/2 on $mux $procmux$10550.
    dead port 1/2 on $mux $procmux$10553.
    dead port 1/2 on $mux $procmux$10556.
    dead port 1/2 on $mux $procmux$10559.
    dead port 1/2 on $mux $procmux$10562.
    dead port 1/2 on $mux $procmux$10565.
    dead port 1/2 on $mux $procmux$10571.
    dead port 1/2 on $mux $procmux$10574.
    dead port 1/2 on $mux $procmux$10577.
    dead port 1/2 on $mux $procmux$10580.
    dead port 1/2 on $mux $procmux$10583.
    dead port 1/2 on $mux $procmux$10586.
    dead port 1/2 on $mux $procmux$10589.
    dead port 1/2 on $mux $procmux$10592.
    dead port 1/2 on $mux $procmux$10598.
    dead port 1/2 on $mux $procmux$10601.
    dead port 1/2 on $mux $procmux$10604.
    dead port 1/2 on $mux $procmux$10607.
    dead port 1/2 on $mux $procmux$10610.
    dead port 1/2 on $mux $procmux$10613.
    dead port 1/2 on $mux $procmux$10616.
    dead port 1/2 on $mux $procmux$10622.
    dead port 1/2 on $mux $procmux$10625.
    dead port 1/2 on $mux $procmux$10628.
    dead port 1/2 on $mux $procmux$10631.
    dead port 1/2 on $mux $procmux$10634.
    dead port 1/2 on $mux $procmux$10637.
    dead port 1/2 on $mux $procmux$10643.
    dead port 1/2 on $mux $procmux$10646.
    dead port 1/2 on $mux $procmux$10649.
    dead port 1/2 on $mux $procmux$10652.
    dead port 1/2 on $mux $procmux$10655.
    dead port 1/2 on $mux $procmux$10661.
    dead port 1/2 on $mux $procmux$10664.
    dead port 1/2 on $mux $procmux$10667.
    dead port 1/2 on $mux $procmux$10670.
    dead port 1/2 on $mux $procmux$10676.
    dead port 1/2 on $mux $procmux$10679.
    dead port 1/2 on $mux $procmux$10682.
    dead port 1/2 on $mux $procmux$10688.
    dead port 1/2 on $mux $procmux$10691.
    dead port 1/2 on $mux $procmux$10697.
    dead port 1/2 on $mux $procmux$8171.
    dead port 1/2 on $mux $procmux$8174.
    dead port 1/2 on $mux $procmux$8177.
    dead port 1/2 on $mux $procmux$8180.
    dead port 1/2 on $mux $procmux$8186.
    dead port 1/2 on $mux $procmux$8189.
    dead port 1/2 on $mux $procmux$8192.
    dead port 1/2 on $mux $procmux$8195.
    dead port 1/2 on $mux $procmux$8201.
    dead port 1/2 on $mux $procmux$8204.
    dead port 1/2 on $mux $procmux$8207.
    dead port 1/2 on $mux $procmux$8210.
    dead port 1/2 on $mux $procmux$8216.
    dead port 1/2 on $mux $procmux$8219.
    dead port 1/2 on $mux $procmux$8222.
    dead port 1/2 on $mux $procmux$8225.
    dead port 1/2 on $mux $procmux$8231.
    dead port 1/2 on $mux $procmux$8234.
    dead port 1/2 on $mux $procmux$8237.
    dead port 1/2 on $mux $procmux$8240.
    dead port 1/2 on $mux $procmux$8246.
    dead port 1/2 on $mux $procmux$8249.
    dead port 1/2 on $mux $procmux$8252.
    dead port 1/2 on $mux $procmux$8255.
    dead port 1/2 on $mux $procmux$8261.
    dead port 1/2 on $mux $procmux$8264.
    dead port 1/2 on $mux $procmux$8267.
    dead port 1/2 on $mux $procmux$8270.
    dead port 1/2 on $mux $procmux$8276.
    dead port 1/2 on $mux $procmux$8279.
    dead port 1/2 on $mux $procmux$8282.
    dead port 1/2 on $mux $procmux$8285.
    dead port 1/2 on $mux $procmux$8291.
    dead port 1/2 on $mux $procmux$8294.
    dead port 1/2 on $mux $procmux$8297.
    dead port 1/2 on $mux $procmux$8303.
    dead port 1/2 on $mux $procmux$8306.
    dead port 1/2 on $mux $procmux$8309.
    dead port 1/2 on $mux $procmux$8315.
    dead port 1/2 on $mux $procmux$8318.
    dead port 1/2 on $mux $procmux$8321.
    dead port 1/2 on $mux $procmux$8327.
    dead port 1/2 on $mux $procmux$8330.
    dead port 1/2 on $mux $procmux$8333.
    dead port 1/2 on $mux $procmux$8339.
    dead port 1/2 on $mux $procmux$8342.
    dead port 1/2 on $mux $procmux$8345.
    dead port 1/2 on $mux $procmux$8351.
    dead port 1/2 on $mux $procmux$8354.
    dead port 1/2 on $mux $procmux$8357.
    dead port 1/2 on $mux $procmux$8363.
    dead port 1/2 on $mux $procmux$8366.
    dead port 1/2 on $mux $procmux$8369.
    dead port 2/2 on $mux $procmux$8375.
    dead port 1/2 on $mux $procmux$8378.
    dead port 1/2 on $mux $procmux$8381.
    dead port 1/2 on $mux $procmux$8384.
    dead port 1/2 on $mux $procmux$8390.
    dead port 1/2 on $mux $procmux$8393.
    dead port 1/2 on $mux $procmux$8396.
    dead port 1/2 on $mux $procmux$8402.
    dead port 1/2 on $mux $procmux$8405.
    dead port 1/2 on $mux $procmux$8408.
    dead port 1/2 on $mux $procmux$8414.
    dead port 1/2 on $mux $procmux$8417.
    dead port 1/2 on $mux $procmux$8420.
    dead port 1/2 on $mux $procmux$8426.
    dead port 1/2 on $mux $procmux$8429.
    dead port 1/2 on $mux $procmux$8435.
    dead port 1/2 on $mux $procmux$8438.
    dead port 1/2 on $mux $procmux$8444.
    dead port 1/2 on $mux $procmux$8447.
    dead port 1/2 on $mux $procmux$8453.
    dead port 1/2 on $mux $procmux$8456.
    dead port 1/2 on $mux $procmux$8462.
    dead port 1/2 on $mux $procmux$8465.
    dead port 1/2 on $mux $procmux$8471.
    dead port 1/2 on $mux $procmux$8474.
    dead port 1/2 on $mux $procmux$8480.
    dead port 1/2 on $mux $procmux$8483.
    dead port 1/2 on $mux $procmux$8489.
    dead port 1/2 on $mux $procmux$8492.
    dead port 1/2 on $mux $procmux$8498.
    dead port 1/2 on $mux $procmux$8501.
    dead port 1/2 on $mux $procmux$8507.
    dead port 1/2 on $mux $procmux$8510.
    dead port 1/2 on $mux $procmux$8516.
    dead port 1/2 on $mux $procmux$8519.
    dead port 1/2 on $mux $procmux$8525.
    dead port 1/2 on $mux $procmux$8528.
    dead port 1/2 on $mux $procmux$8534.
    dead port 1/2 on $mux $procmux$8540.
    dead port 1/2 on $mux $procmux$8546.
    dead port 1/2 on $mux $procmux$8552.
    dead port 1/2 on $mux $procmux$8558.
    dead port 1/2 on $mux $procmux$8564.
    dead port 1/2 on $mux $procmux$8570.
    dead port 1/2 on $mux $procmux$8576.
    dead port 1/2 on $mux $procmux$8582.
    dead port 1/2 on $mux $procmux$8588.
    dead port 1/2 on $mux $procmux$8594.
    dead port 1/2 on $mux $procmux$8600.
    dead port 1/2 on $mux $procmux$8603.
    dead port 1/2 on $mux $procmux$8609.
    dead port 1/2 on $mux $procmux$8615.
    dead port 1/2 on $mux $procmux$8618.
    dead port 1/2 on $mux $procmux$8643.
    dead port 2/2 on $mux $procmux$8645.
    dead port 1/2 on $mux $procmux$8652.
    dead port 2/2 on $mux $procmux$8654.
    dead port 1/2 on $mux $procmux$8661.
    dead port 2/2 on $mux $procmux$8663.
    dead port 2/2 on $mux $procmux$8673.
    dead port 2/2 on $mux $procmux$8675.
    dead port 2/2 on $mux $procmux$8685.
    dead port 2/2 on $mux $procmux$8687.
    dead port 2/2 on $mux $procmux$8697.
    dead port 2/2 on $mux $procmux$8699.
    dead port 2/2 on $mux $procmux$8709.
    dead port 2/2 on $mux $procmux$8711.
    dead port 2/2 on $mux $procmux$8721.
    dead port 2/2 on $mux $procmux$8723.
    dead port 2/2 on $mux $procmux$8733.
    dead port 2/2 on $mux $procmux$8735.
    dead port 2/2 on $mux $procmux$8741.
    dead port 2/2 on $mux $procmux$8747.
    dead port 2/2 on $mux $procmux$8753.
    dead port 2/2 on $mux $procmux$8759.
    dead port 2/2 on $mux $procmux$8765.
    dead port 2/2 on $mux $procmux$8771.
    dead port 2/2 on $mux $procmux$8777.
    dead port 2/2 on $mux $procmux$8783.
    dead port 2/2 on $mux $procmux$8799.
    dead port 2/2 on $mux $procmux$8815.
    dead port 2/2 on $mux $procmux$8831.
    dead port 2/2 on $mux $procmux$8847.
    dead port 2/2 on $mux $procmux$8863.
    dead port 2/2 on $mux $procmux$8879.
    dead port 2/2 on $mux $procmux$8902.
    dead port 2/2 on $mux $procmux$8911.
    dead port 2/2 on $mux $procmux$8920.
    dead port 2/2 on $mux $procmux$8929.
    dead port 2/2 on $mux $procmux$8938.
    dead port 2/2 on $mux $procmux$8948.
    dead port 2/2 on $mux $procmux$8958.
    dead port 2/2 on $mux $procmux$8968.
    dead port 2/2 on $mux $procmux$8978.
    dead port 2/2 on $mux $procmux$8988.
    dead port 2/2 on $mux $procmux$8999.
    dead port 2/2 on $mux $procmux$9010.
    dead port 2/2 on $mux $procmux$9022.
    dead port 2/2 on $mux $procmux$9024.
    dead port 2/2 on $mux $procmux$9037.
    dead port 2/2 on $mux $procmux$9039.
    dead port 2/2 on $mux $procmux$9053.
    dead port 2/2 on $mux $procmux$9055.
    dead port 2/2 on $mux $procmux$9070.
    dead port 2/2 on $mux $procmux$9072.
    dead port 2/2 on $mux $procmux$9088.
    dead port 2/2 on $mux $procmux$9090.
    dead port 2/2 on $mux $procmux$9107.
    dead port 2/2 on $mux $procmux$9109.
    dead port 2/2 on $mux $procmux$9141.
    dead port 2/2 on $mux $procmux$9153.
    dead port 2/2 on $mux $procmux$9165.
    dead port 2/2 on $mux $procmux$9189.
    dead port 2/2 on $mux $procmux$9201.
    dead port 2/2 on $mux $procmux$9213.
    dead port 2/2 on $mux $procmux$9226.
    dead port 2/2 on $mux $procmux$9239.
    dead port 1/4 on $pmux $procmux$9661.
    dead port 3/4 on $pmux $procmux$9661.
    dead port 4/4 on $pmux $procmux$9661.
    dead port 1/4 on $pmux $procmux$9666.
    dead port 3/4 on $pmux $procmux$9666.
    dead port 4/4 on $pmux $procmux$9666.
    dead port 1/4 on $pmux $procmux$9683.
    dead port 2/4 on $pmux $procmux$9683.
    dead port 4/4 on $pmux $procmux$9683.
    dead port 1/4 on $pmux $procmux$9688.
    dead port 2/4 on $pmux $procmux$9688.
    dead port 4/4 on $pmux $procmux$9688.
    dead port 1/2 on $mux $ternary$nerv.sv:759$771.
    dead port 2/2 on $mux $ternary$nerv.sv:759$771.
    dead port 1/2 on $mux $ternary$nerv.sv:760$772.
    dead port 2/2 on $mux $ternary$nerv.sv:760$772.
    dead port 1/2 on $mux $ternary$nerv.sv:760$778.
    dead port 2/2 on $mux $ternary$nerv.sv:760$778.
Running muxtree optimizer on module \nerv_extended_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$10823.
    dead port 1/2 on $mux $procmux$10829.
    dead port 1/2 on $mux $procmux$10835.
Running muxtree optimizer on module \top_formal..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 380 multiplexer ports.
<suppressed ~4073 debug messages>

6.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \CheckerWithResult.
  Optimizing cells in module \CheckerWrapper.
  Optimizing cells in module \RiscvCore.
  Optimizing cells in module \RiscvTrans.
  Optimizing cells in module \RiscvTrans.
  Optimizing cells in module \nerv.
    Consolidated identical input bits for $mux cell $procmux$7207:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv.sv:1122$267_EN[31:0]$945
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv.sv:1122$267_EN[31:0]$945 [0]
      New connections: $0$memwr$\regfile$nerv.sv:1122$267_EN[31:0]$945 [31:1] = { $0$memwr$\regfile$nerv.sv:1122$267_EN[31:0]$945 [0] $0$memwr$\regfile$nerv.sv:1122$267_EN[31:0]$945 [0] $0$memwr$\regfile$nerv.sv:1122$267_EN[31:0]$945 [0] $0$memwr$\regfile$nerv.sv:1122$267_EN[31:0]$945 [0] $0$memwr$\regfile$nerv.sv:1122$267_EN[31:0]$945 [0] $0$memwr$\regfile$nerv.sv:1122$267_EN[31:0]$945 [0] $0$memwr$\regfile$nerv.sv:1122$267_EN[31:0]$945 [0] $0$memwr$\regfile$nerv.sv:1122$267_EN[31:0]$945 [0] $0$memwr$\regfile$nerv.sv:1122$267_EN[31:0]$945 [0] $0$memwr$\regfile$nerv.sv:1122$267_EN[31:0]$945 [0] $0$memwr$\regfile$nerv.sv:1122$267_EN[31:0]$945 [0] $0$memwr$\regfile$nerv.sv:1122$267_EN[31:0]$945 [0] $0$memwr$\regfile$nerv.sv:1122$267_EN[31:0]$945 [0] $0$memwr$\regfile$nerv.sv:1122$267_EN[31:0]$945 [0] $0$memwr$\regfile$nerv.sv:1122$267_EN[31:0]$945 [0] $0$memwr$\regfile$nerv.sv:1122$267_EN[31:0]$945 [0] $0$memwr$\regfile$nerv.sv:1122$267_EN[31:0]$945 [0] $0$memwr$\regfile$nerv.sv:1122$267_EN[31:0]$945 [0] $0$memwr$\regfile$nerv.sv:1122$267_EN[31:0]$945 [0] $0$memwr$\regfile$nerv.sv:1122$267_EN[31:0]$945 [0] $0$memwr$\regfile$nerv.sv:1122$267_EN[31:0]$945 [0] $0$memwr$\regfile$nerv.sv:1122$267_EN[31:0]$945 [0] $0$memwr$\regfile$nerv.sv:1122$267_EN[31:0]$945 [0] $0$memwr$\regfile$nerv.sv:1122$267_EN[31:0]$945 [0] $0$memwr$\regfile$nerv.sv:1122$267_EN[31:0]$945 [0] $0$memwr$\regfile$nerv.sv:1122$267_EN[31:0]$945 [0] $0$memwr$\regfile$nerv.sv:1122$267_EN[31:0]$945 [0] $0$memwr$\regfile$nerv.sv:1122$267_EN[31:0]$945 [0] $0$memwr$\regfile$nerv.sv:1122$267_EN[31:0]$945 [0] $0$memwr$\regfile$nerv.sv:1122$267_EN[31:0]$945 [0] $0$memwr$\regfile$nerv.sv:1122$267_EN[31:0]$945 [0] }
    New ctrl vector for $pmux cell $procmux$7239: { $procmux$7242_CMP $auto$opt_reduce.cc:134:opt_pmux$11575 $auto$opt_reduce.cc:134:opt_pmux$11573 }
    New ctrl vector for $pmux cell $procmux$8669: { $auto$opt_reduce.cc:134:opt_pmux$11577 $procmux$8670_CMP }
    New ctrl vector for $pmux cell $procmux$8682: $auto$opt_reduce.cc:134:opt_pmux$11579
    New ctrl vector for $pmux cell $procmux$8705: { $auto$opt_reduce.cc:134:opt_pmux$11581 $procmux$8670_CMP }
    New ctrl vector for $pmux cell $procmux$8718: $auto$opt_reduce.cc:134:opt_pmux$11583
    New ctrl vector for $pmux cell $procmux$8728: $auto$opt_reduce.cc:134:opt_pmux$11585
    New ctrl vector for $pmux cell $procmux$8804: $auto$opt_reduce.cc:134:opt_pmux$11587
    New ctrl vector for $pmux cell $procmux$8820: $auto$opt_reduce.cc:134:opt_pmux$11589
    New ctrl vector for $pmux cell $procmux$8853: $auto$opt_reduce.cc:134:opt_pmux$11591
    New ctrl vector for $pmux cell $procmux$8869: $auto$opt_reduce.cc:134:opt_pmux$11593
    New ctrl vector for $pmux cell $procmux$9134: $auto$opt_reduce.cc:134:opt_pmux$11595
    New ctrl vector for $pmux cell $procmux$9251: { $auto$opt_reduce.cc:134:opt_pmux$11597 $procmux$9154_CMP $procmux$8848_CMP $procmux$8800_CMP $eq$nerv.sv:567$296_Y }
    New ctrl vector for $pmux cell $procmux$9272: { $auto$opt_reduce.cc:134:opt_pmux$11599 $procmux$9227_CMP $procmux$9154_CMP $procmux$9000_CMP $procmux$8949_CMP $procmux$8894_CMP $procmux$8848_CMP $procmux$8800_CMP $eq$nerv.sv:567$296_Y }
    New ctrl vector for $pmux cell $procmux$9347: $auto$opt_reduce.cc:134:opt_pmux$11601
    New ctrl vector for $pmux cell $procmux$9358: $auto$opt_reduce.cc:134:opt_pmux$11603
    New ctrl vector for $pmux cell $procmux$9369: $auto$opt_reduce.cc:134:opt_pmux$11605
    New ctrl vector for $pmux cell $procmux$9380: $auto$opt_reduce.cc:134:opt_pmux$11607
    New ctrl vector for $pmux cell $procmux$9391: $auto$opt_reduce.cc:134:opt_pmux$11609
    New ctrl vector for $pmux cell $procmux$9402: $auto$opt_reduce.cc:134:opt_pmux$11611
    New ctrl vector for $pmux cell $procmux$9413: $auto$opt_reduce.cc:134:opt_pmux$11613
    New ctrl vector for $pmux cell $procmux$9424: $auto$opt_reduce.cc:134:opt_pmux$11615
    New ctrl vector for $pmux cell $procmux$9435: $auto$opt_reduce.cc:134:opt_pmux$11617
    New ctrl vector for $pmux cell $procmux$9446: $auto$opt_reduce.cc:134:opt_pmux$11619
    New ctrl vector for $pmux cell $procmux$9457: $auto$opt_reduce.cc:134:opt_pmux$11621
    New ctrl vector for $pmux cell $procmux$9468: $auto$opt_reduce.cc:134:opt_pmux$11623
    New ctrl vector for $pmux cell $procmux$9479: $auto$opt_reduce.cc:134:opt_pmux$11625
    New ctrl vector for $pmux cell $procmux$9490: $auto$opt_reduce.cc:134:opt_pmux$11627
    New ctrl vector for $pmux cell $procmux$9501: $auto$opt_reduce.cc:134:opt_pmux$11629
    New ctrl vector for $pmux cell $procmux$9512: $auto$opt_reduce.cc:134:opt_pmux$11631
    New ctrl vector for $pmux cell $procmux$9523: $auto$opt_reduce.cc:134:opt_pmux$11633
    New ctrl vector for $pmux cell $procmux$9534: $auto$opt_reduce.cc:134:opt_pmux$11635
    New ctrl vector for $pmux cell $procmux$9545: $auto$opt_reduce.cc:134:opt_pmux$11637
    New ctrl vector for $pmux cell $procmux$9556: $auto$opt_reduce.cc:134:opt_pmux$11639
    New ctrl vector for $pmux cell $procmux$9567: $auto$opt_reduce.cc:134:opt_pmux$11641
    New ctrl vector for $pmux cell $procmux$9578: $auto$opt_reduce.cc:134:opt_pmux$11643
    New ctrl vector for $pmux cell $procmux$9589: $auto$opt_reduce.cc:134:opt_pmux$11645
    New ctrl vector for $pmux cell $procmux$9600: $auto$opt_reduce.cc:134:opt_pmux$11647
    New ctrl vector for $pmux cell $procmux$9611: $auto$opt_reduce.cc:134:opt_pmux$11649
    New ctrl vector for $pmux cell $procmux$9622: $auto$opt_reduce.cc:134:opt_pmux$11651
    New ctrl vector for $pmux cell $procmux$9633: $auto$opt_reduce.cc:134:opt_pmux$11653
    New ctrl vector for $pmux cell $procmux$9644: $auto$opt_reduce.cc:134:opt_pmux$11655
    New ctrl vector for $pmux cell $procmux$9655: $auto$opt_reduce.cc:134:opt_pmux$11657
    New ctrl vector for $pmux cell $procmux$9677: $auto$opt_reduce.cc:134:opt_pmux$11659
  Optimizing cells in module \nerv.
  Optimizing cells in module \nerv_extended_wrapper.
    Consolidated identical input bits for $mux cell $procmux$10820:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$procmux$10820_Y
      New ports: A=1'0, B=1'1, Y=$procmux$10820_Y [0]
      New connections: $procmux$10820_Y [31:1] = { $procmux$10820_Y [0] $procmux$10820_Y [0] $procmux$10820_Y [0] $procmux$10820_Y [0] $procmux$10820_Y [0] $procmux$10820_Y [0] $procmux$10820_Y [0] $procmux$10820_Y [0] $procmux$10820_Y [0] $procmux$10820_Y [0] $procmux$10820_Y [0] $procmux$10820_Y [0] $procmux$10820_Y [0] $procmux$10820_Y [0] $procmux$10820_Y [0] $procmux$10820_Y [0] $procmux$10820_Y [0] $procmux$10820_Y [0] $procmux$10820_Y [0] $procmux$10820_Y [0] $procmux$10820_Y [0] $procmux$10820_Y [0] $procmux$10820_Y [0] $procmux$10820_Y [0] $procmux$10820_Y [0] $procmux$10820_Y [0] $procmux$10820_Y [0] $procmux$10820_Y [0] $procmux$10820_Y [0] $procmux$10820_Y [0] $procmux$10820_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$10841:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$66_EN[31:0]$100
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$66_EN[31:0]$100 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper_new.sv:179$66_EN[31:0]$100 [31:1] = { $0$memwr$\regfile$nerv_wrapper_new.sv:179$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$66_EN[31:0]$100 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$66_EN[31:0]$100 [0] }
    Consolidated identical input bits for $mux cell $procmux$10844:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$65_EN[31:0]$99
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$65_EN[31:0]$99 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper_new.sv:179$65_EN[31:0]$99 [31:1] = { $0$memwr$\regfile$nerv_wrapper_new.sv:179$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$65_EN[31:0]$99 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$65_EN[31:0]$99 [0] }
    Consolidated identical input bits for $mux cell $procmux$10847:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$64_EN[31:0]$98
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$64_EN[31:0]$98 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper_new.sv:179$64_EN[31:0]$98 [31:1] = { $0$memwr$\regfile$nerv_wrapper_new.sv:179$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$64_EN[31:0]$98 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$64_EN[31:0]$98 [0] }
    Consolidated identical input bits for $mux cell $procmux$10850:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$63_EN[31:0]$97
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$63_EN[31:0]$97 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper_new.sv:179$63_EN[31:0]$97 [31:1] = { $0$memwr$\regfile$nerv_wrapper_new.sv:179$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$63_EN[31:0]$97 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$63_EN[31:0]$97 [0] }
    Consolidated identical input bits for $mux cell $procmux$10853:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$62_EN[31:0]$96
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$62_EN[31:0]$96 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper_new.sv:179$62_EN[31:0]$96 [31:1] = { $0$memwr$\regfile$nerv_wrapper_new.sv:179$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$62_EN[31:0]$96 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$62_EN[31:0]$96 [0] }
    Consolidated identical input bits for $mux cell $procmux$10856:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$61_EN[31:0]$95
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$61_EN[31:0]$95 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper_new.sv:179$61_EN[31:0]$95 [31:1] = { $0$memwr$\regfile$nerv_wrapper_new.sv:179$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$61_EN[31:0]$95 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$61_EN[31:0]$95 [0] }
    Consolidated identical input bits for $mux cell $procmux$10859:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$60_EN[31:0]$94
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$60_EN[31:0]$94 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper_new.sv:179$60_EN[31:0]$94 [31:1] = { $0$memwr$\regfile$nerv_wrapper_new.sv:179$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$60_EN[31:0]$94 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$60_EN[31:0]$94 [0] }
    Consolidated identical input bits for $mux cell $procmux$10862:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$59_EN[31:0]$93
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$59_EN[31:0]$93 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper_new.sv:179$59_EN[31:0]$93 [31:1] = { $0$memwr$\regfile$nerv_wrapper_new.sv:179$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$59_EN[31:0]$93 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$59_EN[31:0]$93 [0] }
    Consolidated identical input bits for $mux cell $procmux$10865:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$58_EN[31:0]$92
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$58_EN[31:0]$92 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper_new.sv:179$58_EN[31:0]$92 [31:1] = { $0$memwr$\regfile$nerv_wrapper_new.sv:179$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$58_EN[31:0]$92 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$58_EN[31:0]$92 [0] }
    Consolidated identical input bits for $mux cell $procmux$10868:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$57_EN[31:0]$91
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$57_EN[31:0]$91 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper_new.sv:179$57_EN[31:0]$91 [31:1] = { $0$memwr$\regfile$nerv_wrapper_new.sv:179$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$57_EN[31:0]$91 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$57_EN[31:0]$91 [0] }
    Consolidated identical input bits for $mux cell $procmux$10871:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$56_EN[31:0]$90
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$56_EN[31:0]$90 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper_new.sv:179$56_EN[31:0]$90 [31:1] = { $0$memwr$\regfile$nerv_wrapper_new.sv:179$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$56_EN[31:0]$90 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$56_EN[31:0]$90 [0] }
    Consolidated identical input bits for $mux cell $procmux$10874:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$55_EN[31:0]$89
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$55_EN[31:0]$89 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper_new.sv:179$55_EN[31:0]$89 [31:1] = { $0$memwr$\regfile$nerv_wrapper_new.sv:179$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$55_EN[31:0]$89 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$55_EN[31:0]$89 [0] }
    Consolidated identical input bits for $mux cell $procmux$10877:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$54_EN[31:0]$88
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$54_EN[31:0]$88 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper_new.sv:179$54_EN[31:0]$88 [31:1] = { $0$memwr$\regfile$nerv_wrapper_new.sv:179$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$54_EN[31:0]$88 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$54_EN[31:0]$88 [0] }
    Consolidated identical input bits for $mux cell $procmux$10880:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$53_EN[31:0]$87
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$53_EN[31:0]$87 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper_new.sv:179$53_EN[31:0]$87 [31:1] = { $0$memwr$\regfile$nerv_wrapper_new.sv:179$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$53_EN[31:0]$87 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$53_EN[31:0]$87 [0] }
    Consolidated identical input bits for $mux cell $procmux$10883:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$52_EN[31:0]$86
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$52_EN[31:0]$86 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper_new.sv:179$52_EN[31:0]$86 [31:1] = { $0$memwr$\regfile$nerv_wrapper_new.sv:179$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$52_EN[31:0]$86 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$52_EN[31:0]$86 [0] }
    Consolidated identical input bits for $mux cell $procmux$10886:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$51_EN[31:0]$85
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$51_EN[31:0]$85 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper_new.sv:179$51_EN[31:0]$85 [31:1] = { $0$memwr$\regfile$nerv_wrapper_new.sv:179$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$51_EN[31:0]$85 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$51_EN[31:0]$85 [0] }
    Consolidated identical input bits for $mux cell $procmux$10889:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$50_EN[31:0]$84
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$50_EN[31:0]$84 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper_new.sv:179$50_EN[31:0]$84 [31:1] = { $0$memwr$\regfile$nerv_wrapper_new.sv:179$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$50_EN[31:0]$84 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$50_EN[31:0]$84 [0] }
    Consolidated identical input bits for $mux cell $procmux$10892:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$49_EN[31:0]$83
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$49_EN[31:0]$83 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper_new.sv:179$49_EN[31:0]$83 [31:1] = { $0$memwr$\regfile$nerv_wrapper_new.sv:179$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$49_EN[31:0]$83 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$49_EN[31:0]$83 [0] }
    Consolidated identical input bits for $mux cell $procmux$10895:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$48_EN[31:0]$82
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$48_EN[31:0]$82 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper_new.sv:179$48_EN[31:0]$82 [31:1] = { $0$memwr$\regfile$nerv_wrapper_new.sv:179$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$48_EN[31:0]$82 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$48_EN[31:0]$82 [0] }
    Consolidated identical input bits for $mux cell $procmux$10898:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$47_EN[31:0]$81
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$47_EN[31:0]$81 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper_new.sv:179$47_EN[31:0]$81 [31:1] = { $0$memwr$\regfile$nerv_wrapper_new.sv:179$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$47_EN[31:0]$81 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$47_EN[31:0]$81 [0] }
    Consolidated identical input bits for $mux cell $procmux$10901:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$46_EN[31:0]$80
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$46_EN[31:0]$80 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper_new.sv:179$46_EN[31:0]$80 [31:1] = { $0$memwr$\regfile$nerv_wrapper_new.sv:179$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$46_EN[31:0]$80 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$46_EN[31:0]$80 [0] }
    Consolidated identical input bits for $mux cell $procmux$10904:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$45_EN[31:0]$79
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$45_EN[31:0]$79 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper_new.sv:179$45_EN[31:0]$79 [31:1] = { $0$memwr$\regfile$nerv_wrapper_new.sv:179$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$45_EN[31:0]$79 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$45_EN[31:0]$79 [0] }
    Consolidated identical input bits for $mux cell $procmux$10907:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$44_EN[31:0]$78
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$44_EN[31:0]$78 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper_new.sv:179$44_EN[31:0]$78 [31:1] = { $0$memwr$\regfile$nerv_wrapper_new.sv:179$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$44_EN[31:0]$78 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$44_EN[31:0]$78 [0] }
    Consolidated identical input bits for $mux cell $procmux$10910:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$43_EN[31:0]$77
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$43_EN[31:0]$77 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper_new.sv:179$43_EN[31:0]$77 [31:1] = { $0$memwr$\regfile$nerv_wrapper_new.sv:179$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$43_EN[31:0]$77 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$43_EN[31:0]$77 [0] }
    Consolidated identical input bits for $mux cell $procmux$10913:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$42_EN[31:0]$76
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$42_EN[31:0]$76 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper_new.sv:179$42_EN[31:0]$76 [31:1] = { $0$memwr$\regfile$nerv_wrapper_new.sv:179$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$42_EN[31:0]$76 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$42_EN[31:0]$76 [0] }
    Consolidated identical input bits for $mux cell $procmux$10916:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$41_EN[31:0]$75
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$41_EN[31:0]$75 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper_new.sv:179$41_EN[31:0]$75 [31:1] = { $0$memwr$\regfile$nerv_wrapper_new.sv:179$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$41_EN[31:0]$75 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$41_EN[31:0]$75 [0] }
    Consolidated identical input bits for $mux cell $procmux$10919:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$40_EN[31:0]$74
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$40_EN[31:0]$74 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper_new.sv:179$40_EN[31:0]$74 [31:1] = { $0$memwr$\regfile$nerv_wrapper_new.sv:179$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$40_EN[31:0]$74 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$40_EN[31:0]$74 [0] }
    Consolidated identical input bits for $mux cell $procmux$10922:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$39_EN[31:0]$73
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$39_EN[31:0]$73 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper_new.sv:179$39_EN[31:0]$73 [31:1] = { $0$memwr$\regfile$nerv_wrapper_new.sv:179$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$39_EN[31:0]$73 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$39_EN[31:0]$73 [0] }
    Consolidated identical input bits for $mux cell $procmux$10925:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$38_EN[31:0]$72
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$38_EN[31:0]$72 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper_new.sv:179$38_EN[31:0]$72 [31:1] = { $0$memwr$\regfile$nerv_wrapper_new.sv:179$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$38_EN[31:0]$72 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$38_EN[31:0]$72 [0] }
    Consolidated identical input bits for $mux cell $procmux$10928:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$37_EN[31:0]$71
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$37_EN[31:0]$71 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper_new.sv:179$37_EN[31:0]$71 [31:1] = { $0$memwr$\regfile$nerv_wrapper_new.sv:179$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$37_EN[31:0]$71 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$37_EN[31:0]$71 [0] }
    Consolidated identical input bits for $mux cell $procmux$10931:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$36_EN[31:0]$70
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$36_EN[31:0]$70 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper_new.sv:179$36_EN[31:0]$70 [31:1] = { $0$memwr$\regfile$nerv_wrapper_new.sv:179$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$36_EN[31:0]$70 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$36_EN[31:0]$70 [0] }
    Consolidated identical input bits for $mux cell $procmux$10934:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$35_EN[31:0]$69
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:179$35_EN[31:0]$69 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper_new.sv:179$35_EN[31:0]$69 [31:1] = { $0$memwr$\regfile$nerv_wrapper_new.sv:179$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$35_EN[31:0]$69 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:179$35_EN[31:0]$69 [0] }
  Optimizing cells in module \nerv_extended_wrapper.
    Consolidated identical input bits for $mux cell $procmux$10937:
      Old ports: A=$2$memwr$\regfile$nerv_wrapper_new.sv:181$67_EN[31:0]$145, B=0, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:181$67_EN[31:0]$103
      New ports: A=$procmux$10820_Y [0], B=1'0, Y=$0$memwr$\regfile$nerv_wrapper_new.sv:181$67_EN[31:0]$103 [0]
      New connections: $0$memwr$\regfile$nerv_wrapper_new.sv:181$67_EN[31:0]$103 [31:1] = { $0$memwr$\regfile$nerv_wrapper_new.sv:181$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:181$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:181$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:181$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:181$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:181$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:181$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:181$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:181$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:181$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:181$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:181$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:181$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:181$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:181$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:181$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:181$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:181$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:181$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:181$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:181$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:181$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:181$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:181$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:181$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:181$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:181$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:181$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:181$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:181$67_EN[31:0]$103 [0] $0$memwr$\regfile$nerv_wrapper_new.sv:181$67_EN[31:0]$103 [0] }
  Optimizing cells in module \nerv_extended_wrapper.
  Optimizing cells in module \top_formal.
Performed a total of 91 changes.

6.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CheckerWithResult'.
<suppressed ~162 debug messages>
Finding identical cells in module `\CheckerWrapper'.
Finding identical cells in module `\RiscvCore'.
Finding identical cells in module `\RiscvTrans'.
<suppressed ~9 debug messages>
Finding identical cells in module `\nerv'.
<suppressed ~192 debug messages>
Finding identical cells in module `\nerv_extended_wrapper'.
<suppressed ~93 debug messages>
Finding identical cells in module `\top_formal'.
Removed a total of 152 cells.

6.7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CheckerWithResult..
Finding unused cells or wires in module \CheckerWrapper..
Finding unused cells or wires in module \RiscvCore..
Finding unused cells or wires in module \RiscvTrans..
Finding unused cells or wires in module \nerv..
Finding unused cells or wires in module \nerv_extended_wrapper..
Finding unused cells or wires in module \top_formal..
Removed 0 unused cells and 2008 unused wires.
<suppressed ~14 debug messages>

6.7.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module CheckerWithResult.
Optimizing module CheckerWrapper.
Optimizing module RiscvCore.
Optimizing module RiscvTrans.
Optimizing module nerv.
Optimizing module nerv_extended_wrapper.
Optimizing module top_formal.

6.7.8. Rerunning OPT passes. (Maybe there is more to do..)

6.7.9. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \CheckerWithResult..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \CheckerWrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \RiscvCore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \RiscvTrans..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \nerv..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \nerv_extended_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top_formal..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3978 debug messages>

6.7.10. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \CheckerWithResult.
  Optimizing cells in module \CheckerWrapper.
  Optimizing cells in module \RiscvCore.
  Optimizing cells in module \RiscvTrans.
  Optimizing cells in module \nerv.
  Optimizing cells in module \nerv_extended_wrapper.
  Optimizing cells in module \top_formal.
Performed a total of 0 changes.

6.7.11. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CheckerWithResult'.
Finding identical cells in module `\CheckerWrapper'.
Finding identical cells in module `\RiscvCore'.
Finding identical cells in module `\RiscvTrans'.
Finding identical cells in module `\nerv'.
Finding identical cells in module `\nerv_extended_wrapper'.
Finding identical cells in module `\top_formal'.
Removed a total of 0 cells.

6.7.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CheckerWithResult..
Finding unused cells or wires in module \CheckerWrapper..
Finding unused cells or wires in module \RiscvCore..
Finding unused cells or wires in module \RiscvTrans..
Finding unused cells or wires in module \nerv..
Finding unused cells or wires in module \nerv_extended_wrapper..
Finding unused cells or wires in module \top_formal..

6.7.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module CheckerWithResult.
Optimizing module CheckerWrapper.
Optimizing module RiscvCore.
Optimizing module RiscvTrans.
Optimizing module nerv.
Optimizing module nerv_extended_wrapper.
Optimizing module top_formal.

6.7.14. Finished OPT passes. (There is nothing left to do.)

6.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 3 bits (of 22) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:179$972 ($eq).
Removed top 3 bits (of 32) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:183$973 ($eq).
Removed top 2 bits (of 32) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:187$974 ($eq).
Removed top 3 bits (of 32) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:191$975 ($eq).
Removed top 6 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:195$977 ($eq).
Removed top 6 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:200$979 ($eq).
Removed top 6 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:205$981 ($eq).
Removed top 6 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:210$983 ($eq).
Removed top 6 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:215$985 ($eq).
Removed top 6 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:220$987 ($eq).
Removed top 6 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:225$989 ($eq).
Removed top 6 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:230$991 ($eq).
Removed top 6 bits (of 10) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:235$993 ($eq).
Removed top 25 bits (of 32) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:239$994 ($eq).
Removed top 11 bits (of 32) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:243$995 ($eq).
Removed top 1 bits (of 10) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:247$997 ($eq).
Removed top 2 bits (of 10) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:252$999 ($eq).
Removed top 4 bits (of 10) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:257$1001 ($eq).
Removed top 1 bits (of 10) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:268$1005 ($eq).
Removed top 2 bits (of 10) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:272$1007 ($eq).
Removed top 8 bits (of 10) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:276$1009 ($eq).
Removed top 2 bits (of 10) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:304$1019 ($eq).
Removed top 3 bits (of 10) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:310$1021 ($eq).
Removed top 3 bits (of 10) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:316$1023 ($eq).
Removed top 1 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:320$1025 ($eq).
Removed top 1 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:325$1027 ($eq).
Removed top 7 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:330$1029 ($eq).
Removed top 9 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:335$1031 ($eq).
Removed top 7 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:340$1033 ($eq).
Removed top 7 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:345$1035 ($eq).
Removed top 7 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:350$1037 ($eq).
Removed top 8 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:355$1039 ($eq).
Removed top 8 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:360$1041 ($eq).
Removed top 11 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:365$1043 ($eq).
Removed top 1 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:370$1045 ($eq).
Removed top 7 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:374$1047 ($eq).
Removed top 9 bits (of 17) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:378$1049 ($eq).
Removed top 1 bits (of 10) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:394$1057 ($eq).
Removed top 1 bits (of 10) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:398$1059 ($eq).
Removed top 5 bits (of 10) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:402$1061 ($eq).
Removed top 4 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:489$1112 ($eq).
Removed top 3 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:490$1114 ($eq).
Removed top 3 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:491$1116 ($eq).
Removed top 2 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:492$1118 ($eq).
Removed top 2 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:493$1120 ($eq).
Removed top 2 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:494$1122 ($eq).
Removed top 2 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:495$1124 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:496$1126 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:497$1128 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:498$1130 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:499$1132 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:500$1134 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:501$1136 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:502$1138 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:503$1140 ($eq).
Removed top 2 bits (of 7) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:806$1268 ($eq).
Removed top 1 bits (of 7) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:809$1270 ($eq).
Removed top 2 bits (of 5) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:1031$1392 ($mux).
Removed top 2 bits (of 5) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:1084$1420 ($mux).
Removed top 1 bits (of 2) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1091$1425 ($eq).
Removed top 1 bits (of 5) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:1096$1432 ($mux).
Removed top 1 bits (of 5) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:1103$1439 ($mux).
Removed top 1 bits (of 5) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:1109$1443 ($mux).
Removed top 4 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1112$1446 ($eq).
Removed top 3 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1113$1448 ($eq).
Removed top 3 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1114$1450 ($eq).
Removed top 2 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1115$1452 ($eq).
Removed top 2 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1116$1454 ($eq).
Removed top 2 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1117$1456 ($eq).
Removed top 2 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1118$1458 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1119$1460 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1120$1462 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1121$1464 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1122$1466 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1123$1468 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1124$1470 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1125$1472 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1126$1474 ($eq).
Removed top 1 bits (of 2) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1161$1520 ($eq).
Removed top 1 bits (of 5) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:1330$1695 ($mux).
Removed top 1 bits (of 2) from port B of cell RiscvTrans.$lt$CheckerWrapper.sv:1386$1750 ($lt).
Removed top 1 bits (of 2) from port B of cell RiscvTrans.$eq$CheckerWrapper.sv:1394$1752 ($eq).
Removed top 1 bits (of 5) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:1404$1762 ($mux).
Removed top 1 bits (of 5) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:1415$1767 ($mux).
Removed top 31 bits (of 32) from port B of cell RiscvTrans.$add$CheckerWrapper.sv:1418$1769 ($add).
Removed top 4 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1597$1820 ($eq).
Removed top 3 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1598$1822 ($eq).
Removed top 3 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1599$1824 ($eq).
Removed top 2 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1600$1826 ($eq).
Removed top 2 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1601$1828 ($eq).
Removed top 2 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1602$1830 ($eq).
Removed top 2 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1603$1832 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1604$1834 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1605$1836 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1606$1838 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1607$1840 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1608$1842 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1609$1844 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1610$1846 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:1611$1848 ($eq).
Removed top 31 bits (of 63) from port A of cell RiscvTrans.$shl$CheckerWrapper.sv:2026$2433 ($shl).
Removed top 31 bits (of 63) from port Y of cell RiscvTrans.$shl$CheckerWrapper.sv:2026$2433 ($shl).
Removed top 31 bits (of 63) from port A of cell RiscvTrans.$shl$CheckerWrapper.sv:2834$3572 ($shl).
Removed top 31 bits (of 63) from port Y of cell RiscvTrans.$shl$CheckerWrapper.sv:2834$3572 ($shl).
Removed top 29 bits (of 32) from port B of cell RiscvTrans.$add$CheckerWrapper.sv:3134$3994 ($add).
Removed top 2 bits (of 6) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:3588$4560 ($mux).
Removed top 1 bits (of 6) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:3683$4671 ($mux).
Removed top 1 bits (of 6) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:3721$4709 ($mux).
Removed top 2 bits (of 6) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:4124$5160 ($mux).
Removed top 24 bits (of 32) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:4126$5161 ($mux).
Removed top 1 bits (of 6) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:4139$5174 ($mux).
Removed top 16 bits (of 32) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:4140$5175 ($mux).
Removed top 1 bits (of 6) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:4146$5181 ($mux).
Removed top 16 bits (of 32) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:4147$5182 ($mux).
Removed top 32 bits (of 64) from port A of cell RiscvTrans.$mul$CheckerWrapper.sv:4272$5341 ($mul).
Removed top 32 bits (of 64) from port B of cell RiscvTrans.$mul$CheckerWrapper.sv:4272$5341 ($mul).
Removed top 33 bits (of 65) from port A of cell RiscvTrans.$mul$CheckerWrapper.sv:4349$5447 ($mul).
Removed top 32 bits (of 65) from port B of cell RiscvTrans.$mul$CheckerWrapper.sv:4349$5447 ($mul).
Removed top 1 bits (of 65) from port Y of cell RiscvTrans.$mul$CheckerWrapper.sv:4349$5447 ($mul).
Removed top 1 bits (of 5) from port B of cell RiscvTrans.$shr$CheckerWrapper.sv:4965$6134 ($shr).
Removed top 31 bits (of 32) from port Y of cell RiscvTrans.$shr$CheckerWrapper.sv:4965$6134 ($shr).
Removed top 2 bits (of 8) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:4970$6138 ($eq).
Removed top 14 bits (of 32) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:4980$6147 ($mux).
Removed top 14 bits (of 32) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:4987$6155 ($mux).
Removed top 14 bits (of 32) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5114$6166 ($mux).
Removed top 14 bits (of 32) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5121$6176 ($mux).
Removed top 1 bits (of 2) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:5137$6186 ($eq).
Removed top 1 bits (of 2) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:5144$6194 ($eq).
Removed top 1 bits (of 2) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5234$6210 ($mux).
Removed top 3 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:5286$6213 ($eq).
Removed top 1 bits (of 5) from port B of cell RiscvTrans.$eq$CheckerWrapper.sv:5286$6213 ($eq).
Removed top 4 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:5292$6217 ($eq).
Removed top 1 bits (of 5) from port B of cell RiscvTrans.$eq$CheckerWrapper.sv:5292$6217 ($eq).
Removed top 2 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:5310$6228 ($eq).
Removed top 1 bits (of 5) from port B of cell RiscvTrans.$eq$CheckerWrapper.sv:5310$6228 ($eq).
Removed top 2 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:5313$6231 ($eq).
Removed top 1 bits (of 5) from port B of cell RiscvTrans.$eq$CheckerWrapper.sv:5313$6231 ($eq).
Removed top 1 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:5314$6233 ($eq).
Removed top 1 bits (of 5) from port B of cell RiscvTrans.$eq$CheckerWrapper.sv:5314$6233 ($eq).
Removed top 3 bits (of 5) from port A of cell RiscvTrans.$eq$CheckerWrapper.sv:5315$6235 ($eq).
Removed top 1 bits (of 5) from port B of cell RiscvTrans.$eq$CheckerWrapper.sv:5315$6235 ($eq).
Removed top 2 bits (of 32) from port A of cell RiscvTrans.$add$CheckerWrapper.sv:5324$6242 ($add).
Removed top 28 bits (of 32) from port B of cell RiscvTrans.$add$CheckerWrapper.sv:5324$6242 ($add).
Removed top 1 bits (of 32) from port Y of cell RiscvTrans.$add$CheckerWrapper.sv:5324$6242 ($add).
Removed top 1 bits (of 34) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5326$6244 ($mux).
Removed top 1 bits (of 34) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5327$6246 ($mux).
Removed top 1 bits (of 34) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5335$6255 ($mux).
Removed top 2 bits (of 32) from port A of cell RiscvTrans.$add$CheckerWrapper.sv:5389$6273 ($add).
Removed top 28 bits (of 32) from port B of cell RiscvTrans.$add$CheckerWrapper.sv:5389$6273 ($add).
Removed top 1 bits (of 32) from port Y of cell RiscvTrans.$add$CheckerWrapper.sv:5389$6273 ($add).
Removed top 1 bits (of 34) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5391$6275 ($mux).
Removed top 1 bits (of 34) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5392$6277 ($mux).
Removed top 1 bits (of 34) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5399$6282 ($mux).
Removed top 1 bits (of 34) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5412$6293 ($mux).
Removed top 14 bits (of 32) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5449$6300 ($mux).
Removed top 1 bits (of 34) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5450$6301 ($mux).
Removed top 2 bits (of 34) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5489$6339 ($mux).
Removed top 14 bits (of 32) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5791$6392 ($mux).
Removed top 1 bits (of 33) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5450$6301 ($mux).
Removed top 1 bits (of 33) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5412$6293 ($mux).
Removed top 1 bits (of 33) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5335$6255 ($mux).
Removed top 1 bits (of 33) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5399$6282 ($mux).
Removed top 1 bits (of 33) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5327$6246 ($mux).
Removed top 1 bits (of 33) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5392$6277 ($mux).
Removed top 1 bits (of 33) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5326$6244 ($mux).
Removed top 1 bits (of 33) from mux cell RiscvTrans.$ternary$CheckerWrapper.sv:5391$6275 ($mux).
Removed top 1 bits (of 31) from port Y of cell RiscvTrans.$add$CheckerWrapper.sv:5324$6242 ($add).
Removed top 1 bits (of 31) from port Y of cell RiscvTrans.$add$CheckerWrapper.sv:5389$6273 ($add).
Removed top 2 bits (of 6) from wire RiscvTrans._GEN_2006.
Removed top 1 bits (of 6) from wire RiscvTrans._GEN_2075.
Removed top 1 bits (of 6) from wire RiscvTrans._GEN_2119.
Removed top 3 bits (of 32) from wire RiscvTrans._GEN_2187.
Removed top 6 bits (of 32) from wire RiscvTrans._GEN_2378.
Removed top 2 bits (of 6) from wire RiscvTrans._GEN_2472.
Removed top 24 bits (of 32) from wire RiscvTrans._GEN_2473.
Removed top 6 bits (of 32) from wire RiscvTrans._GEN_2475.
Removed top 1 bits (of 6) from wire RiscvTrans._GEN_2476.
Removed top 16 bits (of 32) from wire RiscvTrans._GEN_2477.
Removed top 1 bits (of 6) from wire RiscvTrans._GEN_2490.
Removed top 16 bits (of 32) from wire RiscvTrans._GEN_2491.
Removed top 6 bits (of 32) from wire RiscvTrans._GEN_2495.
Removed top 2 bits (of 34) from wire RiscvTrans._GEN_3191.
Removed top 2 bits (of 34) from wire RiscvTrans._GEN_3193.
Removed top 2 bits (of 34) from wire RiscvTrans._GEN_3203.
Removed top 2 bits (of 34) from wire RiscvTrans._GEN_3211.
Removed top 2 bits (of 34) from wire RiscvTrans._GEN_3213.
Removed top 2 bits (of 34) from wire RiscvTrans._GEN_3223.
Removed top 2 bits (of 34) from wire RiscvTrans._GEN_3234.
Removed top 2 bits (of 34) from wire RiscvTrans._GEN_3251.
Removed top 17 bits (of 32) from wire RiscvTrans._T.
Removed top 17 bits (of 32) from wire RiscvTrans._T_12.
Removed top 17 bits (of 32) from wire RiscvTrans._T_156.
Removed top 6 bits (of 31) from wire RiscvTrans._T_167.
Removed top 6 bits (of 32) from wire RiscvTrans._T_168.
Removed top 17 bits (of 32) from wire RiscvTrans._T_18.
Removed top 17 bits (of 32) from wire RiscvTrans._T_181.
Removed top 17 bits (of 32) from wire RiscvTrans._T_208.
Removed top 17 bits (of 32) from wire RiscvTrans._T_235.
Removed top 17 bits (of 32) from wire RiscvTrans._T_24.
Removed top 17 bits (of 32) from wire RiscvTrans._T_264.
Removed top 17 bits (of 32) from wire RiscvTrans._T_291.
Removed top 17 bits (of 32) from wire RiscvTrans._T_30.
Removed top 17 bits (of 32) from wire RiscvTrans._T_320.
Removed top 17 bits (of 32) from wire RiscvTrans._T_347.
Removed top 17 bits (of 32) from wire RiscvTrans._T_367.
Removed top 17 bits (of 32) from wire RiscvTrans._T_387.
Removed top 17 bits (of 32) from wire RiscvTrans._T_407.
Removed top 17 bits (of 32) from wire RiscvTrans._T_426.
Removed top 6 bits (of 32) from wire RiscvTrans._T_433.
Removed top 17 bits (of 32) from wire RiscvTrans._T_446.
Removed top 17 bits (of 32) from wire RiscvTrans._T_469.
Removed top 17 bits (of 32) from wire RiscvTrans._T_493.
Removed top 17 bits (of 32) from wire RiscvTrans._T_532.
Removed top 17 bits (of 32) from wire RiscvTrans._T_6.
Removed top 1 bits (of 5) from wire RiscvTrans._exceptionNO_T_10.
Removed top 2 bits (of 5) from wire RiscvTrans._exceptionNO_T_4.
Removed top 2 bits (of 5) from wire RiscvTrans._exceptionNO_T_5.
Removed top 1 bits (of 5) from wire RiscvTrans._exceptionNO_T_6.
Removed top 1 bits (of 5) from wire RiscvTrans._exceptionNO_T_7.
Removed top 1 bits (of 5) from wire RiscvTrans._exceptionNO_T_8.
Removed top 1 bits (of 5) from wire RiscvTrans._exceptionNO_T_9.
Removed top 27 bits (of 31) from wire RiscvTrans._next_csr_mcause_T.
Removed top 28 bits (of 32) from wire RiscvTrans._next_csr_mcause_T_1.
Removed top 6 bits (of 31) from wire RiscvTrans._next_csr_mtval_T_4.
Removed top 6 bits (of 32) from wire RiscvTrans._next_csr_mtval_T_5.
Removed top 27 bits (of 31) from wire RiscvTrans._next_csr_scause_T.
Removed top 28 bits (of 32) from wire RiscvTrans._next_csr_scause_T_1.
Removed top 28 bits (of 32) from wire RiscvTrans._next_pc_T_23.
Removed top 31 bits (of 32) from wire RiscvTrans._next_pc_T_25.
Removed top 28 bits (of 32) from wire RiscvTrans._next_pc_T_30.
Removed top 31 bits (of 32) from wire RiscvTrans._next_pc_T_32.
Removed top 6 bits (of 31) from wire RiscvTrans._next_pc_T_4.
Removed top 6 bits (of 32) from wire RiscvTrans._next_pc_T_5.
Removed top 6 bits (of 32) from wire RiscvTrans._next_reg_rd.
Removed top 31 bits (of 32) from wire RiscvTrans._next_reg_rd_0.
Removed top 31 bits (of 32) from wire RiscvTrans._next_reg_rd_1.
Removed top 1 bits (of 5) from wire RiscvTrans.exceptionNO.
Removed top 1 bits (of 2) from port B of cell nerv.$ne$nerv.sv:570$301 ($ne).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$315 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$319 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$323 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$327 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$331 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$335 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$339 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$343 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$347 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$351 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$485 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$487 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$489 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$491 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$493 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$495 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$497 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$499 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$501 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$503 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$505 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$507 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$509 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$511 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$513 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$515 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$517 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$519 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$521 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$523 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$525 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$527 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$529 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$531 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$533 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$535 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$537 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$539 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$eq$nerv.sv:618$541 ($eq).
Removed top 29 bits (of 32) from port B of cell nerv.$add$nerv.sv:656$552 ($add).
Removed top 31 bits (of 32) from port B of cell nerv.$add$nerv.sv:767$773 ($add).
Removed top 31 bits (of 32) from mux cell nerv.$ternary$nerv.sv:759$774 ($mux).
Removed top 31 bits (of 32) from mux cell nerv.$ternary$nerv.sv:760$775 ($mux).
Removed top 31 bits (of 32) from port B of cell nerv.$add$nerv.sv:767$779 ($add).
Removed top 28 bits (of 32) from port A of cell nerv.$mul$nerv.sv:935$897 ($mul).
Removed top 26 bits (of 32) from port Y of cell nerv.$mul$nerv.sv:935$897 ($mul).
Removed top 26 bits (of 32) from port B of cell nerv.$shl$nerv.sv:935$898 ($shl).
Removed top 20 bits (of 32) from port B of cell nerv.$lt$nerv.sv:947$901 ($lt).
Removed top 25 bits (of 32) from port B of cell nerv.$add$nerv.sv:1062$928 ($add).
Removed top 28 bits (of 32) from port A of cell nerv.$mul$nerv.sv:1105$940 ($mul).
Removed top 26 bits (of 32) from port Y of cell nerv.$mul$nerv.sv:1105$940 ($mul).
Removed top 26 bits (of 32) from port B of cell nerv.$shr$nerv.sv:1105$941 ($shr).
Removed top 27 bits (of 32) from mux cell nerv.$ternary$nerv.sv:1131$954 ($mux).
Removed top 31 bits (of 32) from port B of cell nerv.$add$nerv.sv:1138$958 ($add).
Removed top 3 bits (of 4) from port A of cell nerv.$shl$nerv.sv:1154$960 ($shl).
Removed top 2 bits (of 4) from port A of cell nerv.$shl$nerv.sv:1155$961 ($shl).
Removed top 29 bits (of 32) from mux cell nerv.$ternary$nerv.sv:1225$966 ($mux).
Removed top 31 bits (of 32) from port A of cell nerv.$sub$nerv.sv:1225$967 ($sub).
Removed top 29 bits (of 32) from port B of cell nerv.$sub$nerv.sv:1225$967 ($sub).
Removed top 28 bits (of 32) from port Y of cell nerv.$sub$nerv.sv:1225$967 ($sub).
Removed top 2 bits (of 3) from port B of cell nerv.$procmux$8156_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell nerv.$procmux$8670_CMP0 ($eq).
Removed top 11 bits (of 12) from port B of cell nerv.$procmux$8671_CMP0 ($eq).
Removed top 3 bits (of 12) from port B of cell nerv.$procmux$8729_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell nerv.$procmux$8789_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell nerv.$procmux$8790_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell nerv.$procmux$8791_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell nerv.$procmux$8792_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell nerv.$procmux$8793_CMP0 ($eq).
Removed top 8 bits (of 10) from port B of cell nerv.$procmux$8794_CMP0 ($eq).
Removed top 8 bits (of 10) from port B of cell nerv.$procmux$8795_CMP0 ($eq).
Removed top 9 bits (of 10) from port B of cell nerv.$procmux$8796_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell nerv.$procmux$8797_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell nerv.$procmux$8800_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell nerv.$procmux$8844_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell nerv.$procmux$8845_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell nerv.$procmux$8848_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell nerv.$procmux$8889_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell nerv.$procmux$8892_CMP1 ($eq).
Removed top 1 bits (of 5) from port B of cell nerv.$procmux$8892_CMP2 ($eq).
Removed top 1 bits (of 7) from port B of cell nerv.$procmux$8894_CMP0 ($eq).
Removed top 30 bits (of 32) from mux cell nerv.$procmux$8900 ($mux).
Removed top 2 bits (of 4) from port B of cell nerv.$procmux$8947_CMP1 ($eq).
Removed top 1 bits (of 5) from port B of cell nerv.$procmux$8947_CMP2 ($eq).
Removed top 30 bits (of 32) from mux cell nerv.$procmux$8946 ($mux).
Removed top 5 bits (of 7) from port B of cell nerv.$procmux$8949_CMP0 ($eq).
Removed top 30 bits (of 32) from mux cell nerv.$procmux$8997 ($mux).
Removed top 30 bits (of 32) from mux cell nerv.$procmux$9151 ($mux).
Removed top 30 bits (of 32) from mux cell nerv.$procmux$9224 ($mux).
Removed top 2 bits (of 7) from port B of cell nerv.$procmux$9248_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell nerv.$procmux$9249_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9343_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9342 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9344_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9345_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9354_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9353 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9355_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9356_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9365_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9364 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9366_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9367_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9376_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9375 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9377_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9378_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9387_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9386 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9388_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9389_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9398_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9397 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9399_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9400_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9409_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9408 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9410_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9411_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9420_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9419 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9421_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9422_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9431_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9430 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9432_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9433_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9442_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9441 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9443_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9444_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9453_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9452 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9454_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9455_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9464_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9463 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9465_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9466_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9475_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9474 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9476_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9477_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9486_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9485 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9487_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9488_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9497_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9496 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9498_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9499_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9508_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9507 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9509_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9510_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9519_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9518 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9520_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9521_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9530_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9529 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9531_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9532_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9541_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9540 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9542_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9543_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9552_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9551 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9553_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9554_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9563_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9562 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9564_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9565_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9574_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9573 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9575_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9576_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9585_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9584 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9586_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9587_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9596_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9595 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9597_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9598_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9607_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9606 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9608_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9609_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9618_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9617 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9619_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9620_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9629_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9628 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9630_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9631_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9640_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9639 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9641_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9642_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9651_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9650 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9652_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9653_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9673_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell nerv.$procmux$9672 ($pmux).
Removed top 30 bits (of 32) from port B of cell nerv.$procmux$9674_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell nerv.$procmux$9675_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell nerv.$procmux$9697_CMP0 ($eq).
Removed top 3 bits (of 5) from mux cell nerv.$procmux$10133 ($mux).
Removed top 2 bits (of 5) from mux cell nerv.$procmux$10190 ($mux).
Removed top 1 bits (of 5) from mux cell nerv.$procmux$10244 ($mux).
Removed top 19 bits (of 32) from mux cell nerv.$procmux$10728 ($mux).
Removed top 19 bits (of 32) from wire nerv.$0\csr_mstatus_value[31:0].
Removed top 31 bits (of 32) from wire nerv.$10\hpm_increment[31:0].
Removed top 31 bits (of 32) from wire nerv.$12\hpm_increment[31:0].
Removed top 31 bits (of 32) from wire nerv.$14\hpm_increment[31:0].
Removed top 31 bits (of 32) from wire nerv.$16\hpm_increment[31:0].
Removed top 1 bits (of 5) from wire nerv.$17\irq_num[4:0].
Removed top 31 bits (of 32) from wire nerv.$18\hpm_increment[31:0].
Removed top 2 bits (of 5) from wire nerv.$18\irq_num[4:0].
Removed top 31 bits (of 32) from wire nerv.$20\hpm_increment[31:0].
Removed top 31 bits (of 32) from wire nerv.$22\hpm_increment[31:0].
Removed top 31 bits (of 32) from wire nerv.$24\hpm_increment[31:0].
Removed top 31 bits (of 32) from wire nerv.$26\hpm_increment[31:0].
Removed top 31 bits (of 32) from wire nerv.$28\hpm_increment[31:0].
Removed top 31 bits (of 32) from wire nerv.$2\hpm_increment[31:0].
Removed top 31 bits (of 32) from wire nerv.$30\hpm_increment[31:0].
Removed top 31 bits (of 32) from wire nerv.$3\hpm_increment[31:0].
Removed top 31 bits (of 32) from wire nerv.$5\hpm_increment[31:0].
Removed top 31 bits (of 32) from wire nerv.$7\hpm_increment[31:0].
Removed top 31 bits (of 32) from wire nerv.$9\hpm_increment[31:0].
Removed top 31 bits (of 32) from wire nerv.$lt$nerv.sv:947$901_Y.
Removed top 31 bits (of 32) from wire nerv.$lt$nerv.sv:965$912_Y.
Removed top 26 bits (of 32) from wire nerv.$mul$nerv.sv:1105$940_Y.
Removed top 26 bits (of 32) from wire nerv.$mul$nerv.sv:935$897_Y.
Removed top 27 bits (of 32) from wire nerv.$ternary$nerv.sv:1131$954_Y.
Removed top 29 bits (of 32) from wire nerv.$ternary$nerv.sv:1225$966_Y.
Removed top 24 bits (of 32) from wire nerv.csr_mstatus_next.
Removed top 31 bits (of 32) from wire nerv.hpm_increment.
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$11539 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$11540 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$11541 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$11542 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$11543 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$11544 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$11545 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$11546 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$11547 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$11548 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$11549 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$11550 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$11551 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$11552 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$11553 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$11554 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$11555 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$11556 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$11557 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$11558 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$11559 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$11560 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$11561 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$11562 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$11563 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$11564 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$11565 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$11566 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$11567 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$11568 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$11569 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$auto$proc_memwr.cc:45:proc_memwr$11570 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper_new.sv:173$195 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper_new.sv:173$196 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper_new.sv:173$197 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper_new.sv:173$198 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper_new.sv:173$199 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper_new.sv:173$200 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper_new.sv:173$201 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper_new.sv:173$202 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper_new.sv:173$203 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper_new.sv:173$204 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper_new.sv:173$205 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper_new.sv:173$206 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper_new.sv:173$207 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper_new.sv:173$208 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper_new.sv:173$209 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper_new.sv:173$210 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper_new.sv:173$211 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper_new.sv:173$212 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper_new.sv:173$213 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper_new.sv:173$214 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper_new.sv:173$215 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper_new.sv:173$216 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper_new.sv:173$217 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper_new.sv:173$218 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper_new.sv:173$219 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper_new.sv:173$220 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper_new.sv:173$221 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper_new.sv:173$222 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper_new.sv:173$223 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper_new.sv:173$224 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper_new.sv:173$225 (regfile).
Removed top 27 address bits (of 32) from memory init port nerv_extended_wrapper.$meminit$\regfile$nerv_wrapper_new.sv:173$226 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper_new.sv:255$162 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper_new.sv:256$163 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper_new.sv:257$164 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper_new.sv:258$165 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper_new.sv:259$166 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper_new.sv:260$167 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper_new.sv:261$168 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper_new.sv:262$169 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper_new.sv:263$170 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper_new.sv:264$171 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper_new.sv:265$172 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper_new.sv:266$173 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper_new.sv:267$174 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper_new.sv:268$175 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper_new.sv:269$176 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper_new.sv:270$177 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper_new.sv:271$178 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper_new.sv:272$179 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper_new.sv:273$180 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper_new.sv:274$181 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper_new.sv:275$182 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper_new.sv:276$183 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper_new.sv:277$184 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper_new.sv:278$185 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper_new.sv:279$186 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper_new.sv:280$187 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper_new.sv:281$188 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper_new.sv:282$189 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper_new.sv:283$190 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper_new.sv:284$191 (regfile).
Removed top 27 address bits (of 32) from memory read port nerv_extended_wrapper.$memrd$\regfile$nerv_wrapper_new.sv:285$192 (regfile).
Removed top 2 bits (of 4) from port B of cell nerv_extended_wrapper.$eq$nerv_wrapper_new.sv:224$156 ($eq).
Removed top 2 bits (of 7) from mux cell nerv_extended_wrapper.$ternary$nerv_wrapper_new.sv:224$159 ($mux).
Removed top 1 bits (of 7) from mux cell nerv_extended_wrapper.$ternary$nerv_wrapper_new.sv:223$160 ($mux).
Removed top 1 bits (of 7) from mux cell nerv_extended_wrapper.$procmux$10763 ($mux).
Removed top 1 bits (of 7) from wire nerv_extended_wrapper.$procmux$10763_Y.
Removed top 1 bits (of 7) from wire nerv_extended_wrapper.$ternary$nerv_wrapper_new.sv:223$160_Y.
Removed top 2 bits (of 7) from wire nerv_extended_wrapper.$ternary$nerv_wrapper_new.sv:224$159_Y.
Removed top 1 bits (of 7) from wire top_formal.io_mem_write_memWidth.

6.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CheckerWithResult..
Finding unused cells or wires in module \CheckerWrapper..
Finding unused cells or wires in module \RiscvCore..
Finding unused cells or wires in module \RiscvTrans..
Finding unused cells or wires in module \nerv..
Finding unused cells or wires in module \nerv_extended_wrapper..
Finding unused cells or wires in module \top_formal..
Removed 0 unused cells and 100 unused wires.
<suppressed ~4 debug messages>

6.10. Executing MEMORY_COLLECT pass (generating $mem cells).

6.11. Executing OPT pass (performing simple optimizations).

6.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module CheckerWithResult.
Optimizing module CheckerWrapper.
Optimizing module RiscvCore.
Optimizing module RiscvTrans.
Optimizing module nerv.
Optimizing module nerv_extended_wrapper.
Optimizing module top_formal.

6.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CheckerWithResult'.
Finding identical cells in module `\CheckerWrapper'.
Finding identical cells in module `\RiscvCore'.
Finding identical cells in module `\RiscvTrans'.
Finding identical cells in module `\nerv'.
<suppressed ~6 debug messages>
Finding identical cells in module `\nerv_extended_wrapper'.
Finding identical cells in module `\top_formal'.
Removed a total of 2 cells.

6.11.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CheckerWithResult..
Finding unused cells or wires in module \CheckerWrapper..
Finding unused cells or wires in module \RiscvCore..
Finding unused cells or wires in module \RiscvTrans..
Finding unused cells or wires in module \nerv..
Finding unused cells or wires in module \nerv_extended_wrapper..
Finding unused cells or wires in module \top_formal..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

6.11.4. Finished fast OPT passes.

6.12. Printing statistics.

=== CheckerWithResult ===

   Number of wires:                377
   Number of wire bits:           7221
   Number of public wires:         310
   Number of public wire bits:    7154
   Number of ports:                 88
   Number of port bits:           2476
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                132
     $and                            4
     $check                         59
     $eq                            58
     $logic_not                      1
     $mux                            5
     $not                            1
     $or                             3
     RiscvCore                       1

=== CheckerWrapper ===

   Number of wires:                176
   Number of wire bits:           4952
   Number of public wires:         176
   Number of public wire bits:    4952
   Number of ports:                 88
   Number of port bits:           2476
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     CheckerWithResult               1

=== RiscvCore ===

   Number of wires:                612
   Number of wire bits:          16926
   Number of public wires:         542
   Number of public wire bits:   14788
   Number of ports:                158
   Number of port bits:           4614
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                141
     $dff                           70
     $mux                           70
     RiscvTrans                      1

=== RiscvTrans ===

   Number of wires:               5028
   Number of wire bits:         108587
   Number of public wires:        4910
   Number of public wire bits:  108469
   Number of ports:                158
   Number of port bits:           4614
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3249
     $add                            7
     $and                           36
     $div                            2
     $eq                           164
     $ge                             2
     $logic_not                      9
     $lt                             6
     $mod                            2
     $mul                            3
     $mux                         2975
     $ne                             2
     $not                            2
     $or                            28
     $shl                            2
     $shr                            4
     $sshr                           2
     $sub                            1
     $xor                            2

=== nerv ===

   Number of wires:               2275
   Number of wire bits:          59792
   Number of public wires:         953
   Number of public wire bits:   34490
   Number of ports:                466
   Number of port bits:          14413
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2111
     $add                           41
     $and                            4
     $dff                          474
     $eq                           244
     $ge                             2
     $logic_and                    228
     $logic_not                     13
     $logic_or                       8
     $lt                             4
     $mem_v2                         1
     $mul                            2
     $mux                          979
     $ne                             2
     $not                            1
     $or                             3
     $pmux                          44
     $reduce_bool                    4
     $reduce_or                     41
     $shl                            7
     $shr                            3
     $sshr                           2
     $sub                            2
     $xor                            2

=== nerv_extended_wrapper ===

   Number of wires:                179
   Number of wire bits:           3588
   Number of public wires:         132
   Number of public wire bits:    2970
   Number of ports:                 89
   Number of port bits:           2510
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 61
     $check                          2
     $dff                            8
     $eq                             4
     $logic_and                      4
     $logic_not                      1
     $logic_or                       1
     $mem_v2                         1
     $mux                           37
     $reduce_bool                    2
     nerv                            1

=== top_formal ===

   Number of wires:                 65
   Number of wire bits:           1843
   Number of public wires:          65
   Number of public wire bits:    1843
   Number of ports:                  2
   Number of port bits:              2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     CheckerWrapper                  1
     nerv_extended_wrapper           1

=== design hierarchy ===

   top_formal                        1
     CheckerWrapper                  1
       CheckerWithResult             1
         RiscvCore                   1
           RiscvTrans                1
     nerv_extended_wrapper           1
       nerv                          1

   Number of wires:               8712
   Number of wire bits:         202909
   Number of public wires:        7088
   Number of public wire bits:  174666
   Number of ports:               1049
   Number of port bits:          31105
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5691
     $add                           48
     $and                           44
     $check                         61
     $dff                          552
     $div                            2
     $eq                           470
     $ge                             4
     $logic_and                    232
     $logic_not                     24
     $logic_or                       9
     $lt                            10
     $mem_v2                         2
     $mod                            2
     $mul                            5
     $mux                         4066
     $ne                             4
     $not                            4
     $or                            34
     $pmux                          44
     $reduce_bool                    6
     $reduce_or                     41
     $shl                            9
     $shr                            7
     $sshr                           4
     $sub                            3
     $xor                            4

6.13. Executing CHECK pass (checking for obvious problems).
Checking module CheckerWithResult...
Checking module CheckerWrapper...
Checking module RiscvCore...
Checking module RiscvTrans...
Checking module nerv...
Checking module nerv_extended_wrapper...
Warning: Wire nerv_extended_wrapper.\result_csr_mvendorid [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_mtvec [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_mtval [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_mstatush [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_mstatus [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_mscratch [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_misa [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_mip [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_mimpid [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_mie [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_mhartid [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_mepc [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_mcause [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_marchid [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\result_csr_cycle [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\event_exceptionPC [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\event_cause [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [31] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [30] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [29] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [28] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [27] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [26] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [25] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [24] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [23] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [22] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [21] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [20] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [19] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [18] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [17] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [16] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [15] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [14] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [13] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [12] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [11] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [10] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [9] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [8] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [7] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [6] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [5] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [4] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [3] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [2] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [1] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\irq [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [31] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [30] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [29] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [28] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [27] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [26] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [25] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [24] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [23] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [22] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [21] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [20] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [19] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [18] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [17] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [16] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [15] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [14] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [13] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [12] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [11] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [10] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [9] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [8] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [7] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [6] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [5] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [4] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [3] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [2] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [1] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\imem_data [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [31] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [30] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [29] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [28] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [27] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [26] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [25] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [24] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [23] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [22] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [21] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [20] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [19] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [18] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [17] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [16] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [15] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [14] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [13] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [12] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [11] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [10] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [9] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [8] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [7] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [6] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [5] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [4] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [3] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [2] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [1] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\next_dmem_rdata [0] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\stall is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [31] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [30] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [29] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [28] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [27] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [26] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [25] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [24] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [23] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [22] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [21] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [20] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [19] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [18] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [17] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [16] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [15] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [14] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [13] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [12] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [11] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [10] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [9] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [8] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [7] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [6] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [5] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [4] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [3] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [2] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [1] is used but has no driver.
Warning: Wire nerv_extended_wrapper.\dmem_rdata [0] is used but has no driver.
Checking module top_formal...
Warning: Wire top_formal.\io_mem_write_memWidth [5] is used but has no driver.
Warning: Wire top_formal.\io_mem_write_memWidth [4] is used but has no driver.
Warning: Wire top_formal.\io_mem_write_memWidth [3] is used but has no driver.
Warning: Wire top_formal.\io_mem_write_memWidth [2] is used but has no driver.
Warning: Wire top_formal.\io_mem_write_memWidth [1] is used but has no driver.
Warning: Wire top_formal.\io_mem_write_memWidth [0] is used but has no driver.
Found and reported 152 problems.

7. Executing HIERARCHY pass (managing design hierarchy).

7.1. Analyzing design hierarchy..
Top module:  \top_formal
Used module:     \CheckerWrapper
Used module:         \CheckerWithResult
Used module:             \RiscvCore
Used module:                 \RiscvTrans
Used module:     \nerv_extended_wrapper
Used module:         \nerv

7.2. Analyzing design hierarchy..
Top module:  \top_formal
Used module:     \CheckerWrapper
Used module:         \CheckerWithResult
Used module:             \RiscvCore
Used module:                 \RiscvTrans
Used module:     \nerv_extended_wrapper
Used module:         \nerv
Removed 0 unused modules.
Module CheckerWithResult directly or indirectly contains formal properties -> setting "keep" attribute.
Module CheckerWrapper directly or indirectly contains formal properties -> setting "keep" attribute.
Module nerv_extended_wrapper directly or indirectly contains formal properties -> setting "keep" attribute.
Module top_formal directly or indirectly contains formal properties -> setting "keep" attribute.

8. Executing jny backend.

9. Executing RTLIL backend.
Output filename: ../model/design.il

Warnings: 171 unique messages, 323 total
End of script. Logfile hash: 0b74dd105a, CPU: user 6.08s system 0.09s, MEM: 146.50 MB peak
Yosys 0.46+124 (git sha1 d1695ad99, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 32% 5x opt_clean (1 sec), 14% 2x check (0 sec), ...
