	nios_with_sdram u0 (
		.altpll_0_c0_clk               (<connected-to-altpll_0_c0_clk>),               //      altpll_0_c0.clk
		.clk_clk                       (<connected-to-clk_clk>),                       //              clk.clk
		.my_sdram_0_wires_address      (<connected-to-my_sdram_0_wires_address>),      // my_sdram_0_wires.address
		.my_sdram_0_wires_ba_0_export  (<connected-to-my_sdram_0_wires_ba_0_export>),  //                 .ba_0_export
		.my_sdram_0_wires_ba_1_export  (<connected-to-my_sdram_0_wires_ba_1_export>),  //                 .ba_1_export
		.my_sdram_0_wires_cke_export   (<connected-to-my_sdram_0_wires_cke_export>),   //                 .cke_export
		.my_sdram_0_wires_cs_b_export  (<connected-to-my_sdram_0_wires_cs_b_export>),  //                 .cs_b_export
		.my_sdram_0_wires_cas_b_export (<connected-to-my_sdram_0_wires_cas_b_export>), //                 .cas_b_export
		.my_sdram_0_wires_we_b_export  (<connected-to-my_sdram_0_wires_we_b_export>),  //                 .we_b_export
		.my_sdram_0_wires_ras_b_export (<connected-to-my_sdram_0_wires_ras_b_export>), //                 .ras_b_export
		.my_sdram_0_wires_dqm_1_export (<connected-to-my_sdram_0_wires_dqm_1_export>), //                 .dqm_1_export
		.my_sdram_0_wires_dqm_h_export (<connected-to-my_sdram_0_wires_dqm_h_export>), //                 .dqm_h_export
		.my_sdram_0_wires_dbus_export  (<connected-to-my_sdram_0_wires_dbus_export>),  //                 .dbus_export
		.my_sdram_0_wires_init_export  (<connected-to-my_sdram_0_wires_init_export>),  //                 .init_export
		.reset_reset_n                 (<connected-to-reset_reset_n>)                  //            reset.reset_n
	);

