#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55e2f5a05390 .scope module, "tb_rca" "tb_rca" 2 2;
 .timescale -9 -12;
v0x55e2f5a47d00_0 .var "clk", 0 0;
v0x55e2f5a47dc0_0 .var "num1", 7 0;
v0x55e2f5a47e80_0 .var "num2", 7 0;
v0x55e2f5a47f80_0 .var "reset", 0 0;
v0x55e2f5a48020_0 .net "sum_out", 8 0, L_0x55e2f5a4e1d0;  1 drivers
E_0x55e2f5a0d440 .event edge, v0x55e2f5a47f80_0, v0x55e2f5a47d00_0;
S_0x55e2f5a02080 .scope module, "uut" "rca" 2 9, 3 1 0, S_0x55e2f5a05390;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "num1";
    .port_info 1 /INPUT 8 "num2";
    .port_info 2 /OUTPUT 9 "sum";
L_0x55e2f5a4ae00 .functor BUFZ 8, L_0x55e2f5a4de10, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55e2f5a47660_0 .net *"_ivl_64", 7 0, L_0x55e2f5a4ae00;  1 drivers
v0x55e2f5a47760_0 .net *"_ivl_69", 0 0, L_0x55e2f5a4e3f0;  1 drivers
v0x55e2f5a47840_0 .net "int_co", 7 0, L_0x55e2f5a4d8c0;  1 drivers
v0x55e2f5a47900_0 .net "int_sum", 7 0, L_0x55e2f5a4de10;  1 drivers
v0x55e2f5a479e0_0 .net "num1", 7 0, v0x55e2f5a47dc0_0;  1 drivers
v0x55e2f5a47ac0_0 .net "num2", 7 0, v0x55e2f5a47e80_0;  1 drivers
v0x55e2f5a47ba0_0 .net "sum", 8 0, L_0x55e2f5a4e1d0;  alias, 1 drivers
L_0x55e2f5a489e0 .part v0x55e2f5a47dc0_0, 1, 1;
L_0x55e2f5a48b20 .part v0x55e2f5a47e80_0, 1, 1;
L_0x55e2f5a48c60 .part L_0x55e2f5a4d8c0, 0, 1;
L_0x55e2f5a494f0 .part v0x55e2f5a47dc0_0, 2, 1;
L_0x55e2f5a49610 .part v0x55e2f5a47e80_0, 2, 1;
L_0x55e2f5a49700 .part L_0x55e2f5a4d8c0, 1, 1;
L_0x55e2f5a49fe0 .part v0x55e2f5a47dc0_0, 3, 1;
L_0x55e2f5a4a160 .part v0x55e2f5a47e80_0, 3, 1;
L_0x55e2f5a4a2e0 .part L_0x55e2f5a4d8c0, 2, 1;
L_0x55e2f5a4aa90 .part v0x55e2f5a47dc0_0, 4, 1;
L_0x55e2f5a4abe0 .part v0x55e2f5a47e80_0, 4, 1;
L_0x55e2f5a4ac80 .part L_0x55e2f5a4d8c0, 3, 1;
L_0x55e2f5a4b5d0 .part v0x55e2f5a47dc0_0, 5, 1;
L_0x55e2f5a4b6c0 .part v0x55e2f5a47e80_0, 5, 1;
L_0x55e2f5a4b830 .part L_0x55e2f5a4d8c0, 4, 1;
L_0x55e2f5a4c0a0 .part v0x55e2f5a47dc0_0, 6, 1;
L_0x55e2f5a4c220 .part v0x55e2f5a47e80_0, 6, 1;
L_0x55e2f5a4c310 .part L_0x55e2f5a4d8c0, 5, 1;
L_0x55e2f5a4cc20 .part v0x55e2f5a47dc0_0, 7, 1;
L_0x55e2f5a4cd10 .part v0x55e2f5a47e80_0, 7, 1;
L_0x55e2f5a4c400 .part L_0x55e2f5a4d8c0, 6, 1;
L_0x55e2f5a4d620 .part v0x55e2f5a47dc0_0, 0, 1;
L_0x55e2f5a4d7d0 .part v0x55e2f5a47e80_0, 0, 1;
LS_0x55e2f5a4d8c0_0_0 .concat8 [ 1 1 1 1], L_0x55e2f5a4d010, L_0x55e2f5a48110, L_0x55e2f5a48d50, L_0x55e2f5a49880;
LS_0x55e2f5a4d8c0_0_4 .concat8 [ 1 1 1 1], L_0x55e2f5a4a380, L_0x55e2f5a4ae70, L_0x55e2f5a4b920, L_0x55e2f5a4c4a0;
L_0x55e2f5a4d8c0 .concat8 [ 4 4 0 0], LS_0x55e2f5a4d8c0_0_0, LS_0x55e2f5a4d8c0_0_4;
LS_0x55e2f5a4de10_0_0 .concat8 [ 1 1 1 1], L_0x55e2f5a4d0b0, L_0x55e2f5a48210, L_0x55e2f5a48df0, L_0x55e2f5a49920;
LS_0x55e2f5a4de10_0_4 .concat8 [ 1 1 1 1], L_0x55e2f5a4a420, L_0x55e2f5a4af10, L_0x55e2f5a4b9c0, L_0x55e2f5a4c540;
L_0x55e2f5a4de10 .concat8 [ 4 4 0 0], LS_0x55e2f5a4de10_0_0, LS_0x55e2f5a4de10_0_4;
L_0x55e2f5a4e1d0 .concat8 [ 8 1 0 0], L_0x55e2f5a4ae00, L_0x55e2f5a4e3f0;
L_0x55e2f5a4e3f0 .part L_0x55e2f5a4d8c0, 7, 1;
S_0x55e2f5a207f0 .scope generate, "genblk1[1]" "genblk1[1]" 3 7, 3 7 0, S_0x55e2f5a02080;
 .timescale 0 0;
P_0x55e2f5a1ada0 .param/l "i" 0 3 7, +C4<01>;
S_0x55e2f5a1e650 .scope module, "u_fa_1" "fa" 3 8, 4 1 0, S_0x55e2f5a207f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7fc5448b6060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e2f5a206b0_0 .net *"_ivl_10", 0 0, L_0x7fc5448b6060;  1 drivers
v0x55e2f5a05520_0 .net *"_ivl_11", 1 0, L_0x55e2f5a48600;  1 drivers
v0x55e2f5a02240_0 .net *"_ivl_13", 1 0, L_0x55e2f5a48740;  1 drivers
L_0x7fc5448b60a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e2f5a21cf0_0 .net *"_ivl_16", 0 0, L_0x7fc5448b60a8;  1 drivers
v0x55e2f5a3fde0_0 .net *"_ivl_17", 1 0, L_0x55e2f5a488a0;  1 drivers
v0x55e2f5a3ff10_0 .net *"_ivl_3", 1 0, L_0x55e2f5a48330;  1 drivers
L_0x7fc5448b6018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e2f5a3fff0_0 .net *"_ivl_6", 0 0, L_0x7fc5448b6018;  1 drivers
v0x55e2f5a400d0_0 .net *"_ivl_7", 1 0, L_0x55e2f5a48480;  1 drivers
v0x55e2f5a401b0_0 .net "a", 0 0, L_0x55e2f5a489e0;  1 drivers
v0x55e2f5a40270_0 .net "b", 0 0, L_0x55e2f5a48b20;  1 drivers
v0x55e2f5a40330_0 .net "c", 0 0, L_0x55e2f5a48c60;  1 drivers
v0x55e2f5a403f0_0 .net "co", 0 0, L_0x55e2f5a48110;  1 drivers
v0x55e2f5a404b0_0 .net "sum", 0 0, L_0x55e2f5a48210;  1 drivers
L_0x55e2f5a48110 .part L_0x55e2f5a488a0, 1, 1;
L_0x55e2f5a48210 .part L_0x55e2f5a488a0, 0, 1;
L_0x55e2f5a48330 .concat [ 1 1 0 0], L_0x55e2f5a489e0, L_0x7fc5448b6018;
L_0x55e2f5a48480 .concat [ 1 1 0 0], L_0x55e2f5a48b20, L_0x7fc5448b6060;
L_0x55e2f5a48600 .arith/sum 2, L_0x55e2f5a48330, L_0x55e2f5a48480;
L_0x55e2f5a48740 .concat [ 1 1 0 0], L_0x55e2f5a48c60, L_0x7fc5448b60a8;
L_0x55e2f5a488a0 .arith/sum 2, L_0x55e2f5a48600, L_0x55e2f5a48740;
S_0x55e2f5a40610 .scope generate, "genblk1[2]" "genblk1[2]" 3 7, 3 7 0, S_0x55e2f5a02080;
 .timescale 0 0;
P_0x55e2f5a407e0 .param/l "i" 0 3 7, +C4<010>;
S_0x55e2f5a408a0 .scope module, "u_fa_1" "fa" 3 8, 4 1 0, S_0x55e2f5a40610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7fc5448b6138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e2f5a40a80_0 .net *"_ivl_10", 0 0, L_0x7fc5448b6138;  1 drivers
v0x55e2f5a40b80_0 .net *"_ivl_11", 1 0, L_0x55e2f5a49140;  1 drivers
v0x55e2f5a40c60_0 .net *"_ivl_13", 1 0, L_0x55e2f5a49280;  1 drivers
L_0x7fc5448b6180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e2f5a40d20_0 .net *"_ivl_16", 0 0, L_0x7fc5448b6180;  1 drivers
v0x55e2f5a40e00_0 .net *"_ivl_17", 1 0, L_0x55e2f5a493b0;  1 drivers
v0x55e2f5a40f30_0 .net *"_ivl_3", 1 0, L_0x55e2f5a48ee0;  1 drivers
L_0x7fc5448b60f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e2f5a41010_0 .net *"_ivl_6", 0 0, L_0x7fc5448b60f0;  1 drivers
v0x55e2f5a410f0_0 .net *"_ivl_7", 1 0, L_0x55e2f5a48fd0;  1 drivers
v0x55e2f5a411d0_0 .net "a", 0 0, L_0x55e2f5a494f0;  1 drivers
v0x55e2f5a41290_0 .net "b", 0 0, L_0x55e2f5a49610;  1 drivers
v0x55e2f5a41350_0 .net "c", 0 0, L_0x55e2f5a49700;  1 drivers
v0x55e2f5a41410_0 .net "co", 0 0, L_0x55e2f5a48d50;  1 drivers
v0x55e2f5a414d0_0 .net "sum", 0 0, L_0x55e2f5a48df0;  1 drivers
L_0x55e2f5a48d50 .part L_0x55e2f5a493b0, 1, 1;
L_0x55e2f5a48df0 .part L_0x55e2f5a493b0, 0, 1;
L_0x55e2f5a48ee0 .concat [ 1 1 0 0], L_0x55e2f5a494f0, L_0x7fc5448b60f0;
L_0x55e2f5a48fd0 .concat [ 1 1 0 0], L_0x55e2f5a49610, L_0x7fc5448b6138;
L_0x55e2f5a49140 .arith/sum 2, L_0x55e2f5a48ee0, L_0x55e2f5a48fd0;
L_0x55e2f5a49280 .concat [ 1 1 0 0], L_0x55e2f5a49700, L_0x7fc5448b6180;
L_0x55e2f5a493b0 .arith/sum 2, L_0x55e2f5a49140, L_0x55e2f5a49280;
S_0x55e2f5a41630 .scope generate, "genblk1[3]" "genblk1[3]" 3 7, 3 7 0, S_0x55e2f5a02080;
 .timescale 0 0;
P_0x55e2f5a417e0 .param/l "i" 0 3 7, +C4<011>;
S_0x55e2f5a418a0 .scope module, "u_fa_1" "fa" 3 8, 4 1 0, S_0x55e2f5a41630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7fc5448b6210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e2f5a41a80_0 .net *"_ivl_10", 0 0, L_0x7fc5448b6210;  1 drivers
v0x55e2f5a41b80_0 .net *"_ivl_11", 1 0, L_0x55e2f5a49bf0;  1 drivers
v0x55e2f5a41c60_0 .net *"_ivl_13", 1 0, L_0x55e2f5a49d30;  1 drivers
L_0x7fc5448b6258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e2f5a41d20_0 .net *"_ivl_16", 0 0, L_0x7fc5448b6258;  1 drivers
v0x55e2f5a41e00_0 .net *"_ivl_17", 1 0, L_0x55e2f5a49ef0;  1 drivers
v0x55e2f5a41f30_0 .net *"_ivl_3", 1 0, L_0x55e2f5a49a10;  1 drivers
L_0x7fc5448b61c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e2f5a42010_0 .net *"_ivl_6", 0 0, L_0x7fc5448b61c8;  1 drivers
v0x55e2f5a420f0_0 .net *"_ivl_7", 1 0, L_0x55e2f5a49b00;  1 drivers
v0x55e2f5a421d0_0 .net "a", 0 0, L_0x55e2f5a49fe0;  1 drivers
v0x55e2f5a42290_0 .net "b", 0 0, L_0x55e2f5a4a160;  1 drivers
v0x55e2f5a42350_0 .net "c", 0 0, L_0x55e2f5a4a2e0;  1 drivers
v0x55e2f5a42410_0 .net "co", 0 0, L_0x55e2f5a49880;  1 drivers
v0x55e2f5a424d0_0 .net "sum", 0 0, L_0x55e2f5a49920;  1 drivers
L_0x55e2f5a49880 .part L_0x55e2f5a49ef0, 1, 1;
L_0x55e2f5a49920 .part L_0x55e2f5a49ef0, 0, 1;
L_0x55e2f5a49a10 .concat [ 1 1 0 0], L_0x55e2f5a49fe0, L_0x7fc5448b61c8;
L_0x55e2f5a49b00 .concat [ 1 1 0 0], L_0x55e2f5a4a160, L_0x7fc5448b6210;
L_0x55e2f5a49bf0 .arith/sum 2, L_0x55e2f5a49a10, L_0x55e2f5a49b00;
L_0x55e2f5a49d30 .concat [ 1 1 0 0], L_0x55e2f5a4a2e0, L_0x7fc5448b6258;
L_0x55e2f5a49ef0 .arith/sum 2, L_0x55e2f5a49bf0, L_0x55e2f5a49d30;
S_0x55e2f5a42630 .scope generate, "genblk1[4]" "genblk1[4]" 3 7, 3 7 0, S_0x55e2f5a02080;
 .timescale 0 0;
P_0x55e2f5a427e0 .param/l "i" 0 3 7, +C4<0100>;
S_0x55e2f5a428c0 .scope module, "u_fa_1" "fa" 3 8, 4 1 0, S_0x55e2f5a42630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7fc5448b62e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e2f5a42aa0_0 .net *"_ivl_10", 0 0, L_0x7fc5448b62e8;  1 drivers
v0x55e2f5a42ba0_0 .net *"_ivl_11", 1 0, L_0x55e2f5a4a6f0;  1 drivers
v0x55e2f5a42c80_0 .net *"_ivl_13", 1 0, L_0x55e2f5a4a830;  1 drivers
L_0x7fc5448b6330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e2f5a42d70_0 .net *"_ivl_16", 0 0, L_0x7fc5448b6330;  1 drivers
v0x55e2f5a42e50_0 .net *"_ivl_17", 1 0, L_0x55e2f5a4a950;  1 drivers
v0x55e2f5a42f80_0 .net *"_ivl_3", 1 0, L_0x55e2f5a4a510;  1 drivers
L_0x7fc5448b62a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e2f5a43060_0 .net *"_ivl_6", 0 0, L_0x7fc5448b62a0;  1 drivers
v0x55e2f5a43140_0 .net *"_ivl_7", 1 0, L_0x55e2f5a4a600;  1 drivers
v0x55e2f5a43220_0 .net "a", 0 0, L_0x55e2f5a4aa90;  1 drivers
v0x55e2f5a432e0_0 .net "b", 0 0, L_0x55e2f5a4abe0;  1 drivers
v0x55e2f5a433a0_0 .net "c", 0 0, L_0x55e2f5a4ac80;  1 drivers
v0x55e2f5a43460_0 .net "co", 0 0, L_0x55e2f5a4a380;  1 drivers
v0x55e2f5a43520_0 .net "sum", 0 0, L_0x55e2f5a4a420;  1 drivers
L_0x55e2f5a4a380 .part L_0x55e2f5a4a950, 1, 1;
L_0x55e2f5a4a420 .part L_0x55e2f5a4a950, 0, 1;
L_0x55e2f5a4a510 .concat [ 1 1 0 0], L_0x55e2f5a4aa90, L_0x7fc5448b62a0;
L_0x55e2f5a4a600 .concat [ 1 1 0 0], L_0x55e2f5a4abe0, L_0x7fc5448b62e8;
L_0x55e2f5a4a6f0 .arith/sum 2, L_0x55e2f5a4a510, L_0x55e2f5a4a600;
L_0x55e2f5a4a830 .concat [ 1 1 0 0], L_0x55e2f5a4ac80, L_0x7fc5448b6330;
L_0x55e2f5a4a950 .arith/sum 2, L_0x55e2f5a4a6f0, L_0x55e2f5a4a830;
S_0x55e2f5a43680 .scope generate, "genblk1[5]" "genblk1[5]" 3 7, 3 7 0, S_0x55e2f5a02080;
 .timescale 0 0;
P_0x55e2f5a43880 .param/l "i" 0 3 7, +C4<0101>;
S_0x55e2f5a43960 .scope module, "u_fa_1" "fa" 3 8, 4 1 0, S_0x55e2f5a43680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7fc5448b63c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e2f5a43b40_0 .net *"_ivl_10", 0 0, L_0x7fc5448b63c0;  1 drivers
v0x55e2f5a43c40_0 .net *"_ivl_11", 1 0, L_0x55e2f5a4b1f0;  1 drivers
v0x55e2f5a43d20_0 .net *"_ivl_13", 1 0, L_0x55e2f5a4b330;  1 drivers
L_0x7fc5448b6408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e2f5a43de0_0 .net *"_ivl_16", 0 0, L_0x7fc5448b6408;  1 drivers
v0x55e2f5a43ec0_0 .net *"_ivl_17", 1 0, L_0x55e2f5a4b490;  1 drivers
v0x55e2f5a43ff0_0 .net *"_ivl_3", 1 0, L_0x55e2f5a4afb0;  1 drivers
L_0x7fc5448b6378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e2f5a440d0_0 .net *"_ivl_6", 0 0, L_0x7fc5448b6378;  1 drivers
v0x55e2f5a441b0_0 .net *"_ivl_7", 1 0, L_0x55e2f5a4b0a0;  1 drivers
v0x55e2f5a44290_0 .net "a", 0 0, L_0x55e2f5a4b5d0;  1 drivers
v0x55e2f5a443e0_0 .net "b", 0 0, L_0x55e2f5a4b6c0;  1 drivers
v0x55e2f5a444a0_0 .net "c", 0 0, L_0x55e2f5a4b830;  1 drivers
v0x55e2f5a44560_0 .net "co", 0 0, L_0x55e2f5a4ae70;  1 drivers
v0x55e2f5a44620_0 .net "sum", 0 0, L_0x55e2f5a4af10;  1 drivers
L_0x55e2f5a4ae70 .part L_0x55e2f5a4b490, 1, 1;
L_0x55e2f5a4af10 .part L_0x55e2f5a4b490, 0, 1;
L_0x55e2f5a4afb0 .concat [ 1 1 0 0], L_0x55e2f5a4b5d0, L_0x7fc5448b6378;
L_0x55e2f5a4b0a0 .concat [ 1 1 0 0], L_0x55e2f5a4b6c0, L_0x7fc5448b63c0;
L_0x55e2f5a4b1f0 .arith/sum 2, L_0x55e2f5a4afb0, L_0x55e2f5a4b0a0;
L_0x55e2f5a4b330 .concat [ 1 1 0 0], L_0x55e2f5a4b830, L_0x7fc5448b6408;
L_0x55e2f5a4b490 .arith/sum 2, L_0x55e2f5a4b1f0, L_0x55e2f5a4b330;
S_0x55e2f5a44780 .scope generate, "genblk1[6]" "genblk1[6]" 3 7, 3 7 0, S_0x55e2f5a02080;
 .timescale 0 0;
P_0x55e2f5a44930 .param/l "i" 0 3 7, +C4<0110>;
S_0x55e2f5a44a10 .scope module, "u_fa_1" "fa" 3 8, 4 1 0, S_0x55e2f5a44780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7fc5448b6498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e2f5a44bf0_0 .net *"_ivl_10", 0 0, L_0x7fc5448b6498;  1 drivers
v0x55e2f5a44cf0_0 .net *"_ivl_11", 1 0, L_0x55e2f5a4bcc0;  1 drivers
v0x55e2f5a44dd0_0 .net *"_ivl_13", 1 0, L_0x55e2f5a4be00;  1 drivers
L_0x7fc5448b64e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e2f5a44ec0_0 .net *"_ivl_16", 0 0, L_0x7fc5448b64e0;  1 drivers
v0x55e2f5a44fa0_0 .net *"_ivl_17", 1 0, L_0x55e2f5a4bf60;  1 drivers
v0x55e2f5a450d0_0 .net *"_ivl_3", 1 0, L_0x55e2f5a4bab0;  1 drivers
L_0x7fc5448b6450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e2f5a451b0_0 .net *"_ivl_6", 0 0, L_0x7fc5448b6450;  1 drivers
v0x55e2f5a45290_0 .net *"_ivl_7", 1 0, L_0x55e2f5a4bba0;  1 drivers
v0x55e2f5a45370_0 .net "a", 0 0, L_0x55e2f5a4c0a0;  1 drivers
v0x55e2f5a454c0_0 .net "b", 0 0, L_0x55e2f5a4c220;  1 drivers
v0x55e2f5a45580_0 .net "c", 0 0, L_0x55e2f5a4c310;  1 drivers
v0x55e2f5a45640_0 .net "co", 0 0, L_0x55e2f5a4b920;  1 drivers
v0x55e2f5a45700_0 .net "sum", 0 0, L_0x55e2f5a4b9c0;  1 drivers
L_0x55e2f5a4b920 .part L_0x55e2f5a4bf60, 1, 1;
L_0x55e2f5a4b9c0 .part L_0x55e2f5a4bf60, 0, 1;
L_0x55e2f5a4bab0 .concat [ 1 1 0 0], L_0x55e2f5a4c0a0, L_0x7fc5448b6450;
L_0x55e2f5a4bba0 .concat [ 1 1 0 0], L_0x55e2f5a4c220, L_0x7fc5448b6498;
L_0x55e2f5a4bcc0 .arith/sum 2, L_0x55e2f5a4bab0, L_0x55e2f5a4bba0;
L_0x55e2f5a4be00 .concat [ 1 1 0 0], L_0x55e2f5a4c310, L_0x7fc5448b64e0;
L_0x55e2f5a4bf60 .arith/sum 2, L_0x55e2f5a4bcc0, L_0x55e2f5a4be00;
S_0x55e2f5a45860 .scope generate, "genblk1[7]" "genblk1[7]" 3 7, 3 7 0, S_0x55e2f5a02080;
 .timescale 0 0;
P_0x55e2f5a45a10 .param/l "i" 0 3 7, +C4<0111>;
S_0x55e2f5a45af0 .scope module, "u_fa_1" "fa" 3 8, 4 1 0, S_0x55e2f5a45860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7fc5448b6570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e2f5a45cd0_0 .net *"_ivl_10", 0 0, L_0x7fc5448b6570;  1 drivers
v0x55e2f5a45dd0_0 .net *"_ivl_11", 1 0, L_0x55e2f5a4c840;  1 drivers
v0x55e2f5a45eb0_0 .net *"_ivl_13", 1 0, L_0x55e2f5a4c980;  1 drivers
L_0x7fc5448b65b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e2f5a45fa0_0 .net *"_ivl_16", 0 0, L_0x7fc5448b65b8;  1 drivers
v0x55e2f5a46080_0 .net *"_ivl_17", 1 0, L_0x55e2f5a4cae0;  1 drivers
v0x55e2f5a461b0_0 .net *"_ivl_3", 1 0, L_0x55e2f5a4c630;  1 drivers
L_0x7fc5448b6528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e2f5a46290_0 .net *"_ivl_6", 0 0, L_0x7fc5448b6528;  1 drivers
v0x55e2f5a46370_0 .net *"_ivl_7", 1 0, L_0x55e2f5a4c720;  1 drivers
v0x55e2f5a46450_0 .net "a", 0 0, L_0x55e2f5a4cc20;  1 drivers
v0x55e2f5a465a0_0 .net "b", 0 0, L_0x55e2f5a4cd10;  1 drivers
v0x55e2f5a46660_0 .net "c", 0 0, L_0x55e2f5a4c400;  1 drivers
v0x55e2f5a46720_0 .net "co", 0 0, L_0x55e2f5a4c4a0;  1 drivers
v0x55e2f5a467e0_0 .net "sum", 0 0, L_0x55e2f5a4c540;  1 drivers
L_0x55e2f5a4c4a0 .part L_0x55e2f5a4cae0, 1, 1;
L_0x55e2f5a4c540 .part L_0x55e2f5a4cae0, 0, 1;
L_0x55e2f5a4c630 .concat [ 1 1 0 0], L_0x55e2f5a4cc20, L_0x7fc5448b6528;
L_0x55e2f5a4c720 .concat [ 1 1 0 0], L_0x55e2f5a4cd10, L_0x7fc5448b6570;
L_0x55e2f5a4c840 .arith/sum 2, L_0x55e2f5a4c630, L_0x55e2f5a4c720;
L_0x55e2f5a4c980 .concat [ 1 1 0 0], L_0x55e2f5a4c400, L_0x7fc5448b65b8;
L_0x55e2f5a4cae0 .arith/sum 2, L_0x55e2f5a4c840, L_0x55e2f5a4c980;
S_0x55e2f5a46940 .scope module, "u_fa_0" "fa" 3 12, 4 1 0, S_0x55e2f5a02080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7fc5448b6648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e2f5a46ad0_0 .net *"_ivl_10", 0 0, L_0x7fc5448b6648;  1 drivers
v0x55e2f5a46bd0_0 .net *"_ivl_11", 1 0, L_0x55e2f5a4d3b0;  1 drivers
L_0x7fc5448b66d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e2f5a46cb0_0 .net *"_ivl_13", 1 0, L_0x7fc5448b66d8;  1 drivers
v0x55e2f5a46da0_0 .net *"_ivl_17", 1 0, L_0x55e2f5a4d4f0;  1 drivers
v0x55e2f5a46e80_0 .net *"_ivl_3", 1 0, L_0x55e2f5a4d1a0;  1 drivers
L_0x7fc5448b6600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e2f5a46fb0_0 .net *"_ivl_6", 0 0, L_0x7fc5448b6600;  1 drivers
v0x55e2f5a47090_0 .net *"_ivl_7", 1 0, L_0x55e2f5a4d290;  1 drivers
v0x55e2f5a47170_0 .net "a", 0 0, L_0x55e2f5a4d620;  1 drivers
v0x55e2f5a47230_0 .net "b", 0 0, L_0x55e2f5a4d7d0;  1 drivers
L_0x7fc5448b6690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e2f5a47380_0 .net "c", 0 0, L_0x7fc5448b6690;  1 drivers
v0x55e2f5a47440_0 .net "co", 0 0, L_0x55e2f5a4d010;  1 drivers
v0x55e2f5a47500_0 .net "sum", 0 0, L_0x55e2f5a4d0b0;  1 drivers
L_0x55e2f5a4d010 .part L_0x55e2f5a4d4f0, 1, 1;
L_0x55e2f5a4d0b0 .part L_0x55e2f5a4d4f0, 0, 1;
L_0x55e2f5a4d1a0 .concat [ 1 1 0 0], L_0x55e2f5a4d620, L_0x7fc5448b6600;
L_0x55e2f5a4d290 .concat [ 1 1 0 0], L_0x55e2f5a4d7d0, L_0x7fc5448b6648;
L_0x55e2f5a4d3b0 .arith/sum 2, L_0x55e2f5a4d1a0, L_0x55e2f5a4d290;
L_0x55e2f5a4d4f0 .arith/sum 2, L_0x55e2f5a4d3b0, L_0x7fc5448b66d8;
    .scope S_0x55e2f5a05390;
T_0 ;
    %vpi_call 2 16 "$dumpfile", "tb_rca.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55e2f5a05390 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e2f5a47d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e2f5a47f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e2f5a47f80_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e2f5a47f80_0, 0, 1;
    %delay 10000, 0;
    %delay 30000000, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x55e2f5a05390;
T_1 ;
    %delay 10000, 0;
    %load/vec4 v0x55e2f5a47d00_0;
    %inv;
    %store/vec4 v0x55e2f5a47d00_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55e2f5a05390;
T_2 ;
    %wait E_0x55e2f5a0d440;
    %load/vec4 v0x55e2f5a47f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e2f5a47dc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e2f5a47e80_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55e2f5a47dc0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x55e2f5a47dc0_0, 0, 8;
    %load/vec4 v0x55e2f5a47dc0_0;
    %parti/s 4, 0, 2;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x55e2f5a47e80_0;
    %addi 1, 0, 8;
    %store/vec4 v0x55e2f5a47e80_0, 0, 8;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_rca.v";
    "../rtl/rca.v";
    "../rtl/fa.v";
