<stg><name>C_IO_L2_in_4_x1</name>


<trans_list>

<trans id="430" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln18119" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="2" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln18119" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="2" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_420" val="0"/>
<literal name="icmp_ln886_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="3" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_5" val="1"/>
</and_exp><and_exp><literal name="tmp_420" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18131" val="0"/>
<literal name="icmp_ln890_1270" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="4" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18131" val="1"/>
<literal name="icmp_ln890_1269" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18131" val="1"/>
<literal name="icmp_ln890_1269" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18131" val="0"/>
<literal name="icmp_ln890_1270" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1282" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1282" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1281" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="7" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1281" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="8" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="0"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18167" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="9" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="1"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18241" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="9" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18119" val="0"/>
</and_exp><and_exp><literal name="and_ln18119" val="1"/>
<literal name="icmp_ln18241" val="1"/>
</and_exp><and_exp><literal name="and_ln18119" val="0"/>
<literal name="icmp_ln18167" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="12" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1280" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1280" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="13" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="14" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_419" val="0"/>
<literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="15" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp><and_exp><literal name="tmp_419" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18205" val="0"/>
<literal name="icmp_ln890_1268" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="16" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18205" val="1"/>
<literal name="icmp_ln890_1267" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="16" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18205" val="1"/>
<literal name="icmp_ln890_1267" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18205" val="0"/>
<literal name="icmp_ln890_1268" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1279" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="17" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1279" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="18" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1278" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="19" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1278" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="20" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="23" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1277" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1277" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="24" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="25" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18285" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="29" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1266" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1266" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="30" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="31" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="256" op_0_bw="32">
<![CDATA[
:0 %data_split_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="256" op_0_bw="32">
<![CDATA[
:1 %data_split_V_1_54 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_1_54"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="256" op_0_bw="32">
<![CDATA[
:2 %data_split_V_1_55 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_1_55"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="256" op_0_bw="32">
<![CDATA[
:3 %data_split_V_1_56 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_1_56"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_0_4_x1121, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_C_C_IO_L2_in_5_x122, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_C_C_IO_L2_in_4_x121, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_0_4_x1121, void @empty_7, i32 0, i32 0, void @empty_49, i32 0, i32 0, void @empty_49, void @empty_49, void @empty_49, i32 0, i32 0, i32 0, i32 0, void @empty_49, void @empty_49

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_C_IO_L2_in_5_x122, void @empty_7, i32 0, i32 0, void @empty_49, i32 0, i32 0, void @empty_49, void @empty_49, void @empty_49, i32 0, i32 0, i32 0, i32 0, void @empty_49, void @empty_49

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_C_IO_L2_in_4_x121, void @empty_7, i32 0, i32 0, void @empty_49, i32 0, i32 0, void @empty_49, void @empty_49, void @empty_49, i32 0, i32 0, i32 0, i32 0, void @empty_49, void @empty_49

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="512" op_0_bw="64">
<![CDATA[
:10 %local_C_ping_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_C_ping_V"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="512" op_0_bw="64">
<![CDATA[
:11 %local_C_pong_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_C_pong_V"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:12 %specmemcore_ln18109 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_C_ping_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18109"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:13 %specmemcore_ln18110 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_C_pong_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18110"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
:14 %br_ln18119 = br void

]]></Node>
<StgValue><ssdm name="br_ln18119"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten151 = phi i5 0, void, i5 %add_ln890_240, void %.loopexit1220

]]></Node>
<StgValue><ssdm name="indvar_flatten151"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1 %c1_V = phi i3 0, void, i3 %add_ln691_1220, void %.loopexit1220

]]></Node>
<StgValue><ssdm name="c1_V"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:2 %intra_trans_en = phi i1 0, void, i1 1, void %.loopexit1220

]]></Node>
<StgValue><ssdm name="intra_trans_en"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:3 %arb_7 = phi i1 0, void, i1 %arb, void %.loopexit1220

]]></Node>
<StgValue><ssdm name="arb_7"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4 %add_ln890_240 = add i5 %indvar_flatten151, i5 1

]]></Node>
<StgValue><ssdm name="add_ln890_240"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5 %icmp_ln890 = icmp_eq  i5 %indvar_flatten151, i5 24

]]></Node>
<StgValue><ssdm name="icmp_ln890"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln890 = br i1 %icmp_ln890, void %.split66, void %.preheader69.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split66:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_4_x1_loop_1_C_IO_L2_in_4_x1_loop_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split66:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split66:2 %icmp_ln890303 = icmp_eq  i3 %c1_V, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln890303"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split66:3 %select_ln18119 = select i1 %icmp_ln890303, i3 0, i3 %c1_V

]]></Node>
<StgValue><ssdm name="select_ln18119"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split66:4 %or_ln18119 = or i1 %icmp_ln890303, i1 %intra_trans_en

]]></Node>
<StgValue><ssdm name="or_ln18119"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split66:5 %xor_ln18119 = xor i1 %icmp_ln890303, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18119"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split66:6 %and_ln18119 = and i1 %arb_7, i1 %xor_ln18119

]]></Node>
<StgValue><ssdm name="and_ln18119"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split66:7 %specloopname_ln18120 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1719

]]></Node>
<StgValue><ssdm name="specloopname_ln18120"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split66:8 %p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln18119, i3 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split66:9 %add_i_i780_cast = sub i6 41, i6 %p_shl

]]></Node>
<StgValue><ssdm name="add_i_i780_cast"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split66:10 %br_ln18124 = br i1 %and_ln18119, void %.preheader15.preheader, void %.preheader9.preheader

]]></Node>
<StgValue><ssdm name="br_ln18124"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln18119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
.preheader15.preheader:0 %br_ln18126 = br void %.preheader15

]]></Node>
<StgValue><ssdm name="br_ln18126"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln18119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader:0 %br_ln18200 = br void %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln18200"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="256" op_0_bw="32">
<![CDATA[
.preheader69.preheader.preheader:0 %data_split_V_1_57 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_1_57"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="256" op_0_bw="32">
<![CDATA[
.preheader69.preheader.preheader:1 %data_split_V_1_58 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_1_58"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
.preheader69.preheader.preheader:2 %br_ln18292 = br void %.preheader69.preheader

]]></Node>
<StgValue><ssdm name="br_ln18292"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader15:0 %c3_31 = phi i4 %c3_33, void %.loopexit1216, i4 4, void %.preheader15.preheader

]]></Node>
<StgValue><ssdm name="c3_31"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader15:1 %tmp_420 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c3_31, i32 3

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader15:2 %br_ln18126 = br i1 %tmp_420, void %.split49, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln18126"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split49:0 %speclooptripcount_ln1616 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln1616"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split49:1 %specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1131

]]></Node>
<StgValue><ssdm name="specloopname_ln1616"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="4">
<![CDATA[
.split49:2 %zext_ln886_5 = zext i4 %c3_31

]]></Node>
<StgValue><ssdm name="zext_ln886_5"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split49:3 %icmp_ln886_5 = icmp_ugt  i6 %zext_ln886_5, i6 %add_i_i780_cast

]]></Node>
<StgValue><ssdm name="icmp_ln886_5"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_420" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split49:4 %br_ln18128 = br i1 %icmp_ln886_5, void, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln18128"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_420" val="0"/>
<literal name="icmp_ln886_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0 %icmp_ln18131 = icmp_eq  i4 %c3_31, i4 4

]]></Node>
<StgValue><ssdm name="icmp_ln18131"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_420" val="0"/>
<literal name="icmp_ln886_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln18131 = br i1 %icmp_ln18131, void %.preheader12.preheader, void %.preheader13.preheader

]]></Node>
<StgValue><ssdm name="br_ln18131"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_420" val="0"/>
<literal name="icmp_ln886_5" val="0"/>
<literal name="icmp_ln18131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader:0 %br_ln890 = br void %.preheader12

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_420" val="0"/>
<literal name="icmp_ln886_5" val="0"/>
<literal name="icmp_ln18131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.preheader:0 %br_ln18141 = br void %.preheader13

]]></Node>
<StgValue><ssdm name="br_ln18141"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_5" val="1"/>
</and_exp><and_exp><literal name="tmp_420" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:0 %br_ln18166 = br i1 %or_ln18119, void %.loopexit1220, void %.preheader10.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln18166"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_5" val="1"/>
<literal name="or_ln18119" val="1"/>
</and_exp><and_exp><literal name="tmp_420" val="1"/>
<literal name="or_ln18119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader.preheader:0 %br_ln18174 = br void %.preheader10.preheader

]]></Node>
<StgValue><ssdm name="br_ln18174"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader12:0 %c4_V_31 = phi i4 %add_ln691_1231, void, i4 0, void %.preheader12.preheader

]]></Node>
<StgValue><ssdm name="c4_V_31"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader12:1 %add_ln691_1231 = add i4 %c4_V_31, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1231"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader12:2 %icmp_ln890_1270 = icmp_eq  i4 %c4_V_31, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1270"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader12:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18131" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12:4 %br_ln18146 = br i1 %icmp_ln890_1270, void %.split43, void %.loopexit1216.loopexit

]]></Node>
<StgValue><ssdm name="br_ln18146"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18131" val="0"/>
<literal name="icmp_ln890_1270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split43:0 %specloopname_ln18146 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1778

]]></Node>
<StgValue><ssdm name="specloopname_ln18146"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18131" val="0"/>
<literal name="icmp_ln890_1270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
.split43:1 %br_ln18148 = br void

]]></Node>
<StgValue><ssdm name="br_ln18148"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18131" val="0"/>
<literal name="icmp_ln890_1270" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1216.loopexit:0 %br_ln0 = br void %.loopexit1216

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader13:0 %c4_V_30 = phi i4 %add_ln691_1229, void, i4 0, void %.preheader13.preheader

]]></Node>
<StgValue><ssdm name="c4_V_30"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader13:1 %add_ln691_1229 = add i4 %c4_V_30, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1229"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="4">
<![CDATA[
.preheader13:2 %trunc_ln18141 = trunc i4 %c4_V_30

]]></Node>
<StgValue><ssdm name="trunc_ln18141"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader13:3 %tmp_494_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln18141, i4 0

]]></Node>
<StgValue><ssdm name="tmp_494_cast"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader13:4 %icmp_ln890_1269 = icmp_eq  i4 %c4_V_30, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1269"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader13:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18131" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13:6 %br_ln18132 = br i1 %icmp_ln890_1269, void %.split47, void %.loopexit1216.loopexit341

]]></Node>
<StgValue><ssdm name="br_ln18132"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18131" val="1"/>
<literal name="icmp_ln890_1269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split47:0 %specloopname_ln18132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1691

]]></Node>
<StgValue><ssdm name="specloopname_ln18132"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18131" val="1"/>
<literal name="icmp_ln890_1269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
.split47:1 %br_ln18134 = br void

]]></Node>
<StgValue><ssdm name="br_ln18134"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18131" val="1"/>
<literal name="icmp_ln890_1269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1216.loopexit341:0 %br_ln0 = br void %.loopexit1216

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18131" val="1"/>
<literal name="icmp_ln890_1269" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18131" val="0"/>
<literal name="icmp_ln890_1270" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit1216:0 %c3_33 = add i4 %c3_31, i4 1

]]></Node>
<StgValue><ssdm name="c3_33"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18131" val="1"/>
<literal name="icmp_ln890_1269" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18131" val="0"/>
<literal name="icmp_ln890_1270" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1216:1 %br_ln0 = br void %.preheader15

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c5_V_79 = phi i5 %add_ln691_1232, void %.split41, i5 0, void %.split43

]]></Node>
<StgValue><ssdm name="c5_V_79"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1232 = add i5 %c5_V_79, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1232"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %icmp_ln890_1282 = icmp_eq  i5 %c5_V_79, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1282"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln18148 = br i1 %icmp_ln890_1282, void %.split41, void

]]></Node>
<StgValue><ssdm name="br_ln18148"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1282" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split41:0 %specloopname_ln18148 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1694

]]></Node>
<StgValue><ssdm name="specloopname_ln18148"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split41:1 %tmp_430 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_4_x121

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
.split41:2 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_5_x122, i512 %tmp_430

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
.split41:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c5_V_78 = phi i5 %add_ln691_1230, void %.split45, i5 0, void %.split47

]]></Node>
<StgValue><ssdm name="c5_V_78"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1230 = add i5 %c5_V_78, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1230"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="5">
<![CDATA[
:2 %zext_ln18141 = zext i5 %c5_V_78

]]></Node>
<StgValue><ssdm name="zext_ln18141"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %add_ln18141 = add i7 %tmp_494_cast, i7 %zext_ln18141

]]></Node>
<StgValue><ssdm name="add_ln18141"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="7">
<![CDATA[
:4 %zext_ln18141_1 = zext i7 %add_ln18141

]]></Node>
<StgValue><ssdm name="zext_ln18141_1"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %local_C_pong_V_addr = getelementptr i512 %local_C_pong_V, i64 0, i64 %zext_ln18141_1

]]></Node>
<StgValue><ssdm name="local_C_pong_V_addr"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6 %icmp_ln890_1281 = icmp_eq  i5 %c5_V_78, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1281"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln18134 = br i1 %icmp_ln890_1281, void %.split45, void

]]></Node>
<StgValue><ssdm name="br_ln18134"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1281" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split45:0 %specloopname_ln18134 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1692

]]></Node>
<StgValue><ssdm name="specloopname_ln18134"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split45:1 %tmp_429 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_4_x121

]]></Node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="512" op_1_bw="7">
<![CDATA[
.split45:2 %store_ln18141 = store i512 %tmp_429, i7 %local_C_pong_V_addr

]]></Node>
<StgValue><ssdm name="store_ln18141"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
.split45:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="0"/>
<literal name="or_ln18119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader10.preheader:0 %indvar_flatten65 = phi i17 %add_ln18167, void, i17 0, void %.preheader10.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten65"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="0"/>
<literal name="or_ln18119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader10.preheader:1 %indvar_flatten31 = phi i11 %select_ln890_440, void, i11 0, void %.preheader10.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten31"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="0"/>
<literal name="or_ln18119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader10.preheader:2 %indvar_flatten7 = phi i10 %select_ln890_439, void, i10 0, void %.preheader10.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="0"/>
<literal name="or_ln18119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader10.preheader:3 %c6_V_140 = phi i6 %select_ln890_436, void, i6 0, void %.preheader10.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V_140"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="0"/>
<literal name="or_ln18119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader10.preheader:4 %c7_V_78 = phi i4 %add_ln691_1223, void, i4 0, void %.preheader10.preheader.preheader

]]></Node>
<StgValue><ssdm name="c7_V_78"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="0"/>
<literal name="or_ln18119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader10.preheader:5 %add_ln18167 = add i17 %indvar_flatten65, i17 1

]]></Node>
<StgValue><ssdm name="add_ln18167"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="0"/>
<literal name="or_ln18119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="6">
<![CDATA[
.preheader10.preheader:6 %empty = trunc i6 %c6_V_140

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="0"/>
<literal name="or_ln18119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader10.preheader:7 %icmp_ln18167 = icmp_eq  i17 %indvar_flatten65, i17 65536

]]></Node>
<StgValue><ssdm name="icmp_ln18167"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="0"/>
<literal name="or_ln18119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10.preheader:8 %br_ln18167 = br i1 %icmp_ln18167, void %.preheader10, void %.loopexit1220.loopexit340

]]></Node>
<StgValue><ssdm name="br_ln18167"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="0"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader10:2 %icmp_ln890_1274 = icmp_eq  i11 %indvar_flatten31, i11 512

]]></Node>
<StgValue><ssdm name="icmp_ln890_1274"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="0"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:3 %xor_ln18167 = xor i1 %icmp_ln890_1274, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18167"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="0"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:4 %and_ln18167 = and i1 %empty, i1 %xor_ln18167

]]></Node>
<StgValue><ssdm name="and_ln18167"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="0"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader10:5 %icmp_ln890_1275 = icmp_eq  i4 %c7_V_78, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1275"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="0"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:6 %and_ln18167_1 = and i1 %icmp_ln890_1275, i1 %xor_ln18167

]]></Node>
<StgValue><ssdm name="and_ln18167_1"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="0"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader10:7 %icmp_ln890_1276 = icmp_eq  i10 %indvar_flatten7, i10 256

]]></Node>
<StgValue><ssdm name="icmp_ln890_1276"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="0"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:8 %and_ln18167_2 = and i1 %icmp_ln890_1276, i1 %xor_ln18167

]]></Node>
<StgValue><ssdm name="and_ln18167_2"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="0"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:10 %or_ln18173 = or i1 %and_ln18167_2, i1 %icmp_ln890_1274

]]></Node>
<StgValue><ssdm name="or_ln18173"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="0"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader10:11 %select_ln18173 = select i1 %or_ln18173, i6 0, i6 %c6_V_140

]]></Node>
<StgValue><ssdm name="select_ln18173"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="0"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:12 %xor_ln18173 = xor i1 %icmp_ln890_1276, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18173"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="0"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:13 %or_ln18173_1 = or i1 %icmp_ln890_1274, i1 %xor_ln18173

]]></Node>
<StgValue><ssdm name="or_ln18173_1"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="0"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:14 %and_ln18173 = and i1 %and_ln18167, i1 %or_ln18173_1

]]></Node>
<StgValue><ssdm name="and_ln18173"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="0"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:15 %and_ln18173_1 = and i1 %and_ln18167_1, i1 %or_ln18173_1

]]></Node>
<StgValue><ssdm name="and_ln18173_1"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="0"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader10:16 %add_ln691_1219 = add i6 %select_ln18173, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1219"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="0"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:18 %or_ln18174 = or i1 %and_ln18173_1, i1 %and_ln18167_2

]]></Node>
<StgValue><ssdm name="or_ln18174"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="0"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:19 %or_ln18174_1 = or i1 %or_ln18174, i1 %icmp_ln890_1274

]]></Node>
<StgValue><ssdm name="or_ln18174_1"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="0"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader10:20 %select_ln18174 = select i1 %or_ln18174_1, i4 0, i4 %c7_V_78

]]></Node>
<StgValue><ssdm name="select_ln18174"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="0"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="6">
<![CDATA[
.preheader10:21 %empty_2467 = trunc i6 %add_ln691_1219

]]></Node>
<StgValue><ssdm name="empty_2467"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="0"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader10:22 %select_ln18174_1 = select i1 %and_ln18173_1, i1 %empty_2467, i1 %and_ln18173

]]></Node>
<StgValue><ssdm name="select_ln18174_1"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="0"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader10:23 %select_ln890_436 = select i1 %and_ln18173_1, i6 %add_ln691_1219, i6 %select_ln18173

]]></Node>
<StgValue><ssdm name="select_ln890_436"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="0"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader10:24 %tmp_423 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1219, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="0"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader10:25 %tmp_424 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_140, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="0"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader10:26 %select_ln18173_1 = select i1 %or_ln18173, i4 0, i4 %tmp_424

]]></Node>
<StgValue><ssdm name="select_ln18173_1"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="0"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader10:27 %select_ln18174_2 = select i1 %and_ln18173_1, i4 %tmp_423, i4 %select_ln18173_1

]]></Node>
<StgValue><ssdm name="select_ln18174_2"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="0"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18167" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1220.loopexit340:0 %br_ln0 = br void %.loopexit1220

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="1"/>
<literal name="or_ln18119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader.preheader:0 %indvar_flatten143 = phi i17 %add_ln18241, void, i17 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten143"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="1"/>
<literal name="or_ln18119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader.preheader:1 %indvar_flatten109 = phi i11 %select_ln890_438, void, i11 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten109"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="1"/>
<literal name="or_ln18119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader.preheader:2 %indvar_flatten85 = phi i10 %select_ln890_437, void, i10 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten85"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="1"/>
<literal name="or_ln18119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader.preheader:3 %c6_V_139 = phi i6 %select_ln890_435, void, i6 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V_139"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="1"/>
<literal name="or_ln18119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader.preheader:4 %c7_V_77 = phi i4 %add_ln691_1221, void, i4 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c7_V_77"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="1"/>
<literal name="or_ln18119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader:5 %add_ln18241 = add i17 %indvar_flatten143, i17 1

]]></Node>
<StgValue><ssdm name="add_ln18241"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="1"/>
<literal name="or_ln18119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="6">
<![CDATA[
.preheader.preheader:6 %empty_2468 = trunc i6 %c6_V_139

]]></Node>
<StgValue><ssdm name="empty_2468"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="1"/>
<literal name="or_ln18119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader:7 %icmp_ln18241 = icmp_eq  i17 %indvar_flatten143, i17 65536

]]></Node>
<StgValue><ssdm name="icmp_ln18241"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="1"/>
<literal name="or_ln18119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:8 %br_ln18241 = br i1 %icmp_ln18241, void %.preheader, void %.loopexit1220.loopexit

]]></Node>
<StgValue><ssdm name="br_ln18241"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="1"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:2 %icmp_ln890_1271 = icmp_eq  i11 %indvar_flatten109, i11 512

]]></Node>
<StgValue><ssdm name="icmp_ln890_1271"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="1"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:3 %xor_ln18241 = xor i1 %icmp_ln890_1271, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18241"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="1"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:4 %and_ln18241 = and i1 %empty_2468, i1 %xor_ln18241

]]></Node>
<StgValue><ssdm name="and_ln18241"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="1"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:5 %icmp_ln890_1272 = icmp_eq  i4 %c7_V_77, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1272"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="1"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:6 %and_ln18241_1 = and i1 %icmp_ln890_1272, i1 %xor_ln18241

]]></Node>
<StgValue><ssdm name="and_ln18241_1"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="1"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:7 %icmp_ln890_1273 = icmp_eq  i10 %indvar_flatten85, i10 256

]]></Node>
<StgValue><ssdm name="icmp_ln890_1273"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="1"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:8 %and_ln18241_2 = and i1 %icmp_ln890_1273, i1 %xor_ln18241

]]></Node>
<StgValue><ssdm name="and_ln18241_2"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="1"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:10 %or_ln18247 = or i1 %and_ln18241_2, i1 %icmp_ln890_1271

]]></Node>
<StgValue><ssdm name="or_ln18247"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="1"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:11 %select_ln18247 = select i1 %or_ln18247, i6 0, i6 %c6_V_139

]]></Node>
<StgValue><ssdm name="select_ln18247"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="1"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:12 %xor_ln18247 = xor i1 %icmp_ln890_1273, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18247"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="1"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:13 %or_ln18247_1 = or i1 %icmp_ln890_1271, i1 %xor_ln18247

]]></Node>
<StgValue><ssdm name="or_ln18247_1"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="1"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:14 %and_ln18247 = and i1 %and_ln18241, i1 %or_ln18247_1

]]></Node>
<StgValue><ssdm name="and_ln18247"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="1"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:15 %and_ln18247_1 = and i1 %and_ln18241_1, i1 %or_ln18247_1

]]></Node>
<StgValue><ssdm name="and_ln18247_1"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="1"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:16 %add_ln691_1218 = add i6 %select_ln18247, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1218"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="1"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:18 %or_ln18248 = or i1 %and_ln18247_1, i1 %and_ln18241_2

]]></Node>
<StgValue><ssdm name="or_ln18248"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="1"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:19 %or_ln18248_1 = or i1 %or_ln18248, i1 %icmp_ln890_1271

]]></Node>
<StgValue><ssdm name="or_ln18248_1"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="1"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:20 %select_ln18248 = select i1 %or_ln18248_1, i4 0, i4 %c7_V_77

]]></Node>
<StgValue><ssdm name="select_ln18248"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="1"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="6">
<![CDATA[
.preheader:21 %empty_2469 = trunc i6 %add_ln691_1218

]]></Node>
<StgValue><ssdm name="empty_2469"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="1"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader:22 %select_ln18248_1 = select i1 %and_ln18247_1, i1 %empty_2469, i1 %and_ln18247

]]></Node>
<StgValue><ssdm name="select_ln18248_1"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="1"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:23 %select_ln890_435 = select i1 %and_ln18247_1, i6 %add_ln691_1218, i6 %select_ln18247

]]></Node>
<StgValue><ssdm name="select_ln890_435"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="1"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:24 %tmp_421 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1218, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="1"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:25 %tmp_422 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_139, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="1"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:26 %select_ln18247_1 = select i1 %or_ln18247, i4 0, i4 %tmp_422

]]></Node>
<StgValue><ssdm name="select_ln18247_1"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="1"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:27 %select_ln18248_2 = select i1 %and_ln18247_1, i4 %tmp_421, i4 %select_ln18247_1

]]></Node>
<StgValue><ssdm name="select_ln18248_2"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln18119" val="1"/>
<literal name="or_ln18119" val="1"/>
<literal name="icmp_ln18241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1220.loopexit:0 %br_ln0 = br void %.loopexit1220

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18119" val="0"/>
</and_exp><and_exp><literal name="and_ln18119" val="1"/>
<literal name="icmp_ln18241" val="1"/>
</and_exp><and_exp><literal name="and_ln18119" val="0"/>
<literal name="icmp_ln18167" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit1220:0 %xor_ln18274 = xor i1 %arb_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18274"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18119" val="0"/>
</and_exp><and_exp><literal name="and_ln18119" val="1"/>
<literal name="icmp_ln18241" val="1"/>
</and_exp><and_exp><literal name="and_ln18119" val="0"/>
<literal name="icmp_ln18167" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit1220:1 %arb = or i1 %icmp_ln890303, i1 %xor_ln18274

]]></Node>
<StgValue><ssdm name="arb"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18119" val="0"/>
</and_exp><and_exp><literal name="and_ln18119" val="1"/>
<literal name="icmp_ln18241" val="1"/>
</and_exp><and_exp><literal name="and_ln18119" val="0"/>
<literal name="icmp_ln18167" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit1220:2 %add_ln691_1220 = add i3 %select_ln18119, i3 1

]]></Node>
<StgValue><ssdm name="add_ln691_1220"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18119" val="0"/>
</and_exp><and_exp><literal name="and_ln18119" val="1"/>
<literal name="icmp_ln18241" val="1"/>
</and_exp><and_exp><literal name="and_ln18119" val="0"/>
<literal name="icmp_ln18167" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1220:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="4" op_3_bw="4">
<![CDATA[
.preheader10:28 %tmp_20 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i4.i4, i56 0, i4 %select_ln18174, i4 %select_ln18174_2

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:29 %local_C_ping_V_addr_14 = getelementptr i512 %local_C_ping_V, i64 0, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="local_C_ping_V_addr_14"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="512" op_0_bw="7">
<![CDATA[
.preheader10:31 %in_data_V_34 = load i7 %local_C_ping_V_addr_14

]]></Node>
<StgValue><ssdm name="in_data_V_34"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="203" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader10:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_4_x1_loop_8_C_IO_L2_in_4_x1_loop_10_C_IO_L2_in_4_x1_loop_11_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader10:9 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_4_x1_loop_9_C_IO_L2_in_4_x1_loop_10_C_IO_L2_in_4_x1_loop_11_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader10:17 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_4_x1_loop_10_C_IO_L2_in_4_x1_loop_11_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader10:30 %specloopname_ln18176 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1688

]]></Node>
<StgValue><ssdm name="specloopname_ln18176"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="512" op_0_bw="7">
<![CDATA[
.preheader10:31 %in_data_V_34 = load i7 %local_C_ping_V_addr_14

]]></Node>
<StgValue><ssdm name="in_data_V_34"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
.preheader10:32 %br_ln18178 = br void

]]></Node>
<StgValue><ssdm name="br_ln18178"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="210" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten = phi i6 0, void %.preheader10, i6 %add_ln890_246, void %ifFalse

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1 %n_V_8 = phi i2 0, void %.preheader10, i2 %add_ln691_1224, void %ifFalse

]]></Node>
<StgValue><ssdm name="n_V_8"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:2 %p_Val2_s = phi i512 %in_data_V_34, void %.preheader10, i512 %zext_ln1497_8, void %ifFalse

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3 %add_ln890_246 = add i6 %indvar_flatten, i6 1

]]></Node>
<StgValue><ssdm name="add_ln890_246"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4 %icmp_ln890_1280 = icmp_eq  i6 %indvar_flatten, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_1280"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln890 = br i1 %icmp_ln890_1280, void %.split53, void

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="216" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="256" op_0_bw="256">
<![CDATA[
.split53:0 %data_split_V_1_load = load i256 %data_split_V_1

]]></Node>
<StgValue><ssdm name="data_split_V_1_load"/></StgValue>
</operation>

<operation id="217" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="256" op_0_bw="256">
<![CDATA[
.split53:1 %data_split_V_1_54_load = load i256 %data_split_V_1_54

]]></Node>
<StgValue><ssdm name="data_split_V_1_54_load"/></StgValue>
</operation>

<operation id="218" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split53:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_4_x1_loop_12_C_IO_L2_in_4_x1_loop_13_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="219" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split53:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="220" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split53:4 %icmp_ln878_16 = icmp_eq  i2 %n_V_8, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln878_16"/></StgValue>
</operation>

<operation id="221" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split53:5 %select_ln18178 = select i1 %icmp_ln878_16, i2 0, i2 %n_V_8

]]></Node>
<StgValue><ssdm name="select_ln18178"/></StgValue>
</operation>

<operation id="222" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
.split53:6 %select_ln18178_1 = select i1 %icmp_ln878_16, i512 %in_data_V_34, i512 %p_Val2_s

]]></Node>
<StgValue><ssdm name="select_ln18178_1"/></StgValue>
</operation>

<operation id="223" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split53:7 %specpipeline_ln674 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_49

]]></Node>
<StgValue><ssdm name="specpipeline_ln674"/></StgValue>
</operation>

<operation id="224" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split53:8 %specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1696

]]></Node>
<StgValue><ssdm name="specloopname_ln674"/></StgValue>
</operation>

<operation id="225" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="256" op_0_bw="512">
<![CDATA[
.split53:9 %data_split_V_0 = trunc i512 %select_ln18178_1

]]></Node>
<StgValue><ssdm name="data_split_V_0"/></StgValue>
</operation>

<operation id="226" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="2">
<![CDATA[
.split53:10 %trunc_ln18186 = trunc i2 %select_ln18178

]]></Node>
<StgValue><ssdm name="trunc_ln18186"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.split53:11 %data_split_V_1_66 = select i1 %trunc_ln18186, i256 %data_split_V_0, i256 %data_split_V_1_54_load

]]></Node>
<StgValue><ssdm name="data_split_V_1_66"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.split53:12 %data_split_V_1_67 = select i1 %trunc_ln18186, i256 %data_split_V_1_load, i256 %data_split_V_0

]]></Node>
<StgValue><ssdm name="data_split_V_1_67"/></StgValue>
</operation>

<operation id="229" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split53:13 %r = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %select_ln18178_1, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="512" op_0_bw="256">
<![CDATA[
.split53:14 %zext_ln1497_8 = zext i256 %r

]]></Node>
<StgValue><ssdm name="zext_ln1497_8"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split53:15 %add_ln691_1224 = add i2 %select_ln18178, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1224"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split53:16 %icmp_ln878_15 = icmp_eq  i2 %add_ln691_1224, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln878_15"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split53:17 %br_ln878 = br i1 %icmp_ln878_15, void %ifFalse, void %ifTrue

]]></Node>
<StgValue><ssdm name="br_ln878"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1280" val="0"/>
<literal name="icmp_ln878_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
ifTrue:0 %select_ln18190 = select i1 %select_ln18174_1, i256 %data_split_V_1_66, i256 %data_split_V_1_67

]]></Node>
<StgValue><ssdm name="select_ln18190"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
ifFalse:0 %store_ln18186 = store i256 %data_split_V_1_66, i256 %data_split_V_1_54

]]></Node>
<StgValue><ssdm name="store_ln18186"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
ifFalse:1 %store_ln18186 = store i256 %data_split_V_1_67, i256 %data_split_V_1

]]></Node>
<StgValue><ssdm name="store_ln18186"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1280" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="238" st_id="13" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
ifTrue:1 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_4_x1121, i256 %select_ln18190

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:2 %br_ln0 = br void %ifFalse

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="240" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0 %add_ln691_1223 = add i4 %select_ln18174, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1223"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1 %add_ln890_243 = add i10 %indvar_flatten7, i10 1

]]></Node>
<StgValue><ssdm name="add_ln890_243"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:2 %select_ln890_439 = select i1 %or_ln18173, i10 1, i10 %add_ln890_243

]]></Node>
<StgValue><ssdm name="select_ln890_439"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1274" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3 %add_ln890_244 = add i11 %indvar_flatten31, i11 1

]]></Node>
<StgValue><ssdm name="add_ln890_244"/></StgValue>
</operation>

<operation id="244" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:4 %select_ln890_440 = select i1 %icmp_ln890_1274, i11 1, i11 %add_ln890_244

]]></Node>
<StgValue><ssdm name="select_ln890_440"/></StgValue>
</operation>

<operation id="245" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln0 = br void %.preheader10.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="246" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader9:0 %c3 = phi i4 %c3_32, void %.loopexit1218, i4 4, void %.preheader9.preheader

]]></Node>
<StgValue><ssdm name="c3"/></StgValue>
</operation>

<operation id="247" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
.preheader9:1 %tmp_419 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c3, i32 3

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="248" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:2 %br_ln18200 = br i1 %tmp_419, void %.split26, void %.loopexit1135

]]></Node>
<StgValue><ssdm name="br_ln18200"/></StgValue>
</operation>

<operation id="249" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split26:0 %speclooptripcount_ln1616 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln1616"/></StgValue>
</operation>

<operation id="250" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split26:1 %specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1538

]]></Node>
<StgValue><ssdm name="specloopname_ln1616"/></StgValue>
</operation>

<operation id="251" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="6" op_0_bw="4">
<![CDATA[
.split26:2 %zext_ln886 = zext i4 %c3

]]></Node>
<StgValue><ssdm name="zext_ln886"/></StgValue>
</operation>

<operation id="252" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split26:3 %icmp_ln886 = icmp_ugt  i6 %zext_ln886, i6 %add_i_i780_cast

]]></Node>
<StgValue><ssdm name="icmp_ln886"/></StgValue>
</operation>

<operation id="253" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_419" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split26:4 %br_ln18202 = br i1 %icmp_ln886, void, void %.loopexit1135

]]></Node>
<StgValue><ssdm name="br_ln18202"/></StgValue>
</operation>

<operation id="254" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_419" val="0"/>
<literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0 %icmp_ln18205 = icmp_eq  i4 %c3, i4 4

]]></Node>
<StgValue><ssdm name="icmp_ln18205"/></StgValue>
</operation>

<operation id="255" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_419" val="0"/>
<literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln18205 = br i1 %icmp_ln18205, void %.preheader6.preheader, void %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="br_ln18205"/></StgValue>
</operation>

<operation id="256" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_419" val="0"/>
<literal name="icmp_ln886" val="0"/>
<literal name="icmp_ln18205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:0 %br_ln890 = br void %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="257" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_419" val="0"/>
<literal name="icmp_ln886" val="0"/>
<literal name="icmp_ln18205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:0 %br_ln18215 = br void %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln18215"/></StgValue>
</operation>

<operation id="258" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp><and_exp><literal name="tmp_419" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit1135:0 %br_ln18240 = br i1 %or_ln18119, void %.loopexit1220, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln18240"/></StgValue>
</operation>

<operation id="259" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18119" val="1"/>
<literal name="icmp_ln886" val="1"/>
</and_exp><and_exp><literal name="or_ln18119" val="1"/>
<literal name="tmp_419" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:0 %br_ln18248 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln18248"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="260" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader6:0 %c4_V_29 = phi i4 %add_ln691_1227, void, i4 0, void %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="c4_V_29"/></StgValue>
</operation>

<operation id="261" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6:1 %add_ln691_1227 = add i4 %c4_V_29, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1227"/></StgValue>
</operation>

<operation id="262" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6:2 %icmp_ln890_1268 = icmp_eq  i4 %c4_V_29, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1268"/></StgValue>
</operation>

<operation id="263" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="264" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18205" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:4 %br_ln18220 = br i1 %icmp_ln890_1268, void %.split20, void %.loopexit1218.loopexit

]]></Node>
<StgValue><ssdm name="br_ln18220"/></StgValue>
</operation>

<operation id="265" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18205" val="0"/>
<literal name="icmp_ln890_1268" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split20:0 %specloopname_ln18220 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1753

]]></Node>
<StgValue><ssdm name="specloopname_ln18220"/></StgValue>
</operation>

<operation id="266" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18205" val="0"/>
<literal name="icmp_ln890_1268" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
.split20:1 %br_ln18222 = br void

]]></Node>
<StgValue><ssdm name="br_ln18222"/></StgValue>
</operation>

<operation id="267" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18205" val="0"/>
<literal name="icmp_ln890_1268" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1218.loopexit:0 %br_ln0 = br void %.loopexit1218

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="268" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader7:0 %c4_V = phi i4 %add_ln691_1225, void, i4 0, void %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="c4_V"/></StgValue>
</operation>

<operation id="269" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:1 %add_ln691_1225 = add i4 %c4_V, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1225"/></StgValue>
</operation>

<operation id="270" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="3" op_0_bw="4">
<![CDATA[
.preheader7:2 %trunc_ln18215 = trunc i4 %c4_V

]]></Node>
<StgValue><ssdm name="trunc_ln18215"/></StgValue>
</operation>

<operation id="271" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader7:3 %tmp_489_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln18215, i4 0

]]></Node>
<StgValue><ssdm name="tmp_489_cast"/></StgValue>
</operation>

<operation id="272" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:4 %icmp_ln890_1267 = icmp_eq  i4 %c4_V, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1267"/></StgValue>
</operation>

<operation id="273" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="274" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18205" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:6 %br_ln18206 = br i1 %icmp_ln890_1267, void %.split24, void %.loopexit1218.loopexit339

]]></Node>
<StgValue><ssdm name="br_ln18206"/></StgValue>
</operation>

<operation id="275" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18205" val="1"/>
<literal name="icmp_ln890_1267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split24:0 %specloopname_ln18206 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1460

]]></Node>
<StgValue><ssdm name="specloopname_ln18206"/></StgValue>
</operation>

<operation id="276" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18205" val="1"/>
<literal name="icmp_ln890_1267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
.split24:1 %br_ln18208 = br void

]]></Node>
<StgValue><ssdm name="br_ln18208"/></StgValue>
</operation>

<operation id="277" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18205" val="1"/>
<literal name="icmp_ln890_1267" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1218.loopexit339:0 %br_ln0 = br void %.loopexit1218

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="278" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18205" val="1"/>
<literal name="icmp_ln890_1267" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18205" val="0"/>
<literal name="icmp_ln890_1268" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit1218:0 %c3_32 = add i4 %c3, i4 1

]]></Node>
<StgValue><ssdm name="c3_32"/></StgValue>
</operation>

<operation id="279" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18205" val="1"/>
<literal name="icmp_ln890_1267" val="1"/>
</and_exp><and_exp><literal name="icmp_ln18205" val="0"/>
<literal name="icmp_ln890_1268" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1218:1 %br_ln0 = br void %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="280" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c5_V_77 = phi i5 %add_ln691_1228, void %.split18, i5 0, void %.split20

]]></Node>
<StgValue><ssdm name="c5_V_77"/></StgValue>
</operation>

<operation id="281" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1228 = add i5 %c5_V_77, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1228"/></StgValue>
</operation>

<operation id="282" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %icmp_ln890_1279 = icmp_eq  i5 %c5_V_77, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1279"/></StgValue>
</operation>

<operation id="283" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="284" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln18222 = br i1 %icmp_ln890_1279, void %.split18, void

]]></Node>
<StgValue><ssdm name="br_ln18222"/></StgValue>
</operation>

<operation id="285" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1279" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="286" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split18:0 %specloopname_ln18222 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1754

]]></Node>
<StgValue><ssdm name="specloopname_ln18222"/></StgValue>
</operation>

<operation id="287" st_id="18" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split18:1 %tmp_432 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_4_x121

]]></Node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>

<operation id="288" st_id="18" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
.split18:2 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_5_x122, i512 %tmp_432

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="289" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
.split18:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="290" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c5_V = phi i5 %add_ln691_1226, void %.split22, i5 0, void %.split24

]]></Node>
<StgValue><ssdm name="c5_V"/></StgValue>
</operation>

<operation id="291" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1226 = add i5 %c5_V, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1226"/></StgValue>
</operation>

<operation id="292" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="7" op_0_bw="5">
<![CDATA[
:2 %zext_ln18215 = zext i5 %c5_V

]]></Node>
<StgValue><ssdm name="zext_ln18215"/></StgValue>
</operation>

<operation id="293" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %add_ln18215 = add i7 %tmp_489_cast, i7 %zext_ln18215

]]></Node>
<StgValue><ssdm name="add_ln18215"/></StgValue>
</operation>

<operation id="294" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="7">
<![CDATA[
:4 %zext_ln18215_1 = zext i7 %add_ln18215

]]></Node>
<StgValue><ssdm name="zext_ln18215_1"/></StgValue>
</operation>

<operation id="295" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %local_C_ping_V_addr_13 = getelementptr i512 %local_C_ping_V, i64 0, i64 %zext_ln18215_1

]]></Node>
<StgValue><ssdm name="local_C_ping_V_addr_13"/></StgValue>
</operation>

<operation id="296" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6 %icmp_ln890_1278 = icmp_eq  i5 %c5_V, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1278"/></StgValue>
</operation>

<operation id="297" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="298" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln18208 = br i1 %icmp_ln890_1278, void %.split22, void

]]></Node>
<StgValue><ssdm name="br_ln18208"/></StgValue>
</operation>

<operation id="299" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="300" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split22:0 %specloopname_ln18208 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1646

]]></Node>
<StgValue><ssdm name="specloopname_ln18208"/></StgValue>
</operation>

<operation id="301" st_id="20" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split22:1 %tmp_431 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_4_x121

]]></Node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="302" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="512" op_1_bw="7">
<![CDATA[
.split22:2 %store_ln18215 = store i512 %tmp_431, i7 %local_C_ping_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln18215"/></StgValue>
</operation>

<operation id="303" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
.split22:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="304" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="4" op_3_bw="4">
<![CDATA[
.preheader:28 %tmp_19 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i4.i4, i56 0, i4 %select_ln18248, i4 %select_ln18248_2

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="305" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:29 %local_C_pong_V_addr_7 = getelementptr i512 %local_C_pong_V, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="local_C_pong_V_addr_7"/></StgValue>
</operation>

<operation id="306" st_id="21" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="512" op_0_bw="7">
<![CDATA[
.preheader:31 %in_data_V_33 = load i7 %local_C_pong_V_addr_7

]]></Node>
<StgValue><ssdm name="in_data_V_33"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="307" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_4_x1_loop_19_C_IO_L2_in_4_x1_loop_21_C_IO_L2_in_4_x1_loop_22_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="308" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="309" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:9 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_4_x1_loop_20_C_IO_L2_in_4_x1_loop_21_C_IO_L2_in_4_x1_loop_22_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="310" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:17 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_4_x1_loop_21_C_IO_L2_in_4_x1_loop_22_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="311" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:30 %specloopname_ln18250 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1154

]]></Node>
<StgValue><ssdm name="specloopname_ln18250"/></StgValue>
</operation>

<operation id="312" st_id="22" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="512" op_0_bw="7">
<![CDATA[
.preheader:31 %in_data_V_33 = load i7 %local_C_pong_V_addr_7

]]></Node>
<StgValue><ssdm name="in_data_V_33"/></StgValue>
</operation>

<operation id="313" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
.preheader:32 %br_ln18252 = br void

]]></Node>
<StgValue><ssdm name="br_ln18252"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="314" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten77 = phi i6 0, void %.preheader, i6 %add_ln890_245, void %ifFalse70

]]></Node>
<StgValue><ssdm name="indvar_flatten77"/></StgValue>
</operation>

<operation id="315" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1 %n_V_7 = phi i2 0, void %.preheader, i2 %add_ln691_1222, void %ifFalse70

]]></Node>
<StgValue><ssdm name="n_V_7"/></StgValue>
</operation>

<operation id="316" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:2 %p_Val2_15 = phi i512 %in_data_V_33, void %.preheader, i512 %zext_ln1497_7, void %ifFalse70

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="317" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3 %add_ln890_245 = add i6 %indvar_flatten77, i6 1

]]></Node>
<StgValue><ssdm name="add_ln890_245"/></StgValue>
</operation>

<operation id="318" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4 %icmp_ln890_1277 = icmp_eq  i6 %indvar_flatten77, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_1277"/></StgValue>
</operation>

<operation id="319" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln890 = br i1 %icmp_ln890_1277, void %.split30, void

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="320" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="256" op_0_bw="256">
<![CDATA[
.split30:0 %data_split_V_1_55_load = load i256 %data_split_V_1_55

]]></Node>
<StgValue><ssdm name="data_split_V_1_55_load"/></StgValue>
</operation>

<operation id="321" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="256" op_0_bw="256">
<![CDATA[
.split30:1 %data_split_V_1_56_load = load i256 %data_split_V_1_56

]]></Node>
<StgValue><ssdm name="data_split_V_1_56_load"/></StgValue>
</operation>

<operation id="322" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split30:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_4_x1_loop_23_C_IO_L2_in_4_x1_loop_24_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="323" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split30:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="324" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split30:4 %icmp_ln878 = icmp_eq  i2 %n_V_7, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="325" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split30:5 %select_ln18252 = select i1 %icmp_ln878, i2 0, i2 %n_V_7

]]></Node>
<StgValue><ssdm name="select_ln18252"/></StgValue>
</operation>

<operation id="326" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
.split30:6 %select_ln18252_1 = select i1 %icmp_ln878, i512 %in_data_V_33, i512 %p_Val2_15

]]></Node>
<StgValue><ssdm name="select_ln18252_1"/></StgValue>
</operation>

<operation id="327" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split30:7 %specpipeline_ln674 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_49

]]></Node>
<StgValue><ssdm name="specpipeline_ln674"/></StgValue>
</operation>

<operation id="328" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split30:8 %specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1689

]]></Node>
<StgValue><ssdm name="specloopname_ln674"/></StgValue>
</operation>

<operation id="329" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="256" op_0_bw="512">
<![CDATA[
.split30:9 %data_split_V_0_77 = trunc i512 %select_ln18252_1

]]></Node>
<StgValue><ssdm name="data_split_V_0_77"/></StgValue>
</operation>

<operation id="330" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="2">
<![CDATA[
.split30:10 %trunc_ln18260 = trunc i2 %select_ln18252

]]></Node>
<StgValue><ssdm name="trunc_ln18260"/></StgValue>
</operation>

<operation id="331" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.split30:11 %data_split_V_1_63 = select i1 %trunc_ln18260, i256 %data_split_V_0_77, i256 %data_split_V_1_56_load

]]></Node>
<StgValue><ssdm name="data_split_V_1_63"/></StgValue>
</operation>

<operation id="332" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.split30:12 %data_split_V_1_64 = select i1 %trunc_ln18260, i256 %data_split_V_1_55_load, i256 %data_split_V_0_77

]]></Node>
<StgValue><ssdm name="data_split_V_1_64"/></StgValue>
</operation>

<operation id="333" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split30:13 %r_13 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %select_ln18252_1, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="r_13"/></StgValue>
</operation>

<operation id="334" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="512" op_0_bw="256">
<![CDATA[
.split30:14 %zext_ln1497_7 = zext i256 %r_13

]]></Node>
<StgValue><ssdm name="zext_ln1497_7"/></StgValue>
</operation>

<operation id="335" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split30:15 %add_ln691_1222 = add i2 %select_ln18252, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1222"/></StgValue>
</operation>

<operation id="336" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split30:16 %icmp_ln878_14 = icmp_eq  i2 %add_ln691_1222, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln878_14"/></StgValue>
</operation>

<operation id="337" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split30:17 %br_ln878 = br i1 %icmp_ln878_14, void %ifFalse70, void %ifTrue69

]]></Node>
<StgValue><ssdm name="br_ln878"/></StgValue>
</operation>

<operation id="338" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1277" val="0"/>
<literal name="icmp_ln878_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
ifTrue69:0 %select_ln18264 = select i1 %select_ln18248_1, i256 %data_split_V_1_63, i256 %data_split_V_1_64

]]></Node>
<StgValue><ssdm name="select_ln18264"/></StgValue>
</operation>

<operation id="339" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
ifFalse70:0 %store_ln18260 = store i256 %data_split_V_1_63, i256 %data_split_V_1_56

]]></Node>
<StgValue><ssdm name="store_ln18260"/></StgValue>
</operation>

<operation id="340" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
ifFalse70:1 %store_ln18260 = store i256 %data_split_V_1_64, i256 %data_split_V_1_55

]]></Node>
<StgValue><ssdm name="store_ln18260"/></StgValue>
</operation>

<operation id="341" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
ifFalse70:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="342" st_id="24" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
ifTrue69:1 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_4_x1121, i256 %select_ln18264

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="343" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
ifTrue69:2 %br_ln0 = br void %ifFalse70

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="344" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0 %add_ln691_1221 = add i4 %select_ln18248, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1221"/></StgValue>
</operation>

<operation id="345" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18247" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1 %add_ln890_241 = add i10 %indvar_flatten85, i10 1

]]></Node>
<StgValue><ssdm name="add_ln890_241"/></StgValue>
</operation>

<operation id="346" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:2 %select_ln890_437 = select i1 %or_ln18247, i10 1, i10 %add_ln890_241

]]></Node>
<StgValue><ssdm name="select_ln890_437"/></StgValue>
</operation>

<operation id="347" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3 %add_ln890_242 = add i11 %indvar_flatten109, i11 1

]]></Node>
<StgValue><ssdm name="add_ln890_242"/></StgValue>
</operation>

<operation id="348" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:4 %select_ln890_438 = select i1 %icmp_ln890_1271, i11 1, i11 %add_ln890_242

]]></Node>
<StgValue><ssdm name="select_ln890_438"/></StgValue>
</operation>

<operation id="349" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="350" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader69.preheader:0 %indvar_flatten229 = phi i17 %add_ln18285, void, i17 0, void %.preheader69.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten229"/></StgValue>
</operation>

<operation id="351" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader69.preheader:1 %indvar_flatten195 = phi i11 %select_ln890_434, void, i11 0, void %.preheader69.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten195"/></StgValue>
</operation>

<operation id="352" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader69.preheader:2 %indvar_flatten171 = phi i10 %select_ln890_433, void, i10 0, void %.preheader69.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten171"/></StgValue>
</operation>

<operation id="353" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader69.preheader:3 %c6_V = phi i6 %select_ln890, void, i6 0, void %.preheader69.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V"/></StgValue>
</operation>

<operation id="354" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader69.preheader:4 %c7_V = phi i4 %add_ln691_1216, void, i4 0, void %.preheader69.preheader.preheader

]]></Node>
<StgValue><ssdm name="c7_V"/></StgValue>
</operation>

<operation id="355" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader69.preheader:5 %add_ln18285 = add i17 %indvar_flatten229, i17 1

]]></Node>
<StgValue><ssdm name="add_ln18285"/></StgValue>
</operation>

<operation id="356" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="6">
<![CDATA[
.preheader69.preheader:6 %empty_2470 = trunc i6 %c6_V

]]></Node>
<StgValue><ssdm name="empty_2470"/></StgValue>
</operation>

<operation id="357" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader69.preheader:7 %icmp_ln18285 = icmp_eq  i17 %indvar_flatten229, i17 65536

]]></Node>
<StgValue><ssdm name="icmp_ln18285"/></StgValue>
</operation>

<operation id="358" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader69.preheader:8 %br_ln18285 = br i1 %icmp_ln18285, void %.preheader69, void %.loopexit1214

]]></Node>
<StgValue><ssdm name="br_ln18285"/></StgValue>
</operation>

<operation id="359" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader69:2 %icmp_ln890_1263 = icmp_eq  i11 %indvar_flatten195, i11 512

]]></Node>
<StgValue><ssdm name="icmp_ln890_1263"/></StgValue>
</operation>

<operation id="360" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader69:3 %xor_ln18285 = xor i1 %icmp_ln890_1263, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18285"/></StgValue>
</operation>

<operation id="361" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader69:4 %and_ln18285 = and i1 %empty_2470, i1 %xor_ln18285

]]></Node>
<StgValue><ssdm name="and_ln18285"/></StgValue>
</operation>

<operation id="362" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader69:5 %icmp_ln890_1264 = icmp_eq  i4 %c7_V, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1264"/></StgValue>
</operation>

<operation id="363" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader69:6 %and_ln18285_1 = and i1 %icmp_ln890_1264, i1 %xor_ln18285

]]></Node>
<StgValue><ssdm name="and_ln18285_1"/></StgValue>
</operation>

<operation id="364" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader69:7 %icmp_ln890_1265 = icmp_eq  i10 %indvar_flatten171, i10 256

]]></Node>
<StgValue><ssdm name="icmp_ln890_1265"/></StgValue>
</operation>

<operation id="365" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader69:8 %and_ln18285_2 = and i1 %icmp_ln890_1265, i1 %xor_ln18285

]]></Node>
<StgValue><ssdm name="and_ln18285_2"/></StgValue>
</operation>

<operation id="366" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader69:10 %or_ln18291 = or i1 %and_ln18285_2, i1 %icmp_ln890_1263

]]></Node>
<StgValue><ssdm name="or_ln18291"/></StgValue>
</operation>

<operation id="367" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader69:11 %select_ln18291 = select i1 %or_ln18291, i6 0, i6 %c6_V

]]></Node>
<StgValue><ssdm name="select_ln18291"/></StgValue>
</operation>

<operation id="368" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader69:12 %xor_ln18291 = xor i1 %icmp_ln890_1265, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18291"/></StgValue>
</operation>

<operation id="369" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader69:13 %or_ln18291_1 = or i1 %icmp_ln890_1263, i1 %xor_ln18291

]]></Node>
<StgValue><ssdm name="or_ln18291_1"/></StgValue>
</operation>

<operation id="370" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader69:14 %and_ln18291 = and i1 %and_ln18285, i1 %or_ln18291_1

]]></Node>
<StgValue><ssdm name="and_ln18291"/></StgValue>
</operation>

<operation id="371" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader69:15 %and_ln18291_1 = and i1 %and_ln18285_1, i1 %or_ln18291_1

]]></Node>
<StgValue><ssdm name="and_ln18291_1"/></StgValue>
</operation>

<operation id="372" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader69:16 %add_ln691 = add i6 %select_ln18291, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="373" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader69:18 %or_ln18292 = or i1 %and_ln18291_1, i1 %and_ln18285_2

]]></Node>
<StgValue><ssdm name="or_ln18292"/></StgValue>
</operation>

<operation id="374" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader69:19 %or_ln18292_1 = or i1 %or_ln18292, i1 %icmp_ln890_1263

]]></Node>
<StgValue><ssdm name="or_ln18292_1"/></StgValue>
</operation>

<operation id="375" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader69:20 %select_ln18292 = select i1 %or_ln18292_1, i4 0, i4 %c7_V

]]></Node>
<StgValue><ssdm name="select_ln18292"/></StgValue>
</operation>

<operation id="376" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="6">
<![CDATA[
.preheader69:21 %empty_2471 = trunc i6 %add_ln691

]]></Node>
<StgValue><ssdm name="empty_2471"/></StgValue>
</operation>

<operation id="377" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader69:22 %select_ln18292_1 = select i1 %and_ln18291_1, i1 %empty_2471, i1 %and_ln18291

]]></Node>
<StgValue><ssdm name="select_ln18292_1"/></StgValue>
</operation>

<operation id="378" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader69:23 %select_ln890 = select i1 %and_ln18291_1, i6 %add_ln691, i6 %select_ln18291

]]></Node>
<StgValue><ssdm name="select_ln890"/></StgValue>
</operation>

<operation id="379" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader69:24 %tmp = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="380" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader69:25 %tmp_418 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="381" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader69:26 %select_ln18291_1 = select i1 %or_ln18291, i4 0, i4 %tmp_418

]]></Node>
<StgValue><ssdm name="select_ln18291_1"/></StgValue>
</operation>

<operation id="382" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18285" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader69:27 %select_ln18292_2 = select i1 %and_ln18291_1, i4 %tmp, i4 %select_ln18291_1

]]></Node>
<StgValue><ssdm name="select_ln18292_2"/></StgValue>
</operation>

<operation id="383" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18285" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0">
<![CDATA[
.loopexit1214:0 %ret_ln18355 = ret

]]></Node>
<StgValue><ssdm name="ret_ln18355"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="384" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="4" op_3_bw="4">
<![CDATA[
.preheader69:28 %tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i4.i4, i56 0, i4 %select_ln18292, i4 %select_ln18292_2

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="385" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader69:29 %local_C_ping_V_addr = getelementptr i512 %local_C_ping_V, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="local_C_ping_V_addr"/></StgValue>
</operation>

<operation id="386" st_id="27" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="512" op_0_bw="7">
<![CDATA[
.preheader69:31 %in_data_V = load i7 %local_C_ping_V_addr

]]></Node>
<StgValue><ssdm name="in_data_V"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="387" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader69:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_4_x1_loop_25_C_IO_L2_in_4_x1_loop_27_C_IO_L2_in_4_x1_loop_28_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="388" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader69:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="389" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader69:9 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_4_x1_loop_26_C_IO_L2_in_4_x1_loop_27_C_IO_L2_in_4_x1_loop_28_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="390" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader69:17 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_4_x1_loop_27_C_IO_L2_in_4_x1_loop_28_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="391" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader69:30 %specloopname_ln18294 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1756

]]></Node>
<StgValue><ssdm name="specloopname_ln18294"/></StgValue>
</operation>

<operation id="392" st_id="28" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="512" op_0_bw="7">
<![CDATA[
.preheader69:31 %in_data_V = load i7 %local_C_ping_V_addr

]]></Node>
<StgValue><ssdm name="in_data_V"/></StgValue>
</operation>

<operation id="393" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0">
<![CDATA[
.preheader69:32 %br_ln18296 = br void

]]></Node>
<StgValue><ssdm name="br_ln18296"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="394" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten163 = phi i6 0, void %.preheader69, i6 %add_ln890_239, void %ifFalse156

]]></Node>
<StgValue><ssdm name="indvar_flatten163"/></StgValue>
</operation>

<operation id="395" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1 %n_V = phi i2 0, void %.preheader69, i2 %add_ln691_1217, void %ifFalse156

]]></Node>
<StgValue><ssdm name="n_V"/></StgValue>
</operation>

<operation id="396" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:2 %p_Val2_16 = phi i512 %in_data_V, void %.preheader69, i512 %zext_ln1497, void %ifFalse156

]]></Node>
<StgValue><ssdm name="p_Val2_16"/></StgValue>
</operation>

<operation id="397" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3 %add_ln890_239 = add i6 %indvar_flatten163, i6 1

]]></Node>
<StgValue><ssdm name="add_ln890_239"/></StgValue>
</operation>

<operation id="398" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4 %icmp_ln890_1266 = icmp_eq  i6 %indvar_flatten163, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_1266"/></StgValue>
</operation>

<operation id="399" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln890 = br i1 %icmp_ln890_1266, void %.split7, void

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="400" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="256" op_0_bw="256">
<![CDATA[
.split7:0 %data_split_V_1_57_load = load i256 %data_split_V_1_57

]]></Node>
<StgValue><ssdm name="data_split_V_1_57_load"/></StgValue>
</operation>

<operation id="401" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="256" op_0_bw="256">
<![CDATA[
.split7:1 %data_split_V_1_58_load = load i256 %data_split_V_1_58

]]></Node>
<StgValue><ssdm name="data_split_V_1_58_load"/></StgValue>
</operation>

<operation id="402" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split7:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_4_x1_loop_29_C_IO_L2_in_4_x1_loop_30_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="403" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split7:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="404" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split7:4 %icmp_ln878305 = icmp_eq  i2 %n_V, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln878305"/></StgValue>
</operation>

<operation id="405" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split7:5 %select_ln18296 = select i1 %icmp_ln878305, i2 0, i2 %n_V

]]></Node>
<StgValue><ssdm name="select_ln18296"/></StgValue>
</operation>

<operation id="406" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
.split7:6 %select_ln18296_1 = select i1 %icmp_ln878305, i512 %in_data_V, i512 %p_Val2_16

]]></Node>
<StgValue><ssdm name="select_ln18296_1"/></StgValue>
</operation>

<operation id="407" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split7:7 %specpipeline_ln674 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_49

]]></Node>
<StgValue><ssdm name="specpipeline_ln674"/></StgValue>
</operation>

<operation id="408" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split7:8 %specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1695

]]></Node>
<StgValue><ssdm name="specloopname_ln674"/></StgValue>
</operation>

<operation id="409" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="256" op_0_bw="512">
<![CDATA[
.split7:9 %data_split_V_0_78 = trunc i512 %select_ln18296_1

]]></Node>
<StgValue><ssdm name="data_split_V_0_78"/></StgValue>
</operation>

<operation id="410" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="2">
<![CDATA[
.split7:10 %trunc_ln18304 = trunc i2 %select_ln18296

]]></Node>
<StgValue><ssdm name="trunc_ln18304"/></StgValue>
</operation>

<operation id="411" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.split7:11 %data_split_V_1_60 = select i1 %trunc_ln18304, i256 %data_split_V_0_78, i256 %data_split_V_1_58_load

]]></Node>
<StgValue><ssdm name="data_split_V_1_60"/></StgValue>
</operation>

<operation id="412" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.split7:12 %data_split_V_1_61 = select i1 %trunc_ln18304, i256 %data_split_V_1_57_load, i256 %data_split_V_0_78

]]></Node>
<StgValue><ssdm name="data_split_V_1_61"/></StgValue>
</operation>

<operation id="413" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split7:13 %r_14 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %select_ln18296_1, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="r_14"/></StgValue>
</operation>

<operation id="414" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="512" op_0_bw="256">
<![CDATA[
.split7:14 %zext_ln1497 = zext i256 %r_14

]]></Node>
<StgValue><ssdm name="zext_ln1497"/></StgValue>
</operation>

<operation id="415" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split7:15 %add_ln691_1217 = add i2 %select_ln18296, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1217"/></StgValue>
</operation>

<operation id="416" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split7:16 %icmp_ln878_13 = icmp_eq  i2 %add_ln691_1217, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln878_13"/></StgValue>
</operation>

<operation id="417" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split7:17 %br_ln878 = br i1 %icmp_ln878_13, void %ifFalse156, void %ifTrue155

]]></Node>
<StgValue><ssdm name="br_ln878"/></StgValue>
</operation>

<operation id="418" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1266" val="0"/>
<literal name="icmp_ln878_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
ifTrue155:0 %select_ln18308 = select i1 %select_ln18292_1, i256 %data_split_V_1_60, i256 %data_split_V_1_61

]]></Node>
<StgValue><ssdm name="select_ln18308"/></StgValue>
</operation>

<operation id="419" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
ifFalse156:0 %store_ln18304 = store i256 %data_split_V_1_60, i256 %data_split_V_1_58

]]></Node>
<StgValue><ssdm name="store_ln18304"/></StgValue>
</operation>

<operation id="420" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
ifFalse156:1 %store_ln18304 = store i256 %data_split_V_1_61, i256 %data_split_V_1_57

]]></Node>
<StgValue><ssdm name="store_ln18304"/></StgValue>
</operation>

<operation id="421" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0">
<![CDATA[
ifFalse156:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="422" st_id="30" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
ifTrue155:1 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_4_x1121, i256 %select_ln18308

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="423" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0">
<![CDATA[
ifTrue155:2 %br_ln0 = br void %ifFalse156

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="424" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0 %add_ln691_1216 = add i4 %select_ln18292, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1216"/></StgValue>
</operation>

<operation id="425" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln18291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1 %add_ln890 = add i10 %indvar_flatten171, i10 1

]]></Node>
<StgValue><ssdm name="add_ln890"/></StgValue>
</operation>

<operation id="426" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:2 %select_ln890_433 = select i1 %or_ln18291, i10 1, i10 %add_ln890

]]></Node>
<StgValue><ssdm name="select_ln890_433"/></StgValue>
</operation>

<operation id="427" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1263" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3 %add_ln890_238 = add i11 %indvar_flatten195, i11 1

]]></Node>
<StgValue><ssdm name="add_ln890_238"/></StgValue>
</operation>

<operation id="428" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
:4 %select_ln890_434 = select i1 %icmp_ln890_1263, i11 1, i11 %add_ln890_238

]]></Node>
<StgValue><ssdm name="select_ln890_434"/></StgValue>
</operation>

<operation id="429" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln0 = br void %.preheader69.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
