{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1401532967510 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1401532967510 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 31 19:42:47 2014 " "Processing started: Sat May 31 19:42:47 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1401532967510 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1401532967510 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PipelineCPU_Hazards -c PipelineCPU_Hazards --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off PipelineCPU_Hazards -c PipelineCPU_Hazards --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1401532967511 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1401532968061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelinecpu_hazards.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelinecpu_hazards.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipelineCPU_Hazards " "Found entity 1: PipelineCPU_Hazards" {  } { { "PipelineCPU_Hazards.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/PipelineCPU_Hazards.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401532968113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401532968113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb.v 1 1 " "Found 1 design units, including 1 entities, in source file wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB " "Found entity 1: WB" {  } { { "WB.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/WB.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401532968116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401532968116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seu.v 1 1 " "Found 1 design units, including 1 entities, in source file seu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEU " "Found entity 1: SEU" {  } { { "SEU.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/SEU.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401532968119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401532968119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.v 3 3 " "Found 3 design units, including 3 entities, in source file rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RF.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/RF.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401532968122 ""} { "Info" "ISGN_ENTITY_NAME" "2 dec532 " "Found entity 2: dec532" {  } { { "RF.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/RF.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401532968122 ""} { "Info" "ISGN_ENTITY_NAME" "3 _register32 " "Found entity 3: _register32" {  } { { "RF.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/RF.v" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401532968122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401532968122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.v 4 4 " "Found 4 design units, including 4 entities, in source file reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 R_IF_ID " "Found entity 1: R_IF_ID" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401532968126 ""} { "Info" "ISGN_ENTITY_NAME" "2 R_ID_EX " "Found entity 2: R_ID_EX" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401532968126 ""} { "Info" "ISGN_ENTITY_NAME" "3 R_EX_MEM " "Found entity 3: R_EX_MEM" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401532968126 ""} { "Info" "ISGN_ENTITY_NAME" "4 R_MEM_WB " "Found entity 4: R_MEM_WB" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401532968126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401532968126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/PC.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401532968129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401532968129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 5 5 " "Found 5 design units, including 5 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX32_1 " "Found entity 1: MUX32_1" {  } { { "MUX.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/MUX.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401532968132 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUX4_1 " "Found entity 2: MUX4_1" {  } { { "MUX.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/MUX.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401532968132 ""} { "Info" "ISGN_ENTITY_NAME" "3 MUX3_1 " "Found entity 3: MUX3_1" {  } { { "MUX.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/MUX.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401532968132 ""} { "Info" "ISGN_ENTITY_NAME" "4 MUX2_1 " "Found entity 4: MUX2_1" {  } { { "MUX.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/MUX.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401532968132 ""} { "Info" "ISGN_ENTITY_NAME" "5 MUX2_1_5bits " "Found entity 5: MUX2_1_5bits" {  } { { "MUX.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/MUX.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401532968132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401532968132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "MEM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/MEM.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401532968135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401532968135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maincontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file maincontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 MainControl " "Found entity 1: MainControl" {  } { { "MainControl.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/MainControl.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401532968138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401532968138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "im.v 1 1 " "Found 1 design units, including 1 entities, in source file im.v" { { "Info" "ISGN_ENTITY_NAME" "1 IM " "Found entity 1: IM" {  } { { "IM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/IM.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401532968140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401532968140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if.v 1 1 " "Found 1 design units, including 1 entities, in source file if.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "IF.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/IF.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401532968144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401532968144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id.v 1 1 " "Found 1 design units, including 1 entities, in source file id.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "ID.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/ID.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401532968147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401532968147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex.v 1 1 " "Found 1 design units, including 1 entities, in source file ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX " "Found entity 1: EX" {  } { { "EX.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/EX.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401532968150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401532968150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dm.v 1 1 " "Found 1 design units, including 1 entities, in source file dm.v" { { "Info" "ISGN_ENTITY_NAME" "1 DM " "Found entity 1: DM" {  } { { "DM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/DM.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401532968153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401532968153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/ALUControl.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401532968156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401532968156 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(108) " "Verilog HDL warning at ALU.v(108): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/ALU.v" 108 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1401532968160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 2 2 " "Found 2 design units, including 2 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/ALU.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401532968161 ""} { "Info" "ISGN_ENTITY_NAME" "2 ASR32 " "Found entity 2: ASR32" {  } { { "ALU.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/ALU.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401532968161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401532968161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 3 3 " "Found 3 design units, including 3 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "ADD.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/ADD.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401532968164 ""} { "Info" "ISGN_ENTITY_NAME" "2 cla32 " "Found entity 2: cla32" {  } { { "ADD.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/ADD.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401532968164 ""} { "Info" "ISGN_ENTITY_NAME" "3 cla4 " "Found entity 3: cla4" {  } { { "ADD.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/ADD.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401532968164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401532968164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fu.v 1 1 " "Found 1 design units, including 1 entities, in source file fu.v" { { "Info" "ISGN_ENTITY_NAME" "1 FU " "Found entity 1: FU" {  } { { "FU.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/FU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401532968167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401532968167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdu.v 1 1 " "Found 1 design units, including 1 entities, in source file hdu.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDU " "Found entity 1: HDU" {  } { { "HDU.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/HDU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1401532968170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1401532968170 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i_next_pc ID.v(44) " "Verilog HDL Implicit Net warning at ID.v(44): created implicit net for \"i_next_pc\"" {  } { { "ID.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/ID.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1401532968170 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PipelineCPU_Hazards " "Elaborating entity \"PipelineCPU_Hazards\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1401532968211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF IF:U0_IF " "Elaborating entity \"IF\" for hierarchy \"IF:U0_IF\"" {  } { { "PipelineCPU_Hazards.v" "U0_IF" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/PipelineCPU_Hazards.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401532968218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC IF:U0_IF\|PC:U0_PC " "Elaborating entity \"PC\" for hierarchy \"IF:U0_IF\|PC:U0_PC\"" {  } { { "IF.v" "U0_PC" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/IF.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401532968234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IM IF:U0_IF\|IM:U1_IM " "Elaborating entity \"IM\" for hierarchy \"IF:U0_IF\|IM:U1_IM\"" {  } { { "IF.v" "U1_IM" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/IF.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401532968237 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "76 0 2047 IM.v(21) " "Verilog HDL warning at IM.v(21): number of words (76) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "IM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/IM.v" 21 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1401532968239 "|PipelineCPU_Hazards|IF:U0_IF|IM:U1_IM"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "inst_mem IM.v(20) " "Verilog HDL warning at IM.v(20): initial value for variable inst_mem should be constant" {  } { { "IM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/IM.v" 20 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1401532968239 "|PipelineCPU_Hazards|IF:U0_IF|IM:U1_IM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_mem 0 IM.v(18) " "Net \"inst_mem\" at IM.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "IM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/IM.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1401532968239 "|PipelineCPU_Hazards|IF:U0_IF|IM:U1_IM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R_IF_ID IF:U0_IF\|R_IF_ID:U2_IF_ID " "Elaborating entity \"R_IF_ID\" for hierarchy \"IF:U0_IF\|R_IF_ID:U2_IF_ID\"" {  } { { "IF.v" "U2_IF_ID" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/IF.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1401532968242 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "REG.v(22) " "Verilog HDL Conditional Statement error at REG.v(22): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 22 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Quartus II" 0 -1 1401532968242 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_next_pc REG.v(21) " "Verilog HDL Always Construct warning at REG.v(21): inferring latch(es) for variable \"o_next_pc\", which holds its previous value in one or more paths through the always construct" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1401532968243 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "REG.v(28) " "Verilog HDL Conditional Statement error at REG.v(28): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 28 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Quartus II" 0 -1 1401532968243 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_data REG.v(27) " "Verilog HDL Always Construct warning at REG.v(27): inferring latch(es) for variable \"o_data\", which holds its previous value in one or more paths through the always construct" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1401532968244 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[0\] REG.v(27) " "Inferred latch for \"o_data\[0\]\" at REG.v(27)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968246 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[1\] REG.v(27) " "Inferred latch for \"o_data\[1\]\" at REG.v(27)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968246 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[2\] REG.v(27) " "Inferred latch for \"o_data\[2\]\" at REG.v(27)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968246 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[3\] REG.v(27) " "Inferred latch for \"o_data\[3\]\" at REG.v(27)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968246 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[4\] REG.v(27) " "Inferred latch for \"o_data\[4\]\" at REG.v(27)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968246 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[5\] REG.v(27) " "Inferred latch for \"o_data\[5\]\" at REG.v(27)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968246 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[6\] REG.v(27) " "Inferred latch for \"o_data\[6\]\" at REG.v(27)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968247 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[7\] REG.v(27) " "Inferred latch for \"o_data\[7\]\" at REG.v(27)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968247 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[8\] REG.v(27) " "Inferred latch for \"o_data\[8\]\" at REG.v(27)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968247 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[9\] REG.v(27) " "Inferred latch for \"o_data\[9\]\" at REG.v(27)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968247 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[10\] REG.v(27) " "Inferred latch for \"o_data\[10\]\" at REG.v(27)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968247 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[11\] REG.v(27) " "Inferred latch for \"o_data\[11\]\" at REG.v(27)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968248 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[12\] REG.v(27) " "Inferred latch for \"o_data\[12\]\" at REG.v(27)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968248 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[13\] REG.v(27) " "Inferred latch for \"o_data\[13\]\" at REG.v(27)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968248 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[14\] REG.v(27) " "Inferred latch for \"o_data\[14\]\" at REG.v(27)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968248 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[15\] REG.v(27) " "Inferred latch for \"o_data\[15\]\" at REG.v(27)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968248 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[16\] REG.v(27) " "Inferred latch for \"o_data\[16\]\" at REG.v(27)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968248 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[17\] REG.v(27) " "Inferred latch for \"o_data\[17\]\" at REG.v(27)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968249 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[18\] REG.v(27) " "Inferred latch for \"o_data\[18\]\" at REG.v(27)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968249 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[19\] REG.v(27) " "Inferred latch for \"o_data\[19\]\" at REG.v(27)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968249 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[20\] REG.v(27) " "Inferred latch for \"o_data\[20\]\" at REG.v(27)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968249 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[21\] REG.v(27) " "Inferred latch for \"o_data\[21\]\" at REG.v(27)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968249 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[22\] REG.v(27) " "Inferred latch for \"o_data\[22\]\" at REG.v(27)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968249 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[23\] REG.v(27) " "Inferred latch for \"o_data\[23\]\" at REG.v(27)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968250 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[24\] REG.v(27) " "Inferred latch for \"o_data\[24\]\" at REG.v(27)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968250 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[25\] REG.v(27) " "Inferred latch for \"o_data\[25\]\" at REG.v(27)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968250 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[26\] REG.v(27) " "Inferred latch for \"o_data\[26\]\" at REG.v(27)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968250 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[27\] REG.v(27) " "Inferred latch for \"o_data\[27\]\" at REG.v(27)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968250 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[28\] REG.v(27) " "Inferred latch for \"o_data\[28\]\" at REG.v(27)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968251 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[29\] REG.v(27) " "Inferred latch for \"o_data\[29\]\" at REG.v(27)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968251 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[30\] REG.v(27) " "Inferred latch for \"o_data\[30\]\" at REG.v(27)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968251 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_data\[31\] REG.v(27) " "Inferred latch for \"o_data\[31\]\" at REG.v(27)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968251 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_next_pc\[0\] REG.v(21) " "Inferred latch for \"o_next_pc\[0\]\" at REG.v(21)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968251 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_next_pc\[1\] REG.v(21) " "Inferred latch for \"o_next_pc\[1\]\" at REG.v(21)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968251 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_next_pc\[2\] REG.v(21) " "Inferred latch for \"o_next_pc\[2\]\" at REG.v(21)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968252 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_next_pc\[3\] REG.v(21) " "Inferred latch for \"o_next_pc\[3\]\" at REG.v(21)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968252 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_next_pc\[4\] REG.v(21) " "Inferred latch for \"o_next_pc\[4\]\" at REG.v(21)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968252 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_next_pc\[5\] REG.v(21) " "Inferred latch for \"o_next_pc\[5\]\" at REG.v(21)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968252 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_next_pc\[6\] REG.v(21) " "Inferred latch for \"o_next_pc\[6\]\" at REG.v(21)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968252 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_next_pc\[7\] REG.v(21) " "Inferred latch for \"o_next_pc\[7\]\" at REG.v(21)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968252 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_next_pc\[8\] REG.v(21) " "Inferred latch for \"o_next_pc\[8\]\" at REG.v(21)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968252 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_next_pc\[9\] REG.v(21) " "Inferred latch for \"o_next_pc\[9\]\" at REG.v(21)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968252 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_next_pc\[10\] REG.v(21) " "Inferred latch for \"o_next_pc\[10\]\" at REG.v(21)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968253 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_next_pc\[11\] REG.v(21) " "Inferred latch for \"o_next_pc\[11\]\" at REG.v(21)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968253 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_next_pc\[12\] REG.v(21) " "Inferred latch for \"o_next_pc\[12\]\" at REG.v(21)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968253 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_next_pc\[13\] REG.v(21) " "Inferred latch for \"o_next_pc\[13\]\" at REG.v(21)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968253 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_next_pc\[14\] REG.v(21) " "Inferred latch for \"o_next_pc\[14\]\" at REG.v(21)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968253 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_next_pc\[15\] REG.v(21) " "Inferred latch for \"o_next_pc\[15\]\" at REG.v(21)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968253 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_next_pc\[16\] REG.v(21) " "Inferred latch for \"o_next_pc\[16\]\" at REG.v(21)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968253 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_next_pc\[17\] REG.v(21) " "Inferred latch for \"o_next_pc\[17\]\" at REG.v(21)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968253 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_next_pc\[18\] REG.v(21) " "Inferred latch for \"o_next_pc\[18\]\" at REG.v(21)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968254 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_next_pc\[19\] REG.v(21) " "Inferred latch for \"o_next_pc\[19\]\" at REG.v(21)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968254 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_next_pc\[20\] REG.v(21) " "Inferred latch for \"o_next_pc\[20\]\" at REG.v(21)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968254 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_next_pc\[21\] REG.v(21) " "Inferred latch for \"o_next_pc\[21\]\" at REG.v(21)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968254 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_next_pc\[22\] REG.v(21) " "Inferred latch for \"o_next_pc\[22\]\" at REG.v(21)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968254 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_next_pc\[23\] REG.v(21) " "Inferred latch for \"o_next_pc\[23\]\" at REG.v(21)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968254 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_next_pc\[24\] REG.v(21) " "Inferred latch for \"o_next_pc\[24\]\" at REG.v(21)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968254 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_next_pc\[25\] REG.v(21) " "Inferred latch for \"o_next_pc\[25\]\" at REG.v(21)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968254 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_next_pc\[26\] REG.v(21) " "Inferred latch for \"o_next_pc\[26\]\" at REG.v(21)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968254 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_next_pc\[27\] REG.v(21) " "Inferred latch for \"o_next_pc\[27\]\" at REG.v(21)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968254 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_next_pc\[28\] REG.v(21) " "Inferred latch for \"o_next_pc\[28\]\" at REG.v(21)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968255 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_next_pc\[29\] REG.v(21) " "Inferred latch for \"o_next_pc\[29\]\" at REG.v(21)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968255 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_next_pc\[30\] REG.v(21) " "Inferred latch for \"o_next_pc\[30\]\" at REG.v(21)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968255 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_next_pc\[31\] REG.v(21) " "Inferred latch for \"o_next_pc\[31\]\" at REG.v(21)" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/REG.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1401532968255 "|PipelineCPU_Hazards|IF:U0_IF|R_IF_ID:U2_IF_ID"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "IF:U0_IF\|R_IF_ID:U2_IF_ID " "Can't elaborate user hierarchy \"IF:U0_IF\|R_IF_ID:U2_IF_ID\"" {  } { { "IF.v" "U2_IF_ID" { Text "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/IF.v" 28 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1401532968257 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/output_files/PipelineCPU_Hazards.map.smsg " "Generated suppressed messages file D:/Programming/Verilog/2014-1/PipelineCPU_Hazards/output_files/PipelineCPU_Hazards.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1401532968308 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 3 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was unsuccessful. 3 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "433 " "Peak virtual memory: 433 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1401532968313 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 31 19:42:48 2014 " "Processing ended: Sat May 31 19:42:48 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1401532968313 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1401532968313 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1401532968313 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1401532968313 ""}
