# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do VGA_86_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying c:/intelfpga_lite/22.1/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db/clock_40_altpll.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 22:54:31 on Nov 24,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db" C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/db/clock_40_altpll.v 
# -- Compiling module clock_40_altpll
# 
# Top level modules:
# 	clock_40_altpll
# End time: 22:54:31 on Nov 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 22:54:31 on Nov 24,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_image.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fixed_float_types
# -- Loading package fixed_pkg
# -- Loading package float_pkg
# -- Compiling entity VGA_86_image
# -- Compiling architecture behave of VGA_86_image
# End time: 22:54:32 on Nov 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/clock_40.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 22:54:32 on Nov 24,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/clock_40.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock_40
# -- Compiling architecture SYN of clock_40
# End time: 22:54:32 on Nov 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 22:54:32 on Nov 24,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity VGA_86
# -- Compiling architecture shell of VGA_86
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package fixed_float_types
# -- Loading package fixed_pkg
# -- Loading package float_pkg
# -- Loading entity VGA_86_image
# -- Loading entity clock_40
# End time: 22:54:32 on Nov 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 22:54:32 on Nov 24,2023
# vcom -reportprogress 300 -93 -work work C:/FPGA/2023/from_git/ADSD_2023/tests/VGA_86/VGA_86_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity VGA_86_TB
# -- Compiling architecture sim of VGA_86_TB
# -- Loading package NUMERIC_STD
# -- Loading entity VGA_86
# End time: 22:54:32 on Nov 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  VGA_86_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" VGA_86_tb 
# Start time: 22:54:32 on Nov 24,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.vga_86_tb(sim)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading floatfixlib.fixed_float_types
# Loading ieee.math_real(body)
# Loading floatfixlib.fixed_pkg(body)
# Loading floatfixlib.float_pkg(body)
# Loading work.vga_86(shell)#1
# Loading work.vga_86_image(behave)#1
# Loading work.clock_40(syn)#1
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading altera_mf.altpll(behavior)#1
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#1
# Loading altera_mf.mf_cda_mn_cntr(behave)#2
# Loading altera_mf.mf_cda_scale_cntr(behave)#1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 90 ns  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
run
add wave -position end  sim:/vga_86_tb/UUT/clock_40
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 90 ns  Iteration: 3  Instance: /vga_86_tb/UUT/clock_40_inst/altpll_component/CYCLONEIII_ALTPLL/M5
add wave -position end  sim:/vga_86_tb/UUT/clock_40_inst/c0
# End time: 22:59:27 on Nov 24,2023, Elapsed time: 0:04:55
# Errors: 0, Warnings: 0
