============================================================
   Tang Dynasty, V6.2.168116
   Copyright (c) 2012-2025 Anlogic Inc.
   Executable = D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/bin/run.exe
   Built at =   16:32:07 Jun 12 2025
   Run by =     1
   Run Date =   Mon Sep 15 22:20:17 2025

   Run on =     LAPTOP-EUGMKLPQ
============================================================
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
RUN-1001 : Using default speed grade: NA
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "set_param flow ooc_flow on"
RUN-1002 : start command "read_verilog -file ChipWatcher_c3b5d90bce19_watcherInst.sv"
HDL-1007 : analyze verilog file ChipWatcher_c3b5d90bce19_watcherInst.sv
HDL-1007 : analyze verilog file D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(492)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(493)
HDL-1007 : back to file 'D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv' in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(1)
HDL-1007 : port 'behavior_clr' remains unconnected for this instance in ChipWatcher_c3b5d90bce19_watcherInst.sv(50)
HDL-1007 : elaborate module ChipWatcher_c3b5d90bce19 in ChipWatcher_c3b5d90bce19_watcherInst.sv(1)
HDL-1007 : elaborate module ** in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(3)
HDL-1007 : elaborate module ** in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(212)
HDL-1007 : elaborate module ** in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(573)
HDL-1007 : elaborate module ** in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(629)
HDL-1007 : elaborate module ** in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(629)
HDL-1007 : elaborate module ** in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(788)
HDL-1007 : elaborate module ** in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(1025)
HDL-1007 : elaborate module ** in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(1025)
HDL-1007 : elaborate module ** in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(1025)
HDL-1007 : elaborate module ** in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(1025)
HDL-1007 : elaborate module ** in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(1025)
HDL-1007 : elaborate module ** in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(1025)
HDL-1007 : elaborate module ** in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(995)
HDL-1007 : extracting RAM for identifier '**' in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(1010)
HDL-1007 : elaborate module AL_LOGIC_DEBUGHUB(CTRL_LEN=84,STAT_LEN=24) in D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\arch/al_lmacro.v(381)
HDL-1200 : Current top model is ChipWatcher_c3b5d90bce19
HDL-1100 : Inferred 1 RAMs.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/license/Anlogic.lic
SYN-1001 : Stage 1 | Optimize RTL
SYN-1001 : Stage 1.1 | Check Design Sanity
SYN-1001 : End Stage 1.1 | Check Design Sanity; Time: 0.000646s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 93, reserved = 101, peak = 93;

SYN-1079 : finish stage Check Design Sanity. Total instances: 1909, Total nets: 3988.

SYN-1001 : Stage 1.2 | Initialize Design
SYN-1001 : End Stage 1.2 | Initialize Design; Time: 0.060274s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 93, reserved = 101, peak = 93;

SYN-1079 : finish stage Initialize Design. Total instances: 715, Total nets: 2196.

SYN-1001 : Stage 1.3 | Flatten Module
SYN-1011 : Flatten model ChipWatcher_c3b5d90bce19
SYN-1050 : Instances selected by 'keep_hierarchy':
RUN-1001 : ------------------------------------------------------------------------------------------------------------
RUN-1001 :           instance           |  keep_hierarchy  |         down_module         |         file(line)          
RUN-1001 : ------------------------------------------------------------------------------------------------------------
RUN-1001 :   wrapper_cwc_top/U_cwc_ram  |       true       | anlogic05_cwc_ram(DATA_...  | D:\Anlogic\TD_6.2.1_Eng...  
RUN-1001 : ------------------------------------------------------------------------------------------------------------
SYN-1001 : End Stage 1.3 | Flatten Module; Time: 0.006621s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 93, reserved = 101, peak = 93;

SYN-1079 : finish stage Flatten Module. Total instances: 830, Total nets: 1558.

SYN-1001 : Stage 1.4 | Uniform Instance
SYN-1001 : End Stage 1.4 | Uniform Instance; Time: 0.002253s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 93, reserved = 101, peak = 93;

SYN-1079 : finish stage Uniform Instance. Total instances: 722, Total nets: 1450.

SYN-1001 : Stage 1.5 | Optimize Design
SYN-1032 : 1443/2 useful/useless nets, 720/2 useful/useless insts
SYN-1016 : Merged 36 instances.
SYN-1026 : Infer Logic BRAM(wrapper_cwc_top/U_cwc_ram/ramread0_syn_4)
	 port mode: single port
	 port a size: 4096 x 19	 write mode: READBEFOREWRITE
	 port b size: 4096 x 19	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 38 instances.
SYN-1001 : End Stage 1.5 | Optimize Design; Time: 0.079970s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 98, reserved = 101, peak = 98;

SYN-1079 : finish stage Optimize Design. Total instances: 1108, Total nets: 1274.

SYN-1001 : Stage 1.6 | Optimize Iteratively
SYN-1014 : Optimize round 1
SYN-1017 : Remove 3 const input seq instances
SYN-1020 : Optimized 2 distributor mux.
SYN-1015 : Optimize round 1, 113 better
SYN-1014 : Optimize round 2
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2 better
SYN-3010 : Optimized 18 DFF(s)
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-1001 : End Stage 1.6 | Optimize Iteratively; Time: 0.308632s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (5.1%); Memory(MB): used = 103, reserved = 98, peak = 111;

SYN-1079 : finish stage Optimize Iteratively. Total instances: 1073, Total nets: 1239.

SYN-1001 : Stage 1.7 | Check Design
SYN-1001 : End Stage 1.7 | Check Design; Time: 0.000096s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 103, reserved = 98, peak = 111;

SYN-1079 : finish stage Check Design. Total instances: 1073, Total nets: 1239.

SYN-1001 : End Stage 1 | Optimize RTL; Time: 0.458853s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (3.4%); Memory(MB): used = 103, reserved = 98, peak = 111;

SYN-1079 : finish stage Optimize RTL. Total instances: 1073, Total nets: 1239.

RUN-1002 : start command "map_macro"
SYN-1001 : Stage 2 | Map Reg
SYN-1001 : End Stage 2 | Map Reg; Time: 0.009387s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 103, reserved = 98, peak = 111;

SYN-1079 : finish stage Map Reg. Total instances: 1073, Total nets: 1239.

SYN-1001 : Stage 3 | Map IO
SYN-2001 : Map 0 IOs to PADs of model 'ChipWatcher_c3b5d90bce19'
SYN-1001 : End Stage 3 | Map IO; Time: 0.000491s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 103, reserved = 98, peak = 111;

SYN-1001 : Stage 4 | Map Macro
RUN-1002 : start command "update_pll_param -module ChipWatcher_c3b5d90bce19"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-6562 WARNING: The init value of "wrapper_cwc_top/U_cwc_ram/ramread0_syn_4(D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\ip/apm/apm_cwc/apm_cwc.sv(0))" will be ignored since gate eram_init is set to off
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 6 instances.
SYN-2571 : Optimize after map_dsp, round 1, 6 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 4 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 34 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 12 macro adder(s)
SYN-1016 : Merged 7 instances.
SYN-1001 : End Stage 4 | Map Macro; Time: 0.052455s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 105, reserved = 101, peak = 111;

SYN-1079 : finish stage Map Macro. Total instances: 1432, Total nets: 1646.

RUN-1002 : start command "map"
SYN-1001 : Stage 5 | Map Gate
SYN-2581 : Mapping with K=5, #lut = 216 (3.19), #lev = 4 (1.45), #crit_level = 0
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 222 (3.17), #lev = 4 (1.44), #crit_level = 0
SYN-3001 : Logic optimization opt = 0.08 sec, map = 0.01 sec, post map opt = 0.07 sec.
SYN-1001 : End Stage 5 | Map Gate; Time: 0.181441s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%); Memory(MB): used = 115, reserved = 101, peak = 115;

RUN-1002 : start command "pack"
SYN-1001 : Packing model "ChipWatcher_c3b5d90bce19" ...
SYN-4010 : Pack lib has 59 rtl pack models with 26 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 429 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 82 adder to BLE ...
SYN-4008 : Packed 82 adder and 4 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
RUN-1002 : start command "report_qor -step gate -file gate.qor"
RUN-1002 : start command "start_timer"
-----------------------------------------------------------
| QoR metrics               |         value               |
-----------------------------------------------------------
| Timing                    |                             |
|     Setup WNS             |        14745                |
|     Setup TNS             |            0                |
|     Num of violated S-EP  |            0                |
|     Hold WNS              |          694                |
|     Hold TNS              |            0                |
|     Num of violated H-EP  |            0                |
-----------------------------------------------------------
| Utilization               |                             |
|     #registers            |          425                |
|     #luts                 |          222                |
|     #lut1                 |            9                |
|     #lut1(~A)             |            9                |
|     #slices               |           67                |
|     slices percentage     |        0.68%                |
|     #RAMs                 |            9                |
|     #DSPs                 |            0                |
|     #f7mux                |        0.00%                |
|     #MACROs               |           11                |
|     #insts in MACRO       |           67                |
-----------------------------------------------------------
| kept_net                  |                             |
|     #syn_keep             |          146                |
|     #keep_hier            |           34                |
|     #dont_touch           |            0                |
|     #mark_debug           |            0                |
|     #max_fanout_keep      |            0                |
|     #async_reg            |            0                |
-----------------------------------------------------------
| Top 10% datanet fanout#   |        17.67                |
| dff(single fanout)->dff   |           92                |
| dff(single fanout)->dram  |            0                |
-----------------------------------------------------------
| Over-quota path num*      |                             |
|     Total                 |            0                |
-----------------------------------------------------------
| Rent**                    |                             |
-----------------------------------------------------------
Note*: Over-quota path shows the over-path-level-threshold path number of each clock.
       The clock will not be shown if no path is with path level over the threshold.
       The threshold is defined as worst path_margin / 800ps.
Note**: Rent shows the rent exponent value of the modules whose rent value exceeds the threshold.
        Only modules under top are reported, and the threshold is defined as 0.7.

Logic Level Distribution
------------------------------------------------------------------------
  Clock        |  Period            |  0    |  1    |  2   |  3   |  4
------------------------------------------------------------------------
  DeriveClock  |  20.000ns (50MHz)  |  280  |  154  |  56  |  58  |  1
------------------------------------------------------------------------
Note: The table count the worst 100000 paths, each endpoint count only one time.(549 paths analyzed)

Hierarchical Rent Exponent Report
+-----------------------------------------------------------------------------------+
|Inst              |Model                    |Rent     |Cell     |Pin     |Term     |
+-----------------------------------------------------------------------------------+
|top               |ChipWatcher_c3b5d90bce19 |0.06     |1050     |3386    |5        |
|  wrapper_cwc_top |top_cwc_hub_1            |0.53     |1049     |3277    |128      |
+-----------------------------------------------------------------------------------+
Note: Cell represents total number of cells inside module; Pin represents total number of pins
      which have net connection inside module; Term represents total number of PIs and POs of module.
      Rent represents the relationship between number of terms and number of cells in module.
      A module with higher rent corresponds to highly connected logic and strong connectivity with others.
Report gate stage QoR done.

SYN-1001 : The design has 23 dangling syn_keep insts.
RUN-1002 : start command "report_area -file ChipWatcher_c3b5d90bce19_gate.area"
RUN-1001 : standard
***Report Model: ChipWatcher_c3b5d90bce19 Device: EG4S20BG256***

IO Statistics
#IO                        20   out of    188   10.64%
  #input                   20
  #output                   0
  #inout                    0

LUT Statistics
#Total_luts               222
  #lut4                   189
  #lut5                    33
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b               0

Utilization Statistics
#lut                      356   out of  19600    1.82%
#reg                      429   out of  19600    2.19%
#bram                       9   out of     64   14.06%
  #bram9k                   9
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dsp                        0   out of     29    0.00%
#pad                        0   out of    188    0.00%
#pll                        0   out of      4    0.00%
#gclk                       0   out of     16    0.00%

RUN-1002 : start command "export_db -mode ooc ChipWatcher_c3b5d90bce19_ooc.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
